
CutStripDevice2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010614  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b0c  080107b4  080107b4  000117b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080122c0  080122c0  00014178  2**0
                  CONTENTS
  4 .ARM          00000008  080122c0  080122c0  000132c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080122c8  080122c8  00014178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080122c8  080122c8  000132c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080122cc  080122cc  000132cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  080122d0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000069d4  20000178  08012448  00014178  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006b4c  08012448  00014b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014178  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bb77  00000000  00000000  000141a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006db2  00000000  00000000  0003fd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024a8  00000000  00000000  00046ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c0e  00000000  00000000  00048f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021871  00000000  00000000  0004ab8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035bab  00000000  00000000  0006c3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0957  00000000  00000000  000a1faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152901  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fa4  00000000  00000000  00152944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0015c8e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000178 	.word	0x20000178
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801079c 	.word	0x0801079c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000017c 	.word	0x2000017c
 80001dc:	0801079c 	.word	0x0801079c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2iz>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000600:	d215      	bcs.n	800062e <__aeabi_d2iz+0x36>
 8000602:	d511      	bpl.n	8000628 <__aeabi_d2iz+0x30>
 8000604:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d912      	bls.n	8000634 <__aeabi_d2iz+0x3c>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800061e:	fa23 f002 	lsr.w	r0, r3, r2
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	4770      	bx	lr
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	4770      	bx	lr
 800062e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000632:	d105      	bne.n	8000640 <__aeabi_d2iz+0x48>
 8000634:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000638:	bf08      	it	eq
 800063a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_d2f>:
 8000648:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800064c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000650:	bf24      	itt	cs
 8000652:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000656:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800065a:	d90d      	bls.n	8000678 <__aeabi_d2f+0x30>
 800065c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000660:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000664:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000668:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800066c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000670:	bf08      	it	eq
 8000672:	f020 0001 	biceq.w	r0, r0, #1
 8000676:	4770      	bx	lr
 8000678:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800067c:	d121      	bne.n	80006c2 <__aeabi_d2f+0x7a>
 800067e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000682:	bfbc      	itt	lt
 8000684:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000688:	4770      	bxlt	lr
 800068a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800068e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000692:	f1c2 0218 	rsb	r2, r2, #24
 8000696:	f1c2 0c20 	rsb	ip, r2, #32
 800069a:	fa10 f30c 	lsls.w	r3, r0, ip
 800069e:	fa20 f002 	lsr.w	r0, r0, r2
 80006a2:	bf18      	it	ne
 80006a4:	f040 0001 	orrne.w	r0, r0, #1
 80006a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006b4:	ea40 000c 	orr.w	r0, r0, ip
 80006b8:	fa23 f302 	lsr.w	r3, r3, r2
 80006bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c0:	e7cc      	b.n	800065c <__aeabi_d2f+0x14>
 80006c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006c6:	d107      	bne.n	80006d8 <__aeabi_d2f+0x90>
 80006c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006cc:	bf1e      	ittt	ne
 80006ce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006d2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006d6:	4770      	bxne	lr
 80006d8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006dc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop

080006e8 <__aeabi_uldivmod>:
 80006e8:	b953      	cbnz	r3, 8000700 <__aeabi_uldivmod+0x18>
 80006ea:	b94a      	cbnz	r2, 8000700 <__aeabi_uldivmod+0x18>
 80006ec:	2900      	cmp	r1, #0
 80006ee:	bf08      	it	eq
 80006f0:	2800      	cmpeq	r0, #0
 80006f2:	bf1c      	itt	ne
 80006f4:	f04f 31ff 	movne.w	r1, #4294967295
 80006f8:	f04f 30ff 	movne.w	r0, #4294967295
 80006fc:	f000 b96a 	b.w	80009d4 <__aeabi_idiv0>
 8000700:	f1ad 0c08 	sub.w	ip, sp, #8
 8000704:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000708:	f000 f806 	bl	8000718 <__udivmoddi4>
 800070c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000714:	b004      	add	sp, #16
 8000716:	4770      	bx	lr

08000718 <__udivmoddi4>:
 8000718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800071c:	9d08      	ldr	r5, [sp, #32]
 800071e:	460c      	mov	r4, r1
 8000720:	2b00      	cmp	r3, #0
 8000722:	d14e      	bne.n	80007c2 <__udivmoddi4+0xaa>
 8000724:	4694      	mov	ip, r2
 8000726:	458c      	cmp	ip, r1
 8000728:	4686      	mov	lr, r0
 800072a:	fab2 f282 	clz	r2, r2
 800072e:	d962      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000730:	b14a      	cbz	r2, 8000746 <__udivmoddi4+0x2e>
 8000732:	f1c2 0320 	rsb	r3, r2, #32
 8000736:	4091      	lsls	r1, r2
 8000738:	fa20 f303 	lsr.w	r3, r0, r3
 800073c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000740:	4319      	orrs	r1, r3
 8000742:	fa00 fe02 	lsl.w	lr, r0, r2
 8000746:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800074a:	fa1f f68c 	uxth.w	r6, ip
 800074e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000752:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000756:	fb07 1114 	mls	r1, r7, r4, r1
 800075a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800075e:	fb04 f106 	mul.w	r1, r4, r6
 8000762:	4299      	cmp	r1, r3
 8000764:	d90a      	bls.n	800077c <__udivmoddi4+0x64>
 8000766:	eb1c 0303 	adds.w	r3, ip, r3
 800076a:	f104 30ff 	add.w	r0, r4, #4294967295
 800076e:	f080 8112 	bcs.w	8000996 <__udivmoddi4+0x27e>
 8000772:	4299      	cmp	r1, r3
 8000774:	f240 810f 	bls.w	8000996 <__udivmoddi4+0x27e>
 8000778:	3c02      	subs	r4, #2
 800077a:	4463      	add	r3, ip
 800077c:	1a59      	subs	r1, r3, r1
 800077e:	fa1f f38e 	uxth.w	r3, lr
 8000782:	fbb1 f0f7 	udiv	r0, r1, r7
 8000786:	fb07 1110 	mls	r1, r7, r0, r1
 800078a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800078e:	fb00 f606 	mul.w	r6, r0, r6
 8000792:	429e      	cmp	r6, r3
 8000794:	d90a      	bls.n	80007ac <__udivmoddi4+0x94>
 8000796:	eb1c 0303 	adds.w	r3, ip, r3
 800079a:	f100 31ff 	add.w	r1, r0, #4294967295
 800079e:	f080 80fc 	bcs.w	800099a <__udivmoddi4+0x282>
 80007a2:	429e      	cmp	r6, r3
 80007a4:	f240 80f9 	bls.w	800099a <__udivmoddi4+0x282>
 80007a8:	4463      	add	r3, ip
 80007aa:	3802      	subs	r0, #2
 80007ac:	1b9b      	subs	r3, r3, r6
 80007ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007b2:	2100      	movs	r1, #0
 80007b4:	b11d      	cbz	r5, 80007be <__udivmoddi4+0xa6>
 80007b6:	40d3      	lsrs	r3, r2
 80007b8:	2200      	movs	r2, #0
 80007ba:	e9c5 3200 	strd	r3, r2, [r5]
 80007be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c2:	428b      	cmp	r3, r1
 80007c4:	d905      	bls.n	80007d2 <__udivmoddi4+0xba>
 80007c6:	b10d      	cbz	r5, 80007cc <__udivmoddi4+0xb4>
 80007c8:	e9c5 0100 	strd	r0, r1, [r5]
 80007cc:	2100      	movs	r1, #0
 80007ce:	4608      	mov	r0, r1
 80007d0:	e7f5      	b.n	80007be <__udivmoddi4+0xa6>
 80007d2:	fab3 f183 	clz	r1, r3
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d146      	bne.n	8000868 <__udivmoddi4+0x150>
 80007da:	42a3      	cmp	r3, r4
 80007dc:	d302      	bcc.n	80007e4 <__udivmoddi4+0xcc>
 80007de:	4290      	cmp	r0, r2
 80007e0:	f0c0 80f0 	bcc.w	80009c4 <__udivmoddi4+0x2ac>
 80007e4:	1a86      	subs	r6, r0, r2
 80007e6:	eb64 0303 	sbc.w	r3, r4, r3
 80007ea:	2001      	movs	r0, #1
 80007ec:	2d00      	cmp	r5, #0
 80007ee:	d0e6      	beq.n	80007be <__udivmoddi4+0xa6>
 80007f0:	e9c5 6300 	strd	r6, r3, [r5]
 80007f4:	e7e3      	b.n	80007be <__udivmoddi4+0xa6>
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	f040 8090 	bne.w	800091c <__udivmoddi4+0x204>
 80007fc:	eba1 040c 	sub.w	r4, r1, ip
 8000800:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000804:	fa1f f78c 	uxth.w	r7, ip
 8000808:	2101      	movs	r1, #1
 800080a:	fbb4 f6f8 	udiv	r6, r4, r8
 800080e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000812:	fb08 4416 	mls	r4, r8, r6, r4
 8000816:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800081a:	fb07 f006 	mul.w	r0, r7, r6
 800081e:	4298      	cmp	r0, r3
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x11c>
 8000822:	eb1c 0303 	adds.w	r3, ip, r3
 8000826:	f106 34ff 	add.w	r4, r6, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x11a>
 800082c:	4298      	cmp	r0, r3
 800082e:	f200 80cd 	bhi.w	80009cc <__udivmoddi4+0x2b4>
 8000832:	4626      	mov	r6, r4
 8000834:	1a1c      	subs	r4, r3, r0
 8000836:	fa1f f38e 	uxth.w	r3, lr
 800083a:	fbb4 f0f8 	udiv	r0, r4, r8
 800083e:	fb08 4410 	mls	r4, r8, r0, r4
 8000842:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000846:	fb00 f707 	mul.w	r7, r0, r7
 800084a:	429f      	cmp	r7, r3
 800084c:	d908      	bls.n	8000860 <__udivmoddi4+0x148>
 800084e:	eb1c 0303 	adds.w	r3, ip, r3
 8000852:	f100 34ff 	add.w	r4, r0, #4294967295
 8000856:	d202      	bcs.n	800085e <__udivmoddi4+0x146>
 8000858:	429f      	cmp	r7, r3
 800085a:	f200 80b0 	bhi.w	80009be <__udivmoddi4+0x2a6>
 800085e:	4620      	mov	r0, r4
 8000860:	1bdb      	subs	r3, r3, r7
 8000862:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000866:	e7a5      	b.n	80007b4 <__udivmoddi4+0x9c>
 8000868:	f1c1 0620 	rsb	r6, r1, #32
 800086c:	408b      	lsls	r3, r1
 800086e:	fa22 f706 	lsr.w	r7, r2, r6
 8000872:	431f      	orrs	r7, r3
 8000874:	fa20 fc06 	lsr.w	ip, r0, r6
 8000878:	fa04 f301 	lsl.w	r3, r4, r1
 800087c:	ea43 030c 	orr.w	r3, r3, ip
 8000880:	40f4      	lsrs	r4, r6
 8000882:	fa00 f801 	lsl.w	r8, r0, r1
 8000886:	0c38      	lsrs	r0, r7, #16
 8000888:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800088c:	fbb4 fef0 	udiv	lr, r4, r0
 8000890:	fa1f fc87 	uxth.w	ip, r7
 8000894:	fb00 441e 	mls	r4, r0, lr, r4
 8000898:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800089c:	fb0e f90c 	mul.w	r9, lr, ip
 80008a0:	45a1      	cmp	r9, r4
 80008a2:	fa02 f201 	lsl.w	r2, r2, r1
 80008a6:	d90a      	bls.n	80008be <__udivmoddi4+0x1a6>
 80008a8:	193c      	adds	r4, r7, r4
 80008aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80008ae:	f080 8084 	bcs.w	80009ba <__udivmoddi4+0x2a2>
 80008b2:	45a1      	cmp	r9, r4
 80008b4:	f240 8081 	bls.w	80009ba <__udivmoddi4+0x2a2>
 80008b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008bc:	443c      	add	r4, r7
 80008be:	eba4 0409 	sub.w	r4, r4, r9
 80008c2:	fa1f f983 	uxth.w	r9, r3
 80008c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008ca:	fb00 4413 	mls	r4, r0, r3, r4
 80008ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d6:	45a4      	cmp	ip, r4
 80008d8:	d907      	bls.n	80008ea <__udivmoddi4+0x1d2>
 80008da:	193c      	adds	r4, r7, r4
 80008dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80008e0:	d267      	bcs.n	80009b2 <__udivmoddi4+0x29a>
 80008e2:	45a4      	cmp	ip, r4
 80008e4:	d965      	bls.n	80009b2 <__udivmoddi4+0x29a>
 80008e6:	3b02      	subs	r3, #2
 80008e8:	443c      	add	r4, r7
 80008ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80008ee:	fba0 9302 	umull	r9, r3, r0, r2
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	429c      	cmp	r4, r3
 80008f8:	46ce      	mov	lr, r9
 80008fa:	469c      	mov	ip, r3
 80008fc:	d351      	bcc.n	80009a2 <__udivmoddi4+0x28a>
 80008fe:	d04e      	beq.n	800099e <__udivmoddi4+0x286>
 8000900:	b155      	cbz	r5, 8000918 <__udivmoddi4+0x200>
 8000902:	ebb8 030e 	subs.w	r3, r8, lr
 8000906:	eb64 040c 	sbc.w	r4, r4, ip
 800090a:	fa04 f606 	lsl.w	r6, r4, r6
 800090e:	40cb      	lsrs	r3, r1
 8000910:	431e      	orrs	r6, r3
 8000912:	40cc      	lsrs	r4, r1
 8000914:	e9c5 6400 	strd	r6, r4, [r5]
 8000918:	2100      	movs	r1, #0
 800091a:	e750      	b.n	80007be <__udivmoddi4+0xa6>
 800091c:	f1c2 0320 	rsb	r3, r2, #32
 8000920:	fa20 f103 	lsr.w	r1, r0, r3
 8000924:	fa0c fc02 	lsl.w	ip, ip, r2
 8000928:	fa24 f303 	lsr.w	r3, r4, r3
 800092c:	4094      	lsls	r4, r2
 800092e:	430c      	orrs	r4, r1
 8000930:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000934:	fa00 fe02 	lsl.w	lr, r0, r2
 8000938:	fa1f f78c 	uxth.w	r7, ip
 800093c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000940:	fb08 3110 	mls	r1, r8, r0, r3
 8000944:	0c23      	lsrs	r3, r4, #16
 8000946:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800094a:	fb00 f107 	mul.w	r1, r0, r7
 800094e:	4299      	cmp	r1, r3
 8000950:	d908      	bls.n	8000964 <__udivmoddi4+0x24c>
 8000952:	eb1c 0303 	adds.w	r3, ip, r3
 8000956:	f100 36ff 	add.w	r6, r0, #4294967295
 800095a:	d22c      	bcs.n	80009b6 <__udivmoddi4+0x29e>
 800095c:	4299      	cmp	r1, r3
 800095e:	d92a      	bls.n	80009b6 <__udivmoddi4+0x29e>
 8000960:	3802      	subs	r0, #2
 8000962:	4463      	add	r3, ip
 8000964:	1a5b      	subs	r3, r3, r1
 8000966:	b2a4      	uxth	r4, r4
 8000968:	fbb3 f1f8 	udiv	r1, r3, r8
 800096c:	fb08 3311 	mls	r3, r8, r1, r3
 8000970:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000974:	fb01 f307 	mul.w	r3, r1, r7
 8000978:	42a3      	cmp	r3, r4
 800097a:	d908      	bls.n	800098e <__udivmoddi4+0x276>
 800097c:	eb1c 0404 	adds.w	r4, ip, r4
 8000980:	f101 36ff 	add.w	r6, r1, #4294967295
 8000984:	d213      	bcs.n	80009ae <__udivmoddi4+0x296>
 8000986:	42a3      	cmp	r3, r4
 8000988:	d911      	bls.n	80009ae <__udivmoddi4+0x296>
 800098a:	3902      	subs	r1, #2
 800098c:	4464      	add	r4, ip
 800098e:	1ae4      	subs	r4, r4, r3
 8000990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000994:	e739      	b.n	800080a <__udivmoddi4+0xf2>
 8000996:	4604      	mov	r4, r0
 8000998:	e6f0      	b.n	800077c <__udivmoddi4+0x64>
 800099a:	4608      	mov	r0, r1
 800099c:	e706      	b.n	80007ac <__udivmoddi4+0x94>
 800099e:	45c8      	cmp	r8, r9
 80009a0:	d2ae      	bcs.n	8000900 <__udivmoddi4+0x1e8>
 80009a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80009a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80009aa:	3801      	subs	r0, #1
 80009ac:	e7a8      	b.n	8000900 <__udivmoddi4+0x1e8>
 80009ae:	4631      	mov	r1, r6
 80009b0:	e7ed      	b.n	800098e <__udivmoddi4+0x276>
 80009b2:	4603      	mov	r3, r0
 80009b4:	e799      	b.n	80008ea <__udivmoddi4+0x1d2>
 80009b6:	4630      	mov	r0, r6
 80009b8:	e7d4      	b.n	8000964 <__udivmoddi4+0x24c>
 80009ba:	46d6      	mov	lr, sl
 80009bc:	e77f      	b.n	80008be <__udivmoddi4+0x1a6>
 80009be:	4463      	add	r3, ip
 80009c0:	3802      	subs	r0, #2
 80009c2:	e74d      	b.n	8000860 <__udivmoddi4+0x148>
 80009c4:	4606      	mov	r6, r0
 80009c6:	4623      	mov	r3, r4
 80009c8:	4608      	mov	r0, r1
 80009ca:	e70f      	b.n	80007ec <__udivmoddi4+0xd4>
 80009cc:	3e02      	subs	r6, #2
 80009ce:	4463      	add	r3, ip
 80009d0:	e730      	b.n	8000834 <__udivmoddi4+0x11c>
 80009d2:	bf00      	nop

080009d4 <__aeabi_idiv0>:
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <initDisplay>:

int COUNTER_VAR = 0;
UBYTE *BlackImage;
UWORD Imagesize = ((OLED_2IN42_WIDTH%8==0)? (OLED_2IN42_WIDTH/8): (OLED_2IN42_WIDTH/8+1)) * OLED_2IN42_HEIGHT;

int initDisplay(){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af02      	add	r7, sp, #8
	printf("2.42inch OLED test demo\n");
 80009de:	4820      	ldr	r0, [pc, #128]	@ (8000a60 <initDisplay+0x88>)
 80009e0:	f00f f8c2 	bl	800fb68 <puts>
	if(System_Init() != 0) {
 80009e4:	f001 f904 	bl	8001bf0 <System_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d002      	beq.n	80009f4 <initDisplay+0x1c>
		return -1;
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
 80009f2:	e032      	b.n	8000a5a <initDisplay+0x82>
	}

	//Initialize the Display
	printf("OLED Init...\r\n");
 80009f4:	481b      	ldr	r0, [pc, #108]	@ (8000a64 <initDisplay+0x8c>)
 80009f6:	f00f f8b7 	bl	800fb68 <puts>
	OLED_2in42_Init();
 80009fa:	f001 fea8 	bl	800274e <OLED_2in42_Init>
	Driver_Delay_ms(500);
 80009fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a02:	f001 f913 	bl	8001c2c <Driver_Delay_ms>

	// 0.Create a new image cache
	if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 8000a06:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <initDisplay+0x90>)
 8000a08:	881b      	ldrh	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f00e fecc 	bl	800f7a8 <malloc>
 8000a10:	4603      	mov	r3, r0
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <initDisplay+0x94>)
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <initDisplay+0x94>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d105      	bne.n	8000a2c <initDisplay+0x54>
			printf("Failed to apply for black memory...\r\n");
 8000a20:	4813      	ldr	r0, [pc, #76]	@ (8000a70 <initDisplay+0x98>)
 8000a22:	f00f f8a1 	bl	800fb68 <puts>
			return -1;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e016      	b.n	8000a5a <initDisplay+0x82>
	}
	Paint_NewImage(BlackImage, OLED_2IN42_WIDTH, OLED_2IN42_HEIGHT, 270, BLACK);
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <initDisplay+0x94>)
 8000a2e:	6818      	ldr	r0, [r3, #0]
 8000a30:	2300      	movs	r3, #0
 8000a32:	9300      	str	r3, [sp, #0]
 8000a34:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8000a38:	2280      	movs	r2, #128	@ 0x80
 8000a3a:	2140      	movs	r1, #64	@ 0x40
 8000a3c:	f001 f902 	bl	8001c44 <Paint_NewImage>
	Paint_SelectImage(BlackImage);
 8000a40:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <initDisplay+0x94>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f001 f953 	bl	8001cf0 <Paint_SelectImage>
	Driver_Delay_ms(500);
 8000a4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a4e:	f001 f8ed 	bl	8001c2c <Driver_Delay_ms>
	Paint_Clear(BLACK);
 8000a52:	2000      	movs	r0, #0
 8000a54:	f001 fad0 	bl	8001ff8 <Paint_Clear>
	return 1;
 8000a58:	2301      	movs	r3, #1
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	080107b4 	.word	0x080107b4
 8000a64:	080107cc 	.word	0x080107cc
 8000a68:	20000000 	.word	0x20000000
 8000a6c:	20000198 	.word	0x20000198
 8000a70:	080107dc 	.word	0x080107dc
 8000a74:	00000000 	.word	0x00000000

08000a78 <vDisplayTask>:

void vDisplayTask(void *argument)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af02      	add	r7, sp, #8
 8000a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	printf("Display: %d\r\n", COUNTER_VAR);
 8000a80:	4b25      	ldr	r3, [pc, #148]	@ (8000b18 <vDisplayTask+0xa0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4619      	mov	r1, r3
 8000a86:	4825      	ldr	r0, [pc, #148]	@ (8000b1c <vDisplayTask+0xa4>)
 8000a88:	f00f f806 	bl	800fa98 <iprintf>
	Paint_DrawString_EN(10, 0, "waveshare", &Font16, WHITE, BLACK);
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9301      	str	r3, [sp, #4]
 8000a90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	4b22      	ldr	r3, [pc, #136]	@ (8000b20 <vDisplayTask+0xa8>)
 8000a98:	4a22      	ldr	r2, [pc, #136]	@ (8000b24 <vDisplayTask+0xac>)
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	200a      	movs	r0, #10
 8000a9e:	f001 fbf9 	bl	8002294 <Paint_DrawString_EN>
	Paint_DrawString_EN(10, 17, "hello world", &Font8, WHITE, BLACK);
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	9301      	str	r3, [sp, #4]
 8000aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	4b1e      	ldr	r3, [pc, #120]	@ (8000b28 <vDisplayTask+0xb0>)
 8000aae:	4a1f      	ldr	r2, [pc, #124]	@ (8000b2c <vDisplayTask+0xb4>)
 8000ab0:	2111      	movs	r1, #17
 8000ab2:	200a      	movs	r0, #10
 8000ab4:	f001 fbee 	bl	8002294 <Paint_DrawString_EN>
	Paint_DrawNum(10, 30, COUNTER_VAR, &Font8, 4, WHITE, BLACK);
 8000ab8:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <vDisplayTask+0xa0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fd31 	bl	8000524 <__aeabi_i2d>
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	9301      	str	r3, [sp, #4]
 8000ac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2304      	movs	r3, #4
 8000ace:	4a16      	ldr	r2, [pc, #88]	@ (8000b28 <vDisplayTask+0xb0>)
 8000ad0:	ec41 0b10 	vmov	d0, r0, r1
 8000ad4:	211e      	movs	r1, #30
 8000ad6:	200a      	movs	r0, #10
 8000ad8:	f001 fc30 	bl	800233c <Paint_DrawNum>
	Paint_DrawNum(10, 43, 987654, &Font12, 5, WHITE, BLACK);
 8000adc:	2300      	movs	r3, #0
 8000ade:	9301      	str	r3, [sp, #4]
 8000ae0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	2305      	movs	r3, #5
 8000ae8:	4a11      	ldr	r2, [pc, #68]	@ (8000b30 <vDisplayTask+0xb8>)
 8000aea:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8000b10 <vDisplayTask+0x98>
 8000aee:	212b      	movs	r1, #43	@ 0x2b
 8000af0:	200a      	movs	r0, #10
 8000af2:	f001 fc23 	bl	800233c <Paint_DrawNum>
	OLED_2in42_Display(BlackImage);
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <vDisplayTask+0xbc>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f001 fe35 	bl	800276a <OLED_2in42_Display>
	vTaskDelay(100/portTICK_PERIOD_MS);
 8000b00:	2064      	movs	r0, #100	@ 0x64
 8000b02:	f00c fc09 	bl	800d318 <vTaskDelay>
	printf("Display: %d\r\n", COUNTER_VAR);
 8000b06:	bf00      	nop
 8000b08:	e7ba      	b.n	8000a80 <vDisplayTask+0x8>
 8000b0a:	bf00      	nop
 8000b0c:	f3af 8000 	nop.w
 8000b10:	00000000 	.word	0x00000000
 8000b14:	412e240c 	.word	0x412e240c
 8000b18:	20000194 	.word	0x20000194
 8000b1c:	08010804 	.word	0x08010804
 8000b20:	20000010 	.word	0x20000010
 8000b24:	08010814 	.word	0x08010814
 8000b28:	20000018 	.word	0x20000018
 8000b2c:	08010820 	.word	0x08010820
 8000b30:	20000008 	.word	0x20000008
 8000b34:	20000198 	.word	0x20000198

08000b38 <TaskManager_InitTasks>:
#include <stdio.h>

TaskHandle_t xDisplayTaskHandle = NULL;
TaskHandle_t xWatchdogTaskHandle = NULL;

void TaskManager_InitTasks(void){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
	if(initDisplay()==-1){
 8000b3c:	f7ff ff4c 	bl	80009d8 <initDisplay>
 8000b40:	4603      	mov	r3, r0
 8000b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b46:	d102      	bne.n	8000b4e <TaskManager_InitTasks+0x16>
		printf("Failed to Initialize Display\r\n");
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <TaskManager_InitTasks+0x1c>)
 8000b4a:	f00f f80d 	bl	800fb68 <puts>
	}
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	0801082c 	.word	0x0801082c

08000b58 <TaskManager_CreateAllTasks>:

void TaskManager_CreateAllTasks(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af02      	add	r7, sp, #8
    BaseType_t xReturned;

    //Display Task: stack should be >1024 due to display buffer size
	xReturned = xTaskCreate(vWatchdogTask, "Watchdog", 2*1024, NULL, 32, &xDisplayTaskHandle);
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd4 <TaskManager_CreateAllTasks+0x7c>)
 8000b60:	9301      	str	r3, [sp, #4]
 8000b62:	2320      	movs	r3, #32
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2300      	movs	r3, #0
 8000b68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b6c:	491a      	ldr	r1, [pc, #104]	@ (8000bd8 <TaskManager_CreateAllTasks+0x80>)
 8000b6e:	481b      	ldr	r0, [pc, #108]	@ (8000bdc <TaskManager_CreateAllTasks+0x84>)
 8000b70:	f00c fa72 	bl	800d058 <xTaskCreate>
 8000b74:	60f8      	str	r0, [r7, #12]

	configASSERT(xReturned == pdPASS);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d00b      	beq.n	8000b94 <TaskManager_CreateAllTasks+0x3c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b80:	f383 8811 	msr	BASEPRI, r3
 8000b84:	f3bf 8f6f 	isb	sy
 8000b88:	f3bf 8f4f 	dsb	sy
 8000b8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b8e:	bf00      	nop
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <TaskManager_CreateAllTasks+0x38>

    //Display Task: stack should be >1024 due to display buffer size
    xReturned = xTaskCreate(vDisplayTask, "Display", 256, NULL, 3, &xWatchdogTaskHandle);
 8000b94:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <TaskManager_CreateAllTasks+0x88>)
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	2303      	movs	r3, #3
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ba2:	4910      	ldr	r1, [pc, #64]	@ (8000be4 <TaskManager_CreateAllTasks+0x8c>)
 8000ba4:	4810      	ldr	r0, [pc, #64]	@ (8000be8 <TaskManager_CreateAllTasks+0x90>)
 8000ba6:	f00c fa57 	bl	800d058 <xTaskCreate>
 8000baa:	60f8      	str	r0, [r7, #12]

    configASSERT(xReturned == pdPASS);
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d00b      	beq.n	8000bca <TaskManager_CreateAllTasks+0x72>
	__asm volatile
 8000bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bb6:	f383 8811 	msr	BASEPRI, r3
 8000bba:	f3bf 8f6f 	isb	sy
 8000bbe:	f3bf 8f4f 	dsb	sy
 8000bc2:	607b      	str	r3, [r7, #4]
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	e7fd      	b.n	8000bc6 <TaskManager_CreateAllTasks+0x6e>

}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	2000019c 	.word	0x2000019c
 8000bd8:	0801084c 	.word	0x0801084c
 8000bdc:	08000bed 	.word	0x08000bed
 8000be0:	200001a0 	.word	0x200001a0
 8000be4:	08010858 	.word	0x08010858
 8000be8:	08000a79 	.word	0x08000a79

08000bec <vWatchdogTask>:

//specific includes
#include <stdio.h>
#include "task_display.h"

void vWatchdogTask(){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	for(;;){
		printf("Watchdog\r\n");
 8000bf0:	4806      	ldr	r0, [pc, #24]	@ (8000c0c <vWatchdogTask+0x20>)
 8000bf2:	f00e ffb9 	bl	800fb68 <puts>
		COUNTER_VAR++;
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <vWatchdogTask+0x24>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <vWatchdogTask+0x24>)
 8000bfe:	6013      	str	r3, [r2, #0]
		vTaskDelay(pdMS_TO_TICKS(10));
 8000c00:	200a      	movs	r0, #10
 8000c02:	f00c fb89 	bl	800d318 <vTaskDelay>
		printf("Watchdog\r\n");
 8000c06:	bf00      	nop
 8000c08:	e7f2      	b.n	8000bf0 <vWatchdogTask+0x4>
 8000c0a:	bf00      	nop
 8000c0c:	08010860 	.word	0x08010860
 8000c10:	20000194 	.word	0x20000194

08000c14 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c1a:	463b      	mov	r3, r7
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c26:	4b21      	ldr	r3, [pc, #132]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c28:	4a21      	ldr	r2, [pc, #132]	@ (8000cb0 <MX_ADC1_Init+0x9c>)
 8000c2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c32:	4b1e      	ldr	r3, [pc, #120]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c38:	4b1c      	ldr	r3, [pc, #112]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c44:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c52:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c54:	4a17      	ldr	r2, [pc, #92]	@ (8000cb4 <MX_ADC1_Init+0xa0>)
 8000c56:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c72:	480e      	ldr	r0, [pc, #56]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c74:	f001 fe18 	bl	80028a8 <HAL_ADC_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c7e:	f000 fa92 	bl	80011a6 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4619      	mov	r1, r3
 8000c92:	4806      	ldr	r0, [pc, #24]	@ (8000cac <MX_ADC1_Init+0x98>)
 8000c94:	f001 ff66 	bl	8002b64 <HAL_ADC_ConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c9e:	f000 fa82 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	200001a4 	.word	0x200001a4
 8000cb0:	40012000 	.word	0x40012000
 8000cb4:	0f000001 	.word	0x0f000001

08000cb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a17      	ldr	r2, [pc, #92]	@ (8000d34 <HAL_ADC_MspInit+0x7c>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d127      	bne.n	8000d2a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
 8000cde:	4b16      	ldr	r3, [pc, #88]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ce2:	4a15      	ldr	r2, [pc, #84]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cea:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <HAL_ADC_MspInit+0x80>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = LIGHT_IN_Pin|GAUGE_IN_Pin;
 8000d12:	2303      	movs	r3, #3
 8000d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d16:	2303      	movs	r3, #3
 8000d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	f107 0314 	add.w	r3, r7, #20
 8000d22:	4619      	mov	r1, r3
 8000d24:	4805      	ldr	r0, [pc, #20]	@ (8000d3c <HAL_ADC_MspInit+0x84>)
 8000d26:	f002 faaf 	bl	8003288 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d2a:	bf00      	nop
 8000d2c:	3728      	adds	r7, #40	@ 0x28
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40012000 	.word	0x40012000
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40020000 	.word	0x40020000

08000d40 <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0

}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	af00      	add	r7, sp, #0
return 0;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	TaskManager_InitTasks();
 8000d88:	f7ff fed6 	bl	8000b38 <TaskManager_InitTasks>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of idle */
  idleHandle = osThreadNew(StartDefaultTask, NULL, &idle_attributes);
 8000d8c:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <MX_FREERTOS_Init+0x20>)
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <MX_FREERTOS_Init+0x24>)
 8000d92:	f00b fa71 	bl	800c278 <osThreadNew>
 8000d96:	4603      	mov	r3, r0
 8000d98:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <MX_FREERTOS_Init+0x28>)
 8000d9a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  TaskManager_CreateAllTasks();
 8000d9c:	f7ff fedc 	bl	8000b58 <TaskManager_CreateAllTasks>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	08010f04 	.word	0x08010f04
 8000da8:	08000db1 	.word	0x08000db1
 8000dac:	200001ec 	.word	0x200001ec

08000db0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000db8:	f00e f80c 	bl	800edd4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f00b faed 	bl	800c39c <osDelay>
 8000dc2:	e7fb      	b.n	8000dbc <StartDefaultTask+0xc>

08000dc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	@ 0x28
 8000dc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
 8000dde:	4b5c      	ldr	r3, [pc, #368]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a5b      	ldr	r2, [pc, #364]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b59      	ldr	r3, [pc, #356]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0304 	and.w	r3, r3, #4
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	4b55      	ldr	r3, [pc, #340]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a54      	ldr	r2, [pc, #336]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b52      	ldr	r3, [pc, #328]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	4b4e      	ldr	r3, [pc, #312]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a4d      	ldr	r2, [pc, #308]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b4b      	ldr	r3, [pc, #300]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	607b      	str	r3, [r7, #4]
 8000e32:	4b47      	ldr	r3, [pc, #284]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a46      	ldr	r2, [pc, #280]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e38:	f043 0302 	orr.w	r3, r3, #2
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b44      	ldr	r3, [pc, #272]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	603b      	str	r3, [r7, #0]
 8000e4e:	4b40      	ldr	r3, [pc, #256]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a3f      	ldr	r2, [pc, #252]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e54:	f043 0308 	orr.w	r3, r3, #8
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f50 <MX_GPIO_Init+0x18c>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0308 	and.w	r3, r3, #8
 8000e62:	603b      	str	r3, [r7, #0]
 8000e64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUCK5_EN_Pin|M2_DIR_Pin, GPIO_PIN_RESET);
 8000e66:	2200      	movs	r2, #0
 8000e68:	f248 0120 	movw	r1, #32800	@ 0x8020
 8000e6c:	4839      	ldr	r0, [pc, #228]	@ (8000f54 <MX_GPIO_Init+0x190>)
 8000e6e:	f002 fca3 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|M2_EN_Pin|M2_MS2_Pin|M2_MS1_Pin
 8000e72:	2200      	movs	r2, #0
 8000e74:	f641 71d0 	movw	r1, #8144	@ 0x1fd0
 8000e78:	4837      	ldr	r0, [pc, #220]	@ (8000f58 <MX_GPIO_Init+0x194>)
 8000e7a:	f002 fc9d 	bl	80037b8 <HAL_GPIO_WritePin>
                          |M2_FLT_Pin|M1_SLP_Pin|M1_EN_Pin|M1_MS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUCK12_EN_Pin|OLED_DC_Pin|LDO_EN_Pin|LA_MODE_Pin
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f24e 0137 	movw	r1, #57399	@ 0xe037
 8000e84:	4835      	ldr	r0, [pc, #212]	@ (8000f5c <MX_GPIO_Init+0x198>)
 8000e86:	f002 fc97 	bl	80037b8 <HAL_GPIO_WritePin>
                          |LA_IN1_Pin|M2_SLP_Pin|M1_FLT_Pin|M1_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e90:	4832      	ldr	r0, [pc, #200]	@ (8000f5c <MX_GPIO_Init+0x198>)
 8000e92:	f002 fc91 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M1_MS1_GPIO_Port, M1_MS1_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2104      	movs	r1, #4
 8000e9a:	4831      	ldr	r0, [pc, #196]	@ (8000f60 <MX_GPIO_Init+0x19c>)
 8000e9c:	f002 fc8c 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BMS_ALERT_Pin|BUCK12_PG_Pin;
 8000ea0:	2322      	movs	r3, #34	@ 0x22
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4829      	ldr	r0, [pc, #164]	@ (8000f58 <MX_GPIO_Init+0x194>)
 8000eb4:	f002 f9e8 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUCK5_PG_Pin;
 8000eb8:	2310      	movs	r3, #16
 8000eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUCK5_PG_GPIO_Port, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4822      	ldr	r0, [pc, #136]	@ (8000f54 <MX_GPIO_Init+0x190>)
 8000ecc:	f002 f9dc 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUCK5_EN_Pin|M2_DIR_Pin;
 8000ed0:	f248 0320 	movw	r3, #32800	@ 0x8020
 8000ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	481a      	ldr	r0, [pc, #104]	@ (8000f54 <MX_GPIO_Init+0x190>)
 8000eea:	f002 f9cd 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|M2_EN_Pin|M2_MS2_Pin|M2_MS1_Pin
 8000eee:	f641 73d0 	movw	r3, #8144	@ 0x1fd0
 8000ef2:	617b      	str	r3, [r7, #20]
                          |M2_FLT_Pin|M1_SLP_Pin|M1_EN_Pin|M1_MS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	4814      	ldr	r0, [pc, #80]	@ (8000f58 <MX_GPIO_Init+0x194>)
 8000f08:	f002 f9be 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BUCK12_EN_Pin|OLED_DC_Pin|LDO_EN_Pin|OLED_CS_Pin
 8000f0c:	f24f 0337 	movw	r3, #61495	@ 0xf037
 8000f10:	617b      	str	r3, [r7, #20]
                          |LA_MODE_Pin|LA_IN1_Pin|M2_SLP_Pin|M1_FLT_Pin
                          |M1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <MX_GPIO_Init+0x198>)
 8000f26:	f002 f9af 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M1_MS1_Pin;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M1_MS1_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4807      	ldr	r0, [pc, #28]	@ (8000f60 <MX_GPIO_Init+0x19c>)
 8000f42:	f002 f9a1 	bl	8003288 <HAL_GPIO_Init>

}
 8000f46:	bf00      	nop
 8000f48:	3728      	adds	r7, #40	@ 0x28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020000 	.word	0x40020000
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	40020c00 	.word	0x40020c00

08000f64 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f6a:	4a13      	ldr	r2, [pc, #76]	@ (8000fb8 <MX_I2C1_Init+0x54>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f70:	4a12      	ldr	r2, [pc, #72]	@ (8000fbc <MX_I2C1_Init+0x58>)
 8000f72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 16;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f7c:	2210      	movs	r2, #16
 8000f7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f86:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f88:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f94:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f9a:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fa0:	4804      	ldr	r0, [pc, #16]	@ (8000fb4 <MX_I2C1_Init+0x50>)
 8000fa2:	f002 fc35 	bl	8003810 <HAL_I2C_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fac:	f000 f8fb 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200001f0 	.word	0x200001f0
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	000186a0 	.word	0x000186a0

08000fc0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	@ 0x28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a19      	ldr	r2, [pc, #100]	@ (8001044 <HAL_I2C_MspInit+0x84>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d12c      	bne.n	800103c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
 8000fe6:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a17      	ldr	r2, [pc, #92]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 8000fec:	f043 0302 	orr.w	r3, r3, #2
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ffe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001004:	2312      	movs	r3, #18
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001010:	2304      	movs	r3, #4
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	4619      	mov	r1, r3
 800101a:	480c      	ldr	r0, [pc, #48]	@ (800104c <HAL_I2C_MspInit+0x8c>)
 800101c:	f002 f934 	bl	8003288 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 8001026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001028:	4a07      	ldr	r2, [pc, #28]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 800102a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800102e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <HAL_I2C_MspInit+0x88>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001034:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	@ 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40005400 	.word	0x40005400
 8001048:	40023800 	.word	0x40023800
 800104c:	40020400 	.word	0x40020400

08001050 <__io_putchar>:
// Retarget printf to UART2
#ifdef __GNUC__
/* With GCC, small printf (option LD Linker->Libraries->Small printf
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001058:	1d39      	adds	r1, r7, #4
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	2201      	movs	r2, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <__io_putchar+0x20>)
 8001062:	f007 f97d 	bl	8008360 <HAL_UART_Transmit>
  return ch;
 8001066:	687b      	ldr	r3, [r7, #4]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200003c0 	.word	0x200003c0

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f001 fbb0 	bl	80027dc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f81c 	bl	80010b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f7ff fea0 	bl	8000dc4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001084:	f000 fd18 	bl	8001ab8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001088:	f000 f89e 	bl	80011c8 <MX_SPI2_Init>
  MX_TIM1_Init();
 800108c:	f000 fad8 	bl	8001640 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001090:	f7ff ff68 	bl	8000f64 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001094:	f7ff fdbe 	bl	8000c14 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001098:	f000 fb8c 	bl	80017b4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800109c:	f000 fbde 	bl	800185c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010a0:	f00b f8a0 	bl	800c1e4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80010a4:	f7ff fe6e 	bl	8000d84 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010a8:	f00b f8c0 	bl	800c22c <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 80010ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010b0:	f001 fbd6 	bl	8002860 <HAL_Delay>
 80010b4:	e7fa      	b.n	80010ac <main+0x38>
	...

080010b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b094      	sub	sp, #80	@ 0x50
 80010bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010be:	f107 0320 	add.w	r3, r7, #32
 80010c2:	2230      	movs	r2, #48	@ 0x30
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f00e fe2e 	bl	800fd28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	f107 030c 	add.w	r3, r7, #12
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	4b27      	ldr	r3, [pc, #156]	@ (8001180 <SystemClock_Config+0xc8>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	4a26      	ldr	r2, [pc, #152]	@ (8001180 <SystemClock_Config+0xc8>)
 80010e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ec:	4b24      	ldr	r3, [pc, #144]	@ (8001180 <SystemClock_Config+0xc8>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <SystemClock_Config+0xcc>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a20      	ldr	r2, [pc, #128]	@ (8001184 <SystemClock_Config+0xcc>)
 8001102:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <SystemClock_Config+0xcc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001114:	2301      	movs	r3, #1
 8001116:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001118:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111e:	2302      	movs	r3, #2
 8001120:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001122:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001128:	2304      	movs	r3, #4
 800112a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800112c:	2348      	movs	r3, #72	@ 0x48
 800112e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001134:	2303      	movs	r3, #3
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	4618      	mov	r0, r3
 800113e:	f003 ff8d 	bl	800505c <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001148:	f000 f82d 	bl	80011a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001150:	2302      	movs	r3, #2
 8001152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001162:	f107 030c 	add.w	r3, r7, #12
 8001166:	2102      	movs	r1, #2
 8001168:	4618      	mov	r0, r3
 800116a:	f004 faa3 	bl	80056b4 <HAL_RCC_ClockConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001174:	f000 f817 	bl	80011a6 <Error_Handler>
  }
}
 8001178:	bf00      	nop
 800117a:	3750      	adds	r7, #80	@ 0x50
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40023800 	.word	0x40023800
 8001184:	40007000 	.word	0x40007000

08001188 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001198:	d101      	bne.n	800119e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800119a:	f001 fb41 	bl	8002820 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011aa:	b672      	cpsid	i
}
 80011ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ae:	bf00      	nop
 80011b0:	e7fd      	b.n	80011ae <Error_Handler+0x8>

080011b2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80011cc:	4b17      	ldr	r3, [pc, #92]	@ (800122c <MX_SPI2_Init+0x64>)
 80011ce:	4a18      	ldr	r2, [pc, #96]	@ (8001230 <MX_SPI2_Init+0x68>)
 80011d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011d2:	4b16      	ldr	r3, [pc, #88]	@ (800122c <MX_SPI2_Init+0x64>)
 80011d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_SPI2_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <MX_SPI2_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_SPI2_Init+0x64>)
 80011e8:	2202      	movs	r2, #2
 80011ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_SPI2_Init+0x64>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_SPI2_Init+0x64>)
 80011f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <MX_SPI2_Init+0x64>)
 80011fc:	2210      	movs	r2, #16
 80011fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001200:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <MX_SPI2_Init+0x64>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001206:	4b09      	ldr	r3, [pc, #36]	@ (800122c <MX_SPI2_Init+0x64>)
 8001208:	2200      	movs	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800120c:	4b07      	ldr	r3, [pc, #28]	@ (800122c <MX_SPI2_Init+0x64>)
 800120e:	2200      	movs	r2, #0
 8001210:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <MX_SPI2_Init+0x64>)
 8001214:	220a      	movs	r2, #10
 8001216:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001218:	4804      	ldr	r0, [pc, #16]	@ (800122c <MX_SPI2_Init+0x64>)
 800121a:	f004 fd45 	bl	8005ca8 <HAL_SPI_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001224:	f7ff ffbf 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000244 	.word	0x20000244
 8001230:	40003800 	.word	0x40003800

08001234 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	@ 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a30      	ldr	r2, [pc, #192]	@ (8001314 <HAL_SPI_MspInit+0xe0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d15a      	bne.n	800130c <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a2e      	ldr	r2, [pc, #184]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001260:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b2c      	ldr	r3, [pc, #176]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a27      	ldr	r2, [pc, #156]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	4b21      	ldr	r3, [pc, #132]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a20      	ldr	r2, [pc, #128]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <HAL_SPI_MspInit+0xe4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012aa:	2304      	movs	r3, #4
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012b2:	2302      	movs	r3, #2
 80012b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012ba:	2305      	movs	r3, #5
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4815      	ldr	r0, [pc, #84]	@ (800131c <HAL_SPI_MspInit+0xe8>)
 80012c6:	f001 ffdf 	bl	8003288 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012ca:	2308      	movs	r3, #8
 80012cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012da:	2305      	movs	r3, #5
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <HAL_SPI_MspInit+0xe8>)
 80012e6:	f001 ffcf 	bl	8003288 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f0:	2302      	movs	r3, #2
 80012f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f8:	2303      	movs	r3, #3
 80012fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012fc:	2305      	movs	r3, #5
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4619      	mov	r1, r3
 8001306:	4806      	ldr	r0, [pc, #24]	@ (8001320 <HAL_SPI_MspInit+0xec>)
 8001308:	f001 ffbe 	bl	8003288 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800130c:	bf00      	nop
 800130e:	3728      	adds	r7, #40	@ 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40003800 	.word	0x40003800
 8001318:	40023800 	.word	0x40023800
 800131c:	40020800 	.word	0x40020800
 8001320:	40020400 	.word	0x40020400

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <HAL_MspInit+0x54>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001332:	4a11      	ldr	r2, [pc, #68]	@ (8001378 <HAL_MspInit+0x54>)
 8001334:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001338:	6453      	str	r3, [r2, #68]	@ 0x44
 800133a:	4b0f      	ldr	r3, [pc, #60]	@ (8001378 <HAL_MspInit+0x54>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800133e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <HAL_MspInit+0x54>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <HAL_MspInit+0x54>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	@ 0x40
 8001356:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <HAL_MspInit+0x54>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	210f      	movs	r1, #15
 8001366:	f06f 0001 	mvn.w	r0, #1
 800136a:	f001 ff49 	bl	8003200 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800

0800137c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08e      	sub	sp, #56	@ 0x38
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001388:	2300      	movs	r3, #0
 800138a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4b34      	ldr	r3, [pc, #208]	@ (8001464 <HAL_InitTick+0xe8>)
 8001392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001394:	4a33      	ldr	r2, [pc, #204]	@ (8001464 <HAL_InitTick+0xe8>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6413      	str	r3, [r2, #64]	@ 0x40
 800139c:	4b31      	ldr	r3, [pc, #196]	@ (8001464 <HAL_InitTick+0xe8>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013a8:	f107 0210 	add.w	r2, r7, #16
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f004 fc46 	bl	8005c44 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013b8:	6a3b      	ldr	r3, [r7, #32]
 80013ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d103      	bne.n	80013ca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013c2:	f004 fc17 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 80013c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80013c8:	e004      	b.n	80013d4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013ca:	f004 fc13 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 80013ce:	4603      	mov	r3, r0
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013d6:	4a24      	ldr	r2, [pc, #144]	@ (8001468 <HAL_InitTick+0xec>)
 80013d8:	fba2 2303 	umull	r2, r3, r2, r3
 80013dc:	0c9b      	lsrs	r3, r3, #18
 80013de:	3b01      	subs	r3, #1
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80013e2:	4b22      	ldr	r3, [pc, #136]	@ (800146c <HAL_InitTick+0xf0>)
 80013e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80013ea:	4b20      	ldr	r3, [pc, #128]	@ (800146c <HAL_InitTick+0xf0>)
 80013ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013f0:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80013f2:	4a1e      	ldr	r2, [pc, #120]	@ (800146c <HAL_InitTick+0xf0>)
 80013f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f6:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80013f8:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <HAL_InitTick+0xf0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fe:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <HAL_InitTick+0xf0>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <HAL_InitTick+0xf0>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800140a:	4818      	ldr	r0, [pc, #96]	@ (800146c <HAL_InitTick+0xf0>)
 800140c:	f005 f818 	bl	8006440 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001416:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800141a:	2b00      	cmp	r3, #0
 800141c:	d11b      	bne.n	8001456 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800141e:	4813      	ldr	r0, [pc, #76]	@ (800146c <HAL_InitTick+0xf0>)
 8001420:	f005 f8fc 	bl	800661c <HAL_TIM_Base_Start_IT>
 8001424:	4603      	mov	r3, r0
 8001426:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800142a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800142e:	2b00      	cmp	r3, #0
 8001430:	d111      	bne.n	8001456 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001432:	201c      	movs	r0, #28
 8001434:	f001 ff10 	bl	8003258 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b0f      	cmp	r3, #15
 800143c:	d808      	bhi.n	8001450 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800143e:	2200      	movs	r2, #0
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	201c      	movs	r0, #28
 8001444:	f001 fedc 	bl	8003200 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001448:	4a09      	ldr	r2, [pc, #36]	@ (8001470 <HAL_InitTick+0xf4>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	e002      	b.n	8001456 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001456:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800145a:	4618      	mov	r0, r3
 800145c:	3738      	adds	r7, #56	@ 0x38
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40023800 	.word	0x40023800
 8001468:	431bde83 	.word	0x431bde83
 800146c:	2000029c 	.word	0x2000029c
 8001470:	20000020 	.word	0x20000020

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <NMI_Handler+0x4>

0800147c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <MemManage_Handler+0x4>

0800148c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <UsageFault_Handler+0x4>

0800149c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014b0:	4802      	ldr	r0, [pc, #8]	@ (80014bc <TIM2_IRQHandler+0x10>)
 80014b2:	f005 fbff 	bl	8006cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000029c 	.word	0x2000029c

080014c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <OTG_FS_IRQHandler+0x10>)
 80014c6:	f002 fcba 	bl	8003e3e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	200062fc 	.word	0x200062fc

080014d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	e00a      	b.n	80014fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014e6:	f3af 8000 	nop.w
 80014ea:	4601      	mov	r1, r0
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	1c5a      	adds	r2, r3, #1
 80014f0:	60ba      	str	r2, [r7, #8]
 80014f2:	b2ca      	uxtb	r2, r1
 80014f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	3301      	adds	r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	429a      	cmp	r2, r3
 8001502:	dbf0      	blt.n	80014e6 <_read+0x12>
  }

  return len;
 8001504:	687b      	ldr	r3, [r7, #4]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b086      	sub	sp, #24
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	e009      	b.n	8001534 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	60ba      	str	r2, [r7, #8]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fd91 	bl	8001050 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	3301      	adds	r3, #1
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	dbf1      	blt.n	8001520 <_write+0x12>
  }
  return len;
 800153c:	687b      	ldr	r3, [r7, #4]
}
 800153e:	4618      	mov	r0, r3
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <_close>:

int _close(int file)
{
 8001546:	b480      	push	{r7}
 8001548:	b083      	sub	sp, #12
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800156e:	605a      	str	r2, [r3, #4]
  return 0;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <_isatty>:

int _isatty(int file)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001586:	2301      	movs	r3, #1
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
	...

080015b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015b8:	4a14      	ldr	r2, [pc, #80]	@ (800160c <_sbrk+0x5c>)
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <_sbrk+0x60>)
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <_sbrk+0x64>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d102      	bne.n	80015d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015cc:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <_sbrk+0x64>)
 80015ce:	4a12      	ldr	r2, [pc, #72]	@ (8001618 <_sbrk+0x68>)
 80015d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <_sbrk+0x64>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d207      	bcs.n	80015f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e0:	f00e fc56 	bl	800fe90 <__errno>
 80015e4:	4603      	mov	r3, r0
 80015e6:	220c      	movs	r2, #12
 80015e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295
 80015ee:	e009      	b.n	8001604 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <_sbrk+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015f6:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <_sbrk+0x64>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	4a05      	ldr	r2, [pc, #20]	@ (8001614 <_sbrk+0x64>)
 8001600:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001602:	68fb      	ldr	r3, [r7, #12]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20020000 	.word	0x20020000
 8001610:	00000400 	.word	0x00000400
 8001614:	200002e4 	.word	0x200002e4
 8001618:	20006b50 	.word	0x20006b50

0800161c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <SystemInit+0x20>)
 8001622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001626:	4a05      	ldr	r2, [pc, #20]	@ (800163c <SystemInit+0x20>)
 8001628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800162c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b096      	sub	sp, #88	@ 0x58
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001646:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001654:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]
 800166e:	615a      	str	r2, [r3, #20]
 8001670:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2220      	movs	r2, #32
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f00e fb55 	bl	800fd28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800167e:	4b4b      	ldr	r3, [pc, #300]	@ (80017ac <MX_TIM1_Init+0x16c>)
 8001680:	4a4b      	ldr	r2, [pc, #300]	@ (80017b0 <MX_TIM1_Init+0x170>)
 8001682:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001684:	4b49      	ldr	r3, [pc, #292]	@ (80017ac <MX_TIM1_Init+0x16c>)
 8001686:	2247      	movs	r2, #71	@ 0x47
 8001688:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168a:	4b48      	ldr	r3, [pc, #288]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001690:	4b46      	ldr	r3, [pc, #280]	@ (80017ac <MX_TIM1_Init+0x16c>)
 8001692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001696:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001698:	4b44      	ldr	r3, [pc, #272]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800169e:	4b43      	ldr	r3, [pc, #268]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a4:	4b41      	ldr	r3, [pc, #260]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016aa:	4840      	ldr	r0, [pc, #256]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016ac:	f004 fec8 	bl	8006440 <HAL_TIM_Base_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016b6:	f7ff fd76 	bl	80011a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016be:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016c0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016c4:	4619      	mov	r1, r3
 80016c6:	4839      	ldr	r0, [pc, #228]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016c8:	f005 fd8a 	bl	80071e0 <HAL_TIM_ConfigClockSource>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016d2:	f7ff fd68 	bl	80011a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016d6:	4835      	ldr	r0, [pc, #212]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016d8:	f005 f832 	bl	8006740 <HAL_TIM_PWM_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80016e2:	f7ff fd60 	bl	80011a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016f2:	4619      	mov	r1, r3
 80016f4:	482d      	ldr	r0, [pc, #180]	@ (80017ac <MX_TIM1_Init+0x16c>)
 80016f6:	f006 fbe1 	bl	8007ebc <HAL_TIMEx_MasterConfigSynchronization>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001700:	f7ff fd51 	bl	80011a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001704:	2360      	movs	r3, #96	@ 0x60
 8001706:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 30000;
 8001708:	f247 5330 	movw	r3, #30000	@ 0x7530
 800170c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800170e:	2300      	movs	r3, #0
 8001710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001712:	2300      	movs	r3, #0
 8001714:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800171a:	2300      	movs	r3, #0
 800171c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001726:	2200      	movs	r2, #0
 8001728:	4619      	mov	r1, r3
 800172a:	4820      	ldr	r0, [pc, #128]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800172c:	f005 fbb2 	bl	8006e94 <HAL_TIM_PWM_ConfigChannel>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001736:	f7ff fd36 	bl	80011a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800173a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173e:	2204      	movs	r2, #4
 8001740:	4619      	mov	r1, r3
 8001742:	481a      	ldr	r0, [pc, #104]	@ (80017ac <MX_TIM1_Init+0x16c>)
 8001744:	f005 fba6 	bl	8006e94 <HAL_TIM_PWM_ConfigChannel>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800174e:	f7ff fd2a 	bl	80011a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001756:	2208      	movs	r2, #8
 8001758:	4619      	mov	r1, r3
 800175a:	4814      	ldr	r0, [pc, #80]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800175c:	f005 fb9a 	bl	8006e94 <HAL_TIM_PWM_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001766:	f7ff fd1e 	bl	80011a6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800177e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001782:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4619      	mov	r1, r3
 800178c:	4807      	ldr	r0, [pc, #28]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800178e:	f006 fc53 	bl	8008038 <HAL_TIMEx_ConfigBreakDeadTime>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001798:	f7ff fd05 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800179c:	4803      	ldr	r0, [pc, #12]	@ (80017ac <MX_TIM1_Init+0x16c>)
 800179e:	f000 f951 	bl	8001a44 <HAL_TIM_MspPostInit>

}
 80017a2:	bf00      	nop
 80017a4:	3758      	adds	r7, #88	@ 0x58
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200002e8 	.word	0x200002e8
 80017b0:	40010000 	.word	0x40010000

080017b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	@ 0x30
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017ba:	f107 030c 	add.w	r3, r7, #12
 80017be:	2224      	movs	r2, #36	@ 0x24
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f00e fab0 	bl	800fd28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017d0:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017d2:	4a21      	ldr	r2, [pc, #132]	@ (8001858 <MX_TIM3_Init+0xa4>)
 80017d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017d8:	2200      	movs	r2, #0
 80017da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f0:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <MX_TIM3_Init+0xa0>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017f6:	2303      	movs	r3, #3
 80017f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80017fa:	2302      	movs	r3, #2
 80017fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017fe:	2301      	movs	r3, #1
 8001800:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001806:	230a      	movs	r3, #10
 8001808:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800180e:	2301      	movs	r3, #1
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	4619      	mov	r1, r3
 8001820:	480c      	ldr	r0, [pc, #48]	@ (8001854 <MX_TIM3_Init+0xa0>)
 8001822:	f005 f885 	bl	8006930 <HAL_TIM_Encoder_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800182c:	f7ff fcbb 	bl	80011a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <MX_TIM3_Init+0xa0>)
 800183e:	f006 fb3d 	bl	8007ebc <HAL_TIMEx_MasterConfigSynchronization>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001848:	f7ff fcad 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	3730      	adds	r7, #48	@ 0x30
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000330 	.word	0x20000330
 8001858:	40000400 	.word	0x40000400

0800185c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	@ 0x30
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	2224      	movs	r2, #36	@ 0x24
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f00e fa5c 	bl	800fd28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001878:	4b20      	ldr	r3, [pc, #128]	@ (80018fc <MX_TIM4_Init+0xa0>)
 800187a:	4a21      	ldr	r2, [pc, #132]	@ (8001900 <MX_TIM4_Init+0xa4>)
 800187c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800187e:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <MX_TIM4_Init+0xa0>)
 8001880:	2200      	movs	r2, #0
 8001882:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001884:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <MX_TIM4_Init+0xa0>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800188a:	4b1c      	ldr	r3, [pc, #112]	@ (80018fc <MX_TIM4_Init+0xa0>)
 800188c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001890:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <MX_TIM4_Init+0xa0>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b18      	ldr	r3, [pc, #96]	@ (80018fc <MX_TIM4_Init+0xa0>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800189e:	2301      	movs	r3, #1
 80018a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018a6:	2301      	movs	r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018b6:	2301      	movs	r3, #1
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018c2:	f107 030c 	add.w	r3, r7, #12
 80018c6:	4619      	mov	r1, r3
 80018c8:	480c      	ldr	r0, [pc, #48]	@ (80018fc <MX_TIM4_Init+0xa0>)
 80018ca:	f005 f831 	bl	8006930 <HAL_TIM_Encoder_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018d4:	f7ff fc67 	bl	80011a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d8:	2300      	movs	r3, #0
 80018da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018dc:	2300      	movs	r3, #0
 80018de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_TIM4_Init+0xa0>)
 80018e6:	f006 fae9 	bl	8007ebc <HAL_TIMEx_MasterConfigSynchronization>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018f0:	f7ff fc59 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	3730      	adds	r7, #48	@ 0x30
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000378 	.word	0x20000378
 8001900:	40000800 	.word	0x40000800

08001904 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0b      	ldr	r2, [pc, #44]	@ (8001940 <HAL_TIM_Base_MspInit+0x3c>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d10d      	bne.n	8001932 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <HAL_TIM_Base_MspInit+0x40>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191e:	4a09      	ldr	r2, [pc, #36]	@ (8001944 <HAL_TIM_Base_MspInit+0x40>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6453      	str	r3, [r2, #68]	@ 0x44
 8001926:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <HAL_TIM_Base_MspInit+0x40>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001932:	bf00      	nop
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	40010000 	.word	0x40010000
 8001944:	40023800 	.word	0x40023800

08001948 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08c      	sub	sp, #48	@ 0x30
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a32      	ldr	r2, [pc, #200]	@ (8001a30 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d12c      	bne.n	80019c4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	4b31      	ldr	r3, [pc, #196]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	4a30      	ldr	r2, [pc, #192]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	6413      	str	r3, [r2, #64]	@ 0x40
 800197a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a29      	ldr	r2, [pc, #164]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b27      	ldr	r3, [pc, #156]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 80019a2:	23c0      	movs	r3, #192	@ 0xc0
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019b2:	2302      	movs	r3, #2
 80019b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b6:	f107 031c 	add.w	r3, r7, #28
 80019ba:	4619      	mov	r1, r3
 80019bc:	481e      	ldr	r0, [pc, #120]	@ (8001a38 <HAL_TIM_Encoder_MspInit+0xf0>)
 80019be:	f001 fc63 	bl	8003288 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80019c2:	e030      	b.n	8001a26 <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a3c <HAL_TIM_Encoder_MspInit+0xf4>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d12b      	bne.n	8001a26 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	4a17      	ldr	r2, [pc, #92]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	4a10      	ldr	r2, [pc, #64]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019f4:	f043 0302 	orr.w	r3, r3, #2
 80019f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <HAL_TIM_Encoder_MspInit+0xec>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_A_Pin|ENC2_B_Pin;
 8001a06:	23c0      	movs	r3, #192	@ 0xc0
 8001a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a16:	2302      	movs	r3, #2
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4807      	ldr	r0, [pc, #28]	@ (8001a40 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001a22:	f001 fc31 	bl	8003288 <HAL_GPIO_Init>
}
 8001a26:	bf00      	nop
 8001a28:	3730      	adds	r7, #48	@ 0x30
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40000400 	.word	0x40000400
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40020000 	.word	0x40020000
 8001a3c:	40000800 	.word	0x40000800
 8001a40:	40020400 	.word	0x40020400

08001a44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a12      	ldr	r2, [pc, #72]	@ (8001aac <HAL_TIM_MspPostInit+0x68>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d11e      	bne.n	8001aa4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_TIM_MspPostInit+0x6c>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <HAL_TIM_MspPostInit+0x6c>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab0 <HAL_TIM_MspPostInit+0x6c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_STEP_Pin|M2_STEP_Pin|LA_PWM_Pin;
 8001a82:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001a86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a94:	2301      	movs	r3, #1
 8001a96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 030c 	add.w	r3, r7, #12
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <HAL_TIM_MspPostInit+0x70>)
 8001aa0:	f001 fbf2 	bl	8003288 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001aa4:	bf00      	nop
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40010000 	.word	0x40010000
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020000 	.word	0x40020000

08001ab8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001abc:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	@ (8001b08 <MX_USART2_UART_Init+0x50>)
 8001ac0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001ac4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ac8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001adc:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001ade:	220c      	movs	r2, #12
 8001ae0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae2:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aee:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <MX_USART2_UART_Init+0x4c>)
 8001af0:	f006 fb7c 	bl	80081ec <HAL_UART_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001afa:	f7ff fb54 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200003c0 	.word	0x200003c0
 8001b08:	40004400 	.word	0x40004400

08001b0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	@ 0x28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a19      	ldr	r2, [pc, #100]	@ (8001b90 <HAL_UART_MspInit+0x84>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d12b      	bne.n	8001b86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	4a17      	ldr	r2, [pc, #92]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3e:	4b15      	ldr	r3, [pc, #84]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a10      	ldr	r2, [pc, #64]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <HAL_UART_MspInit+0x88>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b66:	230c      	movs	r3, #12
 8001b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b76:	2307      	movs	r3, #7
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <HAL_UART_MspInit+0x8c>)
 8001b82:	f001 fb81 	bl	8003288 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b86:	bf00      	nop
 8001b88:	3728      	adds	r7, #40	@ 0x28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40004400 	.word	0x40004400
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020000 	.word	0x40020000

08001b9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ba0:	f7ff fd3c 	bl	800161c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ba4:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ba6:	490d      	ldr	r1, [pc, #52]	@ (8001bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f00e f967 	bl	800fe9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bce:	f7ff fa51 	bl	8001074 <main>
  bx  lr    
 8001bd2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8001be0:	080122d0 	.word	0x080122d0
  ldr r2, =_sbss
 8001be4:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8001be8:	20006b4c 	.word	0x20006b4c

08001bec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC_IRQHandler>
	...

08001bf0 <System_Init>:
function:	System Init
note:
	Initialize the communication method
********************************************************************************/
uint8_t System_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
#if USE_SPI_4W
	printf("USE_SPI_4W\r\n");
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <System_Init+0x10>)
 8001bf6:	f00d ffb7 	bl	800fb68 <puts>
	printf("USEI_IIC_SOFT\r\n");
	OLED_CS_0;
	OLED_DC_1;
	// iic_init(); - Not needed for SPI mode
#endif
  return 0;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	08010874 	.word	0x08010874

08001c04 <SPI4W_Write_Byte>:
note:
	SPI4W_Write_Byte(value) : 
		HAL library hardware SPI for STM32F4xx
********************************************************************************/
uint8_t SPI4W_Write_Byte(uint8_t value)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
	// Use HAL_SPI_Transmit for STM32F4xx (SPI2)
	HAL_SPI_Transmit(&hspi2, &value, 1, 500);
 8001c0e:	1df9      	adds	r1, r7, #7
 8001c10:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001c14:	2201      	movs	r2, #1
 8001c16:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <SPI4W_Write_Byte+0x24>)
 8001c18:	f004 f9e2 	bl	8005fe0 <HAL_SPI_Transmit>
	return 0;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000244 	.word	0x20000244

08001c2c <Driver_Delay_ms>:
note:
	Driver_Delay_ms(xms) : Delay x ms
	Driver_Delay_us(xus) : Delay x us
********************************************************************************/
void Driver_Delay_ms(uint32_t xms)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
    HAL_Delay(xms);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 fe13 	bl	8002860 <HAL_Delay>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	4608      	mov	r0, r1
 8001c4e:	4611      	mov	r1, r2
 8001c50:	461a      	mov	r2, r3
 8001c52:	4603      	mov	r3, r0
 8001c54:	817b      	strh	r3, [r7, #10]
 8001c56:	460b      	mov	r3, r1
 8001c58:	813b      	strh	r3, [r7, #8]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8001c5e:	4b23      	ldr	r3, [pc, #140]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8001c64:	4a21      	ldr	r2, [pc, #132]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8001c6a:	4a20      	ldr	r2, [pc, #128]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c6c:	897b      	ldrh	r3, [r7, #10]
 8001c6e:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8001c70:	4a1e      	ldr	r2, [pc, #120]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c72:	893b      	ldrh	r3, [r7, #8]
 8001c74:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8001c76:	4a1d      	ldr	r2, [pc, #116]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c78:	8b3b      	ldrh	r3, [r7, #24]
 8001c7a:	8193      	strh	r3, [r2, #12]
		Paint.Scale = 2;
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <Paint_NewImage+0xa8>)
 8001c7e:	2202      	movs	r2, #2
 8001c80:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8001c82:	897b      	ldrh	r3, [r7, #10]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d103      	bne.n	8001c96 <Paint_NewImage+0x52>
 8001c8e:	897b      	ldrh	r3, [r7, #10]
 8001c90:	08db      	lsrs	r3, r3, #3
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	e004      	b.n	8001ca0 <Paint_NewImage+0x5c>
 8001c96:	897b      	ldrh	r3, [r7, #10]
 8001c98:	08db      	lsrs	r3, r3, #3
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <Paint_NewImage+0xa8>)
 8001ca2:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8001ca4:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <Paint_NewImage+0xa8>)
 8001ca6:	893b      	ldrh	r3, [r7, #8]
 8001ca8:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8001caa:	4a10      	ldr	r2, [pc, #64]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <Paint_NewImage+0x7e>
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	2bb4      	cmp	r3, #180	@ 0xb4
 8001cc0:	d106      	bne.n	8001cd0 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cc4:	897b      	ldrh	r3, [r7, #10]
 8001cc6:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8001cc8:	4a08      	ldr	r2, [pc, #32]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cca:	893b      	ldrh	r3, [r7, #8]
 8001ccc:	80d3      	strh	r3, [r2, #6]
 8001cce:	e006      	b.n	8001cde <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8001cd0:	4a06      	ldr	r2, [pc, #24]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cd2:	893b      	ldrh	r3, [r7, #8]
 8001cd4:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <Paint_NewImage+0xa8>)
 8001cd8:	897b      	ldrh	r3, [r7, #10]
 8001cda:	80d3      	strh	r3, [r2, #6]
    }
}
 8001cdc:	bf00      	nop
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	20000408 	.word	0x20000408

08001cf0 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8001cf8:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <Paint_SelectImage+0x1c>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6013      	str	r3, [r2, #0]
}
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20000408 	.word	0x20000408

08001d10 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	@ 0x28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	80fb      	strh	r3, [r7, #6]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	80bb      	strh	r3, [r7, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8001d22:	4b9f      	ldr	r3, [pc, #636]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d24:	889b      	ldrh	r3, [r3, #4]
 8001d26:	88fa      	ldrh	r2, [r7, #6]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d804      	bhi.n	8001d36 <Paint_SetPixel+0x26>
 8001d2c:	4b9c      	ldr	r3, [pc, #624]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d2e:	88db      	ldrh	r3, [r3, #6]
 8001d30:	88ba      	ldrh	r2, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d903      	bls.n	8001d3e <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8001d36:	489b      	ldr	r0, [pc, #620]	@ (8001fa4 <Paint_SetPixel+0x294>)
 8001d38:	f00d ff16 	bl	800fb68 <puts>
        return;
 8001d3c:	e156      	b.n	8001fec <Paint_SetPixel+0x2dc>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8001d3e:	4b98      	ldr	r3, [pc, #608]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d40:	89db      	ldrh	r3, [r3, #14]
 8001d42:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001d46:	d02b      	beq.n	8001da0 <Paint_SetPixel+0x90>
 8001d48:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001d4c:	f300 814b 	bgt.w	8001fe6 <Paint_SetPixel+0x2d6>
 8001d50:	2bb4      	cmp	r3, #180	@ 0xb4
 8001d52:	d016      	beq.n	8001d82 <Paint_SetPixel+0x72>
 8001d54:	2bb4      	cmp	r3, #180	@ 0xb4
 8001d56:	f300 8146 	bgt.w	8001fe6 <Paint_SetPixel+0x2d6>
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d002      	beq.n	8001d64 <Paint_SetPixel+0x54>
 8001d5e:	2b5a      	cmp	r3, #90	@ 0x5a
 8001d60:	d005      	beq.n	8001d6e <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8001d62:	e140      	b.n	8001fe6 <Paint_SetPixel+0x2d6>
        X = Xpoint;
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8001d68:	88bb      	ldrh	r3, [r7, #4]
 8001d6a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001d6c:	e022      	b.n	8001db4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8001d6e:	4b8c      	ldr	r3, [pc, #560]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d70:	891a      	ldrh	r2, [r3, #8]
 8001d72:	88bb      	ldrh	r3, [r7, #4]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001d80:	e018      	b.n	8001db4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8001d82:	4b87      	ldr	r3, [pc, #540]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d84:	891a      	ldrh	r2, [r3, #8]
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8001d90:	4b83      	ldr	r3, [pc, #524]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001d92:	895a      	ldrh	r2, [r3, #10]
 8001d94:	88bb      	ldrh	r3, [r7, #4]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001d9e:	e009      	b.n	8001db4 <Paint_SetPixel+0xa4>
        X = Ypoint;
 8001da0:	88bb      	ldrh	r3, [r7, #4]
 8001da2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8001da4:	4b7e      	ldr	r3, [pc, #504]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001da6:	895a      	ldrh	r2, [r3, #10]
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	3b01      	subs	r3, #1
 8001db0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001db2:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8001db4:	4b7a      	ldr	r3, [pc, #488]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001db6:	8a1b      	ldrh	r3, [r3, #16]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	f200 8116 	bhi.w	8001fea <Paint_SetPixel+0x2da>
 8001dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8001dc4 <Paint_SetPixel+0xb4>)
 8001dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc4:	08001e13 	.word	0x08001e13
 8001dc8:	08001dd5 	.word	0x08001dd5
 8001dcc:	08001de5 	.word	0x08001de5
 8001dd0:	08001df5 	.word	0x08001df5
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8001dd4:	4b72      	ldr	r3, [pc, #456]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001dd6:	891a      	ldrh	r2, [r3, #8]
 8001dd8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	3b01      	subs	r3, #1
 8001de0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8001de2:	e017      	b.n	8001e14 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8001de4:	4b6e      	ldr	r3, [pc, #440]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001de6:	895a      	ldrh	r2, [r3, #10]
 8001de8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	3b01      	subs	r3, #1
 8001df0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001df2:	e00f      	b.n	8001e14 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8001df4:	4b6a      	ldr	r3, [pc, #424]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001df6:	891a      	ldrh	r2, [r3, #8]
 8001df8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8001e02:	4b67      	ldr	r3, [pc, #412]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e04:	895a      	ldrh	r2, [r3, #10]
 8001e06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001e10:	e000      	b.n	8001e14 <Paint_SetPixel+0x104>
        break;
 8001e12:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8001e14:	4b62      	ldr	r3, [pc, #392]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e16:	891b      	ldrh	r3, [r3, #8]
 8001e18:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d804      	bhi.n	8001e28 <Paint_SetPixel+0x118>
 8001e1e:	4b60      	ldr	r3, [pc, #384]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e20:	895b      	ldrh	r3, [r3, #10]
 8001e22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d903      	bls.n	8001e30 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8001e28:	485e      	ldr	r0, [pc, #376]	@ (8001fa4 <Paint_SetPixel+0x294>)
 8001e2a:	f00d fe9d 	bl	800fb68 <puts>
        return;
 8001e2e:	e0dd      	b.n	8001fec <Paint_SetPixel+0x2dc>
    }
    
    if(Paint.Scale == 2){
 8001e30:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e32:	8adb      	ldrh	r3, [r3, #22]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d13a      	bne.n	8001eae <Paint_SetPixel+0x19e>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8001e38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e3a:	08db      	lsrs	r3, r3, #3
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	4619      	mov	r1, r3
 8001e40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e42:	4a57      	ldr	r2, [pc, #348]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e44:	8a52      	ldrh	r2, [r2, #18]
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	440b      	add	r3, r1
 8001e4c:	60fb      	str	r3, [r7, #12]
        UBYTE Rdata = Paint.Image[Addr];
 8001e4e:	4b54      	ldr	r3, [pc, #336]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4413      	add	r3, r2
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	72fb      	strb	r3, [r7, #11]
        if((Color & 0Xff) == BLACK)
 8001e5a:	887b      	ldrh	r3, [r7, #2]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d113      	bne.n	8001e8a <Paint_SetPixel+0x17a>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8001e62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	2280      	movs	r2, #128	@ 0x80
 8001e6a:	fa42 f303 	asr.w	r3, r2, r3
 8001e6e:	b25b      	sxtb	r3, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	b25a      	sxtb	r2, r3
 8001e74:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	b259      	sxtb	r1, r3
 8001e7c:	4b48      	ldr	r3, [pc, #288]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4413      	add	r3, r2
 8001e84:	b2ca      	uxtb	r2, r1
 8001e86:	701a      	strb	r2, [r3, #0]
 8001e88:	e0b0      	b.n	8001fec <Paint_SetPixel+0x2dc>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8001e8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	2280      	movs	r2, #128	@ 0x80
 8001e92:	fa42 f303 	asr.w	r3, r2, r3
 8001e96:	b25a      	sxtb	r2, r3
 8001e98:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	b259      	sxtb	r1, r3
 8001ea0:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	b2ca      	uxtb	r2, r1
 8001eaa:	701a      	strb	r2, [r3, #0]
 8001eac:	e09e      	b.n	8001fec <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 4){
 8001eae:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001eb0:	8adb      	ldrh	r3, [r3, #22]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d137      	bne.n	8001f26 <Paint_SetPixel+0x216>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8001eb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001eb8:	089b      	lsrs	r3, r3, #2
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ec0:	4a37      	ldr	r2, [pc, #220]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001ec2:	8a52      	ldrh	r2, [r2, #18]
 8001ec4:	fb02 f303 	mul.w	r3, r2, r3
 8001ec8:	440b      	add	r3, r1
 8001eca:	617b      	str	r3, [r7, #20]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8001ecc:	887b      	ldrh	r3, [r7, #2]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8001ed4:	4b32      	ldr	r3, [pc, #200]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	4413      	add	r3, r2
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	74fb      	strb	r3, [r7, #19]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8001ee0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	22c0      	movs	r2, #192	@ 0xc0
 8001eea:	fa42 f303 	asr.w	r3, r2, r3
 8001eee:	b25b      	sxtb	r3, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	b25a      	sxtb	r2, r3
 8001ef4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	74fb      	strb	r3, [r7, #19]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8001efe:	887b      	ldrh	r3, [r7, #2]
 8001f00:	019a      	lsls	r2, r3, #6
 8001f02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f04:	f003 0303 	and.w	r3, r3, #3
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	fa42 f303 	asr.w	r3, r2, r3
 8001f0e:	b25a      	sxtb	r2, r3
 8001f10:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	b259      	sxtb	r1, r3
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	4413      	add	r3, r2
 8001f20:	b2ca      	uxtb	r2, r1
 8001f22:	701a      	strb	r2, [r3, #0]
 8001f24:	e062      	b.n	8001fec <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 16) {
 8001f26:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001f28:	8adb      	ldrh	r3, [r3, #22]
 8001f2a:	2b10      	cmp	r3, #16
 8001f2c:	d13c      	bne.n	8001fa8 <Paint_SetPixel+0x298>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 8001f2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f30:	085b      	lsrs	r3, r3, #1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	4619      	mov	r1, r3
 8001f36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f38:	4a19      	ldr	r2, [pc, #100]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001f3a:	8a52      	ldrh	r2, [r2, #18]
 8001f3c:	fb02 f303 	mul.w	r3, r2, r3
 8001f40:	440b      	add	r3, r1
 8001f42:	61fb      	str	r3, [r7, #28]
        UBYTE Rdata = Paint.Image[Addr];
 8001f44:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	76fb      	strb	r3, [r7, #27]
        Color = Color % 16;
 8001f50:	887b      	ldrh	r3, [r7, #2]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	807b      	strh	r3, [r7, #2]
        Rdata = Rdata & (~(0xf0 >> ((X % 2)*4)));
 8001f58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	22f0      	movs	r2, #240	@ 0xf0
 8001f62:	fa42 f303 	asr.w	r3, r2, r3
 8001f66:	b25b      	sxtb	r3, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	b25a      	sxtb	r2, r3
 8001f6c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f70:	4013      	ands	r3, r2
 8001f72:	b25b      	sxtb	r3, r3
 8001f74:	76fb      	strb	r3, [r7, #27]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8001f76:	887b      	ldrh	r3, [r7, #2]
 8001f78:	011a      	lsls	r2, r3, #4
 8001f7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	fa42 f303 	asr.w	r3, r2, r3
 8001f86:	b25a      	sxtb	r2, r3
 8001f88:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	b259      	sxtb	r1, r3
 8001f90:	4b03      	ldr	r3, [pc, #12]	@ (8001fa0 <Paint_SetPixel+0x290>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	4413      	add	r3, r2
 8001f98:	b2ca      	uxtb	r2, r1
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e026      	b.n	8001fec <Paint_SetPixel+0x2dc>
 8001f9e:	bf00      	nop
 8001fa0:	20000408 	.word	0x20000408
 8001fa4:	080109ac 	.word	0x080109ac
    }else if(Paint.Scale == 65) {
 8001fa8:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <Paint_SetPixel+0x2e4>)
 8001faa:	8adb      	ldrh	r3, [r3, #22]
 8001fac:	2b41      	cmp	r3, #65	@ 0x41
 8001fae:	d11d      	bne.n	8001fec <Paint_SetPixel+0x2dc>
        UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 8001fb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001fb2:	005a      	lsls	r2, r3, #1
 8001fb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001fb6:	490f      	ldr	r1, [pc, #60]	@ (8001ff4 <Paint_SetPixel+0x2e4>)
 8001fb8:	8a49      	ldrh	r1, [r1, #18]
 8001fba:	fb01 f303 	mul.w	r3, r1, r3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	623b      	str	r3, [r7, #32]
        Paint.Image[Addr] = 0xff & (Color>>8);
 8001fc2:	887b      	ldrh	r3, [r7, #2]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	b299      	uxth	r1, r3
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <Paint_SetPixel+0x2e4>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	4413      	add	r3, r2
 8001fd0:	b2ca      	uxtb	r2, r1
 8001fd2:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr+1] = 0xff & Color;
 8001fd4:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <Paint_SetPixel+0x2e4>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e002      	b.n	8001fec <Paint_SetPixel+0x2dc>
        return;
 8001fe6:	bf00      	nop
 8001fe8:	e000      	b.n	8001fec <Paint_SetPixel+0x2dc>
        return;
 8001fea:	bf00      	nop
    }
}
 8001fec:	3728      	adds	r7, #40	@ 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000408 	.word	0x20000408

08001ff8 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b089      	sub	sp, #36	@ 0x24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	80fb      	strh	r3, [r7, #6]
    if(Paint.Scale == 2 || Paint.Scale == 4) {
 8002002:	4b51      	ldr	r3, [pc, #324]	@ (8002148 <Paint_Clear+0x150>)
 8002004:	8adb      	ldrh	r3, [r3, #22]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d003      	beq.n	8002012 <Paint_Clear+0x1a>
 800200a:	4b4f      	ldr	r3, [pc, #316]	@ (8002148 <Paint_Clear+0x150>)
 800200c:	8adb      	ldrh	r3, [r3, #22]
 800200e:	2b04      	cmp	r3, #4
 8002010:	d125      	bne.n	800205e <Paint_Clear+0x66>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002012:	2300      	movs	r3, #0
 8002014:	83fb      	strh	r3, [r7, #30]
 8002016:	e01c      	b.n	8002052 <Paint_Clear+0x5a>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8002018:	2300      	movs	r3, #0
 800201a:	83bb      	strh	r3, [r7, #28]
 800201c:	e011      	b.n	8002042 <Paint_Clear+0x4a>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 800201e:	8bba      	ldrh	r2, [r7, #28]
 8002020:	8bfb      	ldrh	r3, [r7, #30]
 8002022:	4949      	ldr	r1, [pc, #292]	@ (8002148 <Paint_Clear+0x150>)
 8002024:	8a49      	ldrh	r1, [r1, #18]
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	4413      	add	r3, r2
 800202c:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 800202e:	4b46      	ldr	r3, [pc, #280]	@ (8002148 <Paint_Clear+0x150>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	4413      	add	r3, r2
 8002036:	88fa      	ldrh	r2, [r7, #6]
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800203c:	8bbb      	ldrh	r3, [r7, #28]
 800203e:	3301      	adds	r3, #1
 8002040:	83bb      	strh	r3, [r7, #28]
 8002042:	4b41      	ldr	r3, [pc, #260]	@ (8002148 <Paint_Clear+0x150>)
 8002044:	8a5b      	ldrh	r3, [r3, #18]
 8002046:	8bba      	ldrh	r2, [r7, #28]
 8002048:	429a      	cmp	r2, r3
 800204a:	d3e8      	bcc.n	800201e <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800204c:	8bfb      	ldrh	r3, [r7, #30]
 800204e:	3301      	adds	r3, #1
 8002050:	83fb      	strh	r3, [r7, #30]
 8002052:	4b3d      	ldr	r3, [pc, #244]	@ (8002148 <Paint_Clear+0x150>)
 8002054:	8a9b      	ldrh	r3, [r3, #20]
 8002056:	8bfa      	ldrh	r2, [r7, #30]
 8002058:	429a      	cmp	r2, r3
 800205a:	d3dd      	bcc.n	8002018 <Paint_Clear+0x20>
 800205c:	e06e      	b.n	800213c <Paint_Clear+0x144>
            }
        }
    }else if(Paint.Scale == 16) {
 800205e:	4b3a      	ldr	r3, [pc, #232]	@ (8002148 <Paint_Clear+0x150>)
 8002060:	8adb      	ldrh	r3, [r3, #22]
 8002062:	2b10      	cmp	r3, #16
 8002064:	d12f      	bne.n	80020c6 <Paint_Clear+0xce>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002066:	2300      	movs	r3, #0
 8002068:	837b      	strh	r3, [r7, #26]
 800206a:	e026      	b.n	80020ba <Paint_Clear+0xc2>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800206c:	2300      	movs	r3, #0
 800206e:	833b      	strh	r3, [r7, #24]
 8002070:	e01b      	b.n	80020aa <Paint_Clear+0xb2>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 8002072:	8b3a      	ldrh	r2, [r7, #24]
 8002074:	8b7b      	ldrh	r3, [r7, #26]
 8002076:	4934      	ldr	r1, [pc, #208]	@ (8002148 <Paint_Clear+0x150>)
 8002078:	8a49      	ldrh	r1, [r1, #18]
 800207a:	fb01 f303 	mul.w	r3, r1, r3
 800207e:	4413      	add	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]
                Color = Color & 0x0f;
 8002082:	88fb      	ldrh	r3, [r7, #6]
 8002084:	f003 030f 	and.w	r3, r3, #15
 8002088:	80fb      	strh	r3, [r7, #6]
                Paint.Image[Addr] = (Color<<4) | Color;
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	011b      	lsls	r3, r3, #4
 800208e:	b25a      	sxtb	r2, r3
 8002090:	88fb      	ldrh	r3, [r7, #6]
 8002092:	b25b      	sxtb	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b259      	sxtb	r1, r3
 8002098:	4b2b      	ldr	r3, [pc, #172]	@ (8002148 <Paint_Clear+0x150>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	b2ca      	uxtb	r2, r1
 80020a2:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80020a4:	8b3b      	ldrh	r3, [r7, #24]
 80020a6:	3301      	adds	r3, #1
 80020a8:	833b      	strh	r3, [r7, #24]
 80020aa:	4b27      	ldr	r3, [pc, #156]	@ (8002148 <Paint_Clear+0x150>)
 80020ac:	8a5b      	ldrh	r3, [r3, #18]
 80020ae:	8b3a      	ldrh	r2, [r7, #24]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d3de      	bcc.n	8002072 <Paint_Clear+0x7a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80020b4:	8b7b      	ldrh	r3, [r7, #26]
 80020b6:	3301      	adds	r3, #1
 80020b8:	837b      	strh	r3, [r7, #26]
 80020ba:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <Paint_Clear+0x150>)
 80020bc:	8a9b      	ldrh	r3, [r3, #20]
 80020be:	8b7a      	ldrh	r2, [r7, #26]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d3d3      	bcc.n	800206c <Paint_Clear+0x74>
                Paint.Image[Addr] = 0x0f & (Color>>8);
                Paint.Image[Addr+1] = 0x0f & Color;
            }
        }
    }
}
 80020c4:	e03a      	b.n	800213c <Paint_Clear+0x144>
    }else if(Paint.Scale == 65) {
 80020c6:	4b20      	ldr	r3, [pc, #128]	@ (8002148 <Paint_Clear+0x150>)
 80020c8:	8adb      	ldrh	r3, [r3, #22]
 80020ca:	2b41      	cmp	r3, #65	@ 0x41
 80020cc:	d136      	bne.n	800213c <Paint_Clear+0x144>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80020ce:	2300      	movs	r3, #0
 80020d0:	82fb      	strh	r3, [r7, #22]
 80020d2:	e02d      	b.n	8002130 <Paint_Clear+0x138>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80020d4:	2300      	movs	r3, #0
 80020d6:	82bb      	strh	r3, [r7, #20]
 80020d8:	e022      	b.n	8002120 <Paint_Clear+0x128>
                UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 80020da:	8abb      	ldrh	r3, [r7, #20]
 80020dc:	005a      	lsls	r2, r3, #1
 80020de:	8afb      	ldrh	r3, [r7, #22]
 80020e0:	4919      	ldr	r1, [pc, #100]	@ (8002148 <Paint_Clear+0x150>)
 80020e2:	8a49      	ldrh	r1, [r1, #18]
 80020e4:	fb01 f303 	mul.w	r3, r1, r3
 80020e8:	4413      	add	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
                Paint.Image[Addr] = 0x0f & (Color>>8);
 80020ec:	88fb      	ldrh	r3, [r7, #6]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	4b14      	ldr	r3, [pc, #80]	@ (8002148 <Paint_Clear+0x150>)
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	440b      	add	r3, r1
 80020fc:	f002 020f 	and.w	r2, r2, #15
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	701a      	strb	r2, [r3, #0]
                Paint.Image[Addr+1] = 0x0f & Color;
 8002104:	88fb      	ldrh	r3, [r7, #6]
 8002106:	b2da      	uxtb	r2, r3
 8002108:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <Paint_Clear+0x150>)
 800210a:	6819      	ldr	r1, [r3, #0]
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	3301      	adds	r3, #1
 8002110:	440b      	add	r3, r1
 8002112:	f002 020f 	and.w	r2, r2, #15
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800211a:	8abb      	ldrh	r3, [r7, #20]
 800211c:	3301      	adds	r3, #1
 800211e:	82bb      	strh	r3, [r7, #20]
 8002120:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <Paint_Clear+0x150>)
 8002122:	8a5b      	ldrh	r3, [r3, #18]
 8002124:	8aba      	ldrh	r2, [r7, #20]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3d7      	bcc.n	80020da <Paint_Clear+0xe2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800212a:	8afb      	ldrh	r3, [r7, #22]
 800212c:	3301      	adds	r3, #1
 800212e:	82fb      	strh	r3, [r7, #22]
 8002130:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <Paint_Clear+0x150>)
 8002132:	8a9b      	ldrh	r3, [r3, #20]
 8002134:	8afa      	ldrh	r2, [r7, #22]
 8002136:	429a      	cmp	r2, r3
 8002138:	d3cc      	bcc.n	80020d4 <Paint_Clear+0xdc>
}
 800213a:	e7ff      	b.n	800213c <Paint_Clear+0x144>
 800213c:	bf00      	nop
 800213e:	3724      	adds	r7, #36	@ 0x24
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	20000408 	.word	0x20000408

0800214c <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
 8002152:	607b      	str	r3, [r7, #4]
 8002154:	4603      	mov	r3, r0
 8002156:	81fb      	strh	r3, [r7, #14]
 8002158:	460b      	mov	r3, r1
 800215a:	81bb      	strh	r3, [r7, #12]
 800215c:	4613      	mov	r3, r2
 800215e:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8002160:	4b48      	ldr	r3, [pc, #288]	@ (8002284 <Paint_DrawChar+0x138>)
 8002162:	889b      	ldrh	r3, [r3, #4]
 8002164:	89fa      	ldrh	r2, [r7, #14]
 8002166:	429a      	cmp	r2, r3
 8002168:	d804      	bhi.n	8002174 <Paint_DrawChar+0x28>
 800216a:	4b46      	ldr	r3, [pc, #280]	@ (8002284 <Paint_DrawChar+0x138>)
 800216c:	88db      	ldrh	r3, [r3, #6]
 800216e:	89ba      	ldrh	r2, [r7, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d903      	bls.n	800217c <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8002174:	4844      	ldr	r0, [pc, #272]	@ (8002288 <Paint_DrawChar+0x13c>)
 8002176:	f00d fcf7 	bl	800fb68 <puts>
        return;
 800217a:	e080      	b.n	800227e <Paint_DrawChar+0x132>
    }

    // Safety check: ensure Font and Font->table are valid
    if (Font == NULL || Font->table == NULL) {
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <Paint_DrawChar+0x3e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d103      	bne.n	8002192 <Paint_DrawChar+0x46>
        Debug("Paint_DrawChar: Invalid font pointer!\r\n");
 800218a:	4840      	ldr	r0, [pc, #256]	@ (800228c <Paint_DrawChar+0x140>)
 800218c:	f00d fcec 	bl	800fb68 <puts>
        return;
 8002190:	e075      	b.n	800227e <Paint_DrawChar+0x132>
    }

    // Safety check: ensure character is in valid range (ASCII 32-126)
    if (Acsii_Char < ' ' || Acsii_Char > '~') {
 8002192:	7afb      	ldrb	r3, [r7, #11]
 8002194:	2b1f      	cmp	r3, #31
 8002196:	d902      	bls.n	800219e <Paint_DrawChar+0x52>
 8002198:	7afb      	ldrb	r3, [r7, #11]
 800219a:	2b7e      	cmp	r3, #126	@ 0x7e
 800219c:	d903      	bls.n	80021a6 <Paint_DrawChar+0x5a>
        Debug("Paint_DrawChar: Character out of range!\r\n");
 800219e:	483c      	ldr	r0, [pc, #240]	@ (8002290 <Paint_DrawChar+0x144>)
 80021a0:	f00d fce2 	bl	800fb68 <puts>
        return;
 80021a4:	e06b      	b.n	800227e <Paint_DrawChar+0x132>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 80021a6:	7afb      	ldrb	r3, [r7, #11]
 80021a8:	3b20      	subs	r3, #32
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	88d2      	ldrh	r2, [r2, #6]
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	8892      	ldrh	r2, [r2, #4]
 80021b6:	08d2      	lsrs	r2, r2, #3
 80021b8:	b292      	uxth	r2, r2
 80021ba:	4611      	mov	r1, r2
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	8892      	ldrh	r2, [r2, #4]
 80021c0:	f002 0207 	and.w	r2, r2, #7
 80021c4:	b292      	uxth	r2, r2
 80021c6:	2a00      	cmp	r2, #0
 80021c8:	bf14      	ite	ne
 80021ca:	2201      	movne	r2, #1
 80021cc:	2200      	moveq	r2, #0
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	440a      	add	r2, r1
 80021d2:	fb02 f303 	mul.w	r3, r2, r3
 80021d6:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	4413      	add	r3, r2
 80021e0:	61fb      	str	r3, [r7, #28]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 80021e2:	2300      	movs	r3, #0
 80021e4:	837b      	strh	r3, [r7, #26]
 80021e6:	e045      	b.n	8002274 <Paint_DrawChar+0x128>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80021e8:	2300      	movs	r3, #0
 80021ea:	833b      	strh	r3, [r7, #24]
 80021ec:	e030      	b.n	8002250 <Paint_DrawChar+0x104>

            //To determine whether the font background color and screen background color is consistent
        	if (WHITE == FONT_BACKGROUND) { //this process is to speed up the scan
				if (*ptr & (0x80 >> (Column % 8))){
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	4619      	mov	r1, r3
 80021f4:	8b3b      	ldrh	r3, [r7, #24]
 80021f6:	f003 0307 	and.w	r3, r3, #7
 80021fa:	2280      	movs	r2, #128	@ 0x80
 80021fc:	fa42 f303 	asr.w	r3, r2, r3
 8002200:	400b      	ands	r3, r1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00c      	beq.n	8002220 <Paint_DrawChar+0xd4>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8002206:	89fa      	ldrh	r2, [r7, #14]
 8002208:	8b3b      	ldrh	r3, [r7, #24]
 800220a:	4413      	add	r3, r2
 800220c:	b298      	uxth	r0, r3
 800220e:	89ba      	ldrh	r2, [r7, #12]
 8002210:	8b7b      	ldrh	r3, [r7, #26]
 8002212:	4413      	add	r3, r2
 8002214:	b29b      	uxth	r3, r3
 8002216:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002218:	4619      	mov	r1, r3
 800221a:	f7ff fd79 	bl	8001d10 <Paint_SetPixel>
 800221e:	e00b      	b.n	8002238 <Paint_DrawChar+0xec>
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
				else{
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8002220:	89fa      	ldrh	r2, [r7, #14]
 8002222:	8b3b      	ldrh	r3, [r7, #24]
 8002224:	4413      	add	r3, r2
 8002226:	b298      	uxth	r0, r3
 8002228:	89ba      	ldrh	r2, [r7, #12]
 800222a:	8b7b      	ldrh	r3, [r7, #26]
 800222c:	4413      	add	r3, r2
 800222e:	b29b      	uxth	r3, r3
 8002230:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002232:	4619      	mov	r1, r3
 8002234:	f7ff fd6c 	bl	8001d10 <Paint_SetPixel>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
			}
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8002238:	8b3b      	ldrh	r3, [r7, #24]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	b29b      	uxth	r3, r3
 8002240:	2b07      	cmp	r3, #7
 8002242:	d102      	bne.n	800224a <Paint_DrawChar+0xfe>
                ptr++;
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	3301      	adds	r3, #1
 8002248:	61fb      	str	r3, [r7, #28]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800224a:	8b3b      	ldrh	r3, [r7, #24]
 800224c:	3301      	adds	r3, #1
 800224e:	833b      	strh	r3, [r7, #24]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	889b      	ldrh	r3, [r3, #4]
 8002254:	8b3a      	ldrh	r2, [r7, #24]
 8002256:	429a      	cmp	r2, r3
 8002258:	d3c9      	bcc.n	80021ee <Paint_DrawChar+0xa2>
        }// Write a line
        if (Font->Width % 8 != 0)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	889b      	ldrh	r3, [r3, #4]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	b29b      	uxth	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d002      	beq.n	800226e <Paint_DrawChar+0x122>
            ptr++;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	3301      	adds	r3, #1
 800226c:	61fb      	str	r3, [r7, #28]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800226e:	8b7b      	ldrh	r3, [r7, #26]
 8002270:	3301      	adds	r3, #1
 8002272:	837b      	strh	r3, [r7, #26]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	88db      	ldrh	r3, [r3, #6]
 8002278:	8b7a      	ldrh	r2, [r7, #26]
 800227a:	429a      	cmp	r2, r3
 800227c:	d3b4      	bcc.n	80021e8 <Paint_DrawChar+0x9c>
    }// Write all
}
 800227e:	3720      	adds	r7, #32
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000408 	.word	0x20000408
 8002288:	08010b10 	.word	0x08010b10
 800228c:	08010b50 	.word	0x08010b50
 8002290:	08010b80 	.word	0x08010b80

08002294 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af02      	add	r7, sp, #8
 800229a:	60ba      	str	r2, [r7, #8]
 800229c:	607b      	str	r3, [r7, #4]
 800229e:	4603      	mov	r3, r0
 80022a0:	81fb      	strh	r3, [r7, #14]
 80022a2:	460b      	mov	r3, r1
 80022a4:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80022a6:	89fb      	ldrh	r3, [r7, #14]
 80022a8:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 80022aa:	89bb      	ldrh	r3, [r7, #12]
 80022ac:	82bb      	strh	r3, [r7, #20]
    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80022ae:	4b21      	ldr	r3, [pc, #132]	@ (8002334 <Paint_DrawString_EN+0xa0>)
 80022b0:	889b      	ldrh	r3, [r3, #4]
 80022b2:	89fa      	ldrh	r2, [r7, #14]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d804      	bhi.n	80022c2 <Paint_DrawString_EN+0x2e>
 80022b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002334 <Paint_DrawString_EN+0xa0>)
 80022ba:	88db      	ldrh	r3, [r3, #6]
 80022bc:	89ba      	ldrh	r2, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d931      	bls.n	8002326 <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 80022c2:	481d      	ldr	r0, [pc, #116]	@ (8002338 <Paint_DrawString_EN+0xa4>)
 80022c4:	f00d fc50 	bl	800fb68 <puts>
        return;
 80022c8:	e031      	b.n	800232e <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 80022ca:	8afb      	ldrh	r3, [r7, #22]
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	8892      	ldrh	r2, [r2, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	4a18      	ldr	r2, [pc, #96]	@ (8002334 <Paint_DrawString_EN+0xa0>)
 80022d4:	8892      	ldrh	r2, [r2, #4]
 80022d6:	4293      	cmp	r3, r2
 80022d8:	dd06      	ble.n	80022e8 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 80022da:	89fb      	ldrh	r3, [r7, #14]
 80022dc:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	88da      	ldrh	r2, [r3, #6]
 80022e2:	8abb      	ldrh	r3, [r7, #20]
 80022e4:	4413      	add	r3, r2
 80022e6:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 80022e8:	8abb      	ldrh	r3, [r7, #20]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	88d2      	ldrh	r2, [r2, #6]
 80022ee:	4413      	add	r3, r2
 80022f0:	4a10      	ldr	r2, [pc, #64]	@ (8002334 <Paint_DrawString_EN+0xa0>)
 80022f2:	88d2      	ldrh	r2, [r2, #6]
 80022f4:	4293      	cmp	r3, r2
 80022f6:	dd03      	ble.n	8002300 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 80022f8:	89fb      	ldrh	r3, [r7, #14]
 80022fa:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80022fc:	89bb      	ldrh	r3, [r7, #12]
 80022fe:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Foreground, Color_Background);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	781a      	ldrb	r2, [r3, #0]
 8002304:	8ab9      	ldrh	r1, [r7, #20]
 8002306:	8af8      	ldrh	r0, [r7, #22]
 8002308:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	8c3b      	ldrh	r3, [r7, #32]
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f7ff ff1b 	bl	800214c <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	3301      	adds	r3, #1
 800231a:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	889a      	ldrh	r2, [r3, #4]
 8002320:	8afb      	ldrh	r3, [r7, #22]
 8002322:	4413      	add	r3, r2
 8002324:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1cd      	bne.n	80022ca <Paint_DrawString_EN+0x36>
    }
}
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20000408 	.word	0x20000408
 8002338:	08010bb0 	.word	0x08010bb0

0800233c <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, double Nummber,
                   sFONT* Font, UWORD Digit,UWORD Color_Foreground, UWORD Color_Background)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 8002342:	af02      	add	r7, sp, #8
 8002344:	4604      	mov	r4, r0
 8002346:	4608      	mov	r0, r1
 8002348:	f107 0110 	add.w	r1, r7, #16
 800234c:	ed01 0b02 	vstr	d0, [r1, #-8]
 8002350:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002354:	f5a1 7108 	sub.w	r1, r1, #544	@ 0x220
 8002358:	600a      	str	r2, [r1, #0]
 800235a:	4619      	mov	r1, r3
 800235c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002360:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002364:	4622      	mov	r2, r4
 8002366:	801a      	strh	r2, [r3, #0]
 8002368:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800236c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8002370:	4602      	mov	r2, r0
 8002372:	801a      	strh	r2, [r3, #0]
 8002374:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002378:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800237c:	460a      	mov	r2, r1
 800237e:	801a      	strh	r2, [r3, #0]
		Color_Foreground=~Color_Foreground;
 8002380:	f8b7 3240 	ldrh.w	r3, [r7, #576]	@ 0x240
 8002384:	43db      	mvns	r3, r3
 8002386:	f8a7 3240 	strh.w	r3, [r7, #576]	@ 0x240
		Color_Background=~Color_Background;
 800238a:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 800238e:	43db      	mvns	r3, r3
 8002390:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
    int16_t Num_Bit = 0, Str_Bit = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
 800239a:	2300      	movs	r3, #0
 800239c:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 80023a0:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80023a4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	3304      	adds	r3, #4
 80023ae:	22fb      	movs	r2, #251	@ 0xfb
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f00d fcb8 	bl	800fd28 <memset>
 80023b8:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80023bc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	3304      	adds	r3, #4
 80023c6:	22fb      	movs	r2, #251	@ 0xfb
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f00d fcac 	bl	800fd28 <memset>
    uint8_t *pStr = Str_Array;
 80023d0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80023d4:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
		int temp = Nummber;
 80023d8:	f107 0310 	add.w	r3, r7, #16
 80023dc:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80023e0:	f7fe f90a 	bl	80005f8 <__aeabi_d2iz>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		float decimals;
		uint8_t i;
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80023ea:	4b88      	ldr	r3, [pc, #544]	@ (800260c <Paint_DrawNum+0x2d0>)
 80023ec:	889b      	ldrh	r3, [r3, #4]
 80023ee:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80023f2:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 80023f6:	8812      	ldrh	r2, [r2, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d808      	bhi.n	800240e <Paint_DrawNum+0xd2>
 80023fc:	4b83      	ldr	r3, [pc, #524]	@ (800260c <Paint_DrawNum+0x2d0>)
 80023fe:	88db      	ldrh	r3, [r3, #6]
 8002400:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002404:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 8002408:	8812      	ldrh	r2, [r2, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d903      	bls.n	8002416 <Paint_DrawNum+0xda>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 800240e:	4880      	ldr	r0, [pc, #512]	@ (8002610 <Paint_DrawNum+0x2d4>)
 8002410:	f00d fbaa 	bl	800fb68 <puts>
 8002414:	e0f5      	b.n	8002602 <Paint_DrawNum+0x2c6>
        return;
    }

		if(Digit > 0) {				
 8002416:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800241a:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d07d      	beq.n	8002520 <Paint_DrawNum+0x1e4>
		decimals = Nummber - temp;
 8002424:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 8002428:	f7fe f87c 	bl	8000524 <__aeabi_i2d>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	f107 0110 	add.w	r1, r7, #16
 8002434:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8002438:	f7fd ff26 	bl	8000288 <__aeabi_dsub>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f7fe f900 	bl	8000648 <__aeabi_d2f>
 8002448:	4603      	mov	r3, r0
 800244a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800244e:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002452:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 800245c:	e00c      	b.n	8002478 <Paint_DrawNum+0x13c>
			decimals*=10;
 800245e:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 8002462:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002466:	ee67 7a87 	vmul.f32	s15, s15, s14
 800246a:	edc7 7a89 	vstr	s15, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800246e:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8002472:	3b01      	subs	r3, #1
 8002474:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002478:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1ee      	bne.n	800245e <Paint_DrawNum+0x122>
		}
		temp = decimals;
 8002480:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 8002484:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002488:	ee17 3a90 	vmov	r3, s15
 800248c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		//Converts a number to a string
		for(i=Digit; i>0; i--) {
 8002490:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002494:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 800249e:	e02c      	b.n	80024fa <Paint_DrawNum+0x1be>
			Num_Array[Num_Bit] = temp % 10 + '0';
 80024a0:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80024a4:	4b5b      	ldr	r3, [pc, #364]	@ (8002614 <Paint_DrawNum+0x2d8>)
 80024a6:	fb83 1302 	smull	r1, r3, r3, r2
 80024aa:	1099      	asrs	r1, r3, #2
 80024ac:	17d3      	asrs	r3, r2, #31
 80024ae:	1ac9      	subs	r1, r1, r3
 80024b0:	460b      	mov	r3, r1
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	1ad1      	subs	r1, r2, r3
 80024ba:	b2ca      	uxtb	r2, r1
 80024bc:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024c0:	3230      	adds	r2, #48	@ 0x30
 80024c2:	b2d1      	uxtb	r1, r2
 80024c4:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80024c8:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80024cc:	54d1      	strb	r1, [r2, r3]
			Num_Bit++;
 80024ce:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	3301      	adds	r3, #1
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
			temp /= 10;						
 80024dc:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80024e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002614 <Paint_DrawNum+0x2d8>)
 80024e2:	fb82 1203 	smull	r1, r2, r2, r3
 80024e6:	1092      	asrs	r2, r2, #2
 80024e8:	17db      	asrs	r3, r3, #31
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		for(i=Digit; i>0; i--) {
 80024f0:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80024f4:	3b01      	subs	r3, #1
 80024f6:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 80024fa:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1ce      	bne.n	80024a0 <Paint_DrawNum+0x164>
		}	
		Num_Array[Num_Bit] = '.';
 8002502:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002506:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800250a:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800250e:	212e      	movs	r1, #46	@ 0x2e
 8002510:	54d1      	strb	r1, [r2, r3]
		Num_Bit++;
 8002512:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002516:	b29b      	uxth	r3, r3
 8002518:	3301      	adds	r3, #1
 800251a:	b29b      	uxth	r3, r3
 800251c:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
		}
	
		temp = Nummber;
 8002520:	f107 0310 	add.w	r3, r7, #16
 8002524:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8002528:	f7fe f866 	bl	80005f8 <__aeabi_d2iz>
 800252c:	4603      	mov	r3, r0
 800252e:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    //Converts a number to a string
    while (temp) {
 8002532:	e027      	b.n	8002584 <Paint_DrawNum+0x248>
        Num_Array[Num_Bit] = temp % 10 + '0';
 8002534:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002538:	4b36      	ldr	r3, [pc, #216]	@ (8002614 <Paint_DrawNum+0x2d8>)
 800253a:	fb83 1302 	smull	r1, r3, r3, r2
 800253e:	1099      	asrs	r1, r3, #2
 8002540:	17d3      	asrs	r3, r2, #31
 8002542:	1ac9      	subs	r1, r1, r3
 8002544:	460b      	mov	r3, r1
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	1ad1      	subs	r1, r2, r3
 800254e:	b2ca      	uxtb	r2, r1
 8002550:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002554:	3230      	adds	r2, #48	@ 0x30
 8002556:	b2d1      	uxtb	r1, r2
 8002558:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800255c:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002560:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8002562:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002566:	b29b      	uxth	r3, r3
 8002568:	3301      	adds	r3, #1
 800256a:	b29b      	uxth	r3, r3
 800256c:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
        temp /= 10;
 8002570:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002574:	4a27      	ldr	r2, [pc, #156]	@ (8002614 <Paint_DrawNum+0x2d8>)
 8002576:	fb82 1203 	smull	r1, r2, r2, r3
 800257a:	1092      	asrs	r2, r2, #2
 800257c:	17db      	asrs	r3, r3, #31
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    while (temp) {
 8002584:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1d3      	bne.n	8002534 <Paint_DrawNum+0x1f8>
    }
		
    //The string is inverted
    while (Num_Bit > 0) {
 800258c:	e01c      	b.n	80025c8 <Paint_DrawNum+0x28c>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 800258e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002592:	1e5a      	subs	r2, r3, #1
 8002594:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 8002598:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 800259c:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 80025a0:	5c89      	ldrb	r1, [r1, r2]
 80025a2:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80025a6:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 80025aa:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 80025ac:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	3301      	adds	r3, #1
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
        Num_Bit --;
 80025ba:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80025be:	b29b      	uxth	r3, r3
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    while (Num_Bit > 0) {
 80025c8:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	dcde      	bgt.n	800258e <Paint_DrawNum+0x252>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 80025d0:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80025d4:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 80025d8:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80025dc:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 80025e0:	8811      	ldrh	r1, [r2, #0]
 80025e2:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80025e6:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 80025ea:	8810      	ldrh	r0, [r2, #0]
 80025ec:	f8b7 2240 	ldrh.w	r2, [r7, #576]	@ 0x240
 80025f0:	9201      	str	r2, [sp, #4]
 80025f2:	f8b7 2244 	ldrh.w	r2, [r7, #580]	@ 0x244
 80025f6:	9200      	str	r2, [sp, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 80025fe:	f7ff fe49 	bl	8002294 <Paint_DrawString_EN>
}
 8002602:	f507 770d 	add.w	r7, r7, #564	@ 0x234
 8002606:	46bd      	mov	sp, r7
 8002608:	bd90      	pop	{r4, r7, pc}
 800260a:	bf00      	nop
 800260c:	20000408 	.word	0x20000408
 8002610:	08010bf4 	.word	0x08010bf4
 8002614:	66666667 	.word	0x66666667

08002618 <OLED_2in42_Reset>:
/*******************************************************************************
function:
            Hardware reset
*******************************************************************************/
static void OLED_2in42_Reset(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
    OLED_RST_1;
 800261c:	2201      	movs	r2, #1
 800261e:	2101      	movs	r1, #1
 8002620:	480b      	ldr	r0, [pc, #44]	@ (8002650 <OLED_2in42_Reset+0x38>)
 8002622:	f001 f8c9 	bl	80037b8 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002626:	2064      	movs	r0, #100	@ 0x64
 8002628:	f7ff fb00 	bl	8001c2c <Driver_Delay_ms>
    OLED_RST_0;
 800262c:	2200      	movs	r2, #0
 800262e:	2101      	movs	r1, #1
 8002630:	4807      	ldr	r0, [pc, #28]	@ (8002650 <OLED_2in42_Reset+0x38>)
 8002632:	f001 f8c1 	bl	80037b8 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002636:	2064      	movs	r0, #100	@ 0x64
 8002638:	f7ff faf8 	bl	8001c2c <Driver_Delay_ms>
    OLED_RST_1;
 800263c:	2201      	movs	r2, #1
 800263e:	2101      	movs	r1, #1
 8002640:	4803      	ldr	r0, [pc, #12]	@ (8002650 <OLED_2in42_Reset+0x38>)
 8002642:	f001 f8b9 	bl	80037b8 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002646:	2064      	movs	r0, #100	@ 0x64
 8002648:	f7ff faf0 	bl	8001c2c <Driver_Delay_ms>
}
 800264c:	bf00      	nop
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020400 	.word	0x40020400

08002654 <OLED_2in42_WriteReg>:
/*******************************************************************************
function:
            Write register address and data
*******************************************************************************/
static void OLED_2in42_WriteReg(uint8_t Reg)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]

#if USE_SPI_4W
    OLED_DC_0;
 800265e:	2200      	movs	r2, #0
 8002660:	2102      	movs	r1, #2
 8002662:	480b      	ldr	r0, [pc, #44]	@ (8002690 <OLED_2in42_WriteReg+0x3c>)
 8002664:	f001 f8a8 	bl	80037b8 <HAL_GPIO_WritePin>
    OLED_CS_0;
 8002668:	2200      	movs	r2, #0
 800266a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800266e:	4808      	ldr	r0, [pc, #32]	@ (8002690 <OLED_2in42_WriteReg+0x3c>)
 8002670:	f001 f8a2 	bl	80037b8 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Reg);
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff fac4 	bl	8001c04 <SPI4W_Write_Byte>
    OLED_CS_1;
 800267c:	2201      	movs	r2, #1
 800267e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002682:	4803      	ldr	r0, [pc, #12]	@ (8002690 <OLED_2in42_WriteReg+0x3c>)
 8002684:	f001 f898 	bl	80037b8 <HAL_GPIO_WritePin>
#endif
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40020400 	.word	0x40020400

08002694 <OLED_2in42_WriteData>:

static void OLED_2in42_WriteData(uint8_t Data)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
    
#if USE_SPI_4W
    OLED_DC_1;
 800269e:	2201      	movs	r2, #1
 80026a0:	2102      	movs	r1, #2
 80026a2:	480b      	ldr	r0, [pc, #44]	@ (80026d0 <OLED_2in42_WriteData+0x3c>)
 80026a4:	f001 f888 	bl	80037b8 <HAL_GPIO_WritePin>
    OLED_CS_0;
 80026a8:	2200      	movs	r2, #0
 80026aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026ae:	4808      	ldr	r0, [pc, #32]	@ (80026d0 <OLED_2in42_WriteData+0x3c>)
 80026b0:	f001 f882 	bl	80037b8 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Data);
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff faa4 	bl	8001c04 <SPI4W_Write_Byte>
    OLED_CS_1;
 80026bc:	2201      	movs	r2, #1
 80026be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026c2:	4803      	ldr	r0, [pc, #12]	@ (80026d0 <OLED_2in42_WriteData+0x3c>)
 80026c4:	f001 f878 	bl	80037b8 <HAL_GPIO_WritePin>
#endif
}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40020400 	.word	0x40020400

080026d4 <OLED_2in42_InitReg>:
/*******************************************************************************
function:
		Common register initialization
*******************************************************************************/
static void OLED_2in42_InitReg(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
    OLED_2in42_WriteReg(0xAE);//--turn off oled panel
 80026d8:	20ae      	movs	r0, #174	@ 0xae
 80026da:	f7ff ffbb 	bl	8002654 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0x00);//---set low column address
 80026de:	2000      	movs	r0, #0
 80026e0:	f7ff ffb8 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x10);//---set high column address
 80026e4:	2010      	movs	r0, #16
 80026e6:	f7ff ffb5 	bl	8002654 <OLED_2in42_WriteReg>

	  OLED_2in42_WriteReg(0x20);
 80026ea:	2020      	movs	r0, #32
 80026ec:	f7ff ffb2 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 80026f0:	2000      	movs	r0, #0
 80026f2:	f7ff ffaf 	bl	8002654 <OLED_2in42_WriteReg>
        
    OLED_2in42_WriteReg(0xFF);
 80026f6:	20ff      	movs	r0, #255	@ 0xff
 80026f8:	f7ff ffac 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA6);
 80026fc:	20a6      	movs	r0, #166	@ 0xa6
 80026fe:	f7ff ffa9 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA8); 
 8002702:	20a8      	movs	r0, #168	@ 0xa8
 8002704:	f7ff ffa6 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x3F);
 8002708:	203f      	movs	r0, #63	@ 0x3f
 800270a:	f7ff ffa3 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD3);
 800270e:	20d3      	movs	r0, #211	@ 0xd3
 8002710:	f7ff ffa0 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 8002714:	2000      	movs	r0, #0
 8002716:	f7ff ff9d 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD5);
 800271a:	20d5      	movs	r0, #213	@ 0xd5
 800271c:	f7ff ff9a 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x80);
 8002720:	2080      	movs	r0, #128	@ 0x80
 8002722:	f7ff ff97 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD9);
 8002726:	20d9      	movs	r0, #217	@ 0xd9
 8002728:	f7ff ff94 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x22);
 800272c:	2022      	movs	r0, #34	@ 0x22
 800272e:	f7ff ff91 	bl	8002654 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0xDA);
 8002732:	20da      	movs	r0, #218	@ 0xda
 8002734:	f7ff ff8e 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x12);
 8002738:	2012      	movs	r0, #18
 800273a:	f7ff ff8b 	bl	8002654 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xDB);
 800273e:	20db      	movs	r0, #219	@ 0xdb
 8002740:	f7ff ff88 	bl	8002654 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x40);
 8002744:	2040      	movs	r0, #64	@ 0x40
 8002746:	f7ff ff85 	bl	8002654 <OLED_2in42_WriteReg>

}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}

0800274e <OLED_2in42_Init>:
/********************************************************************************
function:
            initialization
********************************************************************************/
void OLED_2in42_Init()
{
 800274e:	b580      	push	{r7, lr}
 8002750:	af00      	add	r7, sp, #0
    //Hardware reset
    OLED_2in42_Reset();
 8002752:	f7ff ff61 	bl	8002618 <OLED_2in42_Reset>

    //Set the initialization register
    OLED_2in42_InitReg();
 8002756:	f7ff ffbd 	bl	80026d4 <OLED_2in42_InitReg>
    Driver_Delay_ms(200);
 800275a:	20c8      	movs	r0, #200	@ 0xc8
 800275c:	f7ff fa66 	bl	8001c2c <Driver_Delay_ms>

    //Turn on the OLED display
    OLED_2in42_WriteReg(0xaf);
 8002760:	20af      	movs	r0, #175	@ 0xaf
 8002762:	f7ff ff77 	bl	8002654 <OLED_2in42_WriteReg>
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}

0800276a <OLED_2in42_Display>:

/********************************************************************************
function:	Update memory to OLED
********************************************************************************/
void OLED_2in42_Display(const UBYTE *Image)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b084      	sub	sp, #16
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
    UWORD page, column, temp;

    for (page=0; page<8; page++) {
 8002772:	2300      	movs	r3, #0
 8002774:	81fb      	strh	r3, [r7, #14]
 8002776:	e028      	b.n	80027ca <OLED_2in42_Display+0x60>
        /* set page address */
        OLED_2in42_WriteReg(0xB0 + page);
 8002778:	89fb      	ldrh	r3, [r7, #14]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	3b50      	subs	r3, #80	@ 0x50
 800277e:	b2db      	uxtb	r3, r3
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff67 	bl	8002654 <OLED_2in42_WriteReg>
        /* set low column address */
        OLED_2in42_WriteReg(0x00);
 8002786:	2000      	movs	r0, #0
 8002788:	f7ff ff64 	bl	8002654 <OLED_2in42_WriteReg>
        /* set high column address */
        OLED_2in42_WriteReg(0x10);
 800278c:	2010      	movs	r0, #16
 800278e:	f7ff ff61 	bl	8002654 <OLED_2in42_WriteReg>

        /* write data */
        for(column=0; column<128; column++) {
 8002792:	2300      	movs	r3, #0
 8002794:	81bb      	strh	r3, [r7, #12]
 8002796:	e012      	b.n	80027be <OLED_2in42_Display+0x54>
            temp = Image[(7-page) + column*8];
 8002798:	89fb      	ldrh	r3, [r7, #14]
 800279a:	f1c3 0207 	rsb	r2, r3, #7
 800279e:	89bb      	ldrh	r3, [r7, #12]
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	4413      	add	r3, r2
 80027a4:	461a      	mov	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4413      	add	r3, r2
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	817b      	strh	r3, [r7, #10]
            OLED_2in42_WriteData(temp);
 80027ae:	897b      	ldrh	r3, [r7, #10]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff ff6e 	bl	8002694 <OLED_2in42_WriteData>
        for(column=0; column<128; column++) {
 80027b8:	89bb      	ldrh	r3, [r7, #12]
 80027ba:	3301      	adds	r3, #1
 80027bc:	81bb      	strh	r3, [r7, #12]
 80027be:	89bb      	ldrh	r3, [r7, #12]
 80027c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80027c2:	d9e9      	bls.n	8002798 <OLED_2in42_Display+0x2e>
    for (page=0; page<8; page++) {
 80027c4:	89fb      	ldrh	r3, [r7, #14]
 80027c6:	3301      	adds	r3, #1
 80027c8:	81fb      	strh	r3, [r7, #14]
 80027ca:	89fb      	ldrh	r3, [r7, #14]
 80027cc:	2b07      	cmp	r3, #7
 80027ce:	d9d3      	bls.n	8002778 <OLED_2in42_Display+0xe>
        }       
    }
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e0:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <HAL_Init+0x40>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0d      	ldr	r2, [pc, #52]	@ (800281c <HAL_Init+0x40>)
 80027e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027ec:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <HAL_Init+0x40>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <HAL_Init+0x40>)
 80027f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f8:	4b08      	ldr	r3, [pc, #32]	@ (800281c <HAL_Init+0x40>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a07      	ldr	r2, [pc, #28]	@ (800281c <HAL_Init+0x40>)
 80027fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002802:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002804:	2003      	movs	r0, #3
 8002806:	f000 fcdb 	bl	80031c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800280a:	200f      	movs	r0, #15
 800280c:	f7fe fdb6 	bl	800137c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002810:	f7fe fd88 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40023c00 	.word	0x40023c00

08002820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <HAL_IncTick+0x20>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <HAL_IncTick+0x24>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4413      	add	r3, r2
 8002830:	4a04      	ldr	r2, [pc, #16]	@ (8002844 <HAL_IncTick+0x24>)
 8002832:	6013      	str	r3, [r2, #0]
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20000024 	.word	0x20000024
 8002844:	20000420 	.word	0x20000420

08002848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return uwTick;
 800284c:	4b03      	ldr	r3, [pc, #12]	@ (800285c <HAL_GetTick+0x14>)
 800284e:	681b      	ldr	r3, [r3, #0]
}
 8002850:	4618      	mov	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20000420 	.word	0x20000420

08002860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002868:	f7ff ffee 	bl	8002848 <HAL_GetTick>
 800286c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002878:	d005      	beq.n	8002886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800287a:	4b0a      	ldr	r3, [pc, #40]	@ (80028a4 <HAL_Delay+0x44>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4413      	add	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002886:	bf00      	nop
 8002888:	f7ff ffde 	bl	8002848 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	429a      	cmp	r2, r3
 8002896:	d8f7      	bhi.n	8002888 <HAL_Delay+0x28>
  {
  }
}
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000024 	.word	0x20000024

080028a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e14e      	b.n	8002b5c <HAL_ADC_Init+0x2b4>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a90      	ldr	r2, [pc, #576]	@ (8002b04 <HAL_ADC_Init+0x25c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d004      	beq.n	80028d2 <HAL_ADC_Init+0x2a>
 80028c8:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 80028cc:	488e      	ldr	r0, [pc, #568]	@ (8002b08 <HAL_ADC_Init+0x260>)
 80028ce:	f7fe fc70 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d013      	beq.n	8002902 <HAL_ADC_Init+0x5a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e2:	d00e      	beq.n	8002902 <HAL_ADC_Init+0x5a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028ec:	d009      	beq.n	8002902 <HAL_ADC_Init+0x5a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80028f6:	d004      	beq.n	8002902 <HAL_ADC_Init+0x5a>
 80028f8:	f240 1143 	movw	r1, #323	@ 0x143
 80028fc:	4882      	ldr	r0, [pc, #520]	@ (8002b08 <HAL_ADC_Init+0x260>)
 80028fe:	f7fe fc58 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d013      	beq.n	8002932 <HAL_ADC_Init+0x8a>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002912:	d00e      	beq.n	8002932 <HAL_ADC_Init+0x8a>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800291c:	d009      	beq.n	8002932 <HAL_ADC_Init+0x8a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002926:	d004      	beq.n	8002932 <HAL_ADC_Init+0x8a>
 8002928:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800292c:	4876      	ldr	r0, [pc, #472]	@ (8002b08 <HAL_ADC_Init+0x260>)
 800292e:	f7fe fc40 	bl	80011b2 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d008      	beq.n	800294c <HAL_ADC_Init+0xa4>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d004      	beq.n	800294c <HAL_ADC_Init+0xa4>
 8002942:	f240 1145 	movw	r1, #325	@ 0x145
 8002946:	4870      	ldr	r0, [pc, #448]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002948:	f7fe fc33 	bl	80011b2 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	7e1b      	ldrb	r3, [r3, #24]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d008      	beq.n	8002966 <HAL_ADC_Init+0xbe>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7e1b      	ldrb	r3, [r3, #24]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d004      	beq.n	8002966 <HAL_ADC_Init+0xbe>
 800295c:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8002960:	4869      	ldr	r0, [pc, #420]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002962:	f7fe fc26 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296a:	2b00      	cmp	r3, #0
 800296c:	d054      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002972:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002976:	d04f      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002980:	d04a      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002986:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800298a:	d045      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002994:	d040      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800299e:	d03b      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80029a8:	d036      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ae:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 80029b2:	d031      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029bc:	d02c      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c2:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 80029c6:	d027      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029cc:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 80029d0:	d022      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d6:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 80029da:	d01d      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80029e4:	d018      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ea:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 80029ee:	d013      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f4:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 80029f8:	d00e      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a02:	d009      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a08:	4a40      	ldr	r2, [pc, #256]	@ (8002b0c <HAL_ADC_Init+0x264>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d004      	beq.n	8002a18 <HAL_ADC_Init+0x170>
 8002a0e:	f240 1147 	movw	r1, #327	@ 0x147
 8002a12:	483d      	ldr	r0, [pc, #244]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002a14:	f7fe fbcd 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d009      	beq.n	8002a34 <HAL_ADC_Init+0x18c>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a28:	d004      	beq.n	8002a34 <HAL_ADC_Init+0x18c>
 8002a2a:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8002a2e:	4836      	ldr	r0, [pc, #216]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002a30:	f7fe fbbf 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_ADC_Init+0x19c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	2b10      	cmp	r3, #16
 8002a42:	d904      	bls.n	8002a4e <HAL_ADC_Init+0x1a6>
 8002a44:	f240 1149 	movw	r1, #329	@ 0x149
 8002a48:	482f      	ldr	r0, [pc, #188]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002a4a:	f7fe fbb2 	bl	80011b2 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d009      	beq.n	8002a6c <HAL_ADC_Init+0x1c4>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d004      	beq.n	8002a6c <HAL_ADC_Init+0x1c4>
 8002a62:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002a66:	4828      	ldr	r0, [pc, #160]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002a68:	f7fe fba3 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d00c      	beq.n	8002a8e <HAL_ADC_Init+0x1e6>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <HAL_ADC_Init+0x1e6>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d004      	beq.n	8002a8e <HAL_ADC_Init+0x1e6>
 8002a84:	f240 114b 	movw	r1, #331	@ 0x14b
 8002a88:	481f      	ldr	r0, [pc, #124]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002a8a:	f7fe fb92 	bl	80011b2 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d009      	beq.n	8002aac <HAL_ADC_Init+0x204>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d004      	beq.n	8002aac <HAL_ADC_Init+0x204>
 8002aa2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8002aa6:	4818      	ldr	r0, [pc, #96]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002aa8:	f7fe fb83 	bl	80011b2 <assert_failed>

  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab0:	4a16      	ldr	r2, [pc, #88]	@ (8002b0c <HAL_ADC_Init+0x264>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d017      	beq.n	8002ae6 <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d013      	beq.n	8002ae6 <HAL_ADC_Init+0x23e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ac6:	d00e      	beq.n	8002ae6 <HAL_ADC_Init+0x23e>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ad0:	d009      	beq.n	8002ae6 <HAL_ADC_Init+0x23e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002ada:	d004      	beq.n	8002ae6 <HAL_ADC_Init+0x23e>
 8002adc:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8002ae0:	4809      	ldr	r0, [pc, #36]	@ (8002b08 <HAL_ADC_Init+0x260>)
 8002ae2:	f7fe fb66 	bl	80011b2 <assert_failed>
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d110      	bne.n	8002b10 <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7fe f8e2 	bl	8000cb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002b02:	e005      	b.n	8002b10 <HAL_ADC_Init+0x268>
 8002b04:	40012000 	.word	0x40012000
 8002b08:	08010c3c 	.word	0x08010c3c
 8002b0c:	0f000001 	.word	0x0f000001
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	f003 0310 	and.w	r3, r3, #16
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d118      	bne.n	8002b4e <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b20:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b24:	f023 0302 	bic.w	r3, r3, #2
 8002b28:	f043 0202 	orr.w	r2, r3, #2
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 f98d 	bl	8002e50 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	f023 0303 	bic.w	r3, r3, #3
 8002b44:	f043 0201 	orr.w	r2, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b4c:	e001      	b.n	8002b52 <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b12      	cmp	r3, #18
 8002b78:	d909      	bls.n	8002b8e <HAL_ADC_ConfigChannel+0x2a>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a72      	ldr	r2, [pc, #456]	@ (8002d48 <HAL_ADC_ConfigChannel+0x1e4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d004      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0x2a>
 8002b84:	f240 618b 	movw	r1, #1675	@ 0x68b
 8002b88:	4870      	ldr	r0, [pc, #448]	@ (8002d4c <HAL_ADC_ConfigChannel+0x1e8>)
 8002b8a:	f7fe fb12 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_ADC_ConfigChannel+0x3a>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b10      	cmp	r3, #16
 8002b9c:	d904      	bls.n	8002ba8 <HAL_ADC_ConfigChannel+0x44>
 8002b9e:	f240 618c 	movw	r1, #1676	@ 0x68c
 8002ba2:	486a      	ldr	r0, [pc, #424]	@ (8002d4c <HAL_ADC_ConfigChannel+0x1e8>)
 8002ba4:	f7fe fb05 	bl	80011b2 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d020      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d01c      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d018      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b03      	cmp	r3, #3
 8002bc6:	d014      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d010      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	2b05      	cmp	r3, #5
 8002bd6:	d00c      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2b06      	cmp	r3, #6
 8002bde:	d008      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b07      	cmp	r3, #7
 8002be6:	d004      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x8e>
 8002be8:	f240 618d 	movw	r1, #1677	@ 0x68d
 8002bec:	4857      	ldr	r0, [pc, #348]	@ (8002d4c <HAL_ADC_ConfigChannel+0x1e8>)
 8002bee:	f7fe fae0 	bl	80011b2 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x9c>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e118      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x2ce>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2b09      	cmp	r3, #9
 8002c0e:	d925      	bls.n	8002c5c <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68d9      	ldr	r1, [r3, #12]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4613      	mov	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	4413      	add	r3, r2
 8002c24:	3b1e      	subs	r3, #30
 8002c26:	2207      	movs	r2, #7
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43da      	mvns	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	400a      	ands	r2, r1
 8002c34:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68d9      	ldr	r1, [r3, #12]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	4603      	mov	r3, r0
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	4403      	add	r3, r0
 8002c4e:	3b1e      	subs	r3, #30
 8002c50:	409a      	lsls	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	60da      	str	r2, [r3, #12]
 8002c5a:	e022      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6919      	ldr	r1, [r3, #16]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	461a      	mov	r2, r3
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4413      	add	r3, r2
 8002c70:	2207      	movs	r2, #7
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43da      	mvns	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	400a      	ands	r2, r1
 8002c7e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6919      	ldr	r1, [r3, #16]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	4618      	mov	r0, r3
 8002c92:	4603      	mov	r3, r0
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4403      	add	r3, r0
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b06      	cmp	r3, #6
 8002ca8:	d824      	bhi.n	8002cf4 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	3b05      	subs	r3, #5
 8002cbc:	221f      	movs	r2, #31
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	400a      	ands	r2, r1
 8002cca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	4618      	mov	r0, r3
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3b05      	subs	r3, #5
 8002ce6:	fa00 f203 	lsl.w	r2, r0, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cf2:	e051      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b0c      	cmp	r3, #12
 8002cfa:	d829      	bhi.n	8002d50 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3b23      	subs	r3, #35	@ 0x23
 8002d0e:	221f      	movs	r2, #31
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43da      	mvns	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	400a      	ands	r2, r1
 8002d1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	3b23      	subs	r3, #35	@ 0x23
 8002d38:	fa00 f203 	lsl.w	r2, r0, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d44:	e028      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x234>
 8002d46:	bf00      	nop
 8002d48:	10000012 	.word	0x10000012
 8002d4c:	08010c3c 	.word	0x08010c3c
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	3b41      	subs	r3, #65	@ 0x41
 8002d62:	221f      	movs	r2, #31
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	43da      	mvns	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	400a      	ands	r2, r1
 8002d70:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	4618      	mov	r0, r3
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	4613      	mov	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b41      	subs	r3, #65	@ 0x41
 8002d8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d98:	4b28      	ldr	r3, [pc, #160]	@ (8002e3c <HAL_ADC_ConfigChannel+0x2d8>)
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a27      	ldr	r2, [pc, #156]	@ (8002e40 <HAL_ADC_ConfigChannel+0x2dc>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10f      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x262>
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d10b      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1d      	ldr	r2, [pc, #116]	@ (8002e40 <HAL_ADC_ConfigChannel+0x2dc>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d12b      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x2c4>
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8002e44 <HAL_ADC_ConfigChannel+0x2e0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d003      	beq.n	8002de2 <HAL_ADC_ConfigChannel+0x27e>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2b11      	cmp	r3, #17
 8002de0:	d122      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a11      	ldr	r2, [pc, #68]	@ (8002e44 <HAL_ADC_ConfigChannel+0x2e0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d111      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e04:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <HAL_ADC_ConfigChannel+0x2e4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a10      	ldr	r2, [pc, #64]	@ (8002e4c <HAL_ADC_ConfigChannel+0x2e8>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	0c9a      	lsrs	r2, r3, #18
 8002e10:	4613      	mov	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e1a:	e002      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f9      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40012300 	.word	0x40012300
 8002e40:	40012000 	.word	0x40012000
 8002e44:	10000012 	.word	0x10000012
 8002e48:	20000004 	.word	0x20000004
 8002e4c:	431bde83 	.word	0x431bde83

08002e50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e58:	4b7f      	ldr	r3, [pc, #508]	@ (8003058 <ADC_Init+0x208>)
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	021a      	lsls	r2, r3, #8
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002ea8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6859      	ldr	r1, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6899      	ldr	r1, [r3, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee2:	4a5e      	ldr	r2, [pc, #376]	@ (800305c <ADC_Init+0x20c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d022      	beq.n	8002f2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ef6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6899      	ldr	r1, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	e00f      	b.n	8002f4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0202 	bic.w	r2, r2, #2
 8002f5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6899      	ldr	r1, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	7e1b      	ldrb	r3, [r3, #24]
 8002f68:	005a      	lsls	r2, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d028      	beq.n	8002fce <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d003      	beq.n	8002f8c <ADC_Init+0x13c>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	d904      	bls.n	8002f96 <ADC_Init+0x146>
 8002f8c:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 8002f90:	4833      	ldr	r0, [pc, #204]	@ (8003060 <ADC_Init+0x210>)
 8002f92:	f7fe f90e 	bl	80011b2 <assert_failed>

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fa4:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002fb4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6859      	ldr	r1, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	035a      	lsls	r2, r3, #13
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	605a      	str	r2, [r3, #4]
 8002fcc:	e007      	b.n	8002fde <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fdc:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002fec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	051a      	lsls	r2, r3, #20
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003012:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6899      	ldr	r1, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003020:	025a      	lsls	r2, r3, #9
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003038:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6899      	ldr	r1, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	029a      	lsls	r2, r3, #10
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	609a      	str	r2, [r3, #8]
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40012300 	.word	0x40012300
 800305c:	0f000001 	.word	0x0f000001
 8003060:	08010c3c 	.word	0x08010c3c

08003064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003074:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003080:	4013      	ands	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800308c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003096:	4a04      	ldr	r2, [pc, #16]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	60d3      	str	r3, [r2, #12]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <__NVIC_GetPriorityGrouping+0x18>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	f003 0307 	and.w	r3, r3, #7
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db0b      	blt.n	80030f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4907      	ldr	r1, [pc, #28]	@ (8003100 <__NVIC_EnableIRQ+0x38>)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2001      	movs	r0, #1
 80030ea:	fa00 f202 	lsl.w	r2, r0, r2
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e100 	.word	0xe000e100

08003104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	2b00      	cmp	r3, #0
 8003116:	db0a      	blt.n	800312e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	490c      	ldr	r1, [pc, #48]	@ (8003150 <__NVIC_SetPriority+0x4c>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	0112      	lsls	r2, r2, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	440b      	add	r3, r1
 8003128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800312c:	e00a      	b.n	8003144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4908      	ldr	r1, [pc, #32]	@ (8003154 <__NVIC_SetPriority+0x50>)
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3b04      	subs	r3, #4
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	440b      	add	r3, r1
 8003142:	761a      	strb	r2, [r3, #24]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000e100 	.word	0xe000e100
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003158:	b480      	push	{r7}
 800315a:	b089      	sub	sp, #36	@ 0x24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f1c3 0307 	rsb	r3, r3, #7
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf28      	it	cs
 8003176:	2304      	movcs	r3, #4
 8003178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3304      	adds	r3, #4
 800317e:	2b06      	cmp	r3, #6
 8003180:	d902      	bls.n	8003188 <NVIC_EncodePriority+0x30>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3b03      	subs	r3, #3
 8003186:	e000      	b.n	800318a <NVIC_EncodePriority+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	f04f 32ff 	mov.w	r2, #4294967295
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	401a      	ands	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43d9      	mvns	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	4313      	orrs	r3, r2
         );
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3724      	adds	r7, #36	@ 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b07      	cmp	r3, #7
 80031cc:	d00f      	beq.n	80031ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b06      	cmp	r3, #6
 80031d2:	d00c      	beq.n	80031ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d009      	beq.n	80031ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d006      	beq.n	80031ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d003      	beq.n	80031ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031e6:	2190      	movs	r1, #144	@ 0x90
 80031e8:	4804      	ldr	r0, [pc, #16]	@ (80031fc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80031ea:	f7fd ffe2 	bl	80011b2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff ff38 	bl	8003064 <__NVIC_SetPriorityGrouping>
}
 80031f4:	bf00      	nop
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	08010c74 	.word	0x08010c74

08003200 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800320e:	2300      	movs	r3, #0
 8003210:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b0f      	cmp	r3, #15
 8003216:	d903      	bls.n	8003220 <HAL_NVIC_SetPriority+0x20>
 8003218:	21a8      	movs	r1, #168	@ 0xa8
 800321a:	480e      	ldr	r0, [pc, #56]	@ (8003254 <HAL_NVIC_SetPriority+0x54>)
 800321c:	f7fd ffc9 	bl	80011b2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b0f      	cmp	r3, #15
 8003224:	d903      	bls.n	800322e <HAL_NVIC_SetPriority+0x2e>
 8003226:	21a9      	movs	r1, #169	@ 0xa9
 8003228:	480a      	ldr	r0, [pc, #40]	@ (8003254 <HAL_NVIC_SetPriority+0x54>)
 800322a:	f7fd ffc2 	bl	80011b2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800322e:	f7ff ff3d 	bl	80030ac <__NVIC_GetPriorityGrouping>
 8003232:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	6978      	ldr	r0, [r7, #20]
 800323a:	f7ff ff8d 	bl	8003158 <NVIC_EncodePriority>
 800323e:	4602      	mov	r2, r0
 8003240:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003244:	4611      	mov	r1, r2
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff ff5c 	bl	8003104 <__NVIC_SetPriority>
}
 800324c:	bf00      	nop
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	08010c74 	.word	0x08010c74

08003258 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	2b00      	cmp	r3, #0
 8003268:	da03      	bge.n	8003272 <HAL_NVIC_EnableIRQ+0x1a>
 800326a:	21bc      	movs	r1, #188	@ 0xbc
 800326c:	4805      	ldr	r0, [pc, #20]	@ (8003284 <HAL_NVIC_EnableIRQ+0x2c>)
 800326e:	f7fd ffa0 	bl	80011b2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	4618      	mov	r0, r3
 8003278:	f7ff ff26 	bl	80030c8 <__NVIC_EnableIRQ>
}
 800327c:	bf00      	nop
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	08010c74 	.word	0x08010c74

08003288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003296:	2300      	movs	r3, #0
 8003298:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a32      	ldr	r2, [pc, #200]	@ (800336c <HAL_GPIO_Init+0xe4>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d017      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a31      	ldr	r2, [pc, #196]	@ (8003370 <HAL_GPIO_Init+0xe8>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a30      	ldr	r2, [pc, #192]	@ (8003374 <HAL_GPIO_Init+0xec>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d00f      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a2f      	ldr	r2, [pc, #188]	@ (8003378 <HAL_GPIO_Init+0xf0>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00b      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a2e      	ldr	r2, [pc, #184]	@ (800337c <HAL_GPIO_Init+0xf4>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d007      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a2d      	ldr	r2, [pc, #180]	@ (8003380 <HAL_GPIO_Init+0xf8>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d003      	beq.n	80032d6 <HAL_GPIO_Init+0x4e>
 80032ce:	21ac      	movs	r1, #172	@ 0xac
 80032d0:	482c      	ldr	r0, [pc, #176]	@ (8003384 <HAL_GPIO_Init+0xfc>)
 80032d2:	f7fd ff6e 	bl	80011b2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	b29b      	uxth	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <HAL_GPIO_Init+0x62>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e8:	d303      	bcc.n	80032f2 <HAL_GPIO_Init+0x6a>
 80032ea:	21ad      	movs	r1, #173	@ 0xad
 80032ec:	4825      	ldr	r0, [pc, #148]	@ (8003384 <HAL_GPIO_Init+0xfc>)
 80032ee:	f7fd ff60 	bl	80011b2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d035      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d031      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b11      	cmp	r3, #17
 8003308:	d02d      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b02      	cmp	r3, #2
 8003310:	d029      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	2b12      	cmp	r3, #18
 8003318:	d025      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003322:	d020      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800332c:	d01b      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003336:	d016      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003340:	d011      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 800334a:	d00c      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003354:	d007      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b03      	cmp	r3, #3
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_Init+0xde>
 800335e:	21ae      	movs	r1, #174	@ 0xae
 8003360:	4808      	ldr	r0, [pc, #32]	@ (8003384 <HAL_GPIO_Init+0xfc>)
 8003362:	f7fd ff26 	bl	80011b2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
 800336a:	e20b      	b.n	8003784 <HAL_GPIO_Init+0x4fc>
 800336c:	40020000 	.word	0x40020000
 8003370:	40020400 	.word	0x40020400
 8003374:	40020800 	.word	0x40020800
 8003378:	40020c00 	.word	0x40020c00
 800337c:	40021000 	.word	0x40021000
 8003380:	40021c00 	.word	0x40021c00
 8003384:	08010cb0 	.word	0x08010cb0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003388:	2201      	movs	r2, #1
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4013      	ands	r3, r2
 800339a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	f040 81ec 	bne.w	800377e <HAL_GPIO_Init+0x4f6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d005      	beq.n	80033be <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d144      	bne.n	8003448 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00f      	beq.n	80033e6 <HAL_GPIO_Init+0x15e>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d00b      	beq.n	80033e6 <HAL_GPIO_Init+0x15e>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d007      	beq.n	80033e6 <HAL_GPIO_Init+0x15e>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_Init+0x15e>
 80033de:	21c0      	movs	r1, #192	@ 0xc0
 80033e0:	4884      	ldr	r0, [pc, #528]	@ (80035f4 <HAL_GPIO_Init+0x36c>)
 80033e2:	f7fd fee6 	bl	80011b2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	2203      	movs	r2, #3
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4013      	ands	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800341c:	2201      	movs	r2, #1
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	091b      	lsrs	r3, r3, #4
 8003432:	f003 0201 	and.w	r2, r3, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	4313      	orrs	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f003 0303 	and.w	r3, r3, #3
 8003450:	2b03      	cmp	r3, #3
 8003452:	d027      	beq.n	80034a4 <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00b      	beq.n	8003474 <HAL_GPIO_Init+0x1ec>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d007      	beq.n	8003474 <HAL_GPIO_Init+0x1ec>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d003      	beq.n	8003474 <HAL_GPIO_Init+0x1ec>
 800346c:	21d1      	movs	r1, #209	@ 0xd1
 800346e:	4861      	ldr	r0, [pc, #388]	@ (80035f4 <HAL_GPIO_Init+0x36c>)
 8003470:	f7fd fe9f 	bl	80011b2 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	f040 80a3 	bne.w	80035f8 <HAL_GPIO_Init+0x370>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d077      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	2b09      	cmp	r3, #9
 80034c0:	d073      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d06f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d06b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d067      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d063      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d05f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d05b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d057      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d053      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d04f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b04      	cmp	r3, #4
 8003510:	d04b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	2b04      	cmp	r3, #4
 8003518:	d047      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	2b04      	cmp	r3, #4
 8003520:	d043      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	2b05      	cmp	r3, #5
 8003528:	d03f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b05      	cmp	r3, #5
 8003530:	d03b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	2b05      	cmp	r3, #5
 8003538:	d037      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b06      	cmp	r3, #6
 8003540:	d033      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	2b06      	cmp	r3, #6
 8003548:	d02f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b05      	cmp	r3, #5
 8003550:	d02b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	2b06      	cmp	r3, #6
 8003558:	d027      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b07      	cmp	r3, #7
 8003560:	d023      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	2b07      	cmp	r3, #7
 8003568:	d01f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	2b07      	cmp	r3, #7
 8003570:	d01b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	2b08      	cmp	r3, #8
 8003578:	d017      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	2b0a      	cmp	r3, #10
 8003580:	d013      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b09      	cmp	r3, #9
 8003588:	d00f      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b09      	cmp	r3, #9
 8003590:	d00b      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b0c      	cmp	r3, #12
 8003598:	d007      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	2b0f      	cmp	r3, #15
 80035a0:	d003      	beq.n	80035aa <HAL_GPIO_Init+0x322>
 80035a2:	21de      	movs	r1, #222	@ 0xde
 80035a4:	4813      	ldr	r0, [pc, #76]	@ (80035f4 <HAL_GPIO_Init+0x36c>)
 80035a6:	f7fd fe04 	bl	80011b2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	220f      	movs	r2, #15
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	08da      	lsrs	r2, r3, #3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3208      	adds	r2, #8
 80035ec:	69b9      	ldr	r1, [r7, #24]
 80035ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80035f2:	e001      	b.n	80035f8 <HAL_GPIO_Init+0x370>
 80035f4:	08010cb0 	.word	0x08010cb0
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	2203      	movs	r2, #3
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	4013      	ands	r3, r2
 800360e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0203 	and.w	r2, r3, #3
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	4313      	orrs	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 80a2 	beq.w	800377e <HAL_GPIO_Init+0x4f6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	4b56      	ldr	r3, [pc, #344]	@ (8003798 <HAL_GPIO_Init+0x510>)
 8003640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003642:	4a55      	ldr	r2, [pc, #340]	@ (8003798 <HAL_GPIO_Init+0x510>)
 8003644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003648:	6453      	str	r3, [r2, #68]	@ 0x44
 800364a:	4b53      	ldr	r3, [pc, #332]	@ (8003798 <HAL_GPIO_Init+0x510>)
 800364c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003656:	4a51      	ldr	r2, [pc, #324]	@ (800379c <HAL_GPIO_Init+0x514>)
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	089b      	lsrs	r3, r3, #2
 800365c:	3302      	adds	r3, #2
 800365e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	220f      	movs	r2, #15
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a48      	ldr	r2, [pc, #288]	@ (80037a0 <HAL_GPIO_Init+0x518>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d019      	beq.n	80036b6 <HAL_GPIO_Init+0x42e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a47      	ldr	r2, [pc, #284]	@ (80037a4 <HAL_GPIO_Init+0x51c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d013      	beq.n	80036b2 <HAL_GPIO_Init+0x42a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a46      	ldr	r2, [pc, #280]	@ (80037a8 <HAL_GPIO_Init+0x520>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d00d      	beq.n	80036ae <HAL_GPIO_Init+0x426>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a45      	ldr	r2, [pc, #276]	@ (80037ac <HAL_GPIO_Init+0x524>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d007      	beq.n	80036aa <HAL_GPIO_Init+0x422>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a44      	ldr	r2, [pc, #272]	@ (80037b0 <HAL_GPIO_Init+0x528>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d101      	bne.n	80036a6 <HAL_GPIO_Init+0x41e>
 80036a2:	2304      	movs	r3, #4
 80036a4:	e008      	b.n	80036b8 <HAL_GPIO_Init+0x430>
 80036a6:	2307      	movs	r3, #7
 80036a8:	e006      	b.n	80036b8 <HAL_GPIO_Init+0x430>
 80036aa:	2303      	movs	r3, #3
 80036ac:	e004      	b.n	80036b8 <HAL_GPIO_Init+0x430>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e002      	b.n	80036b8 <HAL_GPIO_Init+0x430>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <HAL_GPIO_Init+0x430>
 80036b6:	2300      	movs	r3, #0
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	f002 0203 	and.w	r2, r2, #3
 80036be:	0092      	lsls	r2, r2, #2
 80036c0:	4093      	lsls	r3, r2
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036c8:	4934      	ldr	r1, [pc, #208]	@ (800379c <HAL_GPIO_Init+0x514>)
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	089b      	lsrs	r3, r3, #2
 80036ce:	3302      	adds	r3, #2
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036d6:	4b37      	ldr	r3, [pc, #220]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	43db      	mvns	r3, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4013      	ands	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_GPIO_Init+0x472>
        {
          temp |= iocurrent;
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036fa:	4a2e      	ldr	r2, [pc, #184]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003700:	4b2c      	ldr	r3, [pc, #176]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_GPIO_Init+0x49c>
        {
          temp |= iocurrent;
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003724:	4a23      	ldr	r2, [pc, #140]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800372a:	4b22      	ldr	r3, [pc, #136]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_GPIO_Init+0x4c6>
        {
          temp |= iocurrent;
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800374e:	4a19      	ldr	r2, [pc, #100]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003754:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	43db      	mvns	r3, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4013      	ands	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d003      	beq.n	8003778 <HAL_GPIO_Init+0x4f0>
        {
          temp |= iocurrent;
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003778:	4a0e      	ldr	r2, [pc, #56]	@ (80037b4 <HAL_GPIO_Init+0x52c>)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	3301      	adds	r3, #1
 8003782:	61fb      	str	r3, [r7, #28]
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	2b0f      	cmp	r3, #15
 8003788:	f67f adfe 	bls.w	8003388 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40023800 	.word	0x40023800
 800379c:	40013800 	.word	0x40013800
 80037a0:	40020000 	.word	0x40020000
 80037a4:	40020400 	.word	0x40020400
 80037a8:	40020800 	.word	0x40020800
 80037ac:	40020c00 	.word	0x40020c00
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40013c00 	.word	0x40013c00

080037b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	460b      	mov	r3, r1
 80037c2:	807b      	strh	r3, [r7, #2]
 80037c4:	4613      	mov	r3, r2
 80037c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80037c8:	887b      	ldrh	r3, [r7, #2]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d104      	bne.n	80037d8 <HAL_GPIO_WritePin+0x20>
 80037ce:	f240 119d 	movw	r1, #413	@ 0x19d
 80037d2:	480e      	ldr	r0, [pc, #56]	@ (800380c <HAL_GPIO_WritePin+0x54>)
 80037d4:	f7fd fced 	bl	80011b2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80037d8:	787b      	ldrb	r3, [r7, #1]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d007      	beq.n	80037ee <HAL_GPIO_WritePin+0x36>
 80037de:	787b      	ldrb	r3, [r7, #1]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d004      	beq.n	80037ee <HAL_GPIO_WritePin+0x36>
 80037e4:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 80037e8:	4808      	ldr	r0, [pc, #32]	@ (800380c <HAL_GPIO_WritePin+0x54>)
 80037ea:	f7fd fce2 	bl	80011b2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80037ee:	787b      	ldrb	r3, [r7, #1]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037f4:	887a      	ldrh	r2, [r7, #2]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037fa:	e003      	b.n	8003804 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037fc:	887b      	ldrh	r3, [r7, #2]
 80037fe:	041a      	lsls	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	619a      	str	r2, [r3, #24]
}
 8003804:	bf00      	nop
 8003806:	3708      	adds	r7, #8
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	08010cb0 	.word	0x08010cb0

08003810 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e1ba      	b.n	8003b98 <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a9d      	ldr	r2, [pc, #628]	@ (8003a9c <HAL_I2C_Init+0x28c>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00e      	beq.n	800384a <HAL_I2C_Init+0x3a>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a9b      	ldr	r2, [pc, #620]	@ (8003aa0 <HAL_I2C_Init+0x290>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d009      	beq.n	800384a <HAL_I2C_Init+0x3a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a9a      	ldr	r2, [pc, #616]	@ (8003aa4 <HAL_I2C_Init+0x294>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d004      	beq.n	800384a <HAL_I2C_Init+0x3a>
 8003840:	f240 11c9 	movw	r1, #457	@ 0x1c9
 8003844:	4898      	ldr	r0, [pc, #608]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 8003846:	f7fd fcb4 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d004      	beq.n	800385c <HAL_I2C_Init+0x4c>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4a95      	ldr	r2, [pc, #596]	@ (8003aac <HAL_I2C_Init+0x29c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d904      	bls.n	8003866 <HAL_I2C_Init+0x56>
 800385c:	f44f 71e5 	mov.w	r1, #458	@ 0x1ca
 8003860:	4891      	ldr	r0, [pc, #580]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 8003862:	f7fd fca6 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d009      	beq.n	8003882 <HAL_I2C_Init+0x72>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003876:	d004      	beq.n	8003882 <HAL_I2C_Init+0x72>
 8003878:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800387c:	488a      	ldr	r0, [pc, #552]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 800387e:	f7fd fc98 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800388a:	d304      	bcc.n	8003896 <HAL_I2C_Init+0x86>
 800388c:	f44f 71e6 	mov.w	r1, #460	@ 0x1cc
 8003890:	4885      	ldr	r0, [pc, #532]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 8003892:	f7fd fc8e 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800389e:	d009      	beq.n	80038b4 <HAL_I2C_Init+0xa4>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80038a8:	d004      	beq.n	80038b4 <HAL_I2C_Init+0xa4>
 80038aa:	f240 11cd 	movw	r1, #461	@ 0x1cd
 80038ae:	487e      	ldr	r0, [pc, #504]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 80038b0:	f7fd fc7f 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d008      	beq.n	80038ce <HAL_I2C_Init+0xbe>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d004      	beq.n	80038ce <HAL_I2C_Init+0xbe>
 80038c4:	f44f 71e7 	mov.w	r1, #462	@ 0x1ce
 80038c8:	4877      	ldr	r0, [pc, #476]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 80038ca:	f7fd fc72 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d004      	beq.n	80038e4 <HAL_I2C_Init+0xd4>
 80038da:	f240 11cf 	movw	r1, #463	@ 0x1cf
 80038de:	4872      	ldr	r0, [pc, #456]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 80038e0:	f7fd fc67 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <HAL_I2C_Init+0xee>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	2b40      	cmp	r3, #64	@ 0x40
 80038f2:	d004      	beq.n	80038fe <HAL_I2C_Init+0xee>
 80038f4:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80038f8:	486b      	ldr	r0, [pc, #428]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 80038fa:	f7fd fc5a 	bl	80011b2 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d008      	beq.n	8003918 <HAL_I2C_Init+0x108>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	2b80      	cmp	r3, #128	@ 0x80
 800390c:	d004      	beq.n	8003918 <HAL_I2C_Init+0x108>
 800390e:	f240 11d1 	movw	r1, #465	@ 0x1d1
 8003912:	4865      	ldr	r0, [pc, #404]	@ (8003aa8 <HAL_I2C_Init+0x298>)
 8003914:	f7fd fc4d 	bl	80011b2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b00      	cmp	r3, #0
 8003922:	d106      	bne.n	8003932 <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7fd fb47 	bl	8000fc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2224      	movs	r2, #36	@ 0x24
 8003936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003958:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003968:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800396a:	f002 f943 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 800396e:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	4a4e      	ldr	r2, [pc, #312]	@ (8003ab0 <HAL_I2C_Init+0x2a0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d807      	bhi.n	800398a <HAL_I2C_Init+0x17a>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4a4d      	ldr	r2, [pc, #308]	@ (8003ab4 <HAL_I2C_Init+0x2a4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	bf94      	ite	ls
 8003982:	2301      	movls	r3, #1
 8003984:	2300      	movhi	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	e006      	b.n	8003998 <HAL_I2C_Init+0x188>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ab8 <HAL_I2C_Init+0x2a8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	bf94      	ite	ls
 8003992:	2301      	movls	r3, #1
 8003994:	2300      	movhi	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e0fb      	b.n	8003b98 <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4a46      	ldr	r2, [pc, #280]	@ (8003abc <HAL_I2C_Init+0x2ac>)
 80039a4:	fba2 2303 	umull	r2, r3, r2, r3
 80039a8:	0c9b      	lsrs	r3, r3, #18
 80039aa:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	430a      	orrs	r2, r1
 80039be:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	4a38      	ldr	r2, [pc, #224]	@ (8003ab0 <HAL_I2C_Init+0x2a0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d802      	bhi.n	80039da <HAL_I2C_Init+0x1ca>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	3301      	adds	r3, #1
 80039d8:	e009      	b.n	80039ee <HAL_I2C_Init+0x1de>
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80039e0:	fb02 f303 	mul.w	r3, r2, r3
 80039e4:	4a36      	ldr	r2, [pc, #216]	@ (8003ac0 <HAL_I2C_Init+0x2b0>)
 80039e6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ea:	099b      	lsrs	r3, r3, #6
 80039ec:	3301      	adds	r3, #1
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	430b      	orrs	r3, r1
 80039f4:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a00:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	4929      	ldr	r1, [pc, #164]	@ (8003ab0 <HAL_I2C_Init+0x2a0>)
 8003a0a:	428b      	cmp	r3, r1
 8003a0c:	d819      	bhi.n	8003a42 <HAL_I2C_Init+0x232>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1e59      	subs	r1, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a1c:	1c59      	adds	r1, r3, #1
 8003a1e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a22:	400b      	ands	r3, r1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00a      	beq.n	8003a3e <HAL_I2C_Init+0x22e>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	1e59      	subs	r1, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3c:	e065      	b.n	8003b0a <HAL_I2C_Init+0x2fa>
 8003a3e:	2304      	movs	r3, #4
 8003a40:	e063      	b.n	8003b0a <HAL_I2C_Init+0x2fa>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d111      	bne.n	8003a6e <HAL_I2C_Init+0x25e>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	1e58      	subs	r0, r3, #1
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6859      	ldr	r1, [r3, #4]
 8003a52:	460b      	mov	r3, r1
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	440b      	add	r3, r1
 8003a58:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bf0c      	ite	eq
 8003a66:	2301      	moveq	r3, #1
 8003a68:	2300      	movne	r3, #0
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	e012      	b.n	8003a94 <HAL_I2C_Init+0x284>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1e58      	subs	r0, r3, #1
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6859      	ldr	r1, [r3, #4]
 8003a76:	460b      	mov	r3, r1
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	0099      	lsls	r1, r3, #2
 8003a7e:	440b      	add	r3, r1
 8003a80:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a84:	3301      	adds	r3, #1
 8003a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	bf0c      	ite	eq
 8003a8e:	2301      	moveq	r3, #1
 8003a90:	2300      	movne	r3, #0
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d015      	beq.n	8003ac4 <HAL_I2C_Init+0x2b4>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e036      	b.n	8003b0a <HAL_I2C_Init+0x2fa>
 8003a9c:	40005400 	.word	0x40005400
 8003aa0:	40005800 	.word	0x40005800
 8003aa4:	40005c00 	.word	0x40005c00
 8003aa8:	08010cec 	.word	0x08010cec
 8003aac:	00061a80 	.word	0x00061a80
 8003ab0:	000186a0 	.word	0x000186a0
 8003ab4:	001e847f 	.word	0x001e847f
 8003ab8:	003d08ff 	.word	0x003d08ff
 8003abc:	431bde83 	.word	0x431bde83
 8003ac0:	10624dd3 	.word	0x10624dd3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10e      	bne.n	8003aea <HAL_I2C_Init+0x2da>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	1e58      	subs	r0, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6859      	ldr	r1, [r3, #4]
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	440b      	add	r3, r1
 8003ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ade:	3301      	adds	r3, #1
 8003ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ae4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ae8:	e00f      	b.n	8003b0a <HAL_I2C_Init+0x2fa>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	1e58      	subs	r0, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6859      	ldr	r1, [r3, #4]
 8003af2:	460b      	mov	r3, r1
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	0099      	lsls	r1, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b00:	3301      	adds	r3, #1
 8003b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	6809      	ldr	r1, [r1, #0]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	69da      	ldr	r2, [r3, #28]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b38:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6911      	ldr	r1, [r2, #16]
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	68d2      	ldr	r2, [r2, #12]
 8003b44:	4311      	orrs	r1, r2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6812      	ldr	r2, [r2, #0]
 8003b4a:	430b      	orrs	r3, r1
 8003b4c:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f042 0201 	orr.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e10a      	b.n	8003dc8 <HAL_PCD_Init+0x228>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bba:	d003      	beq.n	8003bc4 <HAL_PCD_Init+0x24>
 8003bbc:	2189      	movs	r1, #137	@ 0x89
 8003bbe:	4884      	ldr	r0, [pc, #528]	@ (8003dd0 <HAL_PCD_Init+0x230>)
 8003bc0:	f7fd faf7 	bl	80011b2 <assert_failed>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f00b fad8 	bl	800f194 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2203      	movs	r2, #3
 8003be8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bf2:	d102      	bne.n	8003bfa <HAL_PCD_Init+0x5a>
  {
    hpcd->Init.dma_enable = 0U;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f005 f8c7 	bl	8008d92 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	7c1a      	ldrb	r2, [r3, #16]
 8003c0c:	f88d 2000 	strb.w	r2, [sp]
 8003c10:	3304      	adds	r3, #4
 8003c12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c14:	f004 ffa6 	bl	8008b64 <USB_CoreInit>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d005      	beq.n	8003c2a <HAL_PCD_Init+0x8a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2202      	movs	r2, #2
 8003c22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e0ce      	b.n	8003dc8 <HAL_PCD_Init+0x228>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2100      	movs	r1, #0
 8003c30:	4618      	mov	r0, r3
 8003c32:	f005 f8bf 	bl	8008db4 <USB_SetCurrentMode>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d005      	beq.n	8003c48 <HAL_PCD_Init+0xa8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0bf      	b.n	8003dc8 <HAL_PCD_Init+0x228>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c48:	2300      	movs	r3, #0
 8003c4a:	73fb      	strb	r3, [r7, #15]
 8003c4c:	e04a      	b.n	8003ce4 <HAL_PCD_Init+0x144>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c4e:	7bfa      	ldrb	r2, [r7, #15]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	4413      	add	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	3315      	adds	r3, #21
 8003c5e:	2201      	movs	r2, #1
 8003c60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c62:	7bfa      	ldrb	r2, [r7, #15]
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	3314      	adds	r3, #20
 8003c72:	7bfa      	ldrb	r2, [r7, #15]
 8003c74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c76:	7bfa      	ldrb	r2, [r7, #15]
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	b298      	uxth	r0, r3
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	332e      	adds	r3, #46	@ 0x2e
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c8e:	7bfa      	ldrb	r2, [r7, #15]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	4413      	add	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3318      	adds	r3, #24
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ca2:	7bfa      	ldrb	r2, [r7, #15]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	4413      	add	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	331c      	adds	r3, #28
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003cb6:	7bfa      	ldrb	r2, [r7, #15]
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	4413      	add	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	440b      	add	r3, r1
 8003cc4:	3320      	adds	r3, #32
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003cca:	7bfa      	ldrb	r2, [r7, #15]
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	00db      	lsls	r3, r3, #3
 8003cd2:	4413      	add	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	440b      	add	r3, r1
 8003cd8:	3324      	adds	r3, #36	@ 0x24
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	791b      	ldrb	r3, [r3, #4]
 8003ce8:	7bfa      	ldrb	r2, [r7, #15]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d3af      	bcc.n	8003c4e <HAL_PCD_Init+0xae>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cee:	2300      	movs	r3, #0
 8003cf0:	73fb      	strb	r3, [r7, #15]
 8003cf2:	e044      	b.n	8003d7e <HAL_PCD_Init+0x1de>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cf4:	7bfa      	ldrb	r2, [r7, #15]
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	440b      	add	r3, r1
 8003d02:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d0a:	7bfa      	ldrb	r2, [r7, #15]
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4413      	add	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	440b      	add	r3, r1
 8003d18:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003d1c:	7bfa      	ldrb	r2, [r7, #15]
 8003d1e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d20:	7bfa      	ldrb	r2, [r7, #15]
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	4613      	mov	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4413      	add	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003d32:	2200      	movs	r2, #0
 8003d34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d36:	7bfa      	ldrb	r2, [r7, #15]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	00db      	lsls	r3, r3, #3
 8003d3e:	4413      	add	r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	440b      	add	r3, r1
 8003d44:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003d48:	2200      	movs	r2, #0
 8003d4a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d4c:	7bfa      	ldrb	r2, [r7, #15]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	00db      	lsls	r3, r3, #3
 8003d54:	4413      	add	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d62:	7bfa      	ldrb	r2, [r7, #15]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	4413      	add	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	73fb      	strb	r3, [r7, #15]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	791b      	ldrb	r3, [r3, #4]
 8003d82:	7bfa      	ldrb	r2, [r7, #15]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d3b5      	bcc.n	8003cf4 <HAL_PCD_Init+0x154>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6818      	ldr	r0, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	7c1a      	ldrb	r2, [r3, #16]
 8003d90:	f88d 2000 	strb.w	r2, [sp]
 8003d94:	3304      	adds	r3, #4
 8003d96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d98:	f005 f858 	bl	8008e4c <USB_DevInit>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d005      	beq.n	8003dae <HAL_PCD_Init+0x20e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e00c      	b.n	8003dc8 <HAL_PCD_Init+0x228>
  }

  hpcd->USB_Address = 0U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f006 f8a2 	bl	8009f0a <USB_DevDisconnect>

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	08010d24 	.word	0x08010d24

08003dd4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d101      	bne.n	8003df0 <HAL_PCD_Start+0x1c>
 8003dec:	2302      	movs	r3, #2
 8003dee:	e022      	b.n	8003e36 <HAL_PCD_Start+0x62>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d009      	beq.n	8003e18 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d105      	bne.n	8003e18 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f004 ffa7 	bl	8008d70 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f006 f84e 	bl	8009ec8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003e3e:	b590      	push	{r4, r7, lr}
 8003e40:	b08d      	sub	sp, #52	@ 0x34
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f006 f90c 	bl	800a072 <USB_GetMode>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f040 848c 	bne.w	800477a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f006 f870 	bl	8009f4c <USB_ReadInterrupts>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 8482 	beq.w	8004778 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	0a1b      	lsrs	r3, r3, #8
 8003e7e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f006 f85d 	bl	8009f4c <USB_ReadInterrupts>
 8003e92:	4603      	mov	r3, r0
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d107      	bne.n	8003eac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695a      	ldr	r2, [r3, #20]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f002 0202 	and.w	r2, r2, #2
 8003eaa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f006 f84b 	bl	8009f4c <USB_ReadInterrupts>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b10      	cmp	r3, #16
 8003ebe:	d161      	bne.n	8003f84 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0210 	bic.w	r2, r2, #16
 8003ece:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f003 020f 	and.w	r2, r3, #15
 8003edc:	4613      	mov	r3, r2
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4413      	add	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	4413      	add	r3, r2
 8003eec:	3304      	adds	r3, #4
 8003eee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	0c5b      	lsrs	r3, r3, #17
 8003ef4:	f003 030f 	and.w	r3, r3, #15
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d124      	bne.n	8003f46 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d035      	beq.n	8003f74 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	091b      	lsrs	r3, r3, #4
 8003f10:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	6a38      	ldr	r0, [r7, #32]
 8003f1c:	f005 fe82 	bl	8009c24 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	68da      	ldr	r2, [r3, #12]
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	091b      	lsrs	r3, r3, #4
 8003f28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f2c:	441a      	add	r2, r3
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	695a      	ldr	r2, [r3, #20]
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	091b      	lsrs	r3, r3, #4
 8003f3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f3e:	441a      	add	r2, r3
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	615a      	str	r2, [r3, #20]
 8003f44:	e016      	b.n	8003f74 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	0c5b      	lsrs	r3, r3, #17
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	2b06      	cmp	r3, #6
 8003f50:	d110      	bne.n	8003f74 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f58:	2208      	movs	r2, #8
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	6a38      	ldr	r0, [r7, #32]
 8003f5e:	f005 fe61 	bl	8009c24 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f6e:	441a      	add	r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699a      	ldr	r2, [r3, #24]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0210 	orr.w	r2, r2, #16
 8003f82:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f005 ffdf 	bl	8009f4c <USB_ReadInterrupts>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f94:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f98:	f040 80a7 	bne.w	80040ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f005 ffe4 	bl	8009f72 <USB_ReadDevAllOutEpInterrupt>
 8003faa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003fac:	e099      	b.n	80040e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 808e 	beq.w	80040d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc0:	b2d2      	uxtb	r2, r2
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f006 f808 	bl	8009fda <USB_ReadDevOutEPInterrupt>
 8003fca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00c      	beq.n	8003ff0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	015a      	lsls	r2, r3, #5
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003fe8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 fea4 	bl	8004d38 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00c      	beq.n	8004014 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	015a      	lsls	r2, r3, #5
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	4413      	add	r3, r2
 8004002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004006:	461a      	mov	r2, r3
 8004008:	2308      	movs	r3, #8
 800400a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800400c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 ff7a 	bl	8004f08 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f003 0310 	and.w	r3, r3, #16
 800401a:	2b00      	cmp	r3, #0
 800401c:	d008      	beq.n	8004030 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	4413      	add	r3, r2
 8004026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402a:	461a      	mov	r2, r3
 800402c:	2310      	movs	r3, #16
 800402e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d030      	beq.n	800409c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b80      	cmp	r3, #128	@ 0x80
 8004044:	d109      	bne.n	800405a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004054:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004058:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800405a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800405c:	4613      	mov	r3, r2
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	4413      	add	r3, r2
 800406c:	3304      	adds	r3, #4
 800406e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	78db      	ldrb	r3, [r3, #3]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d108      	bne.n	800408a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2200      	movs	r2, #0
 800407c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	b2db      	uxtb	r3, r3
 8004082:	4619      	mov	r1, r3
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f00b f981 	bl	800f38c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	4413      	add	r3, r2
 8004092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004096:	461a      	mov	r2, r3
 8004098:	2302      	movs	r3, #2
 800409a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f003 0320 	and.w	r3, r3, #32
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d008      	beq.n	80040b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	015a      	lsls	r2, r3, #5
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	4413      	add	r3, r2
 80040ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040b2:	461a      	mov	r2, r3
 80040b4:	2320      	movs	r3, #32
 80040b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d009      	beq.n	80040d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	015a      	lsls	r2, r3, #5
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	4413      	add	r3, r2
 80040ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ce:	461a      	mov	r2, r3
 80040d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	3301      	adds	r3, #1
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80040dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040de:	085b      	lsrs	r3, r3, #1
 80040e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80040e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f47f af62 	bne.w	8003fae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f005 ff2c 	bl	8009f4c <USB_ReadInterrupts>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040fe:	f040 80db 	bne.w	80042b8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4618      	mov	r0, r3
 8004108:	f005 ff4d 	bl	8009fa6 <USB_ReadDevAllInEpInterrupt>
 800410c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800410e:	2300      	movs	r3, #0
 8004110:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004112:	e0cd      	b.n	80042b0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80c2 	beq.w	80042a4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f005 ff73 	bl	800a016 <USB_ReadDevInEPInterrupt>
 8004130:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d057      	beq.n	80041ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	2201      	movs	r2, #1
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	43db      	mvns	r3, r3
 8004156:	69f9      	ldr	r1, [r7, #28]
 8004158:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800415c:	4013      	ands	r3, r2
 800415e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	4413      	add	r3, r2
 8004168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800416c:	461a      	mov	r2, r3
 800416e:	2301      	movs	r3, #1
 8004170:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	799b      	ldrb	r3, [r3, #6]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d132      	bne.n	80041e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800417e:	4613      	mov	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	4413      	add	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	3320      	adds	r3, #32
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004190:	4613      	mov	r3, r2
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	4413      	add	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4403      	add	r3, r0
 800419a:	331c      	adds	r3, #28
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4419      	add	r1, r3
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4403      	add	r3, r0
 80041ae:	3320      	adds	r3, #32
 80041b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d113      	bne.n	80041e0 <HAL_PCD_IRQHandler+0x3a2>
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041bc:	4613      	mov	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	3324      	adds	r3, #36	@ 0x24
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d108      	bne.n	80041e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6818      	ldr	r0, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041d8:	461a      	mov	r2, r3
 80041da:	2101      	movs	r1, #1
 80041dc:	f005 ff7a 	bl	800a0d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	4619      	mov	r1, r3
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f00b f855 	bl	800f296 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f003 0308 	and.w	r3, r3, #8
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80041f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004202:	461a      	mov	r2, r3
 8004204:	2308      	movs	r3, #8
 8004206:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	2b00      	cmp	r3, #0
 8004210:	d008      	beq.n	8004224 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004214:	015a      	lsls	r2, r3, #5
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	4413      	add	r3, r2
 800421a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800421e:	461a      	mov	r2, r3
 8004220:	2310      	movs	r3, #16
 8004222:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b00      	cmp	r3, #0
 800422c:	d008      	beq.n	8004240 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	015a      	lsls	r2, r3, #5
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	4413      	add	r3, r2
 8004236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800423a:	461a      	mov	r2, r3
 800423c:	2340      	movs	r3, #64	@ 0x40
 800423e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d023      	beq.n	8004292 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800424a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800424c:	6a38      	ldr	r0, [r7, #32]
 800424e:	f004 ff61 	bl	8009114 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004254:	4613      	mov	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	3310      	adds	r3, #16
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	4413      	add	r3, r2
 8004262:	3304      	adds	r3, #4
 8004264:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	78db      	ldrb	r3, [r3, #3]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d108      	bne.n	8004280 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2200      	movs	r2, #0
 8004272:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004276:	b2db      	uxtb	r3, r3
 8004278:	4619      	mov	r1, r3
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f00b f898 	bl	800f3b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	4413      	add	r3, r2
 8004288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800428c:	461a      	mov	r2, r3
 800428e:	2302      	movs	r3, #2
 8004290:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800429c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fcbd 	bl	8004c1e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a6:	3301      	adds	r3, #1
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	085b      	lsrs	r3, r3, #1
 80042ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80042b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f47f af2e 	bne.w	8004114 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4618      	mov	r0, r3
 80042be:	f005 fe45 	bl	8009f4c <USB_ReadInterrupts>
 80042c2:	4603      	mov	r3, r0
 80042c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042cc:	d122      	bne.n	8004314 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	69fa      	ldr	r2, [r7, #28]
 80042d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042dc:	f023 0301 	bic.w	r3, r3, #1
 80042e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d108      	bne.n	80042fe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80042f4:	2100      	movs	r1, #0
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 fea4 	bl	8005044 <HAL_PCDEx_LPM_Callback>
 80042fc:	e002      	b.n	8004304 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f00b f836 	bl	800f370 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004312:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f005 fe17 	bl	8009f4c <USB_ReadInterrupts>
 800431e:	4603      	mov	r3, r0
 8004320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004328:	d112      	bne.n	8004350 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b01      	cmp	r3, #1
 8004338:	d102      	bne.n	8004340 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f00a fff2 	bl	800f324 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695a      	ldr	r2, [r3, #20]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800434e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f005 fdf9 	bl	8009f4c <USB_ReadInterrupts>
 800435a:	4603      	mov	r3, r0
 800435c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004360:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004364:	f040 80b7 	bne.w	80044d6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	69fa      	ldr	r2, [r7, #28]
 8004372:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004376:	f023 0301 	bic.w	r3, r3, #1
 800437a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2110      	movs	r1, #16
 8004382:	4618      	mov	r0, r3
 8004384:	f004 fec6 	bl	8009114 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004388:	2300      	movs	r3, #0
 800438a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800438c:	e046      	b.n	800441c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800438e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004390:	015a      	lsls	r2, r3, #5
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	4413      	add	r3, r2
 8004396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800439a:	461a      	mov	r2, r3
 800439c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80043a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a4:	015a      	lsls	r2, r3, #5
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043b2:	0151      	lsls	r1, r2, #5
 80043b4:	69fa      	ldr	r2, [r7, #28]
 80043b6:	440a      	add	r2, r1
 80043b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80043c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ce:	461a      	mov	r2, r3
 80043d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043d4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80043d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d8:	015a      	lsls	r2, r3, #5
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	4413      	add	r3, r2
 80043de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e6:	0151      	lsls	r1, r2, #5
 80043e8:	69fa      	ldr	r2, [r7, #28]
 80043ea:	440a      	add	r2, r1
 80043ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	015a      	lsls	r2, r3, #5
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	4413      	add	r3, r2
 80043fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004406:	0151      	lsls	r1, r2, #5
 8004408:	69fa      	ldr	r2, [r7, #28]
 800440a:	440a      	add	r2, r1
 800440c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004410:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004414:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004418:	3301      	adds	r3, #1
 800441a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	791b      	ldrb	r3, [r3, #4]
 8004420:	461a      	mov	r2, r3
 8004422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004424:	4293      	cmp	r3, r2
 8004426:	d3b2      	bcc.n	800438e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004436:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800443a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	7bdb      	ldrb	r3, [r3, #15]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d016      	beq.n	8004472 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800444a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800444e:	69fa      	ldr	r2, [r7, #28]
 8004450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004454:	f043 030b 	orr.w	r3, r3, #11
 8004458:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004464:	69fa      	ldr	r2, [r7, #28]
 8004466:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800446a:	f043 030b 	orr.w	r3, r3, #11
 800446e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004470:	e015      	b.n	800449e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004480:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004484:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004488:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	69fa      	ldr	r2, [r7, #28]
 8004494:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004498:	f043 030b 	orr.w	r3, r3, #11
 800449c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044ac:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80044b0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80044c0:	461a      	mov	r2, r3
 80044c2:	f005 fe07 	bl	800a0d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80044d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f005 fd36 	bl	8009f4c <USB_ReadInterrupts>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ea:	d123      	bne.n	8004534 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f005 fdcc 	bl	800a08e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f004 fe83 	bl	8009206 <USB_GetDevSpeed>
 8004500:	4603      	mov	r3, r0
 8004502:	461a      	mov	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681c      	ldr	r4, [r3, #0]
 800450c:	f001 fb66 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8004510:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004516:	461a      	mov	r2, r3
 8004518:	4620      	mov	r0, r4
 800451a:	f004 fb87 	bl	8008c2c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f00a fee1 	bl	800f2e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004532:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f005 fd07 	bl	8009f4c <USB_ReadInterrupts>
 800453e:	4603      	mov	r3, r0
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b08      	cmp	r3, #8
 8004546:	d10a      	bne.n	800455e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f00a febe 	bl	800f2ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f002 0208 	and.w	r2, r2, #8
 800455c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f005 fcf2 	bl	8009f4c <USB_ReadInterrupts>
 8004568:	4603      	mov	r3, r0
 800456a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800456e:	2b80      	cmp	r3, #128	@ 0x80
 8004570:	d123      	bne.n	80045ba <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004572:	6a3b      	ldr	r3, [r7, #32]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800457e:	2301      	movs	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
 8004582:	e014      	b.n	80045ae <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004588:	4613      	mov	r3, r2
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	4413      	add	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	440b      	add	r3, r1
 8004592:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d105      	bne.n	80045a8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800459c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	4619      	mov	r1, r3
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fb0a 	bl	8004bbc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045aa:	3301      	adds	r3, #1
 80045ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	791b      	ldrb	r3, [r3, #4]
 80045b2:	461a      	mov	r2, r3
 80045b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d3e4      	bcc.n	8004584 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4618      	mov	r0, r3
 80045c0:	f005 fcc4 	bl	8009f4c <USB_ReadInterrupts>
 80045c4:	4603      	mov	r3, r0
 80045c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ce:	d13c      	bne.n	800464a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045d0:	2301      	movs	r3, #1
 80045d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045d4:	e02b      	b.n	800462e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	015a      	lsls	r2, r3, #5
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	4413      	add	r3, r2
 80045de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ea:	4613      	mov	r3, r2
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4413      	add	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	3318      	adds	r3, #24
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d115      	bne.n	8004628 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80045fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045fe:	2b00      	cmp	r3, #0
 8004600:	da12      	bge.n	8004628 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004602:	6879      	ldr	r1, [r7, #4]
 8004604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004606:	4613      	mov	r3, r2
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	4413      	add	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	440b      	add	r3, r1
 8004610:	3317      	adds	r3, #23
 8004612:	2201      	movs	r2, #1
 8004614:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	b2db      	uxtb	r3, r3
 800461a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800461e:	b2db      	uxtb	r3, r3
 8004620:	4619      	mov	r1, r3
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 faca 	bl	8004bbc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462a:	3301      	adds	r3, #1
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	791b      	ldrb	r3, [r3, #4]
 8004632:	461a      	mov	r2, r3
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	4293      	cmp	r3, r2
 8004638:	d3cd      	bcc.n	80045d6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695a      	ldr	r2, [r3, #20]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004648:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f005 fc7c 	bl	8009f4c <USB_ReadInterrupts>
 8004654:	4603      	mov	r3, r0
 8004656:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800465a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800465e:	d156      	bne.n	800470e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004660:	2301      	movs	r3, #1
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24
 8004664:	e045      	b.n	80046f2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800467a:	4613      	mov	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d12e      	bne.n	80046ec <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800468e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004690:	2b00      	cmp	r3, #0
 8004692:	da2b      	bge.n	80046ec <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	0c1a      	lsrs	r2, r3, #16
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800469e:	4053      	eors	r3, r2
 80046a0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d121      	bne.n	80046ec <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80046a8:	6879      	ldr	r1, [r7, #4]
 80046aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ac:	4613      	mov	r3, r2
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	4413      	add	r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80046ba:	2201      	movs	r2, #1
 80046bc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80046be:	6a3b      	ldr	r3, [r7, #32]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80046c6:	6a3b      	ldr	r3, [r7, #32]
 80046c8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10a      	bne.n	80046ec <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	69fa      	ldr	r2, [r7, #28]
 80046e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046e8:	6053      	str	r3, [r2, #4]
            break;
 80046ea:	e008      	b.n	80046fe <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ee:	3301      	adds	r3, #1
 80046f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	791b      	ldrb	r3, [r3, #4]
 80046f6:	461a      	mov	r2, r3
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d3b3      	bcc.n	8004666 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800470c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f005 fc1a 	bl	8009f4c <USB_ReadInterrupts>
 8004718:	4603      	mov	r3, r0
 800471a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004722:	d10a      	bne.n	800473a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f00a fe55 	bl	800f3d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004738:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4618      	mov	r0, r3
 8004740:	f005 fc04 	bl	8009f4c <USB_ReadInterrupts>
 8004744:	4603      	mov	r3, r0
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b04      	cmp	r3, #4
 800474c:	d115      	bne.n	800477a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f00a fe45 	bl	800f3f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	6859      	ldr	r1, [r3, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
 8004776:	e000      	b.n	800477a <HAL_PCD_IRQHandler+0x93c>
      return;
 8004778:	bf00      	nop
    }
  }
}
 800477a:	3734      	adds	r7, #52	@ 0x34
 800477c:	46bd      	mov	sp, r7
 800477e:	bd90      	pop	{r4, r7, pc}

08004780 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	460b      	mov	r3, r1
 800478a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004792:	2b01      	cmp	r3, #1
 8004794:	d101      	bne.n	800479a <HAL_PCD_SetAddress+0x1a>
 8004796:	2302      	movs	r3, #2
 8004798:	e012      	b.n	80047c0 <HAL_PCD_SetAddress+0x40>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	78fa      	ldrb	r2, [r7, #3]
 80047a6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f005 fb63 	bl	8009e7c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3708      	adds	r7, #8
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	70fb      	strb	r3, [r7, #3]
 80047da:	460b      	mov	r3, r1
 80047dc:	803b      	strh	r3, [r7, #0]
 80047de:	4613      	mov	r3, r2
 80047e0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	da0f      	bge.n	800480e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047ee:	78fb      	ldrb	r3, [r7, #3]
 80047f0:	f003 020f 	and.w	r2, r3, #15
 80047f4:	4613      	mov	r3, r2
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	4413      	add	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	3310      	adds	r3, #16
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	4413      	add	r3, r2
 8004802:	3304      	adds	r3, #4
 8004804:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	705a      	strb	r2, [r3, #1]
 800480c:	e00f      	b.n	800482e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800480e:	78fb      	ldrb	r3, [r7, #3]
 8004810:	f003 020f 	and.w	r2, r3, #15
 8004814:	4613      	mov	r3, r2
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	4413      	add	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	4413      	add	r3, r2
 8004824:	3304      	adds	r3, #4
 8004826:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800482e:	78fb      	ldrb	r3, [r7, #3]
 8004830:	f003 030f 	and.w	r3, r3, #15
 8004834:	b2da      	uxtb	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800483a:	883b      	ldrh	r3, [r7, #0]
 800483c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	78ba      	ldrb	r2, [r7, #2]
 8004848:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	785b      	ldrb	r3, [r3, #1]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d004      	beq.n	800485c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	461a      	mov	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800485c:	78bb      	ldrb	r3, [r7, #2]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d102      	bne.n	8004868 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <HAL_PCD_EP_Open+0xae>
 8004872:	2302      	movs	r3, #2
 8004874:	e00e      	b.n	8004894 <HAL_PCD_EP_Open+0xcc>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68f9      	ldr	r1, [r7, #12]
 8004884:	4618      	mov	r0, r3
 8004886:	f004 fce3 	bl	8009250 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004892:	7afb      	ldrb	r3, [r7, #11]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	da0f      	bge.n	80048d0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048b0:	78fb      	ldrb	r3, [r7, #3]
 80048b2:	f003 020f 	and.w	r2, r3, #15
 80048b6:	4613      	mov	r3, r2
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	3310      	adds	r3, #16
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	4413      	add	r3, r2
 80048c4:	3304      	adds	r3, #4
 80048c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	705a      	strb	r2, [r3, #1]
 80048ce:	e00f      	b.n	80048f0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048d0:	78fb      	ldrb	r3, [r7, #3]
 80048d2:	f003 020f 	and.w	r2, r3, #15
 80048d6:	4613      	mov	r3, r2
 80048d8:	00db      	lsls	r3, r3, #3
 80048da:	4413      	add	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	4413      	add	r3, r2
 80048e6:	3304      	adds	r3, #4
 80048e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80048f0:	78fb      	ldrb	r3, [r7, #3]
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004902:	2b01      	cmp	r3, #1
 8004904:	d101      	bne.n	800490a <HAL_PCD_EP_Close+0x6e>
 8004906:	2302      	movs	r3, #2
 8004908:	e00e      	b.n	8004928 <HAL_PCD_EP_Close+0x8c>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68f9      	ldr	r1, [r7, #12]
 8004918:	4618      	mov	r0, r3
 800491a:	f004 fd21 	bl	8009360 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	603b      	str	r3, [r7, #0]
 800493c:	460b      	mov	r3, r1
 800493e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004940:	7afb      	ldrb	r3, [r7, #11]
 8004942:	f003 020f 	and.w	r2, r3, #15
 8004946:	4613      	mov	r3, r2
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	4413      	add	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	4413      	add	r3, r2
 8004956:	3304      	adds	r3, #4
 8004958:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	2200      	movs	r2, #0
 800496a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2200      	movs	r2, #0
 8004970:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004972:	7afb      	ldrb	r3, [r7, #11]
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	b2da      	uxtb	r2, r3
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	799b      	ldrb	r3, [r3, #6]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d102      	bne.n	800498c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6818      	ldr	r0, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	799b      	ldrb	r3, [r3, #6]
 8004994:	461a      	mov	r2, r3
 8004996:	6979      	ldr	r1, [r7, #20]
 8004998:	f004 fdbe 	bl	8009518 <USB_EPStartXfer>

  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	460b      	mov	r3, r1
 80049b0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	f003 020f 	and.w	r2, r3, #15
 80049b8:	6879      	ldr	r1, [r7, #4]
 80049ba:	4613      	mov	r3, r2
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	4413      	add	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	440b      	add	r3, r1
 80049c4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80049c8:	681b      	ldr	r3, [r3, #0]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b086      	sub	sp, #24
 80049da:	af00      	add	r7, sp, #0
 80049dc:	60f8      	str	r0, [r7, #12]
 80049de:	607a      	str	r2, [r7, #4]
 80049e0:	603b      	str	r3, [r7, #0]
 80049e2:	460b      	mov	r3, r1
 80049e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049e6:	7afb      	ldrb	r3, [r7, #11]
 80049e8:	f003 020f 	and.w	r2, r3, #15
 80049ec:	4613      	mov	r3, r2
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4413      	add	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	3310      	adds	r3, #16
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	4413      	add	r3, r2
 80049fa:	3304      	adds	r3, #4
 80049fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2201      	movs	r2, #1
 8004a14:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a16:	7afb      	ldrb	r3, [r7, #11]
 8004a18:	f003 030f 	and.w	r3, r3, #15
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	799b      	ldrb	r3, [r3, #6]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d102      	bne.n	8004a30 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6818      	ldr	r0, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	799b      	ldrb	r3, [r3, #6]
 8004a38:	461a      	mov	r2, r3
 8004a3a:	6979      	ldr	r1, [r7, #20]
 8004a3c:	f004 fd6c 	bl	8009518 <USB_EPStartXfer>

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b084      	sub	sp, #16
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
 8004a52:	460b      	mov	r3, r1
 8004a54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a56:	78fb      	ldrb	r3, [r7, #3]
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	7912      	ldrb	r2, [r2, #4]
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e04f      	b.n	8004b08 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	da0f      	bge.n	8004a90 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	f003 020f 	and.w	r2, r3, #15
 8004a76:	4613      	mov	r3, r2
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	3310      	adds	r3, #16
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	4413      	add	r3, r2
 8004a84:	3304      	adds	r3, #4
 8004a86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	705a      	strb	r2, [r3, #1]
 8004a8e:	e00d      	b.n	8004aac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	4613      	mov	r3, r2
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ab2:	78fb      	ldrb	r3, [r7, #3]
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d101      	bne.n	8004acc <HAL_PCD_EP_SetStall+0x82>
 8004ac8:	2302      	movs	r3, #2
 8004aca:	e01d      	b.n	8004b08 <HAL_PCD_EP_SetStall+0xbe>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68f9      	ldr	r1, [r7, #12]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f005 f8fa 	bl	8009cd4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ae0:	78fb      	ldrb	r3, [r7, #3]
 8004ae2:	f003 030f 	and.w	r3, r3, #15
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d109      	bne.n	8004afe <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	7999      	ldrb	r1, [r3, #6]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004af8:	461a      	mov	r2, r3
 8004afa:	f005 faeb 	bl	800a0d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	7912      	ldrb	r2, [r2, #4]
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e042      	b.n	8004bb4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	da0f      	bge.n	8004b56 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b36:	78fb      	ldrb	r3, [r7, #3]
 8004b38:	f003 020f 	and.w	r2, r3, #15
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	3310      	adds	r3, #16
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	4413      	add	r3, r2
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2201      	movs	r2, #1
 8004b52:	705a      	strb	r2, [r3, #1]
 8004b54:	e00f      	b.n	8004b76 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b7c:	78fb      	ldrb	r3, [r7, #3]
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d101      	bne.n	8004b96 <HAL_PCD_EP_ClrStall+0x86>
 8004b92:	2302      	movs	r3, #2
 8004b94:	e00e      	b.n	8004bb4 <HAL_PCD_EP_ClrStall+0xa4>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68f9      	ldr	r1, [r7, #12]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f005 f903 	bl	8009db0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004bc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	da0c      	bge.n	8004bea <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bd0:	78fb      	ldrb	r3, [r7, #3]
 8004bd2:	f003 020f 	and.w	r2, r3, #15
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	3310      	adds	r3, #16
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	4413      	add	r3, r2
 8004be4:	3304      	adds	r3, #4
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	e00c      	b.n	8004c04 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bea:	78fb      	ldrb	r3, [r7, #3]
 8004bec:	f003 020f 	and.w	r2, r3, #15
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	4413      	add	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	4413      	add	r3, r2
 8004c00:	3304      	adds	r3, #4
 8004c02:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68f9      	ldr	r1, [r7, #12]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f004 ff22 	bl	8009a54 <USB_EPStopXfer>
 8004c10:	4603      	mov	r3, r0
 8004c12:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004c14:	7afb      	ldrb	r3, [r7, #11]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b08a      	sub	sp, #40	@ 0x28
 8004c22:	af02      	add	r7, sp, #8
 8004c24:	6078      	str	r0, [r7, #4]
 8004c26:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	4613      	mov	r3, r2
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	4413      	add	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	3310      	adds	r3, #16
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	4413      	add	r3, r2
 8004c42:	3304      	adds	r3, #4
 8004c44:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	695a      	ldr	r2, [r3, #20]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d901      	bls.n	8004c56 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e06b      	b.n	8004d2e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	69fa      	ldr	r2, [r7, #28]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d902      	bls.n	8004c72 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	3303      	adds	r3, #3
 8004c76:	089b      	lsrs	r3, r3, #2
 8004c78:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c7a:	e02a      	b.n	8004cd2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	69fa      	ldr	r2, [r7, #28]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d902      	bls.n	8004c98 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	3303      	adds	r3, #3
 8004c9c:	089b      	lsrs	r3, r3, #2
 8004c9e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	68d9      	ldr	r1, [r3, #12]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	6978      	ldr	r0, [r7, #20]
 8004cb6:	f004 ff77 	bl	8009ba8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	68da      	ldr	r2, [r3, #12]
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	441a      	add	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	441a      	add	r2, r3
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	015a      	lsls	r2, r3, #5
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d809      	bhi.n	8004cfc <PCD_WriteEmptyTxFifo+0xde>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	695a      	ldr	r2, [r3, #20]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d203      	bcs.n	8004cfc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1bf      	bne.n	8004c7c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d811      	bhi.n	8004d2c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	2201      	movs	r2, #1
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	43db      	mvns	r3, r3
 8004d22:	6939      	ldr	r1, [r7, #16]
 8004d24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d28:	4013      	ands	r3, r2
 8004d2a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	333c      	adds	r3, #60	@ 0x3c
 8004d50:	3304      	adds	r3, #4
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	799b      	ldrb	r3, [r3, #6]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d17b      	bne.n	8004e66 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	f003 0308 	and.w	r3, r3, #8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d015      	beq.n	8004da4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4a61      	ldr	r2, [pc, #388]	@ (8004f00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	f240 80b9 	bls.w	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80b3 	beq.w	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004da0:	6093      	str	r3, [r2, #8]
 8004da2:	e0a7      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d009      	beq.n	8004dc2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dba:	461a      	mov	r2, r3
 8004dbc:	2320      	movs	r3, #32
 8004dbe:	6093      	str	r3, [r2, #8]
 8004dc0:	e098      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f040 8093 	bne.w	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8004f00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d90f      	bls.n	8004df6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00a      	beq.n	8004df6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dec:	461a      	mov	r2, r3
 8004dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004df2:	6093      	str	r3, [r2, #8]
 8004df4:	e07e      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	4413      	add	r3, r2
 8004e08:	3304      	adds	r3, #4
 8004e0a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6a1a      	ldr	r2, [r3, #32]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	0159      	lsls	r1, r3, #5
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	440b      	add	r3, r1
 8004e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e22:	1ad2      	subs	r2, r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d114      	bne.n	8004e58 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d109      	bne.n	8004e4a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6818      	ldr	r0, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e40:	461a      	mov	r2, r3
 8004e42:	2101      	movs	r1, #1
 8004e44:	f005 f946 	bl	800a0d4 <USB_EP0_OutStart>
 8004e48:	e006      	b.n	8004e58 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	441a      	add	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f00a f9fe 	bl	800f260 <HAL_PCD_DataOutStageCallback>
 8004e64:	e046      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	4a26      	ldr	r2, [pc, #152]	@ (8004f04 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d124      	bne.n	8004eb8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	461a      	mov	r2, r3
 8004e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e8a:	6093      	str	r3, [r2, #8]
 8004e8c:	e032      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f003 0320 	and.w	r3, r3, #32
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d008      	beq.n	8004eaa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	015a      	lsls	r2, r3, #5
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	2320      	movs	r3, #32
 8004ea8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	4619      	mov	r1, r3
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f00a f9d5 	bl	800f260 <HAL_PCD_DataOutStageCallback>
 8004eb6:	e01d      	b.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d114      	bne.n	8004ee8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d108      	bne.n	8004ee8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6818      	ldr	r0, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	f005 f8f6 	bl	800a0d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	4619      	mov	r1, r3
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f00a f9b6 	bl	800f260 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3720      	adds	r7, #32
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	4f54300a 	.word	0x4f54300a
 8004f04:	4f54310a 	.word	0x4f54310a

08004f08 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	333c      	adds	r3, #60	@ 0x3c
 8004f20:	3304      	adds	r3, #4
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	015a      	lsls	r2, r3, #5
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	4a15      	ldr	r2, [pc, #84]	@ (8004f90 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d90e      	bls.n	8004f5c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d009      	beq.n	8004f5c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	015a      	lsls	r2, r3, #5
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	4413      	add	r3, r2
 8004f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f54:	461a      	mov	r2, r3
 8004f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f5a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f00a f96d 	bl	800f23c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d90c      	bls.n	8004f84 <PCD_EP_OutSetupPacket_int+0x7c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	799b      	ldrb	r3, [r3, #6]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d108      	bne.n	8004f84 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	2101      	movs	r1, #1
 8004f80:	f005 f8a8 	bl	800a0d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3718      	adds	r7, #24
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	4f54300a 	.word	0x4f54300a

08004f94 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	70fb      	strb	r3, [r7, #3]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004faa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004fac:	78fb      	ldrb	r3, [r7, #3]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d107      	bne.n	8004fc2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004fb2:	883b      	ldrh	r3, [r7, #0]
 8004fb4:	0419      	lsls	r1, r3, #16
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fc0:	e028      	b.n	8005014 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc8:	0c1b      	lsrs	r3, r3, #16
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	4413      	add	r3, r2
 8004fce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	73fb      	strb	r3, [r7, #15]
 8004fd4:	e00d      	b.n	8004ff2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	3340      	adds	r3, #64	@ 0x40
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	4413      	add	r3, r2
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	0c1b      	lsrs	r3, r3, #16
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	4413      	add	r3, r2
 8004fea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	73fb      	strb	r3, [r7, #15]
 8004ff2:	7bfa      	ldrb	r2, [r7, #15]
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d3ec      	bcc.n	8004fd6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004ffc:	883b      	ldrh	r3, [r7, #0]
 8004ffe:	0418      	lsls	r0, r3, #16
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	3b01      	subs	r3, #1
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	4302      	orrs	r2, r0
 800500c:	3340      	adds	r3, #64	@ 0x40
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
 800502a:	460b      	mov	r3, r1
 800502c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	887a      	ldrh	r2, [r7, #2]
 8005034:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	460b      	mov	r3, r1
 800504e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e318      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2b0f      	cmp	r3, #15
 8005074:	d903      	bls.n	800507e <HAL_RCC_OscConfig+0x22>
 8005076:	21e6      	movs	r1, #230	@ 0xe6
 8005078:	4897      	ldr	r0, [pc, #604]	@ (80052d8 <HAL_RCC_OscConfig+0x27c>)
 800507a:	f7fc f89a 	bl	80011b2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	f000 8088 	beq.w	800519c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00d      	beq.n	80050b0 <HAL_RCC_OscConfig+0x54>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800509c:	d008      	beq.n	80050b0 <HAL_RCC_OscConfig+0x54>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050a6:	d003      	beq.n	80050b0 <HAL_RCC_OscConfig+0x54>
 80050a8:	21eb      	movs	r1, #235	@ 0xeb
 80050aa:	488b      	ldr	r0, [pc, #556]	@ (80052d8 <HAL_RCC_OscConfig+0x27c>)
 80050ac:	f7fc f881 	bl	80011b2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050b0:	4b8a      	ldr	r3, [pc, #552]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 030c 	and.w	r3, r3, #12
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d00c      	beq.n	80050d6 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050bc:	4b87      	ldr	r3, [pc, #540]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d112      	bne.n	80050ee <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050c8:	4b84      	ldr	r3, [pc, #528]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050d4:	d10b      	bne.n	80050ee <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d6:	4b81      	ldr	r3, [pc, #516]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d05b      	beq.n	800519a <HAL_RCC_OscConfig+0x13e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d157      	bne.n	800519a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e2d8      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f6:	d106      	bne.n	8005106 <HAL_RCC_OscConfig+0xaa>
 80050f8:	4b78      	ldr	r3, [pc, #480]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a77      	ldr	r2, [pc, #476]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80050fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005102:	6013      	str	r3, [r2, #0]
 8005104:	e01d      	b.n	8005142 <HAL_RCC_OscConfig+0xe6>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800510e:	d10c      	bne.n	800512a <HAL_RCC_OscConfig+0xce>
 8005110:	4b72      	ldr	r3, [pc, #456]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a71      	ldr	r2, [pc, #452]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005116:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800511a:	6013      	str	r3, [r2, #0]
 800511c:	4b6f      	ldr	r3, [pc, #444]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a6e      	ldr	r2, [pc, #440]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	e00b      	b.n	8005142 <HAL_RCC_OscConfig+0xe6>
 800512a:	4b6c      	ldr	r3, [pc, #432]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a6b      	ldr	r2, [pc, #428]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	4b69      	ldr	r3, [pc, #420]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a68      	ldr	r2, [pc, #416]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800513c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005140:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d013      	beq.n	8005172 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514a:	f7fd fb7d 	bl	8002848 <HAL_GetTick>
 800514e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005150:	e008      	b.n	8005164 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005152:	f7fd fb79 	bl	8002848 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b64      	cmp	r3, #100	@ 0x64
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e29d      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005164:	4b5d      	ldr	r3, [pc, #372]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d0f0      	beq.n	8005152 <HAL_RCC_OscConfig+0xf6>
 8005170:	e014      	b.n	800519c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005172:	f7fd fb69 	bl	8002848 <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800517a:	f7fd fb65 	bl	8002848 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b64      	cmp	r3, #100	@ 0x64
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e289      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800518c:	4b53      	ldr	r3, [pc, #332]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1f0      	bne.n	800517a <HAL_RCC_OscConfig+0x11e>
 8005198:	e000      	b.n	800519c <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800519a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d079      	beq.n	800529c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_RCC_OscConfig+0x166>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d004      	beq.n	80051c2 <HAL_RCC_OscConfig+0x166>
 80051b8:	f240 111d 	movw	r1, #285	@ 0x11d
 80051bc:	4846      	ldr	r0, [pc, #280]	@ (80052d8 <HAL_RCC_OscConfig+0x27c>)
 80051be:	f7fb fff8 	bl	80011b2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	2b1f      	cmp	r3, #31
 80051c8:	d904      	bls.n	80051d4 <HAL_RCC_OscConfig+0x178>
 80051ca:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 80051ce:	4842      	ldr	r0, [pc, #264]	@ (80052d8 <HAL_RCC_OscConfig+0x27c>)
 80051d0:	f7fb ffef 	bl	80011b2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051d4:	4b41      	ldr	r3, [pc, #260]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 030c 	and.w	r3, r3, #12
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00b      	beq.n	80051f8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051e0:	4b3e      	ldr	r3, [pc, #248]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d11c      	bne.n	8005226 <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ec:	4b3b      	ldr	r3, [pc, #236]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d116      	bne.n	8005226 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f8:	4b38      	ldr	r3, [pc, #224]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_OscConfig+0x1b4>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d001      	beq.n	8005210 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e247      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005210:	4b32      	ldr	r3, [pc, #200]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	691b      	ldr	r3, [r3, #16]
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	492f      	ldr	r1, [pc, #188]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005220:	4313      	orrs	r3, r2
 8005222:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005224:	e03a      	b.n	800529c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d020      	beq.n	8005270 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800522e:	4b2c      	ldr	r3, [pc, #176]	@ (80052e0 <HAL_RCC_OscConfig+0x284>)
 8005230:	2201      	movs	r2, #1
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fd fb08 	bl	8002848 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800523c:	f7fd fb04 	bl	8002848 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e228      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800524e:	4b23      	ldr	r3, [pc, #140]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d0f0      	beq.n	800523c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800525a:	4b20      	ldr	r3, [pc, #128]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	491c      	ldr	r1, [pc, #112]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 800526a:	4313      	orrs	r3, r2
 800526c:	600b      	str	r3, [r1, #0]
 800526e:	e015      	b.n	800529c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005270:	4b1b      	ldr	r3, [pc, #108]	@ (80052e0 <HAL_RCC_OscConfig+0x284>)
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005276:	f7fd fae7 	bl	8002848 <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800527c:	e008      	b.n	8005290 <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800527e:	f7fd fae3 	bl	8002848 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e207      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005290:	4b12      	ldr	r3, [pc, #72]	@ (80052dc <HAL_RCC_OscConfig+0x280>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1f0      	bne.n	800527e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0308 	and.w	r3, r3, #8
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d045      	beq.n	8005334 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d008      	beq.n	80052c2 <HAL_RCC_OscConfig+0x266>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d004      	beq.n	80052c2 <HAL_RCC_OscConfig+0x266>
 80052b8:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80052bc:	4806      	ldr	r0, [pc, #24]	@ (80052d8 <HAL_RCC_OscConfig+0x27c>)
 80052be:	f7fb ff78 	bl	80011b2 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d01e      	beq.n	8005308 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ca:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <HAL_RCC_OscConfig+0x288>)
 80052cc:	2201      	movs	r2, #1
 80052ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d0:	f7fd faba 	bl	8002848 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052d6:	e010      	b.n	80052fa <HAL_RCC_OscConfig+0x29e>
 80052d8:	08010d5c 	.word	0x08010d5c
 80052dc:	40023800 	.word	0x40023800
 80052e0:	42470000 	.word	0x42470000
 80052e4:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052e8:	f7fd faae 	bl	8002848 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e1d2      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052fa:	4b5e      	ldr	r3, [pc, #376]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80052fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0f0      	beq.n	80052e8 <HAL_RCC_OscConfig+0x28c>
 8005306:	e015      	b.n	8005334 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005308:	4b5b      	ldr	r3, [pc, #364]	@ (8005478 <HAL_RCC_OscConfig+0x41c>)
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800530e:	f7fd fa9b 	bl	8002848 <HAL_GetTick>
 8005312:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005314:	e008      	b.n	8005328 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005316:	f7fd fa97 	bl	8002848 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e1bb      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005328:	4b52      	ldr	r3, [pc, #328]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800532a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1f0      	bne.n	8005316 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 80b0 	beq.w	80054a2 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005342:	2300      	movs	r3, #0
 8005344:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00c      	beq.n	8005368 <HAL_RCC_OscConfig+0x30c>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d008      	beq.n	8005368 <HAL_RCC_OscConfig+0x30c>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b05      	cmp	r3, #5
 800535c:	d004      	beq.n	8005368 <HAL_RCC_OscConfig+0x30c>
 800535e:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8005362:	4846      	ldr	r0, [pc, #280]	@ (800547c <HAL_RCC_OscConfig+0x420>)
 8005364:	f7fb ff25 	bl	80011b2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005368:	4b42      	ldr	r3, [pc, #264]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10f      	bne.n	8005394 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005374:	2300      	movs	r3, #0
 8005376:	60bb      	str	r3, [r7, #8]
 8005378:	4b3e      	ldr	r3, [pc, #248]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800537a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537c:	4a3d      	ldr	r2, [pc, #244]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800537e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005382:	6413      	str	r3, [r2, #64]	@ 0x40
 8005384:	4b3b      	ldr	r3, [pc, #236]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 8005386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005390:	2301      	movs	r3, #1
 8005392:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005394:	4b3a      	ldr	r3, [pc, #232]	@ (8005480 <HAL_RCC_OscConfig+0x424>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800539c:	2b00      	cmp	r3, #0
 800539e:	d118      	bne.n	80053d2 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053a0:	4b37      	ldr	r3, [pc, #220]	@ (8005480 <HAL_RCC_OscConfig+0x424>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a36      	ldr	r2, [pc, #216]	@ (8005480 <HAL_RCC_OscConfig+0x424>)
 80053a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ac:	f7fd fa4c 	bl	8002848 <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b4:	f7fd fa48 	bl	8002848 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e16c      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005480 <HAL_RCC_OscConfig+0x424>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f0      	beq.n	80053b4 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d106      	bne.n	80053e8 <HAL_RCC_OscConfig+0x38c>
 80053da:	4b26      	ldr	r3, [pc, #152]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80053dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053de:	4a25      	ldr	r2, [pc, #148]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80053e0:	f043 0301 	orr.w	r3, r3, #1
 80053e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80053e6:	e01c      	b.n	8005422 <HAL_RCC_OscConfig+0x3c6>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b05      	cmp	r3, #5
 80053ee:	d10c      	bne.n	800540a <HAL_RCC_OscConfig+0x3ae>
 80053f0:	4b20      	ldr	r3, [pc, #128]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80053f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80053f6:	f043 0304 	orr.w	r3, r3, #4
 80053fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80053fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005400:	4a1c      	ldr	r2, [pc, #112]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 8005402:	f043 0301 	orr.w	r3, r3, #1
 8005406:	6713      	str	r3, [r2, #112]	@ 0x70
 8005408:	e00b      	b.n	8005422 <HAL_RCC_OscConfig+0x3c6>
 800540a:	4b1a      	ldr	r3, [pc, #104]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800540c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540e:	4a19      	ldr	r2, [pc, #100]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 8005410:	f023 0301 	bic.w	r3, r3, #1
 8005414:	6713      	str	r3, [r2, #112]	@ 0x70
 8005416:	4b17      	ldr	r3, [pc, #92]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 8005418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541a:	4a16      	ldr	r2, [pc, #88]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800541c:	f023 0304 	bic.w	r3, r3, #4
 8005420:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d015      	beq.n	8005456 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800542a:	f7fd fa0d 	bl	8002848 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005430:	e00a      	b.n	8005448 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005432:	f7fd fa09 	bl	8002848 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005440:	4293      	cmp	r3, r2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e12b      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005448:	4b0a      	ldr	r3, [pc, #40]	@ (8005474 <HAL_RCC_OscConfig+0x418>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800544c:	f003 0302 	and.w	r3, r3, #2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0ee      	beq.n	8005432 <HAL_RCC_OscConfig+0x3d6>
 8005454:	e01c      	b.n	8005490 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005456:	f7fd f9f7 	bl	8002848 <HAL_GetTick>
 800545a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800545c:	e012      	b.n	8005484 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800545e:	f7fd f9f3 	bl	8002848 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800546c:	4293      	cmp	r3, r2
 800546e:	d909      	bls.n	8005484 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e115      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
 8005474:	40023800 	.word	0x40023800
 8005478:	42470e80 	.word	0x42470e80
 800547c:	08010d5c 	.word	0x08010d5c
 8005480:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005484:	4b88      	ldr	r3, [pc, #544]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 8005486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d1e6      	bne.n	800545e <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005490:	7dfb      	ldrb	r3, [r7, #23]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d105      	bne.n	80054a2 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005496:	4b84      	ldr	r3, [pc, #528]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 8005498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549a:	4a83      	ldr	r2, [pc, #524]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 800549c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054a0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00c      	beq.n	80054c4 <HAL_RCC_OscConfig+0x468>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d008      	beq.n	80054c4 <HAL_RCC_OscConfig+0x468>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d004      	beq.n	80054c4 <HAL_RCC_OscConfig+0x468>
 80054ba:	f240 11cd 	movw	r1, #461	@ 0x1cd
 80054be:	487b      	ldr	r0, [pc, #492]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 80054c0:	f7fb fe77 	bl	80011b2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 80e8 	beq.w	800569e <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054ce:	4b76      	ldr	r3, [pc, #472]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	f000 80a9 	beq.w	800562e <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	f040 808d 	bne.w	8005600 <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d009      	beq.n	8005502 <HAL_RCC_OscConfig+0x4a6>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054f6:	d004      	beq.n	8005502 <HAL_RCC_OscConfig+0x4a6>
 80054f8:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 80054fc:	486b      	ldr	r0, [pc, #428]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 80054fe:	f7fb fe58 	bl	80011b2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d903      	bls.n	8005512 <HAL_RCC_OscConfig+0x4b6>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005510:	d904      	bls.n	800551c <HAL_RCC_OscConfig+0x4c0>
 8005512:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8005516:	4865      	ldr	r0, [pc, #404]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 8005518:	f7fb fe4b 	bl	80011b2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	2b31      	cmp	r3, #49	@ 0x31
 8005522:	d904      	bls.n	800552e <HAL_RCC_OscConfig+0x4d2>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 800552c:	d904      	bls.n	8005538 <HAL_RCC_OscConfig+0x4dc>
 800552e:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8005532:	485e      	ldr	r0, [pc, #376]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 8005534:	f7fb fe3d 	bl	80011b2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553c:	2b02      	cmp	r3, #2
 800553e:	d010      	beq.n	8005562 <HAL_RCC_OscConfig+0x506>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005544:	2b04      	cmp	r3, #4
 8005546:	d00c      	beq.n	8005562 <HAL_RCC_OscConfig+0x506>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	2b06      	cmp	r3, #6
 800554e:	d008      	beq.n	8005562 <HAL_RCC_OscConfig+0x506>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005554:	2b08      	cmp	r3, #8
 8005556:	d004      	beq.n	8005562 <HAL_RCC_OscConfig+0x506>
 8005558:	f240 11d9 	movw	r1, #473	@ 0x1d9
 800555c:	4853      	ldr	r0, [pc, #332]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 800555e:	f7fb fe28 	bl	80011b2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	2b01      	cmp	r3, #1
 8005568:	d903      	bls.n	8005572 <HAL_RCC_OscConfig+0x516>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556e:	2b0f      	cmp	r3, #15
 8005570:	d904      	bls.n	800557c <HAL_RCC_OscConfig+0x520>
 8005572:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8005576:	484d      	ldr	r0, [pc, #308]	@ (80056ac <HAL_RCC_OscConfig+0x650>)
 8005578:	f7fb fe1b 	bl	80011b2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800557c:	4b4c      	ldr	r3, [pc, #304]	@ (80056b0 <HAL_RCC_OscConfig+0x654>)
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005582:	f7fd f961 	bl	8002848 <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800558a:	f7fd f95d 	bl	8002848 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e081      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800559c:	4b42      	ldr	r3, [pc, #264]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1f0      	bne.n	800558a <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	69da      	ldr	r2, [r3, #28]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	019b      	lsls	r3, r3, #6
 80055b8:	431a      	orrs	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	085b      	lsrs	r3, r3, #1
 80055c0:	3b01      	subs	r3, #1
 80055c2:	041b      	lsls	r3, r3, #16
 80055c4:	431a      	orrs	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ca:	061b      	lsls	r3, r3, #24
 80055cc:	4936      	ldr	r1, [pc, #216]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055d2:	4b37      	ldr	r3, [pc, #220]	@ (80056b0 <HAL_RCC_OscConfig+0x654>)
 80055d4:	2201      	movs	r2, #1
 80055d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d8:	f7fd f936 	bl	8002848 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e0:	f7fd f932 	bl	8002848 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e056      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055f2:	4b2d      	ldr	r3, [pc, #180]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0f0      	beq.n	80055e0 <HAL_RCC_OscConfig+0x584>
 80055fe:	e04e      	b.n	800569e <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005600:	4b2b      	ldr	r3, [pc, #172]	@ (80056b0 <HAL_RCC_OscConfig+0x654>)
 8005602:	2200      	movs	r2, #0
 8005604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005606:	f7fd f91f 	bl	8002848 <HAL_GetTick>
 800560a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560c:	e008      	b.n	8005620 <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800560e:	f7fd f91b 	bl	8002848 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e03f      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005620:	4b21      	ldr	r3, [pc, #132]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1f0      	bne.n	800560e <HAL_RCC_OscConfig+0x5b2>
 800562c:	e037      	b.n	800569e <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d101      	bne.n	800563a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e032      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800563a:	4b1b      	ldr	r3, [pc, #108]	@ (80056a8 <HAL_RCC_OscConfig+0x64c>)
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d028      	beq.n	800569a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005652:	429a      	cmp	r2, r3
 8005654:	d121      	bne.n	800569a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005660:	429a      	cmp	r2, r3
 8005662:	d11a      	bne.n	800569a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800566a:	4013      	ands	r3, r2
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005670:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005672:	4293      	cmp	r3, r2
 8005674:	d111      	bne.n	800569a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005680:	085b      	lsrs	r3, r3, #1
 8005682:	3b01      	subs	r3, #1
 8005684:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005686:	429a      	cmp	r2, r3
 8005688:	d107      	bne.n	800569a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005694:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005696:	429a      	cmp	r2, r3
 8005698:	d001      	beq.n	800569e <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e000      	b.n	80056a0 <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	40023800 	.word	0x40023800
 80056ac:	08010d5c 	.word	0x08010d5c
 80056b0:	42470060 	.word	0x42470060

080056b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e174      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_RCC_ClockConfig+0x24>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2b0f      	cmp	r3, #15
 80056d6:	d904      	bls.n	80056e2 <HAL_RCC_ClockConfig+0x2e>
 80056d8:	f240 215a 	movw	r1, #602	@ 0x25a
 80056dc:	487b      	ldr	r0, [pc, #492]	@ (80058cc <HAL_RCC_ClockConfig+0x218>)
 80056de:	f7fb fd68 	bl	80011b2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d019      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d016      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d013      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d010      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d00d      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b05      	cmp	r3, #5
 8005704:	d00a      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b06      	cmp	r3, #6
 800570a:	d007      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b07      	cmp	r3, #7
 8005710:	d004      	beq.n	800571c <HAL_RCC_ClockConfig+0x68>
 8005712:	f240 215b 	movw	r1, #603	@ 0x25b
 8005716:	486d      	ldr	r0, [pc, #436]	@ (80058cc <HAL_RCC_ClockConfig+0x218>)
 8005718:	f7fb fd4b 	bl	80011b2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800571c:	4b6c      	ldr	r3, [pc, #432]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0307 	and.w	r3, r3, #7
 8005724:	683a      	ldr	r2, [r7, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d90c      	bls.n	8005744 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800572a:	4b69      	ldr	r3, [pc, #420]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005732:	4b67      	ldr	r3, [pc, #412]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	429a      	cmp	r2, r3
 800573e:	d001      	beq.n	8005744 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e136      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d049      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0304 	and.w	r3, r3, #4
 8005758:	2b00      	cmp	r3, #0
 800575a:	d005      	beq.n	8005768 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800575c:	4b5d      	ldr	r3, [pc, #372]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	4a5c      	ldr	r2, [pc, #368]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005762:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005766:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d005      	beq.n	8005780 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005774:	4b57      	ldr	r3, [pc, #348]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	4a56      	ldr	r2, [pc, #344]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 800577a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800577e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d024      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	2b80      	cmp	r3, #128	@ 0x80
 800578e:	d020      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	2b90      	cmp	r3, #144	@ 0x90
 8005796:	d01c      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2ba0      	cmp	r3, #160	@ 0xa0
 800579e:	d018      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	2bb0      	cmp	r3, #176	@ 0xb0
 80057a6:	d014      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80057ae:	d010      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	2bd0      	cmp	r3, #208	@ 0xd0
 80057b6:	d00c      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2be0      	cmp	r3, #224	@ 0xe0
 80057be:	d008      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	2bf0      	cmp	r3, #240	@ 0xf0
 80057c6:	d004      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x11e>
 80057c8:	f240 217e 	movw	r1, #638	@ 0x27e
 80057cc:	483f      	ldr	r0, [pc, #252]	@ (80058cc <HAL_RCC_ClockConfig+0x218>)
 80057ce:	f7fb fcf0 	bl	80011b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057d2:	4b40      	ldr	r3, [pc, #256]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	493d      	ldr	r1, [pc, #244]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d059      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d010      	beq.n	800581a <HAL_RCC_ClockConfig+0x166>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d00c      	beq.n	800581a <HAL_RCC_ClockConfig+0x166>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	2b02      	cmp	r3, #2
 8005806:	d008      	beq.n	800581a <HAL_RCC_ClockConfig+0x166>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b03      	cmp	r3, #3
 800580e:	d004      	beq.n	800581a <HAL_RCC_ClockConfig+0x166>
 8005810:	f240 2185 	movw	r1, #645	@ 0x285
 8005814:	482d      	ldr	r0, [pc, #180]	@ (80058cc <HAL_RCC_ClockConfig+0x218>)
 8005816:	f7fb fccc 	bl	80011b2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d107      	bne.n	8005832 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005822:	4b2c      	ldr	r3, [pc, #176]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d119      	bne.n	8005862 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e0bf      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d003      	beq.n	8005842 <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583e:	2b03      	cmp	r3, #3
 8005840:	d107      	bne.n	8005852 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005842:	4b24      	ldr	r3, [pc, #144]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e0af      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005852:	4b20      	ldr	r3, [pc, #128]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e0a7      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005862:	4b1c      	ldr	r3, [pc, #112]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f023 0203 	bic.w	r2, r3, #3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4919      	ldr	r1, [pc, #100]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005870:	4313      	orrs	r3, r2
 8005872:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005874:	f7fc ffe8 	bl	8002848 <HAL_GetTick>
 8005878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587a:	e00a      	b.n	8005892 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800587c:	f7fc ffe4 	bl	8002848 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e08f      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005892:	4b10      	ldr	r3, [pc, #64]	@ (80058d4 <HAL_RCC_ClockConfig+0x220>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 020c 	and.w	r2, r3, #12
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d1eb      	bne.n	800587c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058a4:	4b0a      	ldr	r3, [pc, #40]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0307 	and.w	r3, r3, #7
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d212      	bcs.n	80058d8 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058b2:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ba:	4b05      	ldr	r3, [pc, #20]	@ (80058d0 <HAL_RCC_ClockConfig+0x21c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0307 	and.w	r3, r3, #7
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d007      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e072      	b.n	80059b2 <HAL_RCC_ClockConfig+0x2fe>
 80058cc:	08010d5c 	.word	0x08010d5c
 80058d0:	40023c00 	.word	0x40023c00
 80058d4:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0304 	and.w	r3, r3, #4
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d025      	beq.n	8005930 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d018      	beq.n	800591e <HAL_RCC_ClockConfig+0x26a>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f4:	d013      	beq.n	800591e <HAL_RCC_ClockConfig+0x26a>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80058fe:	d00e      	beq.n	800591e <HAL_RCC_ClockConfig+0x26a>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005908:	d009      	beq.n	800591e <HAL_RCC_ClockConfig+0x26a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8005912:	d004      	beq.n	800591e <HAL_RCC_ClockConfig+0x26a>
 8005914:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8005918:	4828      	ldr	r0, [pc, #160]	@ (80059bc <HAL_RCC_ClockConfig+0x308>)
 800591a:	f7fb fc4a 	bl	80011b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800591e:	4b28      	ldr	r3, [pc, #160]	@ (80059c0 <HAL_RCC_ClockConfig+0x30c>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	4925      	ldr	r1, [pc, #148]	@ (80059c0 <HAL_RCC_ClockConfig+0x30c>)
 800592c:	4313      	orrs	r3, r2
 800592e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0308 	and.w	r3, r3, #8
 8005938:	2b00      	cmp	r3, #0
 800593a:	d026      	beq.n	800598a <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d018      	beq.n	8005976 <HAL_RCC_ClockConfig+0x2c2>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800594c:	d013      	beq.n	8005976 <HAL_RCC_ClockConfig+0x2c2>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005956:	d00e      	beq.n	8005976 <HAL_RCC_ClockConfig+0x2c2>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005960:	d009      	beq.n	8005976 <HAL_RCC_ClockConfig+0x2c2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800596a:	d004      	beq.n	8005976 <HAL_RCC_ClockConfig+0x2c2>
 800596c:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8005970:	4812      	ldr	r0, [pc, #72]	@ (80059bc <HAL_RCC_ClockConfig+0x308>)
 8005972:	f7fb fc1e 	bl	80011b2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005976:	4b12      	ldr	r3, [pc, #72]	@ (80059c0 <HAL_RCC_ClockConfig+0x30c>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	00db      	lsls	r3, r3, #3
 8005984:	490e      	ldr	r1, [pc, #56]	@ (80059c0 <HAL_RCC_ClockConfig+0x30c>)
 8005986:	4313      	orrs	r3, r2
 8005988:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800598a:	f000 f821 	bl	80059d0 <HAL_RCC_GetSysClockFreq>
 800598e:	4602      	mov	r2, r0
 8005990:	4b0b      	ldr	r3, [pc, #44]	@ (80059c0 <HAL_RCC_ClockConfig+0x30c>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	091b      	lsrs	r3, r3, #4
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	490a      	ldr	r1, [pc, #40]	@ (80059c4 <HAL_RCC_ClockConfig+0x310>)
 800599c:	5ccb      	ldrb	r3, [r1, r3]
 800599e:	fa22 f303 	lsr.w	r3, r2, r3
 80059a2:	4a09      	ldr	r2, [pc, #36]	@ (80059c8 <HAL_RCC_ClockConfig+0x314>)
 80059a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059a6:	4b09      	ldr	r3, [pc, #36]	@ (80059cc <HAL_RCC_ClockConfig+0x318>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fb fce6 	bl	800137c <HAL_InitTick>

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	08010d5c 	.word	0x08010d5c
 80059c0:	40023800 	.word	0x40023800
 80059c4:	08010f28 	.word	0x08010f28
 80059c8:	20000004 	.word	0x20000004
 80059cc:	20000020 	.word	0x20000020

080059d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059d4:	b094      	sub	sp, #80	@ 0x50
 80059d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80059dc:	2300      	movs	r3, #0
 80059de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059e8:	4b79      	ldr	r3, [pc, #484]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 030c 	and.w	r3, r3, #12
 80059f0:	2b08      	cmp	r3, #8
 80059f2:	d00d      	beq.n	8005a10 <HAL_RCC_GetSysClockFreq+0x40>
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	f200 80e1 	bhi.w	8005bbc <HAL_RCC_GetSysClockFreq+0x1ec>
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <HAL_RCC_GetSysClockFreq+0x34>
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d003      	beq.n	8005a0a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a02:	e0db      	b.n	8005bbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a04:	4b73      	ldr	r3, [pc, #460]	@ (8005bd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a08:	e0db      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a0a:	4b73      	ldr	r3, [pc, #460]	@ (8005bd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a0e:	e0d8      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a10:	4b6f      	ldr	r3, [pc, #444]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d063      	beq.n	8005aee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a26:	4b6a      	ldr	r3, [pc, #424]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	099b      	lsrs	r3, r3, #6
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005a42:	4622      	mov	r2, r4
 8005a44:	462b      	mov	r3, r5
 8005a46:	f04f 0000 	mov.w	r0, #0
 8005a4a:	f04f 0100 	mov.w	r1, #0
 8005a4e:	0159      	lsls	r1, r3, #5
 8005a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a54:	0150      	lsls	r0, r2, #5
 8005a56:	4602      	mov	r2, r0
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	1a51      	subs	r1, r2, r1
 8005a5e:	6139      	str	r1, [r7, #16]
 8005a60:	4629      	mov	r1, r5
 8005a62:	eb63 0301 	sbc.w	r3, r3, r1
 8005a66:	617b      	str	r3, [r7, #20]
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a74:	4659      	mov	r1, fp
 8005a76:	018b      	lsls	r3, r1, #6
 8005a78:	4651      	mov	r1, sl
 8005a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a7e:	4651      	mov	r1, sl
 8005a80:	018a      	lsls	r2, r1, #6
 8005a82:	4651      	mov	r1, sl
 8005a84:	ebb2 0801 	subs.w	r8, r2, r1
 8005a88:	4659      	mov	r1, fp
 8005a8a:	eb63 0901 	sbc.w	r9, r3, r1
 8005a8e:	f04f 0200 	mov.w	r2, #0
 8005a92:	f04f 0300 	mov.w	r3, #0
 8005a96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aa2:	4690      	mov	r8, r2
 8005aa4:	4699      	mov	r9, r3
 8005aa6:	4623      	mov	r3, r4
 8005aa8:	eb18 0303 	adds.w	r3, r8, r3
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	462b      	mov	r3, r5
 8005ab0:	eb49 0303 	adc.w	r3, r9, r3
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	024b      	lsls	r3, r1, #9
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005acc:	4621      	mov	r1, r4
 8005ace:	024a      	lsls	r2, r1, #9
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ada:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005adc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ae0:	f7fa fe02 	bl	80006e8 <__aeabi_uldivmod>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4613      	mov	r3, r2
 8005aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005aec:	e058      	b.n	8005ba0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aee:	4b38      	ldr	r3, [pc, #224]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	099b      	lsrs	r3, r3, #6
 8005af4:	2200      	movs	r2, #0
 8005af6:	4618      	mov	r0, r3
 8005af8:	4611      	mov	r1, r2
 8005afa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005afe:	623b      	str	r3, [r7, #32]
 8005b00:	2300      	movs	r3, #0
 8005b02:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b08:	4642      	mov	r2, r8
 8005b0a:	464b      	mov	r3, r9
 8005b0c:	f04f 0000 	mov.w	r0, #0
 8005b10:	f04f 0100 	mov.w	r1, #0
 8005b14:	0159      	lsls	r1, r3, #5
 8005b16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b1a:	0150      	lsls	r0, r2, #5
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	4641      	mov	r1, r8
 8005b22:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b26:	4649      	mov	r1, r9
 8005b28:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	f04f 0300 	mov.w	r3, #0
 8005b34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b40:	ebb2 040a 	subs.w	r4, r2, sl
 8005b44:	eb63 050b 	sbc.w	r5, r3, fp
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	00eb      	lsls	r3, r5, #3
 8005b52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b56:	00e2      	lsls	r2, r4, #3
 8005b58:	4614      	mov	r4, r2
 8005b5a:	461d      	mov	r5, r3
 8005b5c:	4643      	mov	r3, r8
 8005b5e:	18e3      	adds	r3, r4, r3
 8005b60:	603b      	str	r3, [r7, #0]
 8005b62:	464b      	mov	r3, r9
 8005b64:	eb45 0303 	adc.w	r3, r5, r3
 8005b68:	607b      	str	r3, [r7, #4]
 8005b6a:	f04f 0200 	mov.w	r2, #0
 8005b6e:	f04f 0300 	mov.w	r3, #0
 8005b72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b76:	4629      	mov	r1, r5
 8005b78:	028b      	lsls	r3, r1, #10
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b80:	4621      	mov	r1, r4
 8005b82:	028a      	lsls	r2, r1, #10
 8005b84:	4610      	mov	r0, r2
 8005b86:	4619      	mov	r1, r3
 8005b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	61bb      	str	r3, [r7, #24]
 8005b8e:	61fa      	str	r2, [r7, #28]
 8005b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b94:	f7fa fda8 	bl	80006e8 <__aeabi_uldivmod>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	0c1b      	lsrs	r3, r3, #16
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	3301      	adds	r3, #1
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005bb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bba:	e002      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bbc:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3750      	adds	r7, #80	@ 0x50
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bce:	bf00      	nop
 8005bd0:	40023800 	.word	0x40023800
 8005bd4:	00f42400 	.word	0x00f42400
 8005bd8:	007a1200 	.word	0x007a1200

08005bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005be0:	4b03      	ldr	r3, [pc, #12]	@ (8005bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005be2:	681b      	ldr	r3, [r3, #0]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	20000004 	.word	0x20000004

08005bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bf8:	f7ff fff0 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	4b05      	ldr	r3, [pc, #20]	@ (8005c14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	0a9b      	lsrs	r3, r3, #10
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	4903      	ldr	r1, [pc, #12]	@ (8005c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c0a:	5ccb      	ldrb	r3, [r1, r3]
 8005c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	40023800 	.word	0x40023800
 8005c18:	08010f38 	.word	0x08010f38

08005c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c20:	f7ff ffdc 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005c24:	4602      	mov	r2, r0
 8005c26:	4b05      	ldr	r3, [pc, #20]	@ (8005c3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	0b5b      	lsrs	r3, r3, #13
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	4903      	ldr	r1, [pc, #12]	@ (8005c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c32:	5ccb      	ldrb	r3, [r1, r3]
 8005c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	08010f38 	.word	0x08010f38

08005c44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	220f      	movs	r2, #15
 8005c52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c54:	4b12      	ldr	r3, [pc, #72]	@ (8005ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f003 0203 	and.w	r2, r3, #3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005c60:	4b0f      	ldr	r3, [pc, #60]	@ (8005ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005c78:	4b09      	ldr	r3, [pc, #36]	@ (8005ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	08db      	lsrs	r3, r3, #3
 8005c7e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005c86:	4b07      	ldr	r3, [pc, #28]	@ (8005ca4 <HAL_RCC_GetClockConfig+0x60>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0207 	and.w	r2, r3, #7
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	601a      	str	r2, [r3, #0]
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40023800 	.word	0x40023800
 8005ca4:	40023c00 	.word	0x40023c00

08005ca8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e18c      	b.n	8005fd4 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a75      	ldr	r2, [pc, #468]	@ (8005e94 <HAL_SPI_Init+0x1ec>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d018      	beq.n	8005cf6 <HAL_SPI_Init+0x4e>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a73      	ldr	r2, [pc, #460]	@ (8005e98 <HAL_SPI_Init+0x1f0>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d013      	beq.n	8005cf6 <HAL_SPI_Init+0x4e>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a72      	ldr	r2, [pc, #456]	@ (8005e9c <HAL_SPI_Init+0x1f4>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d00e      	beq.n	8005cf6 <HAL_SPI_Init+0x4e>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a70      	ldr	r2, [pc, #448]	@ (8005ea0 <HAL_SPI_Init+0x1f8>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d009      	beq.n	8005cf6 <HAL_SPI_Init+0x4e>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a6f      	ldr	r2, [pc, #444]	@ (8005ea4 <HAL_SPI_Init+0x1fc>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d004      	beq.n	8005cf6 <HAL_SPI_Init+0x4e>
 8005cec:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8005cf0:	486d      	ldr	r0, [pc, #436]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005cf2:	f7fb fa5e 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <HAL_SPI_Init+0x6a>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d06:	d004      	beq.n	8005d12 <HAL_SPI_Init+0x6a>
 8005d08:	f240 1143 	movw	r1, #323	@ 0x143
 8005d0c:	4866      	ldr	r0, [pc, #408]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005d0e:	f7fb fa50 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00e      	beq.n	8005d38 <HAL_SPI_Init+0x90>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d22:	d009      	beq.n	8005d38 <HAL_SPI_Init+0x90>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d2c:	d004      	beq.n	8005d38 <HAL_SPI_Init+0x90>
 8005d2e:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005d32:	485d      	ldr	r0, [pc, #372]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005d34:	f7fb fa3d 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d40:	d008      	beq.n	8005d54 <HAL_SPI_Init+0xac>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d004      	beq.n	8005d54 <HAL_SPI_Init+0xac>
 8005d4a:	f240 1145 	movw	r1, #325	@ 0x145
 8005d4e:	4856      	ldr	r0, [pc, #344]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005d50:	f7fb fa2f 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d5c:	d00d      	beq.n	8005d7a <HAL_SPI_Init+0xd2>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d009      	beq.n	8005d7a <HAL_SPI_Init+0xd2>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d6e:	d004      	beq.n	8005d7a <HAL_SPI_Init+0xd2>
 8005d70:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8005d74:	484c      	ldr	r0, [pc, #304]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005d76:	f7fb fa1c 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d020      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d01c      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	2b10      	cmp	r3, #16
 8005d90:	d018      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	2b18      	cmp	r3, #24
 8005d98:	d014      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	69db      	ldr	r3, [r3, #28]
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	d010      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	2b28      	cmp	r3, #40	@ 0x28
 8005da8:	d00c      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	2b30      	cmp	r3, #48	@ 0x30
 8005db0:	d008      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	2b38      	cmp	r3, #56	@ 0x38
 8005db8:	d004      	beq.n	8005dc4 <HAL_SPI_Init+0x11c>
 8005dba:	f240 1147 	movw	r1, #327	@ 0x147
 8005dbe:	483a      	ldr	r0, [pc, #232]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005dc0:	f7fb f9f7 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d008      	beq.n	8005dde <HAL_SPI_Init+0x136>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	2b80      	cmp	r3, #128	@ 0x80
 8005dd2:	d004      	beq.n	8005dde <HAL_SPI_Init+0x136>
 8005dd4:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8005dd8:	4833      	ldr	r0, [pc, #204]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005dda:	f7fb f9ea 	bl	80011b2 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d008      	beq.n	8005df8 <HAL_SPI_Init+0x150>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dea:	2b10      	cmp	r3, #16
 8005dec:	d004      	beq.n	8005df8 <HAL_SPI_Init+0x150>
 8005dee:	f240 1149 	movw	r1, #329	@ 0x149
 8005df2:	482d      	ldr	r0, [pc, #180]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005df4:	f7fb f9dd 	bl	80011b2 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d155      	bne.n	8005eac <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d008      	beq.n	8005e1a <HAL_SPI_Init+0x172>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d004      	beq.n	8005e1a <HAL_SPI_Init+0x172>
 8005e10:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8005e14:	4824      	ldr	r0, [pc, #144]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005e16:	f7fb f9cc 	bl	80011b2 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d008      	beq.n	8005e34 <HAL_SPI_Init+0x18c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d004      	beq.n	8005e34 <HAL_SPI_Init+0x18c>
 8005e2a:	f240 114d 	movw	r1, #333	@ 0x14d
 8005e2e:	481e      	ldr	r0, [pc, #120]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005e30:	f7fb f9bf 	bl	80011b2 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e3c:	d125      	bne.n	8005e8a <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d05d      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	2b08      	cmp	r3, #8
 8005e4c:	d059      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69db      	ldr	r3, [r3, #28]
 8005e52:	2b10      	cmp	r3, #16
 8005e54:	d055      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	2b18      	cmp	r3, #24
 8005e5c:	d051      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	2b20      	cmp	r3, #32
 8005e64:	d04d      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	2b28      	cmp	r3, #40	@ 0x28
 8005e6c:	d049      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	2b30      	cmp	r3, #48	@ 0x30
 8005e74:	d045      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	2b38      	cmp	r3, #56	@ 0x38
 8005e7c:	d041      	beq.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e7e:	f240 1151 	movw	r1, #337	@ 0x151
 8005e82:	4809      	ldr	r0, [pc, #36]	@ (8005ea8 <HAL_SPI_Init+0x200>)
 8005e84:	f7fb f995 	bl	80011b2 <assert_failed>
 8005e88:	e03b      	b.n	8005f02 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	61da      	str	r2, [r3, #28]
 8005e90:	e037      	b.n	8005f02 <HAL_SPI_Init+0x25a>
 8005e92:	bf00      	nop
 8005e94:	40013000 	.word	0x40013000
 8005e98:	40003800 	.word	0x40003800
 8005e9c:	40003c00 	.word	0x40003c00
 8005ea0:	40013400 	.word	0x40013400
 8005ea4:	40015000 	.word	0x40015000
 8005ea8:	08010d94 	.word	0x08010d94
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d020      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	2b08      	cmp	r3, #8
 8005eba:	d01c      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	2b10      	cmp	r3, #16
 8005ec2:	d018      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	69db      	ldr	r3, [r3, #28]
 8005ec8:	2b18      	cmp	r3, #24
 8005eca:	d014      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	2b20      	cmp	r3, #32
 8005ed2:	d010      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	2b28      	cmp	r3, #40	@ 0x28
 8005eda:	d00c      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	69db      	ldr	r3, [r3, #28]
 8005ee0:	2b30      	cmp	r3, #48	@ 0x30
 8005ee2:	d008      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	2b38      	cmp	r3, #56	@ 0x38
 8005eea:	d004      	beq.n	8005ef6 <HAL_SPI_Init+0x24e>
 8005eec:	f240 115b 	movw	r1, #347	@ 0x15b
 8005ef0:	483a      	ldr	r0, [pc, #232]	@ (8005fdc <HAL_SPI_Init+0x334>)
 8005ef2:	f7fb f95e 	bl	80011b2 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d106      	bne.n	8005f22 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7fb f989 	bl	8001234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f38:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f4a:	431a      	orrs	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f54:	431a      	orrs	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	431a      	orrs	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f72:	431a      	orrs	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f86:	ea42 0103 	orr.w	r1, r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	0c1b      	lsrs	r3, r3, #16
 8005fa0:	f003 0104 	and.w	r1, r3, #4
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa8:	f003 0210 	and.w	r2, r3, #16
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	69da      	ldr	r2, [r3, #28]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	08010d94 	.word	0x08010d94

08005fe0 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b088      	sub	sp, #32
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	603b      	str	r3, [r7, #0]
 8005fec:	4613      	mov	r3, r2
 8005fee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d009      	beq.n	800600c <HAL_SPI_Transmit+0x2c>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006000:	d004      	beq.n	800600c <HAL_SPI_Transmit+0x2c>
 8006002:	f240 3109 	movw	r1, #777	@ 0x309
 8006006:	4886      	ldr	r0, [pc, #536]	@ (8006220 <HAL_SPI_Transmit+0x240>)
 8006008:	f7fb f8d3 	bl	80011b2 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800600c:	f7fc fc1c 	bl	8002848 <HAL_GetTick>
 8006010:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006012:	88fb      	ldrh	r3, [r7, #6]
 8006014:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b01      	cmp	r3, #1
 8006020:	d001      	beq.n	8006026 <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
 8006024:	e12c      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d002      	beq.n	8006032 <HAL_SPI_Transmit+0x52>
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d101      	bne.n	8006036 <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e124      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800603c:	2b01      	cmp	r3, #1
 800603e:	d101      	bne.n	8006044 <HAL_SPI_Transmit+0x64>
 8006040:	2302      	movs	r3, #2
 8006042:	e11d      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2203      	movs	r2, #3
 8006050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	88fa      	ldrh	r2, [r7, #6]
 8006064:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	88fa      	ldrh	r2, [r7, #6]
 800606a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006092:	d10f      	bne.n	80060b4 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060be:	2b40      	cmp	r3, #64	@ 0x40
 80060c0:	d007      	beq.n	80060d2 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060da:	d152      	bne.n	8006182 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <HAL_SPI_Transmit+0x10a>
 80060e4:	8b7b      	ldrh	r3, [r7, #26]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d145      	bne.n	8006176 <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ee:	881a      	ldrh	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fa:	1c9a      	adds	r2, r3, #2
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800610e:	e032      	b.n	8006176 <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	2b02      	cmp	r3, #2
 800611c:	d112      	bne.n	8006144 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006122:	881a      	ldrh	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612e:	1c9a      	adds	r2, r3, #2
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006138:	b29b      	uxth	r3, r3
 800613a:	3b01      	subs	r3, #1
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006142:	e018      	b.n	8006176 <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006144:	f7fc fb80 	bl	8002848 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d803      	bhi.n	800615c <HAL_SPI_Transmit+0x17c>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615a:	d102      	bne.n	8006162 <HAL_SPI_Transmit+0x182>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d109      	bne.n	8006176 <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e084      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1c7      	bne.n	8006110 <HAL_SPI_Transmit+0x130>
 8006180:	e055      	b.n	800622e <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <HAL_SPI_Transmit+0x1b0>
 800618a:	8b7b      	ldrh	r3, [r7, #26]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d149      	bne.n	8006224 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	330c      	adds	r3, #12
 800619a:	7812      	ldrb	r2, [r2, #0]
 800619c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	3b01      	subs	r3, #1
 80061b0:	b29a      	uxth	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80061b6:	e035      	b.n	8006224 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d113      	bne.n	80061ee <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	330c      	adds	r3, #12
 80061d0:	7812      	ldrb	r2, [r2, #0]
 80061d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d8:	1c5a      	adds	r2, r3, #1
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80061ec:	e01a      	b.n	8006224 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061ee:	f7fc fb2b 	bl	8002848 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d803      	bhi.n	8006206 <HAL_SPI_Transmit+0x226>
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006204:	d102      	bne.n	800620c <HAL_SPI_Transmit+0x22c>
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10b      	bne.n	8006224 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2200      	movs	r2, #0
 8006218:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e02f      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
 8006220:	08010d94 	.word	0x08010d94
    while (hspi->TxXferCount > 0U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1c4      	bne.n	80061b8 <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800622e:	69fa      	ldr	r2, [r7, #28]
 8006230:	6839      	ldr	r1, [r7, #0]
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 f8b0 	bl	8006398 <SPI_EndRxTxTransaction>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2220      	movs	r2, #32
 8006242:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800624c:	2300      	movs	r3, #0
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	617b      	str	r3, [r7, #20]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	617b      	str	r3, [r7, #20]
 8006260:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e000      	b.n	8006280 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 800627e:	2300      	movs	r3, #0
  }
}
 8006280:	4618      	mov	r0, r3
 8006282:	3720      	adds	r7, #32
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	4613      	mov	r3, r2
 8006296:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006298:	f7fc fad6 	bl	8002848 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a0:	1a9b      	subs	r3, r3, r2
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	4413      	add	r3, r2
 80062a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062a8:	f7fc face 	bl	8002848 <HAL_GetTick>
 80062ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062ae:	4b39      	ldr	r3, [pc, #228]	@ (8006394 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	015b      	lsls	r3, r3, #5
 80062b4:	0d1b      	lsrs	r3, r3, #20
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	fb02 f303 	mul.w	r3, r2, r3
 80062bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062be:	e055      	b.n	800636c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c6:	d051      	beq.n	800636c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062c8:	f7fc fabe 	bl	8002848 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	69fa      	ldr	r2, [r7, #28]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d902      	bls.n	80062de <SPI_WaitFlagStateUntilTimeout+0x56>
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d13d      	bne.n	800635a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	685a      	ldr	r2, [r3, #4]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80062ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062f6:	d111      	bne.n	800631c <SPI_WaitFlagStateUntilTimeout+0x94>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006300:	d004      	beq.n	800630c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800630a:	d107      	bne.n	800631c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800631a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006320:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006324:	d10f      	bne.n	8006346 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006344:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e018      	b.n	800638c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d102      	bne.n	8006366 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	61fb      	str	r3, [r7, #28]
 8006364:	e002      	b.n	800636c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	3b01      	subs	r3, #1
 800636a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	4013      	ands	r3, r2
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	429a      	cmp	r2, r3
 800637a:	bf0c      	ite	eq
 800637c:	2301      	moveq	r3, #1
 800637e:	2300      	movne	r3, #0
 8006380:	b2db      	uxtb	r3, r3
 8006382:	461a      	mov	r2, r3
 8006384:	79fb      	ldrb	r3, [r7, #7]
 8006386:	429a      	cmp	r2, r3
 8006388:	d19a      	bne.n	80062c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3720      	adds	r7, #32
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	20000004 	.word	0x20000004

08006398 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af02      	add	r7, sp, #8
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2201      	movs	r2, #1
 80063ac:	2102      	movs	r1, #2
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f7ff ff6a 	bl	8006288 <SPI_WaitFlagStateUntilTimeout>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063be:	f043 0220 	orr.w	r2, r3, #32
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e032      	b.n	8006430 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80063ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006438 <SPI_EndRxTxTransaction+0xa0>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <SPI_EndRxTxTransaction+0xa4>)
 80063d0:	fba2 2303 	umull	r2, r3, r2, r3
 80063d4:	0d5b      	lsrs	r3, r3, #21
 80063d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80063da:	fb02 f303 	mul.w	r3, r2, r3
 80063de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063e8:	d112      	bne.n	8006410 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	2200      	movs	r2, #0
 80063f2:	2180      	movs	r1, #128	@ 0x80
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f7ff ff47 	bl	8006288 <SPI_WaitFlagStateUntilTimeout>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d016      	beq.n	800642e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006404:	f043 0220 	orr.w	r2, r3, #32
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e00f      	b.n	8006430 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00a      	beq.n	800642c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	3b01      	subs	r3, #1
 800641a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006426:	2b80      	cmp	r3, #128	@ 0x80
 8006428:	d0f2      	beq.n	8006410 <SPI_EndRxTxTransaction+0x78>
 800642a:	e000      	b.n	800642e <SPI_EndRxTxTransaction+0x96>
        break;
 800642c:	bf00      	nop
  }

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3718      	adds	r7, #24
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	20000004 	.word	0x20000004
 800643c:	165e9f81 	.word	0x165e9f81

08006440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e0cf      	b.n	80065f2 <HAL_TIM_Base_Init+0x1b2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a69      	ldr	r2, [pc, #420]	@ (80065fc <HAL_TIM_Base_Init+0x1bc>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d027      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006464:	d022      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a65      	ldr	r2, [pc, #404]	@ (8006600 <HAL_TIM_Base_Init+0x1c0>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d01d      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a63      	ldr	r2, [pc, #396]	@ (8006604 <HAL_TIM_Base_Init+0x1c4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d018      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a62      	ldr	r2, [pc, #392]	@ (8006608 <HAL_TIM_Base_Init+0x1c8>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d013      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a60      	ldr	r2, [pc, #384]	@ (800660c <HAL_TIM_Base_Init+0x1cc>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d00e      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a5f      	ldr	r2, [pc, #380]	@ (8006610 <HAL_TIM_Base_Init+0x1d0>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d009      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a5d      	ldr	r2, [pc, #372]	@ (8006614 <HAL_TIM_Base_Init+0x1d4>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d004      	beq.n	80064ac <HAL_TIM_Base_Init+0x6c>
 80064a2:	f240 1113 	movw	r1, #275	@ 0x113
 80064a6:	485c      	ldr	r0, [pc, #368]	@ (8006618 <HAL_TIM_Base_Init+0x1d8>)
 80064a8:	f7fa fe83 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d014      	beq.n	80064de <HAL_TIM_Base_Init+0x9e>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d010      	beq.n	80064de <HAL_TIM_Base_Init+0x9e>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d00c      	beq.n	80064de <HAL_TIM_Base_Init+0x9e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	2b40      	cmp	r3, #64	@ 0x40
 80064ca:	d008      	beq.n	80064de <HAL_TIM_Base_Init+0x9e>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	2b60      	cmp	r3, #96	@ 0x60
 80064d2:	d004      	beq.n	80064de <HAL_TIM_Base_Init+0x9e>
 80064d4:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80064d8:	484f      	ldr	r0, [pc, #316]	@ (8006618 <HAL_TIM_Base_Init+0x1d8>)
 80064da:	f7fa fe6a 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00e      	beq.n	8006504 <HAL_TIM_Base_Init+0xc4>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ee:	d009      	beq.n	8006504 <HAL_TIM_Base_Init+0xc4>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064f8:	d004      	beq.n	8006504 <HAL_TIM_Base_Init+0xc4>
 80064fa:	f240 1115 	movw	r1, #277	@ 0x115
 80064fe:	4846      	ldr	r0, [pc, #280]	@ (8006618 <HAL_TIM_Base_Init+0x1d8>)
 8006500:	f7fa fe57 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650c:	d004      	beq.n	8006518 <HAL_TIM_Base_Init+0xd8>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a3d      	ldr	r2, [pc, #244]	@ (8006608 <HAL_TIM_Base_Init+0x1c8>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d107      	bne.n	8006528 <HAL_TIM_Base_Init+0xe8>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	bf14      	ite	ne
 8006520:	2301      	movne	r3, #1
 8006522:	2300      	moveq	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	e00e      	b.n	8006546 <HAL_TIM_Base_Init+0x106>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d006      	beq.n	800653e <HAL_TIM_Base_Init+0xfe>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006538:	d201      	bcs.n	800653e <HAL_TIM_Base_Init+0xfe>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <HAL_TIM_Base_Init+0x100>
 800653e:	2300      	movs	r3, #0
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d104      	bne.n	8006554 <HAL_TIM_Base_Init+0x114>
 800654a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800654e:	4832      	ldr	r0, [pc, #200]	@ (8006618 <HAL_TIM_Base_Init+0x1d8>)
 8006550:	f7fa fe2f 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d008      	beq.n	800656e <HAL_TIM_Base_Init+0x12e>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	2b80      	cmp	r3, #128	@ 0x80
 8006562:	d004      	beq.n	800656e <HAL_TIM_Base_Init+0x12e>
 8006564:	f240 1117 	movw	r1, #279	@ 0x117
 8006568:	482b      	ldr	r0, [pc, #172]	@ (8006618 <HAL_TIM_Base_Init+0x1d8>)
 800656a:	f7fa fe22 	bl	80011b2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d106      	bne.n	8006588 <HAL_TIM_Base_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7fb f9be 	bl	8001904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3304      	adds	r3, #4
 8006598:	4619      	mov	r1, r3
 800659a:	4610      	mov	r0, r2
 800659c:	f001 f958 	bl	8007850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3708      	adds	r7, #8
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	40010000 	.word	0x40010000
 8006600:	40000400 	.word	0x40000400
 8006604:	40000800 	.word	0x40000800
 8006608:	40000c00 	.word	0x40000c00
 800660c:	40014000 	.word	0x40014000
 8006610:	40014400 	.word	0x40014400
 8006614:	40014800 	.word	0x40014800
 8006618:	08010dcc 	.word	0x08010dcc

0800661c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a3d      	ldr	r2, [pc, #244]	@ (8006720 <HAL_TIM_Base_Start_IT+0x104>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d027      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006636:	d022      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a39      	ldr	r2, [pc, #228]	@ (8006724 <HAL_TIM_Base_Start_IT+0x108>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d01d      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a38      	ldr	r2, [pc, #224]	@ (8006728 <HAL_TIM_Base_Start_IT+0x10c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d018      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a36      	ldr	r2, [pc, #216]	@ (800672c <HAL_TIM_Base_Start_IT+0x110>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d013      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a35      	ldr	r2, [pc, #212]	@ (8006730 <HAL_TIM_Base_Start_IT+0x114>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d00e      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a33      	ldr	r2, [pc, #204]	@ (8006734 <HAL_TIM_Base_Start_IT+0x118>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d009      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a32      	ldr	r2, [pc, #200]	@ (8006738 <HAL_TIM_Base_Start_IT+0x11c>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d004      	beq.n	800667e <HAL_TIM_Base_Start_IT+0x62>
 8006674:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8006678:	4830      	ldr	r0, [pc, #192]	@ (800673c <HAL_TIM_Base_Start_IT+0x120>)
 800667a:	f7fa fd9a 	bl	80011b2 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b01      	cmp	r3, #1
 8006688:	d001      	beq.n	800668e <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e044      	b.n	8006718 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2202      	movs	r2, #2
 8006692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0201 	orr.w	r2, r2, #1
 80066a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006720 <HAL_TIM_Base_Start_IT+0x104>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d018      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0xc6>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066b8:	d013      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0xc6>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a19      	ldr	r2, [pc, #100]	@ (8006724 <HAL_TIM_Base_Start_IT+0x108>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d00e      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0xc6>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a17      	ldr	r2, [pc, #92]	@ (8006728 <HAL_TIM_Base_Start_IT+0x10c>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d009      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0xc6>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a16      	ldr	r2, [pc, #88]	@ (800672c <HAL_TIM_Base_Start_IT+0x110>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d004      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0xc6>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a14      	ldr	r2, [pc, #80]	@ (8006730 <HAL_TIM_Base_Start_IT+0x114>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d111      	bne.n	8006706 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2b06      	cmp	r3, #6
 80066f2:	d010      	beq.n	8006716 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0201 	orr.w	r2, r2, #1
 8006702:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006704:	e007      	b.n	8006716 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f042 0201 	orr.w	r2, r2, #1
 8006714:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	40010000 	.word	0x40010000
 8006724:	40000400 	.word	0x40000400
 8006728:	40000800 	.word	0x40000800
 800672c:	40000c00 	.word	0x40000c00
 8006730:	40014000 	.word	0x40014000
 8006734:	40014400 	.word	0x40014400
 8006738:	40014800 	.word	0x40014800
 800673c:	08010dcc 	.word	0x08010dcc

08006740 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d101      	bne.n	8006752 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e0cf      	b.n	80068f2 <HAL_TIM_PWM_Init+0x1b2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a69      	ldr	r2, [pc, #420]	@ (80068fc <HAL_TIM_PWM_Init+0x1bc>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d027      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006764:	d022      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a65      	ldr	r2, [pc, #404]	@ (8006900 <HAL_TIM_PWM_Init+0x1c0>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d01d      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a63      	ldr	r2, [pc, #396]	@ (8006904 <HAL_TIM_PWM_Init+0x1c4>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d018      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a62      	ldr	r2, [pc, #392]	@ (8006908 <HAL_TIM_PWM_Init+0x1c8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d013      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a60      	ldr	r2, [pc, #384]	@ (800690c <HAL_TIM_PWM_Init+0x1cc>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d00e      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a5f      	ldr	r2, [pc, #380]	@ (8006910 <HAL_TIM_PWM_Init+0x1d0>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d009      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a5d      	ldr	r2, [pc, #372]	@ (8006914 <HAL_TIM_PWM_Init+0x1d4>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d004      	beq.n	80067ac <HAL_TIM_PWM_Init+0x6c>
 80067a2:	f240 512c 	movw	r1, #1324	@ 0x52c
 80067a6:	485c      	ldr	r0, [pc, #368]	@ (8006918 <HAL_TIM_PWM_Init+0x1d8>)
 80067a8:	f7fa fd03 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d014      	beq.n	80067de <HAL_TIM_PWM_Init+0x9e>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	2b10      	cmp	r3, #16
 80067ba:	d010      	beq.n	80067de <HAL_TIM_PWM_Init+0x9e>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d00c      	beq.n	80067de <HAL_TIM_PWM_Init+0x9e>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	d008      	beq.n	80067de <HAL_TIM_PWM_Init+0x9e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	2b60      	cmp	r3, #96	@ 0x60
 80067d2:	d004      	beq.n	80067de <HAL_TIM_PWM_Init+0x9e>
 80067d4:	f240 512d 	movw	r1, #1325	@ 0x52d
 80067d8:	484f      	ldr	r0, [pc, #316]	@ (8006918 <HAL_TIM_PWM_Init+0x1d8>)
 80067da:	f7fa fcea 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00e      	beq.n	8006804 <HAL_TIM_PWM_Init+0xc4>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ee:	d009      	beq.n	8006804 <HAL_TIM_PWM_Init+0xc4>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067f8:	d004      	beq.n	8006804 <HAL_TIM_PWM_Init+0xc4>
 80067fa:	f240 512e 	movw	r1, #1326	@ 0x52e
 80067fe:	4846      	ldr	r0, [pc, #280]	@ (8006918 <HAL_TIM_PWM_Init+0x1d8>)
 8006800:	f7fa fcd7 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800680c:	d004      	beq.n	8006818 <HAL_TIM_PWM_Init+0xd8>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a3d      	ldr	r2, [pc, #244]	@ (8006908 <HAL_TIM_PWM_Init+0x1c8>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d107      	bne.n	8006828 <HAL_TIM_PWM_Init+0xe8>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	bf14      	ite	ne
 8006820:	2301      	movne	r3, #1
 8006822:	2300      	moveq	r3, #0
 8006824:	b2db      	uxtb	r3, r3
 8006826:	e00e      	b.n	8006846 <HAL_TIM_PWM_Init+0x106>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d006      	beq.n	800683e <HAL_TIM_PWM_Init+0xfe>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006838:	d201      	bcs.n	800683e <HAL_TIM_PWM_Init+0xfe>
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <HAL_TIM_PWM_Init+0x100>
 800683e:	2300      	movs	r3, #0
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d104      	bne.n	8006854 <HAL_TIM_PWM_Init+0x114>
 800684a:	f240 512f 	movw	r1, #1327	@ 0x52f
 800684e:	4832      	ldr	r0, [pc, #200]	@ (8006918 <HAL_TIM_PWM_Init+0x1d8>)
 8006850:	f7fa fcaf 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d008      	beq.n	800686e <HAL_TIM_PWM_Init+0x12e>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	2b80      	cmp	r3, #128	@ 0x80
 8006862:	d004      	beq.n	800686e <HAL_TIM_PWM_Init+0x12e>
 8006864:	f44f 61a6 	mov.w	r1, #1328	@ 0x530
 8006868:	482b      	ldr	r0, [pc, #172]	@ (8006918 <HAL_TIM_PWM_Init+0x1d8>)
 800686a:	f7fa fca2 	bl	80011b2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d106      	bne.n	8006888 <HAL_TIM_PWM_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f84a 	bl	800691c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	3304      	adds	r3, #4
 8006898:	4619      	mov	r1, r3
 800689a:	4610      	mov	r0, r2
 800689c:	f000 ffd8 	bl	8007850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	40010000 	.word	0x40010000
 8006900:	40000400 	.word	0x40000400
 8006904:	40000800 	.word	0x40000800
 8006908:	40000c00 	.word	0x40000c00
 800690c:	40014000 	.word	0x40014000
 8006910:	40014400 	.word	0x40014400
 8006914:	40014800 	.word	0x40014800
 8006918:	08010dcc 	.word	0x08010dcc

0800691c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006924:	bf00      	nop
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d101      	bne.n	8006944 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e1b0      	b.n	8006ca6 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a7f      	ldr	r2, [pc, #508]	@ (8006b48 <HAL_TIM_Encoder_Init+0x218>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d01d      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006956:	d018      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a7b      	ldr	r2, [pc, #492]	@ (8006b4c <HAL_TIM_Encoder_Init+0x21c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d013      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a7a      	ldr	r2, [pc, #488]	@ (8006b50 <HAL_TIM_Encoder_Init+0x220>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00e      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a78      	ldr	r2, [pc, #480]	@ (8006b54 <HAL_TIM_Encoder_Init+0x224>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d009      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a77      	ldr	r2, [pc, #476]	@ (8006b58 <HAL_TIM_Encoder_Init+0x228>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d004      	beq.n	800698a <HAL_TIM_Encoder_Init+0x5a>
 8006980:	f640 31d8 	movw	r1, #3032	@ 0xbd8
 8006984:	4875      	ldr	r0, [pc, #468]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006986:	f7fa fc14 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d014      	beq.n	80069bc <HAL_TIM_Encoder_Init+0x8c>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	2b10      	cmp	r3, #16
 8006998:	d010      	beq.n	80069bc <HAL_TIM_Encoder_Init+0x8c>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b20      	cmp	r3, #32
 80069a0:	d00c      	beq.n	80069bc <HAL_TIM_Encoder_Init+0x8c>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	2b40      	cmp	r3, #64	@ 0x40
 80069a8:	d008      	beq.n	80069bc <HAL_TIM_Encoder_Init+0x8c>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	2b60      	cmp	r3, #96	@ 0x60
 80069b0:	d004      	beq.n	80069bc <HAL_TIM_Encoder_Init+0x8c>
 80069b2:	f640 31d9 	movw	r1, #3033	@ 0xbd9
 80069b6:	4869      	ldr	r0, [pc, #420]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 80069b8:	f7fa fbfb 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00e      	beq.n	80069e2 <HAL_TIM_Encoder_Init+0xb2>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069cc:	d009      	beq.n	80069e2 <HAL_TIM_Encoder_Init+0xb2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069d6:	d004      	beq.n	80069e2 <HAL_TIM_Encoder_Init+0xb2>
 80069d8:	f640 31da 	movw	r1, #3034	@ 0xbda
 80069dc:	485f      	ldr	r0, [pc, #380]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 80069de:	f7fa fbe8 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d008      	beq.n	80069fc <HAL_TIM_Encoder_Init+0xcc>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	2b80      	cmp	r3, #128	@ 0x80
 80069f0:	d004      	beq.n	80069fc <HAL_TIM_Encoder_Init+0xcc>
 80069f2:	f640 31db 	movw	r1, #3035	@ 0xbdb
 80069f6:	4859      	ldr	r0, [pc, #356]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 80069f8:	f7fa fbdb 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d00c      	beq.n	8006a1e <HAL_TIM_Encoder_Init+0xee>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d008      	beq.n	8006a1e <HAL_TIM_Encoder_Init+0xee>
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2b03      	cmp	r3, #3
 8006a12:	d004      	beq.n	8006a1e <HAL_TIM_Encoder_Init+0xee>
 8006a14:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8006a18:	4850      	ldr	r0, [pc, #320]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006a1a:	f7fa fbca 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d00c      	beq.n	8006a40 <HAL_TIM_Encoder_Init+0x110>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d008      	beq.n	8006a40 <HAL_TIM_Encoder_Init+0x110>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d004      	beq.n	8006a40 <HAL_TIM_Encoder_Init+0x110>
 8006a36:	f640 31dd 	movw	r1, #3037	@ 0xbdd
 8006a3a:	4848      	ldr	r0, [pc, #288]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006a3c:	f7fa fbb9 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d00c      	beq.n	8006a62 <HAL_TIM_Encoder_Init+0x132>
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d008      	beq.n	8006a62 <HAL_TIM_Encoder_Init+0x132>
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	2b03      	cmp	r3, #3
 8006a56:	d004      	beq.n	8006a62 <HAL_TIM_Encoder_Init+0x132>
 8006a58:	f640 31de 	movw	r1, #3038	@ 0xbde
 8006a5c:	483f      	ldr	r0, [pc, #252]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006a5e:	f7fa fba8 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d008      	beq.n	8006a7c <HAL_TIM_Encoder_Init+0x14c>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d004      	beq.n	8006a7c <HAL_TIM_Encoder_Init+0x14c>
 8006a72:	f640 31df 	movw	r1, #3039	@ 0xbdf
 8006a76:	4839      	ldr	r0, [pc, #228]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006a78:	f7fa fb9b 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d008      	beq.n	8006a96 <HAL_TIM_Encoder_Init+0x166>
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d004      	beq.n	8006a96 <HAL_TIM_Encoder_Init+0x166>
 8006a8c:	f44f 613e 	mov.w	r1, #3040	@ 0xbe0
 8006a90:	4832      	ldr	r0, [pc, #200]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006a92:	f7fa fb8e 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d010      	beq.n	8006ac0 <HAL_TIM_Encoder_Init+0x190>
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	d00c      	beq.n	8006ac0 <HAL_TIM_Encoder_Init+0x190>
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	2b08      	cmp	r3, #8
 8006aac:	d008      	beq.n	8006ac0 <HAL_TIM_Encoder_Init+0x190>
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	2b0c      	cmp	r3, #12
 8006ab4:	d004      	beq.n	8006ac0 <HAL_TIM_Encoder_Init+0x190>
 8006ab6:	f640 31e1 	movw	r1, #3041	@ 0xbe1
 8006aba:	4828      	ldr	r0, [pc, #160]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006abc:	f7fa fb79 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	69db      	ldr	r3, [r3, #28]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d010      	beq.n	8006aea <HAL_TIM_Encoder_Init+0x1ba>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	2b04      	cmp	r3, #4
 8006ace:	d00c      	beq.n	8006aea <HAL_TIM_Encoder_Init+0x1ba>
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	69db      	ldr	r3, [r3, #28]
 8006ad4:	2b08      	cmp	r3, #8
 8006ad6:	d008      	beq.n	8006aea <HAL_TIM_Encoder_Init+0x1ba>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	2b0c      	cmp	r3, #12
 8006ade:	d004      	beq.n	8006aea <HAL_TIM_Encoder_Init+0x1ba>
 8006ae0:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 8006ae4:	481d      	ldr	r0, [pc, #116]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006ae6:	f7fa fb64 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	2b0f      	cmp	r3, #15
 8006af0:	d904      	bls.n	8006afc <HAL_TIM_Encoder_Init+0x1cc>
 8006af2:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8006af6:	4819      	ldr	r0, [pc, #100]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006af8:	f7fa fb5b 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	2b0f      	cmp	r3, #15
 8006b02:	d904      	bls.n	8006b0e <HAL_TIM_Encoder_Init+0x1de>
 8006b04:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 8006b08:	4814      	ldr	r0, [pc, #80]	@ (8006b5c <HAL_TIM_Encoder_Init+0x22c>)
 8006b0a:	f7fa fb52 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b16:	d004      	beq.n	8006b22 <HAL_TIM_Encoder_Init+0x1f2>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8006b54 <HAL_TIM_Encoder_Init+0x224>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d107      	bne.n	8006b32 <HAL_TIM_Encoder_Init+0x202>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bf14      	ite	ne
 8006b2a:	2301      	movne	r3, #1
 8006b2c:	2300      	moveq	r3, #0
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	e01a      	b.n	8006b68 <HAL_TIM_Encoder_Init+0x238>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d012      	beq.n	8006b60 <HAL_TIM_Encoder_Init+0x230>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b42:	d20d      	bcs.n	8006b60 <HAL_TIM_Encoder_Init+0x230>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e00c      	b.n	8006b62 <HAL_TIM_Encoder_Init+0x232>
 8006b48:	40010000 	.word	0x40010000
 8006b4c:	40000400 	.word	0x40000400
 8006b50:	40000800 	.word	0x40000800
 8006b54:	40000c00 	.word	0x40000c00
 8006b58:	40014000 	.word	0x40014000
 8006b5c:	08010dcc 	.word	0x08010dcc
 8006b60:	2300      	movs	r3, #0
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <HAL_TIM_Encoder_Init+0x246>
 8006b6c:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8006b70:	484f      	ldr	r0, [pc, #316]	@ (8006cb0 <HAL_TIM_Encoder_Init+0x380>)
 8006b72:	f7fa fb1e 	bl	80011b2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d106      	bne.n	8006b90 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7fa fedc 	bl	8001948 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2202      	movs	r2, #2
 8006b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	6812      	ldr	r2, [r2, #0]
 8006ba2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ba6:	f023 0307 	bic.w	r3, r3, #7
 8006baa:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	f000 fe4a 	bl	8007850 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be4:	f023 0303 	bic.w	r3, r3, #3
 8006be8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689a      	ldr	r2, [r3, #8]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	021b      	lsls	r3, r3, #8
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006c02:	f023 030c 	bic.w	r3, r3, #12
 8006c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68da      	ldr	r2, [r3, #12]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	021b      	lsls	r3, r3, #8
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	011a      	lsls	r2, r3, #4
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	031b      	lsls	r3, r3, #12
 8006c32:	4313      	orrs	r3, r2
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006c40:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006c48:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	4313      	orrs	r3, r2
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	08010dcc 	.word	0x08010dcc

08006cb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	691b      	ldr	r3, [r3, #16]
 8006cca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f003 0302 	and.w	r3, r3, #2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d020      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d01b      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f06f 0202 	mvn.w	r2, #2
 8006ce8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	f003 0303 	and.w	r3, r3, #3
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d003      	beq.n	8006d06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 fd88 	bl	8007814 <HAL_TIM_IC_CaptureCallback>
 8006d04:	e005      	b.n	8006d12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 fd7a 	bl	8007800 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fd8b 	bl	8007828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f003 0304 	and.w	r3, r3, #4
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d020      	beq.n	8006d64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d01b      	beq.n	8006d64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f06f 0204 	mvn.w	r2, #4
 8006d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d003      	beq.n	8006d52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 fd62 	bl	8007814 <HAL_TIM_IC_CaptureCallback>
 8006d50:	e005      	b.n	8006d5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fd54 	bl	8007800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fd65 	bl	8007828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d020      	beq.n	8006db0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f003 0308 	and.w	r3, r3, #8
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01b      	beq.n	8006db0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f06f 0208 	mvn.w	r2, #8
 8006d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2204      	movs	r2, #4
 8006d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	f003 0303 	and.w	r3, r3, #3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fd3c 	bl	8007814 <HAL_TIM_IC_CaptureCallback>
 8006d9c:	e005      	b.n	8006daa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fd2e 	bl	8007800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fd3f 	bl	8007828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	f003 0310 	and.w	r3, r3, #16
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d020      	beq.n	8006dfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f003 0310 	and.w	r3, r3, #16
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d01b      	beq.n	8006dfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f06f 0210 	mvn.w	r2, #16
 8006dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fd16 	bl	8007814 <HAL_TIM_IC_CaptureCallback>
 8006de8:	e005      	b.n	8006df6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fd08 	bl	8007800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 fd19 	bl	8007828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00c      	beq.n	8006e20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f003 0301 	and.w	r3, r3, #1
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d007      	beq.n	8006e20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f06f 0201 	mvn.w	r2, #1
 8006e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fa f9b4 	bl	8001188 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00c      	beq.n	8006e44 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d007      	beq.n	8006e44 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 f9ca 	bl	80081d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00c      	beq.n	8006e68 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d007      	beq.n	8006e68 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 fcea 	bl	800783c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f003 0320 	and.w	r3, r3, #32
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00c      	beq.n	8006e8c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d007      	beq.n	8006e8c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f06f 0220 	mvn.w	r2, #32
 8006e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f001 f99c 	bl	80081c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e8c:	bf00      	nop
 8006e8e:	3710      	adds	r7, #16
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d010      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x38>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d00d      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x38>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b08      	cmp	r3, #8
 8006eb4:	d00a      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x38>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b0c      	cmp	r3, #12
 8006eba:	d007      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x38>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2b3c      	cmp	r3, #60	@ 0x3c
 8006ec0:	d004      	beq.n	8006ecc <HAL_TIM_PWM_ConfigChannel+0x38>
 8006ec2:	f241 0182 	movw	r1, #4226	@ 0x1082
 8006ec6:	4893      	ldr	r0, [pc, #588]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006ec8:	f7fa f973 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b60      	cmp	r3, #96	@ 0x60
 8006ed2:	d008      	beq.n	8006ee6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b70      	cmp	r3, #112	@ 0x70
 8006eda:	d004      	beq.n	8006ee6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8006edc:	f241 0183 	movw	r1, #4227	@ 0x1083
 8006ee0:	488c      	ldr	r0, [pc, #560]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006ee2:	f7fa f966 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d008      	beq.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d004      	beq.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006ef6:	f241 0184 	movw	r1, #4228	@ 0x1084
 8006efa:	4886      	ldr	r0, [pc, #536]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006efc:	f7fa f959 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d008      	beq.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x86>
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	2b04      	cmp	r3, #4
 8006f0e:	d004      	beq.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x86>
 8006f10:	f241 0185 	movw	r1, #4229	@ 0x1085
 8006f14:	487f      	ldr	r0, [pc, #508]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006f16:	f7fa f94c 	bl	80011b2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d101      	bne.n	8006f28 <HAL_TIM_PWM_ConfigChannel+0x94>
 8006f24:	2302      	movs	r3, #2
 8006f26:	e14c      	b.n	80071c2 <HAL_TIM_PWM_ConfigChannel+0x32e>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b0c      	cmp	r3, #12
 8006f34:	f200 813d 	bhi.w	80071b2 <HAL_TIM_PWM_ConfigChannel+0x31e>
 8006f38:	a201      	add	r2, pc, #4	@ (adr r2, 8006f40 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8006f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3e:	bf00      	nop
 8006f40:	08006f75 	.word	0x08006f75
 8006f44:	080071b3 	.word	0x080071b3
 8006f48:	080071b3 	.word	0x080071b3
 8006f4c:	080071b3 	.word	0x080071b3
 8006f50:	0800700f 	.word	0x0800700f
 8006f54:	080071b3 	.word	0x080071b3
 8006f58:	080071b3 	.word	0x080071b3
 8006f5c:	080071b3 	.word	0x080071b3
 8006f60:	08007097 	.word	0x08007097
 8006f64:	080071b3 	.word	0x080071b3
 8006f68:	080071b3 	.word	0x080071b3
 8006f6c:	080071b3 	.word	0x080071b3
 8006f70:	08007135 	.word	0x08007135
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a67      	ldr	r2, [pc, #412]	@ (8007118 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d027      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f86:	d022      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a63      	ldr	r2, [pc, #396]	@ (800711c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d01d      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a62      	ldr	r2, [pc, #392]	@ (8007120 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d018      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a60      	ldr	r2, [pc, #384]	@ (8007124 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d013      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a5f      	ldr	r2, [pc, #380]	@ (8007128 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d00e      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a5d      	ldr	r2, [pc, #372]	@ (800712c <HAL_TIM_PWM_ConfigChannel+0x298>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d009      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a5c      	ldr	r2, [pc, #368]	@ (8007130 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d004      	beq.n	8006fce <HAL_TIM_PWM_ConfigChannel+0x13a>
 8006fc4:	f241 018f 	movw	r1, #4239	@ 0x108f
 8006fc8:	4852      	ldr	r0, [pc, #328]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006fca:	f7fa f8f2 	bl	80011b2 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68b9      	ldr	r1, [r7, #8]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fcc1 	bl	800795c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	699a      	ldr	r2, [r3, #24]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0208 	orr.w	r2, r2, #8
 8006fe8:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	699a      	ldr	r2, [r3, #24]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0204 	bic.w	r2, r2, #4
 8006ff8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	6999      	ldr	r1, [r3, #24]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	691a      	ldr	r2, [r3, #16]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	430a      	orrs	r2, r1
 800700a:	619a      	str	r2, [r3, #24]
      break;
 800700c:	e0d4      	b.n	80071b8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a41      	ldr	r2, [pc, #260]	@ (8007118 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d01d      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007020:	d018      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a3d      	ldr	r2, [pc, #244]	@ (800711c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d013      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a3b      	ldr	r2, [pc, #236]	@ (8007120 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d00e      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a3a      	ldr	r2, [pc, #232]	@ (8007124 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d009      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a38      	ldr	r2, [pc, #224]	@ (8007128 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d004      	beq.n	8007054 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800704a:	f44f 5185 	mov.w	r1, #4256	@ 0x10a0
 800704e:	4831      	ldr	r0, [pc, #196]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8007050:	f7fa f8af 	bl	80011b2 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68b9      	ldr	r1, [r7, #8]
 800705a:	4618      	mov	r0, r3
 800705c:	f000 fd0e 	bl	8007a7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	699a      	ldr	r2, [r3, #24]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800706e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	699a      	ldr	r2, [r3, #24]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800707e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6999      	ldr	r1, [r3, #24]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	021a      	lsls	r2, r3, #8
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	619a      	str	r2, [r3, #24]
      break;
 8007094:	e090      	b.n	80071b8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a1f      	ldr	r2, [pc, #124]	@ (8007118 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d018      	beq.n	80070d2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a8:	d013      	beq.n	80070d2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a1b      	ldr	r2, [pc, #108]	@ (800711c <HAL_TIM_PWM_ConfigChannel+0x288>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d00e      	beq.n	80070d2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a19      	ldr	r2, [pc, #100]	@ (8007120 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d009      	beq.n	80070d2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a18      	ldr	r2, [pc, #96]	@ (8007124 <HAL_TIM_PWM_ConfigChannel+0x290>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d004      	beq.n	80070d2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 80070c8:	f241 01b1 	movw	r1, #4273	@ 0x10b1
 80070cc:	4811      	ldr	r0, [pc, #68]	@ (8007114 <HAL_TIM_PWM_ConfigChannel+0x280>)
 80070ce:	f7fa f870 	bl	80011b2 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	68b9      	ldr	r1, [r7, #8]
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 fd63 	bl	8007ba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69da      	ldr	r2, [r3, #28]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f042 0208 	orr.w	r2, r2, #8
 80070ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	69da      	ldr	r2, [r3, #28]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 0204 	bic.w	r2, r2, #4
 80070fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	69d9      	ldr	r1, [r3, #28]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	691a      	ldr	r2, [r3, #16]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	61da      	str	r2, [r3, #28]
      break;
 8007110:	e052      	b.n	80071b8 <HAL_TIM_PWM_ConfigChannel+0x324>
 8007112:	bf00      	nop
 8007114:	08010dcc 	.word	0x08010dcc
 8007118:	40010000 	.word	0x40010000
 800711c:	40000400 	.word	0x40000400
 8007120:	40000800 	.word	0x40000800
 8007124:	40000c00 	.word	0x40000c00
 8007128:	40014000 	.word	0x40014000
 800712c:	40014400 	.word	0x40014400
 8007130:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a24      	ldr	r2, [pc, #144]	@ (80071cc <HAL_TIM_PWM_ConfigChannel+0x338>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d018      	beq.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007146:	d013      	beq.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a20      	ldr	r2, [pc, #128]	@ (80071d0 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d00e      	beq.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a1f      	ldr	r2, [pc, #124]	@ (80071d4 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d009      	beq.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a1d      	ldr	r2, [pc, #116]	@ (80071d8 <HAL_TIM_PWM_ConfigChannel+0x344>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d004      	beq.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8007166:	f241 01c2 	movw	r1, #4290	@ 0x10c2
 800716a:	481c      	ldr	r0, [pc, #112]	@ (80071dc <HAL_TIM_PWM_ConfigChannel+0x348>)
 800716c:	f7fa f821 	bl	80011b2 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68b9      	ldr	r1, [r7, #8]
 8007176:	4618      	mov	r0, r3
 8007178:	f000 fda8 	bl	8007ccc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	69da      	ldr	r2, [r3, #28]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800718a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	69da      	ldr	r2, [r3, #28]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800719a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	69d9      	ldr	r1, [r3, #28]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	021a      	lsls	r2, r3, #8
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	430a      	orrs	r2, r1
 80071ae:	61da      	str	r2, [r3, #28]
      break;
 80071b0:	e002      	b.n	80071b8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	75fb      	strb	r3, [r7, #23]
      break;
 80071b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3718      	adds	r7, #24
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	40010000 	.word	0x40010000
 80071d0:	40000400 	.word	0x40000400
 80071d4:	40000800 	.word	0x40000800
 80071d8:	40000c00 	.word	0x40000c00
 80071dc:	08010dcc 	.word	0x08010dcc

080071e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071ea:	2300      	movs	r3, #0
 80071ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_TIM_ConfigClockSource+0x1c>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e2f0      	b.n	80077de <HAL_TIM_ConfigClockSource+0x5fe>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007214:	d029      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b70      	cmp	r3, #112	@ 0x70
 800721c:	d025      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007226:	d020      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2b40      	cmp	r3, #64	@ 0x40
 800722e:	d01c      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b50      	cmp	r3, #80	@ 0x50
 8007236:	d018      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b60      	cmp	r3, #96	@ 0x60
 800723e:	d014      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d010      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b10      	cmp	r3, #16
 800724e:	d00c      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b20      	cmp	r3, #32
 8007256:	d008      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2b30      	cmp	r3, #48	@ 0x30
 800725e:	d004      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x8a>
 8007260:	f241 41c3 	movw	r1, #5315	@ 0x14c3
 8007264:	487c      	ldr	r0, [pc, #496]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 8007266:	f7f9 ffa4 	bl	80011b2 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007278:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007280:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007292:	f000 80f1 	beq.w	8007478 <HAL_TIM_ConfigClockSource+0x298>
 8007296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800729a:	f200 8293 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 800729e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072a2:	d02d      	beq.n	8007300 <HAL_TIM_ConfigClockSource+0x120>
 80072a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072a8:	f200 828c 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072ac:	2b70      	cmp	r3, #112	@ 0x70
 80072ae:	d05d      	beq.n	800736c <HAL_TIM_ConfigClockSource+0x18c>
 80072b0:	2b70      	cmp	r3, #112	@ 0x70
 80072b2:	f200 8287 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072b6:	2b60      	cmp	r3, #96	@ 0x60
 80072b8:	f000 81a0 	beq.w	80075fc <HAL_TIM_ConfigClockSource+0x41c>
 80072bc:	2b60      	cmp	r3, #96	@ 0x60
 80072be:	f200 8281 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072c2:	2b50      	cmp	r3, #80	@ 0x50
 80072c4:	f000 8144 	beq.w	8007550 <HAL_TIM_ConfigClockSource+0x370>
 80072c8:	2b50      	cmp	r3, #80	@ 0x50
 80072ca:	f200 827b 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072ce:	2b40      	cmp	r3, #64	@ 0x40
 80072d0:	f000 81f6 	beq.w	80076c0 <HAL_TIM_ConfigClockSource+0x4e0>
 80072d4:	2b40      	cmp	r3, #64	@ 0x40
 80072d6:	f200 8275 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072da:	2b30      	cmp	r3, #48	@ 0x30
 80072dc:	f000 8246 	beq.w	800776c <HAL_TIM_ConfigClockSource+0x58c>
 80072e0:	2b30      	cmp	r3, #48	@ 0x30
 80072e2:	f200 826f 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072e6:	2b20      	cmp	r3, #32
 80072e8:	f000 8240 	beq.w	800776c <HAL_TIM_ConfigClockSource+0x58c>
 80072ec:	2b20      	cmp	r3, #32
 80072ee:	f200 8269 	bhi.w	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f000 823a 	beq.w	800776c <HAL_TIM_ConfigClockSource+0x58c>
 80072f8:	2b10      	cmp	r3, #16
 80072fa:	f000 8237 	beq.w	800776c <HAL_TIM_ConfigClockSource+0x58c>
 80072fe:	e261      	b.n	80077c4 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a55      	ldr	r2, [pc, #340]	@ (800745c <HAL_TIM_ConfigClockSource+0x27c>)
 8007306:	4293      	cmp	r3, r2
 8007308:	f000 825f 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007314:	f000 8259 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a50      	ldr	r2, [pc, #320]	@ (8007460 <HAL_TIM_ConfigClockSource+0x280>)
 800731e:	4293      	cmp	r3, r2
 8007320:	f000 8253 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a4e      	ldr	r2, [pc, #312]	@ (8007464 <HAL_TIM_ConfigClockSource+0x284>)
 800732a:	4293      	cmp	r3, r2
 800732c:	f000 824d 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a4c      	ldr	r2, [pc, #304]	@ (8007468 <HAL_TIM_ConfigClockSource+0x288>)
 8007336:	4293      	cmp	r3, r2
 8007338:	f000 8247 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a4a      	ldr	r2, [pc, #296]	@ (800746c <HAL_TIM_ConfigClockSource+0x28c>)
 8007342:	4293      	cmp	r3, r2
 8007344:	f000 8241 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a48      	ldr	r2, [pc, #288]	@ (8007470 <HAL_TIM_ConfigClockSource+0x290>)
 800734e:	4293      	cmp	r3, r2
 8007350:	f000 823b 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a46      	ldr	r2, [pc, #280]	@ (8007474 <HAL_TIM_ConfigClockSource+0x294>)
 800735a:	4293      	cmp	r3, r2
 800735c:	f000 8235 	beq.w	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
 8007360:	f241 41cf 	movw	r1, #5327	@ 0x14cf
 8007364:	483c      	ldr	r0, [pc, #240]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 8007366:	f7f9 ff24 	bl	80011b2 <assert_failed>
      break;
 800736a:	e22e      	b.n	80077ca <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a3a      	ldr	r2, [pc, #232]	@ (800745c <HAL_TIM_ConfigClockSource+0x27c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d01d      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800737e:	d018      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a36      	ldr	r2, [pc, #216]	@ (8007460 <HAL_TIM_ConfigClockSource+0x280>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d013      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a35      	ldr	r2, [pc, #212]	@ (8007464 <HAL_TIM_ConfigClockSource+0x284>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d00e      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a33      	ldr	r2, [pc, #204]	@ (8007468 <HAL_TIM_ConfigClockSource+0x288>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d009      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a32      	ldr	r2, [pc, #200]	@ (800746c <HAL_TIM_ConfigClockSource+0x28c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d004      	beq.n	80073b2 <HAL_TIM_ConfigClockSource+0x1d2>
 80073a8:	f241 41d6 	movw	r1, #5334	@ 0x14d6
 80073ac:	482a      	ldr	r0, [pc, #168]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 80073ae:	f7f9 ff00 	bl	80011b2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d013      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x202>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073c2:	d00e      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x202>
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073cc:	d009      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x202>
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073d6:	d004      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x202>
 80073d8:	f241 41d9 	movw	r1, #5337	@ 0x14d9
 80073dc:	481e      	ldr	r0, [pc, #120]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 80073de:	f7f9 fee8 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073ea:	d014      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0x236>
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d010      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0x236>
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00c      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0x236>
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	2b02      	cmp	r3, #2
 8007402:	d008      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0x236>
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	2b0a      	cmp	r3, #10
 800740a:	d004      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0x236>
 800740c:	f241 41da 	movw	r1, #5338	@ 0x14da
 8007410:	4811      	ldr	r0, [pc, #68]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 8007412:	f7f9 fece 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	2b0f      	cmp	r3, #15
 800741c:	d904      	bls.n	8007428 <HAL_TIM_ConfigClockSource+0x248>
 800741e:	f241 41db 	movw	r1, #5339	@ 0x14db
 8007422:	480d      	ldr	r0, [pc, #52]	@ (8007458 <HAL_TIM_ConfigClockSource+0x278>)
 8007424:	f7f9 fec5 	bl	80011b2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007438:	f000 fd20 	bl	8007e7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800744a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	609a      	str	r2, [r3, #8]
      break;
 8007454:	e1ba      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
 8007456:	bf00      	nop
 8007458:	08010dcc 	.word	0x08010dcc
 800745c:	40010000 	.word	0x40010000
 8007460:	40000400 	.word	0x40000400
 8007464:	40000800 	.word	0x40000800
 8007468:	40000c00 	.word	0x40000c00
 800746c:	40014000 	.word	0x40014000
 8007470:	40014400 	.word	0x40014400
 8007474:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a8a      	ldr	r2, [pc, #552]	@ (80076a8 <HAL_TIM_ConfigClockSource+0x4c8>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d018      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0x2d4>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800748a:	d013      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0x2d4>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a86      	ldr	r2, [pc, #536]	@ (80076ac <HAL_TIM_ConfigClockSource+0x4cc>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d00e      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0x2d4>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a85      	ldr	r2, [pc, #532]	@ (80076b0 <HAL_TIM_ConfigClockSource+0x4d0>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d009      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0x2d4>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a83      	ldr	r2, [pc, #524]	@ (80076b4 <HAL_TIM_ConfigClockSource+0x4d4>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d004      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0x2d4>
 80074aa:	f241 41ee 	movw	r1, #5358	@ 0x14ee
 80074ae:	4882      	ldr	r0, [pc, #520]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80074b0:	f7f9 fe7f 	bl	80011b2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d013      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0x304>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074c4:	d00e      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0x304>
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ce:	d009      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0x304>
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074d8:	d004      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0x304>
 80074da:	f241 41f1 	movw	r1, #5361	@ 0x14f1
 80074de:	4876      	ldr	r0, [pc, #472]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80074e0:	f7f9 fe67 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ec:	d014      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x338>
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d010      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x338>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00c      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x338>
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	2b02      	cmp	r3, #2
 8007504:	d008      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x338>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	2b0a      	cmp	r3, #10
 800750c:	d004      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x338>
 800750e:	f241 41f2 	movw	r1, #5362	@ 0x14f2
 8007512:	4869      	ldr	r0, [pc, #420]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007514:	f7f9 fe4d 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	2b0f      	cmp	r3, #15
 800751e:	d904      	bls.n	800752a <HAL_TIM_ConfigClockSource+0x34a>
 8007520:	f241 41f3 	movw	r1, #5363	@ 0x14f3
 8007524:	4864      	ldr	r0, [pc, #400]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007526:	f7f9 fe44 	bl	80011b2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800753a:	f000 fc9f 	bl	8007e7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	689a      	ldr	r2, [r3, #8]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800754c:	609a      	str	r2, [r3, #8]
      break;
 800754e:	e13d      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a54      	ldr	r2, [pc, #336]	@ (80076a8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d01d      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007562:	d018      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a50      	ldr	r2, [pc, #320]	@ (80076ac <HAL_TIM_ConfigClockSource+0x4cc>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d013      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a4f      	ldr	r2, [pc, #316]	@ (80076b0 <HAL_TIM_ConfigClockSource+0x4d0>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d00e      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a4d      	ldr	r2, [pc, #308]	@ (80076b4 <HAL_TIM_ConfigClockSource+0x4d4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d009      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a4d      	ldr	r2, [pc, #308]	@ (80076bc <HAL_TIM_ConfigClockSource+0x4dc>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d004      	beq.n	8007596 <HAL_TIM_ConfigClockSource+0x3b6>
 800758c:	f241 5102 	movw	r1, #5378	@ 0x1502
 8007590:	4849      	ldr	r0, [pc, #292]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007592:	f7f9 fe0e 	bl	80011b2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800759e:	d014      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x3ea>
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d010      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x3ea>
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00c      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x3ea>
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d008      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x3ea>
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	2b0a      	cmp	r3, #10
 80075be:	d004      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x3ea>
 80075c0:	f241 5105 	movw	r1, #5381	@ 0x1505
 80075c4:	483c      	ldr	r0, [pc, #240]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80075c6:	f7f9 fdf4 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	2b0f      	cmp	r3, #15
 80075d0:	d904      	bls.n	80075dc <HAL_TIM_ConfigClockSource+0x3fc>
 80075d2:	f241 5106 	movw	r1, #5382	@ 0x1506
 80075d6:	4838      	ldr	r0, [pc, #224]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80075d8:	f7f9 fdeb 	bl	80011b2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e8:	461a      	mov	r2, r3
 80075ea:	f000 fbcd 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2150      	movs	r1, #80	@ 0x50
 80075f4:	4618      	mov	r0, r3
 80075f6:	f000 fc26 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 80075fa:	e0e7      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a29      	ldr	r2, [pc, #164]	@ (80076a8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d01d      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800760e:	d018      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a25      	ldr	r2, [pc, #148]	@ (80076ac <HAL_TIM_ConfigClockSource+0x4cc>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d013      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a24      	ldr	r2, [pc, #144]	@ (80076b0 <HAL_TIM_ConfigClockSource+0x4d0>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d00e      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a22      	ldr	r2, [pc, #136]	@ (80076b4 <HAL_TIM_ConfigClockSource+0x4d4>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d009      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a22      	ldr	r2, [pc, #136]	@ (80076bc <HAL_TIM_ConfigClockSource+0x4dc>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d004      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x462>
 8007638:	f241 5112 	movw	r1, #5394	@ 0x1512
 800763c:	481e      	ldr	r0, [pc, #120]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 800763e:	f7f9 fdb8 	bl	80011b2 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800764a:	d014      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x496>
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d010      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x496>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00c      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x496>
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d008      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x496>
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2b0a      	cmp	r3, #10
 800766a:	d004      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x496>
 800766c:	f241 5115 	movw	r1, #5397	@ 0x1515
 8007670:	4811      	ldr	r0, [pc, #68]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007672:	f7f9 fd9e 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	2b0f      	cmp	r3, #15
 800767c:	d904      	bls.n	8007688 <HAL_TIM_ConfigClockSource+0x4a8>
 800767e:	f241 5116 	movw	r1, #5398	@ 0x1516
 8007682:	480d      	ldr	r0, [pc, #52]	@ (80076b8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007684:	f7f9 fd95 	bl	80011b2 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007694:	461a      	mov	r2, r3
 8007696:	f000 fba6 	bl	8007de6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2160      	movs	r1, #96	@ 0x60
 80076a0:	4618      	mov	r0, r3
 80076a2:	f000 fbd0 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 80076a6:	e091      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
 80076a8:	40010000 	.word	0x40010000
 80076ac:	40000400 	.word	0x40000400
 80076b0:	40000800 	.word	0x40000800
 80076b4:	40000c00 	.word	0x40000c00
 80076b8:	08010dcc 	.word	0x08010dcc
 80076bc:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a48      	ldr	r2, [pc, #288]	@ (80077e8 <HAL_TIM_ConfigClockSource+0x608>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d01d      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d2:	d018      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a44      	ldr	r2, [pc, #272]	@ (80077ec <HAL_TIM_ConfigClockSource+0x60c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d013      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a43      	ldr	r2, [pc, #268]	@ (80077f0 <HAL_TIM_ConfigClockSource+0x610>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d00e      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a41      	ldr	r2, [pc, #260]	@ (80077f4 <HAL_TIM_ConfigClockSource+0x614>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d009      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a40      	ldr	r2, [pc, #256]	@ (80077f8 <HAL_TIM_ConfigClockSource+0x618>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d004      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x526>
 80076fc:	f241 5122 	movw	r1, #5410	@ 0x1522
 8007700:	483e      	ldr	r0, [pc, #248]	@ (80077fc <HAL_TIM_ConfigClockSource+0x61c>)
 8007702:	f7f9 fd56 	bl	80011b2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800770e:	d014      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x55a>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d010      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x55a>
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00c      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x55a>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	2b02      	cmp	r3, #2
 8007726:	d008      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x55a>
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	2b0a      	cmp	r3, #10
 800772e:	d004      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x55a>
 8007730:	f241 5125 	movw	r1, #5413	@ 0x1525
 8007734:	4831      	ldr	r0, [pc, #196]	@ (80077fc <HAL_TIM_ConfigClockSource+0x61c>)
 8007736:	f7f9 fd3c 	bl	80011b2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	2b0f      	cmp	r3, #15
 8007740:	d904      	bls.n	800774c <HAL_TIM_ConfigClockSource+0x56c>
 8007742:	f241 5126 	movw	r1, #5414	@ 0x1526
 8007746:	482d      	ldr	r0, [pc, #180]	@ (80077fc <HAL_TIM_ConfigClockSource+0x61c>)
 8007748:	f7f9 fd33 	bl	80011b2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007758:	461a      	mov	r2, r3
 800775a:	f000 fb15 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2140      	movs	r1, #64	@ 0x40
 8007764:	4618      	mov	r0, r3
 8007766:	f000 fb6e 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 800776a:	e02f      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a1d      	ldr	r2, [pc, #116]	@ (80077e8 <HAL_TIM_ConfigClockSource+0x608>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d01d      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800777e:	d018      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a19      	ldr	r2, [pc, #100]	@ (80077ec <HAL_TIM_ConfigClockSource+0x60c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d013      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a18      	ldr	r2, [pc, #96]	@ (80077f0 <HAL_TIM_ConfigClockSource+0x610>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d00e      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a16      	ldr	r2, [pc, #88]	@ (80077f4 <HAL_TIM_ConfigClockSource+0x614>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d009      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a15      	ldr	r2, [pc, #84]	@ (80077f8 <HAL_TIM_ConfigClockSource+0x618>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d004      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x5d2>
 80077a8:	f241 5135 	movw	r1, #5429	@ 0x1535
 80077ac:	4813      	ldr	r0, [pc, #76]	@ (80077fc <HAL_TIM_ConfigClockSource+0x61c>)
 80077ae:	f7f9 fd00 	bl	80011b2 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4619      	mov	r1, r3
 80077bc:	4610      	mov	r0, r2
 80077be:	f000 fb42 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 80077c2:	e003      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	73fb      	strb	r3, [r7, #15]
      break;
 80077c8:	e000      	b.n	80077cc <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 80077ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80077dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3710      	adds	r7, #16
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	40010000 	.word	0x40010000
 80077ec:	40000400 	.word	0x40000400
 80077f0:	40000800 	.word	0x40000800
 80077f4:	40000c00 	.word	0x40000c00
 80077f8:	40014000 	.word	0x40014000
 80077fc:	08010dcc 	.word	0x08010dcc

08007800 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a37      	ldr	r2, [pc, #220]	@ (8007940 <TIM_Base_SetConfig+0xf0>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d00f      	beq.n	8007888 <TIM_Base_SetConfig+0x38>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800786e:	d00b      	beq.n	8007888 <TIM_Base_SetConfig+0x38>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a34      	ldr	r2, [pc, #208]	@ (8007944 <TIM_Base_SetConfig+0xf4>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d007      	beq.n	8007888 <TIM_Base_SetConfig+0x38>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a33      	ldr	r2, [pc, #204]	@ (8007948 <TIM_Base_SetConfig+0xf8>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d003      	beq.n	8007888 <TIM_Base_SetConfig+0x38>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a32      	ldr	r2, [pc, #200]	@ (800794c <TIM_Base_SetConfig+0xfc>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d108      	bne.n	800789a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800788e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	4313      	orrs	r3, r2
 8007898:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a28      	ldr	r2, [pc, #160]	@ (8007940 <TIM_Base_SetConfig+0xf0>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d01b      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078a8:	d017      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a25      	ldr	r2, [pc, #148]	@ (8007944 <TIM_Base_SetConfig+0xf4>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d013      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a24      	ldr	r2, [pc, #144]	@ (8007948 <TIM_Base_SetConfig+0xf8>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d00f      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a23      	ldr	r2, [pc, #140]	@ (800794c <TIM_Base_SetConfig+0xfc>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d00b      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a22      	ldr	r2, [pc, #136]	@ (8007950 <TIM_Base_SetConfig+0x100>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d007      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a21      	ldr	r2, [pc, #132]	@ (8007954 <TIM_Base_SetConfig+0x104>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d003      	beq.n	80078da <TIM_Base_SetConfig+0x8a>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a20      	ldr	r2, [pc, #128]	@ (8007958 <TIM_Base_SetConfig+0x108>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d108      	bne.n	80078ec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a0c      	ldr	r2, [pc, #48]	@ (8007940 <TIM_Base_SetConfig+0xf0>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d103      	bne.n	800791a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	691a      	ldr	r2, [r3, #16]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f043 0204 	orr.w	r2, r3, #4
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	601a      	str	r2, [r3, #0]
}
 8007932:	bf00      	nop
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr
 800793e:	bf00      	nop
 8007940:	40010000 	.word	0x40010000
 8007944:	40000400 	.word	0x40000400
 8007948:	40000800 	.word	0x40000800
 800794c:	40000c00 	.word	0x40000c00
 8007950:	40014000 	.word	0x40014000
 8007954:	40014400 	.word	0x40014400
 8007958:	40014800 	.word	0x40014800

0800795c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b086      	sub	sp, #24
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	f023 0201 	bic.w	r2, r3, #1
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f023 0303 	bic.w	r3, r3, #3
 8007992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	4313      	orrs	r3, r2
 800799c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	f023 0302 	bic.w	r3, r3, #2
 80079a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a30      	ldr	r2, [pc, #192]	@ (8007a74 <TIM_OC1_SetConfig+0x118>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d119      	bne.n	80079ec <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d008      	beq.n	80079d2 <TIM_OC1_SetConfig+0x76>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	2b08      	cmp	r3, #8
 80079c6:	d004      	beq.n	80079d2 <TIM_OC1_SetConfig+0x76>
 80079c8:	f641 21cd 	movw	r1, #6861	@ 0x1acd
 80079cc:	482a      	ldr	r0, [pc, #168]	@ (8007a78 <TIM_OC1_SetConfig+0x11c>)
 80079ce:	f7f9 fbf0 	bl	80011b2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f023 0308 	bic.w	r3, r3, #8
 80079d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f023 0304 	bic.w	r3, r3, #4
 80079ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a21      	ldr	r2, [pc, #132]	@ (8007a74 <TIM_OC1_SetConfig+0x118>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d12d      	bne.n	8007a50 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079fc:	d008      	beq.n	8007a10 <TIM_OC1_SetConfig+0xb4>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d004      	beq.n	8007a10 <TIM_OC1_SetConfig+0xb4>
 8007a06:	f641 21da 	movw	r1, #6874	@ 0x1ada
 8007a0a:	481b      	ldr	r0, [pc, #108]	@ (8007a78 <TIM_OC1_SetConfig+0x11c>)
 8007a0c:	f7f9 fbd1 	bl	80011b2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a18:	d008      	beq.n	8007a2c <TIM_OC1_SetConfig+0xd0>
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	695b      	ldr	r3, [r3, #20]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d004      	beq.n	8007a2c <TIM_OC1_SetConfig+0xd0>
 8007a22:	f641 21db 	movw	r1, #6875	@ 0x1adb
 8007a26:	4814      	ldr	r0, [pc, #80]	@ (8007a78 <TIM_OC1_SetConfig+0x11c>)
 8007a28:	f7f9 fbc3 	bl	80011b2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	621a      	str	r2, [r3, #32]
}
 8007a6a:	bf00      	nop
 8007a6c:	3718      	adds	r7, #24
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	bf00      	nop
 8007a74:	40010000 	.word	0x40010000
 8007a78:	08010dcc 	.word	0x08010dcc

08007a7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a1b      	ldr	r3, [r3, #32]
 8007a90:	f023 0210 	bic.w	r2, r3, #16
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	021b      	lsls	r3, r3, #8
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f023 0320 	bic.w	r3, r3, #32
 8007ac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a31      	ldr	r2, [pc, #196]	@ (8007b9c <TIM_OC2_SetConfig+0x120>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d11a      	bne.n	8007b12 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <TIM_OC2_SetConfig+0x7a>
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	2b08      	cmp	r3, #8
 8007aea:	d004      	beq.n	8007af6 <TIM_OC2_SetConfig+0x7a>
 8007aec:	f641 3119 	movw	r1, #6937	@ 0x1b19
 8007af0:	482b      	ldr	r0, [pc, #172]	@ (8007ba0 <TIM_OC2_SetConfig+0x124>)
 8007af2:	f7f9 fb5e 	bl	80011b2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	011b      	lsls	r3, r3, #4
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a21      	ldr	r2, [pc, #132]	@ (8007b9c <TIM_OC2_SetConfig+0x120>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d12f      	bne.n	8007b7a <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b22:	d008      	beq.n	8007b36 <TIM_OC2_SetConfig+0xba>
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d004      	beq.n	8007b36 <TIM_OC2_SetConfig+0xba>
 8007b2c:	f641 3126 	movw	r1, #6950	@ 0x1b26
 8007b30:	481b      	ldr	r0, [pc, #108]	@ (8007ba0 <TIM_OC2_SetConfig+0x124>)
 8007b32:	f7f9 fb3e 	bl	80011b2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b3e:	d008      	beq.n	8007b52 <TIM_OC2_SetConfig+0xd6>
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	695b      	ldr	r3, [r3, #20]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d004      	beq.n	8007b52 <TIM_OC2_SetConfig+0xd6>
 8007b48:	f641 3127 	movw	r1, #6951	@ 0x1b27
 8007b4c:	4814      	ldr	r0, [pc, #80]	@ (8007ba0 <TIM_OC2_SetConfig+0x124>)
 8007b4e:	f7f9 fb30 	bl	80011b2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	695b      	ldr	r3, [r3, #20]
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	697a      	ldr	r2, [r7, #20]
 8007b92:	621a      	str	r2, [r3, #32]
}
 8007b94:	bf00      	nop
 8007b96:	3718      	adds	r7, #24
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	40010000 	.word	0x40010000
 8007ba0:	08010dcc 	.word	0x08010dcc

08007ba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a1b      	ldr	r3, [r3, #32]
 8007bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	69db      	ldr	r3, [r3, #28]
 8007bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 0303 	bic.w	r3, r3, #3
 8007bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	021b      	lsls	r3, r3, #8
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a31      	ldr	r2, [pc, #196]	@ (8007cc4 <TIM_OC3_SetConfig+0x120>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d11a      	bne.n	8007c38 <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d008      	beq.n	8007c1c <TIM_OC3_SetConfig+0x78>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	2b08      	cmp	r3, #8
 8007c10:	d004      	beq.n	8007c1c <TIM_OC3_SetConfig+0x78>
 8007c12:	f641 3164 	movw	r1, #7012	@ 0x1b64
 8007c16:	482c      	ldr	r0, [pc, #176]	@ (8007cc8 <TIM_OC3_SetConfig+0x124>)
 8007c18:	f7f9 facb 	bl	80011b2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	021b      	lsls	r3, r3, #8
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a22      	ldr	r2, [pc, #136]	@ (8007cc4 <TIM_OC3_SetConfig+0x120>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d12f      	bne.n	8007ca0 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c48:	d008      	beq.n	8007c5c <TIM_OC3_SetConfig+0xb8>
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d004      	beq.n	8007c5c <TIM_OC3_SetConfig+0xb8>
 8007c52:	f641 3171 	movw	r1, #7025	@ 0x1b71
 8007c56:	481c      	ldr	r0, [pc, #112]	@ (8007cc8 <TIM_OC3_SetConfig+0x124>)
 8007c58:	f7f9 faab 	bl	80011b2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c64:	d008      	beq.n	8007c78 <TIM_OC3_SetConfig+0xd4>
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d004      	beq.n	8007c78 <TIM_OC3_SetConfig+0xd4>
 8007c6e:	f641 3172 	movw	r1, #7026	@ 0x1b72
 8007c72:	4815      	ldr	r0, [pc, #84]	@ (8007cc8 <TIM_OC3_SetConfig+0x124>)
 8007c74:	f7f9 fa9d 	bl	80011b2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	695b      	ldr	r3, [r3, #20]
 8007c8c:	011b      	lsls	r3, r3, #4
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	011b      	lsls	r3, r3, #4
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	621a      	str	r2, [r3, #32]
}
 8007cba:	bf00      	nop
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	40010000 	.word	0x40010000
 8007cc8:	08010dcc 	.word	0x08010dcc

08007ccc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	69db      	ldr	r3, [r3, #28]
 8007cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	021b      	lsls	r3, r3, #8
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	031b      	lsls	r3, r3, #12
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a16      	ldr	r2, [pc, #88]	@ (8007d80 <TIM_OC4_SetConfig+0xb4>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d117      	bne.n	8007d5c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d34:	d008      	beq.n	8007d48 <TIM_OC4_SetConfig+0x7c>
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d004      	beq.n	8007d48 <TIM_OC4_SetConfig+0x7c>
 8007d3e:	f641 31b1 	movw	r1, #7089	@ 0x1bb1
 8007d42:	4810      	ldr	r0, [pc, #64]	@ (8007d84 <TIM_OC4_SetConfig+0xb8>)
 8007d44:	f7f9 fa35 	bl	80011b2 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	621a      	str	r2, [r3, #32]
}
 8007d76:	bf00      	nop
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	40010000 	.word	0x40010000
 8007d84:	08010dcc 	.word	0x08010dcc

08007d88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f023 0201 	bic.w	r2, r3, #1
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f023 030a 	bic.w	r3, r3, #10
 8007dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	621a      	str	r2, [r3, #32]
}
 8007dda:	bf00      	nop
 8007ddc:	371c      	adds	r7, #28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr

08007de6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007de6:	b480      	push	{r7}
 8007de8:	b087      	sub	sp, #28
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
 8007df6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	f023 0210 	bic.w	r2, r3, #16
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	031b      	lsls	r3, r3, #12
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	011b      	lsls	r3, r3, #4
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	621a      	str	r2, [r3, #32]
}
 8007e3a:	bf00      	nop
 8007e3c:	371c      	adds	r7, #28
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e5e:	683a      	ldr	r2, [r7, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	f043 0307 	orr.w	r3, r3, #7
 8007e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	609a      	str	r2, [r3, #8]
}
 8007e70:	bf00      	nop
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
 8007e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	021a      	lsls	r2, r3, #8
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	431a      	orrs	r2, r3
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	697a      	ldr	r2, [r7, #20]
 8007eae:	609a      	str	r2, [r3, #8]
}
 8007eb0:	bf00      	nop
 8007eb2:	371c      	adds	r7, #28
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a55      	ldr	r2, [pc, #340]	@ (8008020 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d018      	beq.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ed8:	d013      	beq.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a51      	ldr	r2, [pc, #324]	@ (8008024 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d00e      	beq.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a4f      	ldr	r2, [pc, #316]	@ (8008028 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d009      	beq.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a4e      	ldr	r2, [pc, #312]	@ (800802c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d004      	beq.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007ef8:	f240 71a9 	movw	r1, #1961	@ 0x7a9
 8007efc:	484c      	ldr	r0, [pc, #304]	@ (8008030 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007efe:	f7f9 f958 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d020      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2b10      	cmp	r3, #16
 8007f10:	d01c      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b20      	cmp	r3, #32
 8007f18:	d018      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b30      	cmp	r3, #48	@ 0x30
 8007f20:	d014      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2b40      	cmp	r3, #64	@ 0x40
 8007f28:	d010      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b50      	cmp	r3, #80	@ 0x50
 8007f30:	d00c      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b60      	cmp	r3, #96	@ 0x60
 8007f38:	d008      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b70      	cmp	r3, #112	@ 0x70
 8007f40:	d004      	beq.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007f42:	f240 71aa 	movw	r1, #1962	@ 0x7aa
 8007f46:	483a      	ldr	r0, [pc, #232]	@ (8008030 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007f48:	f7f9 f933 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	2b80      	cmp	r3, #128	@ 0x80
 8007f52:	d008      	beq.n	8007f66 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d004      	beq.n	8007f66 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007f5c:	f240 71ab 	movw	r1, #1963	@ 0x7ab
 8007f60:	4833      	ldr	r0, [pc, #204]	@ (8008030 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007f62:	f7f9 f926 	bl	80011b2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d101      	bne.n	8007f74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007f70:	2302      	movs	r3, #2
 8007f72:	e050      	b.n	8008016 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2202      	movs	r2, #2
 8007f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8008020 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d018      	beq.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc0:	d013      	beq.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a17      	ldr	r2, [pc, #92]	@ (8008024 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d00e      	beq.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a15      	ldr	r2, [pc, #84]	@ (8008028 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d009      	beq.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a14      	ldr	r2, [pc, #80]	@ (800802c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d004      	beq.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a13      	ldr	r2, [pc, #76]	@ (8008034 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d10c      	bne.n	8008004 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	40010000 	.word	0x40010000
 8008024:	40000400 	.word	0x40000400
 8008028:	40000800 	.word	0x40000800
 800802c:	40000c00 	.word	0x40000c00
 8008030:	08010e04 	.word	0x08010e04
 8008034:	40014000 	.word	0x40014000

08008038 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008042:	2300      	movs	r3, #0
 8008044:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a5c      	ldr	r2, [pc, #368]	@ (80081bc <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d004      	beq.n	800805a <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8008050:	f240 71e6 	movw	r1, #2022	@ 0x7e6
 8008054:	485a      	ldr	r0, [pc, #360]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8008056:	f7f9 f8ac 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008062:	d008      	beq.n	8008076 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d004      	beq.n	8008076 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 800806c:	f240 71e7 	movw	r1, #2023	@ 0x7e7
 8008070:	4853      	ldr	r0, [pc, #332]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8008072:	f7f9 f89e 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800807e:	d008      	beq.n	8008092 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d004      	beq.n	8008092 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8008088:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800808c:	484c      	ldr	r0, [pc, #304]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800808e:	f7f9 f890 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d013      	beq.n	80080c2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080a2:	d00e      	beq.n	80080c2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ac:	d009      	beq.n	80080c2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080b6:	d004      	beq.n	80080c2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 80080b8:	f240 71e9 	movw	r1, #2025	@ 0x7e9
 80080bc:	4840      	ldr	r0, [pc, #256]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 80080be:	f7f9 f878 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	2bff      	cmp	r3, #255	@ 0xff
 80080c8:	d904      	bls.n	80080d4 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 80080ca:	f240 71ea 	movw	r1, #2026	@ 0x7ea
 80080ce:	483c      	ldr	r0, [pc, #240]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 80080d0:	f7f9 f86f 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080dc:	d008      	beq.n	80080f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d004      	beq.n	80080f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80080e6:	f240 71eb 	movw	r1, #2027	@ 0x7eb
 80080ea:	4835      	ldr	r0, [pc, #212]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 80080ec:	f7f9 f861 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d009      	beq.n	800810c <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	695b      	ldr	r3, [r3, #20]
 80080fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008100:	d004      	beq.n	800810c <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8008102:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8008106:	482e      	ldr	r0, [pc, #184]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8008108:	f7f9 f853 	bl	80011b2 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008114:	d008      	beq.n	8008128 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d004      	beq.n	8008128 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 800811e:	f240 71ed 	movw	r1, #2029	@ 0x7ed
 8008122:	4827      	ldr	r0, [pc, #156]	@ (80081c0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8008124:	f7f9 f845 	bl	80011b2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800812e:	2b01      	cmp	r3, #1
 8008130:	d101      	bne.n	8008136 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 8008132:	2302      	movs	r3, #2
 8008134:	e03d      	b.n	80081b2 <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	4313      	orrs	r3, r2
 800814a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	4313      	orrs	r3, r2
 8008158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	4313      	orrs	r3, r2
 8008166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4313      	orrs	r3, r2
 8008174:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	4313      	orrs	r3, r2
 8008182:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	4313      	orrs	r3, r2
 8008190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	4313      	orrs	r3, r2
 800819e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3710      	adds	r7, #16
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	40010000 	.word	0x40010000
 80081c0:	08010e04 	.word	0x08010e04

080081c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d101      	bne.n	80081fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e0a3      	b.n	8008346 <HAL_UART_Init+0x15a>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	699b      	ldr	r3, [r3, #24]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d02c      	beq.n	8008260 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a51      	ldr	r2, [pc, #324]	@ (8008350 <HAL_UART_Init+0x164>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d00e      	beq.n	800822e <HAL_UART_Init+0x42>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a4f      	ldr	r2, [pc, #316]	@ (8008354 <HAL_UART_Init+0x168>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d009      	beq.n	800822e <HAL_UART_Init+0x42>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a4e      	ldr	r2, [pc, #312]	@ (8008358 <HAL_UART_Init+0x16c>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d004      	beq.n	800822e <HAL_UART_Init+0x42>
 8008224:	f240 1173 	movw	r1, #371	@ 0x173
 8008228:	484c      	ldr	r0, [pc, #304]	@ (800835c <HAL_UART_Init+0x170>)
 800822a:	f7f8 ffc2 	bl	80011b2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d028      	beq.n	8008288 <HAL_UART_Init+0x9c>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800823e:	d023      	beq.n	8008288 <HAL_UART_Init+0x9c>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	699b      	ldr	r3, [r3, #24]
 8008244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008248:	d01e      	beq.n	8008288 <HAL_UART_Init+0x9c>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008252:	d019      	beq.n	8008288 <HAL_UART_Init+0x9c>
 8008254:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8008258:	4840      	ldr	r0, [pc, #256]	@ (800835c <HAL_UART_Init+0x170>)
 800825a:	f7f8 ffaa 	bl	80011b2 <assert_failed>
 800825e:	e013      	b.n	8008288 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a3a      	ldr	r2, [pc, #232]	@ (8008350 <HAL_UART_Init+0x164>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d00e      	beq.n	8008288 <HAL_UART_Init+0x9c>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a39      	ldr	r2, [pc, #228]	@ (8008354 <HAL_UART_Init+0x168>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d009      	beq.n	8008288 <HAL_UART_Init+0x9c>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a37      	ldr	r2, [pc, #220]	@ (8008358 <HAL_UART_Init+0x16c>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d004      	beq.n	8008288 <HAL_UART_Init+0x9c>
 800827e:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 8008282:	4836      	ldr	r0, [pc, #216]	@ (800835c <HAL_UART_Init+0x170>)
 8008284:	f7f8 ff95 	bl	80011b2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d009      	beq.n	80082a4 <HAL_UART_Init+0xb8>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008298:	d004      	beq.n	80082a4 <HAL_UART_Init+0xb8>
 800829a:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 800829e:	482f      	ldr	r0, [pc, #188]	@ (800835c <HAL_UART_Init+0x170>)
 80082a0:	f7f8 ff87 	bl	80011b2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	69db      	ldr	r3, [r3, #28]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d009      	beq.n	80082c0 <HAL_UART_Init+0xd4>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	69db      	ldr	r3, [r3, #28]
 80082b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082b4:	d004      	beq.n	80082c0 <HAL_UART_Init+0xd4>
 80082b6:	f240 117b 	movw	r1, #379	@ 0x17b
 80082ba:	4828      	ldr	r0, [pc, #160]	@ (800835c <HAL_UART_Init+0x170>)
 80082bc:	f7f8 ff79 	bl	80011b2 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d106      	bne.n	80082da <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7f9 fc19 	bl	8001b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2224      	movs	r2, #36	@ 0x24
 80082de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68da      	ldr	r2, [r3, #12]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082f0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 f97c 	bl	80085f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	691a      	ldr	r2, [r3, #16]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008306:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	695a      	ldr	r2, [r3, #20]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008316:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	68da      	ldr	r2, [r3, #12]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008326:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2200      	movs	r2, #0
 800832c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2220      	movs	r2, #32
 8008332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2220      	movs	r2, #32
 800833a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008344:	2300      	movs	r3, #0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3708      	adds	r7, #8
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
 800834e:	bf00      	nop
 8008350:	40011000 	.word	0x40011000
 8008354:	40004400 	.word	0x40004400
 8008358:	40011400 	.word	0x40011400
 800835c:	08010e40 	.word	0x08010e40

08008360 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b08a      	sub	sp, #40	@ 0x28
 8008364:	af02      	add	r7, sp, #8
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	603b      	str	r3, [r7, #0]
 800836c:	4613      	mov	r3, r2
 800836e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008370:	2300      	movs	r3, #0
 8008372:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800837a:	b2db      	uxtb	r3, r3
 800837c:	2b20      	cmp	r3, #32
 800837e:	d175      	bne.n	800846c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d002      	beq.n	800838c <HAL_UART_Transmit+0x2c>
 8008386:	88fb      	ldrh	r3, [r7, #6]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d101      	bne.n	8008390 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e06e      	b.n	800846e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2200      	movs	r2, #0
 8008394:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2221      	movs	r2, #33	@ 0x21
 800839a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800839e:	f7fa fa53 	bl	8002848 <HAL_GetTick>
 80083a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	88fa      	ldrh	r2, [r7, #6]
 80083a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	88fa      	ldrh	r2, [r7, #6]
 80083ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083b8:	d108      	bne.n	80083cc <HAL_UART_Transmit+0x6c>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d104      	bne.n	80083cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	61bb      	str	r3, [r7, #24]
 80083ca:	e003      	b.n	80083d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083d0:	2300      	movs	r3, #0
 80083d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083d4:	e02e      	b.n	8008434 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	9300      	str	r3, [sp, #0]
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2200      	movs	r2, #0
 80083de:	2180      	movs	r1, #128	@ 0x80
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f000 f848 	bl	8008476 <UART_WaitOnFlagUntilTimeout>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d005      	beq.n	80083f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2220      	movs	r2, #32
 80083f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e03a      	b.n	800846e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10b      	bne.n	8008416 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	881b      	ldrh	r3, [r3, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800840c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	3302      	adds	r3, #2
 8008412:	61bb      	str	r3, [r7, #24]
 8008414:	e007      	b.n	8008426 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	781a      	ldrb	r2, [r3, #0]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	3301      	adds	r3, #1
 8008424:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800842a:	b29b      	uxth	r3, r3
 800842c:	3b01      	subs	r3, #1
 800842e:	b29a      	uxth	r2, r3
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008438:	b29b      	uxth	r3, r3
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1cb      	bne.n	80083d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	2200      	movs	r2, #0
 8008446:	2140      	movs	r1, #64	@ 0x40
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 f814 	bl	8008476 <UART_WaitOnFlagUntilTimeout>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d005      	beq.n	8008460 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2220      	movs	r2, #32
 8008458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800845c:	2303      	movs	r3, #3
 800845e:	e006      	b.n	800846e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2220      	movs	r2, #32
 8008464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008468:	2300      	movs	r3, #0
 800846a:	e000      	b.n	800846e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800846c:	2302      	movs	r3, #2
  }
}
 800846e:	4618      	mov	r0, r3
 8008470:	3720      	adds	r7, #32
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b086      	sub	sp, #24
 800847a:	af00      	add	r7, sp, #0
 800847c:	60f8      	str	r0, [r7, #12]
 800847e:	60b9      	str	r1, [r7, #8]
 8008480:	603b      	str	r3, [r7, #0]
 8008482:	4613      	mov	r3, r2
 8008484:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008486:	e03b      	b.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008488:	6a3b      	ldr	r3, [r7, #32]
 800848a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848e:	d037      	beq.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008490:	f7fa f9da 	bl	8002848 <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	6a3a      	ldr	r2, [r7, #32]
 800849c:	429a      	cmp	r2, r3
 800849e:	d302      	bcc.n	80084a6 <UART_WaitOnFlagUntilTimeout+0x30>
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d101      	bne.n	80084aa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084a6:	2303      	movs	r3, #3
 80084a8:	e03a      	b.n	8008520 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	f003 0304 	and.w	r3, r3, #4
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d023      	beq.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2b80      	cmp	r3, #128	@ 0x80
 80084bc:	d020      	beq.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2b40      	cmp	r3, #64	@ 0x40
 80084c2:	d01d      	beq.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f003 0308 	and.w	r3, r3, #8
 80084ce:	2b08      	cmp	r3, #8
 80084d0:	d116      	bne.n	8008500 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80084d2:	2300      	movs	r3, #0
 80084d4:	617b      	str	r3, [r7, #20]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	617b      	str	r3, [r7, #20]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	617b      	str	r3, [r7, #20]
 80084e6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084e8:	68f8      	ldr	r0, [r7, #12]
 80084ea:	f000 f81d 	bl	8008528 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2208      	movs	r2, #8
 80084f2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e00f      	b.n	8008520 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	681a      	ldr	r2, [r3, #0]
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	4013      	ands	r3, r2
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	429a      	cmp	r2, r3
 800850e:	bf0c      	ite	eq
 8008510:	2301      	moveq	r3, #1
 8008512:	2300      	movne	r3, #0
 8008514:	b2db      	uxtb	r3, r3
 8008516:	461a      	mov	r2, r3
 8008518:	79fb      	ldrb	r3, [r7, #7]
 800851a:	429a      	cmp	r2, r3
 800851c:	d0b4      	beq.n	8008488 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008528:	b480      	push	{r7}
 800852a:	b095      	sub	sp, #84	@ 0x54
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	330c      	adds	r3, #12
 8008536:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800853a:	e853 3f00 	ldrex	r3, [r3]
 800853e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	330c      	adds	r3, #12
 800854e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008550:	643a      	str	r2, [r7, #64]	@ 0x40
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008554:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008556:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008558:	e841 2300 	strex	r3, r2, [r1]
 800855c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1e5      	bne.n	8008530 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	3314      	adds	r3, #20
 800856a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856c:	6a3b      	ldr	r3, [r7, #32]
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	61fb      	str	r3, [r7, #28]
   return(result);
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	f023 0301 	bic.w	r3, r3, #1
 800857a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	3314      	adds	r3, #20
 8008582:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008586:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008588:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800858a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800858c:	e841 2300 	strex	r3, r2, [r1]
 8008590:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1e5      	bne.n	8008564 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800859c:	2b01      	cmp	r3, #1
 800859e:	d119      	bne.n	80085d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	330c      	adds	r3, #12
 80085a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	e853 3f00 	ldrex	r3, [r3]
 80085ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f023 0310 	bic.w	r3, r3, #16
 80085b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	330c      	adds	r3, #12
 80085be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085c0:	61ba      	str	r2, [r7, #24]
 80085c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c4:	6979      	ldr	r1, [r7, #20]
 80085c6:	69ba      	ldr	r2, [r7, #24]
 80085c8:	e841 2300 	strex	r3, r2, [r1]
 80085cc:	613b      	str	r3, [r7, #16]
   return(result);
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1e5      	bne.n	80085a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2220      	movs	r2, #32
 80085d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80085e2:	bf00      	nop
 80085e4:	3754      	adds	r7, #84	@ 0x54
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
	...

080085f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085f4:	b0c0      	sub	sp, #256	@ 0x100
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80085fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008600:	685a      	ldr	r2, [r3, #4]
 8008602:	4bcf      	ldr	r3, [pc, #828]	@ (8008940 <UART_SetConfig+0x350>)
 8008604:	429a      	cmp	r2, r3
 8008606:	d904      	bls.n	8008612 <UART_SetConfig+0x22>
 8008608:	f640 6199 	movw	r1, #3737	@ 0xe99
 800860c:	48cd      	ldr	r0, [pc, #820]	@ (8008944 <UART_SetConfig+0x354>)
 800860e:	f7f8 fdd0 	bl	80011b2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <UART_SetConfig+0x42>
 800861c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008626:	d004      	beq.n	8008632 <UART_SetConfig+0x42>
 8008628:	f640 619a 	movw	r1, #3738	@ 0xe9a
 800862c:	48c5      	ldr	r0, [pc, #788]	@ (8008944 <UART_SetConfig+0x354>)
 800862e:	f7f8 fdc0 	bl	80011b2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008636:	691b      	ldr	r3, [r3, #16]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d010      	beq.n	800865e <UART_SetConfig+0x6e>
 800863c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008646:	d00a      	beq.n	800865e <UART_SetConfig+0x6e>
 8008648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008652:	d004      	beq.n	800865e <UART_SetConfig+0x6e>
 8008654:	f640 619b 	movw	r1, #3739	@ 0xe9b
 8008658:	48ba      	ldr	r0, [pc, #744]	@ (8008944 <UART_SetConfig+0x354>)
 800865a:	f7f8 fdaa 	bl	80011b2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800865e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008662:	695a      	ldr	r2, [r3, #20]
 8008664:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8008668:	4013      	ands	r3, r2
 800866a:	2b00      	cmp	r3, #0
 800866c:	d104      	bne.n	8008678 <UART_SetConfig+0x88>
 800866e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d104      	bne.n	8008682 <UART_SetConfig+0x92>
 8008678:	f640 619c 	movw	r1, #3740	@ 0xe9c
 800867c:	48b1      	ldr	r0, [pc, #708]	@ (8008944 <UART_SetConfig+0x354>)
 800867e:	f7f8 fd98 	bl	80011b2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800868e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008692:	68d9      	ldr	r1, [r3, #12]
 8008694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	ea40 0301 	orr.w	r3, r0, r1
 800869e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	431a      	orrs	r2, r3
 80086ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	431a      	orrs	r2, r3
 80086b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086ba:	69db      	ldr	r3, [r3, #28]
 80086bc:	4313      	orrs	r3, r2
 80086be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80086c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80086ce:	f021 010c 	bic.w	r1, r1, #12
 80086d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80086dc:	430b      	orrs	r3, r1
 80086de:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695b      	ldr	r3, [r3, #20]
 80086e8:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80086ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f0:	6999      	ldr	r1, [r3, #24]
 80086f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	ea40 0301 	orr.w	r3, r0, r1
 80086fc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	4b90      	ldr	r3, [pc, #576]	@ (8008948 <UART_SetConfig+0x358>)
 8008706:	429a      	cmp	r2, r3
 8008708:	d005      	beq.n	8008716 <UART_SetConfig+0x126>
 800870a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	4b8e      	ldr	r3, [pc, #568]	@ (800894c <UART_SetConfig+0x35c>)
 8008712:	429a      	cmp	r2, r3
 8008714:	d104      	bne.n	8008720 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008716:	f7fd fa81 	bl	8005c1c <HAL_RCC_GetPCLK2Freq>
 800871a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800871e:	e003      	b.n	8008728 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008720:	f7fd fa68 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008724:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800872c:	69db      	ldr	r3, [r3, #28]
 800872e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008732:	f040 810f 	bne.w	8008954 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800873a:	2200      	movs	r2, #0
 800873c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008740:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008744:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008748:	4622      	mov	r2, r4
 800874a:	462b      	mov	r3, r5
 800874c:	1891      	adds	r1, r2, r2
 800874e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008750:	415b      	adcs	r3, r3
 8008752:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008754:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008758:	4621      	mov	r1, r4
 800875a:	eb12 0801 	adds.w	r8, r2, r1
 800875e:	4629      	mov	r1, r5
 8008760:	eb43 0901 	adc.w	r9, r3, r1
 8008764:	f04f 0200 	mov.w	r2, #0
 8008768:	f04f 0300 	mov.w	r3, #0
 800876c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008770:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008774:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008778:	4690      	mov	r8, r2
 800877a:	4699      	mov	r9, r3
 800877c:	4623      	mov	r3, r4
 800877e:	eb18 0303 	adds.w	r3, r8, r3
 8008782:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008786:	462b      	mov	r3, r5
 8008788:	eb49 0303 	adc.w	r3, r9, r3
 800878c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800879c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80087a0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80087a4:	460b      	mov	r3, r1
 80087a6:	18db      	adds	r3, r3, r3
 80087a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80087aa:	4613      	mov	r3, r2
 80087ac:	eb42 0303 	adc.w	r3, r2, r3
 80087b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80087b2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80087b6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80087ba:	f7f7 ff95 	bl	80006e8 <__aeabi_uldivmod>
 80087be:	4602      	mov	r2, r0
 80087c0:	460b      	mov	r3, r1
 80087c2:	4b63      	ldr	r3, [pc, #396]	@ (8008950 <UART_SetConfig+0x360>)
 80087c4:	fba3 2302 	umull	r2, r3, r3, r2
 80087c8:	095b      	lsrs	r3, r3, #5
 80087ca:	011c      	lsls	r4, r3, #4
 80087cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087d0:	2200      	movs	r2, #0
 80087d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087d6:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80087da:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80087de:	4642      	mov	r2, r8
 80087e0:	464b      	mov	r3, r9
 80087e2:	1891      	adds	r1, r2, r2
 80087e4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80087e6:	415b      	adcs	r3, r3
 80087e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80087ee:	4641      	mov	r1, r8
 80087f0:	eb12 0a01 	adds.w	sl, r2, r1
 80087f4:	4649      	mov	r1, r9
 80087f6:	eb43 0b01 	adc.w	fp, r3, r1
 80087fa:	f04f 0200 	mov.w	r2, #0
 80087fe:	f04f 0300 	mov.w	r3, #0
 8008802:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008806:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800880a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800880e:	4692      	mov	sl, r2
 8008810:	469b      	mov	fp, r3
 8008812:	4643      	mov	r3, r8
 8008814:	eb1a 0303 	adds.w	r3, sl, r3
 8008818:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800881c:	464b      	mov	r3, r9
 800881e:	eb4b 0303 	adc.w	r3, fp, r3
 8008822:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008832:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008836:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800883a:	460b      	mov	r3, r1
 800883c:	18db      	adds	r3, r3, r3
 800883e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008840:	4613      	mov	r3, r2
 8008842:	eb42 0303 	adc.w	r3, r2, r3
 8008846:	647b      	str	r3, [r7, #68]	@ 0x44
 8008848:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800884c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008850:	f7f7 ff4a 	bl	80006e8 <__aeabi_uldivmod>
 8008854:	4602      	mov	r2, r0
 8008856:	460b      	mov	r3, r1
 8008858:	4611      	mov	r1, r2
 800885a:	4b3d      	ldr	r3, [pc, #244]	@ (8008950 <UART_SetConfig+0x360>)
 800885c:	fba3 2301 	umull	r2, r3, r3, r1
 8008860:	095b      	lsrs	r3, r3, #5
 8008862:	2264      	movs	r2, #100	@ 0x64
 8008864:	fb02 f303 	mul.w	r3, r2, r3
 8008868:	1acb      	subs	r3, r1, r3
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008870:	4b37      	ldr	r3, [pc, #220]	@ (8008950 <UART_SetConfig+0x360>)
 8008872:	fba3 2302 	umull	r2, r3, r3, r2
 8008876:	095b      	lsrs	r3, r3, #5
 8008878:	005b      	lsls	r3, r3, #1
 800887a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800887e:	441c      	add	r4, r3
 8008880:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008884:	2200      	movs	r2, #0
 8008886:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800888a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800888e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008892:	4642      	mov	r2, r8
 8008894:	464b      	mov	r3, r9
 8008896:	1891      	adds	r1, r2, r2
 8008898:	63b9      	str	r1, [r7, #56]	@ 0x38
 800889a:	415b      	adcs	r3, r3
 800889c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800889e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80088a2:	4641      	mov	r1, r8
 80088a4:	1851      	adds	r1, r2, r1
 80088a6:	6339      	str	r1, [r7, #48]	@ 0x30
 80088a8:	4649      	mov	r1, r9
 80088aa:	414b      	adcs	r3, r1
 80088ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ae:	f04f 0200 	mov.w	r2, #0
 80088b2:	f04f 0300 	mov.w	r3, #0
 80088b6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80088ba:	4659      	mov	r1, fp
 80088bc:	00cb      	lsls	r3, r1, #3
 80088be:	4651      	mov	r1, sl
 80088c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088c4:	4651      	mov	r1, sl
 80088c6:	00ca      	lsls	r2, r1, #3
 80088c8:	4610      	mov	r0, r2
 80088ca:	4619      	mov	r1, r3
 80088cc:	4603      	mov	r3, r0
 80088ce:	4642      	mov	r2, r8
 80088d0:	189b      	adds	r3, r3, r2
 80088d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088d6:	464b      	mov	r3, r9
 80088d8:	460a      	mov	r2, r1
 80088da:	eb42 0303 	adc.w	r3, r2, r3
 80088de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80088ee:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80088f2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80088f6:	460b      	mov	r3, r1
 80088f8:	18db      	adds	r3, r3, r3
 80088fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088fc:	4613      	mov	r3, r2
 80088fe:	eb42 0303 	adc.w	r3, r2, r3
 8008902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008904:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008908:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800890c:	f7f7 feec 	bl	80006e8 <__aeabi_uldivmod>
 8008910:	4602      	mov	r2, r0
 8008912:	460b      	mov	r3, r1
 8008914:	4b0e      	ldr	r3, [pc, #56]	@ (8008950 <UART_SetConfig+0x360>)
 8008916:	fba3 1302 	umull	r1, r3, r3, r2
 800891a:	095b      	lsrs	r3, r3, #5
 800891c:	2164      	movs	r1, #100	@ 0x64
 800891e:	fb01 f303 	mul.w	r3, r1, r3
 8008922:	1ad3      	subs	r3, r2, r3
 8008924:	00db      	lsls	r3, r3, #3
 8008926:	3332      	adds	r3, #50	@ 0x32
 8008928:	4a09      	ldr	r2, [pc, #36]	@ (8008950 <UART_SetConfig+0x360>)
 800892a:	fba2 2303 	umull	r2, r3, r2, r3
 800892e:	095b      	lsrs	r3, r3, #5
 8008930:	f003 0207 	and.w	r2, r3, #7
 8008934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4422      	add	r2, r4
 800893c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800893e:	e109      	b.n	8008b54 <UART_SetConfig+0x564>
 8008940:	00a037a0 	.word	0x00a037a0
 8008944:	08010e40 	.word	0x08010e40
 8008948:	40011000 	.word	0x40011000
 800894c:	40011400 	.word	0x40011400
 8008950:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008958:	2200      	movs	r2, #0
 800895a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800895e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008962:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008966:	4642      	mov	r2, r8
 8008968:	464b      	mov	r3, r9
 800896a:	1891      	adds	r1, r2, r2
 800896c:	6239      	str	r1, [r7, #32]
 800896e:	415b      	adcs	r3, r3
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24
 8008972:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008976:	4641      	mov	r1, r8
 8008978:	1854      	adds	r4, r2, r1
 800897a:	4649      	mov	r1, r9
 800897c:	eb43 0501 	adc.w	r5, r3, r1
 8008980:	f04f 0200 	mov.w	r2, #0
 8008984:	f04f 0300 	mov.w	r3, #0
 8008988:	00eb      	lsls	r3, r5, #3
 800898a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800898e:	00e2      	lsls	r2, r4, #3
 8008990:	4614      	mov	r4, r2
 8008992:	461d      	mov	r5, r3
 8008994:	4643      	mov	r3, r8
 8008996:	18e3      	adds	r3, r4, r3
 8008998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800899c:	464b      	mov	r3, r9
 800899e:	eb45 0303 	adc.w	r3, r5, r3
 80089a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80089a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80089b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80089b6:	f04f 0200 	mov.w	r2, #0
 80089ba:	f04f 0300 	mov.w	r3, #0
 80089be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80089c2:	4629      	mov	r1, r5
 80089c4:	008b      	lsls	r3, r1, #2
 80089c6:	4621      	mov	r1, r4
 80089c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089cc:	4621      	mov	r1, r4
 80089ce:	008a      	lsls	r2, r1, #2
 80089d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80089d4:	f7f7 fe88 	bl	80006e8 <__aeabi_uldivmod>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	4b60      	ldr	r3, [pc, #384]	@ (8008b60 <UART_SetConfig+0x570>)
 80089de:	fba3 2302 	umull	r2, r3, r3, r2
 80089e2:	095b      	lsrs	r3, r3, #5
 80089e4:	011c      	lsls	r4, r3, #4
 80089e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089ea:	2200      	movs	r2, #0
 80089ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80089f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80089f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80089f8:	4642      	mov	r2, r8
 80089fa:	464b      	mov	r3, r9
 80089fc:	1891      	adds	r1, r2, r2
 80089fe:	61b9      	str	r1, [r7, #24]
 8008a00:	415b      	adcs	r3, r3
 8008a02:	61fb      	str	r3, [r7, #28]
 8008a04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a08:	4641      	mov	r1, r8
 8008a0a:	1851      	adds	r1, r2, r1
 8008a0c:	6139      	str	r1, [r7, #16]
 8008a0e:	4649      	mov	r1, r9
 8008a10:	414b      	adcs	r3, r1
 8008a12:	617b      	str	r3, [r7, #20]
 8008a14:	f04f 0200 	mov.w	r2, #0
 8008a18:	f04f 0300 	mov.w	r3, #0
 8008a1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008a20:	4659      	mov	r1, fp
 8008a22:	00cb      	lsls	r3, r1, #3
 8008a24:	4651      	mov	r1, sl
 8008a26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a2a:	4651      	mov	r1, sl
 8008a2c:	00ca      	lsls	r2, r1, #3
 8008a2e:	4610      	mov	r0, r2
 8008a30:	4619      	mov	r1, r3
 8008a32:	4603      	mov	r3, r0
 8008a34:	4642      	mov	r2, r8
 8008a36:	189b      	adds	r3, r3, r2
 8008a38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a3c:	464b      	mov	r3, r9
 8008a3e:	460a      	mov	r2, r1
 8008a40:	eb42 0303 	adc.w	r3, r2, r3
 8008a44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008a52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008a54:	f04f 0200 	mov.w	r2, #0
 8008a58:	f04f 0300 	mov.w	r3, #0
 8008a5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008a60:	4649      	mov	r1, r9
 8008a62:	008b      	lsls	r3, r1, #2
 8008a64:	4641      	mov	r1, r8
 8008a66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a6a:	4641      	mov	r1, r8
 8008a6c:	008a      	lsls	r2, r1, #2
 8008a6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008a72:	f7f7 fe39 	bl	80006e8 <__aeabi_uldivmod>
 8008a76:	4602      	mov	r2, r0
 8008a78:	460b      	mov	r3, r1
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	4b38      	ldr	r3, [pc, #224]	@ (8008b60 <UART_SetConfig+0x570>)
 8008a7e:	fba3 2301 	umull	r2, r3, r3, r1
 8008a82:	095b      	lsrs	r3, r3, #5
 8008a84:	2264      	movs	r2, #100	@ 0x64
 8008a86:	fb02 f303 	mul.w	r3, r2, r3
 8008a8a:	1acb      	subs	r3, r1, r3
 8008a8c:	011b      	lsls	r3, r3, #4
 8008a8e:	3332      	adds	r3, #50	@ 0x32
 8008a90:	4a33      	ldr	r2, [pc, #204]	@ (8008b60 <UART_SetConfig+0x570>)
 8008a92:	fba2 2303 	umull	r2, r3, r2, r3
 8008a96:	095b      	lsrs	r3, r3, #5
 8008a98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a9c:	441c      	add	r4, r3
 8008a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008aa6:	677a      	str	r2, [r7, #116]	@ 0x74
 8008aa8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008aac:	4642      	mov	r2, r8
 8008aae:	464b      	mov	r3, r9
 8008ab0:	1891      	adds	r1, r2, r2
 8008ab2:	60b9      	str	r1, [r7, #8]
 8008ab4:	415b      	adcs	r3, r3
 8008ab6:	60fb      	str	r3, [r7, #12]
 8008ab8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008abc:	4641      	mov	r1, r8
 8008abe:	1851      	adds	r1, r2, r1
 8008ac0:	6039      	str	r1, [r7, #0]
 8008ac2:	4649      	mov	r1, r9
 8008ac4:	414b      	adcs	r3, r1
 8008ac6:	607b      	str	r3, [r7, #4]
 8008ac8:	f04f 0200 	mov.w	r2, #0
 8008acc:	f04f 0300 	mov.w	r3, #0
 8008ad0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ad4:	4659      	mov	r1, fp
 8008ad6:	00cb      	lsls	r3, r1, #3
 8008ad8:	4651      	mov	r1, sl
 8008ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ade:	4651      	mov	r1, sl
 8008ae0:	00ca      	lsls	r2, r1, #3
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	4642      	mov	r2, r8
 8008aea:	189b      	adds	r3, r3, r2
 8008aec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008aee:	464b      	mov	r3, r9
 8008af0:	460a      	mov	r2, r1
 8008af2:	eb42 0303 	adc.w	r3, r2, r3
 8008af6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b02:	667a      	str	r2, [r7, #100]	@ 0x64
 8008b04:	f04f 0200 	mov.w	r2, #0
 8008b08:	f04f 0300 	mov.w	r3, #0
 8008b0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008b10:	4649      	mov	r1, r9
 8008b12:	008b      	lsls	r3, r1, #2
 8008b14:	4641      	mov	r1, r8
 8008b16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b1a:	4641      	mov	r1, r8
 8008b1c:	008a      	lsls	r2, r1, #2
 8008b1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008b22:	f7f7 fde1 	bl	80006e8 <__aeabi_uldivmod>
 8008b26:	4602      	mov	r2, r0
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008b60 <UART_SetConfig+0x570>)
 8008b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b30:	095b      	lsrs	r3, r3, #5
 8008b32:	2164      	movs	r1, #100	@ 0x64
 8008b34:	fb01 f303 	mul.w	r3, r1, r3
 8008b38:	1ad3      	subs	r3, r2, r3
 8008b3a:	011b      	lsls	r3, r3, #4
 8008b3c:	3332      	adds	r3, #50	@ 0x32
 8008b3e:	4a08      	ldr	r2, [pc, #32]	@ (8008b60 <UART_SetConfig+0x570>)
 8008b40:	fba2 2303 	umull	r2, r3, r2, r3
 8008b44:	095b      	lsrs	r3, r3, #5
 8008b46:	f003 020f 	and.w	r2, r3, #15
 8008b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4422      	add	r2, r4
 8008b52:	609a      	str	r2, [r3, #8]
}
 8008b54:	bf00      	nop
 8008b56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b60:	51eb851f 	.word	0x51eb851f

08008b64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b64:	b084      	sub	sp, #16
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b084      	sub	sp, #16
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	f107 001c 	add.w	r0, r7, #28
 8008b72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b76:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d123      	bne.n	8008bc6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	68db      	ldr	r3, [r3, #12]
 8008b8e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008b92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008ba6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d105      	bne.n	8008bba <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f001 fae8 	bl	800a190 <USB_CoreReset>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	73fb      	strb	r3, [r7, #15]
 8008bc4:	e01b      	b.n	8008bfe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f001 fadc 	bl	800a190 <USB_CoreReset>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008bdc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d106      	bne.n	8008bf2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	639a      	str	r2, [r3, #56]	@ 0x38
 8008bf0:	e005      	b.n	8008bfe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bf6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008bfe:	7fbb      	ldrb	r3, [r7, #30]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d10b      	bne.n	8008c1c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f043 0206 	orr.w	r2, r3, #6
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	f043 0220 	orr.w	r2, r3, #32
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3710      	adds	r7, #16
 8008c22:	46bd      	mov	sp, r7
 8008c24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c28:	b004      	add	sp, #16
 8008c2a:	4770      	bx	lr

08008c2c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b087      	sub	sp, #28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	4613      	mov	r3, r2
 8008c38:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008c3a:	79fb      	ldrb	r3, [r7, #7]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d165      	bne.n	8008d0c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	4a41      	ldr	r2, [pc, #260]	@ (8008d48 <USB_SetTurnaroundTime+0x11c>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d906      	bls.n	8008c56 <USB_SetTurnaroundTime+0x2a>
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	4a40      	ldr	r2, [pc, #256]	@ (8008d4c <USB_SetTurnaroundTime+0x120>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d202      	bcs.n	8008c56 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008c50:	230f      	movs	r3, #15
 8008c52:	617b      	str	r3, [r7, #20]
 8008c54:	e062      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	4a3c      	ldr	r2, [pc, #240]	@ (8008d4c <USB_SetTurnaroundTime+0x120>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d306      	bcc.n	8008c6c <USB_SetTurnaroundTime+0x40>
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	4a3b      	ldr	r2, [pc, #236]	@ (8008d50 <USB_SetTurnaroundTime+0x124>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d202      	bcs.n	8008c6c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008c66:	230e      	movs	r3, #14
 8008c68:	617b      	str	r3, [r7, #20]
 8008c6a:	e057      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	4a38      	ldr	r2, [pc, #224]	@ (8008d50 <USB_SetTurnaroundTime+0x124>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d306      	bcc.n	8008c82 <USB_SetTurnaroundTime+0x56>
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	4a37      	ldr	r2, [pc, #220]	@ (8008d54 <USB_SetTurnaroundTime+0x128>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d202      	bcs.n	8008c82 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008c7c:	230d      	movs	r3, #13
 8008c7e:	617b      	str	r3, [r7, #20]
 8008c80:	e04c      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	4a33      	ldr	r2, [pc, #204]	@ (8008d54 <USB_SetTurnaroundTime+0x128>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d306      	bcc.n	8008c98 <USB_SetTurnaroundTime+0x6c>
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	4a32      	ldr	r2, [pc, #200]	@ (8008d58 <USB_SetTurnaroundTime+0x12c>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d802      	bhi.n	8008c98 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008c92:	230c      	movs	r3, #12
 8008c94:	617b      	str	r3, [r7, #20]
 8008c96:	e041      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	4a2f      	ldr	r2, [pc, #188]	@ (8008d58 <USB_SetTurnaroundTime+0x12c>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d906      	bls.n	8008cae <USB_SetTurnaroundTime+0x82>
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	4a2e      	ldr	r2, [pc, #184]	@ (8008d5c <USB_SetTurnaroundTime+0x130>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d802      	bhi.n	8008cae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ca8:	230b      	movs	r3, #11
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	e036      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	4a2a      	ldr	r2, [pc, #168]	@ (8008d5c <USB_SetTurnaroundTime+0x130>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d906      	bls.n	8008cc4 <USB_SetTurnaroundTime+0x98>
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	4a29      	ldr	r2, [pc, #164]	@ (8008d60 <USB_SetTurnaroundTime+0x134>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d802      	bhi.n	8008cc4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008cbe:	230a      	movs	r3, #10
 8008cc0:	617b      	str	r3, [r7, #20]
 8008cc2:	e02b      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	4a26      	ldr	r2, [pc, #152]	@ (8008d60 <USB_SetTurnaroundTime+0x134>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d906      	bls.n	8008cda <USB_SetTurnaroundTime+0xae>
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	4a25      	ldr	r2, [pc, #148]	@ (8008d64 <USB_SetTurnaroundTime+0x138>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d202      	bcs.n	8008cda <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008cd4:	2309      	movs	r3, #9
 8008cd6:	617b      	str	r3, [r7, #20]
 8008cd8:	e020      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	4a21      	ldr	r2, [pc, #132]	@ (8008d64 <USB_SetTurnaroundTime+0x138>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d306      	bcc.n	8008cf0 <USB_SetTurnaroundTime+0xc4>
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	4a20      	ldr	r2, [pc, #128]	@ (8008d68 <USB_SetTurnaroundTime+0x13c>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d802      	bhi.n	8008cf0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008cea:	2308      	movs	r3, #8
 8008cec:	617b      	str	r3, [r7, #20]
 8008cee:	e015      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8008d68 <USB_SetTurnaroundTime+0x13c>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d906      	bls.n	8008d06 <USB_SetTurnaroundTime+0xda>
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8008d6c <USB_SetTurnaroundTime+0x140>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d202      	bcs.n	8008d06 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008d00:	2307      	movs	r3, #7
 8008d02:	617b      	str	r3, [r7, #20]
 8008d04:	e00a      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008d06:	2306      	movs	r3, #6
 8008d08:	617b      	str	r3, [r7, #20]
 8008d0a:	e007      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008d0c:	79fb      	ldrb	r3, [r7, #7]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008d12:	2309      	movs	r3, #9
 8008d14:	617b      	str	r3, [r7, #20]
 8008d16:	e001      	b.n	8008d1c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008d18:	2309      	movs	r3, #9
 8008d1a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	68da      	ldr	r2, [r3, #12]
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	029b      	lsls	r3, r3, #10
 8008d30:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008d34:	431a      	orrs	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	371c      	adds	r7, #28
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr
 8008d48:	00d8acbf 	.word	0x00d8acbf
 8008d4c:	00e4e1c0 	.word	0x00e4e1c0
 8008d50:	00f42400 	.word	0x00f42400
 8008d54:	01067380 	.word	0x01067380
 8008d58:	011a499f 	.word	0x011a499f
 8008d5c:	01312cff 	.word	0x01312cff
 8008d60:	014ca43f 	.word	0x014ca43f
 8008d64:	016e3600 	.word	0x016e3600
 8008d68:	01a6ab1f 	.word	0x01a6ab1f
 8008d6c:	01e84800 	.word	0x01e84800

08008d70 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	f043 0201 	orr.w	r2, r3, #1
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f023 0201 	bic.w	r2, r3, #1
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008dd0:	78fb      	ldrb	r3, [r7, #3]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d115      	bne.n	8008e02 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008de2:	200a      	movs	r0, #10
 8008de4:	f7f9 fd3c 	bl	8002860 <HAL_Delay>
      ms += 10U;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	330a      	adds	r3, #10
 8008dec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f001 f93f 	bl	800a072 <USB_GetMode>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d01e      	beq.n	8008e38 <USB_SetCurrentMode+0x84>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2bc7      	cmp	r3, #199	@ 0xc7
 8008dfe:	d9f0      	bls.n	8008de2 <USB_SetCurrentMode+0x2e>
 8008e00:	e01a      	b.n	8008e38 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008e02:	78fb      	ldrb	r3, [r7, #3]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d115      	bne.n	8008e34 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008e14:	200a      	movs	r0, #10
 8008e16:	f7f9 fd23 	bl	8002860 <HAL_Delay>
      ms += 10U;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	330a      	adds	r3, #10
 8008e1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f001 f926 	bl	800a072 <USB_GetMode>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d005      	beq.n	8008e38 <USB_SetCurrentMode+0x84>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2bc7      	cmp	r3, #199	@ 0xc7
 8008e30:	d9f0      	bls.n	8008e14 <USB_SetCurrentMode+0x60>
 8008e32:	e001      	b.n	8008e38 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e005      	b.n	8008e44 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2bc8      	cmp	r3, #200	@ 0xc8
 8008e3c:	d101      	bne.n	8008e42 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e000      	b.n	8008e44 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008e4c:	b084      	sub	sp, #16
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b086      	sub	sp, #24
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008e66:	2300      	movs	r3, #0
 8008e68:	613b      	str	r3, [r7, #16]
 8008e6a:	e009      	b.n	8008e80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	3340      	adds	r3, #64	@ 0x40
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	4413      	add	r3, r2
 8008e76:	2200      	movs	r2, #0
 8008e78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	613b      	str	r3, [r7, #16]
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	2b0e      	cmp	r3, #14
 8008e84:	d9f2      	bls.n	8008e6c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008e86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d11c      	bne.n	8008ec8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e9c:	f043 0302 	orr.w	r3, r3, #2
 8008ea0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ebe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ec6:	e00b      	b.n	8008ee0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ecc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	2300      	movs	r3, #0
 8008eea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008eec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d10d      	bne.n	8008f10 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d104      	bne.n	8008f06 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008efc:	2100      	movs	r1, #0
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f968 	bl	80091d4 <USB_SetDevSpeed>
 8008f04:	e008      	b.n	8008f18 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008f06:	2101      	movs	r1, #1
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f963 	bl	80091d4 <USB_SetDevSpeed>
 8008f0e:	e003      	b.n	8008f18 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008f10:	2103      	movs	r1, #3
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f95e 	bl	80091d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008f18:	2110      	movs	r1, #16
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 f8fa 	bl	8009114 <USB_FlushTxFifo>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d001      	beq.n	8008f2a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 f924 	bl	8009178 <USB_FlushRxFifo>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f40:	461a      	mov	r2, r3
 8008f42:	2300      	movs	r3, #0
 8008f44:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	2300      	movs	r3, #0
 8008f50:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f58:	461a      	mov	r2, r3
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f5e:	2300      	movs	r3, #0
 8008f60:	613b      	str	r3, [r7, #16]
 8008f62:	e043      	b.n	8008fec <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	015a      	lsls	r2, r3, #5
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	4413      	add	r3, r2
 8008f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f7a:	d118      	bne.n	8008fae <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d10a      	bne.n	8008f98 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	015a      	lsls	r2, r3, #5
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	4413      	add	r3, r2
 8008f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f8e:	461a      	mov	r2, r3
 8008f90:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	e013      	b.n	8008fc0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008faa:	6013      	str	r3, [r2, #0]
 8008fac:	e008      	b.n	8008fc0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	015a      	lsls	r2, r3, #5
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fba:	461a      	mov	r2, r3
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	015a      	lsls	r2, r3, #5
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fcc:	461a      	mov	r2, r3
 8008fce:	2300      	movs	r3, #0
 8008fd0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fde:	461a      	mov	r2, r3
 8008fe0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008fe4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	3301      	adds	r3, #1
 8008fea:	613b      	str	r3, [r7, #16]
 8008fec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d3b5      	bcc.n	8008f64 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	613b      	str	r3, [r7, #16]
 8008ffc:	e043      	b.n	8009086 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	015a      	lsls	r2, r3, #5
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	4413      	add	r3, r2
 8009006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009010:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009014:	d118      	bne.n	8009048 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10a      	bne.n	8009032 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	4413      	add	r3, r2
 8009024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009028:	461a      	mov	r2, r3
 800902a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800902e:	6013      	str	r3, [r2, #0]
 8009030:	e013      	b.n	800905a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	4413      	add	r3, r2
 800903a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800903e:	461a      	mov	r2, r3
 8009040:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	e008      	b.n	800905a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	015a      	lsls	r2, r3, #5
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	4413      	add	r3, r2
 8009050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009054:	461a      	mov	r2, r3
 8009056:	2300      	movs	r3, #0
 8009058:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	4413      	add	r3, r2
 8009062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009066:	461a      	mov	r2, r3
 8009068:	2300      	movs	r3, #0
 800906a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	015a      	lsls	r2, r3, #5
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	4413      	add	r3, r2
 8009074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009078:	461a      	mov	r2, r3
 800907a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800907e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	3301      	adds	r3, #1
 8009084:	613b      	str	r3, [r7, #16]
 8009086:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800908a:	461a      	mov	r2, r3
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	4293      	cmp	r3, r2
 8009090:	d3b5      	bcc.n	8008ffe <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	68fa      	ldr	r2, [r7, #12]
 800909c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80090a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80090b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80090b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d105      	bne.n	80090c8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	f043 0210 	orr.w	r2, r3, #16
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	699a      	ldr	r2, [r3, #24]
 80090cc:	4b10      	ldr	r3, [pc, #64]	@ (8009110 <USB_DevInit+0x2c4>)
 80090ce:	4313      	orrs	r3, r2
 80090d0:	687a      	ldr	r2, [r7, #4]
 80090d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80090d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d005      	beq.n	80090e8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	f043 0208 	orr.w	r2, r3, #8
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80090e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d107      	bne.n	8009100 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090f8:	f043 0304 	orr.w	r3, r3, #4
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009100:	7dfb      	ldrb	r3, [r7, #23]
}
 8009102:	4618      	mov	r0, r3
 8009104:	3718      	adds	r7, #24
 8009106:	46bd      	mov	sp, r7
 8009108:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800910c:	b004      	add	sp, #16
 800910e:	4770      	bx	lr
 8009110:	803c3800 	.word	0x803c3800

08009114 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009114:	b480      	push	{r7}
 8009116:	b085      	sub	sp, #20
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800911e:	2300      	movs	r3, #0
 8009120:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	3301      	adds	r3, #1
 8009126:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800912e:	d901      	bls.n	8009134 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	e01b      	b.n	800916c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	691b      	ldr	r3, [r3, #16]
 8009138:	2b00      	cmp	r3, #0
 800913a:	daf2      	bge.n	8009122 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800913c:	2300      	movs	r3, #0
 800913e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	019b      	lsls	r3, r3, #6
 8009144:	f043 0220 	orr.w	r2, r3, #32
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	3301      	adds	r3, #1
 8009150:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009158:	d901      	bls.n	800915e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	e006      	b.n	800916c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	f003 0320 	and.w	r3, r3, #32
 8009166:	2b20      	cmp	r3, #32
 8009168:	d0f0      	beq.n	800914c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3714      	adds	r7, #20
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009180:	2300      	movs	r3, #0
 8009182:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	3301      	adds	r3, #1
 8009188:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009190:	d901      	bls.n	8009196 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e018      	b.n	80091c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	2b00      	cmp	r3, #0
 800919c:	daf2      	bge.n	8009184 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800919e:	2300      	movs	r3, #0
 80091a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2210      	movs	r2, #16
 80091a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	3301      	adds	r3, #1
 80091ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80091b4:	d901      	bls.n	80091ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80091b6:	2303      	movs	r3, #3
 80091b8:	e006      	b.n	80091c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	f003 0310 	and.w	r3, r3, #16
 80091c2:	2b10      	cmp	r3, #16
 80091c4:	d0f0      	beq.n	80091a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80091c6:	2300      	movs	r3, #0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3714      	adds	r7, #20
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b085      	sub	sp, #20
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	68f9      	ldr	r1, [r7, #12]
 80091f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091f4:	4313      	orrs	r3, r2
 80091f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3714      	adds	r7, #20
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009206:	b480      	push	{r7}
 8009208:	b087      	sub	sp, #28
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	f003 0306 	and.w	r3, r3, #6
 800921e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d102      	bne.n	800922c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009226:	2300      	movs	r3, #0
 8009228:	75fb      	strb	r3, [r7, #23]
 800922a:	e00a      	b.n	8009242 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2b02      	cmp	r3, #2
 8009230:	d002      	beq.n	8009238 <USB_GetDevSpeed+0x32>
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2b06      	cmp	r3, #6
 8009236:	d102      	bne.n	800923e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009238:	2302      	movs	r3, #2
 800923a:	75fb      	strb	r3, [r7, #23]
 800923c:	e001      	b.n	8009242 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800923e:	230f      	movs	r3, #15
 8009240:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009242:	7dfb      	ldrb	r3, [r7, #23]
}
 8009244:	4618      	mov	r0, r3
 8009246:	371c      	adds	r7, #28
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	785b      	ldrb	r3, [r3, #1]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d13a      	bne.n	80092e2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009272:	69da      	ldr	r2, [r3, #28]
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	f003 030f 	and.w	r3, r3, #15
 800927c:	2101      	movs	r1, #1
 800927e:	fa01 f303 	lsl.w	r3, r1, r3
 8009282:	b29b      	uxth	r3, r3
 8009284:	68f9      	ldr	r1, [r7, #12]
 8009286:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800928a:	4313      	orrs	r3, r2
 800928c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d155      	bne.n	8009350 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	015a      	lsls	r2, r3, #5
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	4413      	add	r3, r2
 80092ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	791b      	ldrb	r3, [r3, #4]
 80092be:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80092c0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	059b      	lsls	r3, r3, #22
 80092c6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80092c8:	4313      	orrs	r3, r2
 80092ca:	68ba      	ldr	r2, [r7, #8]
 80092cc:	0151      	lsls	r1, r2, #5
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	440a      	add	r2, r1
 80092d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092de:	6013      	str	r3, [r2, #0]
 80092e0:	e036      	b.n	8009350 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e8:	69da      	ldr	r2, [r3, #28]
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	f003 030f 	and.w	r3, r3, #15
 80092f2:	2101      	movs	r1, #1
 80092f4:	fa01 f303 	lsl.w	r3, r1, r3
 80092f8:	041b      	lsls	r3, r3, #16
 80092fa:	68f9      	ldr	r1, [r7, #12]
 80092fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009300:	4313      	orrs	r3, r2
 8009302:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	015a      	lsls	r2, r3, #5
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	4413      	add	r3, r2
 800930c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009316:	2b00      	cmp	r3, #0
 8009318:	d11a      	bne.n	8009350 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	015a      	lsls	r2, r3, #5
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	4413      	add	r3, r2
 8009322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	791b      	ldrb	r3, [r3, #4]
 8009334:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009336:	430b      	orrs	r3, r1
 8009338:	4313      	orrs	r3, r2
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	0151      	lsls	r1, r2, #5
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	440a      	add	r2, r1
 8009342:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800934a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800934e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3714      	adds	r7, #20
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr
	...

08009360 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	785b      	ldrb	r3, [r3, #1]
 8009378:	2b01      	cmp	r3, #1
 800937a:	d161      	bne.n	8009440 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	4413      	add	r3, r2
 8009384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800938e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009392:	d11f      	bne.n	80093d4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	015a      	lsls	r2, r3, #5
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	4413      	add	r3, r2
 800939c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68ba      	ldr	r2, [r7, #8]
 80093a4:	0151      	lsls	r1, r2, #5
 80093a6:	68fa      	ldr	r2, [r7, #12]
 80093a8:	440a      	add	r2, r1
 80093aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80093b2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	015a      	lsls	r2, r3, #5
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	4413      	add	r3, r2
 80093bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	0151      	lsls	r1, r2, #5
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	440a      	add	r2, r1
 80093ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	f003 030f 	and.w	r3, r3, #15
 80093e4:	2101      	movs	r1, #1
 80093e6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	43db      	mvns	r3, r3
 80093ee:	68f9      	ldr	r1, [r7, #12]
 80093f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093f4:	4013      	ands	r3, r2
 80093f6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093fe:	69da      	ldr	r2, [r3, #28]
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	f003 030f 	and.w	r3, r3, #15
 8009408:	2101      	movs	r1, #1
 800940a:	fa01 f303 	lsl.w	r3, r1, r3
 800940e:	b29b      	uxth	r3, r3
 8009410:	43db      	mvns	r3, r3
 8009412:	68f9      	ldr	r1, [r7, #12]
 8009414:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009418:	4013      	ands	r3, r2
 800941a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	015a      	lsls	r2, r3, #5
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4413      	add	r3, r2
 8009424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	0159      	lsls	r1, r3, #5
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	440b      	add	r3, r1
 8009432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009436:	4619      	mov	r1, r3
 8009438:	4b35      	ldr	r3, [pc, #212]	@ (8009510 <USB_DeactivateEndpoint+0x1b0>)
 800943a:	4013      	ands	r3, r2
 800943c:	600b      	str	r3, [r1, #0]
 800943e:	e060      	b.n	8009502 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4413      	add	r3, r2
 8009448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009456:	d11f      	bne.n	8009498 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	0151      	lsls	r1, r2, #5
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	440a      	add	r2, r1
 800946e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009472:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009476:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	015a      	lsls	r2, r3, #5
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	4413      	add	r3, r2
 8009480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68ba      	ldr	r2, [r7, #8]
 8009488:	0151      	lsls	r1, r2, #5
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	440a      	add	r2, r1
 800948e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009492:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009496:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800949e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 030f 	and.w	r3, r3, #15
 80094a8:	2101      	movs	r1, #1
 80094aa:	fa01 f303 	lsl.w	r3, r1, r3
 80094ae:	041b      	lsls	r3, r3, #16
 80094b0:	43db      	mvns	r3, r3
 80094b2:	68f9      	ldr	r1, [r7, #12]
 80094b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094b8:	4013      	ands	r3, r2
 80094ba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094c2:	69da      	ldr	r2, [r3, #28]
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	f003 030f 	and.w	r3, r3, #15
 80094cc:	2101      	movs	r1, #1
 80094ce:	fa01 f303 	lsl.w	r3, r1, r3
 80094d2:	041b      	lsls	r3, r3, #16
 80094d4:	43db      	mvns	r3, r3
 80094d6:	68f9      	ldr	r1, [r7, #12]
 80094d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094dc:	4013      	ands	r3, r2
 80094de:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	0159      	lsls	r1, r3, #5
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	440b      	add	r3, r1
 80094f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094fa:	4619      	mov	r1, r3
 80094fc:	4b05      	ldr	r3, [pc, #20]	@ (8009514 <USB_DeactivateEndpoint+0x1b4>)
 80094fe:	4013      	ands	r3, r2
 8009500:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3714      	adds	r7, #20
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr
 8009510:	ec337800 	.word	0xec337800
 8009514:	eff37800 	.word	0xeff37800

08009518 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b08a      	sub	sp, #40	@ 0x28
 800951c:	af02      	add	r7, sp, #8
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4613      	mov	r3, r2
 8009524:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	785b      	ldrb	r3, [r3, #1]
 8009534:	2b01      	cmp	r3, #1
 8009536:	f040 817f 	bne.w	8009838 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d132      	bne.n	80095a8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	015a      	lsls	r2, r3, #5
 8009546:	69fb      	ldr	r3, [r7, #28]
 8009548:	4413      	add	r3, r2
 800954a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	69ba      	ldr	r2, [r7, #24]
 8009552:	0151      	lsls	r1, r2, #5
 8009554:	69fa      	ldr	r2, [r7, #28]
 8009556:	440a      	add	r2, r1
 8009558:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800955c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009560:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009564:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	4413      	add	r3, r2
 800956e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	0151      	lsls	r1, r2, #5
 8009578:	69fa      	ldr	r2, [r7, #28]
 800957a:	440a      	add	r2, r1
 800957c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009580:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009584:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	4413      	add	r3, r2
 800958e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	69ba      	ldr	r2, [r7, #24]
 8009596:	0151      	lsls	r1, r2, #5
 8009598:	69fa      	ldr	r2, [r7, #28]
 800959a:	440a      	add	r2, r1
 800959c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095a0:	0cdb      	lsrs	r3, r3, #19
 80095a2:	04db      	lsls	r3, r3, #19
 80095a4:	6113      	str	r3, [r2, #16]
 80095a6:	e097      	b.n	80096d8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80095a8:	69bb      	ldr	r3, [r7, #24]
 80095aa:	015a      	lsls	r2, r3, #5
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	0151      	lsls	r1, r2, #5
 80095ba:	69fa      	ldr	r2, [r7, #28]
 80095bc:	440a      	add	r2, r1
 80095be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095c2:	0cdb      	lsrs	r3, r3, #19
 80095c4:	04db      	lsls	r3, r3, #19
 80095c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	015a      	lsls	r2, r3, #5
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	4413      	add	r3, r2
 80095d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095d4:	691b      	ldr	r3, [r3, #16]
 80095d6:	69ba      	ldr	r2, [r7, #24]
 80095d8:	0151      	lsls	r1, r2, #5
 80095da:	69fa      	ldr	r2, [r7, #28]
 80095dc:	440a      	add	r2, r1
 80095de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095e2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80095e6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80095ea:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d11a      	bne.n	8009628 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	691a      	ldr	r2, [r3, #16]
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d903      	bls.n	8009606 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	689a      	ldr	r2, [r3, #8]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	69ba      	ldr	r2, [r7, #24]
 8009616:	0151      	lsls	r1, r2, #5
 8009618:	69fa      	ldr	r2, [r7, #28]
 800961a:	440a      	add	r2, r1
 800961c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009620:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009624:	6113      	str	r3, [r2, #16]
 8009626:	e044      	b.n	80096b2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	691a      	ldr	r2, [r3, #16]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	4413      	add	r3, r2
 8009632:	1e5a      	subs	r2, r3, #1
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	fbb2 f3f3 	udiv	r3, r2, r3
 800963c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	015a      	lsls	r2, r3, #5
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	4413      	add	r3, r2
 8009646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800964a:	691a      	ldr	r2, [r3, #16]
 800964c:	8afb      	ldrh	r3, [r7, #22]
 800964e:	04d9      	lsls	r1, r3, #19
 8009650:	4ba4      	ldr	r3, [pc, #656]	@ (80098e4 <USB_EPStartXfer+0x3cc>)
 8009652:	400b      	ands	r3, r1
 8009654:	69b9      	ldr	r1, [r7, #24]
 8009656:	0148      	lsls	r0, r1, #5
 8009658:	69f9      	ldr	r1, [r7, #28]
 800965a:	4401      	add	r1, r0
 800965c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009660:	4313      	orrs	r3, r2
 8009662:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	791b      	ldrb	r3, [r3, #4]
 8009668:	2b01      	cmp	r3, #1
 800966a:	d122      	bne.n	80096b2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	015a      	lsls	r2, r3, #5
 8009670:	69fb      	ldr	r3, [r7, #28]
 8009672:	4413      	add	r3, r2
 8009674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009678:	691b      	ldr	r3, [r3, #16]
 800967a:	69ba      	ldr	r2, [r7, #24]
 800967c:	0151      	lsls	r1, r2, #5
 800967e:	69fa      	ldr	r2, [r7, #28]
 8009680:	440a      	add	r2, r1
 8009682:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009686:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800968a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	015a      	lsls	r2, r3, #5
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	4413      	add	r3, r2
 8009694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009698:	691a      	ldr	r2, [r3, #16]
 800969a:	8afb      	ldrh	r3, [r7, #22]
 800969c:	075b      	lsls	r3, r3, #29
 800969e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80096a2:	69b9      	ldr	r1, [r7, #24]
 80096a4:	0148      	lsls	r0, r1, #5
 80096a6:	69f9      	ldr	r1, [r7, #28]
 80096a8:	4401      	add	r1, r0
 80096aa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80096ae:	4313      	orrs	r3, r2
 80096b0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096be:	691a      	ldr	r2, [r3, #16]
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	691b      	ldr	r3, [r3, #16]
 80096c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096c8:	69b9      	ldr	r1, [r7, #24]
 80096ca:	0148      	lsls	r0, r1, #5
 80096cc:	69f9      	ldr	r1, [r7, #28]
 80096ce:	4401      	add	r1, r0
 80096d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80096d4:	4313      	orrs	r3, r2
 80096d6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80096d8:	79fb      	ldrb	r3, [r7, #7]
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d14b      	bne.n	8009776 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	69db      	ldr	r3, [r3, #28]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d009      	beq.n	80096fa <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096f2:	461a      	mov	r2, r3
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	69db      	ldr	r3, [r3, #28]
 80096f8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	791b      	ldrb	r3, [r3, #4]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d128      	bne.n	8009754 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800970e:	2b00      	cmp	r3, #0
 8009710:	d110      	bne.n	8009734 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	015a      	lsls	r2, r3, #5
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	4413      	add	r3, r2
 800971a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	69ba      	ldr	r2, [r7, #24]
 8009722:	0151      	lsls	r1, r2, #5
 8009724:	69fa      	ldr	r2, [r7, #28]
 8009726:	440a      	add	r2, r1
 8009728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800972c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009730:	6013      	str	r3, [r2, #0]
 8009732:	e00f      	b.n	8009754 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	015a      	lsls	r2, r3, #5
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	4413      	add	r3, r2
 800973c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	69ba      	ldr	r2, [r7, #24]
 8009744:	0151      	lsls	r1, r2, #5
 8009746:	69fa      	ldr	r2, [r7, #28]
 8009748:	440a      	add	r2, r1
 800974a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800974e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009752:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	015a      	lsls	r2, r3, #5
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	4413      	add	r3, r2
 800975c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	69ba      	ldr	r2, [r7, #24]
 8009764:	0151      	lsls	r1, r2, #5
 8009766:	69fa      	ldr	r2, [r7, #28]
 8009768:	440a      	add	r2, r1
 800976a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800976e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009772:	6013      	str	r3, [r2, #0]
 8009774:	e166      	b.n	8009a44 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009776:	69bb      	ldr	r3, [r7, #24]
 8009778:	015a      	lsls	r2, r3, #5
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	4413      	add	r3, r2
 800977e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	69ba      	ldr	r2, [r7, #24]
 8009786:	0151      	lsls	r1, r2, #5
 8009788:	69fa      	ldr	r2, [r7, #28]
 800978a:	440a      	add	r2, r1
 800978c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009790:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009794:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	791b      	ldrb	r3, [r3, #4]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d015      	beq.n	80097ca <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	691b      	ldr	r3, [r3, #16]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	f000 814e 	beq.w	8009a44 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	f003 030f 	and.w	r3, r3, #15
 80097b8:	2101      	movs	r1, #1
 80097ba:	fa01 f303 	lsl.w	r3, r1, r3
 80097be:	69f9      	ldr	r1, [r7, #28]
 80097c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097c4:	4313      	orrs	r3, r2
 80097c6:	634b      	str	r3, [r1, #52]	@ 0x34
 80097c8:	e13c      	b.n	8009a44 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d110      	bne.n	80097fc <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	015a      	lsls	r2, r3, #5
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	4413      	add	r3, r2
 80097e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	69ba      	ldr	r2, [r7, #24]
 80097ea:	0151      	lsls	r1, r2, #5
 80097ec:	69fa      	ldr	r2, [r7, #28]
 80097ee:	440a      	add	r2, r1
 80097f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80097f8:	6013      	str	r3, [r2, #0]
 80097fa:	e00f      	b.n	800981c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	69fb      	ldr	r3, [r7, #28]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	69ba      	ldr	r2, [r7, #24]
 800980c:	0151      	lsls	r1, r2, #5
 800980e:	69fa      	ldr	r2, [r7, #28]
 8009810:	440a      	add	r2, r1
 8009812:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800981a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	68d9      	ldr	r1, [r3, #12]
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	781a      	ldrb	r2, [r3, #0]
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	b298      	uxth	r0, r3
 800982a:	79fb      	ldrb	r3, [r7, #7]
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	4603      	mov	r3, r0
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 f9b9 	bl	8009ba8 <USB_WritePacket>
 8009836:	e105      	b.n	8009a44 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	015a      	lsls	r2, r3, #5
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	4413      	add	r3, r2
 8009840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	69ba      	ldr	r2, [r7, #24]
 8009848:	0151      	lsls	r1, r2, #5
 800984a:	69fa      	ldr	r2, [r7, #28]
 800984c:	440a      	add	r2, r1
 800984e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009852:	0cdb      	lsrs	r3, r3, #19
 8009854:	04db      	lsls	r3, r3, #19
 8009856:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	015a      	lsls	r2, r3, #5
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	4413      	add	r3, r2
 8009860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	69ba      	ldr	r2, [r7, #24]
 8009868:	0151      	lsls	r1, r2, #5
 800986a:	69fa      	ldr	r2, [r7, #28]
 800986c:	440a      	add	r2, r1
 800986e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009872:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009876:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800987a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d132      	bne.n	80098e8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d003      	beq.n	8009892 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	689a      	ldr	r2, [r3, #8]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	689a      	ldr	r2, [r3, #8]
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800989a:	69bb      	ldr	r3, [r7, #24]
 800989c:	015a      	lsls	r2, r3, #5
 800989e:	69fb      	ldr	r3, [r7, #28]
 80098a0:	4413      	add	r3, r2
 80098a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a6:	691a      	ldr	r2, [r3, #16]
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	6a1b      	ldr	r3, [r3, #32]
 80098ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098b0:	69b9      	ldr	r1, [r7, #24]
 80098b2:	0148      	lsls	r0, r1, #5
 80098b4:	69f9      	ldr	r1, [r7, #28]
 80098b6:	4401      	add	r1, r0
 80098b8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80098bc:	4313      	orrs	r3, r2
 80098be:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	015a      	lsls	r2, r3, #5
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	4413      	add	r3, r2
 80098c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	69ba      	ldr	r2, [r7, #24]
 80098d0:	0151      	lsls	r1, r2, #5
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	440a      	add	r2, r1
 80098d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80098de:	6113      	str	r3, [r2, #16]
 80098e0:	e062      	b.n	80099a8 <USB_EPStartXfer+0x490>
 80098e2:	bf00      	nop
 80098e4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	691b      	ldr	r3, [r3, #16]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d123      	bne.n	8009938 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	015a      	lsls	r2, r3, #5
 80098f4:	69fb      	ldr	r3, [r7, #28]
 80098f6:	4413      	add	r3, r2
 80098f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098fc:	691a      	ldr	r2, [r3, #16]
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	689b      	ldr	r3, [r3, #8]
 8009902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009906:	69b9      	ldr	r1, [r7, #24]
 8009908:	0148      	lsls	r0, r1, #5
 800990a:	69f9      	ldr	r1, [r7, #28]
 800990c:	4401      	add	r1, r0
 800990e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009912:	4313      	orrs	r3, r2
 8009914:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	015a      	lsls	r2, r3, #5
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	4413      	add	r3, r2
 800991e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	69ba      	ldr	r2, [r7, #24]
 8009926:	0151      	lsls	r1, r2, #5
 8009928:	69fa      	ldr	r2, [r7, #28]
 800992a:	440a      	add	r2, r1
 800992c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009930:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009934:	6113      	str	r3, [r2, #16]
 8009936:	e037      	b.n	80099a8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	691a      	ldr	r2, [r3, #16]
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	4413      	add	r3, r2
 8009942:	1e5a      	subs	r2, r3, #1
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	fbb2 f3f3 	udiv	r3, r2, r3
 800994c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	8afa      	ldrh	r2, [r7, #22]
 8009954:	fb03 f202 	mul.w	r2, r3, r2
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	4413      	add	r3, r2
 8009964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009968:	691a      	ldr	r2, [r3, #16]
 800996a:	8afb      	ldrh	r3, [r7, #22]
 800996c:	04d9      	lsls	r1, r3, #19
 800996e:	4b38      	ldr	r3, [pc, #224]	@ (8009a50 <USB_EPStartXfer+0x538>)
 8009970:	400b      	ands	r3, r1
 8009972:	69b9      	ldr	r1, [r7, #24]
 8009974:	0148      	lsls	r0, r1, #5
 8009976:	69f9      	ldr	r1, [r7, #28]
 8009978:	4401      	add	r1, r0
 800997a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800997e:	4313      	orrs	r3, r2
 8009980:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	015a      	lsls	r2, r3, #5
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	4413      	add	r3, r2
 800998a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800998e:	691a      	ldr	r2, [r3, #16]
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	6a1b      	ldr	r3, [r3, #32]
 8009994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009998:	69b9      	ldr	r1, [r7, #24]
 800999a:	0148      	lsls	r0, r1, #5
 800999c:	69f9      	ldr	r1, [r7, #28]
 800999e:	4401      	add	r1, r0
 80099a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80099a4:	4313      	orrs	r3, r2
 80099a6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80099a8:	79fb      	ldrb	r3, [r7, #7]
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d10d      	bne.n	80099ca <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d009      	beq.n	80099ca <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	68d9      	ldr	r1, [r3, #12]
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	015a      	lsls	r2, r3, #5
 80099be:	69fb      	ldr	r3, [r7, #28]
 80099c0:	4413      	add	r3, r2
 80099c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c6:	460a      	mov	r2, r1
 80099c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	791b      	ldrb	r3, [r3, #4]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d128      	bne.n	8009a24 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d110      	bne.n	8009a04 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	015a      	lsls	r2, r3, #5
 80099e6:	69fb      	ldr	r3, [r7, #28]
 80099e8:	4413      	add	r3, r2
 80099ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	69ba      	ldr	r2, [r7, #24]
 80099f2:	0151      	lsls	r1, r2, #5
 80099f4:	69fa      	ldr	r2, [r7, #28]
 80099f6:	440a      	add	r2, r1
 80099f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009a00:	6013      	str	r3, [r2, #0]
 8009a02:	e00f      	b.n	8009a24 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	0151      	lsls	r1, r2, #5
 8009a16:	69fa      	ldr	r2, [r7, #28]
 8009a18:	440a      	add	r2, r1
 8009a1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a22:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	015a      	lsls	r2, r3, #5
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	69ba      	ldr	r2, [r7, #24]
 8009a34:	0151      	lsls	r1, r2, #5
 8009a36:	69fa      	ldr	r2, [r7, #28]
 8009a38:	440a      	add	r2, r1
 8009a3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a3e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009a42:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	1ff80000 	.word	0x1ff80000

08009a54 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b087      	sub	sp, #28
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a62:	2300      	movs	r3, #0
 8009a64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	785b      	ldrb	r3, [r3, #1]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d14a      	bne.n	8009b08 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	781b      	ldrb	r3, [r3, #0]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a8a:	f040 8086 	bne.w	8009b9a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	015a      	lsls	r2, r3, #5
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	4413      	add	r3, r2
 8009a98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	683a      	ldr	r2, [r7, #0]
 8009aa0:	7812      	ldrb	r2, [r2, #0]
 8009aa2:	0151      	lsls	r1, r2, #5
 8009aa4:	693a      	ldr	r2, [r7, #16]
 8009aa6:	440a      	add	r2, r1
 8009aa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009ab0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	015a      	lsls	r2, r3, #5
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	4413      	add	r3, r2
 8009abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	683a      	ldr	r2, [r7, #0]
 8009ac4:	7812      	ldrb	r2, [r2, #0]
 8009ac6:	0151      	lsls	r1, r2, #5
 8009ac8:	693a      	ldr	r2, [r7, #16]
 8009aca:	440a      	add	r2, r1
 8009acc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ad0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009ad4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d902      	bls.n	8009aec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	75fb      	strb	r3, [r7, #23]
          break;
 8009aea:	e056      	b.n	8009b9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	015a      	lsls	r2, r3, #5
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	4413      	add	r3, r2
 8009af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b04:	d0e7      	beq.n	8009ad6 <USB_EPStopXfer+0x82>
 8009b06:	e048      	b.n	8009b9a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	015a      	lsls	r2, r3, #5
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	4413      	add	r3, r2
 8009b12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b20:	d13b      	bne.n	8009b9a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	015a      	lsls	r2, r3, #5
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	4413      	add	r3, r2
 8009b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	683a      	ldr	r2, [r7, #0]
 8009b34:	7812      	ldrb	r2, [r2, #0]
 8009b36:	0151      	lsls	r1, r2, #5
 8009b38:	693a      	ldr	r2, [r7, #16]
 8009b3a:	440a      	add	r2, r1
 8009b3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b40:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b44:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	7812      	ldrb	r2, [r2, #0]
 8009b5a:	0151      	lsls	r1, r2, #5
 8009b5c:	693a      	ldr	r2, [r7, #16]
 8009b5e:	440a      	add	r2, r1
 8009b60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b68:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d902      	bls.n	8009b80 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	75fb      	strb	r3, [r7, #23]
          break;
 8009b7e:	e00c      	b.n	8009b9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	015a      	lsls	r2, r3, #5
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	4413      	add	r3, r2
 8009b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b98:	d0e7      	beq.n	8009b6a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	371c      	adds	r7, #28
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b089      	sub	sp, #36	@ 0x24
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	4611      	mov	r1, r2
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	71fb      	strb	r3, [r7, #7]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009bc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d123      	bne.n	8009c16 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009bce:	88bb      	ldrh	r3, [r7, #4]
 8009bd0:	3303      	adds	r3, #3
 8009bd2:	089b      	lsrs	r3, r3, #2
 8009bd4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	61bb      	str	r3, [r7, #24]
 8009bda:	e018      	b.n	8009c0e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009bdc:	79fb      	ldrb	r3, [r7, #7]
 8009bde:	031a      	lsls	r2, r3, #12
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	4413      	add	r3, r2
 8009be4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009be8:	461a      	mov	r2, r3
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009bf6:	69fb      	ldr	r3, [r7, #28]
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	3301      	adds	r3, #1
 8009c00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	3301      	adds	r3, #1
 8009c06:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009c08:	69bb      	ldr	r3, [r7, #24]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	61bb      	str	r3, [r7, #24]
 8009c0e:	69ba      	ldr	r2, [r7, #24]
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d3e2      	bcc.n	8009bdc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009c16:	2300      	movs	r3, #0
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3724      	adds	r7, #36	@ 0x24
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr

08009c24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b08b      	sub	sp, #44	@ 0x2c
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009c3a:	88fb      	ldrh	r3, [r7, #6]
 8009c3c:	089b      	lsrs	r3, r3, #2
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009c42:	88fb      	ldrh	r3, [r7, #6]
 8009c44:	f003 0303 	and.w	r3, r3, #3
 8009c48:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	623b      	str	r3, [r7, #32]
 8009c4e:	e014      	b.n	8009c7a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5a:	601a      	str	r2, [r3, #0]
    pDest++;
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5e:	3301      	adds	r3, #1
 8009c60:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c64:	3301      	adds	r3, #1
 8009c66:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c70:	3301      	adds	r3, #1
 8009c72:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009c74:	6a3b      	ldr	r3, [r7, #32]
 8009c76:	3301      	adds	r3, #1
 8009c78:	623b      	str	r3, [r7, #32]
 8009c7a:	6a3a      	ldr	r2, [r7, #32]
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d3e6      	bcc.n	8009c50 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009c82:	8bfb      	ldrh	r3, [r7, #30]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d01e      	beq.n	8009cc6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c92:	461a      	mov	r2, r3
 8009c94:	f107 0310 	add.w	r3, r7, #16
 8009c98:	6812      	ldr	r2, [r2, #0]
 8009c9a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009c9c:	693a      	ldr	r2, [r7, #16]
 8009c9e:	6a3b      	ldr	r3, [r7, #32]
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	00db      	lsls	r3, r3, #3
 8009ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ca8:	b2da      	uxtb	r2, r3
 8009caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cac:	701a      	strb	r2, [r3, #0]
      i++;
 8009cae:	6a3b      	ldr	r3, [r7, #32]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	623b      	str	r3, [r7, #32]
      pDest++;
 8009cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb6:	3301      	adds	r3, #1
 8009cb8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009cba:	8bfb      	ldrh	r3, [r7, #30]
 8009cbc:	3b01      	subs	r3, #1
 8009cbe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009cc0:	8bfb      	ldrh	r3, [r7, #30]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d1ea      	bne.n	8009c9c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	372c      	adds	r7, #44	@ 0x2c
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	785b      	ldrb	r3, [r3, #1]
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d12c      	bne.n	8009d4a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	015a      	lsls	r2, r3, #5
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	db12      	blt.n	8009d28 <USB_EPSetStall+0x54>
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00f      	beq.n	8009d28 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	015a      	lsls	r2, r3, #5
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	4413      	add	r3, r2
 8009d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	0151      	lsls	r1, r2, #5
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	440a      	add	r2, r1
 8009d1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d22:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d26:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	015a      	lsls	r2, r3, #5
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	4413      	add	r3, r2
 8009d30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68ba      	ldr	r2, [r7, #8]
 8009d38:	0151      	lsls	r1, r2, #5
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	440a      	add	r2, r1
 8009d3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d46:	6013      	str	r3, [r2, #0]
 8009d48:	e02b      	b.n	8009da2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	015a      	lsls	r2, r3, #5
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	4413      	add	r3, r2
 8009d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	db12      	blt.n	8009d82 <USB_EPSetStall+0xae>
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00f      	beq.n	8009d82 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	015a      	lsls	r2, r3, #5
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	4413      	add	r3, r2
 8009d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	0151      	lsls	r1, r2, #5
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	440a      	add	r2, r1
 8009d78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d7c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d80:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	015a      	lsls	r2, r3, #5
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	4413      	add	r3, r2
 8009d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	68ba      	ldr	r2, [r7, #8]
 8009d92:	0151      	lsls	r1, r2, #5
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	440a      	add	r2, r1
 8009d98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009da0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3714      	adds	r7, #20
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b085      	sub	sp, #20
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	785b      	ldrb	r3, [r3, #1]
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d128      	bne.n	8009e1e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	015a      	lsls	r2, r3, #5
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	0151      	lsls	r1, r2, #5
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	440a      	add	r2, r1
 8009de2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009de6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009dea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	791b      	ldrb	r3, [r3, #4]
 8009df0:	2b03      	cmp	r3, #3
 8009df2:	d003      	beq.n	8009dfc <USB_EPClearStall+0x4c>
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	791b      	ldrb	r3, [r3, #4]
 8009df8:	2b02      	cmp	r3, #2
 8009dfa:	d138      	bne.n	8009e6e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	015a      	lsls	r2, r3, #5
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	4413      	add	r3, r2
 8009e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	0151      	lsls	r1, r2, #5
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	440a      	add	r2, r1
 8009e12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e1a:	6013      	str	r3, [r2, #0]
 8009e1c:	e027      	b.n	8009e6e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	015a      	lsls	r2, r3, #5
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4413      	add	r3, r2
 8009e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	0151      	lsls	r1, r2, #5
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	440a      	add	r2, r1
 8009e34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e38:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e3c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	791b      	ldrb	r3, [r3, #4]
 8009e42:	2b03      	cmp	r3, #3
 8009e44:	d003      	beq.n	8009e4e <USB_EPClearStall+0x9e>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	791b      	ldrb	r3, [r3, #4]
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d10f      	bne.n	8009e6e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	0151      	lsls	r1, r2, #5
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	440a      	add	r2, r1
 8009e64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e6c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3714      	adds	r7, #20
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	460b      	mov	r3, r1
 8009e86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	68fa      	ldr	r2, [r7, #12]
 8009e96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e9a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009e9e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	78fb      	ldrb	r3, [r7, #3]
 8009eaa:	011b      	lsls	r3, r3, #4
 8009eac:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009eb0:	68f9      	ldr	r1, [r7, #12]
 8009eb2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3714      	adds	r7, #20
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr

08009ec8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009ee2:	f023 0303 	bic.w	r3, r3, #3
 8009ee6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ef6:	f023 0302 	bic.w	r3, r3, #2
 8009efa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b085      	sub	sp, #20
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f24:	f023 0303 	bic.w	r3, r3, #3
 8009f28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f38:	f043 0302 	orr.w	r3, r3, #2
 8009f3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr

08009f4c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b085      	sub	sp, #20
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	695b      	ldr	r3, [r3, #20]
 8009f58:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	699b      	ldr	r3, [r3, #24]
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	4013      	ands	r3, r2
 8009f62:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009f64:	68fb      	ldr	r3, [r7, #12]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr

08009f72 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f72:	b480      	push	{r7}
 8009f74:	b085      	sub	sp, #20
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f8e:	69db      	ldr	r3, [r3, #28]
 8009f90:	68ba      	ldr	r2, [r7, #8]
 8009f92:	4013      	ands	r3, r2
 8009f94:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	0c1b      	lsrs	r3, r3, #16
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3714      	adds	r7, #20
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009fa6:	b480      	push	{r7}
 8009fa8:	b085      	sub	sp, #20
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fb8:	699b      	ldr	r3, [r3, #24]
 8009fba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fc2:	69db      	ldr	r3, [r3, #28]
 8009fc4:	68ba      	ldr	r2, [r7, #8]
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	b29b      	uxth	r3, r3
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3714      	adds	r7, #20
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr

08009fda <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009fda:	b480      	push	{r7}
 8009fdc:	b085      	sub	sp, #20
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
 8009fe2:	460b      	mov	r3, r1
 8009fe4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009fea:	78fb      	ldrb	r3, [r7, #3]
 8009fec:	015a      	lsls	r2, r3, #5
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	4413      	add	r3, r2
 8009ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a000:	695b      	ldr	r3, [r3, #20]
 800a002:	68ba      	ldr	r2, [r7, #8]
 800a004:	4013      	ands	r3, r2
 800a006:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a008:	68bb      	ldr	r3, [r7, #8]
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a016:	b480      	push	{r7}
 800a018:	b087      	sub	sp, #28
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	460b      	mov	r3, r1
 800a020:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a02c:	691b      	ldr	r3, [r3, #16]
 800a02e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a038:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a03a:	78fb      	ldrb	r3, [r7, #3]
 800a03c:	f003 030f 	and.w	r3, r3, #15
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	fa22 f303 	lsr.w	r3, r2, r3
 800a046:	01db      	lsls	r3, r3, #7
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	693a      	ldr	r2, [r7, #16]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a050:	78fb      	ldrb	r3, [r7, #3]
 800a052:	015a      	lsls	r2, r3, #5
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	4413      	add	r3, r2
 800a058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	693a      	ldr	r2, [r7, #16]
 800a060:	4013      	ands	r3, r2
 800a062:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a064:	68bb      	ldr	r3, [r7, #8]
}
 800a066:	4618      	mov	r0, r3
 800a068:	371c      	adds	r7, #28
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a072:	b480      	push	{r7}
 800a074:	b083      	sub	sp, #12
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	f003 0301 	and.w	r3, r3, #1
}
 800a082:	4618      	mov	r0, r3
 800a084:	370c      	adds	r7, #12
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr

0800a08e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a08e:	b480      	push	{r7}
 800a090:	b085      	sub	sp, #20
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a0ac:	f023 0307 	bic.w	r3, r3, #7
 800a0b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b087      	sub	sp, #28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	460b      	mov	r3, r1
 800a0de:	607a      	str	r2, [r7, #4]
 800a0e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	333c      	adds	r3, #60	@ 0x3c
 800a0ea:	3304      	adds	r3, #4
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	4a26      	ldr	r2, [pc, #152]	@ (800a18c <USB_EP0_OutStart+0xb8>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d90a      	bls.n	800a10e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a104:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a108:	d101      	bne.n	800a10e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	e037      	b.n	800a17e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a114:	461a      	mov	r2, r3
 800a116:	2300      	movs	r3, #0
 800a118:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	697a      	ldr	r2, [r7, #20]
 800a124:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a128:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a12c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	697a      	ldr	r2, [r7, #20]
 800a138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a13c:	f043 0318 	orr.w	r3, r3, #24
 800a140:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	697a      	ldr	r2, [r7, #20]
 800a14c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a150:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a154:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a156:	7afb      	ldrb	r3, [r7, #11]
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d10f      	bne.n	800a17c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a162:	461a      	mov	r2, r3
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	697a      	ldr	r2, [r7, #20]
 800a172:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a176:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a17a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	371c      	adds	r7, #28
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	4f54300a 	.word	0x4f54300a

0800a190 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a198:	2300      	movs	r3, #0
 800a19a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1a8:	d901      	bls.n	800a1ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e022      	b.n	800a1f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	daf2      	bge.n	800a19c <USB_CoreReset+0xc>

  count = 10U;
 800a1b6:	230a      	movs	r3, #10
 800a1b8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a1ba:	e002      	b.n	800a1c2 <USB_CoreReset+0x32>
  {
    count--;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1f9      	bne.n	800a1bc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f043 0201 	orr.w	r2, r3, #1
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	3301      	adds	r3, #1
 800a1d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1e0:	d901      	bls.n	800a1e6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	e006      	b.n	800a1f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d0f0      	beq.n	800a1d4 <USB_CoreReset+0x44>

  return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3714      	adds	r7, #20
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	460b      	mov	r3, r1
 800a20a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a20c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a210:	f005 fa86 	bl	800f720 <USBD_static_malloc>
 800a214:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d109      	bne.n	800a230 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	32b0      	adds	r2, #176	@ 0xb0
 800a226:	2100      	movs	r1, #0
 800a228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a22c:	2302      	movs	r3, #2
 800a22e:	e0d4      	b.n	800a3da <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a230:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a234:	2100      	movs	r1, #0
 800a236:	68f8      	ldr	r0, [r7, #12]
 800a238:	f005 fd76 	bl	800fd28 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	32b0      	adds	r2, #176	@ 0xb0
 800a246:	68f9      	ldr	r1, [r7, #12]
 800a248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	32b0      	adds	r2, #176	@ 0xb0
 800a256:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	7c1b      	ldrb	r3, [r3, #16]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d138      	bne.n	800a2da <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a268:	4b5e      	ldr	r3, [pc, #376]	@ (800a3e4 <USBD_CDC_Init+0x1e4>)
 800a26a:	7819      	ldrb	r1, [r3, #0]
 800a26c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a270:	2202      	movs	r2, #2
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f005 f931 	bl	800f4da <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a278:	4b5a      	ldr	r3, [pc, #360]	@ (800a3e4 <USBD_CDC_Init+0x1e4>)
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	f003 020f 	and.w	r2, r3, #15
 800a280:	6879      	ldr	r1, [r7, #4]
 800a282:	4613      	mov	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	4413      	add	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	440b      	add	r3, r1
 800a28c:	3323      	adds	r3, #35	@ 0x23
 800a28e:	2201      	movs	r2, #1
 800a290:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a292:	4b55      	ldr	r3, [pc, #340]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a294:	7819      	ldrb	r1, [r3, #0]
 800a296:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a29a:	2202      	movs	r2, #2
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f005 f91c 	bl	800f4da <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a2a2:	4b51      	ldr	r3, [pc, #324]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	f003 020f 	and.w	r2, r3, #15
 800a2aa:	6879      	ldr	r1, [r7, #4]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	440b      	add	r3, r1
 800a2b6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a2be:	4b4b      	ldr	r3, [pc, #300]	@ (800a3ec <USBD_CDC_Init+0x1ec>)
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	f003 020f 	and.w	r2, r3, #15
 800a2c6:	6879      	ldr	r1, [r7, #4]
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	009b      	lsls	r3, r3, #2
 800a2cc:	4413      	add	r3, r2
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	440b      	add	r3, r1
 800a2d2:	331c      	adds	r3, #28
 800a2d4:	2210      	movs	r2, #16
 800a2d6:	601a      	str	r2, [r3, #0]
 800a2d8:	e035      	b.n	800a346 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a2da:	4b42      	ldr	r3, [pc, #264]	@ (800a3e4 <USBD_CDC_Init+0x1e4>)
 800a2dc:	7819      	ldrb	r1, [r3, #0]
 800a2de:	2340      	movs	r3, #64	@ 0x40
 800a2e0:	2202      	movs	r2, #2
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f005 f8f9 	bl	800f4da <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a2e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a3e4 <USBD_CDC_Init+0x1e4>)
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	f003 020f 	and.w	r2, r3, #15
 800a2f0:	6879      	ldr	r1, [r7, #4]
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	4413      	add	r3, r2
 800a2f8:	009b      	lsls	r3, r3, #2
 800a2fa:	440b      	add	r3, r1
 800a2fc:	3323      	adds	r3, #35	@ 0x23
 800a2fe:	2201      	movs	r2, #1
 800a300:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a302:	4b39      	ldr	r3, [pc, #228]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a304:	7819      	ldrb	r1, [r3, #0]
 800a306:	2340      	movs	r3, #64	@ 0x40
 800a308:	2202      	movs	r2, #2
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f005 f8e5 	bl	800f4da <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a310:	4b35      	ldr	r3, [pc, #212]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a312:	781b      	ldrb	r3, [r3, #0]
 800a314:	f003 020f 	and.w	r2, r3, #15
 800a318:	6879      	ldr	r1, [r7, #4]
 800a31a:	4613      	mov	r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	4413      	add	r3, r2
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	440b      	add	r3, r1
 800a324:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a328:	2201      	movs	r2, #1
 800a32a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a32c:	4b2f      	ldr	r3, [pc, #188]	@ (800a3ec <USBD_CDC_Init+0x1ec>)
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	f003 020f 	and.w	r2, r3, #15
 800a334:	6879      	ldr	r1, [r7, #4]
 800a336:	4613      	mov	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	4413      	add	r3, r2
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	440b      	add	r3, r1
 800a340:	331c      	adds	r3, #28
 800a342:	2210      	movs	r2, #16
 800a344:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a346:	4b29      	ldr	r3, [pc, #164]	@ (800a3ec <USBD_CDC_Init+0x1ec>)
 800a348:	7819      	ldrb	r1, [r3, #0]
 800a34a:	2308      	movs	r3, #8
 800a34c:	2203      	movs	r2, #3
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f005 f8c3 	bl	800f4da <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a354:	4b25      	ldr	r3, [pc, #148]	@ (800a3ec <USBD_CDC_Init+0x1ec>)
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	f003 020f 	and.w	r2, r3, #15
 800a35c:	6879      	ldr	r1, [r7, #4]
 800a35e:	4613      	mov	r3, r2
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	4413      	add	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	440b      	add	r3, r1
 800a368:	3323      	adds	r3, #35	@ 0x23
 800a36a:	2201      	movs	r2, #1
 800a36c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2200      	movs	r2, #0
 800a372:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	33b0      	adds	r3, #176	@ 0xb0
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2200      	movs	r2, #0
 800a38e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2200      	movs	r2, #0
 800a396:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d101      	bne.n	800a3a8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	e018      	b.n	800a3da <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	7c1b      	ldrb	r3, [r3, #16]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10a      	bne.n	800a3c6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a3b0:	4b0d      	ldr	r3, [pc, #52]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a3b2:	7819      	ldrb	r1, [r3, #0]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a3ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f005 f97a 	bl	800f6b8 <USBD_LL_PrepareReceive>
 800a3c4:	e008      	b.n	800a3d8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a3c6:	4b08      	ldr	r3, [pc, #32]	@ (800a3e8 <USBD_CDC_Init+0x1e8>)
 800a3c8:	7819      	ldrb	r1, [r3, #0]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a3d0:	2340      	movs	r3, #64	@ 0x40
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f005 f970 	bl	800f6b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	200000af 	.word	0x200000af
 800a3e8:	200000b0 	.word	0x200000b0
 800a3ec:	200000b1 	.word	0x200000b1

0800a3f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a3fc:	4b3a      	ldr	r3, [pc, #232]	@ (800a4e8 <USBD_CDC_DeInit+0xf8>)
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	4619      	mov	r1, r3
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f005 f88f 	bl	800f526 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a408:	4b37      	ldr	r3, [pc, #220]	@ (800a4e8 <USBD_CDC_DeInit+0xf8>)
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	f003 020f 	and.w	r2, r3, #15
 800a410:	6879      	ldr	r1, [r7, #4]
 800a412:	4613      	mov	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	440b      	add	r3, r1
 800a41c:	3323      	adds	r3, #35	@ 0x23
 800a41e:	2200      	movs	r2, #0
 800a420:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a422:	4b32      	ldr	r3, [pc, #200]	@ (800a4ec <USBD_CDC_DeInit+0xfc>)
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	4619      	mov	r1, r3
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f005 f87c 	bl	800f526 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a42e:	4b2f      	ldr	r3, [pc, #188]	@ (800a4ec <USBD_CDC_DeInit+0xfc>)
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	f003 020f 	and.w	r2, r3, #15
 800a436:	6879      	ldr	r1, [r7, #4]
 800a438:	4613      	mov	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a446:	2200      	movs	r2, #0
 800a448:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a44a:	4b29      	ldr	r3, [pc, #164]	@ (800a4f0 <USBD_CDC_DeInit+0x100>)
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	4619      	mov	r1, r3
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f005 f868 	bl	800f526 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a456:	4b26      	ldr	r3, [pc, #152]	@ (800a4f0 <USBD_CDC_DeInit+0x100>)
 800a458:	781b      	ldrb	r3, [r3, #0]
 800a45a:	f003 020f 	and.w	r2, r3, #15
 800a45e:	6879      	ldr	r1, [r7, #4]
 800a460:	4613      	mov	r3, r2
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	4413      	add	r3, r2
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	440b      	add	r3, r1
 800a46a:	3323      	adds	r3, #35	@ 0x23
 800a46c:	2200      	movs	r2, #0
 800a46e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a470:	4b1f      	ldr	r3, [pc, #124]	@ (800a4f0 <USBD_CDC_DeInit+0x100>)
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	f003 020f 	and.w	r2, r3, #15
 800a478:	6879      	ldr	r1, [r7, #4]
 800a47a:	4613      	mov	r3, r2
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	331c      	adds	r3, #28
 800a486:	2200      	movs	r2, #0
 800a488:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	32b0      	adds	r2, #176	@ 0xb0
 800a494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d01f      	beq.n	800a4dc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	33b0      	adds	r3, #176	@ 0xb0
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4413      	add	r3, r2
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	32b0      	adds	r2, #176	@ 0xb0
 800a4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f005 f93c 	bl	800f73c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	32b0      	adds	r2, #176	@ 0xb0
 800a4ce:	2100      	movs	r1, #0
 800a4d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3708      	adds	r7, #8
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	200000af 	.word	0x200000af
 800a4ec:	200000b0 	.word	0x200000b0
 800a4f0:	200000b1 	.word	0x200000b1

0800a4f4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	32b0      	adds	r2, #176	@ 0xb0
 800a508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a50c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a50e:	2300      	movs	r3, #0
 800a510:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d101      	bne.n	800a524 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a520:	2303      	movs	r3, #3
 800a522:	e0bf      	b.n	800a6a4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d050      	beq.n	800a5d2 <USBD_CDC_Setup+0xde>
 800a530:	2b20      	cmp	r3, #32
 800a532:	f040 80af 	bne.w	800a694 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	88db      	ldrh	r3, [r3, #6]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d03a      	beq.n	800a5b4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	b25b      	sxtb	r3, r3
 800a544:	2b00      	cmp	r3, #0
 800a546:	da1b      	bge.n	800a580 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	33b0      	adds	r3, #176	@ 0xb0
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	4413      	add	r3, r2
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	683a      	ldr	r2, [r7, #0]
 800a55c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a55e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a560:	683a      	ldr	r2, [r7, #0]
 800a562:	88d2      	ldrh	r2, [r2, #6]
 800a564:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	88db      	ldrh	r3, [r3, #6]
 800a56a:	2b07      	cmp	r3, #7
 800a56c:	bf28      	it	cs
 800a56e:	2307      	movcs	r3, #7
 800a570:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	89fa      	ldrh	r2, [r7, #14]
 800a576:	4619      	mov	r1, r3
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f001 fd67 	bl	800c04c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a57e:	e090      	b.n	800a6a2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	785a      	ldrb	r2, [r3, #1]
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	88db      	ldrh	r3, [r3, #6]
 800a58e:	2b3f      	cmp	r3, #63	@ 0x3f
 800a590:	d803      	bhi.n	800a59a <USBD_CDC_Setup+0xa6>
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	88db      	ldrh	r3, [r3, #6]
 800a596:	b2da      	uxtb	r2, r3
 800a598:	e000      	b.n	800a59c <USBD_CDC_Setup+0xa8>
 800a59a:	2240      	movs	r2, #64	@ 0x40
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a5a2:	6939      	ldr	r1, [r7, #16]
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f001 fd7c 	bl	800c0aa <USBD_CtlPrepareRx>
      break;
 800a5b2:	e076      	b.n	800a6a2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	33b0      	adds	r3, #176	@ 0xb0
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	4413      	add	r3, r2
 800a5c2:	685b      	ldr	r3, [r3, #4]
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	7850      	ldrb	r0, [r2, #1]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	6839      	ldr	r1, [r7, #0]
 800a5ce:	4798      	blx	r3
      break;
 800a5d0:	e067      	b.n	800a6a2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	785b      	ldrb	r3, [r3, #1]
 800a5d6:	2b0b      	cmp	r3, #11
 800a5d8:	d851      	bhi.n	800a67e <USBD_CDC_Setup+0x18a>
 800a5da:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e0 <USBD_CDC_Setup+0xec>)
 800a5dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e0:	0800a611 	.word	0x0800a611
 800a5e4:	0800a68d 	.word	0x0800a68d
 800a5e8:	0800a67f 	.word	0x0800a67f
 800a5ec:	0800a67f 	.word	0x0800a67f
 800a5f0:	0800a67f 	.word	0x0800a67f
 800a5f4:	0800a67f 	.word	0x0800a67f
 800a5f8:	0800a67f 	.word	0x0800a67f
 800a5fc:	0800a67f 	.word	0x0800a67f
 800a600:	0800a67f 	.word	0x0800a67f
 800a604:	0800a67f 	.word	0x0800a67f
 800a608:	0800a63b 	.word	0x0800a63b
 800a60c:	0800a665 	.word	0x0800a665
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a616:	b2db      	uxtb	r3, r3
 800a618:	2b03      	cmp	r3, #3
 800a61a:	d107      	bne.n	800a62c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a61c:	f107 030a 	add.w	r3, r7, #10
 800a620:	2202      	movs	r2, #2
 800a622:	4619      	mov	r1, r3
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f001 fd11 	bl	800c04c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a62a:	e032      	b.n	800a692 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a62c:	6839      	ldr	r1, [r7, #0]
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f001 fc8f 	bl	800bf52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a634:	2303      	movs	r3, #3
 800a636:	75fb      	strb	r3, [r7, #23]
          break;
 800a638:	e02b      	b.n	800a692 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a640:	b2db      	uxtb	r3, r3
 800a642:	2b03      	cmp	r3, #3
 800a644:	d107      	bne.n	800a656 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a646:	f107 030d 	add.w	r3, r7, #13
 800a64a:	2201      	movs	r2, #1
 800a64c:	4619      	mov	r1, r3
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f001 fcfc 	bl	800c04c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a654:	e01d      	b.n	800a692 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a656:	6839      	ldr	r1, [r7, #0]
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f001 fc7a 	bl	800bf52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a65e:	2303      	movs	r3, #3
 800a660:	75fb      	strb	r3, [r7, #23]
          break;
 800a662:	e016      	b.n	800a692 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b03      	cmp	r3, #3
 800a66e:	d00f      	beq.n	800a690 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a670:	6839      	ldr	r1, [r7, #0]
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f001 fc6d 	bl	800bf52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a678:	2303      	movs	r3, #3
 800a67a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a67c:	e008      	b.n	800a690 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a67e:	6839      	ldr	r1, [r7, #0]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fc66 	bl	800bf52 <USBD_CtlError>
          ret = USBD_FAIL;
 800a686:	2303      	movs	r3, #3
 800a688:	75fb      	strb	r3, [r7, #23]
          break;
 800a68a:	e002      	b.n	800a692 <USBD_CDC_Setup+0x19e>
          break;
 800a68c:	bf00      	nop
 800a68e:	e008      	b.n	800a6a2 <USBD_CDC_Setup+0x1ae>
          break;
 800a690:	bf00      	nop
      }
      break;
 800a692:	e006      	b.n	800a6a2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a694:	6839      	ldr	r1, [r7, #0]
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f001 fc5b 	bl	800bf52 <USBD_CtlError>
      ret = USBD_FAIL;
 800a69c:	2303      	movs	r3, #3
 800a69e:	75fb      	strb	r3, [r7, #23]
      break;
 800a6a0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a6a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3718      	adds	r7, #24
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b084      	sub	sp, #16
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a6be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	32b0      	adds	r2, #176	@ 0xb0
 800a6ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d101      	bne.n	800a6d6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a6d2:	2303      	movs	r3, #3
 800a6d4:	e065      	b.n	800a7a2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	32b0      	adds	r2, #176	@ 0xb0
 800a6e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a6e6:	78fb      	ldrb	r3, [r7, #3]
 800a6e8:	f003 020f 	and.w	r2, r3, #15
 800a6ec:	6879      	ldr	r1, [r7, #4]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	4413      	add	r3, r2
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	440b      	add	r3, r1
 800a6f8:	3314      	adds	r3, #20
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d02f      	beq.n	800a760 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a700:	78fb      	ldrb	r3, [r7, #3]
 800a702:	f003 020f 	and.w	r2, r3, #15
 800a706:	6879      	ldr	r1, [r7, #4]
 800a708:	4613      	mov	r3, r2
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	4413      	add	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	440b      	add	r3, r1
 800a712:	3314      	adds	r3, #20
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	78fb      	ldrb	r3, [r7, #3]
 800a718:	f003 010f 	and.w	r1, r3, #15
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	460b      	mov	r3, r1
 800a720:	00db      	lsls	r3, r3, #3
 800a722:	440b      	add	r3, r1
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4403      	add	r3, r0
 800a728:	331c      	adds	r3, #28
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a730:	fb01 f303 	mul.w	r3, r1, r3
 800a734:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a736:	2b00      	cmp	r3, #0
 800a738:	d112      	bne.n	800a760 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a73a:	78fb      	ldrb	r3, [r7, #3]
 800a73c:	f003 020f 	and.w	r2, r3, #15
 800a740:	6879      	ldr	r1, [r7, #4]
 800a742:	4613      	mov	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	440b      	add	r3, r1
 800a74c:	3314      	adds	r3, #20
 800a74e:	2200      	movs	r2, #0
 800a750:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a752:	78f9      	ldrb	r1, [r7, #3]
 800a754:	2300      	movs	r3, #0
 800a756:	2200      	movs	r2, #0
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f004 ff8c 	bl	800f676 <USBD_LL_Transmit>
 800a75e:	e01f      	b.n	800a7a0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	2200      	movs	r2, #0
 800a764:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	33b0      	adds	r3, #176	@ 0xb0
 800a772:	009b      	lsls	r3, r3, #2
 800a774:	4413      	add	r3, r2
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d010      	beq.n	800a7a0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	33b0      	adds	r3, #176	@ 0xb0
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	4413      	add	r3, r2
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	691b      	ldr	r3, [r3, #16]
 800a790:	68ba      	ldr	r2, [r7, #8]
 800a792:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a79c:	78fa      	ldrb	r2, [r7, #3]
 800a79e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
 800a7b2:	460b      	mov	r3, r1
 800a7b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	32b0      	adds	r2, #176	@ 0xb0
 800a7c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	32b0      	adds	r2, #176	@ 0xb0
 800a7d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d101      	bne.n	800a7dc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a7d8:	2303      	movs	r3, #3
 800a7da:	e01a      	b.n	800a812 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a7dc:	78fb      	ldrb	r3, [r7, #3]
 800a7de:	4619      	mov	r1, r3
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f004 ff8a 	bl	800f6fa <USBD_LL_GetRxDataSize>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	33b0      	adds	r3, #176	@ 0xb0
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	4413      	add	r3, r2
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a80c:	4611      	mov	r1, r2
 800a80e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a810:	2300      	movs	r3, #0
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}

0800a81a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a81a:	b580      	push	{r7, lr}
 800a81c:	b084      	sub	sp, #16
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	32b0      	adds	r2, #176	@ 0xb0
 800a82c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a830:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d101      	bne.n	800a83c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a838:	2303      	movs	r3, #3
 800a83a:	e024      	b.n	800a886 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	33b0      	adds	r3, #176	@ 0xb0
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4413      	add	r3, r2
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d019      	beq.n	800a884 <USBD_CDC_EP0_RxReady+0x6a>
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a856:	2bff      	cmp	r3, #255	@ 0xff
 800a858:	d014      	beq.n	800a884 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	33b0      	adds	r3, #176	@ 0xb0
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	4413      	add	r3, r2
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a872:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a87a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	22ff      	movs	r2, #255	@ 0xff
 800a880:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
	...

0800a890 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b086      	sub	sp, #24
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a898:	2182      	movs	r1, #130	@ 0x82
 800a89a:	4818      	ldr	r0, [pc, #96]	@ (800a8fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a89c:	f000 fd22 	bl	800b2e4 <USBD_GetEpDesc>
 800a8a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	4815      	ldr	r0, [pc, #84]	@ (800a8fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a8a6:	f000 fd1d 	bl	800b2e4 <USBD_GetEpDesc>
 800a8aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a8ac:	2181      	movs	r1, #129	@ 0x81
 800a8ae:	4813      	ldr	r0, [pc, #76]	@ (800a8fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a8b0:	f000 fd18 	bl	800b2e4 <USBD_GetEpDesc>
 800a8b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d002      	beq.n	800a8c2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	2210      	movs	r2, #16
 800a8c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d006      	beq.n	800a8d6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8d0:	711a      	strb	r2, [r3, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d006      	beq.n	800a8ea <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8e4:	711a      	strb	r2, [r3, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2243      	movs	r2, #67	@ 0x43
 800a8ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a8f0:	4b02      	ldr	r3, [pc, #8]	@ (800a8fc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3718      	adds	r7, #24
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	2000006c 	.word	0x2000006c

0800a900 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a908:	2182      	movs	r1, #130	@ 0x82
 800a90a:	4818      	ldr	r0, [pc, #96]	@ (800a96c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a90c:	f000 fcea 	bl	800b2e4 <USBD_GetEpDesc>
 800a910:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a912:	2101      	movs	r1, #1
 800a914:	4815      	ldr	r0, [pc, #84]	@ (800a96c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a916:	f000 fce5 	bl	800b2e4 <USBD_GetEpDesc>
 800a91a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a91c:	2181      	movs	r1, #129	@ 0x81
 800a91e:	4813      	ldr	r0, [pc, #76]	@ (800a96c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a920:	f000 fce0 	bl	800b2e4 <USBD_GetEpDesc>
 800a924:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d002      	beq.n	800a932 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	2210      	movs	r2, #16
 800a930:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d006      	beq.n	800a946 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	2200      	movs	r2, #0
 800a93c:	711a      	strb	r2, [r3, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	f042 0202 	orr.w	r2, r2, #2
 800a944:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d006      	beq.n	800a95a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	2200      	movs	r2, #0
 800a950:	711a      	strb	r2, [r3, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	f042 0202 	orr.w	r2, r2, #2
 800a958:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2243      	movs	r2, #67	@ 0x43
 800a95e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a960:	4b02      	ldr	r3, [pc, #8]	@ (800a96c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a962:	4618      	mov	r0, r3
 800a964:	3718      	adds	r7, #24
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	2000006c 	.word	0x2000006c

0800a970 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b086      	sub	sp, #24
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a978:	2182      	movs	r1, #130	@ 0x82
 800a97a:	4818      	ldr	r0, [pc, #96]	@ (800a9dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a97c:	f000 fcb2 	bl	800b2e4 <USBD_GetEpDesc>
 800a980:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a982:	2101      	movs	r1, #1
 800a984:	4815      	ldr	r0, [pc, #84]	@ (800a9dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a986:	f000 fcad 	bl	800b2e4 <USBD_GetEpDesc>
 800a98a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a98c:	2181      	movs	r1, #129	@ 0x81
 800a98e:	4813      	ldr	r0, [pc, #76]	@ (800a9dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a990:	f000 fca8 	bl	800b2e4 <USBD_GetEpDesc>
 800a994:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d002      	beq.n	800a9a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	2210      	movs	r2, #16
 800a9a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d006      	beq.n	800a9b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9b0:	711a      	strb	r2, [r3, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d006      	beq.n	800a9ca <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	2200      	movs	r2, #0
 800a9c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9c4:	711a      	strb	r2, [r3, #4]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2243      	movs	r2, #67	@ 0x43
 800a9ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a9d0:	4b02      	ldr	r3, [pc, #8]	@ (800a9dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3718      	adds	r7, #24
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
 800a9da:	bf00      	nop
 800a9dc:	2000006c 	.word	0x2000006c

0800a9e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	220a      	movs	r2, #10
 800a9ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a9ee:	4b03      	ldr	r3, [pc, #12]	@ (800a9fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr
 800a9fc:	20000028 	.word	0x20000028

0800aa00 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b083      	sub	sp, #12
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d101      	bne.n	800aa14 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800aa10:	2303      	movs	r3, #3
 800aa12:	e009      	b.n	800aa28 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	33b0      	adds	r3, #176	@ 0xb0
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	370c      	adds	r7, #12
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b087      	sub	sp, #28
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	60b9      	str	r1, [r7, #8]
 800aa3e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	32b0      	adds	r2, #176	@ 0xb0
 800aa4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa4e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d101      	bne.n	800aa5a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aa56:	2303      	movs	r3, #3
 800aa58:	e008      	b.n	800aa6c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	68ba      	ldr	r2, [r7, #8]
 800aa5e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	687a      	ldr	r2, [r7, #4]
 800aa66:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	371c      	adds	r7, #28
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	32b0      	adds	r2, #176	@ 0xb0
 800aa8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa90:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d101      	bne.n	800aa9c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e004      	b.n	800aaa6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	683a      	ldr	r2, [r7, #0]
 800aaa0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800aaa4:	2300      	movs	r3, #0
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3714      	adds	r7, #20
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
	...

0800aab4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	32b0      	adds	r2, #176	@ 0xb0
 800aac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaca:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	32b0      	adds	r2, #176	@ 0xb0
 800aad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d101      	bne.n	800aae2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800aade:	2303      	movs	r3, #3
 800aae0:	e018      	b.n	800ab14 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	7c1b      	ldrb	r3, [r3, #16]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10a      	bne.n	800ab00 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aaea:	4b0c      	ldr	r3, [pc, #48]	@ (800ab1c <USBD_CDC_ReceivePacket+0x68>)
 800aaec:	7819      	ldrb	r1, [r3, #0]
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aaf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f004 fddd 	bl	800f6b8 <USBD_LL_PrepareReceive>
 800aafe:	e008      	b.n	800ab12 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab00:	4b06      	ldr	r3, [pc, #24]	@ (800ab1c <USBD_CDC_ReceivePacket+0x68>)
 800ab02:	7819      	ldrb	r1, [r3, #0]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab0a:	2340      	movs	r3, #64	@ 0x40
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f004 fdd3 	bl	800f6b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ab12:	2300      	movs	r3, #0
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3710      	adds	r7, #16
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	200000b0 	.word	0x200000b0

0800ab20 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b086      	sub	sp, #24
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	60b9      	str	r1, [r7, #8]
 800ab2a:	4613      	mov	r3, r2
 800ab2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d101      	bne.n	800ab38 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab34:	2303      	movs	r3, #3
 800ab36:	e01f      	b.n	800ab78 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d003      	beq.n	800ab5e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	68ba      	ldr	r2, [r7, #8]
 800ab5a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	79fa      	ldrb	r2, [r7, #7]
 800ab6a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f004 fc4d 	bl	800f40c <USBD_LL_Init>
 800ab72:	4603      	mov	r3, r0
 800ab74:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ab76:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3718      	adds	r7, #24
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b084      	sub	sp, #16
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
 800ab88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d101      	bne.n	800ab98 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab94:	2303      	movs	r3, #3
 800ab96:	e025      	b.n	800abe4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	32ae      	adds	r2, #174	@ 0xae
 800abaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00f      	beq.n	800abd4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	32ae      	adds	r2, #174	@ 0xae
 800abbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc4:	f107 020e 	add.w	r2, r7, #14
 800abc8:	4610      	mov	r0, r2
 800abca:	4798      	blx	r3
 800abcc:	4602      	mov	r2, r0
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800abda:	1c5a      	adds	r2, r3, #1
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f004 fc55 	bl	800f4a4 <USBD_LL_Start>
 800abfa:	4603      	mov	r3, r0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3708      	adds	r7, #8
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b083      	sub	sp, #12
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ac0c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	370c      	adds	r7, #12
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr

0800ac1a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac1a:	b580      	push	{r7, lr}
 800ac1c:	b084      	sub	sp, #16
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	460b      	mov	r3, r1
 800ac24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac26:	2300      	movs	r3, #0
 800ac28:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d009      	beq.n	800ac48 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	78fa      	ldrb	r2, [r7, #3]
 800ac3e:	4611      	mov	r1, r2
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	4798      	blx	r3
 800ac44:	4603      	mov	r3, r0
 800ac46:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3710      	adds	r7, #16
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}

0800ac52 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac52:	b580      	push	{r7, lr}
 800ac54:	b084      	sub	sp, #16
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	6078      	str	r0, [r7, #4]
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	78fa      	ldrb	r2, [r7, #3]
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	4798      	blx	r3
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d001      	beq.n	800ac7c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ac78:	2303      	movs	r3, #3
 800ac7a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b084      	sub	sp, #16
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac96:	6839      	ldr	r1, [r7, #0]
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f001 f920 	bl	800bede <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800acac:	461a      	mov	r2, r3
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800acba:	f003 031f 	and.w	r3, r3, #31
 800acbe:	2b02      	cmp	r3, #2
 800acc0:	d01a      	beq.n	800acf8 <USBD_LL_SetupStage+0x72>
 800acc2:	2b02      	cmp	r3, #2
 800acc4:	d822      	bhi.n	800ad0c <USBD_LL_SetupStage+0x86>
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d002      	beq.n	800acd0 <USBD_LL_SetupStage+0x4a>
 800acca:	2b01      	cmp	r3, #1
 800accc:	d00a      	beq.n	800ace4 <USBD_LL_SetupStage+0x5e>
 800acce:	e01d      	b.n	800ad0c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acd6:	4619      	mov	r1, r3
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f000 fb75 	bl	800b3c8 <USBD_StdDevReq>
 800acde:	4603      	mov	r3, r0
 800ace0:	73fb      	strb	r3, [r7, #15]
      break;
 800ace2:	e020      	b.n	800ad26 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acea:	4619      	mov	r1, r3
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fbdd 	bl	800b4ac <USBD_StdItfReq>
 800acf2:	4603      	mov	r3, r0
 800acf4:	73fb      	strb	r3, [r7, #15]
      break;
 800acf6:	e016      	b.n	800ad26 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acfe:	4619      	mov	r1, r3
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f000 fc3f 	bl	800b584 <USBD_StdEPReq>
 800ad06:	4603      	mov	r3, r0
 800ad08:	73fb      	strb	r3, [r7, #15]
      break;
 800ad0a:	e00c      	b.n	800ad26 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad12:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	4619      	mov	r1, r3
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f004 fc22 	bl	800f564 <USBD_LL_StallEP>
 800ad20:	4603      	mov	r3, r0
 800ad22:	73fb      	strb	r3, [r7, #15]
      break;
 800ad24:	bf00      	nop
  }

  return ret;
 800ad26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3710      	adds	r7, #16
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b086      	sub	sp, #24
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	60f8      	str	r0, [r7, #12]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	607a      	str	r2, [r7, #4]
 800ad3c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ad42:	7afb      	ldrb	r3, [r7, #11]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d177      	bne.n	800ae38 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ad4e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad56:	2b03      	cmp	r3, #3
 800ad58:	f040 80a1 	bne.w	800ae9e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	685b      	ldr	r3, [r3, #4]
 800ad60:	693a      	ldr	r2, [r7, #16]
 800ad62:	8992      	ldrh	r2, [r2, #12]
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d91c      	bls.n	800ada2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	693a      	ldr	r2, [r7, #16]
 800ad6e:	8992      	ldrh	r2, [r2, #12]
 800ad70:	1a9a      	subs	r2, r3, r2
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	693a      	ldr	r2, [r7, #16]
 800ad7c:	8992      	ldrh	r2, [r2, #12]
 800ad7e:	441a      	add	r2, r3
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	6919      	ldr	r1, [r3, #16]
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	899b      	ldrh	r3, [r3, #12]
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	4293      	cmp	r3, r2
 800ad94:	bf38      	it	cc
 800ad96:	4613      	movcc	r3, r2
 800ad98:	461a      	mov	r2, r3
 800ad9a:	68f8      	ldr	r0, [r7, #12]
 800ad9c:	f001 f9a6 	bl	800c0ec <USBD_CtlContinueRx>
 800ada0:	e07d      	b.n	800ae9e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ada8:	f003 031f 	and.w	r3, r3, #31
 800adac:	2b02      	cmp	r3, #2
 800adae:	d014      	beq.n	800adda <USBD_LL_DataOutStage+0xaa>
 800adb0:	2b02      	cmp	r3, #2
 800adb2:	d81d      	bhi.n	800adf0 <USBD_LL_DataOutStage+0xc0>
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d002      	beq.n	800adbe <USBD_LL_DataOutStage+0x8e>
 800adb8:	2b01      	cmp	r3, #1
 800adba:	d003      	beq.n	800adc4 <USBD_LL_DataOutStage+0x94>
 800adbc:	e018      	b.n	800adf0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800adbe:	2300      	movs	r3, #0
 800adc0:	75bb      	strb	r3, [r7, #22]
            break;
 800adc2:	e018      	b.n	800adf6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	4619      	mov	r1, r3
 800adce:	68f8      	ldr	r0, [r7, #12]
 800add0:	f000 fa6e 	bl	800b2b0 <USBD_CoreFindIF>
 800add4:	4603      	mov	r3, r0
 800add6:	75bb      	strb	r3, [r7, #22]
            break;
 800add8:	e00d      	b.n	800adf6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ade0:	b2db      	uxtb	r3, r3
 800ade2:	4619      	mov	r1, r3
 800ade4:	68f8      	ldr	r0, [r7, #12]
 800ade6:	f000 fa70 	bl	800b2ca <USBD_CoreFindEP>
 800adea:	4603      	mov	r3, r0
 800adec:	75bb      	strb	r3, [r7, #22]
            break;
 800adee:	e002      	b.n	800adf6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800adf0:	2300      	movs	r3, #0
 800adf2:	75bb      	strb	r3, [r7, #22]
            break;
 800adf4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800adf6:	7dbb      	ldrb	r3, [r7, #22]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d119      	bne.n	800ae30 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	2b03      	cmp	r3, #3
 800ae06:	d113      	bne.n	800ae30 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ae08:	7dba      	ldrb	r2, [r7, #22]
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	32ae      	adds	r2, #174	@ 0xae
 800ae0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae12:	691b      	ldr	r3, [r3, #16]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d00b      	beq.n	800ae30 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800ae18:	7dba      	ldrb	r2, [r7, #22]
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ae20:	7dba      	ldrb	r2, [r7, #22]
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	32ae      	adds	r2, #174	@ 0xae
 800ae26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	68f8      	ldr	r0, [r7, #12]
 800ae2e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ae30:	68f8      	ldr	r0, [r7, #12]
 800ae32:	f001 f96c 	bl	800c10e <USBD_CtlSendStatus>
 800ae36:	e032      	b.n	800ae9e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ae38:	7afb      	ldrb	r3, [r7, #11]
 800ae3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae3e:	b2db      	uxtb	r3, r3
 800ae40:	4619      	mov	r1, r3
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f000 fa41 	bl	800b2ca <USBD_CoreFindEP>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae4c:	7dbb      	ldrb	r3, [r7, #22]
 800ae4e:	2bff      	cmp	r3, #255	@ 0xff
 800ae50:	d025      	beq.n	800ae9e <USBD_LL_DataOutStage+0x16e>
 800ae52:	7dbb      	ldrb	r3, [r7, #22]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d122      	bne.n	800ae9e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	2b03      	cmp	r3, #3
 800ae62:	d117      	bne.n	800ae94 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ae64:	7dba      	ldrb	r2, [r7, #22]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	32ae      	adds	r2, #174	@ 0xae
 800ae6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae6e:	699b      	ldr	r3, [r3, #24]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d00f      	beq.n	800ae94 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ae74:	7dba      	ldrb	r2, [r7, #22]
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ae7c:	7dba      	ldrb	r2, [r7, #22]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	32ae      	adds	r2, #174	@ 0xae
 800ae82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae86:	699b      	ldr	r3, [r3, #24]
 800ae88:	7afa      	ldrb	r2, [r7, #11]
 800ae8a:	4611      	mov	r1, r2
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	4798      	blx	r3
 800ae90:	4603      	mov	r3, r0
 800ae92:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ae94:	7dfb      	ldrb	r3, [r7, #23]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d001      	beq.n	800ae9e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ae9a:	7dfb      	ldrb	r3, [r7, #23]
 800ae9c:	e000      	b.n	800aea0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3718      	adds	r7, #24
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b086      	sub	sp, #24
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	607a      	str	r2, [r7, #4]
 800aeb4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800aeb6:	7afb      	ldrb	r3, [r7, #11]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d178      	bne.n	800afae <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	3314      	adds	r3, #20
 800aec0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aec8:	2b02      	cmp	r3, #2
 800aeca:	d163      	bne.n	800af94 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	693a      	ldr	r2, [r7, #16]
 800aed2:	8992      	ldrh	r2, [r2, #12]
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d91c      	bls.n	800af12 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	693a      	ldr	r2, [r7, #16]
 800aede:	8992      	ldrh	r2, [r2, #12]
 800aee0:	1a9a      	subs	r2, r3, r2
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	691b      	ldr	r3, [r3, #16]
 800aeea:	693a      	ldr	r2, [r7, #16]
 800aeec:	8992      	ldrh	r2, [r2, #12]
 800aeee:	441a      	add	r2, r3
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	6919      	ldr	r1, [r3, #16]
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	461a      	mov	r2, r3
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f001 f8c2 	bl	800c088 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af04:	2300      	movs	r3, #0
 800af06:	2200      	movs	r2, #0
 800af08:	2100      	movs	r1, #0
 800af0a:	68f8      	ldr	r0, [r7, #12]
 800af0c:	f004 fbd4 	bl	800f6b8 <USBD_LL_PrepareReceive>
 800af10:	e040      	b.n	800af94 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	899b      	ldrh	r3, [r3, #12]
 800af16:	461a      	mov	r2, r3
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d11c      	bne.n	800af5a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	693a      	ldr	r2, [r7, #16]
 800af26:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800af28:	4293      	cmp	r3, r2
 800af2a:	d316      	bcc.n	800af5a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	681a      	ldr	r2, [r3, #0]
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800af36:	429a      	cmp	r2, r3
 800af38:	d20f      	bcs.n	800af5a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800af3a:	2200      	movs	r2, #0
 800af3c:	2100      	movs	r1, #0
 800af3e:	68f8      	ldr	r0, [r7, #12]
 800af40:	f001 f8a2 	bl	800c088 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2200      	movs	r2, #0
 800af48:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af4c:	2300      	movs	r3, #0
 800af4e:	2200      	movs	r2, #0
 800af50:	2100      	movs	r1, #0
 800af52:	68f8      	ldr	r0, [r7, #12]
 800af54:	f004 fbb0 	bl	800f6b8 <USBD_LL_PrepareReceive>
 800af58:	e01c      	b.n	800af94 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b03      	cmp	r3, #3
 800af64:	d10f      	bne.n	800af86 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d009      	beq.n	800af86 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2200      	movs	r2, #0
 800af76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af80:	68db      	ldr	r3, [r3, #12]
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af86:	2180      	movs	r1, #128	@ 0x80
 800af88:	68f8      	ldr	r0, [r7, #12]
 800af8a:	f004 faeb 	bl	800f564 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	f001 f8d0 	bl	800c134 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d03a      	beq.n	800b014 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f7ff fe30 	bl	800ac04 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800afac:	e032      	b.n	800b014 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800afae:	7afb      	ldrb	r3, [r7, #11]
 800afb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	4619      	mov	r1, r3
 800afb8:	68f8      	ldr	r0, [r7, #12]
 800afba:	f000 f986 	bl	800b2ca <USBD_CoreFindEP>
 800afbe:	4603      	mov	r3, r0
 800afc0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800afc2:	7dfb      	ldrb	r3, [r7, #23]
 800afc4:	2bff      	cmp	r3, #255	@ 0xff
 800afc6:	d025      	beq.n	800b014 <USBD_LL_DataInStage+0x16c>
 800afc8:	7dfb      	ldrb	r3, [r7, #23]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d122      	bne.n	800b014 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d11c      	bne.n	800b014 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800afda:	7dfa      	ldrb	r2, [r7, #23]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	32ae      	adds	r2, #174	@ 0xae
 800afe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afe4:	695b      	ldr	r3, [r3, #20]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d014      	beq.n	800b014 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800afea:	7dfa      	ldrb	r2, [r7, #23]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800aff2:	7dfa      	ldrb	r2, [r7, #23]
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	32ae      	adds	r2, #174	@ 0xae
 800aff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800affc:	695b      	ldr	r3, [r3, #20]
 800affe:	7afa      	ldrb	r2, [r7, #11]
 800b000:	4611      	mov	r1, r2
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	4798      	blx	r3
 800b006:	4603      	mov	r3, r0
 800b008:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b00a:	7dbb      	ldrb	r3, [r7, #22]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d001      	beq.n	800b014 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b010:	7dbb      	ldrb	r3, [r7, #22]
 800b012:	e000      	b.n	800b016 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b014:	2300      	movs	r3, #0
}
 800b016:	4618      	mov	r0, r3
 800b018:	3718      	adds	r7, #24
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b084      	sub	sp, #16
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2201      	movs	r2, #1
 800b02e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2200      	movs	r2, #0
 800b036:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2200      	movs	r2, #0
 800b044:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2200      	movs	r2, #0
 800b04c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b056:	2b00      	cmp	r3, #0
 800b058:	d014      	beq.n	800b084 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b060:	685b      	ldr	r3, [r3, #4]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d00e      	beq.n	800b084 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6852      	ldr	r2, [r2, #4]
 800b072:	b2d2      	uxtb	r2, r2
 800b074:	4611      	mov	r1, r2
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	4798      	blx	r3
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d001      	beq.n	800b084 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b080:	2303      	movs	r3, #3
 800b082:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b084:	2340      	movs	r3, #64	@ 0x40
 800b086:	2200      	movs	r2, #0
 800b088:	2100      	movs	r1, #0
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f004 fa25 	bl	800f4da <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2201      	movs	r2, #1
 800b094:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2240      	movs	r2, #64	@ 0x40
 800b09c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b0a0:	2340      	movs	r3, #64	@ 0x40
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	2180      	movs	r1, #128	@ 0x80
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f004 fa17 	bl	800f4da <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2240      	movs	r2, #64	@ 0x40
 800b0b8:	841a      	strh	r2, [r3, #32]

  return ret;
 800b0ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	78fa      	ldrb	r2, [r7, #3]
 800b0d4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b0d6:	2300      	movs	r3, #0
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	370c      	adds	r7, #12
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b083      	sub	sp, #12
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	2b04      	cmp	r3, #4
 800b0f6:	d006      	beq.n	800b106 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0fe:	b2da      	uxtb	r2, r3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2204      	movs	r2, #4
 800b10a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b10e:	2300      	movs	r3, #0
}
 800b110:	4618      	mov	r0, r3
 800b112:	370c      	adds	r7, #12
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b083      	sub	sp, #12
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	2b04      	cmp	r3, #4
 800b12e:	d106      	bne.n	800b13e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b136:	b2da      	uxtb	r2, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b13e:	2300      	movs	r3, #0
}
 800b140:	4618      	mov	r0, r3
 800b142:	370c      	adds	r7, #12
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	2b03      	cmp	r3, #3
 800b15e:	d110      	bne.n	800b182 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00b      	beq.n	800b182 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b170:	69db      	ldr	r3, [r3, #28]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d005      	beq.n	800b182 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b17c:	69db      	ldr	r3, [r3, #28]
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b182:	2300      	movs	r3, #0
}
 800b184:	4618      	mov	r0, r3
 800b186:	3708      	adds	r7, #8
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}

0800b18c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b082      	sub	sp, #8
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	460b      	mov	r3, r1
 800b196:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	32ae      	adds	r2, #174	@ 0xae
 800b1a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d101      	bne.n	800b1ae <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b1aa:	2303      	movs	r3, #3
 800b1ac:	e01c      	b.n	800b1e8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b03      	cmp	r3, #3
 800b1b8:	d115      	bne.n	800b1e6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	32ae      	adds	r2, #174	@ 0xae
 800b1c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1c8:	6a1b      	ldr	r3, [r3, #32]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00b      	beq.n	800b1e6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	32ae      	adds	r2, #174	@ 0xae
 800b1d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1dc:	6a1b      	ldr	r3, [r3, #32]
 800b1de:	78fa      	ldrb	r2, [r7, #3]
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3708      	adds	r7, #8
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	32ae      	adds	r2, #174	@ 0xae
 800b206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d101      	bne.n	800b212 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b20e:	2303      	movs	r3, #3
 800b210:	e01c      	b.n	800b24c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	2b03      	cmp	r3, #3
 800b21c:	d115      	bne.n	800b24a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	32ae      	adds	r2, #174	@ 0xae
 800b228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b22c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00b      	beq.n	800b24a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	32ae      	adds	r2, #174	@ 0xae
 800b23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b242:	78fa      	ldrb	r2, [r7, #3]
 800b244:	4611      	mov	r1, r2
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b25c:	2300      	movs	r3, #0
}
 800b25e:	4618      	mov	r0, r3
 800b260:	370c      	adds	r7, #12
 800b262:	46bd      	mov	sp, r7
 800b264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b268:	4770      	bx	lr

0800b26a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b26a:	b580      	push	{r7, lr}
 800b26c:	b084      	sub	sp, #16
 800b26e:	af00      	add	r7, sp, #0
 800b270:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b272:	2300      	movs	r3, #0
 800b274:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2201      	movs	r2, #1
 800b27a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b284:	2b00      	cmp	r3, #0
 800b286:	d00e      	beq.n	800b2a6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	6852      	ldr	r2, [r2, #4]
 800b294:	b2d2      	uxtb	r2, r2
 800b296:	4611      	mov	r1, r2
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	4798      	blx	r3
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d001      	beq.n	800b2a6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b2a2:	2303      	movs	r3, #3
 800b2a4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3710      	adds	r7, #16
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b2bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	370c      	adds	r7, #12
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr

0800b2ca <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b2ca:	b480      	push	{r7}
 800b2cc:	b083      	sub	sp, #12
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
 800b2d2:	460b      	mov	r3, r1
 800b2d4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b2d6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	370c      	adds	r7, #12
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e2:	4770      	bx	lr

0800b2e4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b086      	sub	sp, #24
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	885b      	ldrh	r3, [r3, #2]
 800b300:	b29b      	uxth	r3, r3
 800b302:	68fa      	ldr	r2, [r7, #12]
 800b304:	7812      	ldrb	r2, [r2, #0]
 800b306:	4293      	cmp	r3, r2
 800b308:	d91f      	bls.n	800b34a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b310:	e013      	b.n	800b33a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b312:	f107 030a 	add.w	r3, r7, #10
 800b316:	4619      	mov	r1, r3
 800b318:	6978      	ldr	r0, [r7, #20]
 800b31a:	f000 f81b 	bl	800b354 <USBD_GetNextDesc>
 800b31e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	785b      	ldrb	r3, [r3, #1]
 800b324:	2b05      	cmp	r3, #5
 800b326:	d108      	bne.n	800b33a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	789b      	ldrb	r3, [r3, #2]
 800b330:	78fa      	ldrb	r2, [r7, #3]
 800b332:	429a      	cmp	r2, r3
 800b334:	d008      	beq.n	800b348 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b336:	2300      	movs	r3, #0
 800b338:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	885b      	ldrh	r3, [r3, #2]
 800b33e:	b29a      	uxth	r2, r3
 800b340:	897b      	ldrh	r3, [r7, #10]
 800b342:	429a      	cmp	r2, r3
 800b344:	d8e5      	bhi.n	800b312 <USBD_GetEpDesc+0x2e>
 800b346:	e000      	b.n	800b34a <USBD_GetEpDesc+0x66>
          break;
 800b348:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b34a:	693b      	ldr	r3, [r7, #16]
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3718      	adds	r7, #24
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b354:	b480      	push	{r7}
 800b356:	b085      	sub	sp, #20
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	881b      	ldrh	r3, [r3, #0]
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	7812      	ldrb	r2, [r2, #0]
 800b36a:	4413      	add	r3, r2
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	461a      	mov	r2, r3
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4413      	add	r3, r2
 800b37c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b37e:	68fb      	ldr	r3, [r7, #12]
}
 800b380:	4618      	mov	r0, r3
 800b382:	3714      	adds	r7, #20
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr

0800b38c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b38c:	b480      	push	{r7}
 800b38e:	b087      	sub	sp, #28
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	3301      	adds	r3, #1
 800b3a2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b3aa:	8a3b      	ldrh	r3, [r7, #16]
 800b3ac:	021b      	lsls	r3, r3, #8
 800b3ae:	b21a      	sxth	r2, r3
 800b3b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	b21b      	sxth	r3, r3
 800b3b8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b3ba:	89fb      	ldrh	r3, [r7, #14]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	371c      	adds	r7, #28
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	781b      	ldrb	r3, [r3, #0]
 800b3da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b3de:	2b40      	cmp	r3, #64	@ 0x40
 800b3e0:	d005      	beq.n	800b3ee <USBD_StdDevReq+0x26>
 800b3e2:	2b40      	cmp	r3, #64	@ 0x40
 800b3e4:	d857      	bhi.n	800b496 <USBD_StdDevReq+0xce>
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00f      	beq.n	800b40a <USBD_StdDevReq+0x42>
 800b3ea:	2b20      	cmp	r3, #32
 800b3ec:	d153      	bne.n	800b496 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	32ae      	adds	r2, #174	@ 0xae
 800b3f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	6839      	ldr	r1, [r7, #0]
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	4798      	blx	r3
 800b404:	4603      	mov	r3, r0
 800b406:	73fb      	strb	r3, [r7, #15]
      break;
 800b408:	e04a      	b.n	800b4a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	785b      	ldrb	r3, [r3, #1]
 800b40e:	2b09      	cmp	r3, #9
 800b410:	d83b      	bhi.n	800b48a <USBD_StdDevReq+0xc2>
 800b412:	a201      	add	r2, pc, #4	@ (adr r2, 800b418 <USBD_StdDevReq+0x50>)
 800b414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b418:	0800b46d 	.word	0x0800b46d
 800b41c:	0800b481 	.word	0x0800b481
 800b420:	0800b48b 	.word	0x0800b48b
 800b424:	0800b477 	.word	0x0800b477
 800b428:	0800b48b 	.word	0x0800b48b
 800b42c:	0800b44b 	.word	0x0800b44b
 800b430:	0800b441 	.word	0x0800b441
 800b434:	0800b48b 	.word	0x0800b48b
 800b438:	0800b463 	.word	0x0800b463
 800b43c:	0800b455 	.word	0x0800b455
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b440:	6839      	ldr	r1, [r7, #0]
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fa3e 	bl	800b8c4 <USBD_GetDescriptor>
          break;
 800b448:	e024      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 fba3 	bl	800bb98 <USBD_SetAddress>
          break;
 800b452:	e01f      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b454:	6839      	ldr	r1, [r7, #0]
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 fbe2 	bl	800bc20 <USBD_SetConfig>
 800b45c:	4603      	mov	r3, r0
 800b45e:	73fb      	strb	r3, [r7, #15]
          break;
 800b460:	e018      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b462:	6839      	ldr	r1, [r7, #0]
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f000 fc85 	bl	800bd74 <USBD_GetConfig>
          break;
 800b46a:	e013      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b46c:	6839      	ldr	r1, [r7, #0]
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 fcb6 	bl	800bde0 <USBD_GetStatus>
          break;
 800b474:	e00e      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b476:	6839      	ldr	r1, [r7, #0]
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 fce5 	bl	800be48 <USBD_SetFeature>
          break;
 800b47e:	e009      	b.n	800b494 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b480:	6839      	ldr	r1, [r7, #0]
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f000 fd09 	bl	800be9a <USBD_ClrFeature>
          break;
 800b488:	e004      	b.n	800b494 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b48a:	6839      	ldr	r1, [r7, #0]
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 fd60 	bl	800bf52 <USBD_CtlError>
          break;
 800b492:	bf00      	nop
      }
      break;
 800b494:	e004      	b.n	800b4a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b496:	6839      	ldr	r1, [r7, #0]
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f000 fd5a 	bl	800bf52 <USBD_CtlError>
      break;
 800b49e:	bf00      	nop
  }

  return ret;
 800b4a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3710      	adds	r7, #16
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop

0800b4ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	781b      	ldrb	r3, [r3, #0]
 800b4be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b4c2:	2b40      	cmp	r3, #64	@ 0x40
 800b4c4:	d005      	beq.n	800b4d2 <USBD_StdItfReq+0x26>
 800b4c6:	2b40      	cmp	r3, #64	@ 0x40
 800b4c8:	d852      	bhi.n	800b570 <USBD_StdItfReq+0xc4>
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d001      	beq.n	800b4d2 <USBD_StdItfReq+0x26>
 800b4ce:	2b20      	cmp	r3, #32
 800b4d0:	d14e      	bne.n	800b570 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	2b02      	cmp	r3, #2
 800b4de:	d840      	bhi.n	800b562 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	889b      	ldrh	r3, [r3, #4]
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d836      	bhi.n	800b558 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	889b      	ldrh	r3, [r3, #4]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f7ff fedc 	bl	800b2b0 <USBD_CoreFindIF>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b4fc:	7bbb      	ldrb	r3, [r7, #14]
 800b4fe:	2bff      	cmp	r3, #255	@ 0xff
 800b500:	d01d      	beq.n	800b53e <USBD_StdItfReq+0x92>
 800b502:	7bbb      	ldrb	r3, [r7, #14]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d11a      	bne.n	800b53e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b508:	7bba      	ldrb	r2, [r7, #14]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	32ae      	adds	r2, #174	@ 0xae
 800b50e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d00f      	beq.n	800b538 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b518:	7bba      	ldrb	r2, [r7, #14]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b520:	7bba      	ldrb	r2, [r7, #14]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	32ae      	adds	r2, #174	@ 0xae
 800b526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	6839      	ldr	r1, [r7, #0]
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	4798      	blx	r3
 800b532:	4603      	mov	r3, r0
 800b534:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b536:	e004      	b.n	800b542 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b538:	2303      	movs	r3, #3
 800b53a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b53c:	e001      	b.n	800b542 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b53e:	2303      	movs	r3, #3
 800b540:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	88db      	ldrh	r3, [r3, #6]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d110      	bne.n	800b56c <USBD_StdItfReq+0xc0>
 800b54a:	7bfb      	ldrb	r3, [r7, #15]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10d      	bne.n	800b56c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 fddc 	bl	800c10e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b556:	e009      	b.n	800b56c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b558:	6839      	ldr	r1, [r7, #0]
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f000 fcf9 	bl	800bf52 <USBD_CtlError>
          break;
 800b560:	e004      	b.n	800b56c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b562:	6839      	ldr	r1, [r7, #0]
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 fcf4 	bl	800bf52 <USBD_CtlError>
          break;
 800b56a:	e000      	b.n	800b56e <USBD_StdItfReq+0xc2>
          break;
 800b56c:	bf00      	nop
      }
      break;
 800b56e:	e004      	b.n	800b57a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b570:	6839      	ldr	r1, [r7, #0]
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 fced 	bl	800bf52 <USBD_CtlError>
      break;
 800b578:	bf00      	nop
  }

  return ret;
 800b57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3710      	adds	r7, #16
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b58e:	2300      	movs	r3, #0
 800b590:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	889b      	ldrh	r3, [r3, #4]
 800b596:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b5a0:	2b40      	cmp	r3, #64	@ 0x40
 800b5a2:	d007      	beq.n	800b5b4 <USBD_StdEPReq+0x30>
 800b5a4:	2b40      	cmp	r3, #64	@ 0x40
 800b5a6:	f200 8181 	bhi.w	800b8ac <USBD_StdEPReq+0x328>
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d02a      	beq.n	800b604 <USBD_StdEPReq+0x80>
 800b5ae:	2b20      	cmp	r3, #32
 800b5b0:	f040 817c 	bne.w	800b8ac <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b5b4:	7bbb      	ldrb	r3, [r7, #14]
 800b5b6:	4619      	mov	r1, r3
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f7ff fe86 	bl	800b2ca <USBD_CoreFindEP>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b5c2:	7b7b      	ldrb	r3, [r7, #13]
 800b5c4:	2bff      	cmp	r3, #255	@ 0xff
 800b5c6:	f000 8176 	beq.w	800b8b6 <USBD_StdEPReq+0x332>
 800b5ca:	7b7b      	ldrb	r3, [r7, #13]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f040 8172 	bne.w	800b8b6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b5d2:	7b7a      	ldrb	r2, [r7, #13]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b5da:	7b7a      	ldrb	r2, [r7, #13]
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	32ae      	adds	r2, #174	@ 0xae
 800b5e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f000 8165 	beq.w	800b8b6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b5ec:	7b7a      	ldrb	r2, [r7, #13]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	32ae      	adds	r2, #174	@ 0xae
 800b5f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	6839      	ldr	r1, [r7, #0]
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	4798      	blx	r3
 800b5fe:	4603      	mov	r3, r0
 800b600:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b602:	e158      	b.n	800b8b6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	785b      	ldrb	r3, [r3, #1]
 800b608:	2b03      	cmp	r3, #3
 800b60a:	d008      	beq.n	800b61e <USBD_StdEPReq+0x9a>
 800b60c:	2b03      	cmp	r3, #3
 800b60e:	f300 8147 	bgt.w	800b8a0 <USBD_StdEPReq+0x31c>
 800b612:	2b00      	cmp	r3, #0
 800b614:	f000 809b 	beq.w	800b74e <USBD_StdEPReq+0x1ca>
 800b618:	2b01      	cmp	r3, #1
 800b61a:	d03c      	beq.n	800b696 <USBD_StdEPReq+0x112>
 800b61c:	e140      	b.n	800b8a0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b624:	b2db      	uxtb	r3, r3
 800b626:	2b02      	cmp	r3, #2
 800b628:	d002      	beq.n	800b630 <USBD_StdEPReq+0xac>
 800b62a:	2b03      	cmp	r3, #3
 800b62c:	d016      	beq.n	800b65c <USBD_StdEPReq+0xd8>
 800b62e:	e02c      	b.n	800b68a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b630:	7bbb      	ldrb	r3, [r7, #14]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d00d      	beq.n	800b652 <USBD_StdEPReq+0xce>
 800b636:	7bbb      	ldrb	r3, [r7, #14]
 800b638:	2b80      	cmp	r3, #128	@ 0x80
 800b63a:	d00a      	beq.n	800b652 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b63c:	7bbb      	ldrb	r3, [r7, #14]
 800b63e:	4619      	mov	r1, r3
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f003 ff8f 	bl	800f564 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b646:	2180      	movs	r1, #128	@ 0x80
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f003 ff8b 	bl	800f564 <USBD_LL_StallEP>
 800b64e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b650:	e020      	b.n	800b694 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b652:	6839      	ldr	r1, [r7, #0]
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 fc7c 	bl	800bf52 <USBD_CtlError>
              break;
 800b65a:	e01b      	b.n	800b694 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	885b      	ldrh	r3, [r3, #2]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d10e      	bne.n	800b682 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b664:	7bbb      	ldrb	r3, [r7, #14]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d00b      	beq.n	800b682 <USBD_StdEPReq+0xfe>
 800b66a:	7bbb      	ldrb	r3, [r7, #14]
 800b66c:	2b80      	cmp	r3, #128	@ 0x80
 800b66e:	d008      	beq.n	800b682 <USBD_StdEPReq+0xfe>
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	88db      	ldrh	r3, [r3, #6]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d104      	bne.n	800b682 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b678:	7bbb      	ldrb	r3, [r7, #14]
 800b67a:	4619      	mov	r1, r3
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f003 ff71 	bl	800f564 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f000 fd43 	bl	800c10e <USBD_CtlSendStatus>

              break;
 800b688:	e004      	b.n	800b694 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b68a:	6839      	ldr	r1, [r7, #0]
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 fc60 	bl	800bf52 <USBD_CtlError>
              break;
 800b692:	bf00      	nop
          }
          break;
 800b694:	e109      	b.n	800b8aa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	2b02      	cmp	r3, #2
 800b6a0:	d002      	beq.n	800b6a8 <USBD_StdEPReq+0x124>
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d016      	beq.n	800b6d4 <USBD_StdEPReq+0x150>
 800b6a6:	e04b      	b.n	800b740 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6a8:	7bbb      	ldrb	r3, [r7, #14]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d00d      	beq.n	800b6ca <USBD_StdEPReq+0x146>
 800b6ae:	7bbb      	ldrb	r3, [r7, #14]
 800b6b0:	2b80      	cmp	r3, #128	@ 0x80
 800b6b2:	d00a      	beq.n	800b6ca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b6b4:	7bbb      	ldrb	r3, [r7, #14]
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f003 ff53 	bl	800f564 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6be:	2180      	movs	r1, #128	@ 0x80
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f003 ff4f 	bl	800f564 <USBD_LL_StallEP>
 800b6c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b6c8:	e040      	b.n	800b74c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b6ca:	6839      	ldr	r1, [r7, #0]
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fc40 	bl	800bf52 <USBD_CtlError>
              break;
 800b6d2:	e03b      	b.n	800b74c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	885b      	ldrh	r3, [r3, #2]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d136      	bne.n	800b74a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b6dc:	7bbb      	ldrb	r3, [r7, #14]
 800b6de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d004      	beq.n	800b6f0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b6e6:	7bbb      	ldrb	r3, [r7, #14]
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f003 ff59 	bl	800f5a2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f000 fd0c 	bl	800c10e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b6f6:	7bbb      	ldrb	r3, [r7, #14]
 800b6f8:	4619      	mov	r1, r3
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f7ff fde5 	bl	800b2ca <USBD_CoreFindEP>
 800b700:	4603      	mov	r3, r0
 800b702:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b704:	7b7b      	ldrb	r3, [r7, #13]
 800b706:	2bff      	cmp	r3, #255	@ 0xff
 800b708:	d01f      	beq.n	800b74a <USBD_StdEPReq+0x1c6>
 800b70a:	7b7b      	ldrb	r3, [r7, #13]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d11c      	bne.n	800b74a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b710:	7b7a      	ldrb	r2, [r7, #13]
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b718:	7b7a      	ldrb	r2, [r7, #13]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	32ae      	adds	r2, #174	@ 0xae
 800b71e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b722:	689b      	ldr	r3, [r3, #8]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d010      	beq.n	800b74a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b728:	7b7a      	ldrb	r2, [r7, #13]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	32ae      	adds	r2, #174	@ 0xae
 800b72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	6839      	ldr	r1, [r7, #0]
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	4798      	blx	r3
 800b73a:	4603      	mov	r3, r0
 800b73c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b73e:	e004      	b.n	800b74a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b740:	6839      	ldr	r1, [r7, #0]
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 fc05 	bl	800bf52 <USBD_CtlError>
              break;
 800b748:	e000      	b.n	800b74c <USBD_StdEPReq+0x1c8>
              break;
 800b74a:	bf00      	nop
          }
          break;
 800b74c:	e0ad      	b.n	800b8aa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b754:	b2db      	uxtb	r3, r3
 800b756:	2b02      	cmp	r3, #2
 800b758:	d002      	beq.n	800b760 <USBD_StdEPReq+0x1dc>
 800b75a:	2b03      	cmp	r3, #3
 800b75c:	d033      	beq.n	800b7c6 <USBD_StdEPReq+0x242>
 800b75e:	e099      	b.n	800b894 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b760:	7bbb      	ldrb	r3, [r7, #14]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d007      	beq.n	800b776 <USBD_StdEPReq+0x1f2>
 800b766:	7bbb      	ldrb	r3, [r7, #14]
 800b768:	2b80      	cmp	r3, #128	@ 0x80
 800b76a:	d004      	beq.n	800b776 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b76c:	6839      	ldr	r1, [r7, #0]
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 fbef 	bl	800bf52 <USBD_CtlError>
                break;
 800b774:	e093      	b.n	800b89e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b776:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	da0b      	bge.n	800b796 <USBD_StdEPReq+0x212>
 800b77e:	7bbb      	ldrb	r3, [r7, #14]
 800b780:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b784:	4613      	mov	r3, r2
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	4413      	add	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	3310      	adds	r3, #16
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	4413      	add	r3, r2
 800b792:	3304      	adds	r3, #4
 800b794:	e00b      	b.n	800b7ae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b796:	7bbb      	ldrb	r3, [r7, #14]
 800b798:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b79c:	4613      	mov	r3, r2
 800b79e:	009b      	lsls	r3, r3, #2
 800b7a0:	4413      	add	r3, r2
 800b7a2:	009b      	lsls	r3, r3, #2
 800b7a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	330e      	adds	r3, #14
 800b7ba:	2202      	movs	r2, #2
 800b7bc:	4619      	mov	r1, r3
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 fc44 	bl	800c04c <USBD_CtlSendData>
              break;
 800b7c4:	e06b      	b.n	800b89e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b7c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	da11      	bge.n	800b7f2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b7ce:	7bbb      	ldrb	r3, [r7, #14]
 800b7d0:	f003 020f 	and.w	r2, r3, #15
 800b7d4:	6879      	ldr	r1, [r7, #4]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	4413      	add	r3, r2
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	440b      	add	r3, r1
 800b7e0:	3323      	adds	r3, #35	@ 0x23
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d117      	bne.n	800b818 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b7e8:	6839      	ldr	r1, [r7, #0]
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 fbb1 	bl	800bf52 <USBD_CtlError>
                  break;
 800b7f0:	e055      	b.n	800b89e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b7f2:	7bbb      	ldrb	r3, [r7, #14]
 800b7f4:	f003 020f 	and.w	r2, r3, #15
 800b7f8:	6879      	ldr	r1, [r7, #4]
 800b7fa:	4613      	mov	r3, r2
 800b7fc:	009b      	lsls	r3, r3, #2
 800b7fe:	4413      	add	r3, r2
 800b800:	009b      	lsls	r3, r3, #2
 800b802:	440b      	add	r3, r1
 800b804:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d104      	bne.n	800b818 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b80e:	6839      	ldr	r1, [r7, #0]
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 fb9e 	bl	800bf52 <USBD_CtlError>
                  break;
 800b816:	e042      	b.n	800b89e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b818:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	da0b      	bge.n	800b838 <USBD_StdEPReq+0x2b4>
 800b820:	7bbb      	ldrb	r3, [r7, #14]
 800b822:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b826:	4613      	mov	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4413      	add	r3, r2
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	3310      	adds	r3, #16
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	4413      	add	r3, r2
 800b834:	3304      	adds	r3, #4
 800b836:	e00b      	b.n	800b850 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b838:	7bbb      	ldrb	r3, [r7, #14]
 800b83a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b83e:	4613      	mov	r3, r2
 800b840:	009b      	lsls	r3, r3, #2
 800b842:	4413      	add	r3, r2
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	4413      	add	r3, r2
 800b84e:	3304      	adds	r3, #4
 800b850:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b852:	7bbb      	ldrb	r3, [r7, #14]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d002      	beq.n	800b85e <USBD_StdEPReq+0x2da>
 800b858:	7bbb      	ldrb	r3, [r7, #14]
 800b85a:	2b80      	cmp	r3, #128	@ 0x80
 800b85c:	d103      	bne.n	800b866 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	2200      	movs	r2, #0
 800b862:	739a      	strb	r2, [r3, #14]
 800b864:	e00e      	b.n	800b884 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b866:	7bbb      	ldrb	r3, [r7, #14]
 800b868:	4619      	mov	r1, r3
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f003 feb8 	bl	800f5e0 <USBD_LL_IsStallEP>
 800b870:	4603      	mov	r3, r0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d003      	beq.n	800b87e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	2201      	movs	r2, #1
 800b87a:	739a      	strb	r2, [r3, #14]
 800b87c:	e002      	b.n	800b884 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	2200      	movs	r2, #0
 800b882:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	330e      	adds	r3, #14
 800b888:	2202      	movs	r2, #2
 800b88a:	4619      	mov	r1, r3
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f000 fbdd 	bl	800c04c <USBD_CtlSendData>
              break;
 800b892:	e004      	b.n	800b89e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b894:	6839      	ldr	r1, [r7, #0]
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f000 fb5b 	bl	800bf52 <USBD_CtlError>
              break;
 800b89c:	bf00      	nop
          }
          break;
 800b89e:	e004      	b.n	800b8aa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b8a0:	6839      	ldr	r1, [r7, #0]
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f000 fb55 	bl	800bf52 <USBD_CtlError>
          break;
 800b8a8:	bf00      	nop
      }
      break;
 800b8aa:	e005      	b.n	800b8b8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b8ac:	6839      	ldr	r1, [r7, #0]
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f000 fb4f 	bl	800bf52 <USBD_CtlError>
      break;
 800b8b4:	e000      	b.n	800b8b8 <USBD_StdEPReq+0x334>
      break;
 800b8b6:	bf00      	nop
  }

  return ret;
 800b8b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
	...

0800b8c4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	885b      	ldrh	r3, [r3, #2]
 800b8de:	0a1b      	lsrs	r3, r3, #8
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	2b06      	cmp	r3, #6
 800b8e6:	f200 8128 	bhi.w	800bb3a <USBD_GetDescriptor+0x276>
 800b8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f0 <USBD_GetDescriptor+0x2c>)
 800b8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f0:	0800b90d 	.word	0x0800b90d
 800b8f4:	0800b925 	.word	0x0800b925
 800b8f8:	0800b965 	.word	0x0800b965
 800b8fc:	0800bb3b 	.word	0x0800bb3b
 800b900:	0800bb3b 	.word	0x0800bb3b
 800b904:	0800badb 	.word	0x0800badb
 800b908:	0800bb07 	.word	0x0800bb07
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	7c12      	ldrb	r2, [r2, #16]
 800b918:	f107 0108 	add.w	r1, r7, #8
 800b91c:	4610      	mov	r0, r2
 800b91e:	4798      	blx	r3
 800b920:	60f8      	str	r0, [r7, #12]
      break;
 800b922:	e112      	b.n	800bb4a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	7c1b      	ldrb	r3, [r3, #16]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d10d      	bne.n	800b948 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b934:	f107 0208 	add.w	r2, r7, #8
 800b938:	4610      	mov	r0, r2
 800b93a:	4798      	blx	r3
 800b93c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	3301      	adds	r3, #1
 800b942:	2202      	movs	r2, #2
 800b944:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b946:	e100      	b.n	800bb4a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b94e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b950:	f107 0208 	add.w	r2, r7, #8
 800b954:	4610      	mov	r0, r2
 800b956:	4798      	blx	r3
 800b958:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	3301      	adds	r3, #1
 800b95e:	2202      	movs	r2, #2
 800b960:	701a      	strb	r2, [r3, #0]
      break;
 800b962:	e0f2      	b.n	800bb4a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	885b      	ldrh	r3, [r3, #2]
 800b968:	b2db      	uxtb	r3, r3
 800b96a:	2b05      	cmp	r3, #5
 800b96c:	f200 80ac 	bhi.w	800bac8 <USBD_GetDescriptor+0x204>
 800b970:	a201      	add	r2, pc, #4	@ (adr r2, 800b978 <USBD_GetDescriptor+0xb4>)
 800b972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b976:	bf00      	nop
 800b978:	0800b991 	.word	0x0800b991
 800b97c:	0800b9c5 	.word	0x0800b9c5
 800b980:	0800b9f9 	.word	0x0800b9f9
 800b984:	0800ba2d 	.word	0x0800ba2d
 800b988:	0800ba61 	.word	0x0800ba61
 800b98c:	0800ba95 	.word	0x0800ba95
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b996:	685b      	ldr	r3, [r3, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00b      	beq.n	800b9b4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9a2:	685b      	ldr	r3, [r3, #4]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	7c12      	ldrb	r2, [r2, #16]
 800b9a8:	f107 0108 	add.w	r1, r7, #8
 800b9ac:	4610      	mov	r0, r2
 800b9ae:	4798      	blx	r3
 800b9b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9b2:	e091      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 facb 	bl	800bf52 <USBD_CtlError>
            err++;
 800b9bc:	7afb      	ldrb	r3, [r7, #11]
 800b9be:	3301      	adds	r3, #1
 800b9c0:	72fb      	strb	r3, [r7, #11]
          break;
 800b9c2:	e089      	b.n	800bad8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9ca:	689b      	ldr	r3, [r3, #8]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d00b      	beq.n	800b9e8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	7c12      	ldrb	r2, [r2, #16]
 800b9dc:	f107 0108 	add.w	r1, r7, #8
 800b9e0:	4610      	mov	r0, r2
 800b9e2:	4798      	blx	r3
 800b9e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9e6:	e077      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 fab1 	bl	800bf52 <USBD_CtlError>
            err++;
 800b9f0:	7afb      	ldrb	r3, [r7, #11]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	72fb      	strb	r3, [r7, #11]
          break;
 800b9f6:	e06f      	b.n	800bad8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9fe:	68db      	ldr	r3, [r3, #12]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d00b      	beq.n	800ba1c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba0a:	68db      	ldr	r3, [r3, #12]
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	7c12      	ldrb	r2, [r2, #16]
 800ba10:	f107 0108 	add.w	r1, r7, #8
 800ba14:	4610      	mov	r0, r2
 800ba16:	4798      	blx	r3
 800ba18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba1a:	e05d      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba1c:	6839      	ldr	r1, [r7, #0]
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 fa97 	bl	800bf52 <USBD_CtlError>
            err++;
 800ba24:	7afb      	ldrb	r3, [r7, #11]
 800ba26:	3301      	adds	r3, #1
 800ba28:	72fb      	strb	r3, [r7, #11]
          break;
 800ba2a:	e055      	b.n	800bad8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d00b      	beq.n	800ba50 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	687a      	ldr	r2, [r7, #4]
 800ba42:	7c12      	ldrb	r2, [r2, #16]
 800ba44:	f107 0108 	add.w	r1, r7, #8
 800ba48:	4610      	mov	r0, r2
 800ba4a:	4798      	blx	r3
 800ba4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba4e:	e043      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba50:	6839      	ldr	r1, [r7, #0]
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 fa7d 	bl	800bf52 <USBD_CtlError>
            err++;
 800ba58:	7afb      	ldrb	r3, [r7, #11]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba5e:	e03b      	b.n	800bad8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba66:	695b      	ldr	r3, [r3, #20]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d00b      	beq.n	800ba84 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba72:	695b      	ldr	r3, [r3, #20]
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	7c12      	ldrb	r2, [r2, #16]
 800ba78:	f107 0108 	add.w	r1, r7, #8
 800ba7c:	4610      	mov	r0, r2
 800ba7e:	4798      	blx	r3
 800ba80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba82:	e029      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba84:	6839      	ldr	r1, [r7, #0]
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 fa63 	bl	800bf52 <USBD_CtlError>
            err++;
 800ba8c:	7afb      	ldrb	r3, [r7, #11]
 800ba8e:	3301      	adds	r3, #1
 800ba90:	72fb      	strb	r3, [r7, #11]
          break;
 800ba92:	e021      	b.n	800bad8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba9a:	699b      	ldr	r3, [r3, #24]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d00b      	beq.n	800bab8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800baa6:	699b      	ldr	r3, [r3, #24]
 800baa8:	687a      	ldr	r2, [r7, #4]
 800baaa:	7c12      	ldrb	r2, [r2, #16]
 800baac:	f107 0108 	add.w	r1, r7, #8
 800bab0:	4610      	mov	r0, r2
 800bab2:	4798      	blx	r3
 800bab4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bab6:	e00f      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bab8:	6839      	ldr	r1, [r7, #0]
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 fa49 	bl	800bf52 <USBD_CtlError>
            err++;
 800bac0:	7afb      	ldrb	r3, [r7, #11]
 800bac2:	3301      	adds	r3, #1
 800bac4:	72fb      	strb	r3, [r7, #11]
          break;
 800bac6:	e007      	b.n	800bad8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bac8:	6839      	ldr	r1, [r7, #0]
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 fa41 	bl	800bf52 <USBD_CtlError>
          err++;
 800bad0:	7afb      	ldrb	r3, [r7, #11]
 800bad2:	3301      	adds	r3, #1
 800bad4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bad6:	bf00      	nop
      }
      break;
 800bad8:	e037      	b.n	800bb4a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	7c1b      	ldrb	r3, [r3, #16]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d109      	bne.n	800baf6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800baea:	f107 0208 	add.w	r2, r7, #8
 800baee:	4610      	mov	r0, r2
 800baf0:	4798      	blx	r3
 800baf2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800baf4:	e029      	b.n	800bb4a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800baf6:	6839      	ldr	r1, [r7, #0]
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 fa2a 	bl	800bf52 <USBD_CtlError>
        err++;
 800bafe:	7afb      	ldrb	r3, [r7, #11]
 800bb00:	3301      	adds	r3, #1
 800bb02:	72fb      	strb	r3, [r7, #11]
      break;
 800bb04:	e021      	b.n	800bb4a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	7c1b      	ldrb	r3, [r3, #16]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d10d      	bne.n	800bb2a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb16:	f107 0208 	add.w	r2, r7, #8
 800bb1a:	4610      	mov	r0, r2
 800bb1c:	4798      	blx	r3
 800bb1e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	3301      	adds	r3, #1
 800bb24:	2207      	movs	r2, #7
 800bb26:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb28:	e00f      	b.n	800bb4a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bb2a:	6839      	ldr	r1, [r7, #0]
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fa10 	bl	800bf52 <USBD_CtlError>
        err++;
 800bb32:	7afb      	ldrb	r3, [r7, #11]
 800bb34:	3301      	adds	r3, #1
 800bb36:	72fb      	strb	r3, [r7, #11]
      break;
 800bb38:	e007      	b.n	800bb4a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bb3a:	6839      	ldr	r1, [r7, #0]
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fa08 	bl	800bf52 <USBD_CtlError>
      err++;
 800bb42:	7afb      	ldrb	r3, [r7, #11]
 800bb44:	3301      	adds	r3, #1
 800bb46:	72fb      	strb	r3, [r7, #11]
      break;
 800bb48:	bf00      	nop
  }

  if (err != 0U)
 800bb4a:	7afb      	ldrb	r3, [r7, #11]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d11e      	bne.n	800bb8e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	88db      	ldrh	r3, [r3, #6]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d016      	beq.n	800bb86 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bb58:	893b      	ldrh	r3, [r7, #8]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00e      	beq.n	800bb7c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	88da      	ldrh	r2, [r3, #6]
 800bb62:	893b      	ldrh	r3, [r7, #8]
 800bb64:	4293      	cmp	r3, r2
 800bb66:	bf28      	it	cs
 800bb68:	4613      	movcs	r3, r2
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bb6e:	893b      	ldrh	r3, [r7, #8]
 800bb70:	461a      	mov	r2, r3
 800bb72:	68f9      	ldr	r1, [r7, #12]
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 fa69 	bl	800c04c <USBD_CtlSendData>
 800bb7a:	e009      	b.n	800bb90 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bb7c:	6839      	ldr	r1, [r7, #0]
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f000 f9e7 	bl	800bf52 <USBD_CtlError>
 800bb84:	e004      	b.n	800bb90 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f000 fac1 	bl	800c10e <USBD_CtlSendStatus>
 800bb8c:	e000      	b.n	800bb90 <USBD_GetDescriptor+0x2cc>
    return;
 800bb8e:	bf00      	nop
  }
}
 800bb90:	3710      	adds	r7, #16
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop

0800bb98 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b084      	sub	sp, #16
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	889b      	ldrh	r3, [r3, #4]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d131      	bne.n	800bc0e <USBD_SetAddress+0x76>
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	88db      	ldrh	r3, [r3, #6]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d12d      	bne.n	800bc0e <USBD_SetAddress+0x76>
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	885b      	ldrh	r3, [r3, #2]
 800bbb6:	2b7f      	cmp	r3, #127	@ 0x7f
 800bbb8:	d829      	bhi.n	800bc0e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	885b      	ldrh	r3, [r3, #2]
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbc4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	2b03      	cmp	r3, #3
 800bbd0:	d104      	bne.n	800bbdc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bbd2:	6839      	ldr	r1, [r7, #0]
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f000 f9bc 	bl	800bf52 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbda:	e01d      	b.n	800bc18 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	7bfa      	ldrb	r2, [r7, #15]
 800bbe0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bbe4:	7bfb      	ldrb	r3, [r7, #15]
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f003 fd25 	bl	800f638 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f000 fa8d 	bl	800c10e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bbf4:	7bfb      	ldrb	r3, [r7, #15]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d004      	beq.n	800bc04 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2202      	movs	r2, #2
 800bbfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc02:	e009      	b.n	800bc18 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc0c:	e004      	b.n	800bc18 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bc0e:	6839      	ldr	r1, [r7, #0]
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 f99e 	bl	800bf52 <USBD_CtlError>
  }
}
 800bc16:	bf00      	nop
 800bc18:	bf00      	nop
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b084      	sub	sp, #16
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
 800bc28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	885b      	ldrh	r3, [r3, #2]
 800bc32:	b2da      	uxtb	r2, r3
 800bc34:	4b4e      	ldr	r3, [pc, #312]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bc36:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bc38:	4b4d      	ldr	r3, [pc, #308]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	2b01      	cmp	r3, #1
 800bc3e:	d905      	bls.n	800bc4c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bc40:	6839      	ldr	r1, [r7, #0]
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f000 f985 	bl	800bf52 <USBD_CtlError>
    return USBD_FAIL;
 800bc48:	2303      	movs	r3, #3
 800bc4a:	e08c      	b.n	800bd66 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc52:	b2db      	uxtb	r3, r3
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d002      	beq.n	800bc5e <USBD_SetConfig+0x3e>
 800bc58:	2b03      	cmp	r3, #3
 800bc5a:	d029      	beq.n	800bcb0 <USBD_SetConfig+0x90>
 800bc5c:	e075      	b.n	800bd4a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bc5e:	4b44      	ldr	r3, [pc, #272]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d020      	beq.n	800bca8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bc66:	4b42      	ldr	r3, [pc, #264]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bc68:	781b      	ldrb	r3, [r3, #0]
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc70:	4b3f      	ldr	r3, [pc, #252]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	4619      	mov	r1, r3
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f7fe ffcf 	bl	800ac1a <USBD_SetClassConfig>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bc80:	7bfb      	ldrb	r3, [r7, #15]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d008      	beq.n	800bc98 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bc86:	6839      	ldr	r1, [r7, #0]
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f000 f962 	bl	800bf52 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2202      	movs	r2, #2
 800bc92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc96:	e065      	b.n	800bd64 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 fa38 	bl	800c10e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2203      	movs	r2, #3
 800bca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bca6:	e05d      	b.n	800bd64 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f000 fa30 	bl	800c10e <USBD_CtlSendStatus>
      break;
 800bcae:	e059      	b.n	800bd64 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bcb0:	4b2f      	ldr	r3, [pc, #188]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bcb2:	781b      	ldrb	r3, [r3, #0]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d112      	bne.n	800bcde <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2202      	movs	r2, #2
 800bcbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bcc0:	4b2b      	ldr	r3, [pc, #172]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bcca:	4b29      	ldr	r3, [pc, #164]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	4619      	mov	r1, r3
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f7fe ffbe 	bl	800ac52 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f000 fa19 	bl	800c10e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bcdc:	e042      	b.n	800bd64 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bcde:	4b24      	ldr	r3, [pc, #144]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	461a      	mov	r2, r3
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d02a      	beq.n	800bd42 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	4619      	mov	r1, r3
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f7fe ffac 	bl	800ac52 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bcfa:	4b1d      	ldr	r3, [pc, #116]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	461a      	mov	r2, r3
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bd04:	4b1a      	ldr	r3, [pc, #104]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	4619      	mov	r1, r3
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f7fe ff85 	bl	800ac1a <USBD_SetClassConfig>
 800bd10:	4603      	mov	r3, r0
 800bd12:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bd14:	7bfb      	ldrb	r3, [r7, #15]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d00f      	beq.n	800bd3a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bd1a:	6839      	ldr	r1, [r7, #0]
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 f918 	bl	800bf52 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	4619      	mov	r1, r3
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f7fe ff91 	bl	800ac52 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2202      	movs	r2, #2
 800bd34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bd38:	e014      	b.n	800bd64 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f000 f9e7 	bl	800c10e <USBD_CtlSendStatus>
      break;
 800bd40:	e010      	b.n	800bd64 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f000 f9e3 	bl	800c10e <USBD_CtlSendStatus>
      break;
 800bd48:	e00c      	b.n	800bd64 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bd4a:	6839      	ldr	r1, [r7, #0]
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f000 f900 	bl	800bf52 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd52:	4b07      	ldr	r3, [pc, #28]	@ (800bd70 <USBD_SetConfig+0x150>)
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	4619      	mov	r1, r3
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f7fe ff7a 	bl	800ac52 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bd5e:	2303      	movs	r3, #3
 800bd60:	73fb      	strb	r3, [r7, #15]
      break;
 800bd62:	bf00      	nop
  }

  return ret;
 800bd64:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	20000424 	.word	0x20000424

0800bd74 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b082      	sub	sp, #8
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	88db      	ldrh	r3, [r3, #6]
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d004      	beq.n	800bd90 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bd86:	6839      	ldr	r1, [r7, #0]
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f000 f8e2 	bl	800bf52 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd8e:	e023      	b.n	800bdd8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	2b02      	cmp	r3, #2
 800bd9a:	dc02      	bgt.n	800bda2 <USBD_GetConfig+0x2e>
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	dc03      	bgt.n	800bda8 <USBD_GetConfig+0x34>
 800bda0:	e015      	b.n	800bdce <USBD_GetConfig+0x5a>
 800bda2:	2b03      	cmp	r3, #3
 800bda4:	d00b      	beq.n	800bdbe <USBD_GetConfig+0x4a>
 800bda6:	e012      	b.n	800bdce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	3308      	adds	r3, #8
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f000 f948 	bl	800c04c <USBD_CtlSendData>
        break;
 800bdbc:	e00c      	b.n	800bdd8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	3304      	adds	r3, #4
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f000 f940 	bl	800c04c <USBD_CtlSendData>
        break;
 800bdcc:	e004      	b.n	800bdd8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bdce:	6839      	ldr	r1, [r7, #0]
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f000 f8be 	bl	800bf52 <USBD_CtlError>
        break;
 800bdd6:	bf00      	nop
}
 800bdd8:	bf00      	nop
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdf0:	b2db      	uxtb	r3, r3
 800bdf2:	3b01      	subs	r3, #1
 800bdf4:	2b02      	cmp	r3, #2
 800bdf6:	d81e      	bhi.n	800be36 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	88db      	ldrh	r3, [r3, #6]
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	d004      	beq.n	800be0a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800be00:	6839      	ldr	r1, [r7, #0]
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f000 f8a5 	bl	800bf52 <USBD_CtlError>
        break;
 800be08:	e01a      	b.n	800be40 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2201      	movs	r2, #1
 800be0e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800be16:	2b00      	cmp	r3, #0
 800be18:	d005      	beq.n	800be26 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	f043 0202 	orr.w	r2, r3, #2
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	330c      	adds	r3, #12
 800be2a:	2202      	movs	r2, #2
 800be2c:	4619      	mov	r1, r3
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f000 f90c 	bl	800c04c <USBD_CtlSendData>
      break;
 800be34:	e004      	b.n	800be40 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800be36:	6839      	ldr	r1, [r7, #0]
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f000 f88a 	bl	800bf52 <USBD_CtlError>
      break;
 800be3e:	bf00      	nop
  }
}
 800be40:	bf00      	nop
 800be42:	3708      	adds	r7, #8
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	885b      	ldrh	r3, [r3, #2]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d107      	bne.n	800be6a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2201      	movs	r2, #1
 800be5e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 f953 	bl	800c10e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800be68:	e013      	b.n	800be92 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	885b      	ldrh	r3, [r3, #2]
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d10b      	bne.n	800be8a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	889b      	ldrh	r3, [r3, #4]
 800be76:	0a1b      	lsrs	r3, r3, #8
 800be78:	b29b      	uxth	r3, r3
 800be7a:	b2da      	uxtb	r2, r3
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 f943 	bl	800c10e <USBD_CtlSendStatus>
}
 800be88:	e003      	b.n	800be92 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800be8a:	6839      	ldr	r1, [r7, #0]
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 f860 	bl	800bf52 <USBD_CtlError>
}
 800be92:	bf00      	nop
 800be94:	3708      	adds	r7, #8
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}

0800be9a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be9a:	b580      	push	{r7, lr}
 800be9c:	b082      	sub	sp, #8
 800be9e:	af00      	add	r7, sp, #0
 800bea0:	6078      	str	r0, [r7, #4]
 800bea2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beaa:	b2db      	uxtb	r3, r3
 800beac:	3b01      	subs	r3, #1
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d80b      	bhi.n	800beca <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	885b      	ldrh	r3, [r3, #2]
 800beb6:	2b01      	cmp	r3, #1
 800beb8:	d10c      	bne.n	800bed4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f000 f923 	bl	800c10e <USBD_CtlSendStatus>
      }
      break;
 800bec8:	e004      	b.n	800bed4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800beca:	6839      	ldr	r1, [r7, #0]
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f000 f840 	bl	800bf52 <USBD_CtlError>
      break;
 800bed2:	e000      	b.n	800bed6 <USBD_ClrFeature+0x3c>
      break;
 800bed4:	bf00      	nop
  }
}
 800bed6:	bf00      	nop
 800bed8:	3708      	adds	r7, #8
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
 800bee6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	781a      	ldrb	r2, [r3, #0]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	3301      	adds	r3, #1
 800bef8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	781a      	ldrb	r2, [r3, #0]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	3301      	adds	r3, #1
 800bf06:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bf08:	68f8      	ldr	r0, [r7, #12]
 800bf0a:	f7ff fa3f 	bl	800b38c <SWAPBYTE>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	461a      	mov	r2, r3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	3301      	adds	r3, #1
 800bf20:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bf22:	68f8      	ldr	r0, [r7, #12]
 800bf24:	f7ff fa32 	bl	800b38c <SWAPBYTE>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	3301      	adds	r3, #1
 800bf34:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	3301      	adds	r3, #1
 800bf3a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f7ff fa25 	bl	800b38c <SWAPBYTE>
 800bf42:	4603      	mov	r3, r0
 800bf44:	461a      	mov	r2, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	80da      	strh	r2, [r3, #6]
}
 800bf4a:	bf00      	nop
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b082      	sub	sp, #8
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf5c:	2180      	movs	r1, #128	@ 0x80
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f003 fb00 	bl	800f564 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf64:	2100      	movs	r1, #0
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f003 fafc 	bl	800f564 <USBD_LL_StallEP>
}
 800bf6c:	bf00      	nop
 800bf6e:	3708      	adds	r7, #8
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}

0800bf74 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b086      	sub	sp, #24
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	60b9      	str	r1, [r7, #8]
 800bf7e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bf80:	2300      	movs	r3, #0
 800bf82:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d042      	beq.n	800c010 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bf8e:	6938      	ldr	r0, [r7, #16]
 800bf90:	f000 f842 	bl	800c018 <USBD_GetLen>
 800bf94:	4603      	mov	r3, r0
 800bf96:	3301      	adds	r3, #1
 800bf98:	005b      	lsls	r3, r3, #1
 800bf9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf9e:	d808      	bhi.n	800bfb2 <USBD_GetString+0x3e>
 800bfa0:	6938      	ldr	r0, [r7, #16]
 800bfa2:	f000 f839 	bl	800c018 <USBD_GetLen>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	005b      	lsls	r3, r3, #1
 800bfae:	b29a      	uxth	r2, r3
 800bfb0:	e001      	b.n	800bfb6 <USBD_GetString+0x42>
 800bfb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bfba:	7dfb      	ldrb	r3, [r7, #23]
 800bfbc:	68ba      	ldr	r2, [r7, #8]
 800bfbe:	4413      	add	r3, r2
 800bfc0:	687a      	ldr	r2, [r7, #4]
 800bfc2:	7812      	ldrb	r2, [r2, #0]
 800bfc4:	701a      	strb	r2, [r3, #0]
  idx++;
 800bfc6:	7dfb      	ldrb	r3, [r7, #23]
 800bfc8:	3301      	adds	r3, #1
 800bfca:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bfcc:	7dfb      	ldrb	r3, [r7, #23]
 800bfce:	68ba      	ldr	r2, [r7, #8]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	2203      	movs	r2, #3
 800bfd4:	701a      	strb	r2, [r3, #0]
  idx++;
 800bfd6:	7dfb      	ldrb	r3, [r7, #23]
 800bfd8:	3301      	adds	r3, #1
 800bfda:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bfdc:	e013      	b.n	800c006 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bfde:	7dfb      	ldrb	r3, [r7, #23]
 800bfe0:	68ba      	ldr	r2, [r7, #8]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	693a      	ldr	r2, [r7, #16]
 800bfe6:	7812      	ldrb	r2, [r2, #0]
 800bfe8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	3301      	adds	r3, #1
 800bfee:	613b      	str	r3, [r7, #16]
    idx++;
 800bff0:	7dfb      	ldrb	r3, [r7, #23]
 800bff2:	3301      	adds	r3, #1
 800bff4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bff6:	7dfb      	ldrb	r3, [r7, #23]
 800bff8:	68ba      	ldr	r2, [r7, #8]
 800bffa:	4413      	add	r3, r2
 800bffc:	2200      	movs	r2, #0
 800bffe:	701a      	strb	r2, [r3, #0]
    idx++;
 800c000:	7dfb      	ldrb	r3, [r7, #23]
 800c002:	3301      	adds	r3, #1
 800c004:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d1e7      	bne.n	800bfde <USBD_GetString+0x6a>
 800c00e:	e000      	b.n	800c012 <USBD_GetString+0x9e>
    return;
 800c010:	bf00      	nop
  }
}
 800c012:	3718      	adds	r7, #24
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c020:	2300      	movs	r3, #0
 800c022:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c028:	e005      	b.n	800c036 <USBD_GetLen+0x1e>
  {
    len++;
 800c02a:	7bfb      	ldrb	r3, [r7, #15]
 800c02c:	3301      	adds	r3, #1
 800c02e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	3301      	adds	r3, #1
 800c034:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d1f5      	bne.n	800c02a <USBD_GetLen+0x12>
  }

  return len;
 800c03e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c040:	4618      	mov	r0, r3
 800c042:	3714      	adds	r7, #20
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2202      	movs	r2, #2
 800c05c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	687a      	ldr	r2, [r7, #4]
 800c064:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	68ba      	ldr	r2, [r7, #8]
 800c06a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	687a      	ldr	r2, [r7, #4]
 800c070:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	68ba      	ldr	r2, [r7, #8]
 800c076:	2100      	movs	r1, #0
 800c078:	68f8      	ldr	r0, [r7, #12]
 800c07a:	f003 fafc 	bl	800f676 <USBD_LL_Transmit>

  return USBD_OK;
 800c07e:	2300      	movs	r3, #0
}
 800c080:	4618      	mov	r0, r3
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	60f8      	str	r0, [r7, #12]
 800c090:	60b9      	str	r1, [r7, #8]
 800c092:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	68ba      	ldr	r2, [r7, #8]
 800c098:	2100      	movs	r1, #0
 800c09a:	68f8      	ldr	r0, [r7, #12]
 800c09c:	f003 faeb 	bl	800f676 <USBD_LL_Transmit>

  return USBD_OK;
 800c0a0:	2300      	movs	r3, #0
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	3710      	adds	r7, #16
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b084      	sub	sp, #16
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	60f8      	str	r0, [r7, #12]
 800c0b2:	60b9      	str	r1, [r7, #8]
 800c0b4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2203      	movs	r2, #3
 800c0ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	687a      	ldr	r2, [r7, #4]
 800c0c2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	68ba      	ldr	r2, [r7, #8]
 800c0ca:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	68ba      	ldr	r2, [r7, #8]
 800c0da:	2100      	movs	r1, #0
 800c0dc:	68f8      	ldr	r0, [r7, #12]
 800c0de:	f003 faeb 	bl	800f6b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	60f8      	str	r0, [r7, #12]
 800c0f4:	60b9      	str	r1, [r7, #8]
 800c0f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	2100      	movs	r1, #0
 800c0fe:	68f8      	ldr	r0, [r7, #12]
 800c100:	f003 fada 	bl	800f6b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b082      	sub	sp, #8
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2204      	movs	r2, #4
 800c11a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c11e:	2300      	movs	r3, #0
 800c120:	2200      	movs	r2, #0
 800c122:	2100      	movs	r1, #0
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f003 faa6 	bl	800f676 <USBD_LL_Transmit>

  return USBD_OK;
 800c12a:	2300      	movs	r3, #0
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3708      	adds	r7, #8
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2205      	movs	r2, #5
 800c140:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c144:	2300      	movs	r3, #0
 800c146:	2200      	movs	r2, #0
 800c148:	2100      	movs	r1, #0
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f003 fab4 	bl	800f6b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c150:	2300      	movs	r3, #0
}
 800c152:	4618      	mov	r0, r3
 800c154:	3708      	adds	r7, #8
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
	...

0800c15c <__NVIC_SetPriority>:
{
 800c15c:	b480      	push	{r7}
 800c15e:	b083      	sub	sp, #12
 800c160:	af00      	add	r7, sp, #0
 800c162:	4603      	mov	r3, r0
 800c164:	6039      	str	r1, [r7, #0]
 800c166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	db0a      	blt.n	800c186 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	b2da      	uxtb	r2, r3
 800c174:	490c      	ldr	r1, [pc, #48]	@ (800c1a8 <__NVIC_SetPriority+0x4c>)
 800c176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c17a:	0112      	lsls	r2, r2, #4
 800c17c:	b2d2      	uxtb	r2, r2
 800c17e:	440b      	add	r3, r1
 800c180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c184:	e00a      	b.n	800c19c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	b2da      	uxtb	r2, r3
 800c18a:	4908      	ldr	r1, [pc, #32]	@ (800c1ac <__NVIC_SetPriority+0x50>)
 800c18c:	79fb      	ldrb	r3, [r7, #7]
 800c18e:	f003 030f 	and.w	r3, r3, #15
 800c192:	3b04      	subs	r3, #4
 800c194:	0112      	lsls	r2, r2, #4
 800c196:	b2d2      	uxtb	r2, r2
 800c198:	440b      	add	r3, r1
 800c19a:	761a      	strb	r2, [r3, #24]
}
 800c19c:	bf00      	nop
 800c19e:	370c      	adds	r7, #12
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr
 800c1a8:	e000e100 	.word	0xe000e100
 800c1ac:	e000ed00 	.word	0xe000ed00

0800c1b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c1b4:	4b05      	ldr	r3, [pc, #20]	@ (800c1cc <SysTick_Handler+0x1c>)
 800c1b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c1b8:	f001 fd8c 	bl	800dcd4 <xTaskGetSchedulerState>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d001      	beq.n	800c1c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c1c2:	f002 fb81 	bl	800e8c8 <xPortSysTickHandler>
  }
}
 800c1c6:	bf00      	nop
 800c1c8:	bd80      	pop	{r7, pc}
 800c1ca:	bf00      	nop
 800c1cc:	e000e010 	.word	0xe000e010

0800c1d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c1d4:	2100      	movs	r1, #0
 800c1d6:	f06f 0004 	mvn.w	r0, #4
 800c1da:	f7ff ffbf 	bl	800c15c <__NVIC_SetPriority>
#endif
}
 800c1de:	bf00      	nop
 800c1e0:	bd80      	pop	{r7, pc}
	...

0800c1e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c1e4:	b480      	push	{r7}
 800c1e6:	b083      	sub	sp, #12
 800c1e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c1ea:	f3ef 8305 	mrs	r3, IPSR
 800c1ee:	603b      	str	r3, [r7, #0]
  return(result);
 800c1f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d003      	beq.n	800c1fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c1f6:	f06f 0305 	mvn.w	r3, #5
 800c1fa:	607b      	str	r3, [r7, #4]
 800c1fc:	e00c      	b.n	800c218 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c1fe:	4b0a      	ldr	r3, [pc, #40]	@ (800c228 <osKernelInitialize+0x44>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d105      	bne.n	800c212 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c206:	4b08      	ldr	r3, [pc, #32]	@ (800c228 <osKernelInitialize+0x44>)
 800c208:	2201      	movs	r2, #1
 800c20a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c20c:	2300      	movs	r3, #0
 800c20e:	607b      	str	r3, [r7, #4]
 800c210:	e002      	b.n	800c218 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c212:	f04f 33ff 	mov.w	r3, #4294967295
 800c216:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c218:	687b      	ldr	r3, [r7, #4]
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	370c      	adds	r7, #12
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr
 800c226:	bf00      	nop
 800c228:	20000428 	.word	0x20000428

0800c22c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c232:	f3ef 8305 	mrs	r3, IPSR
 800c236:	603b      	str	r3, [r7, #0]
  return(result);
 800c238:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d003      	beq.n	800c246 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c23e:	f06f 0305 	mvn.w	r3, #5
 800c242:	607b      	str	r3, [r7, #4]
 800c244:	e010      	b.n	800c268 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c246:	4b0b      	ldr	r3, [pc, #44]	@ (800c274 <osKernelStart+0x48>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d109      	bne.n	800c262 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c24e:	f7ff ffbf 	bl	800c1d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c252:	4b08      	ldr	r3, [pc, #32]	@ (800c274 <osKernelStart+0x48>)
 800c254:	2202      	movs	r2, #2
 800c256:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c258:	f001 f894 	bl	800d384 <vTaskStartScheduler>
      stat = osOK;
 800c25c:	2300      	movs	r3, #0
 800c25e:	607b      	str	r3, [r7, #4]
 800c260:	e002      	b.n	800c268 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c262:	f04f 33ff 	mov.w	r3, #4294967295
 800c266:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c268:	687b      	ldr	r3, [r7, #4]
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3708      	adds	r7, #8
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	20000428 	.word	0x20000428

0800c278 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c278:	b580      	push	{r7, lr}
 800c27a:	b08e      	sub	sp, #56	@ 0x38
 800c27c:	af04      	add	r7, sp, #16
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c284:	2300      	movs	r3, #0
 800c286:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c288:	f3ef 8305 	mrs	r3, IPSR
 800c28c:	617b      	str	r3, [r7, #20]
  return(result);
 800c28e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c290:	2b00      	cmp	r3, #0
 800c292:	d17e      	bne.n	800c392 <osThreadNew+0x11a>
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d07b      	beq.n	800c392 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c29a:	2380      	movs	r3, #128	@ 0x80
 800c29c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c29e:	2318      	movs	r3, #24
 800c2a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c2aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d045      	beq.n	800c33e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d002      	beq.n	800c2c0 <osThreadNew+0x48>
        name = attr->name;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	699b      	ldr	r3, [r3, #24]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d002      	beq.n	800c2ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	699b      	ldr	r3, [r3, #24]
 800c2cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c2ce:	69fb      	ldr	r3, [r7, #28]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d008      	beq.n	800c2e6 <osThreadNew+0x6e>
 800c2d4:	69fb      	ldr	r3, [r7, #28]
 800c2d6:	2b38      	cmp	r3, #56	@ 0x38
 800c2d8:	d805      	bhi.n	800c2e6 <osThreadNew+0x6e>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	f003 0301 	and.w	r3, r3, #1
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d001      	beq.n	800c2ea <osThreadNew+0x72>
        return (NULL);
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	e054      	b.n	800c394 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	695b      	ldr	r3, [r3, #20]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d003      	beq.n	800c2fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	695b      	ldr	r3, [r3, #20]
 800c2f6:	089b      	lsrs	r3, r3, #2
 800c2f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	689b      	ldr	r3, [r3, #8]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d00e      	beq.n	800c320 <osThreadNew+0xa8>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	68db      	ldr	r3, [r3, #12]
 800c306:	2bab      	cmp	r3, #171	@ 0xab
 800c308:	d90a      	bls.n	800c320 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d006      	beq.n	800c320 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	695b      	ldr	r3, [r3, #20]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d002      	beq.n	800c320 <osThreadNew+0xa8>
        mem = 1;
 800c31a:	2301      	movs	r3, #1
 800c31c:	61bb      	str	r3, [r7, #24]
 800c31e:	e010      	b.n	800c342 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	689b      	ldr	r3, [r3, #8]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10c      	bne.n	800c342 <osThreadNew+0xca>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	68db      	ldr	r3, [r3, #12]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d108      	bne.n	800c342 <osThreadNew+0xca>
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	691b      	ldr	r3, [r3, #16]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d104      	bne.n	800c342 <osThreadNew+0xca>
          mem = 0;
 800c338:	2300      	movs	r3, #0
 800c33a:	61bb      	str	r3, [r7, #24]
 800c33c:	e001      	b.n	800c342 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c33e:	2300      	movs	r3, #0
 800c340:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	2b01      	cmp	r3, #1
 800c346:	d110      	bne.n	800c36a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c34c:	687a      	ldr	r2, [r7, #4]
 800c34e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c350:	9202      	str	r2, [sp, #8]
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	69fb      	ldr	r3, [r7, #28]
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	6a3a      	ldr	r2, [r7, #32]
 800c35c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c35e:	68f8      	ldr	r0, [r7, #12]
 800c360:	f000 fe1a 	bl	800cf98 <xTaskCreateStatic>
 800c364:	4603      	mov	r3, r0
 800c366:	613b      	str	r3, [r7, #16]
 800c368:	e013      	b.n	800c392 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c36a:	69bb      	ldr	r3, [r7, #24]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d110      	bne.n	800c392 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c370:	6a3b      	ldr	r3, [r7, #32]
 800c372:	b29a      	uxth	r2, r3
 800c374:	f107 0310 	add.w	r3, r7, #16
 800c378:	9301      	str	r3, [sp, #4]
 800c37a:	69fb      	ldr	r3, [r7, #28]
 800c37c:	9300      	str	r3, [sp, #0]
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f000 fe68 	bl	800d058 <xTaskCreate>
 800c388:	4603      	mov	r3, r0
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d001      	beq.n	800c392 <osThreadNew+0x11a>
            hTask = NULL;
 800c38e:	2300      	movs	r3, #0
 800c390:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c392:	693b      	ldr	r3, [r7, #16]
}
 800c394:	4618      	mov	r0, r3
 800c396:	3728      	adds	r7, #40	@ 0x28
 800c398:	46bd      	mov	sp, r7
 800c39a:	bd80      	pop	{r7, pc}

0800c39c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b084      	sub	sp, #16
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3a4:	f3ef 8305 	mrs	r3, IPSR
 800c3a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800c3aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d003      	beq.n	800c3b8 <osDelay+0x1c>
    stat = osErrorISR;
 800c3b0:	f06f 0305 	mvn.w	r3, #5
 800c3b4:	60fb      	str	r3, [r7, #12]
 800c3b6:	e007      	b.n	800c3c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d002      	beq.n	800c3c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c3c2:	6878      	ldr	r0, [r7, #4]
 800c3c4:	f000 ffa8 	bl	800d318 <vTaskDelay>
    }
  }

  return (stat);
 800c3c8:	68fb      	ldr	r3, [r7, #12]
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3710      	adds	r7, #16
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
	...

0800c3d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c3d4:	b480      	push	{r7}
 800c3d6:	b085      	sub	sp, #20
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	4a07      	ldr	r2, [pc, #28]	@ (800c400 <vApplicationGetIdleTaskMemory+0x2c>)
 800c3e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	4a06      	ldr	r2, [pc, #24]	@ (800c404 <vApplicationGetIdleTaskMemory+0x30>)
 800c3ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2280      	movs	r2, #128	@ 0x80
 800c3f0:	601a      	str	r2, [r3, #0]
}
 800c3f2:	bf00      	nop
 800c3f4:	3714      	adds	r7, #20
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr
 800c3fe:	bf00      	nop
 800c400:	2000042c 	.word	0x2000042c
 800c404:	200004d8 	.word	0x200004d8

0800c408 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c408:	b480      	push	{r7}
 800c40a:	b085      	sub	sp, #20
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	60f8      	str	r0, [r7, #12]
 800c410:	60b9      	str	r1, [r7, #8]
 800c412:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	4a07      	ldr	r2, [pc, #28]	@ (800c434 <vApplicationGetTimerTaskMemory+0x2c>)
 800c418:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	4a06      	ldr	r2, [pc, #24]	@ (800c438 <vApplicationGetTimerTaskMemory+0x30>)
 800c41e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c426:	601a      	str	r2, [r3, #0]
}
 800c428:	bf00      	nop
 800c42a:	3714      	adds	r7, #20
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr
 800c434:	200006d8 	.word	0x200006d8
 800c438:	20000784 	.word	0x20000784

0800c43c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f103 0208 	add.w	r2, r3, #8
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f04f 32ff 	mov.w	r2, #4294967295
 800c454:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f103 0208 	add.w	r2, r3, #8
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f103 0208 	add.w	r2, r3, #8
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c470:	bf00      	nop
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c47c:	b480      	push	{r7}
 800c47e:	b083      	sub	sp, #12
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2200      	movs	r2, #0
 800c488:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c48a:	bf00      	nop
 800c48c:	370c      	adds	r7, #12
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr

0800c496 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c496:	b480      	push	{r7}
 800c498:	b085      	sub	sp, #20
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
 800c49e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	685b      	ldr	r3, [r3, #4]
 800c4a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	68fa      	ldr	r2, [r7, #12]
 800c4aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	689a      	ldr	r2, [r3, #8]
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	689b      	ldr	r3, [r3, #8]
 800c4b8:	683a      	ldr	r2, [r7, #0]
 800c4ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	683a      	ldr	r2, [r7, #0]
 800c4c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	1c5a      	adds	r2, r3, #1
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	601a      	str	r2, [r3, #0]
}
 800c4d2:	bf00      	nop
 800c4d4:	3714      	adds	r7, #20
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr

0800c4de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c4de:	b480      	push	{r7}
 800c4e0:	b085      	sub	sp, #20
 800c4e2:	af00      	add	r7, sp, #0
 800c4e4:	6078      	str	r0, [r7, #4]
 800c4e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4f4:	d103      	bne.n	800c4fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	691b      	ldr	r3, [r3, #16]
 800c4fa:	60fb      	str	r3, [r7, #12]
 800c4fc:	e00c      	b.n	800c518 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	3308      	adds	r3, #8
 800c502:	60fb      	str	r3, [r7, #12]
 800c504:	e002      	b.n	800c50c <vListInsert+0x2e>
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	685b      	ldr	r3, [r3, #4]
 800c50a:	60fb      	str	r3, [r7, #12]
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	429a      	cmp	r2, r3
 800c516:	d2f6      	bcs.n	800c506 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	685a      	ldr	r2, [r3, #4]
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	685b      	ldr	r3, [r3, #4]
 800c524:	683a      	ldr	r2, [r7, #0]
 800c526:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	68fa      	ldr	r2, [r7, #12]
 800c52c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	683a      	ldr	r2, [r7, #0]
 800c532:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	1c5a      	adds	r2, r3, #1
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	601a      	str	r2, [r3, #0]
}
 800c544:	bf00      	nop
 800c546:	3714      	adds	r7, #20
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c550:	b480      	push	{r7}
 800c552:	b085      	sub	sp, #20
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	685b      	ldr	r3, [r3, #4]
 800c562:	687a      	ldr	r2, [r7, #4]
 800c564:	6892      	ldr	r2, [r2, #8]
 800c566:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	689b      	ldr	r3, [r3, #8]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	6852      	ldr	r2, [r2, #4]
 800c570:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	429a      	cmp	r2, r3
 800c57a:	d103      	bne.n	800c584 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	689a      	ldr	r2, [r3, #8]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2200      	movs	r2, #0
 800c588:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	1e5a      	subs	r2, r3, #1
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3714      	adds	r7, #20
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr

0800c5a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b084      	sub	sp, #16
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
 800c5ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d10b      	bne.n	800c5d0 <xQueueGenericReset+0x2c>
	__asm volatile
 800c5b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5bc:	f383 8811 	msr	BASEPRI, r3
 800c5c0:	f3bf 8f6f 	isb	sy
 800c5c4:	f3bf 8f4f 	dsb	sy
 800c5c8:	60bb      	str	r3, [r7, #8]
}
 800c5ca:	bf00      	nop
 800c5cc:	bf00      	nop
 800c5ce:	e7fd      	b.n	800c5cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c5d0:	f002 f8ea 	bl	800e7a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5dc:	68f9      	ldr	r1, [r7, #12]
 800c5de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c5e0:	fb01 f303 	mul.w	r3, r1, r3
 800c5e4:	441a      	add	r2, r3
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c600:	3b01      	subs	r3, #1
 800c602:	68f9      	ldr	r1, [r7, #12]
 800c604:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c606:	fb01 f303 	mul.w	r3, r1, r3
 800c60a:	441a      	add	r2, r3
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	22ff      	movs	r2, #255	@ 0xff
 800c614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	22ff      	movs	r2, #255	@ 0xff
 800c61c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d114      	bne.n	800c650 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d01a      	beq.n	800c664 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	3310      	adds	r3, #16
 800c632:	4618      	mov	r0, r3
 800c634:	f001 f988 	bl	800d948 <xTaskRemoveFromEventList>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d012      	beq.n	800c664 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c63e:	4b0d      	ldr	r3, [pc, #52]	@ (800c674 <xQueueGenericReset+0xd0>)
 800c640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c644:	601a      	str	r2, [r3, #0]
 800c646:	f3bf 8f4f 	dsb	sy
 800c64a:	f3bf 8f6f 	isb	sy
 800c64e:	e009      	b.n	800c664 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	3310      	adds	r3, #16
 800c654:	4618      	mov	r0, r3
 800c656:	f7ff fef1 	bl	800c43c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	3324      	adds	r3, #36	@ 0x24
 800c65e:	4618      	mov	r0, r3
 800c660:	f7ff feec 	bl	800c43c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c664:	f002 f8d2 	bl	800e80c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c668:	2301      	movs	r3, #1
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3710      	adds	r7, #16
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}
 800c672:	bf00      	nop
 800c674:	e000ed04 	.word	0xe000ed04

0800c678 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b08e      	sub	sp, #56	@ 0x38
 800c67c:	af02      	add	r7, sp, #8
 800c67e:	60f8      	str	r0, [r7, #12]
 800c680:	60b9      	str	r1, [r7, #8]
 800c682:	607a      	str	r2, [r7, #4]
 800c684:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d10b      	bne.n	800c6a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c690:	f383 8811 	msr	BASEPRI, r3
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c69e:	bf00      	nop
 800c6a0:	bf00      	nop
 800c6a2:	e7fd      	b.n	800c6a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d10b      	bne.n	800c6c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ae:	f383 8811 	msr	BASEPRI, r3
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	f3bf 8f4f 	dsb	sy
 800c6ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c6bc:	bf00      	nop
 800c6be:	bf00      	nop
 800c6c0:	e7fd      	b.n	800c6be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d002      	beq.n	800c6ce <xQueueGenericCreateStatic+0x56>
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d001      	beq.n	800c6d2 <xQueueGenericCreateStatic+0x5a>
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	e000      	b.n	800c6d4 <xQueueGenericCreateStatic+0x5c>
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d10b      	bne.n	800c6f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c6d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6dc:	f383 8811 	msr	BASEPRI, r3
 800c6e0:	f3bf 8f6f 	isb	sy
 800c6e4:	f3bf 8f4f 	dsb	sy
 800c6e8:	623b      	str	r3, [r7, #32]
}
 800c6ea:	bf00      	nop
 800c6ec:	bf00      	nop
 800c6ee:	e7fd      	b.n	800c6ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d102      	bne.n	800c6fc <xQueueGenericCreateStatic+0x84>
 800c6f6:	68bb      	ldr	r3, [r7, #8]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d101      	bne.n	800c700 <xQueueGenericCreateStatic+0x88>
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	e000      	b.n	800c702 <xQueueGenericCreateStatic+0x8a>
 800c700:	2300      	movs	r3, #0
 800c702:	2b00      	cmp	r3, #0
 800c704:	d10b      	bne.n	800c71e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c70a:	f383 8811 	msr	BASEPRI, r3
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	f3bf 8f4f 	dsb	sy
 800c716:	61fb      	str	r3, [r7, #28]
}
 800c718:	bf00      	nop
 800c71a:	bf00      	nop
 800c71c:	e7fd      	b.n	800c71a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c71e:	2350      	movs	r3, #80	@ 0x50
 800c720:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	2b50      	cmp	r3, #80	@ 0x50
 800c726:	d00b      	beq.n	800c740 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c72c:	f383 8811 	msr	BASEPRI, r3
 800c730:	f3bf 8f6f 	isb	sy
 800c734:	f3bf 8f4f 	dsb	sy
 800c738:	61bb      	str	r3, [r7, #24]
}
 800c73a:	bf00      	nop
 800c73c:	bf00      	nop
 800c73e:	e7fd      	b.n	800c73c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c740:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d00d      	beq.n	800c768 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c74e:	2201      	movs	r2, #1
 800c750:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c754:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c75a:	9300      	str	r3, [sp, #0]
 800c75c:	4613      	mov	r3, r2
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	68b9      	ldr	r1, [r7, #8]
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	f000 f805 	bl	800c772 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3730      	adds	r7, #48	@ 0x30
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}

0800c772 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c772:	b580      	push	{r7, lr}
 800c774:	b084      	sub	sp, #16
 800c776:	af00      	add	r7, sp, #0
 800c778:	60f8      	str	r0, [r7, #12]
 800c77a:	60b9      	str	r1, [r7, #8]
 800c77c:	607a      	str	r2, [r7, #4]
 800c77e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d103      	bne.n	800c78e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	69ba      	ldr	r2, [r7, #24]
 800c78a:	601a      	str	r2, [r3, #0]
 800c78c:	e002      	b.n	800c794 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	687a      	ldr	r2, [r7, #4]
 800c792:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c794:	69bb      	ldr	r3, [r7, #24]
 800c796:	68fa      	ldr	r2, [r7, #12]
 800c798:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	68ba      	ldr	r2, [r7, #8]
 800c79e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c7a0:	2101      	movs	r1, #1
 800c7a2:	69b8      	ldr	r0, [r7, #24]
 800c7a4:	f7ff fefe 	bl	800c5a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c7a8:	69bb      	ldr	r3, [r7, #24]
 800c7aa:	78fa      	ldrb	r2, [r7, #3]
 800c7ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c7b0:	bf00      	nop
 800c7b2:	3710      	adds	r7, #16
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b08e      	sub	sp, #56	@ 0x38
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	60f8      	str	r0, [r7, #12]
 800c7c0:	60b9      	str	r1, [r7, #8]
 800c7c2:	607a      	str	r2, [r7, #4]
 800c7c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d10b      	bne.n	800c7ec <xQueueGenericSend+0x34>
	__asm volatile
 800c7d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d8:	f383 8811 	msr	BASEPRI, r3
 800c7dc:	f3bf 8f6f 	isb	sy
 800c7e0:	f3bf 8f4f 	dsb	sy
 800c7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c7e6:	bf00      	nop
 800c7e8:	bf00      	nop
 800c7ea:	e7fd      	b.n	800c7e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d103      	bne.n	800c7fa <xQueueGenericSend+0x42>
 800c7f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d101      	bne.n	800c7fe <xQueueGenericSend+0x46>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	e000      	b.n	800c800 <xQueueGenericSend+0x48>
 800c7fe:	2300      	movs	r3, #0
 800c800:	2b00      	cmp	r3, #0
 800c802:	d10b      	bne.n	800c81c <xQueueGenericSend+0x64>
	__asm volatile
 800c804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c808:	f383 8811 	msr	BASEPRI, r3
 800c80c:	f3bf 8f6f 	isb	sy
 800c810:	f3bf 8f4f 	dsb	sy
 800c814:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c816:	bf00      	nop
 800c818:	bf00      	nop
 800c81a:	e7fd      	b.n	800c818 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	2b02      	cmp	r3, #2
 800c820:	d103      	bne.n	800c82a <xQueueGenericSend+0x72>
 800c822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c826:	2b01      	cmp	r3, #1
 800c828:	d101      	bne.n	800c82e <xQueueGenericSend+0x76>
 800c82a:	2301      	movs	r3, #1
 800c82c:	e000      	b.n	800c830 <xQueueGenericSend+0x78>
 800c82e:	2300      	movs	r3, #0
 800c830:	2b00      	cmp	r3, #0
 800c832:	d10b      	bne.n	800c84c <xQueueGenericSend+0x94>
	__asm volatile
 800c834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	623b      	str	r3, [r7, #32]
}
 800c846:	bf00      	nop
 800c848:	bf00      	nop
 800c84a:	e7fd      	b.n	800c848 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c84c:	f001 fa42 	bl	800dcd4 <xTaskGetSchedulerState>
 800c850:	4603      	mov	r3, r0
 800c852:	2b00      	cmp	r3, #0
 800c854:	d102      	bne.n	800c85c <xQueueGenericSend+0xa4>
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d101      	bne.n	800c860 <xQueueGenericSend+0xa8>
 800c85c:	2301      	movs	r3, #1
 800c85e:	e000      	b.n	800c862 <xQueueGenericSend+0xaa>
 800c860:	2300      	movs	r3, #0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d10b      	bne.n	800c87e <xQueueGenericSend+0xc6>
	__asm volatile
 800c866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c86a:	f383 8811 	msr	BASEPRI, r3
 800c86e:	f3bf 8f6f 	isb	sy
 800c872:	f3bf 8f4f 	dsb	sy
 800c876:	61fb      	str	r3, [r7, #28]
}
 800c878:	bf00      	nop
 800c87a:	bf00      	nop
 800c87c:	e7fd      	b.n	800c87a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c87e:	f001 ff93 	bl	800e7a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c884:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c88a:	429a      	cmp	r2, r3
 800c88c:	d302      	bcc.n	800c894 <xQueueGenericSend+0xdc>
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	2b02      	cmp	r3, #2
 800c892:	d129      	bne.n	800c8e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c894:	683a      	ldr	r2, [r7, #0]
 800c896:	68b9      	ldr	r1, [r7, #8]
 800c898:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c89a:	f000 fa0f 	bl	800ccbc <prvCopyDataToQueue>
 800c89e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d010      	beq.n	800c8ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8aa:	3324      	adds	r3, #36	@ 0x24
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f001 f84b 	bl	800d948 <xTaskRemoveFromEventList>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d013      	beq.n	800c8e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c8b8:	4b3f      	ldr	r3, [pc, #252]	@ (800c9b8 <xQueueGenericSend+0x200>)
 800c8ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8be:	601a      	str	r2, [r3, #0]
 800c8c0:	f3bf 8f4f 	dsb	sy
 800c8c4:	f3bf 8f6f 	isb	sy
 800c8c8:	e00a      	b.n	800c8e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c8ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d007      	beq.n	800c8e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c8d0:	4b39      	ldr	r3, [pc, #228]	@ (800c9b8 <xQueueGenericSend+0x200>)
 800c8d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8d6:	601a      	str	r2, [r3, #0]
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c8e0:	f001 ff94 	bl	800e80c <vPortExitCritical>
				return pdPASS;
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	e063      	b.n	800c9b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d103      	bne.n	800c8f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c8ee:	f001 ff8d 	bl	800e80c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	e05c      	b.n	800c9b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c8f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d106      	bne.n	800c90a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c8fc:	f107 0314 	add.w	r3, r7, #20
 800c900:	4618      	mov	r0, r3
 800c902:	f001 f885 	bl	800da10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c906:	2301      	movs	r3, #1
 800c908:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c90a:	f001 ff7f 	bl	800e80c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c90e:	f000 fdab 	bl	800d468 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c912:	f001 ff49 	bl	800e7a8 <vPortEnterCritical>
 800c916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c918:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c91c:	b25b      	sxtb	r3, r3
 800c91e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c922:	d103      	bne.n	800c92c <xQueueGenericSend+0x174>
 800c924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c926:	2200      	movs	r2, #0
 800c928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c932:	b25b      	sxtb	r3, r3
 800c934:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c938:	d103      	bne.n	800c942 <xQueueGenericSend+0x18a>
 800c93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93c:	2200      	movs	r2, #0
 800c93e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c942:	f001 ff63 	bl	800e80c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c946:	1d3a      	adds	r2, r7, #4
 800c948:	f107 0314 	add.w	r3, r7, #20
 800c94c:	4611      	mov	r1, r2
 800c94e:	4618      	mov	r0, r3
 800c950:	f001 f874 	bl	800da3c <xTaskCheckForTimeOut>
 800c954:	4603      	mov	r3, r0
 800c956:	2b00      	cmp	r3, #0
 800c958:	d124      	bne.n	800c9a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c95a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c95c:	f000 faa6 	bl	800ceac <prvIsQueueFull>
 800c960:	4603      	mov	r3, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	d018      	beq.n	800c998 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c968:	3310      	adds	r3, #16
 800c96a:	687a      	ldr	r2, [r7, #4]
 800c96c:	4611      	mov	r1, r2
 800c96e:	4618      	mov	r0, r3
 800c970:	f000 ff98 	bl	800d8a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c974:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c976:	f000 fa31 	bl	800cddc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c97a:	f000 fd83 	bl	800d484 <xTaskResumeAll>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	f47f af7c 	bne.w	800c87e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c986:	4b0c      	ldr	r3, [pc, #48]	@ (800c9b8 <xQueueGenericSend+0x200>)
 800c988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c98c:	601a      	str	r2, [r3, #0]
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	f3bf 8f6f 	isb	sy
 800c996:	e772      	b.n	800c87e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c998:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c99a:	f000 fa1f 	bl	800cddc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c99e:	f000 fd71 	bl	800d484 <xTaskResumeAll>
 800c9a2:	e76c      	b.n	800c87e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c9a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c9a6:	f000 fa19 	bl	800cddc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c9aa:	f000 fd6b 	bl	800d484 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c9ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	3738      	adds	r7, #56	@ 0x38
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	e000ed04 	.word	0xe000ed04

0800c9bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b090      	sub	sp, #64	@ 0x40
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	60f8      	str	r0, [r7, #12]
 800c9c4:	60b9      	str	r1, [r7, #8]
 800c9c6:	607a      	str	r2, [r7, #4]
 800c9c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d10b      	bne.n	800c9ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d8:	f383 8811 	msr	BASEPRI, r3
 800c9dc:	f3bf 8f6f 	isb	sy
 800c9e0:	f3bf 8f4f 	dsb	sy
 800c9e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c9e6:	bf00      	nop
 800c9e8:	bf00      	nop
 800c9ea:	e7fd      	b.n	800c9e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d103      	bne.n	800c9fa <xQueueGenericSendFromISR+0x3e>
 800c9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d101      	bne.n	800c9fe <xQueueGenericSendFromISR+0x42>
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e000      	b.n	800ca00 <xQueueGenericSendFromISR+0x44>
 800c9fe:	2300      	movs	r3, #0
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d10b      	bne.n	800ca1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ca04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca08:	f383 8811 	msr	BASEPRI, r3
 800ca0c:	f3bf 8f6f 	isb	sy
 800ca10:	f3bf 8f4f 	dsb	sy
 800ca14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ca16:	bf00      	nop
 800ca18:	bf00      	nop
 800ca1a:	e7fd      	b.n	800ca18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	2b02      	cmp	r3, #2
 800ca20:	d103      	bne.n	800ca2a <xQueueGenericSendFromISR+0x6e>
 800ca22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d101      	bne.n	800ca2e <xQueueGenericSendFromISR+0x72>
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	e000      	b.n	800ca30 <xQueueGenericSendFromISR+0x74>
 800ca2e:	2300      	movs	r3, #0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d10b      	bne.n	800ca4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ca34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca38:	f383 8811 	msr	BASEPRI, r3
 800ca3c:	f3bf 8f6f 	isb	sy
 800ca40:	f3bf 8f4f 	dsb	sy
 800ca44:	623b      	str	r3, [r7, #32]
}
 800ca46:	bf00      	nop
 800ca48:	bf00      	nop
 800ca4a:	e7fd      	b.n	800ca48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca4c:	f001 ff8c 	bl	800e968 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ca50:	f3ef 8211 	mrs	r2, BASEPRI
 800ca54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca58:	f383 8811 	msr	BASEPRI, r3
 800ca5c:	f3bf 8f6f 	isb	sy
 800ca60:	f3bf 8f4f 	dsb	sy
 800ca64:	61fa      	str	r2, [r7, #28]
 800ca66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ca68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ca6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d302      	bcc.n	800ca7e <xQueueGenericSendFromISR+0xc2>
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	2b02      	cmp	r3, #2
 800ca7c:	d12f      	bne.n	800cade <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ca7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ca8e:	683a      	ldr	r2, [r7, #0]
 800ca90:	68b9      	ldr	r1, [r7, #8]
 800ca92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ca94:	f000 f912 	bl	800ccbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ca98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ca9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caa0:	d112      	bne.n	800cac8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800caa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d016      	beq.n	800cad8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800caaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caac:	3324      	adds	r3, #36	@ 0x24
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 ff4a 	bl	800d948 <xTaskRemoveFromEventList>
 800cab4:	4603      	mov	r3, r0
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00e      	beq.n	800cad8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d00b      	beq.n	800cad8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	601a      	str	r2, [r3, #0]
 800cac6:	e007      	b.n	800cad8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cac8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cacc:	3301      	adds	r3, #1
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	b25a      	sxtb	r2, r3
 800cad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cad8:	2301      	movs	r3, #1
 800cada:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800cadc:	e001      	b.n	800cae2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cade:	2300      	movs	r3, #0
 800cae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cae4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800caec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800caee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3740      	adds	r7, #64	@ 0x40
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}

0800caf8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b08c      	sub	sp, #48	@ 0x30
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	60f8      	str	r0, [r7, #12]
 800cb00:	60b9      	str	r1, [r7, #8]
 800cb02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cb04:	2300      	movs	r3, #0
 800cb06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cb0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d10b      	bne.n	800cb2a <xQueueReceive+0x32>
	__asm volatile
 800cb12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb16:	f383 8811 	msr	BASEPRI, r3
 800cb1a:	f3bf 8f6f 	isb	sy
 800cb1e:	f3bf 8f4f 	dsb	sy
 800cb22:	623b      	str	r3, [r7, #32]
}
 800cb24:	bf00      	nop
 800cb26:	bf00      	nop
 800cb28:	e7fd      	b.n	800cb26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d103      	bne.n	800cb38 <xQueueReceive+0x40>
 800cb30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d101      	bne.n	800cb3c <xQueueReceive+0x44>
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e000      	b.n	800cb3e <xQueueReceive+0x46>
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d10b      	bne.n	800cb5a <xQueueReceive+0x62>
	__asm volatile
 800cb42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	61fb      	str	r3, [r7, #28]
}
 800cb54:	bf00      	nop
 800cb56:	bf00      	nop
 800cb58:	e7fd      	b.n	800cb56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cb5a:	f001 f8bb 	bl	800dcd4 <xTaskGetSchedulerState>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d102      	bne.n	800cb6a <xQueueReceive+0x72>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d101      	bne.n	800cb6e <xQueueReceive+0x76>
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	e000      	b.n	800cb70 <xQueueReceive+0x78>
 800cb6e:	2300      	movs	r3, #0
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d10b      	bne.n	800cb8c <xQueueReceive+0x94>
	__asm volatile
 800cb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb78:	f383 8811 	msr	BASEPRI, r3
 800cb7c:	f3bf 8f6f 	isb	sy
 800cb80:	f3bf 8f4f 	dsb	sy
 800cb84:	61bb      	str	r3, [r7, #24]
}
 800cb86:	bf00      	nop
 800cb88:	bf00      	nop
 800cb8a:	e7fd      	b.n	800cb88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cb8c:	f001 fe0c 	bl	800e7a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d01f      	beq.n	800cbdc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cb9c:	68b9      	ldr	r1, [r7, #8]
 800cb9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cba0:	f000 f8f6 	bl	800cd90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba6:	1e5a      	subs	r2, r3, #1
 800cba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbaa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbae:	691b      	ldr	r3, [r3, #16]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d00f      	beq.n	800cbd4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb6:	3310      	adds	r3, #16
 800cbb8:	4618      	mov	r0, r3
 800cbba:	f000 fec5 	bl	800d948 <xTaskRemoveFromEventList>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d007      	beq.n	800cbd4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cbc4:	4b3c      	ldr	r3, [pc, #240]	@ (800ccb8 <xQueueReceive+0x1c0>)
 800cbc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbca:	601a      	str	r2, [r3, #0]
 800cbcc:	f3bf 8f4f 	dsb	sy
 800cbd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cbd4:	f001 fe1a 	bl	800e80c <vPortExitCritical>
				return pdPASS;
 800cbd8:	2301      	movs	r3, #1
 800cbda:	e069      	b.n	800ccb0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d103      	bne.n	800cbea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cbe2:	f001 fe13 	bl	800e80c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	e062      	b.n	800ccb0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cbea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d106      	bne.n	800cbfe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cbf0:	f107 0310 	add.w	r3, r7, #16
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f000 ff0b 	bl	800da10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cbfe:	f001 fe05 	bl	800e80c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cc02:	f000 fc31 	bl	800d468 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cc06:	f001 fdcf 	bl	800e7a8 <vPortEnterCritical>
 800cc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc10:	b25b      	sxtb	r3, r3
 800cc12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc16:	d103      	bne.n	800cc20 <xQueueReceive+0x128>
 800cc18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc26:	b25b      	sxtb	r3, r3
 800cc28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc2c:	d103      	bne.n	800cc36 <xQueueReceive+0x13e>
 800cc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc30:	2200      	movs	r2, #0
 800cc32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc36:	f001 fde9 	bl	800e80c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cc3a:	1d3a      	adds	r2, r7, #4
 800cc3c:	f107 0310 	add.w	r3, r7, #16
 800cc40:	4611      	mov	r1, r2
 800cc42:	4618      	mov	r0, r3
 800cc44:	f000 fefa 	bl	800da3c <xTaskCheckForTimeOut>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d123      	bne.n	800cc96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cc4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc50:	f000 f916 	bl	800ce80 <prvIsQueueEmpty>
 800cc54:	4603      	mov	r3, r0
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d017      	beq.n	800cc8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc5c:	3324      	adds	r3, #36	@ 0x24
 800cc5e:	687a      	ldr	r2, [r7, #4]
 800cc60:	4611      	mov	r1, r2
 800cc62:	4618      	mov	r0, r3
 800cc64:	f000 fe1e 	bl	800d8a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cc68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc6a:	f000 f8b7 	bl	800cddc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cc6e:	f000 fc09 	bl	800d484 <xTaskResumeAll>
 800cc72:	4603      	mov	r3, r0
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d189      	bne.n	800cb8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cc78:	4b0f      	ldr	r3, [pc, #60]	@ (800ccb8 <xQueueReceive+0x1c0>)
 800cc7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc7e:	601a      	str	r2, [r3, #0]
 800cc80:	f3bf 8f4f 	dsb	sy
 800cc84:	f3bf 8f6f 	isb	sy
 800cc88:	e780      	b.n	800cb8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cc8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc8c:	f000 f8a6 	bl	800cddc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cc90:	f000 fbf8 	bl	800d484 <xTaskResumeAll>
 800cc94:	e77a      	b.n	800cb8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cc96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc98:	f000 f8a0 	bl	800cddc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cc9c:	f000 fbf2 	bl	800d484 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cca0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cca2:	f000 f8ed 	bl	800ce80 <prvIsQueueEmpty>
 800cca6:	4603      	mov	r3, r0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	f43f af6f 	beq.w	800cb8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ccae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3730      	adds	r7, #48	@ 0x30
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	e000ed04 	.word	0xe000ed04

0800ccbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b086      	sub	sp, #24
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	60f8      	str	r0, [r7, #12]
 800ccc4:	60b9      	str	r1, [r7, #8]
 800ccc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d10d      	bne.n	800ccf6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d14d      	bne.n	800cd7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	4618      	mov	r0, r3
 800cce8:	f001 f812 	bl	800dd10 <xTaskPriorityDisinherit>
 800ccec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	609a      	str	r2, [r3, #8]
 800ccf4:	e043      	b.n	800cd7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d119      	bne.n	800cd30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	6858      	ldr	r0, [r3, #4]
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd04:	461a      	mov	r2, r3
 800cd06:	68b9      	ldr	r1, [r7, #8]
 800cd08:	f003 f8ef 	bl	800feea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	685a      	ldr	r2, [r3, #4]
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd14:	441a      	add	r2, r3
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	685a      	ldr	r2, [r3, #4]
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	689b      	ldr	r3, [r3, #8]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d32b      	bcc.n	800cd7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681a      	ldr	r2, [r3, #0]
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	605a      	str	r2, [r3, #4]
 800cd2e:	e026      	b.n	800cd7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	68d8      	ldr	r0, [r3, #12]
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd38:	461a      	mov	r2, r3
 800cd3a:	68b9      	ldr	r1, [r7, #8]
 800cd3c:	f003 f8d5 	bl	800feea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	68da      	ldr	r2, [r3, #12]
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd48:	425b      	negs	r3, r3
 800cd4a:	441a      	add	r2, r3
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	68da      	ldr	r2, [r3, #12]
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d207      	bcs.n	800cd6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	689a      	ldr	r2, [r3, #8]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd64:	425b      	negs	r3, r3
 800cd66:	441a      	add	r2, r3
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2b02      	cmp	r3, #2
 800cd70:	d105      	bne.n	800cd7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d002      	beq.n	800cd7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cd86:	697b      	ldr	r3, [r7, #20]
}
 800cd88:	4618      	mov	r0, r3
 800cd8a:	3718      	adds	r7, #24
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}

0800cd90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d018      	beq.n	800cdd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	68da      	ldr	r2, [r3, #12]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdaa:	441a      	add	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	68da      	ldr	r2, [r3, #12]
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	689b      	ldr	r3, [r3, #8]
 800cdb8:	429a      	cmp	r2, r3
 800cdba:	d303      	bcc.n	800cdc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681a      	ldr	r2, [r3, #0]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	68d9      	ldr	r1, [r3, #12]
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdcc:	461a      	mov	r2, r3
 800cdce:	6838      	ldr	r0, [r7, #0]
 800cdd0:	f003 f88b 	bl	800feea <memcpy>
	}
}
 800cdd4:	bf00      	nop
 800cdd6:	3708      	adds	r7, #8
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cde4:	f001 fce0 	bl	800e7a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cdee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cdf0:	e011      	b.n	800ce16 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d012      	beq.n	800ce20 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	3324      	adds	r3, #36	@ 0x24
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f000 fda2 	bl	800d948 <xTaskRemoveFromEventList>
 800ce04:	4603      	mov	r3, r0
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d001      	beq.n	800ce0e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ce0a:	f000 fe7b 	bl	800db04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ce0e:	7bfb      	ldrb	r3, [r7, #15]
 800ce10:	3b01      	subs	r3, #1
 800ce12:	b2db      	uxtb	r3, r3
 800ce14:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ce16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	dce9      	bgt.n	800cdf2 <prvUnlockQueue+0x16>
 800ce1e:	e000      	b.n	800ce22 <prvUnlockQueue+0x46>
					break;
 800ce20:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	22ff      	movs	r2, #255	@ 0xff
 800ce26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ce2a:	f001 fcef 	bl	800e80c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ce2e:	f001 fcbb 	bl	800e7a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ce38:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ce3a:	e011      	b.n	800ce60 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	691b      	ldr	r3, [r3, #16]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d012      	beq.n	800ce6a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	3310      	adds	r3, #16
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f000 fd7d 	bl	800d948 <xTaskRemoveFromEventList>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d001      	beq.n	800ce58 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ce54:	f000 fe56 	bl	800db04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ce58:	7bbb      	ldrb	r3, [r7, #14]
 800ce5a:	3b01      	subs	r3, #1
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ce60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	dce9      	bgt.n	800ce3c <prvUnlockQueue+0x60>
 800ce68:	e000      	b.n	800ce6c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ce6a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	22ff      	movs	r2, #255	@ 0xff
 800ce70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ce74:	f001 fcca 	bl	800e80c <vPortExitCritical>
}
 800ce78:	bf00      	nop
 800ce7a:	3710      	adds	r7, #16
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}

0800ce80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b084      	sub	sp, #16
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ce88:	f001 fc8e 	bl	800e7a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d102      	bne.n	800ce9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ce94:	2301      	movs	r3, #1
 800ce96:	60fb      	str	r3, [r7, #12]
 800ce98:	e001      	b.n	800ce9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ce9e:	f001 fcb5 	bl	800e80c <vPortExitCritical>

	return xReturn;
 800cea2:	68fb      	ldr	r3, [r7, #12]
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3710      	adds	r7, #16
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ceb4:	f001 fc78 	bl	800e7a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d102      	bne.n	800ceca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cec4:	2301      	movs	r3, #1
 800cec6:	60fb      	str	r3, [r7, #12]
 800cec8:	e001      	b.n	800cece <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ceca:	2300      	movs	r3, #0
 800cecc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cece:	f001 fc9d 	bl	800e80c <vPortExitCritical>

	return xReturn;
 800ced2:	68fb      	ldr	r3, [r7, #12]
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3710      	adds	r7, #16
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cedc:	b480      	push	{r7}
 800cede:	b085      	sub	sp, #20
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cee6:	2300      	movs	r3, #0
 800cee8:	60fb      	str	r3, [r7, #12]
 800ceea:	e014      	b.n	800cf16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ceec:	4a0f      	ldr	r2, [pc, #60]	@ (800cf2c <vQueueAddToRegistry+0x50>)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d10b      	bne.n	800cf10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cef8:	490c      	ldr	r1, [pc, #48]	@ (800cf2c <vQueueAddToRegistry+0x50>)
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	683a      	ldr	r2, [r7, #0]
 800cefe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cf02:	4a0a      	ldr	r2, [pc, #40]	@ (800cf2c <vQueueAddToRegistry+0x50>)
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	00db      	lsls	r3, r3, #3
 800cf08:	4413      	add	r3, r2
 800cf0a:	687a      	ldr	r2, [r7, #4]
 800cf0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cf0e:	e006      	b.n	800cf1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	3301      	adds	r3, #1
 800cf14:	60fb      	str	r3, [r7, #12]
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2b07      	cmp	r3, #7
 800cf1a:	d9e7      	bls.n	800ceec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cf1c:	bf00      	nop
 800cf1e:	bf00      	nop
 800cf20:	3714      	adds	r7, #20
 800cf22:	46bd      	mov	sp, r7
 800cf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf28:	4770      	bx	lr
 800cf2a:	bf00      	nop
 800cf2c:	20000b84 	.word	0x20000b84

0800cf30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b086      	sub	sp, #24
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cf40:	f001 fc32 	bl	800e7a8 <vPortEnterCritical>
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cf4a:	b25b      	sxtb	r3, r3
 800cf4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf50:	d103      	bne.n	800cf5a <vQueueWaitForMessageRestricted+0x2a>
 800cf52:	697b      	ldr	r3, [r7, #20]
 800cf54:	2200      	movs	r2, #0
 800cf56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cf60:	b25b      	sxtb	r3, r3
 800cf62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf66:	d103      	bne.n	800cf70 <vQueueWaitForMessageRestricted+0x40>
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cf70:	f001 fc4c 	bl	800e80c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cf74:	697b      	ldr	r3, [r7, #20]
 800cf76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d106      	bne.n	800cf8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cf7c:	697b      	ldr	r3, [r7, #20]
 800cf7e:	3324      	adds	r3, #36	@ 0x24
 800cf80:	687a      	ldr	r2, [r7, #4]
 800cf82:	68b9      	ldr	r1, [r7, #8]
 800cf84:	4618      	mov	r0, r3
 800cf86:	f000 fcb3 	bl	800d8f0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cf8a:	6978      	ldr	r0, [r7, #20]
 800cf8c:	f7ff ff26 	bl	800cddc <prvUnlockQueue>
	}
 800cf90:	bf00      	nop
 800cf92:	3718      	adds	r7, #24
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}

0800cf98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b08e      	sub	sp, #56	@ 0x38
 800cf9c:	af04      	add	r7, sp, #16
 800cf9e:	60f8      	str	r0, [r7, #12]
 800cfa0:	60b9      	str	r1, [r7, #8]
 800cfa2:	607a      	str	r2, [r7, #4]
 800cfa4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cfa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d10b      	bne.n	800cfc4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800cfac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfb0:	f383 8811 	msr	BASEPRI, r3
 800cfb4:	f3bf 8f6f 	isb	sy
 800cfb8:	f3bf 8f4f 	dsb	sy
 800cfbc:	623b      	str	r3, [r7, #32]
}
 800cfbe:	bf00      	nop
 800cfc0:	bf00      	nop
 800cfc2:	e7fd      	b.n	800cfc0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10b      	bne.n	800cfe2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800cfca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfce:	f383 8811 	msr	BASEPRI, r3
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	f3bf 8f4f 	dsb	sy
 800cfda:	61fb      	str	r3, [r7, #28]
}
 800cfdc:	bf00      	nop
 800cfde:	bf00      	nop
 800cfe0:	e7fd      	b.n	800cfde <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cfe2:	23ac      	movs	r3, #172	@ 0xac
 800cfe4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cfe6:	693b      	ldr	r3, [r7, #16]
 800cfe8:	2bac      	cmp	r3, #172	@ 0xac
 800cfea:	d00b      	beq.n	800d004 <xTaskCreateStatic+0x6c>
	__asm volatile
 800cfec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff0:	f383 8811 	msr	BASEPRI, r3
 800cff4:	f3bf 8f6f 	isb	sy
 800cff8:	f3bf 8f4f 	dsb	sy
 800cffc:	61bb      	str	r3, [r7, #24]
}
 800cffe:	bf00      	nop
 800d000:	bf00      	nop
 800d002:	e7fd      	b.n	800d000 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d004:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d01e      	beq.n	800d04a <xTaskCreateStatic+0xb2>
 800d00c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d01b      	beq.n	800d04a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d014:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d01a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01e:	2202      	movs	r2, #2
 800d020:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d024:	2300      	movs	r3, #0
 800d026:	9303      	str	r3, [sp, #12]
 800d028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d02a:	9302      	str	r3, [sp, #8]
 800d02c:	f107 0314 	add.w	r3, r7, #20
 800d030:	9301      	str	r3, [sp, #4]
 800d032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d034:	9300      	str	r3, [sp, #0]
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	687a      	ldr	r2, [r7, #4]
 800d03a:	68b9      	ldr	r1, [r7, #8]
 800d03c:	68f8      	ldr	r0, [r7, #12]
 800d03e:	f000 f851 	bl	800d0e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d042:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d044:	f000 f8f8 	bl	800d238 <prvAddNewTaskToReadyList>
 800d048:	e001      	b.n	800d04e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d04a:	2300      	movs	r3, #0
 800d04c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d04e:	697b      	ldr	r3, [r7, #20]
	}
 800d050:	4618      	mov	r0, r3
 800d052:	3728      	adds	r7, #40	@ 0x28
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b08c      	sub	sp, #48	@ 0x30
 800d05c:	af04      	add	r7, sp, #16
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	603b      	str	r3, [r7, #0]
 800d064:	4613      	mov	r3, r2
 800d066:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d068:	88fb      	ldrh	r3, [r7, #6]
 800d06a:	009b      	lsls	r3, r3, #2
 800d06c:	4618      	mov	r0, r3
 800d06e:	f001 fcbd 	bl	800e9ec <pvPortMalloc>
 800d072:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d074:	697b      	ldr	r3, [r7, #20]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d00e      	beq.n	800d098 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d07a:	20ac      	movs	r0, #172	@ 0xac
 800d07c:	f001 fcb6 	bl	800e9ec <pvPortMalloc>
 800d080:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d082:	69fb      	ldr	r3, [r7, #28]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d003      	beq.n	800d090 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d088:	69fb      	ldr	r3, [r7, #28]
 800d08a:	697a      	ldr	r2, [r7, #20]
 800d08c:	631a      	str	r2, [r3, #48]	@ 0x30
 800d08e:	e005      	b.n	800d09c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d090:	6978      	ldr	r0, [r7, #20]
 800d092:	f001 fd7f 	bl	800eb94 <vPortFree>
 800d096:	e001      	b.n	800d09c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d098:	2300      	movs	r3, #0
 800d09a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d09c:	69fb      	ldr	r3, [r7, #28]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d017      	beq.n	800d0d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d0a2:	69fb      	ldr	r3, [r7, #28]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d0aa:	88fa      	ldrh	r2, [r7, #6]
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	9303      	str	r3, [sp, #12]
 800d0b0:	69fb      	ldr	r3, [r7, #28]
 800d0b2:	9302      	str	r3, [sp, #8]
 800d0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b6:	9301      	str	r3, [sp, #4]
 800d0b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ba:	9300      	str	r3, [sp, #0]
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	68b9      	ldr	r1, [r7, #8]
 800d0c0:	68f8      	ldr	r0, [r7, #12]
 800d0c2:	f000 f80f 	bl	800d0e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d0c6:	69f8      	ldr	r0, [r7, #28]
 800d0c8:	f000 f8b6 	bl	800d238 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	61bb      	str	r3, [r7, #24]
 800d0d0:	e002      	b.n	800d0d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d0d8:	69bb      	ldr	r3, [r7, #24]
	}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3720      	adds	r7, #32
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
	...

0800d0e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b088      	sub	sp, #32
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	607a      	str	r2, [r7, #4]
 800d0f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	009b      	lsls	r3, r3, #2
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	21a5      	movs	r1, #165	@ 0xa5
 800d0fe:	f002 fe13 	bl	800fd28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d104:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d10c:	3b01      	subs	r3, #1
 800d10e:	009b      	lsls	r3, r3, #2
 800d110:	4413      	add	r3, r2
 800d112:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	f023 0307 	bic.w	r3, r3, #7
 800d11a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d11c:	69bb      	ldr	r3, [r7, #24]
 800d11e:	f003 0307 	and.w	r3, r3, #7
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00b      	beq.n	800d13e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d12a:	f383 8811 	msr	BASEPRI, r3
 800d12e:	f3bf 8f6f 	isb	sy
 800d132:	f3bf 8f4f 	dsb	sy
 800d136:	617b      	str	r3, [r7, #20]
}
 800d138:	bf00      	nop
 800d13a:	bf00      	nop
 800d13c:	e7fd      	b.n	800d13a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d01f      	beq.n	800d184 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d144:	2300      	movs	r3, #0
 800d146:	61fb      	str	r3, [r7, #28]
 800d148:	e012      	b.n	800d170 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d14a:	68ba      	ldr	r2, [r7, #8]
 800d14c:	69fb      	ldr	r3, [r7, #28]
 800d14e:	4413      	add	r3, r2
 800d150:	7819      	ldrb	r1, [r3, #0]
 800d152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d154:	69fb      	ldr	r3, [r7, #28]
 800d156:	4413      	add	r3, r2
 800d158:	3334      	adds	r3, #52	@ 0x34
 800d15a:	460a      	mov	r2, r1
 800d15c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d15e:	68ba      	ldr	r2, [r7, #8]
 800d160:	69fb      	ldr	r3, [r7, #28]
 800d162:	4413      	add	r3, r2
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d006      	beq.n	800d178 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	3301      	adds	r3, #1
 800d16e:	61fb      	str	r3, [r7, #28]
 800d170:	69fb      	ldr	r3, [r7, #28]
 800d172:	2b0f      	cmp	r3, #15
 800d174:	d9e9      	bls.n	800d14a <prvInitialiseNewTask+0x66>
 800d176:	e000      	b.n	800d17a <prvInitialiseNewTask+0x96>
			{
				break;
 800d178:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d17c:	2200      	movs	r2, #0
 800d17e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d182:	e003      	b.n	800d18c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d186:	2200      	movs	r2, #0
 800d188:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d18c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d18e:	2b37      	cmp	r3, #55	@ 0x37
 800d190:	d901      	bls.n	800d196 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d192:	2337      	movs	r3, #55	@ 0x37
 800d194:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d19a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d19e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1aa:	3304      	adds	r3, #4
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7ff f965 	bl	800c47c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b4:	3318      	adds	r3, #24
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7ff f960 	bl	800c47c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800d1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d1e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ea:	3358      	adds	r3, #88	@ 0x58
 800d1ec:	224c      	movs	r2, #76	@ 0x4c
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f002 fd99 	bl	800fd28 <memset>
 800d1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f8:	4a0c      	ldr	r2, [pc, #48]	@ (800d22c <prvInitialiseNewTask+0x148>)
 800d1fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1fe:	4a0c      	ldr	r2, [pc, #48]	@ (800d230 <prvInitialiseNewTask+0x14c>)
 800d200:	661a      	str	r2, [r3, #96]	@ 0x60
 800d202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d204:	4a0b      	ldr	r2, [pc, #44]	@ (800d234 <prvInitialiseNewTask+0x150>)
 800d206:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d208:	683a      	ldr	r2, [r7, #0]
 800d20a:	68f9      	ldr	r1, [r7, #12]
 800d20c:	69b8      	ldr	r0, [r7, #24]
 800d20e:	f001 f99d 	bl	800e54c <pxPortInitialiseStack>
 800d212:	4602      	mov	r2, r0
 800d214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d216:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d002      	beq.n	800d224 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d222:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d224:	bf00      	nop
 800d226:	3720      	adds	r7, #32
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	20006a08 	.word	0x20006a08
 800d230:	20006a70 	.word	0x20006a70
 800d234:	20006ad8 	.word	0x20006ad8

0800d238 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b082      	sub	sp, #8
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d240:	f001 fab2 	bl	800e7a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d244:	4b2d      	ldr	r3, [pc, #180]	@ (800d2fc <prvAddNewTaskToReadyList+0xc4>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	3301      	adds	r3, #1
 800d24a:	4a2c      	ldr	r2, [pc, #176]	@ (800d2fc <prvAddNewTaskToReadyList+0xc4>)
 800d24c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d24e:	4b2c      	ldr	r3, [pc, #176]	@ (800d300 <prvAddNewTaskToReadyList+0xc8>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d109      	bne.n	800d26a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d256:	4a2a      	ldr	r2, [pc, #168]	@ (800d300 <prvAddNewTaskToReadyList+0xc8>)
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d25c:	4b27      	ldr	r3, [pc, #156]	@ (800d2fc <prvAddNewTaskToReadyList+0xc4>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	2b01      	cmp	r3, #1
 800d262:	d110      	bne.n	800d286 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d264:	f000 fc72 	bl	800db4c <prvInitialiseTaskLists>
 800d268:	e00d      	b.n	800d286 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d26a:	4b26      	ldr	r3, [pc, #152]	@ (800d304 <prvAddNewTaskToReadyList+0xcc>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d109      	bne.n	800d286 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d272:	4b23      	ldr	r3, [pc, #140]	@ (800d300 <prvAddNewTaskToReadyList+0xc8>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d802      	bhi.n	800d286 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d280:	4a1f      	ldr	r2, [pc, #124]	@ (800d300 <prvAddNewTaskToReadyList+0xc8>)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d286:	4b20      	ldr	r3, [pc, #128]	@ (800d308 <prvAddNewTaskToReadyList+0xd0>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	3301      	adds	r3, #1
 800d28c:	4a1e      	ldr	r2, [pc, #120]	@ (800d308 <prvAddNewTaskToReadyList+0xd0>)
 800d28e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d290:	4b1d      	ldr	r3, [pc, #116]	@ (800d308 <prvAddNewTaskToReadyList+0xd0>)
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d29c:	4b1b      	ldr	r3, [pc, #108]	@ (800d30c <prvAddNewTaskToReadyList+0xd4>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d903      	bls.n	800d2ac <prvAddNewTaskToReadyList+0x74>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2a8:	4a18      	ldr	r2, [pc, #96]	@ (800d30c <prvAddNewTaskToReadyList+0xd4>)
 800d2aa:	6013      	str	r3, [r2, #0]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	009b      	lsls	r3, r3, #2
 800d2b4:	4413      	add	r3, r2
 800d2b6:	009b      	lsls	r3, r3, #2
 800d2b8:	4a15      	ldr	r2, [pc, #84]	@ (800d310 <prvAddNewTaskToReadyList+0xd8>)
 800d2ba:	441a      	add	r2, r3
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	3304      	adds	r3, #4
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	4610      	mov	r0, r2
 800d2c4:	f7ff f8e7 	bl	800c496 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d2c8:	f001 faa0 	bl	800e80c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800d304 <prvAddNewTaskToReadyList+0xcc>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d00e      	beq.n	800d2f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d2d4:	4b0a      	ldr	r3, [pc, #40]	@ (800d300 <prvAddNewTaskToReadyList+0xc8>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2de:	429a      	cmp	r2, r3
 800d2e0:	d207      	bcs.n	800d2f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d2e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d314 <prvAddNewTaskToReadyList+0xdc>)
 800d2e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2e8:	601a      	str	r2, [r3, #0]
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d2f2:	bf00      	nop
 800d2f4:	3708      	adds	r7, #8
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}
 800d2fa:	bf00      	nop
 800d2fc:	20001098 	.word	0x20001098
 800d300:	20000bc4 	.word	0x20000bc4
 800d304:	200010a4 	.word	0x200010a4
 800d308:	200010b4 	.word	0x200010b4
 800d30c:	200010a0 	.word	0x200010a0
 800d310:	20000bc8 	.word	0x20000bc8
 800d314:	e000ed04 	.word	0xe000ed04

0800d318 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b084      	sub	sp, #16
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d320:	2300      	movs	r3, #0
 800d322:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d018      	beq.n	800d35c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d32a:	4b14      	ldr	r3, [pc, #80]	@ (800d37c <vTaskDelay+0x64>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d00b      	beq.n	800d34a <vTaskDelay+0x32>
	__asm volatile
 800d332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d336:	f383 8811 	msr	BASEPRI, r3
 800d33a:	f3bf 8f6f 	isb	sy
 800d33e:	f3bf 8f4f 	dsb	sy
 800d342:	60bb      	str	r3, [r7, #8]
}
 800d344:	bf00      	nop
 800d346:	bf00      	nop
 800d348:	e7fd      	b.n	800d346 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d34a:	f000 f88d 	bl	800d468 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d34e:	2100      	movs	r1, #0
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 fd4d 	bl	800ddf0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d356:	f000 f895 	bl	800d484 <xTaskResumeAll>
 800d35a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d107      	bne.n	800d372 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d362:	4b07      	ldr	r3, [pc, #28]	@ (800d380 <vTaskDelay+0x68>)
 800d364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d368:	601a      	str	r2, [r3, #0]
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d372:	bf00      	nop
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	200010c0 	.word	0x200010c0
 800d380:	e000ed04 	.word	0xe000ed04

0800d384 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b08a      	sub	sp, #40	@ 0x28
 800d388:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d38a:	2300      	movs	r3, #0
 800d38c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d38e:	2300      	movs	r3, #0
 800d390:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d392:	463a      	mov	r2, r7
 800d394:	1d39      	adds	r1, r7, #4
 800d396:	f107 0308 	add.w	r3, r7, #8
 800d39a:	4618      	mov	r0, r3
 800d39c:	f7ff f81a 	bl	800c3d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d3a0:	6839      	ldr	r1, [r7, #0]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	68ba      	ldr	r2, [r7, #8]
 800d3a6:	9202      	str	r2, [sp, #8]
 800d3a8:	9301      	str	r3, [sp, #4]
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	9300      	str	r3, [sp, #0]
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	460a      	mov	r2, r1
 800d3b2:	4925      	ldr	r1, [pc, #148]	@ (800d448 <vTaskStartScheduler+0xc4>)
 800d3b4:	4825      	ldr	r0, [pc, #148]	@ (800d44c <vTaskStartScheduler+0xc8>)
 800d3b6:	f7ff fdef 	bl	800cf98 <xTaskCreateStatic>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	4a24      	ldr	r2, [pc, #144]	@ (800d450 <vTaskStartScheduler+0xcc>)
 800d3be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d3c0:	4b23      	ldr	r3, [pc, #140]	@ (800d450 <vTaskStartScheduler+0xcc>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d002      	beq.n	800d3ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	617b      	str	r3, [r7, #20]
 800d3cc:	e001      	b.n	800d3d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	2b01      	cmp	r3, #1
 800d3d6:	d102      	bne.n	800d3de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d3d8:	f000 fd5e 	bl	800de98 <xTimerCreateTimerTask>
 800d3dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d11d      	bne.n	800d420 <vTaskStartScheduler+0x9c>
	__asm volatile
 800d3e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e8:	f383 8811 	msr	BASEPRI, r3
 800d3ec:	f3bf 8f6f 	isb	sy
 800d3f0:	f3bf 8f4f 	dsb	sy
 800d3f4:	613b      	str	r3, [r7, #16]
}
 800d3f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d3f8:	4b16      	ldr	r3, [pc, #88]	@ (800d454 <vTaskStartScheduler+0xd0>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3358      	adds	r3, #88	@ 0x58
 800d3fe:	4a16      	ldr	r2, [pc, #88]	@ (800d458 <vTaskStartScheduler+0xd4>)
 800d400:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d402:	4b16      	ldr	r3, [pc, #88]	@ (800d45c <vTaskStartScheduler+0xd8>)
 800d404:	f04f 32ff 	mov.w	r2, #4294967295
 800d408:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d40a:	4b15      	ldr	r3, [pc, #84]	@ (800d460 <vTaskStartScheduler+0xdc>)
 800d40c:	2201      	movs	r2, #1
 800d40e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d410:	4b14      	ldr	r3, [pc, #80]	@ (800d464 <vTaskStartScheduler+0xe0>)
 800d412:	2200      	movs	r2, #0
 800d414:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800d416:	f7f3 fc93 	bl	8000d40 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d41a:	f001 f921 	bl	800e660 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d41e:	e00f      	b.n	800d440 <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d420:	697b      	ldr	r3, [r7, #20]
 800d422:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d426:	d10b      	bne.n	800d440 <vTaskStartScheduler+0xbc>
	__asm volatile
 800d428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d42c:	f383 8811 	msr	BASEPRI, r3
 800d430:	f3bf 8f6f 	isb	sy
 800d434:	f3bf 8f4f 	dsb	sy
 800d438:	60fb      	str	r3, [r7, #12]
}
 800d43a:	bf00      	nop
 800d43c:	bf00      	nop
 800d43e:	e7fd      	b.n	800d43c <vTaskStartScheduler+0xb8>
}
 800d440:	bf00      	nop
 800d442:	3718      	adds	r7, #24
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}
 800d448:	08010e7c 	.word	0x08010e7c
 800d44c:	0800db1d 	.word	0x0800db1d
 800d450:	200010bc 	.word	0x200010bc
 800d454:	20000bc4 	.word	0x20000bc4
 800d458:	20000128 	.word	0x20000128
 800d45c:	200010b8 	.word	0x200010b8
 800d460:	200010a4 	.word	0x200010a4
 800d464:	2000109c 	.word	0x2000109c

0800d468 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d468:	b480      	push	{r7}
 800d46a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d46c:	4b04      	ldr	r3, [pc, #16]	@ (800d480 <vTaskSuspendAll+0x18>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	3301      	adds	r3, #1
 800d472:	4a03      	ldr	r2, [pc, #12]	@ (800d480 <vTaskSuspendAll+0x18>)
 800d474:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d476:	bf00      	nop
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr
 800d480:	200010c0 	.word	0x200010c0

0800d484 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b084      	sub	sp, #16
 800d488:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d48a:	2300      	movs	r3, #0
 800d48c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d48e:	2300      	movs	r3, #0
 800d490:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d492:	4b42      	ldr	r3, [pc, #264]	@ (800d59c <xTaskResumeAll+0x118>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d10b      	bne.n	800d4b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800d49a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d49e:	f383 8811 	msr	BASEPRI, r3
 800d4a2:	f3bf 8f6f 	isb	sy
 800d4a6:	f3bf 8f4f 	dsb	sy
 800d4aa:	603b      	str	r3, [r7, #0]
}
 800d4ac:	bf00      	nop
 800d4ae:	bf00      	nop
 800d4b0:	e7fd      	b.n	800d4ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d4b2:	f001 f979 	bl	800e7a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d4b6:	4b39      	ldr	r3, [pc, #228]	@ (800d59c <xTaskResumeAll+0x118>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	4a37      	ldr	r2, [pc, #220]	@ (800d59c <xTaskResumeAll+0x118>)
 800d4be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4c0:	4b36      	ldr	r3, [pc, #216]	@ (800d59c <xTaskResumeAll+0x118>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d162      	bne.n	800d58e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d4c8:	4b35      	ldr	r3, [pc, #212]	@ (800d5a0 <xTaskResumeAll+0x11c>)
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d05e      	beq.n	800d58e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d4d0:	e02f      	b.n	800d532 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4d2:	4b34      	ldr	r3, [pc, #208]	@ (800d5a4 <xTaskResumeAll+0x120>)
 800d4d4:	68db      	ldr	r3, [r3, #12]
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3318      	adds	r3, #24
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7ff f836 	bl	800c550 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	3304      	adds	r3, #4
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7ff f831 	bl	800c550 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4f2:	4b2d      	ldr	r3, [pc, #180]	@ (800d5a8 <xTaskResumeAll+0x124>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	429a      	cmp	r2, r3
 800d4f8:	d903      	bls.n	800d502 <xTaskResumeAll+0x7e>
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4fe:	4a2a      	ldr	r2, [pc, #168]	@ (800d5a8 <xTaskResumeAll+0x124>)
 800d500:	6013      	str	r3, [r2, #0]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d506:	4613      	mov	r3, r2
 800d508:	009b      	lsls	r3, r3, #2
 800d50a:	4413      	add	r3, r2
 800d50c:	009b      	lsls	r3, r3, #2
 800d50e:	4a27      	ldr	r2, [pc, #156]	@ (800d5ac <xTaskResumeAll+0x128>)
 800d510:	441a      	add	r2, r3
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	3304      	adds	r3, #4
 800d516:	4619      	mov	r1, r3
 800d518:	4610      	mov	r0, r2
 800d51a:	f7fe ffbc 	bl	800c496 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d522:	4b23      	ldr	r3, [pc, #140]	@ (800d5b0 <xTaskResumeAll+0x12c>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d528:	429a      	cmp	r2, r3
 800d52a:	d302      	bcc.n	800d532 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d52c:	4b21      	ldr	r3, [pc, #132]	@ (800d5b4 <xTaskResumeAll+0x130>)
 800d52e:	2201      	movs	r2, #1
 800d530:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d532:	4b1c      	ldr	r3, [pc, #112]	@ (800d5a4 <xTaskResumeAll+0x120>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d1cb      	bne.n	800d4d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d001      	beq.n	800d544 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d540:	f000 fba8 	bl	800dc94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d544:	4b1c      	ldr	r3, [pc, #112]	@ (800d5b8 <xTaskResumeAll+0x134>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d010      	beq.n	800d572 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d550:	f000 f846 	bl	800d5e0 <xTaskIncrementTick>
 800d554:	4603      	mov	r3, r0
 800d556:	2b00      	cmp	r3, #0
 800d558:	d002      	beq.n	800d560 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d55a:	4b16      	ldr	r3, [pc, #88]	@ (800d5b4 <xTaskResumeAll+0x130>)
 800d55c:	2201      	movs	r2, #1
 800d55e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	3b01      	subs	r3, #1
 800d564:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d1f1      	bne.n	800d550 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d56c:	4b12      	ldr	r3, [pc, #72]	@ (800d5b8 <xTaskResumeAll+0x134>)
 800d56e:	2200      	movs	r2, #0
 800d570:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d572:	4b10      	ldr	r3, [pc, #64]	@ (800d5b4 <xTaskResumeAll+0x130>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d009      	beq.n	800d58e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d57a:	2301      	movs	r3, #1
 800d57c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d57e:	4b0f      	ldr	r3, [pc, #60]	@ (800d5bc <xTaskResumeAll+0x138>)
 800d580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d584:	601a      	str	r2, [r3, #0]
 800d586:	f3bf 8f4f 	dsb	sy
 800d58a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d58e:	f001 f93d 	bl	800e80c <vPortExitCritical>

	return xAlreadyYielded;
 800d592:	68bb      	ldr	r3, [r7, #8]
}
 800d594:	4618      	mov	r0, r3
 800d596:	3710      	adds	r7, #16
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}
 800d59c:	200010c0 	.word	0x200010c0
 800d5a0:	20001098 	.word	0x20001098
 800d5a4:	20001058 	.word	0x20001058
 800d5a8:	200010a0 	.word	0x200010a0
 800d5ac:	20000bc8 	.word	0x20000bc8
 800d5b0:	20000bc4 	.word	0x20000bc4
 800d5b4:	200010ac 	.word	0x200010ac
 800d5b8:	200010a8 	.word	0x200010a8
 800d5bc:	e000ed04 	.word	0xe000ed04

0800d5c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b083      	sub	sp, #12
 800d5c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d5c6:	4b05      	ldr	r3, [pc, #20]	@ (800d5dc <xTaskGetTickCount+0x1c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d5cc:	687b      	ldr	r3, [r7, #4]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	370c      	adds	r7, #12
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	2000109c 	.word	0x2000109c

0800d5e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b086      	sub	sp, #24
 800d5e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d5ea:	4b4f      	ldr	r3, [pc, #316]	@ (800d728 <xTaskIncrementTick+0x148>)
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	f040 8090 	bne.w	800d714 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d5f4:	4b4d      	ldr	r3, [pc, #308]	@ (800d72c <xTaskIncrementTick+0x14c>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d5fc:	4a4b      	ldr	r2, [pc, #300]	@ (800d72c <xTaskIncrementTick+0x14c>)
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d121      	bne.n	800d64c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d608:	4b49      	ldr	r3, [pc, #292]	@ (800d730 <xTaskIncrementTick+0x150>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d00b      	beq.n	800d62a <xTaskIncrementTick+0x4a>
	__asm volatile
 800d612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d616:	f383 8811 	msr	BASEPRI, r3
 800d61a:	f3bf 8f6f 	isb	sy
 800d61e:	f3bf 8f4f 	dsb	sy
 800d622:	603b      	str	r3, [r7, #0]
}
 800d624:	bf00      	nop
 800d626:	bf00      	nop
 800d628:	e7fd      	b.n	800d626 <xTaskIncrementTick+0x46>
 800d62a:	4b41      	ldr	r3, [pc, #260]	@ (800d730 <xTaskIncrementTick+0x150>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	60fb      	str	r3, [r7, #12]
 800d630:	4b40      	ldr	r3, [pc, #256]	@ (800d734 <xTaskIncrementTick+0x154>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	4a3e      	ldr	r2, [pc, #248]	@ (800d730 <xTaskIncrementTick+0x150>)
 800d636:	6013      	str	r3, [r2, #0]
 800d638:	4a3e      	ldr	r2, [pc, #248]	@ (800d734 <xTaskIncrementTick+0x154>)
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	6013      	str	r3, [r2, #0]
 800d63e:	4b3e      	ldr	r3, [pc, #248]	@ (800d738 <xTaskIncrementTick+0x158>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	3301      	adds	r3, #1
 800d644:	4a3c      	ldr	r2, [pc, #240]	@ (800d738 <xTaskIncrementTick+0x158>)
 800d646:	6013      	str	r3, [r2, #0]
 800d648:	f000 fb24 	bl	800dc94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d64c:	4b3b      	ldr	r3, [pc, #236]	@ (800d73c <xTaskIncrementTick+0x15c>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	693a      	ldr	r2, [r7, #16]
 800d652:	429a      	cmp	r2, r3
 800d654:	d349      	bcc.n	800d6ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d656:	4b36      	ldr	r3, [pc, #216]	@ (800d730 <xTaskIncrementTick+0x150>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d104      	bne.n	800d66a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d660:	4b36      	ldr	r3, [pc, #216]	@ (800d73c <xTaskIncrementTick+0x15c>)
 800d662:	f04f 32ff 	mov.w	r2, #4294967295
 800d666:	601a      	str	r2, [r3, #0]
					break;
 800d668:	e03f      	b.n	800d6ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d66a:	4b31      	ldr	r3, [pc, #196]	@ (800d730 <xTaskIncrementTick+0x150>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	68db      	ldr	r3, [r3, #12]
 800d670:	68db      	ldr	r3, [r3, #12]
 800d672:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d674:	68bb      	ldr	r3, [r7, #8]
 800d676:	685b      	ldr	r3, [r3, #4]
 800d678:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d67a:	693a      	ldr	r2, [r7, #16]
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	429a      	cmp	r2, r3
 800d680:	d203      	bcs.n	800d68a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d682:	4a2e      	ldr	r2, [pc, #184]	@ (800d73c <xTaskIncrementTick+0x15c>)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d688:	e02f      	b.n	800d6ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	3304      	adds	r3, #4
 800d68e:	4618      	mov	r0, r3
 800d690:	f7fe ff5e 	bl	800c550 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d004      	beq.n	800d6a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	3318      	adds	r3, #24
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	f7fe ff55 	bl	800c550 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6aa:	4b25      	ldr	r3, [pc, #148]	@ (800d740 <xTaskIncrementTick+0x160>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	429a      	cmp	r2, r3
 800d6b0:	d903      	bls.n	800d6ba <xTaskIncrementTick+0xda>
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6b6:	4a22      	ldr	r2, [pc, #136]	@ (800d740 <xTaskIncrementTick+0x160>)
 800d6b8:	6013      	str	r3, [r2, #0]
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6be:	4613      	mov	r3, r2
 800d6c0:	009b      	lsls	r3, r3, #2
 800d6c2:	4413      	add	r3, r2
 800d6c4:	009b      	lsls	r3, r3, #2
 800d6c6:	4a1f      	ldr	r2, [pc, #124]	@ (800d744 <xTaskIncrementTick+0x164>)
 800d6c8:	441a      	add	r2, r3
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	3304      	adds	r3, #4
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	4610      	mov	r0, r2
 800d6d2:	f7fe fee0 	bl	800c496 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6da:	4b1b      	ldr	r3, [pc, #108]	@ (800d748 <xTaskIncrementTick+0x168>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	d3b8      	bcc.n	800d656 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6e8:	e7b5      	b.n	800d656 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d6ea:	4b17      	ldr	r3, [pc, #92]	@ (800d748 <xTaskIncrementTick+0x168>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6f0:	4914      	ldr	r1, [pc, #80]	@ (800d744 <xTaskIncrementTick+0x164>)
 800d6f2:	4613      	mov	r3, r2
 800d6f4:	009b      	lsls	r3, r3, #2
 800d6f6:	4413      	add	r3, r2
 800d6f8:	009b      	lsls	r3, r3, #2
 800d6fa:	440b      	add	r3, r1
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d901      	bls.n	800d706 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d702:	2301      	movs	r3, #1
 800d704:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d706:	4b11      	ldr	r3, [pc, #68]	@ (800d74c <xTaskIncrementTick+0x16c>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d007      	beq.n	800d71e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d70e:	2301      	movs	r3, #1
 800d710:	617b      	str	r3, [r7, #20]
 800d712:	e004      	b.n	800d71e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d714:	4b0e      	ldr	r3, [pc, #56]	@ (800d750 <xTaskIncrementTick+0x170>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	3301      	adds	r3, #1
 800d71a:	4a0d      	ldr	r2, [pc, #52]	@ (800d750 <xTaskIncrementTick+0x170>)
 800d71c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d71e:	697b      	ldr	r3, [r7, #20]
}
 800d720:	4618      	mov	r0, r3
 800d722:	3718      	adds	r7, #24
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}
 800d728:	200010c0 	.word	0x200010c0
 800d72c:	2000109c 	.word	0x2000109c
 800d730:	20001050 	.word	0x20001050
 800d734:	20001054 	.word	0x20001054
 800d738:	200010b0 	.word	0x200010b0
 800d73c:	200010b8 	.word	0x200010b8
 800d740:	200010a0 	.word	0x200010a0
 800d744:	20000bc8 	.word	0x20000bc8
 800d748:	20000bc4 	.word	0x20000bc4
 800d74c:	200010ac 	.word	0x200010ac
 800d750:	200010a8 	.word	0x200010a8

0800d754 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b086      	sub	sp, #24
 800d758:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d75a:	4b4a      	ldr	r3, [pc, #296]	@ (800d884 <vTaskSwitchContext+0x130>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d003      	beq.n	800d76a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d762:	4b49      	ldr	r3, [pc, #292]	@ (800d888 <vTaskSwitchContext+0x134>)
 800d764:	2201      	movs	r2, #1
 800d766:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d768:	e087      	b.n	800d87a <vTaskSwitchContext+0x126>
		xYieldPending = pdFALSE;
 800d76a:	4b47      	ldr	r3, [pc, #284]	@ (800d888 <vTaskSwitchContext+0x134>)
 800d76c:	2200      	movs	r2, #0
 800d76e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800d770:	f7f3 faed 	bl	8000d4e <getRunTimeCounterValue>
 800d774:	4603      	mov	r3, r0
 800d776:	4a45      	ldr	r2, [pc, #276]	@ (800d88c <vTaskSwitchContext+0x138>)
 800d778:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800d77a:	4b44      	ldr	r3, [pc, #272]	@ (800d88c <vTaskSwitchContext+0x138>)
 800d77c:	681a      	ldr	r2, [r3, #0]
 800d77e:	4b44      	ldr	r3, [pc, #272]	@ (800d890 <vTaskSwitchContext+0x13c>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	429a      	cmp	r2, r3
 800d784:	d909      	bls.n	800d79a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800d786:	4b43      	ldr	r3, [pc, #268]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d78c:	4a3f      	ldr	r2, [pc, #252]	@ (800d88c <vTaskSwitchContext+0x138>)
 800d78e:	6810      	ldr	r0, [r2, #0]
 800d790:	4a3f      	ldr	r2, [pc, #252]	@ (800d890 <vTaskSwitchContext+0x13c>)
 800d792:	6812      	ldr	r2, [r2, #0]
 800d794:	1a82      	subs	r2, r0, r2
 800d796:	440a      	add	r2, r1
 800d798:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800d79a:	4b3c      	ldr	r3, [pc, #240]	@ (800d88c <vTaskSwitchContext+0x138>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	4a3c      	ldr	r2, [pc, #240]	@ (800d890 <vTaskSwitchContext+0x13c>)
 800d7a0:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800d7a2:	4b3c      	ldr	r3, [pc, #240]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7a8:	613b      	str	r3, [r7, #16]
 800d7aa:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800d7ae:	60fb      	str	r3, [r7, #12]
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	68fa      	ldr	r2, [r7, #12]
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d111      	bne.n	800d7de <vTaskSwitchContext+0x8a>
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	3304      	adds	r3, #4
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	68fa      	ldr	r2, [r7, #12]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d10b      	bne.n	800d7de <vTaskSwitchContext+0x8a>
 800d7c6:	693b      	ldr	r3, [r7, #16]
 800d7c8:	3308      	adds	r3, #8
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	68fa      	ldr	r2, [r7, #12]
 800d7ce:	429a      	cmp	r2, r3
 800d7d0:	d105      	bne.n	800d7de <vTaskSwitchContext+0x8a>
 800d7d2:	693b      	ldr	r3, [r7, #16]
 800d7d4:	330c      	adds	r3, #12
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	68fa      	ldr	r2, [r7, #12]
 800d7da:	429a      	cmp	r2, r3
 800d7dc:	d008      	beq.n	800d7f0 <vTaskSwitchContext+0x9c>
 800d7de:	4b2d      	ldr	r3, [pc, #180]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d7e0:	681a      	ldr	r2, [r3, #0]
 800d7e2:	4b2c      	ldr	r3, [pc, #176]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	3334      	adds	r3, #52	@ 0x34
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	4610      	mov	r0, r2
 800d7ec:	f7f3 fab7 	bl	8000d5e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7f0:	4b29      	ldr	r3, [pc, #164]	@ (800d898 <vTaskSwitchContext+0x144>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	617b      	str	r3, [r7, #20]
 800d7f6:	e011      	b.n	800d81c <vTaskSwitchContext+0xc8>
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10b      	bne.n	800d816 <vTaskSwitchContext+0xc2>
	__asm volatile
 800d7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d802:	f383 8811 	msr	BASEPRI, r3
 800d806:	f3bf 8f6f 	isb	sy
 800d80a:	f3bf 8f4f 	dsb	sy
 800d80e:	607b      	str	r3, [r7, #4]
}
 800d810:	bf00      	nop
 800d812:	bf00      	nop
 800d814:	e7fd      	b.n	800d812 <vTaskSwitchContext+0xbe>
 800d816:	697b      	ldr	r3, [r7, #20]
 800d818:	3b01      	subs	r3, #1
 800d81a:	617b      	str	r3, [r7, #20]
 800d81c:	491f      	ldr	r1, [pc, #124]	@ (800d89c <vTaskSwitchContext+0x148>)
 800d81e:	697a      	ldr	r2, [r7, #20]
 800d820:	4613      	mov	r3, r2
 800d822:	009b      	lsls	r3, r3, #2
 800d824:	4413      	add	r3, r2
 800d826:	009b      	lsls	r3, r3, #2
 800d828:	440b      	add	r3, r1
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d0e3      	beq.n	800d7f8 <vTaskSwitchContext+0xa4>
 800d830:	697a      	ldr	r2, [r7, #20]
 800d832:	4613      	mov	r3, r2
 800d834:	009b      	lsls	r3, r3, #2
 800d836:	4413      	add	r3, r2
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	4a18      	ldr	r2, [pc, #96]	@ (800d89c <vTaskSwitchContext+0x148>)
 800d83c:	4413      	add	r3, r2
 800d83e:	60bb      	str	r3, [r7, #8]
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	685a      	ldr	r2, [r3, #4]
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	605a      	str	r2, [r3, #4]
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	685a      	ldr	r2, [r3, #4]
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	3308      	adds	r3, #8
 800d852:	429a      	cmp	r2, r3
 800d854:	d104      	bne.n	800d860 <vTaskSwitchContext+0x10c>
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	685b      	ldr	r3, [r3, #4]
 800d85a:	685a      	ldr	r2, [r3, #4]
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	605a      	str	r2, [r3, #4]
 800d860:	68bb      	ldr	r3, [r7, #8]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	68db      	ldr	r3, [r3, #12]
 800d866:	4a0b      	ldr	r2, [pc, #44]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d868:	6013      	str	r3, [r2, #0]
 800d86a:	4a0b      	ldr	r2, [pc, #44]	@ (800d898 <vTaskSwitchContext+0x144>)
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d870:	4b08      	ldr	r3, [pc, #32]	@ (800d894 <vTaskSwitchContext+0x140>)
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	3358      	adds	r3, #88	@ 0x58
 800d876:	4a0a      	ldr	r2, [pc, #40]	@ (800d8a0 <vTaskSwitchContext+0x14c>)
 800d878:	6013      	str	r3, [r2, #0]
}
 800d87a:	bf00      	nop
 800d87c:	3718      	adds	r7, #24
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	200010c0 	.word	0x200010c0
 800d888:	200010ac 	.word	0x200010ac
 800d88c:	200010c8 	.word	0x200010c8
 800d890:	200010c4 	.word	0x200010c4
 800d894:	20000bc4 	.word	0x20000bc4
 800d898:	200010a0 	.word	0x200010a0
 800d89c:	20000bc8 	.word	0x20000bc8
 800d8a0:	20000128 	.word	0x20000128

0800d8a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b084      	sub	sp, #16
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d10b      	bne.n	800d8cc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d8b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b8:	f383 8811 	msr	BASEPRI, r3
 800d8bc:	f3bf 8f6f 	isb	sy
 800d8c0:	f3bf 8f4f 	dsb	sy
 800d8c4:	60fb      	str	r3, [r7, #12]
}
 800d8c6:	bf00      	nop
 800d8c8:	bf00      	nop
 800d8ca:	e7fd      	b.n	800d8c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d8cc:	4b07      	ldr	r3, [pc, #28]	@ (800d8ec <vTaskPlaceOnEventList+0x48>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	3318      	adds	r3, #24
 800d8d2:	4619      	mov	r1, r3
 800d8d4:	6878      	ldr	r0, [r7, #4]
 800d8d6:	f7fe fe02 	bl	800c4de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d8da:	2101      	movs	r1, #1
 800d8dc:	6838      	ldr	r0, [r7, #0]
 800d8de:	f000 fa87 	bl	800ddf0 <prvAddCurrentTaskToDelayedList>
}
 800d8e2:	bf00      	nop
 800d8e4:	3710      	adds	r7, #16
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}
 800d8ea:	bf00      	nop
 800d8ec:	20000bc4 	.word	0x20000bc4

0800d8f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b086      	sub	sp, #24
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	60f8      	str	r0, [r7, #12]
 800d8f8:	60b9      	str	r1, [r7, #8]
 800d8fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d10b      	bne.n	800d91a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d906:	f383 8811 	msr	BASEPRI, r3
 800d90a:	f3bf 8f6f 	isb	sy
 800d90e:	f3bf 8f4f 	dsb	sy
 800d912:	617b      	str	r3, [r7, #20]
}
 800d914:	bf00      	nop
 800d916:	bf00      	nop
 800d918:	e7fd      	b.n	800d916 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d91a:	4b0a      	ldr	r3, [pc, #40]	@ (800d944 <vTaskPlaceOnEventListRestricted+0x54>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	3318      	adds	r3, #24
 800d920:	4619      	mov	r1, r3
 800d922:	68f8      	ldr	r0, [r7, #12]
 800d924:	f7fe fdb7 	bl	800c496 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d002      	beq.n	800d934 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d92e:	f04f 33ff 	mov.w	r3, #4294967295
 800d932:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d934:	6879      	ldr	r1, [r7, #4]
 800d936:	68b8      	ldr	r0, [r7, #8]
 800d938:	f000 fa5a 	bl	800ddf0 <prvAddCurrentTaskToDelayedList>
	}
 800d93c:	bf00      	nop
 800d93e:	3718      	adds	r7, #24
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}
 800d944:	20000bc4 	.word	0x20000bc4

0800d948 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b086      	sub	sp, #24
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	68db      	ldr	r3, [r3, #12]
 800d954:	68db      	ldr	r3, [r3, #12]
 800d956:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d958:	693b      	ldr	r3, [r7, #16]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d10b      	bne.n	800d976 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d962:	f383 8811 	msr	BASEPRI, r3
 800d966:	f3bf 8f6f 	isb	sy
 800d96a:	f3bf 8f4f 	dsb	sy
 800d96e:	60fb      	str	r3, [r7, #12]
}
 800d970:	bf00      	nop
 800d972:	bf00      	nop
 800d974:	e7fd      	b.n	800d972 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	3318      	adds	r3, #24
 800d97a:	4618      	mov	r0, r3
 800d97c:	f7fe fde8 	bl	800c550 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d980:	4b1d      	ldr	r3, [pc, #116]	@ (800d9f8 <xTaskRemoveFromEventList+0xb0>)
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d11d      	bne.n	800d9c4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	3304      	adds	r3, #4
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7fe fddf 	bl	800c550 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d996:	4b19      	ldr	r3, [pc, #100]	@ (800d9fc <xTaskRemoveFromEventList+0xb4>)
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d903      	bls.n	800d9a6 <xTaskRemoveFromEventList+0x5e>
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9a2:	4a16      	ldr	r2, [pc, #88]	@ (800d9fc <xTaskRemoveFromEventList+0xb4>)
 800d9a4:	6013      	str	r3, [r2, #0]
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9aa:	4613      	mov	r3, r2
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	4413      	add	r3, r2
 800d9b0:	009b      	lsls	r3, r3, #2
 800d9b2:	4a13      	ldr	r2, [pc, #76]	@ (800da00 <xTaskRemoveFromEventList+0xb8>)
 800d9b4:	441a      	add	r2, r3
 800d9b6:	693b      	ldr	r3, [r7, #16]
 800d9b8:	3304      	adds	r3, #4
 800d9ba:	4619      	mov	r1, r3
 800d9bc:	4610      	mov	r0, r2
 800d9be:	f7fe fd6a 	bl	800c496 <vListInsertEnd>
 800d9c2:	e005      	b.n	800d9d0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d9c4:	693b      	ldr	r3, [r7, #16]
 800d9c6:	3318      	adds	r3, #24
 800d9c8:	4619      	mov	r1, r3
 800d9ca:	480e      	ldr	r0, [pc, #56]	@ (800da04 <xTaskRemoveFromEventList+0xbc>)
 800d9cc:	f7fe fd63 	bl	800c496 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d9d0:	693b      	ldr	r3, [r7, #16]
 800d9d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9d4:	4b0c      	ldr	r3, [pc, #48]	@ (800da08 <xTaskRemoveFromEventList+0xc0>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d905      	bls.n	800d9ea <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d9e2:	4b0a      	ldr	r3, [pc, #40]	@ (800da0c <xTaskRemoveFromEventList+0xc4>)
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	601a      	str	r2, [r3, #0]
 800d9e8:	e001      	b.n	800d9ee <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d9ee:	697b      	ldr	r3, [r7, #20]
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3718      	adds	r7, #24
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}
 800d9f8:	200010c0 	.word	0x200010c0
 800d9fc:	200010a0 	.word	0x200010a0
 800da00:	20000bc8 	.word	0x20000bc8
 800da04:	20001058 	.word	0x20001058
 800da08:	20000bc4 	.word	0x20000bc4
 800da0c:	200010ac 	.word	0x200010ac

0800da10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800da10:	b480      	push	{r7}
 800da12:	b083      	sub	sp, #12
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800da18:	4b06      	ldr	r3, [pc, #24]	@ (800da34 <vTaskInternalSetTimeOutState+0x24>)
 800da1a:	681a      	ldr	r2, [r3, #0]
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800da20:	4b05      	ldr	r3, [pc, #20]	@ (800da38 <vTaskInternalSetTimeOutState+0x28>)
 800da22:	681a      	ldr	r2, [r3, #0]
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	605a      	str	r2, [r3, #4]
}
 800da28:	bf00      	nop
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr
 800da34:	200010b0 	.word	0x200010b0
 800da38:	2000109c 	.word	0x2000109c

0800da3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b088      	sub	sp, #32
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d10b      	bne.n	800da64 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800da4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da50:	f383 8811 	msr	BASEPRI, r3
 800da54:	f3bf 8f6f 	isb	sy
 800da58:	f3bf 8f4f 	dsb	sy
 800da5c:	613b      	str	r3, [r7, #16]
}
 800da5e:	bf00      	nop
 800da60:	bf00      	nop
 800da62:	e7fd      	b.n	800da60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d10b      	bne.n	800da82 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800da6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da6e:	f383 8811 	msr	BASEPRI, r3
 800da72:	f3bf 8f6f 	isb	sy
 800da76:	f3bf 8f4f 	dsb	sy
 800da7a:	60fb      	str	r3, [r7, #12]
}
 800da7c:	bf00      	nop
 800da7e:	bf00      	nop
 800da80:	e7fd      	b.n	800da7e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800da82:	f000 fe91 	bl	800e7a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800da86:	4b1d      	ldr	r3, [pc, #116]	@ (800dafc <xTaskCheckForTimeOut+0xc0>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	685b      	ldr	r3, [r3, #4]
 800da90:	69ba      	ldr	r2, [r7, #24]
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da9e:	d102      	bne.n	800daa6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800daa0:	2300      	movs	r3, #0
 800daa2:	61fb      	str	r3, [r7, #28]
 800daa4:	e023      	b.n	800daee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681a      	ldr	r2, [r3, #0]
 800daaa:	4b15      	ldr	r3, [pc, #84]	@ (800db00 <xTaskCheckForTimeOut+0xc4>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	429a      	cmp	r2, r3
 800dab0:	d007      	beq.n	800dac2 <xTaskCheckForTimeOut+0x86>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	69ba      	ldr	r2, [r7, #24]
 800dab8:	429a      	cmp	r2, r3
 800daba:	d302      	bcc.n	800dac2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800dabc:	2301      	movs	r3, #1
 800dabe:	61fb      	str	r3, [r7, #28]
 800dac0:	e015      	b.n	800daee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	697a      	ldr	r2, [r7, #20]
 800dac8:	429a      	cmp	r2, r3
 800daca:	d20b      	bcs.n	800dae4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	681a      	ldr	r2, [r3, #0]
 800dad0:	697b      	ldr	r3, [r7, #20]
 800dad2:	1ad2      	subs	r2, r2, r3
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	f7ff ff99 	bl	800da10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800dade:	2300      	movs	r3, #0
 800dae0:	61fb      	str	r3, [r7, #28]
 800dae2:	e004      	b.n	800daee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	2200      	movs	r2, #0
 800dae8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800daea:	2301      	movs	r3, #1
 800daec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800daee:	f000 fe8d 	bl	800e80c <vPortExitCritical>

	return xReturn;
 800daf2:	69fb      	ldr	r3, [r7, #28]
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3720      	adds	r7, #32
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	2000109c 	.word	0x2000109c
 800db00:	200010b0 	.word	0x200010b0

0800db04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800db04:	b480      	push	{r7}
 800db06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800db08:	4b03      	ldr	r3, [pc, #12]	@ (800db18 <vTaskMissedYield+0x14>)
 800db0a:	2201      	movs	r2, #1
 800db0c:	601a      	str	r2, [r3, #0]
}
 800db0e:	bf00      	nop
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	200010ac 	.word	0x200010ac

0800db1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b082      	sub	sp, #8
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800db24:	f000 f852 	bl	800dbcc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800db28:	4b06      	ldr	r3, [pc, #24]	@ (800db44 <prvIdleTask+0x28>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d9f9      	bls.n	800db24 <prvIdleTask+0x8>
			{
				taskYIELD();
 800db30:	4b05      	ldr	r3, [pc, #20]	@ (800db48 <prvIdleTask+0x2c>)
 800db32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db36:	601a      	str	r2, [r3, #0]
 800db38:	f3bf 8f4f 	dsb	sy
 800db3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800db40:	e7f0      	b.n	800db24 <prvIdleTask+0x8>
 800db42:	bf00      	nop
 800db44:	20000bc8 	.word	0x20000bc8
 800db48:	e000ed04 	.word	0xe000ed04

0800db4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b082      	sub	sp, #8
 800db50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800db52:	2300      	movs	r3, #0
 800db54:	607b      	str	r3, [r7, #4]
 800db56:	e00c      	b.n	800db72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800db58:	687a      	ldr	r2, [r7, #4]
 800db5a:	4613      	mov	r3, r2
 800db5c:	009b      	lsls	r3, r3, #2
 800db5e:	4413      	add	r3, r2
 800db60:	009b      	lsls	r3, r3, #2
 800db62:	4a12      	ldr	r2, [pc, #72]	@ (800dbac <prvInitialiseTaskLists+0x60>)
 800db64:	4413      	add	r3, r2
 800db66:	4618      	mov	r0, r3
 800db68:	f7fe fc68 	bl	800c43c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	3301      	adds	r3, #1
 800db70:	607b      	str	r3, [r7, #4]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2b37      	cmp	r3, #55	@ 0x37
 800db76:	d9ef      	bls.n	800db58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800db78:	480d      	ldr	r0, [pc, #52]	@ (800dbb0 <prvInitialiseTaskLists+0x64>)
 800db7a:	f7fe fc5f 	bl	800c43c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800db7e:	480d      	ldr	r0, [pc, #52]	@ (800dbb4 <prvInitialiseTaskLists+0x68>)
 800db80:	f7fe fc5c 	bl	800c43c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800db84:	480c      	ldr	r0, [pc, #48]	@ (800dbb8 <prvInitialiseTaskLists+0x6c>)
 800db86:	f7fe fc59 	bl	800c43c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800db8a:	480c      	ldr	r0, [pc, #48]	@ (800dbbc <prvInitialiseTaskLists+0x70>)
 800db8c:	f7fe fc56 	bl	800c43c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800db90:	480b      	ldr	r0, [pc, #44]	@ (800dbc0 <prvInitialiseTaskLists+0x74>)
 800db92:	f7fe fc53 	bl	800c43c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800db96:	4b0b      	ldr	r3, [pc, #44]	@ (800dbc4 <prvInitialiseTaskLists+0x78>)
 800db98:	4a05      	ldr	r2, [pc, #20]	@ (800dbb0 <prvInitialiseTaskLists+0x64>)
 800db9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800db9c:	4b0a      	ldr	r3, [pc, #40]	@ (800dbc8 <prvInitialiseTaskLists+0x7c>)
 800db9e:	4a05      	ldr	r2, [pc, #20]	@ (800dbb4 <prvInitialiseTaskLists+0x68>)
 800dba0:	601a      	str	r2, [r3, #0]
}
 800dba2:	bf00      	nop
 800dba4:	3708      	adds	r7, #8
 800dba6:	46bd      	mov	sp, r7
 800dba8:	bd80      	pop	{r7, pc}
 800dbaa:	bf00      	nop
 800dbac:	20000bc8 	.word	0x20000bc8
 800dbb0:	20001028 	.word	0x20001028
 800dbb4:	2000103c 	.word	0x2000103c
 800dbb8:	20001058 	.word	0x20001058
 800dbbc:	2000106c 	.word	0x2000106c
 800dbc0:	20001084 	.word	0x20001084
 800dbc4:	20001050 	.word	0x20001050
 800dbc8:	20001054 	.word	0x20001054

0800dbcc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dbd2:	e019      	b.n	800dc08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dbd4:	f000 fde8 	bl	800e7a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbd8:	4b10      	ldr	r3, [pc, #64]	@ (800dc1c <prvCheckTasksWaitingTermination+0x50>)
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	3304      	adds	r3, #4
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7fe fcb3 	bl	800c550 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800dbea:	4b0d      	ldr	r3, [pc, #52]	@ (800dc20 <prvCheckTasksWaitingTermination+0x54>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	3b01      	subs	r3, #1
 800dbf0:	4a0b      	ldr	r2, [pc, #44]	@ (800dc20 <prvCheckTasksWaitingTermination+0x54>)
 800dbf2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800dbf4:	4b0b      	ldr	r3, [pc, #44]	@ (800dc24 <prvCheckTasksWaitingTermination+0x58>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	3b01      	subs	r3, #1
 800dbfa:	4a0a      	ldr	r2, [pc, #40]	@ (800dc24 <prvCheckTasksWaitingTermination+0x58>)
 800dbfc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800dbfe:	f000 fe05 	bl	800e80c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 f810 	bl	800dc28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc08:	4b06      	ldr	r3, [pc, #24]	@ (800dc24 <prvCheckTasksWaitingTermination+0x58>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d1e1      	bne.n	800dbd4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800dc10:	bf00      	nop
 800dc12:	bf00      	nop
 800dc14:	3708      	adds	r7, #8
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	2000106c 	.word	0x2000106c
 800dc20:	20001098 	.word	0x20001098
 800dc24:	20001080 	.word	0x20001080

0800dc28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b084      	sub	sp, #16
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	3358      	adds	r3, #88	@ 0x58
 800dc34:	4618      	mov	r0, r3
 800dc36:	f002 f88f 	bl	800fd58 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d108      	bne.n	800dc56 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f000 ffa3 	bl	800eb94 <vPortFree>
				vPortFree( pxTCB );
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 ffa0 	bl	800eb94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dc54:	e019      	b.n	800dc8a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800dc5c:	2b01      	cmp	r3, #1
 800dc5e:	d103      	bne.n	800dc68 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 ff97 	bl	800eb94 <vPortFree>
	}
 800dc66:	e010      	b.n	800dc8a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800dc6e:	2b02      	cmp	r3, #2
 800dc70:	d00b      	beq.n	800dc8a <prvDeleteTCB+0x62>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	60fb      	str	r3, [r7, #12]
}
 800dc84:	bf00      	nop
 800dc86:	bf00      	nop
 800dc88:	e7fd      	b.n	800dc86 <prvDeleteTCB+0x5e>
	}
 800dc8a:	bf00      	nop
 800dc8c:	3710      	adds	r7, #16
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}
	...

0800dc94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dc94:	b480      	push	{r7}
 800dc96:	b083      	sub	sp, #12
 800dc98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc9a:	4b0c      	ldr	r3, [pc, #48]	@ (800dccc <prvResetNextTaskUnblockTime+0x38>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d104      	bne.n	800dcae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dca4:	4b0a      	ldr	r3, [pc, #40]	@ (800dcd0 <prvResetNextTaskUnblockTime+0x3c>)
 800dca6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcaa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dcac:	e008      	b.n	800dcc0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcae:	4b07      	ldr	r3, [pc, #28]	@ (800dccc <prvResetNextTaskUnblockTime+0x38>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	4a04      	ldr	r2, [pc, #16]	@ (800dcd0 <prvResetNextTaskUnblockTime+0x3c>)
 800dcbe:	6013      	str	r3, [r2, #0]
}
 800dcc0:	bf00      	nop
 800dcc2:	370c      	adds	r7, #12
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr
 800dccc:	20001050 	.word	0x20001050
 800dcd0:	200010b8 	.word	0x200010b8

0800dcd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dcda:	4b0b      	ldr	r3, [pc, #44]	@ (800dd08 <xTaskGetSchedulerState+0x34>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d102      	bne.n	800dce8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dce2:	2301      	movs	r3, #1
 800dce4:	607b      	str	r3, [r7, #4]
 800dce6:	e008      	b.n	800dcfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dce8:	4b08      	ldr	r3, [pc, #32]	@ (800dd0c <xTaskGetSchedulerState+0x38>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d102      	bne.n	800dcf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dcf0:	2302      	movs	r3, #2
 800dcf2:	607b      	str	r3, [r7, #4]
 800dcf4:	e001      	b.n	800dcfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dcfa:	687b      	ldr	r3, [r7, #4]
	}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	370c      	adds	r7, #12
 800dd00:	46bd      	mov	sp, r7
 800dd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd06:	4770      	bx	lr
 800dd08:	200010a4 	.word	0x200010a4
 800dd0c:	200010c0 	.word	0x200010c0

0800dd10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b086      	sub	sp, #24
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d058      	beq.n	800ddd8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dd26:	4b2f      	ldr	r3, [pc, #188]	@ (800dde4 <xTaskPriorityDisinherit+0xd4>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	693a      	ldr	r2, [r7, #16]
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	d00b      	beq.n	800dd48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800dd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd34:	f383 8811 	msr	BASEPRI, r3
 800dd38:	f3bf 8f6f 	isb	sy
 800dd3c:	f3bf 8f4f 	dsb	sy
 800dd40:	60fb      	str	r3, [r7, #12]
}
 800dd42:	bf00      	nop
 800dd44:	bf00      	nop
 800dd46:	e7fd      	b.n	800dd44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800dd48:	693b      	ldr	r3, [r7, #16]
 800dd4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d10b      	bne.n	800dd68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800dd50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd54:	f383 8811 	msr	BASEPRI, r3
 800dd58:	f3bf 8f6f 	isb	sy
 800dd5c:	f3bf 8f4f 	dsb	sy
 800dd60:	60bb      	str	r3, [r7, #8]
}
 800dd62:	bf00      	nop
 800dd64:	bf00      	nop
 800dd66:	e7fd      	b.n	800dd64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd6c:	1e5a      	subs	r2, r3, #1
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dd72:	693b      	ldr	r3, [r7, #16]
 800dd74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d02c      	beq.n	800ddd8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dd7e:	693b      	ldr	r3, [r7, #16]
 800dd80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d128      	bne.n	800ddd8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd86:	693b      	ldr	r3, [r7, #16]
 800dd88:	3304      	adds	r3, #4
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7fe fbe0 	bl	800c550 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd98:	693b      	ldr	r3, [r7, #16]
 800dd9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd9c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dda0:	693b      	ldr	r3, [r7, #16]
 800dda2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dda8:	4b0f      	ldr	r3, [pc, #60]	@ (800dde8 <xTaskPriorityDisinherit+0xd8>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d903      	bls.n	800ddb8 <xTaskPriorityDisinherit+0xa8>
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddb4:	4a0c      	ldr	r2, [pc, #48]	@ (800dde8 <xTaskPriorityDisinherit+0xd8>)
 800ddb6:	6013      	str	r3, [r2, #0]
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddbc:	4613      	mov	r3, r2
 800ddbe:	009b      	lsls	r3, r3, #2
 800ddc0:	4413      	add	r3, r2
 800ddc2:	009b      	lsls	r3, r3, #2
 800ddc4:	4a09      	ldr	r2, [pc, #36]	@ (800ddec <xTaskPriorityDisinherit+0xdc>)
 800ddc6:	441a      	add	r2, r3
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	3304      	adds	r3, #4
 800ddcc:	4619      	mov	r1, r3
 800ddce:	4610      	mov	r0, r2
 800ddd0:	f7fe fb61 	bl	800c496 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ddd8:	697b      	ldr	r3, [r7, #20]
	}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3718      	adds	r7, #24
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	20000bc4 	.word	0x20000bc4
 800dde8:	200010a0 	.word	0x200010a0
 800ddec:	20000bc8 	.word	0x20000bc8

0800ddf0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b084      	sub	sp, #16
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
 800ddf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ddfa:	4b21      	ldr	r3, [pc, #132]	@ (800de80 <prvAddCurrentTaskToDelayedList+0x90>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de00:	4b20      	ldr	r3, [pc, #128]	@ (800de84 <prvAddCurrentTaskToDelayedList+0x94>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	3304      	adds	r3, #4
 800de06:	4618      	mov	r0, r3
 800de08:	f7fe fba2 	bl	800c550 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de12:	d10a      	bne.n	800de2a <prvAddCurrentTaskToDelayedList+0x3a>
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d007      	beq.n	800de2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de1a:	4b1a      	ldr	r3, [pc, #104]	@ (800de84 <prvAddCurrentTaskToDelayedList+0x94>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	3304      	adds	r3, #4
 800de20:	4619      	mov	r1, r3
 800de22:	4819      	ldr	r0, [pc, #100]	@ (800de88 <prvAddCurrentTaskToDelayedList+0x98>)
 800de24:	f7fe fb37 	bl	800c496 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800de28:	e026      	b.n	800de78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800de2a:	68fa      	ldr	r2, [r7, #12]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	4413      	add	r3, r2
 800de30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800de32:	4b14      	ldr	r3, [pc, #80]	@ (800de84 <prvAddCurrentTaskToDelayedList+0x94>)
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	68ba      	ldr	r2, [r7, #8]
 800de38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800de3a:	68ba      	ldr	r2, [r7, #8]
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	429a      	cmp	r2, r3
 800de40:	d209      	bcs.n	800de56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de42:	4b12      	ldr	r3, [pc, #72]	@ (800de8c <prvAddCurrentTaskToDelayedList+0x9c>)
 800de44:	681a      	ldr	r2, [r3, #0]
 800de46:	4b0f      	ldr	r3, [pc, #60]	@ (800de84 <prvAddCurrentTaskToDelayedList+0x94>)
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	3304      	adds	r3, #4
 800de4c:	4619      	mov	r1, r3
 800de4e:	4610      	mov	r0, r2
 800de50:	f7fe fb45 	bl	800c4de <vListInsert>
}
 800de54:	e010      	b.n	800de78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de56:	4b0e      	ldr	r3, [pc, #56]	@ (800de90 <prvAddCurrentTaskToDelayedList+0xa0>)
 800de58:	681a      	ldr	r2, [r3, #0]
 800de5a:	4b0a      	ldr	r3, [pc, #40]	@ (800de84 <prvAddCurrentTaskToDelayedList+0x94>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	3304      	adds	r3, #4
 800de60:	4619      	mov	r1, r3
 800de62:	4610      	mov	r0, r2
 800de64:	f7fe fb3b 	bl	800c4de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800de68:	4b0a      	ldr	r3, [pc, #40]	@ (800de94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	68ba      	ldr	r2, [r7, #8]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d202      	bcs.n	800de78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800de72:	4a08      	ldr	r2, [pc, #32]	@ (800de94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	6013      	str	r3, [r2, #0]
}
 800de78:	bf00      	nop
 800de7a:	3710      	adds	r7, #16
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	2000109c 	.word	0x2000109c
 800de84:	20000bc4 	.word	0x20000bc4
 800de88:	20001084 	.word	0x20001084
 800de8c:	20001054 	.word	0x20001054
 800de90:	20001050 	.word	0x20001050
 800de94:	200010b8 	.word	0x200010b8

0800de98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b08a      	sub	sp, #40	@ 0x28
 800de9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800de9e:	2300      	movs	r3, #0
 800dea0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dea2:	f000 fb13 	bl	800e4cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dea6:	4b1d      	ldr	r3, [pc, #116]	@ (800df1c <xTimerCreateTimerTask+0x84>)
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d021      	beq.n	800def2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800deae:	2300      	movs	r3, #0
 800deb0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800deb2:	2300      	movs	r3, #0
 800deb4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800deb6:	1d3a      	adds	r2, r7, #4
 800deb8:	f107 0108 	add.w	r1, r7, #8
 800debc:	f107 030c 	add.w	r3, r7, #12
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fe faa1 	bl	800c408 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dec6:	6879      	ldr	r1, [r7, #4]
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	9202      	str	r2, [sp, #8]
 800dece:	9301      	str	r3, [sp, #4]
 800ded0:	2302      	movs	r3, #2
 800ded2:	9300      	str	r3, [sp, #0]
 800ded4:	2300      	movs	r3, #0
 800ded6:	460a      	mov	r2, r1
 800ded8:	4911      	ldr	r1, [pc, #68]	@ (800df20 <xTimerCreateTimerTask+0x88>)
 800deda:	4812      	ldr	r0, [pc, #72]	@ (800df24 <xTimerCreateTimerTask+0x8c>)
 800dedc:	f7ff f85c 	bl	800cf98 <xTaskCreateStatic>
 800dee0:	4603      	mov	r3, r0
 800dee2:	4a11      	ldr	r2, [pc, #68]	@ (800df28 <xTimerCreateTimerTask+0x90>)
 800dee4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dee6:	4b10      	ldr	r3, [pc, #64]	@ (800df28 <xTimerCreateTimerTask+0x90>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d001      	beq.n	800def2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800deee:	2301      	movs	r3, #1
 800def0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800def2:	697b      	ldr	r3, [r7, #20]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d10b      	bne.n	800df10 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800def8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800defc:	f383 8811 	msr	BASEPRI, r3
 800df00:	f3bf 8f6f 	isb	sy
 800df04:	f3bf 8f4f 	dsb	sy
 800df08:	613b      	str	r3, [r7, #16]
}
 800df0a:	bf00      	nop
 800df0c:	bf00      	nop
 800df0e:	e7fd      	b.n	800df0c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800df10:	697b      	ldr	r3, [r7, #20]
}
 800df12:	4618      	mov	r0, r3
 800df14:	3718      	adds	r7, #24
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
 800df1a:	bf00      	nop
 800df1c:	200010fc 	.word	0x200010fc
 800df20:	08010eac 	.word	0x08010eac
 800df24:	0800e065 	.word	0x0800e065
 800df28:	20001100 	.word	0x20001100

0800df2c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b08a      	sub	sp, #40	@ 0x28
 800df30:	af00      	add	r7, sp, #0
 800df32:	60f8      	str	r0, [r7, #12]
 800df34:	60b9      	str	r1, [r7, #8]
 800df36:	607a      	str	r2, [r7, #4]
 800df38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800df3a:	2300      	movs	r3, #0
 800df3c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d10b      	bne.n	800df5c <xTimerGenericCommand+0x30>
	__asm volatile
 800df44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df48:	f383 8811 	msr	BASEPRI, r3
 800df4c:	f3bf 8f6f 	isb	sy
 800df50:	f3bf 8f4f 	dsb	sy
 800df54:	623b      	str	r3, [r7, #32]
}
 800df56:	bf00      	nop
 800df58:	bf00      	nop
 800df5a:	e7fd      	b.n	800df58 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800df5c:	4b19      	ldr	r3, [pc, #100]	@ (800dfc4 <xTimerGenericCommand+0x98>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d02a      	beq.n	800dfba <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	2b05      	cmp	r3, #5
 800df74:	dc18      	bgt.n	800dfa8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800df76:	f7ff fead 	bl	800dcd4 <xTaskGetSchedulerState>
 800df7a:	4603      	mov	r3, r0
 800df7c:	2b02      	cmp	r3, #2
 800df7e:	d109      	bne.n	800df94 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800df80:	4b10      	ldr	r3, [pc, #64]	@ (800dfc4 <xTimerGenericCommand+0x98>)
 800df82:	6818      	ldr	r0, [r3, #0]
 800df84:	f107 0110 	add.w	r1, r7, #16
 800df88:	2300      	movs	r3, #0
 800df8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df8c:	f7fe fc14 	bl	800c7b8 <xQueueGenericSend>
 800df90:	6278      	str	r0, [r7, #36]	@ 0x24
 800df92:	e012      	b.n	800dfba <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800df94:	4b0b      	ldr	r3, [pc, #44]	@ (800dfc4 <xTimerGenericCommand+0x98>)
 800df96:	6818      	ldr	r0, [r3, #0]
 800df98:	f107 0110 	add.w	r1, r7, #16
 800df9c:	2300      	movs	r3, #0
 800df9e:	2200      	movs	r2, #0
 800dfa0:	f7fe fc0a 	bl	800c7b8 <xQueueGenericSend>
 800dfa4:	6278      	str	r0, [r7, #36]	@ 0x24
 800dfa6:	e008      	b.n	800dfba <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dfa8:	4b06      	ldr	r3, [pc, #24]	@ (800dfc4 <xTimerGenericCommand+0x98>)
 800dfaa:	6818      	ldr	r0, [r3, #0]
 800dfac:	f107 0110 	add.w	r1, r7, #16
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	683a      	ldr	r2, [r7, #0]
 800dfb4:	f7fe fd02 	bl	800c9bc <xQueueGenericSendFromISR>
 800dfb8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dfba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3728      	adds	r7, #40	@ 0x28
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}
 800dfc4:	200010fc 	.word	0x200010fc

0800dfc8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b088      	sub	sp, #32
 800dfcc:	af02      	add	r7, sp, #8
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dfd2:	4b23      	ldr	r3, [pc, #140]	@ (800e060 <prvProcessExpiredTimer+0x98>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	68db      	ldr	r3, [r3, #12]
 800dfd8:	68db      	ldr	r3, [r3, #12]
 800dfda:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dfdc:	697b      	ldr	r3, [r7, #20]
 800dfde:	3304      	adds	r3, #4
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f7fe fab5 	bl	800c550 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dfec:	f003 0304 	and.w	r3, r3, #4
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d023      	beq.n	800e03c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	699a      	ldr	r2, [r3, #24]
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	18d1      	adds	r1, r2, r3
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	683a      	ldr	r2, [r7, #0]
 800e000:	6978      	ldr	r0, [r7, #20]
 800e002:	f000 f8d5 	bl	800e1b0 <prvInsertTimerInActiveList>
 800e006:	4603      	mov	r3, r0
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d020      	beq.n	800e04e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e00c:	2300      	movs	r3, #0
 800e00e:	9300      	str	r3, [sp, #0]
 800e010:	2300      	movs	r3, #0
 800e012:	687a      	ldr	r2, [r7, #4]
 800e014:	2100      	movs	r1, #0
 800e016:	6978      	ldr	r0, [r7, #20]
 800e018:	f7ff ff88 	bl	800df2c <xTimerGenericCommand>
 800e01c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d114      	bne.n	800e04e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e028:	f383 8811 	msr	BASEPRI, r3
 800e02c:	f3bf 8f6f 	isb	sy
 800e030:	f3bf 8f4f 	dsb	sy
 800e034:	60fb      	str	r3, [r7, #12]
}
 800e036:	bf00      	nop
 800e038:	bf00      	nop
 800e03a:	e7fd      	b.n	800e038 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e03c:	697b      	ldr	r3, [r7, #20]
 800e03e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e042:	f023 0301 	bic.w	r3, r3, #1
 800e046:	b2da      	uxtb	r2, r3
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	6a1b      	ldr	r3, [r3, #32]
 800e052:	6978      	ldr	r0, [r7, #20]
 800e054:	4798      	blx	r3
}
 800e056:	bf00      	nop
 800e058:	3718      	adds	r7, #24
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	bf00      	nop
 800e060:	200010f4 	.word	0x200010f4

0800e064 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b084      	sub	sp, #16
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e06c:	f107 0308 	add.w	r3, r7, #8
 800e070:	4618      	mov	r0, r3
 800e072:	f000 f859 	bl	800e128 <prvGetNextExpireTime>
 800e076:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	4619      	mov	r1, r3
 800e07c:	68f8      	ldr	r0, [r7, #12]
 800e07e:	f000 f805 	bl	800e08c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e082:	f000 f8d7 	bl	800e234 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e086:	bf00      	nop
 800e088:	e7f0      	b.n	800e06c <prvTimerTask+0x8>
	...

0800e08c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b084      	sub	sp, #16
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e096:	f7ff f9e7 	bl	800d468 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e09a:	f107 0308 	add.w	r3, r7, #8
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f000 f866 	bl	800e170 <prvSampleTimeNow>
 800e0a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d130      	bne.n	800e10e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d10a      	bne.n	800e0c8 <prvProcessTimerOrBlockTask+0x3c>
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d806      	bhi.n	800e0c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e0ba:	f7ff f9e3 	bl	800d484 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e0be:	68f9      	ldr	r1, [r7, #12]
 800e0c0:	6878      	ldr	r0, [r7, #4]
 800e0c2:	f7ff ff81 	bl	800dfc8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e0c6:	e024      	b.n	800e112 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d008      	beq.n	800e0e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e0ce:	4b13      	ldr	r3, [pc, #76]	@ (800e11c <prvProcessTimerOrBlockTask+0x90>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d101      	bne.n	800e0dc <prvProcessTimerOrBlockTask+0x50>
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e000      	b.n	800e0de <prvProcessTimerOrBlockTask+0x52>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e0e0:	4b0f      	ldr	r3, [pc, #60]	@ (800e120 <prvProcessTimerOrBlockTask+0x94>)
 800e0e2:	6818      	ldr	r0, [r3, #0]
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	1ad3      	subs	r3, r2, r3
 800e0ea:	683a      	ldr	r2, [r7, #0]
 800e0ec:	4619      	mov	r1, r3
 800e0ee:	f7fe ff1f 	bl	800cf30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e0f2:	f7ff f9c7 	bl	800d484 <xTaskResumeAll>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10a      	bne.n	800e112 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e0fc:	4b09      	ldr	r3, [pc, #36]	@ (800e124 <prvProcessTimerOrBlockTask+0x98>)
 800e0fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e102:	601a      	str	r2, [r3, #0]
 800e104:	f3bf 8f4f 	dsb	sy
 800e108:	f3bf 8f6f 	isb	sy
}
 800e10c:	e001      	b.n	800e112 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e10e:	f7ff f9b9 	bl	800d484 <xTaskResumeAll>
}
 800e112:	bf00      	nop
 800e114:	3710      	adds	r7, #16
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
 800e11a:	bf00      	nop
 800e11c:	200010f8 	.word	0x200010f8
 800e120:	200010fc 	.word	0x200010fc
 800e124:	e000ed04 	.word	0xe000ed04

0800e128 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e128:	b480      	push	{r7}
 800e12a:	b085      	sub	sp, #20
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e130:	4b0e      	ldr	r3, [pc, #56]	@ (800e16c <prvGetNextExpireTime+0x44>)
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d101      	bne.n	800e13e <prvGetNextExpireTime+0x16>
 800e13a:	2201      	movs	r2, #1
 800e13c:	e000      	b.n	800e140 <prvGetNextExpireTime+0x18>
 800e13e:	2200      	movs	r2, #0
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d105      	bne.n	800e158 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e14c:	4b07      	ldr	r3, [pc, #28]	@ (800e16c <prvGetNextExpireTime+0x44>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	68db      	ldr	r3, [r3, #12]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	60fb      	str	r3, [r7, #12]
 800e156:	e001      	b.n	800e15c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e158:	2300      	movs	r3, #0
 800e15a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e15c:	68fb      	ldr	r3, [r7, #12]
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3714      	adds	r7, #20
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr
 800e16a:	bf00      	nop
 800e16c:	200010f4 	.word	0x200010f4

0800e170 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b084      	sub	sp, #16
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e178:	f7ff fa22 	bl	800d5c0 <xTaskGetTickCount>
 800e17c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e17e:	4b0b      	ldr	r3, [pc, #44]	@ (800e1ac <prvSampleTimeNow+0x3c>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	68fa      	ldr	r2, [r7, #12]
 800e184:	429a      	cmp	r2, r3
 800e186:	d205      	bcs.n	800e194 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e188:	f000 f93a 	bl	800e400 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2201      	movs	r2, #1
 800e190:	601a      	str	r2, [r3, #0]
 800e192:	e002      	b.n	800e19a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	2200      	movs	r2, #0
 800e198:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e19a:	4a04      	ldr	r2, [pc, #16]	@ (800e1ac <prvSampleTimeNow+0x3c>)
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3710      	adds	r7, #16
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}
 800e1aa:	bf00      	nop
 800e1ac:	20001104 	.word	0x20001104

0800e1b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b086      	sub	sp, #24
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60f8      	str	r0, [r7, #12]
 800e1b8:	60b9      	str	r1, [r7, #8]
 800e1ba:	607a      	str	r2, [r7, #4]
 800e1bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	68ba      	ldr	r2, [r7, #8]
 800e1c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	68fa      	ldr	r2, [r7, #12]
 800e1cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e1ce:	68ba      	ldr	r2, [r7, #8]
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	429a      	cmp	r2, r3
 800e1d4:	d812      	bhi.n	800e1fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1d6:	687a      	ldr	r2, [r7, #4]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	1ad2      	subs	r2, r2, r3
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	699b      	ldr	r3, [r3, #24]
 800e1e0:	429a      	cmp	r2, r3
 800e1e2:	d302      	bcc.n	800e1ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	617b      	str	r3, [r7, #20]
 800e1e8:	e01b      	b.n	800e222 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e1ea:	4b10      	ldr	r3, [pc, #64]	@ (800e22c <prvInsertTimerInActiveList+0x7c>)
 800e1ec:	681a      	ldr	r2, [r3, #0]
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	3304      	adds	r3, #4
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	4610      	mov	r0, r2
 800e1f6:	f7fe f972 	bl	800c4de <vListInsert>
 800e1fa:	e012      	b.n	800e222 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e1fc:	687a      	ldr	r2, [r7, #4]
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	429a      	cmp	r2, r3
 800e202:	d206      	bcs.n	800e212 <prvInsertTimerInActiveList+0x62>
 800e204:	68ba      	ldr	r2, [r7, #8]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	429a      	cmp	r2, r3
 800e20a:	d302      	bcc.n	800e212 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e20c:	2301      	movs	r3, #1
 800e20e:	617b      	str	r3, [r7, #20]
 800e210:	e007      	b.n	800e222 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e212:	4b07      	ldr	r3, [pc, #28]	@ (800e230 <prvInsertTimerInActiveList+0x80>)
 800e214:	681a      	ldr	r2, [r3, #0]
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	3304      	adds	r3, #4
 800e21a:	4619      	mov	r1, r3
 800e21c:	4610      	mov	r0, r2
 800e21e:	f7fe f95e 	bl	800c4de <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e222:	697b      	ldr	r3, [r7, #20]
}
 800e224:	4618      	mov	r0, r3
 800e226:	3718      	adds	r7, #24
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	200010f8 	.word	0x200010f8
 800e230:	200010f4 	.word	0x200010f4

0800e234 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b08e      	sub	sp, #56	@ 0x38
 800e238:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e23a:	e0ce      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	da19      	bge.n	800e276 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e242:	1d3b      	adds	r3, r7, #4
 800e244:	3304      	adds	r3, #4
 800e246:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d10b      	bne.n	800e266 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e252:	f383 8811 	msr	BASEPRI, r3
 800e256:	f3bf 8f6f 	isb	sy
 800e25a:	f3bf 8f4f 	dsb	sy
 800e25e:	61fb      	str	r3, [r7, #28]
}
 800e260:	bf00      	nop
 800e262:	bf00      	nop
 800e264:	e7fd      	b.n	800e262 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e26c:	6850      	ldr	r0, [r2, #4]
 800e26e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e270:	6892      	ldr	r2, [r2, #8]
 800e272:	4611      	mov	r1, r2
 800e274:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	f2c0 80ae 	blt.w	800e3da <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e284:	695b      	ldr	r3, [r3, #20]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d004      	beq.n	800e294 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e28c:	3304      	adds	r3, #4
 800e28e:	4618      	mov	r0, r3
 800e290:	f7fe f95e 	bl	800c550 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e294:	463b      	mov	r3, r7
 800e296:	4618      	mov	r0, r3
 800e298:	f7ff ff6a 	bl	800e170 <prvSampleTimeNow>
 800e29c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	2b09      	cmp	r3, #9
 800e2a2:	f200 8097 	bhi.w	800e3d4 <prvProcessReceivedCommands+0x1a0>
 800e2a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e2ac <prvProcessReceivedCommands+0x78>)
 800e2a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ac:	0800e2d5 	.word	0x0800e2d5
 800e2b0:	0800e2d5 	.word	0x0800e2d5
 800e2b4:	0800e2d5 	.word	0x0800e2d5
 800e2b8:	0800e34b 	.word	0x0800e34b
 800e2bc:	0800e35f 	.word	0x0800e35f
 800e2c0:	0800e3ab 	.word	0x0800e3ab
 800e2c4:	0800e2d5 	.word	0x0800e2d5
 800e2c8:	0800e2d5 	.word	0x0800e2d5
 800e2cc:	0800e34b 	.word	0x0800e34b
 800e2d0:	0800e35f 	.word	0x0800e35f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e2da:	f043 0301 	orr.w	r3, r3, #1
 800e2de:	b2da      	uxtb	r2, r3
 800e2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e2e6:	68ba      	ldr	r2, [r7, #8]
 800e2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ea:	699b      	ldr	r3, [r3, #24]
 800e2ec:	18d1      	adds	r1, r2, r3
 800e2ee:	68bb      	ldr	r3, [r7, #8]
 800e2f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e2f4:	f7ff ff5c 	bl	800e1b0 <prvInsertTimerInActiveList>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d06c      	beq.n	800e3d8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e300:	6a1b      	ldr	r3, [r3, #32]
 800e302:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e304:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e30c:	f003 0304 	and.w	r3, r3, #4
 800e310:	2b00      	cmp	r3, #0
 800e312:	d061      	beq.n	800e3d8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e314:	68ba      	ldr	r2, [r7, #8]
 800e316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e318:	699b      	ldr	r3, [r3, #24]
 800e31a:	441a      	add	r2, r3
 800e31c:	2300      	movs	r3, #0
 800e31e:	9300      	str	r3, [sp, #0]
 800e320:	2300      	movs	r3, #0
 800e322:	2100      	movs	r1, #0
 800e324:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e326:	f7ff fe01 	bl	800df2c <xTimerGenericCommand>
 800e32a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e32c:	6a3b      	ldr	r3, [r7, #32]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d152      	bne.n	800e3d8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e336:	f383 8811 	msr	BASEPRI, r3
 800e33a:	f3bf 8f6f 	isb	sy
 800e33e:	f3bf 8f4f 	dsb	sy
 800e342:	61bb      	str	r3, [r7, #24]
}
 800e344:	bf00      	nop
 800e346:	bf00      	nop
 800e348:	e7fd      	b.n	800e346 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e34c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e350:	f023 0301 	bic.w	r3, r3, #1
 800e354:	b2da      	uxtb	r2, r3
 800e356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e358:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e35c:	e03d      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e364:	f043 0301 	orr.w	r3, r3, #1
 800e368:	b2da      	uxtb	r2, r3
 800e36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e36c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e370:	68ba      	ldr	r2, [r7, #8]
 800e372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e374:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e378:	699b      	ldr	r3, [r3, #24]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d10b      	bne.n	800e396 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e382:	f383 8811 	msr	BASEPRI, r3
 800e386:	f3bf 8f6f 	isb	sy
 800e38a:	f3bf 8f4f 	dsb	sy
 800e38e:	617b      	str	r3, [r7, #20]
}
 800e390:	bf00      	nop
 800e392:	bf00      	nop
 800e394:	e7fd      	b.n	800e392 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e398:	699a      	ldr	r2, [r3, #24]
 800e39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e39c:	18d1      	adds	r1, r2, r3
 800e39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e3a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e3a4:	f7ff ff04 	bl	800e1b0 <prvInsertTimerInActiveList>
					break;
 800e3a8:	e017      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e3b0:	f003 0302 	and.w	r3, r3, #2
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d103      	bne.n	800e3c0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e3b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e3ba:	f000 fbeb 	bl	800eb94 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e3be:	e00c      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e3c6:	f023 0301 	bic.w	r3, r3, #1
 800e3ca:	b2da      	uxtb	r2, r3
 800e3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e3d2:	e002      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e3d4:	bf00      	nop
 800e3d6:	e000      	b.n	800e3da <prvProcessReceivedCommands+0x1a6>
					break;
 800e3d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e3da:	4b08      	ldr	r3, [pc, #32]	@ (800e3fc <prvProcessReceivedCommands+0x1c8>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	1d39      	adds	r1, r7, #4
 800e3e0:	2200      	movs	r2, #0
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	f7fe fb88 	bl	800caf8 <xQueueReceive>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	f47f af26 	bne.w	800e23c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e3f0:	bf00      	nop
 800e3f2:	bf00      	nop
 800e3f4:	3730      	adds	r7, #48	@ 0x30
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}
 800e3fa:	bf00      	nop
 800e3fc:	200010fc 	.word	0x200010fc

0800e400 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b088      	sub	sp, #32
 800e404:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e406:	e049      	b.n	800e49c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e408:	4b2e      	ldr	r3, [pc, #184]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e412:	4b2c      	ldr	r3, [pc, #176]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	68db      	ldr	r3, [r3, #12]
 800e418:	68db      	ldr	r3, [r3, #12]
 800e41a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	3304      	adds	r3, #4
 800e420:	4618      	mov	r0, r3
 800e422:	f7fe f895 	bl	800c550 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	6a1b      	ldr	r3, [r3, #32]
 800e42a:	68f8      	ldr	r0, [r7, #12]
 800e42c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e434:	f003 0304 	and.w	r3, r3, #4
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d02f      	beq.n	800e49c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	699b      	ldr	r3, [r3, #24]
 800e440:	693a      	ldr	r2, [r7, #16]
 800e442:	4413      	add	r3, r2
 800e444:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e446:	68ba      	ldr	r2, [r7, #8]
 800e448:	693b      	ldr	r3, [r7, #16]
 800e44a:	429a      	cmp	r2, r3
 800e44c:	d90e      	bls.n	800e46c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	68ba      	ldr	r2, [r7, #8]
 800e452:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	68fa      	ldr	r2, [r7, #12]
 800e458:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e45a:	4b1a      	ldr	r3, [pc, #104]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e45c:	681a      	ldr	r2, [r3, #0]
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	3304      	adds	r3, #4
 800e462:	4619      	mov	r1, r3
 800e464:	4610      	mov	r0, r2
 800e466:	f7fe f83a 	bl	800c4de <vListInsert>
 800e46a:	e017      	b.n	800e49c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e46c:	2300      	movs	r3, #0
 800e46e:	9300      	str	r3, [sp, #0]
 800e470:	2300      	movs	r3, #0
 800e472:	693a      	ldr	r2, [r7, #16]
 800e474:	2100      	movs	r1, #0
 800e476:	68f8      	ldr	r0, [r7, #12]
 800e478:	f7ff fd58 	bl	800df2c <xTimerGenericCommand>
 800e47c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d10b      	bne.n	800e49c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e488:	f383 8811 	msr	BASEPRI, r3
 800e48c:	f3bf 8f6f 	isb	sy
 800e490:	f3bf 8f4f 	dsb	sy
 800e494:	603b      	str	r3, [r7, #0]
}
 800e496:	bf00      	nop
 800e498:	bf00      	nop
 800e49a:	e7fd      	b.n	800e498 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e49c:	4b09      	ldr	r3, [pc, #36]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d1b0      	bne.n	800e408 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e4a6:	4b07      	ldr	r3, [pc, #28]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e4ac:	4b06      	ldr	r3, [pc, #24]	@ (800e4c8 <prvSwitchTimerLists+0xc8>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	4a04      	ldr	r2, [pc, #16]	@ (800e4c4 <prvSwitchTimerLists+0xc4>)
 800e4b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e4b4:	4a04      	ldr	r2, [pc, #16]	@ (800e4c8 <prvSwitchTimerLists+0xc8>)
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	6013      	str	r3, [r2, #0]
}
 800e4ba:	bf00      	nop
 800e4bc:	3718      	adds	r7, #24
 800e4be:	46bd      	mov	sp, r7
 800e4c0:	bd80      	pop	{r7, pc}
 800e4c2:	bf00      	nop
 800e4c4:	200010f4 	.word	0x200010f4
 800e4c8:	200010f8 	.word	0x200010f8

0800e4cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b082      	sub	sp, #8
 800e4d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e4d2:	f000 f969 	bl	800e7a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e4d6:	4b15      	ldr	r3, [pc, #84]	@ (800e52c <prvCheckForValidListAndQueue+0x60>)
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d120      	bne.n	800e520 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e4de:	4814      	ldr	r0, [pc, #80]	@ (800e530 <prvCheckForValidListAndQueue+0x64>)
 800e4e0:	f7fd ffac 	bl	800c43c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e4e4:	4813      	ldr	r0, [pc, #76]	@ (800e534 <prvCheckForValidListAndQueue+0x68>)
 800e4e6:	f7fd ffa9 	bl	800c43c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e4ea:	4b13      	ldr	r3, [pc, #76]	@ (800e538 <prvCheckForValidListAndQueue+0x6c>)
 800e4ec:	4a10      	ldr	r2, [pc, #64]	@ (800e530 <prvCheckForValidListAndQueue+0x64>)
 800e4ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e4f0:	4b12      	ldr	r3, [pc, #72]	@ (800e53c <prvCheckForValidListAndQueue+0x70>)
 800e4f2:	4a10      	ldr	r2, [pc, #64]	@ (800e534 <prvCheckForValidListAndQueue+0x68>)
 800e4f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	9300      	str	r3, [sp, #0]
 800e4fa:	4b11      	ldr	r3, [pc, #68]	@ (800e540 <prvCheckForValidListAndQueue+0x74>)
 800e4fc:	4a11      	ldr	r2, [pc, #68]	@ (800e544 <prvCheckForValidListAndQueue+0x78>)
 800e4fe:	2110      	movs	r1, #16
 800e500:	200a      	movs	r0, #10
 800e502:	f7fe f8b9 	bl	800c678 <xQueueGenericCreateStatic>
 800e506:	4603      	mov	r3, r0
 800e508:	4a08      	ldr	r2, [pc, #32]	@ (800e52c <prvCheckForValidListAndQueue+0x60>)
 800e50a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e50c:	4b07      	ldr	r3, [pc, #28]	@ (800e52c <prvCheckForValidListAndQueue+0x60>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d005      	beq.n	800e520 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e514:	4b05      	ldr	r3, [pc, #20]	@ (800e52c <prvCheckForValidListAndQueue+0x60>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	490b      	ldr	r1, [pc, #44]	@ (800e548 <prvCheckForValidListAndQueue+0x7c>)
 800e51a:	4618      	mov	r0, r3
 800e51c:	f7fe fcde 	bl	800cedc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e520:	f000 f974 	bl	800e80c <vPortExitCritical>
}
 800e524:	bf00      	nop
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	200010fc 	.word	0x200010fc
 800e530:	200010cc 	.word	0x200010cc
 800e534:	200010e0 	.word	0x200010e0
 800e538:	200010f4 	.word	0x200010f4
 800e53c:	200010f8 	.word	0x200010f8
 800e540:	200011a8 	.word	0x200011a8
 800e544:	20001108 	.word	0x20001108
 800e548:	08010eb4 	.word	0x08010eb4

0800e54c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e54c:	b480      	push	{r7}
 800e54e:	b085      	sub	sp, #20
 800e550:	af00      	add	r7, sp, #0
 800e552:	60f8      	str	r0, [r7, #12]
 800e554:	60b9      	str	r1, [r7, #8]
 800e556:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	3b04      	subs	r3, #4
 800e55c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e564:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	3b04      	subs	r3, #4
 800e56a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	f023 0201 	bic.w	r2, r3, #1
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	3b04      	subs	r3, #4
 800e57a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e57c:	4a0c      	ldr	r2, [pc, #48]	@ (800e5b0 <pxPortInitialiseStack+0x64>)
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	3b14      	subs	r3, #20
 800e586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e588:	687a      	ldr	r2, [r7, #4]
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	3b04      	subs	r3, #4
 800e592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	f06f 0202 	mvn.w	r2, #2
 800e59a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	3b20      	subs	r3, #32
 800e5a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	3714      	adds	r7, #20
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ae:	4770      	bx	lr
 800e5b0:	0800e5b5 	.word	0x0800e5b5

0800e5b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b085      	sub	sp, #20
 800e5b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e5be:	4b13      	ldr	r3, [pc, #76]	@ (800e60c <prvTaskExitError+0x58>)
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5c6:	d00b      	beq.n	800e5e0 <prvTaskExitError+0x2c>
	__asm volatile
 800e5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5cc:	f383 8811 	msr	BASEPRI, r3
 800e5d0:	f3bf 8f6f 	isb	sy
 800e5d4:	f3bf 8f4f 	dsb	sy
 800e5d8:	60fb      	str	r3, [r7, #12]
}
 800e5da:	bf00      	nop
 800e5dc:	bf00      	nop
 800e5de:	e7fd      	b.n	800e5dc <prvTaskExitError+0x28>
	__asm volatile
 800e5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e4:	f383 8811 	msr	BASEPRI, r3
 800e5e8:	f3bf 8f6f 	isb	sy
 800e5ec:	f3bf 8f4f 	dsb	sy
 800e5f0:	60bb      	str	r3, [r7, #8]
}
 800e5f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e5f4:	bf00      	nop
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d0fc      	beq.n	800e5f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e5fc:	bf00      	nop
 800e5fe:	bf00      	nop
 800e600:	3714      	adds	r7, #20
 800e602:	46bd      	mov	sp, r7
 800e604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e608:	4770      	bx	lr
 800e60a:	bf00      	nop
 800e60c:	200000b4 	.word	0x200000b4

0800e610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e610:	4b07      	ldr	r3, [pc, #28]	@ (800e630 <pxCurrentTCBConst2>)
 800e612:	6819      	ldr	r1, [r3, #0]
 800e614:	6808      	ldr	r0, [r1, #0]
 800e616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e61a:	f380 8809 	msr	PSP, r0
 800e61e:	f3bf 8f6f 	isb	sy
 800e622:	f04f 0000 	mov.w	r0, #0
 800e626:	f380 8811 	msr	BASEPRI, r0
 800e62a:	4770      	bx	lr
 800e62c:	f3af 8000 	nop.w

0800e630 <pxCurrentTCBConst2>:
 800e630:	20000bc4 	.word	0x20000bc4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e634:	bf00      	nop
 800e636:	bf00      	nop

0800e638 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e638:	4808      	ldr	r0, [pc, #32]	@ (800e65c <prvPortStartFirstTask+0x24>)
 800e63a:	6800      	ldr	r0, [r0, #0]
 800e63c:	6800      	ldr	r0, [r0, #0]
 800e63e:	f380 8808 	msr	MSP, r0
 800e642:	f04f 0000 	mov.w	r0, #0
 800e646:	f380 8814 	msr	CONTROL, r0
 800e64a:	b662      	cpsie	i
 800e64c:	b661      	cpsie	f
 800e64e:	f3bf 8f4f 	dsb	sy
 800e652:	f3bf 8f6f 	isb	sy
 800e656:	df00      	svc	0
 800e658:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e65a:	bf00      	nop
 800e65c:	e000ed08 	.word	0xe000ed08

0800e660 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b086      	sub	sp, #24
 800e664:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e666:	4b47      	ldr	r3, [pc, #284]	@ (800e784 <xPortStartScheduler+0x124>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	4a47      	ldr	r2, [pc, #284]	@ (800e788 <xPortStartScheduler+0x128>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d10b      	bne.n	800e688 <xPortStartScheduler+0x28>
	__asm volatile
 800e670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e674:	f383 8811 	msr	BASEPRI, r3
 800e678:	f3bf 8f6f 	isb	sy
 800e67c:	f3bf 8f4f 	dsb	sy
 800e680:	613b      	str	r3, [r7, #16]
}
 800e682:	bf00      	nop
 800e684:	bf00      	nop
 800e686:	e7fd      	b.n	800e684 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e688:	4b3e      	ldr	r3, [pc, #248]	@ (800e784 <xPortStartScheduler+0x124>)
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4a3f      	ldr	r2, [pc, #252]	@ (800e78c <xPortStartScheduler+0x12c>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d10b      	bne.n	800e6aa <xPortStartScheduler+0x4a>
	__asm volatile
 800e692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e696:	f383 8811 	msr	BASEPRI, r3
 800e69a:	f3bf 8f6f 	isb	sy
 800e69e:	f3bf 8f4f 	dsb	sy
 800e6a2:	60fb      	str	r3, [r7, #12]
}
 800e6a4:	bf00      	nop
 800e6a6:	bf00      	nop
 800e6a8:	e7fd      	b.n	800e6a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e6aa:	4b39      	ldr	r3, [pc, #228]	@ (800e790 <xPortStartScheduler+0x130>)
 800e6ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e6ae:	697b      	ldr	r3, [r7, #20]
 800e6b0:	781b      	ldrb	r3, [r3, #0]
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	22ff      	movs	r2, #255	@ 0xff
 800e6ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	b2db      	uxtb	r3, r3
 800e6c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e6c4:	78fb      	ldrb	r3, [r7, #3]
 800e6c6:	b2db      	uxtb	r3, r3
 800e6c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e6cc:	b2da      	uxtb	r2, r3
 800e6ce:	4b31      	ldr	r3, [pc, #196]	@ (800e794 <xPortStartScheduler+0x134>)
 800e6d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e6d2:	4b31      	ldr	r3, [pc, #196]	@ (800e798 <xPortStartScheduler+0x138>)
 800e6d4:	2207      	movs	r2, #7
 800e6d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e6d8:	e009      	b.n	800e6ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e6da:	4b2f      	ldr	r3, [pc, #188]	@ (800e798 <xPortStartScheduler+0x138>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	3b01      	subs	r3, #1
 800e6e0:	4a2d      	ldr	r2, [pc, #180]	@ (800e798 <xPortStartScheduler+0x138>)
 800e6e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e6e4:	78fb      	ldrb	r3, [r7, #3]
 800e6e6:	b2db      	uxtb	r3, r3
 800e6e8:	005b      	lsls	r3, r3, #1
 800e6ea:	b2db      	uxtb	r3, r3
 800e6ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e6ee:	78fb      	ldrb	r3, [r7, #3]
 800e6f0:	b2db      	uxtb	r3, r3
 800e6f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e6f6:	2b80      	cmp	r3, #128	@ 0x80
 800e6f8:	d0ef      	beq.n	800e6da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e6fa:	4b27      	ldr	r3, [pc, #156]	@ (800e798 <xPortStartScheduler+0x138>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	f1c3 0307 	rsb	r3, r3, #7
 800e702:	2b04      	cmp	r3, #4
 800e704:	d00b      	beq.n	800e71e <xPortStartScheduler+0xbe>
	__asm volatile
 800e706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e70a:	f383 8811 	msr	BASEPRI, r3
 800e70e:	f3bf 8f6f 	isb	sy
 800e712:	f3bf 8f4f 	dsb	sy
 800e716:	60bb      	str	r3, [r7, #8]
}
 800e718:	bf00      	nop
 800e71a:	bf00      	nop
 800e71c:	e7fd      	b.n	800e71a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e71e:	4b1e      	ldr	r3, [pc, #120]	@ (800e798 <xPortStartScheduler+0x138>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	021b      	lsls	r3, r3, #8
 800e724:	4a1c      	ldr	r2, [pc, #112]	@ (800e798 <xPortStartScheduler+0x138>)
 800e726:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e728:	4b1b      	ldr	r3, [pc, #108]	@ (800e798 <xPortStartScheduler+0x138>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e730:	4a19      	ldr	r2, [pc, #100]	@ (800e798 <xPortStartScheduler+0x138>)
 800e732:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	b2da      	uxtb	r2, r3
 800e738:	697b      	ldr	r3, [r7, #20]
 800e73a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e73c:	4b17      	ldr	r3, [pc, #92]	@ (800e79c <xPortStartScheduler+0x13c>)
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	4a16      	ldr	r2, [pc, #88]	@ (800e79c <xPortStartScheduler+0x13c>)
 800e742:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e746:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e748:	4b14      	ldr	r3, [pc, #80]	@ (800e79c <xPortStartScheduler+0x13c>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	4a13      	ldr	r2, [pc, #76]	@ (800e79c <xPortStartScheduler+0x13c>)
 800e74e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e752:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e754:	f000 f8da 	bl	800e90c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e758:	4b11      	ldr	r3, [pc, #68]	@ (800e7a0 <xPortStartScheduler+0x140>)
 800e75a:	2200      	movs	r2, #0
 800e75c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e75e:	f000 f8f9 	bl	800e954 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e762:	4b10      	ldr	r3, [pc, #64]	@ (800e7a4 <xPortStartScheduler+0x144>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	4a0f      	ldr	r2, [pc, #60]	@ (800e7a4 <xPortStartScheduler+0x144>)
 800e768:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e76c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e76e:	f7ff ff63 	bl	800e638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e772:	f7fe ffef 	bl	800d754 <vTaskSwitchContext>
	prvTaskExitError();
 800e776:	f7ff ff1d 	bl	800e5b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e77a:	2300      	movs	r3, #0
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3718      	adds	r7, #24
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}
 800e784:	e000ed00 	.word	0xe000ed00
 800e788:	410fc271 	.word	0x410fc271
 800e78c:	410fc270 	.word	0x410fc270
 800e790:	e000e400 	.word	0xe000e400
 800e794:	200011f8 	.word	0x200011f8
 800e798:	200011fc 	.word	0x200011fc
 800e79c:	e000ed20 	.word	0xe000ed20
 800e7a0:	200000b4 	.word	0x200000b4
 800e7a4:	e000ef34 	.word	0xe000ef34

0800e7a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b083      	sub	sp, #12
 800e7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800e7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7b2:	f383 8811 	msr	BASEPRI, r3
 800e7b6:	f3bf 8f6f 	isb	sy
 800e7ba:	f3bf 8f4f 	dsb	sy
 800e7be:	607b      	str	r3, [r7, #4]
}
 800e7c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e7c2:	4b10      	ldr	r3, [pc, #64]	@ (800e804 <vPortEnterCritical+0x5c>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3301      	adds	r3, #1
 800e7c8:	4a0e      	ldr	r2, [pc, #56]	@ (800e804 <vPortEnterCritical+0x5c>)
 800e7ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e7cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e804 <vPortEnterCritical+0x5c>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b01      	cmp	r3, #1
 800e7d2:	d110      	bne.n	800e7f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e7d4:	4b0c      	ldr	r3, [pc, #48]	@ (800e808 <vPortEnterCritical+0x60>)
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d00b      	beq.n	800e7f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800e7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7e2:	f383 8811 	msr	BASEPRI, r3
 800e7e6:	f3bf 8f6f 	isb	sy
 800e7ea:	f3bf 8f4f 	dsb	sy
 800e7ee:	603b      	str	r3, [r7, #0]
}
 800e7f0:	bf00      	nop
 800e7f2:	bf00      	nop
 800e7f4:	e7fd      	b.n	800e7f2 <vPortEnterCritical+0x4a>
	}
}
 800e7f6:	bf00      	nop
 800e7f8:	370c      	adds	r7, #12
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e800:	4770      	bx	lr
 800e802:	bf00      	nop
 800e804:	200000b4 	.word	0x200000b4
 800e808:	e000ed04 	.word	0xe000ed04

0800e80c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e812:	4b12      	ldr	r3, [pc, #72]	@ (800e85c <vPortExitCritical+0x50>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d10b      	bne.n	800e832 <vPortExitCritical+0x26>
	__asm volatile
 800e81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e81e:	f383 8811 	msr	BASEPRI, r3
 800e822:	f3bf 8f6f 	isb	sy
 800e826:	f3bf 8f4f 	dsb	sy
 800e82a:	607b      	str	r3, [r7, #4]
}
 800e82c:	bf00      	nop
 800e82e:	bf00      	nop
 800e830:	e7fd      	b.n	800e82e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e832:	4b0a      	ldr	r3, [pc, #40]	@ (800e85c <vPortExitCritical+0x50>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	3b01      	subs	r3, #1
 800e838:	4a08      	ldr	r2, [pc, #32]	@ (800e85c <vPortExitCritical+0x50>)
 800e83a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e83c:	4b07      	ldr	r3, [pc, #28]	@ (800e85c <vPortExitCritical+0x50>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d105      	bne.n	800e850 <vPortExitCritical+0x44>
 800e844:	2300      	movs	r3, #0
 800e846:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	f383 8811 	msr	BASEPRI, r3
}
 800e84e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e850:	bf00      	nop
 800e852:	370c      	adds	r7, #12
 800e854:	46bd      	mov	sp, r7
 800e856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85a:	4770      	bx	lr
 800e85c:	200000b4 	.word	0x200000b4

0800e860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e860:	f3ef 8009 	mrs	r0, PSP
 800e864:	f3bf 8f6f 	isb	sy
 800e868:	4b15      	ldr	r3, [pc, #84]	@ (800e8c0 <pxCurrentTCBConst>)
 800e86a:	681a      	ldr	r2, [r3, #0]
 800e86c:	f01e 0f10 	tst.w	lr, #16
 800e870:	bf08      	it	eq
 800e872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e87a:	6010      	str	r0, [r2, #0]
 800e87c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e880:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e884:	f380 8811 	msr	BASEPRI, r0
 800e888:	f3bf 8f4f 	dsb	sy
 800e88c:	f3bf 8f6f 	isb	sy
 800e890:	f7fe ff60 	bl	800d754 <vTaskSwitchContext>
 800e894:	f04f 0000 	mov.w	r0, #0
 800e898:	f380 8811 	msr	BASEPRI, r0
 800e89c:	bc09      	pop	{r0, r3}
 800e89e:	6819      	ldr	r1, [r3, #0]
 800e8a0:	6808      	ldr	r0, [r1, #0]
 800e8a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8a6:	f01e 0f10 	tst.w	lr, #16
 800e8aa:	bf08      	it	eq
 800e8ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e8b0:	f380 8809 	msr	PSP, r0
 800e8b4:	f3bf 8f6f 	isb	sy
 800e8b8:	4770      	bx	lr
 800e8ba:	bf00      	nop
 800e8bc:	f3af 8000 	nop.w

0800e8c0 <pxCurrentTCBConst>:
 800e8c0:	20000bc4 	.word	0x20000bc4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e8c4:	bf00      	nop
 800e8c6:	bf00      	nop

0800e8c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	af00      	add	r7, sp, #0
	__asm volatile
 800e8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d2:	f383 8811 	msr	BASEPRI, r3
 800e8d6:	f3bf 8f6f 	isb	sy
 800e8da:	f3bf 8f4f 	dsb	sy
 800e8de:	607b      	str	r3, [r7, #4]
}
 800e8e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e8e2:	f7fe fe7d 	bl	800d5e0 <xTaskIncrementTick>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d003      	beq.n	800e8f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e8ec:	4b06      	ldr	r3, [pc, #24]	@ (800e908 <xPortSysTickHandler+0x40>)
 800e8ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e8f2:	601a      	str	r2, [r3, #0]
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	f383 8811 	msr	BASEPRI, r3
}
 800e8fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e900:	bf00      	nop
 800e902:	3708      	adds	r7, #8
 800e904:	46bd      	mov	sp, r7
 800e906:	bd80      	pop	{r7, pc}
 800e908:	e000ed04 	.word	0xe000ed04

0800e90c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e90c:	b480      	push	{r7}
 800e90e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e910:	4b0b      	ldr	r3, [pc, #44]	@ (800e940 <vPortSetupTimerInterrupt+0x34>)
 800e912:	2200      	movs	r2, #0
 800e914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e916:	4b0b      	ldr	r3, [pc, #44]	@ (800e944 <vPortSetupTimerInterrupt+0x38>)
 800e918:	2200      	movs	r2, #0
 800e91a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e91c:	4b0a      	ldr	r3, [pc, #40]	@ (800e948 <vPortSetupTimerInterrupt+0x3c>)
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4a0a      	ldr	r2, [pc, #40]	@ (800e94c <vPortSetupTimerInterrupt+0x40>)
 800e922:	fba2 2303 	umull	r2, r3, r2, r3
 800e926:	099b      	lsrs	r3, r3, #6
 800e928:	4a09      	ldr	r2, [pc, #36]	@ (800e950 <vPortSetupTimerInterrupt+0x44>)
 800e92a:	3b01      	subs	r3, #1
 800e92c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e92e:	4b04      	ldr	r3, [pc, #16]	@ (800e940 <vPortSetupTimerInterrupt+0x34>)
 800e930:	2207      	movs	r2, #7
 800e932:	601a      	str	r2, [r3, #0]
}
 800e934:	bf00      	nop
 800e936:	46bd      	mov	sp, r7
 800e938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93c:	4770      	bx	lr
 800e93e:	bf00      	nop
 800e940:	e000e010 	.word	0xe000e010
 800e944:	e000e018 	.word	0xe000e018
 800e948:	20000004 	.word	0x20000004
 800e94c:	10624dd3 	.word	0x10624dd3
 800e950:	e000e014 	.word	0xe000e014

0800e954 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e954:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e964 <vPortEnableVFP+0x10>
 800e958:	6801      	ldr	r1, [r0, #0]
 800e95a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e95e:	6001      	str	r1, [r0, #0]
 800e960:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e962:	bf00      	nop
 800e964:	e000ed88 	.word	0xe000ed88

0800e968 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e968:	b480      	push	{r7}
 800e96a:	b085      	sub	sp, #20
 800e96c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e96e:	f3ef 8305 	mrs	r3, IPSR
 800e972:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	2b0f      	cmp	r3, #15
 800e978:	d915      	bls.n	800e9a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e97a:	4a18      	ldr	r2, [pc, #96]	@ (800e9dc <vPortValidateInterruptPriority+0x74>)
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	4413      	add	r3, r2
 800e980:	781b      	ldrb	r3, [r3, #0]
 800e982:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e984:	4b16      	ldr	r3, [pc, #88]	@ (800e9e0 <vPortValidateInterruptPriority+0x78>)
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	7afa      	ldrb	r2, [r7, #11]
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d20b      	bcs.n	800e9a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e98e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e992:	f383 8811 	msr	BASEPRI, r3
 800e996:	f3bf 8f6f 	isb	sy
 800e99a:	f3bf 8f4f 	dsb	sy
 800e99e:	607b      	str	r3, [r7, #4]
}
 800e9a0:	bf00      	nop
 800e9a2:	bf00      	nop
 800e9a4:	e7fd      	b.n	800e9a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e9a6:	4b0f      	ldr	r3, [pc, #60]	@ (800e9e4 <vPortValidateInterruptPriority+0x7c>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e9ae:	4b0e      	ldr	r3, [pc, #56]	@ (800e9e8 <vPortValidateInterruptPriority+0x80>)
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d90b      	bls.n	800e9ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9ba:	f383 8811 	msr	BASEPRI, r3
 800e9be:	f3bf 8f6f 	isb	sy
 800e9c2:	f3bf 8f4f 	dsb	sy
 800e9c6:	603b      	str	r3, [r7, #0]
}
 800e9c8:	bf00      	nop
 800e9ca:	bf00      	nop
 800e9cc:	e7fd      	b.n	800e9ca <vPortValidateInterruptPriority+0x62>
	}
 800e9ce:	bf00      	nop
 800e9d0:	3714      	adds	r7, #20
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d8:	4770      	bx	lr
 800e9da:	bf00      	nop
 800e9dc:	e000e3f0 	.word	0xe000e3f0
 800e9e0:	200011f8 	.word	0x200011f8
 800e9e4:	e000ed0c 	.word	0xe000ed0c
 800e9e8:	200011fc 	.word	0x200011fc

0800e9ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b08a      	sub	sp, #40	@ 0x28
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e9f8:	f7fe fd36 	bl	800d468 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e9fc:	4b5f      	ldr	r3, [pc, #380]	@ (800eb7c <pvPortMalloc+0x190>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d101      	bne.n	800ea08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ea04:	f000 f92a 	bl	800ec5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ea08:	4b5d      	ldr	r3, [pc, #372]	@ (800eb80 <pvPortMalloc+0x194>)
 800ea0a:	681a      	ldr	r2, [r3, #0]
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	4013      	ands	r3, r2
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	f040 8095 	bne.w	800eb40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d01e      	beq.n	800ea5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ea1c:	2208      	movs	r2, #8
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	4413      	add	r3, r2
 800ea22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f003 0307 	and.w	r3, r3, #7
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d015      	beq.n	800ea5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f023 0307 	bic.w	r3, r3, #7
 800ea34:	3308      	adds	r3, #8
 800ea36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f003 0307 	and.w	r3, r3, #7
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d00b      	beq.n	800ea5a <pvPortMalloc+0x6e>
	__asm volatile
 800ea42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea46:	f383 8811 	msr	BASEPRI, r3
 800ea4a:	f3bf 8f6f 	isb	sy
 800ea4e:	f3bf 8f4f 	dsb	sy
 800ea52:	617b      	str	r3, [r7, #20]
}
 800ea54:	bf00      	nop
 800ea56:	bf00      	nop
 800ea58:	e7fd      	b.n	800ea56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d06f      	beq.n	800eb40 <pvPortMalloc+0x154>
 800ea60:	4b48      	ldr	r3, [pc, #288]	@ (800eb84 <pvPortMalloc+0x198>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	687a      	ldr	r2, [r7, #4]
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d86a      	bhi.n	800eb40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ea6a:	4b47      	ldr	r3, [pc, #284]	@ (800eb88 <pvPortMalloc+0x19c>)
 800ea6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ea6e:	4b46      	ldr	r3, [pc, #280]	@ (800eb88 <pvPortMalloc+0x19c>)
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea74:	e004      	b.n	800ea80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ea76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ea7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	687a      	ldr	r2, [r7, #4]
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d903      	bls.n	800ea92 <pvPortMalloc+0xa6>
 800ea8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d1f1      	bne.n	800ea76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ea92:	4b3a      	ldr	r3, [pc, #232]	@ (800eb7c <pvPortMalloc+0x190>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d051      	beq.n	800eb40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ea9c:	6a3b      	ldr	r3, [r7, #32]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	2208      	movs	r2, #8
 800eaa2:	4413      	add	r3, r2
 800eaa4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800eaa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaa8:	681a      	ldr	r2, [r3, #0]
 800eaaa:	6a3b      	ldr	r3, [r7, #32]
 800eaac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800eaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab0:	685a      	ldr	r2, [r3, #4]
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	1ad2      	subs	r2, r2, r3
 800eab6:	2308      	movs	r3, #8
 800eab8:	005b      	lsls	r3, r3, #1
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d920      	bls.n	800eb00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800eabe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	4413      	add	r3, r2
 800eac4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800eac6:	69bb      	ldr	r3, [r7, #24]
 800eac8:	f003 0307 	and.w	r3, r3, #7
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d00b      	beq.n	800eae8 <pvPortMalloc+0xfc>
	__asm volatile
 800ead0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ead4:	f383 8811 	msr	BASEPRI, r3
 800ead8:	f3bf 8f6f 	isb	sy
 800eadc:	f3bf 8f4f 	dsb	sy
 800eae0:	613b      	str	r3, [r7, #16]
}
 800eae2:	bf00      	nop
 800eae4:	bf00      	nop
 800eae6:	e7fd      	b.n	800eae4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800eae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaea:	685a      	ldr	r2, [r3, #4]
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	1ad2      	subs	r2, r2, r3
 800eaf0:	69bb      	ldr	r3, [r7, #24]
 800eaf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800eaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800eafa:	69b8      	ldr	r0, [r7, #24]
 800eafc:	f000 f910 	bl	800ed20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800eb00:	4b20      	ldr	r3, [pc, #128]	@ (800eb84 <pvPortMalloc+0x198>)
 800eb02:	681a      	ldr	r2, [r3, #0]
 800eb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb06:	685b      	ldr	r3, [r3, #4]
 800eb08:	1ad3      	subs	r3, r2, r3
 800eb0a:	4a1e      	ldr	r2, [pc, #120]	@ (800eb84 <pvPortMalloc+0x198>)
 800eb0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800eb0e:	4b1d      	ldr	r3, [pc, #116]	@ (800eb84 <pvPortMalloc+0x198>)
 800eb10:	681a      	ldr	r2, [r3, #0]
 800eb12:	4b1e      	ldr	r3, [pc, #120]	@ (800eb8c <pvPortMalloc+0x1a0>)
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	429a      	cmp	r2, r3
 800eb18:	d203      	bcs.n	800eb22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800eb1a:	4b1a      	ldr	r3, [pc, #104]	@ (800eb84 <pvPortMalloc+0x198>)
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	4a1b      	ldr	r2, [pc, #108]	@ (800eb8c <pvPortMalloc+0x1a0>)
 800eb20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800eb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb24:	685a      	ldr	r2, [r3, #4]
 800eb26:	4b16      	ldr	r3, [pc, #88]	@ (800eb80 <pvPortMalloc+0x194>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	431a      	orrs	r2, r3
 800eb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800eb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb32:	2200      	movs	r2, #0
 800eb34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800eb36:	4b16      	ldr	r3, [pc, #88]	@ (800eb90 <pvPortMalloc+0x1a4>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	4a14      	ldr	r2, [pc, #80]	@ (800eb90 <pvPortMalloc+0x1a4>)
 800eb3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800eb40:	f7fe fca0 	bl	800d484 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800eb44:	69fb      	ldr	r3, [r7, #28]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d101      	bne.n	800eb4e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800eb4a:	f7f2 f913 	bl	8000d74 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800eb4e:	69fb      	ldr	r3, [r7, #28]
 800eb50:	f003 0307 	and.w	r3, r3, #7
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d00b      	beq.n	800eb70 <pvPortMalloc+0x184>
	__asm volatile
 800eb58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb5c:	f383 8811 	msr	BASEPRI, r3
 800eb60:	f3bf 8f6f 	isb	sy
 800eb64:	f3bf 8f4f 	dsb	sy
 800eb68:	60fb      	str	r3, [r7, #12]
}
 800eb6a:	bf00      	nop
 800eb6c:	bf00      	nop
 800eb6e:	e7fd      	b.n	800eb6c <pvPortMalloc+0x180>
	return pvReturn;
 800eb70:	69fb      	ldr	r3, [r7, #28]
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3728      	adds	r7, #40	@ 0x28
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}
 800eb7a:	bf00      	nop
 800eb7c:	20004e08 	.word	0x20004e08
 800eb80:	20004e1c 	.word	0x20004e1c
 800eb84:	20004e0c 	.word	0x20004e0c
 800eb88:	20004e00 	.word	0x20004e00
 800eb8c:	20004e10 	.word	0x20004e10
 800eb90:	20004e14 	.word	0x20004e14

0800eb94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b086      	sub	sp, #24
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d04f      	beq.n	800ec46 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eba6:	2308      	movs	r3, #8
 800eba8:	425b      	negs	r3, r3
 800ebaa:	697a      	ldr	r2, [r7, #20]
 800ebac:	4413      	add	r3, r2
 800ebae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	685a      	ldr	r2, [r3, #4]
 800ebb8:	4b25      	ldr	r3, [pc, #148]	@ (800ec50 <vPortFree+0xbc>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	4013      	ands	r3, r2
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d10b      	bne.n	800ebda <vPortFree+0x46>
	__asm volatile
 800ebc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebc6:	f383 8811 	msr	BASEPRI, r3
 800ebca:	f3bf 8f6f 	isb	sy
 800ebce:	f3bf 8f4f 	dsb	sy
 800ebd2:	60fb      	str	r3, [r7, #12]
}
 800ebd4:	bf00      	nop
 800ebd6:	bf00      	nop
 800ebd8:	e7fd      	b.n	800ebd6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00b      	beq.n	800ebfa <vPortFree+0x66>
	__asm volatile
 800ebe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebe6:	f383 8811 	msr	BASEPRI, r3
 800ebea:	f3bf 8f6f 	isb	sy
 800ebee:	f3bf 8f4f 	dsb	sy
 800ebf2:	60bb      	str	r3, [r7, #8]
}
 800ebf4:	bf00      	nop
 800ebf6:	bf00      	nop
 800ebf8:	e7fd      	b.n	800ebf6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	685a      	ldr	r2, [r3, #4]
 800ebfe:	4b14      	ldr	r3, [pc, #80]	@ (800ec50 <vPortFree+0xbc>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	4013      	ands	r3, r2
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d01e      	beq.n	800ec46 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d11a      	bne.n	800ec46 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	685a      	ldr	r2, [r3, #4]
 800ec14:	4b0e      	ldr	r3, [pc, #56]	@ (800ec50 <vPortFree+0xbc>)
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	43db      	mvns	r3, r3
 800ec1a:	401a      	ands	r2, r3
 800ec1c:	693b      	ldr	r3, [r7, #16]
 800ec1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ec20:	f7fe fc22 	bl	800d468 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ec24:	693b      	ldr	r3, [r7, #16]
 800ec26:	685a      	ldr	r2, [r3, #4]
 800ec28:	4b0a      	ldr	r3, [pc, #40]	@ (800ec54 <vPortFree+0xc0>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	4413      	add	r3, r2
 800ec2e:	4a09      	ldr	r2, [pc, #36]	@ (800ec54 <vPortFree+0xc0>)
 800ec30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ec32:	6938      	ldr	r0, [r7, #16]
 800ec34:	f000 f874 	bl	800ed20 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ec38:	4b07      	ldr	r3, [pc, #28]	@ (800ec58 <vPortFree+0xc4>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	4a06      	ldr	r2, [pc, #24]	@ (800ec58 <vPortFree+0xc4>)
 800ec40:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ec42:	f7fe fc1f 	bl	800d484 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ec46:	bf00      	nop
 800ec48:	3718      	adds	r7, #24
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	bd80      	pop	{r7, pc}
 800ec4e:	bf00      	nop
 800ec50:	20004e1c 	.word	0x20004e1c
 800ec54:	20004e0c 	.word	0x20004e0c
 800ec58:	20004e18 	.word	0x20004e18

0800ec5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b085      	sub	sp, #20
 800ec60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ec62:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ec66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ec68:	4b27      	ldr	r3, [pc, #156]	@ (800ed08 <prvHeapInit+0xac>)
 800ec6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f003 0307 	and.w	r3, r3, #7
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d00c      	beq.n	800ec90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	3307      	adds	r3, #7
 800ec7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	f023 0307 	bic.w	r3, r3, #7
 800ec82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ec84:	68ba      	ldr	r2, [r7, #8]
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	1ad3      	subs	r3, r2, r3
 800ec8a:	4a1f      	ldr	r2, [pc, #124]	@ (800ed08 <prvHeapInit+0xac>)
 800ec8c:	4413      	add	r3, r2
 800ec8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ec94:	4a1d      	ldr	r2, [pc, #116]	@ (800ed0c <prvHeapInit+0xb0>)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ec9a:	4b1c      	ldr	r3, [pc, #112]	@ (800ed0c <prvHeapInit+0xb0>)
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	68ba      	ldr	r2, [r7, #8]
 800eca4:	4413      	add	r3, r2
 800eca6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800eca8:	2208      	movs	r2, #8
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	1a9b      	subs	r3, r3, r2
 800ecae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	f023 0307 	bic.w	r3, r3, #7
 800ecb6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	4a15      	ldr	r2, [pc, #84]	@ (800ed10 <prvHeapInit+0xb4>)
 800ecbc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ecbe:	4b14      	ldr	r3, [pc, #80]	@ (800ed10 <prvHeapInit+0xb4>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ecc6:	4b12      	ldr	r3, [pc, #72]	@ (800ed10 <prvHeapInit+0xb4>)
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	2200      	movs	r2, #0
 800eccc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	68fa      	ldr	r2, [r7, #12]
 800ecd6:	1ad2      	subs	r2, r2, r3
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ecdc:	4b0c      	ldr	r3, [pc, #48]	@ (800ed10 <prvHeapInit+0xb4>)
 800ecde:	681a      	ldr	r2, [r3, #0]
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	685b      	ldr	r3, [r3, #4]
 800ece8:	4a0a      	ldr	r2, [pc, #40]	@ (800ed14 <prvHeapInit+0xb8>)
 800ecea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	685b      	ldr	r3, [r3, #4]
 800ecf0:	4a09      	ldr	r2, [pc, #36]	@ (800ed18 <prvHeapInit+0xbc>)
 800ecf2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ecf4:	4b09      	ldr	r3, [pc, #36]	@ (800ed1c <prvHeapInit+0xc0>)
 800ecf6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ecfa:	601a      	str	r2, [r3, #0]
}
 800ecfc:	bf00      	nop
 800ecfe:	3714      	adds	r7, #20
 800ed00:	46bd      	mov	sp, r7
 800ed02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed06:	4770      	bx	lr
 800ed08:	20001200 	.word	0x20001200
 800ed0c:	20004e00 	.word	0x20004e00
 800ed10:	20004e08 	.word	0x20004e08
 800ed14:	20004e10 	.word	0x20004e10
 800ed18:	20004e0c 	.word	0x20004e0c
 800ed1c:	20004e1c 	.word	0x20004e1c

0800ed20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ed20:	b480      	push	{r7}
 800ed22:	b085      	sub	sp, #20
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ed28:	4b28      	ldr	r3, [pc, #160]	@ (800edcc <prvInsertBlockIntoFreeList+0xac>)
 800ed2a:	60fb      	str	r3, [r7, #12]
 800ed2c:	e002      	b.n	800ed34 <prvInsertBlockIntoFreeList+0x14>
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	60fb      	str	r3, [r7, #12]
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	687a      	ldr	r2, [r7, #4]
 800ed3a:	429a      	cmp	r2, r3
 800ed3c:	d8f7      	bhi.n	800ed2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	685b      	ldr	r3, [r3, #4]
 800ed46:	68ba      	ldr	r2, [r7, #8]
 800ed48:	4413      	add	r3, r2
 800ed4a:	687a      	ldr	r2, [r7, #4]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d108      	bne.n	800ed62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	685a      	ldr	r2, [r3, #4]
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	441a      	add	r2, r3
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	685b      	ldr	r3, [r3, #4]
 800ed6a:	68ba      	ldr	r2, [r7, #8]
 800ed6c:	441a      	add	r2, r3
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d118      	bne.n	800eda8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	681a      	ldr	r2, [r3, #0]
 800ed7a:	4b15      	ldr	r3, [pc, #84]	@ (800edd0 <prvInsertBlockIntoFreeList+0xb0>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	429a      	cmp	r2, r3
 800ed80:	d00d      	beq.n	800ed9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	685a      	ldr	r2, [r3, #4]
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	685b      	ldr	r3, [r3, #4]
 800ed8c:	441a      	add	r2, r3
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	681a      	ldr	r2, [r3, #0]
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	601a      	str	r2, [r3, #0]
 800ed9c:	e008      	b.n	800edb0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ed9e:	4b0c      	ldr	r3, [pc, #48]	@ (800edd0 <prvInsertBlockIntoFreeList+0xb0>)
 800eda0:	681a      	ldr	r2, [r3, #0]
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	601a      	str	r2, [r3, #0]
 800eda6:	e003      	b.n	800edb0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	681a      	ldr	r2, [r3, #0]
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800edb0:	68fa      	ldr	r2, [r7, #12]
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d002      	beq.n	800edbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	687a      	ldr	r2, [r7, #4]
 800edbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800edbe:	bf00      	nop
 800edc0:	3714      	adds	r7, #20
 800edc2:	46bd      	mov	sp, r7
 800edc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc8:	4770      	bx	lr
 800edca:	bf00      	nop
 800edcc:	20004e00 	.word	0x20004e00
 800edd0:	20004e08 	.word	0x20004e08

0800edd4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800edd8:	2200      	movs	r2, #0
 800edda:	4912      	ldr	r1, [pc, #72]	@ (800ee24 <MX_USB_DEVICE_Init+0x50>)
 800eddc:	4812      	ldr	r0, [pc, #72]	@ (800ee28 <MX_USB_DEVICE_Init+0x54>)
 800edde:	f7fb fe9f 	bl	800ab20 <USBD_Init>
 800ede2:	4603      	mov	r3, r0
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d001      	beq.n	800edec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ede8:	f7f2 f9dd 	bl	80011a6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800edec:	490f      	ldr	r1, [pc, #60]	@ (800ee2c <MX_USB_DEVICE_Init+0x58>)
 800edee:	480e      	ldr	r0, [pc, #56]	@ (800ee28 <MX_USB_DEVICE_Init+0x54>)
 800edf0:	f7fb fec6 	bl	800ab80 <USBD_RegisterClass>
 800edf4:	4603      	mov	r3, r0
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d001      	beq.n	800edfe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800edfa:	f7f2 f9d4 	bl	80011a6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800edfe:	490c      	ldr	r1, [pc, #48]	@ (800ee30 <MX_USB_DEVICE_Init+0x5c>)
 800ee00:	4809      	ldr	r0, [pc, #36]	@ (800ee28 <MX_USB_DEVICE_Init+0x54>)
 800ee02:	f7fb fdfd 	bl	800aa00 <USBD_CDC_RegisterInterface>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d001      	beq.n	800ee10 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ee0c:	f7f2 f9cb 	bl	80011a6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ee10:	4805      	ldr	r0, [pc, #20]	@ (800ee28 <MX_USB_DEVICE_Init+0x54>)
 800ee12:	f7fb feeb 	bl	800abec <USBD_Start>
 800ee16:	4603      	mov	r3, r0
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d001      	beq.n	800ee20 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ee1c:	f7f2 f9c3 	bl	80011a6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ee20:	bf00      	nop
 800ee22:	bd80      	pop	{r7, pc}
 800ee24:	200000cc 	.word	0x200000cc
 800ee28:	20004e20 	.word	0x20004e20
 800ee2c:	20000034 	.word	0x20000034
 800ee30:	200000b8 	.word	0x200000b8

0800ee34 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ee38:	2200      	movs	r2, #0
 800ee3a:	4905      	ldr	r1, [pc, #20]	@ (800ee50 <CDC_Init_FS+0x1c>)
 800ee3c:	4805      	ldr	r0, [pc, #20]	@ (800ee54 <CDC_Init_FS+0x20>)
 800ee3e:	f7fb fdf9 	bl	800aa34 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ee42:	4905      	ldr	r1, [pc, #20]	@ (800ee58 <CDC_Init_FS+0x24>)
 800ee44:	4803      	ldr	r0, [pc, #12]	@ (800ee54 <CDC_Init_FS+0x20>)
 800ee46:	f7fb fe17 	bl	800aa78 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ee4a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	bd80      	pop	{r7, pc}
 800ee50:	200058fc 	.word	0x200058fc
 800ee54:	20004e20 	.word	0x20004e20
 800ee58:	200050fc 	.word	0x200050fc

0800ee5c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ee5c:	b480      	push	{r7}
 800ee5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ee60:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr

0800ee6c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b083      	sub	sp, #12
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	4603      	mov	r3, r0
 800ee74:	6039      	str	r1, [r7, #0]
 800ee76:	71fb      	strb	r3, [r7, #7]
 800ee78:	4613      	mov	r3, r2
 800ee7a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ee7c:	79fb      	ldrb	r3, [r7, #7]
 800ee7e:	2b23      	cmp	r3, #35	@ 0x23
 800ee80:	d84a      	bhi.n	800ef18 <CDC_Control_FS+0xac>
 800ee82:	a201      	add	r2, pc, #4	@ (adr r2, 800ee88 <CDC_Control_FS+0x1c>)
 800ee84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee88:	0800ef19 	.word	0x0800ef19
 800ee8c:	0800ef19 	.word	0x0800ef19
 800ee90:	0800ef19 	.word	0x0800ef19
 800ee94:	0800ef19 	.word	0x0800ef19
 800ee98:	0800ef19 	.word	0x0800ef19
 800ee9c:	0800ef19 	.word	0x0800ef19
 800eea0:	0800ef19 	.word	0x0800ef19
 800eea4:	0800ef19 	.word	0x0800ef19
 800eea8:	0800ef19 	.word	0x0800ef19
 800eeac:	0800ef19 	.word	0x0800ef19
 800eeb0:	0800ef19 	.word	0x0800ef19
 800eeb4:	0800ef19 	.word	0x0800ef19
 800eeb8:	0800ef19 	.word	0x0800ef19
 800eebc:	0800ef19 	.word	0x0800ef19
 800eec0:	0800ef19 	.word	0x0800ef19
 800eec4:	0800ef19 	.word	0x0800ef19
 800eec8:	0800ef19 	.word	0x0800ef19
 800eecc:	0800ef19 	.word	0x0800ef19
 800eed0:	0800ef19 	.word	0x0800ef19
 800eed4:	0800ef19 	.word	0x0800ef19
 800eed8:	0800ef19 	.word	0x0800ef19
 800eedc:	0800ef19 	.word	0x0800ef19
 800eee0:	0800ef19 	.word	0x0800ef19
 800eee4:	0800ef19 	.word	0x0800ef19
 800eee8:	0800ef19 	.word	0x0800ef19
 800eeec:	0800ef19 	.word	0x0800ef19
 800eef0:	0800ef19 	.word	0x0800ef19
 800eef4:	0800ef19 	.word	0x0800ef19
 800eef8:	0800ef19 	.word	0x0800ef19
 800eefc:	0800ef19 	.word	0x0800ef19
 800ef00:	0800ef19 	.word	0x0800ef19
 800ef04:	0800ef19 	.word	0x0800ef19
 800ef08:	0800ef19 	.word	0x0800ef19
 800ef0c:	0800ef19 	.word	0x0800ef19
 800ef10:	0800ef19 	.word	0x0800ef19
 800ef14:	0800ef19 	.word	0x0800ef19
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ef18:	bf00      	nop
  }

  return (USBD_OK);
 800ef1a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	370c      	adds	r7, #12
 800ef20:	46bd      	mov	sp, r7
 800ef22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef26:	4770      	bx	lr

0800ef28 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
 800ef30:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ef32:	6879      	ldr	r1, [r7, #4]
 800ef34:	4805      	ldr	r0, [pc, #20]	@ (800ef4c <CDC_Receive_FS+0x24>)
 800ef36:	f7fb fd9f 	bl	800aa78 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ef3a:	4804      	ldr	r0, [pc, #16]	@ (800ef4c <CDC_Receive_FS+0x24>)
 800ef3c:	f7fb fdba 	bl	800aab4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ef40:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ef42:	4618      	mov	r0, r3
 800ef44:	3708      	adds	r7, #8
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}
 800ef4a:	bf00      	nop
 800ef4c:	20004e20 	.word	0x20004e20

0800ef50 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ef50:	b480      	push	{r7}
 800ef52:	b087      	sub	sp, #28
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	60f8      	str	r0, [r7, #12]
 800ef58:	60b9      	str	r1, [r7, #8]
 800ef5a:	4613      	mov	r3, r2
 800ef5c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ef62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	371c      	adds	r7, #28
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef70:	4770      	bx	lr
	...

0800ef74 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef74:	b480      	push	{r7}
 800ef76:	b083      	sub	sp, #12
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	6039      	str	r1, [r7, #0]
 800ef7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	2212      	movs	r2, #18
 800ef84:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ef86:	4b03      	ldr	r3, [pc, #12]	@ (800ef94 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	370c      	adds	r7, #12
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef92:	4770      	bx	lr
 800ef94:	200000e8 	.word	0x200000e8

0800ef98 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef98:	b480      	push	{r7}
 800ef9a:	b083      	sub	sp, #12
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	4603      	mov	r3, r0
 800efa0:	6039      	str	r1, [r7, #0]
 800efa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	2204      	movs	r2, #4
 800efa8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800efaa:	4b03      	ldr	r3, [pc, #12]	@ (800efb8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800efac:	4618      	mov	r0, r3
 800efae:	370c      	adds	r7, #12
 800efb0:	46bd      	mov	sp, r7
 800efb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb6:	4770      	bx	lr
 800efb8:	200000fc 	.word	0x200000fc

0800efbc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b082      	sub	sp, #8
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	4603      	mov	r3, r0
 800efc4:	6039      	str	r1, [r7, #0]
 800efc6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800efc8:	79fb      	ldrb	r3, [r7, #7]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d105      	bne.n	800efda <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800efce:	683a      	ldr	r2, [r7, #0]
 800efd0:	4907      	ldr	r1, [pc, #28]	@ (800eff0 <USBD_FS_ProductStrDescriptor+0x34>)
 800efd2:	4808      	ldr	r0, [pc, #32]	@ (800eff4 <USBD_FS_ProductStrDescriptor+0x38>)
 800efd4:	f7fc ffce 	bl	800bf74 <USBD_GetString>
 800efd8:	e004      	b.n	800efe4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800efda:	683a      	ldr	r2, [r7, #0]
 800efdc:	4904      	ldr	r1, [pc, #16]	@ (800eff0 <USBD_FS_ProductStrDescriptor+0x34>)
 800efde:	4805      	ldr	r0, [pc, #20]	@ (800eff4 <USBD_FS_ProductStrDescriptor+0x38>)
 800efe0:	f7fc ffc8 	bl	800bf74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800efe4:	4b02      	ldr	r3, [pc, #8]	@ (800eff0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3708      	adds	r7, #8
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
 800efee:	bf00      	nop
 800eff0:	200060fc 	.word	0x200060fc
 800eff4:	08010ebc 	.word	0x08010ebc

0800eff8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b082      	sub	sp, #8
 800effc:	af00      	add	r7, sp, #0
 800effe:	4603      	mov	r3, r0
 800f000:	6039      	str	r1, [r7, #0]
 800f002:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f004:	683a      	ldr	r2, [r7, #0]
 800f006:	4904      	ldr	r1, [pc, #16]	@ (800f018 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f008:	4804      	ldr	r0, [pc, #16]	@ (800f01c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f00a:	f7fc ffb3 	bl	800bf74 <USBD_GetString>
  return USBD_StrDesc;
 800f00e:	4b02      	ldr	r3, [pc, #8]	@ (800f018 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f010:	4618      	mov	r0, r3
 800f012:	3708      	adds	r7, #8
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}
 800f018:	200060fc 	.word	0x200060fc
 800f01c:	08010ed4 	.word	0x08010ed4

0800f020 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b082      	sub	sp, #8
 800f024:	af00      	add	r7, sp, #0
 800f026:	4603      	mov	r3, r0
 800f028:	6039      	str	r1, [r7, #0]
 800f02a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	221a      	movs	r2, #26
 800f030:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f032:	f000 f843 	bl	800f0bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f036:	4b02      	ldr	r3, [pc, #8]	@ (800f040 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f038:	4618      	mov	r0, r3
 800f03a:	3708      	adds	r7, #8
 800f03c:	46bd      	mov	sp, r7
 800f03e:	bd80      	pop	{r7, pc}
 800f040:	20000100 	.word	0x20000100

0800f044 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b082      	sub	sp, #8
 800f048:	af00      	add	r7, sp, #0
 800f04a:	4603      	mov	r3, r0
 800f04c:	6039      	str	r1, [r7, #0]
 800f04e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f050:	79fb      	ldrb	r3, [r7, #7]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d105      	bne.n	800f062 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f056:	683a      	ldr	r2, [r7, #0]
 800f058:	4907      	ldr	r1, [pc, #28]	@ (800f078 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f05a:	4808      	ldr	r0, [pc, #32]	@ (800f07c <USBD_FS_ConfigStrDescriptor+0x38>)
 800f05c:	f7fc ff8a 	bl	800bf74 <USBD_GetString>
 800f060:	e004      	b.n	800f06c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f062:	683a      	ldr	r2, [r7, #0]
 800f064:	4904      	ldr	r1, [pc, #16]	@ (800f078 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f066:	4805      	ldr	r0, [pc, #20]	@ (800f07c <USBD_FS_ConfigStrDescriptor+0x38>)
 800f068:	f7fc ff84 	bl	800bf74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f06c:	4b02      	ldr	r3, [pc, #8]	@ (800f078 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3708      	adds	r7, #8
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}
 800f076:	bf00      	nop
 800f078:	200060fc 	.word	0x200060fc
 800f07c:	08010ee8 	.word	0x08010ee8

0800f080 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b082      	sub	sp, #8
 800f084:	af00      	add	r7, sp, #0
 800f086:	4603      	mov	r3, r0
 800f088:	6039      	str	r1, [r7, #0]
 800f08a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f08c:	79fb      	ldrb	r3, [r7, #7]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d105      	bne.n	800f09e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f092:	683a      	ldr	r2, [r7, #0]
 800f094:	4907      	ldr	r1, [pc, #28]	@ (800f0b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f096:	4808      	ldr	r0, [pc, #32]	@ (800f0b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f098:	f7fc ff6c 	bl	800bf74 <USBD_GetString>
 800f09c:	e004      	b.n	800f0a8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f09e:	683a      	ldr	r2, [r7, #0]
 800f0a0:	4904      	ldr	r1, [pc, #16]	@ (800f0b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f0a2:	4805      	ldr	r0, [pc, #20]	@ (800f0b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f0a4:	f7fc ff66 	bl	800bf74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f0a8:	4b02      	ldr	r3, [pc, #8]	@ (800f0b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f0aa:	4618      	mov	r0, r3
 800f0ac:	3708      	adds	r7, #8
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	bd80      	pop	{r7, pc}
 800f0b2:	bf00      	nop
 800f0b4:	200060fc 	.word	0x200060fc
 800f0b8:	08010ef4 	.word	0x08010ef4

0800f0bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f0bc:	b580      	push	{r7, lr}
 800f0be:	b084      	sub	sp, #16
 800f0c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f0c2:	4b0f      	ldr	r3, [pc, #60]	@ (800f100 <Get_SerialNum+0x44>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f0c8:	4b0e      	ldr	r3, [pc, #56]	@ (800f104 <Get_SerialNum+0x48>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f0ce:	4b0e      	ldr	r3, [pc, #56]	@ (800f108 <Get_SerialNum+0x4c>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f0d4:	68fa      	ldr	r2, [r7, #12]
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	4413      	add	r3, r2
 800f0da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d009      	beq.n	800f0f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f0e2:	2208      	movs	r2, #8
 800f0e4:	4909      	ldr	r1, [pc, #36]	@ (800f10c <Get_SerialNum+0x50>)
 800f0e6:	68f8      	ldr	r0, [r7, #12]
 800f0e8:	f000 f814 	bl	800f114 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f0ec:	2204      	movs	r2, #4
 800f0ee:	4908      	ldr	r1, [pc, #32]	@ (800f110 <Get_SerialNum+0x54>)
 800f0f0:	68b8      	ldr	r0, [r7, #8]
 800f0f2:	f000 f80f 	bl	800f114 <IntToUnicode>
  }
}
 800f0f6:	bf00      	nop
 800f0f8:	3710      	adds	r7, #16
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
 800f0fe:	bf00      	nop
 800f100:	1fff7a10 	.word	0x1fff7a10
 800f104:	1fff7a14 	.word	0x1fff7a14
 800f108:	1fff7a18 	.word	0x1fff7a18
 800f10c:	20000102 	.word	0x20000102
 800f110:	20000112 	.word	0x20000112

0800f114 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f114:	b480      	push	{r7}
 800f116:	b087      	sub	sp, #28
 800f118:	af00      	add	r7, sp, #0
 800f11a:	60f8      	str	r0, [r7, #12]
 800f11c:	60b9      	str	r1, [r7, #8]
 800f11e:	4613      	mov	r3, r2
 800f120:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f122:	2300      	movs	r3, #0
 800f124:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f126:	2300      	movs	r3, #0
 800f128:	75fb      	strb	r3, [r7, #23]
 800f12a:	e027      	b.n	800f17c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	0f1b      	lsrs	r3, r3, #28
 800f130:	2b09      	cmp	r3, #9
 800f132:	d80b      	bhi.n	800f14c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	0f1b      	lsrs	r3, r3, #28
 800f138:	b2da      	uxtb	r2, r3
 800f13a:	7dfb      	ldrb	r3, [r7, #23]
 800f13c:	005b      	lsls	r3, r3, #1
 800f13e:	4619      	mov	r1, r3
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	440b      	add	r3, r1
 800f144:	3230      	adds	r2, #48	@ 0x30
 800f146:	b2d2      	uxtb	r2, r2
 800f148:	701a      	strb	r2, [r3, #0]
 800f14a:	e00a      	b.n	800f162 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	0f1b      	lsrs	r3, r3, #28
 800f150:	b2da      	uxtb	r2, r3
 800f152:	7dfb      	ldrb	r3, [r7, #23]
 800f154:	005b      	lsls	r3, r3, #1
 800f156:	4619      	mov	r1, r3
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	440b      	add	r3, r1
 800f15c:	3237      	adds	r2, #55	@ 0x37
 800f15e:	b2d2      	uxtb	r2, r2
 800f160:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	011b      	lsls	r3, r3, #4
 800f166:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f168:	7dfb      	ldrb	r3, [r7, #23]
 800f16a:	005b      	lsls	r3, r3, #1
 800f16c:	3301      	adds	r3, #1
 800f16e:	68ba      	ldr	r2, [r7, #8]
 800f170:	4413      	add	r3, r2
 800f172:	2200      	movs	r2, #0
 800f174:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f176:	7dfb      	ldrb	r3, [r7, #23]
 800f178:	3301      	adds	r3, #1
 800f17a:	75fb      	strb	r3, [r7, #23]
 800f17c:	7dfa      	ldrb	r2, [r7, #23]
 800f17e:	79fb      	ldrb	r3, [r7, #7]
 800f180:	429a      	cmp	r2, r3
 800f182:	d3d3      	bcc.n	800f12c <IntToUnicode+0x18>
  }
}
 800f184:	bf00      	nop
 800f186:	bf00      	nop
 800f188:	371c      	adds	r7, #28
 800f18a:	46bd      	mov	sp, r7
 800f18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f190:	4770      	bx	lr
	...

0800f194 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b08a      	sub	sp, #40	@ 0x28
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f19c:	f107 0314 	add.w	r3, r7, #20
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	601a      	str	r2, [r3, #0]
 800f1a4:	605a      	str	r2, [r3, #4]
 800f1a6:	609a      	str	r2, [r3, #8]
 800f1a8:	60da      	str	r2, [r3, #12]
 800f1aa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f1b4:	d13a      	bne.n	800f22c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	613b      	str	r3, [r7, #16]
 800f1ba:	4b1e      	ldr	r3, [pc, #120]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f1bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1be:	4a1d      	ldr	r2, [pc, #116]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f1c0:	f043 0301 	orr.w	r3, r3, #1
 800f1c4:	6313      	str	r3, [r2, #48]	@ 0x30
 800f1c6:	4b1b      	ldr	r3, [pc, #108]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f1c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1ca:	f003 0301 	and.w	r3, r3, #1
 800f1ce:	613b      	str	r3, [r7, #16]
 800f1d0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f1d2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f1d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1d8:	2302      	movs	r3, #2
 800f1da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1dc:	2300      	movs	r3, #0
 800f1de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f1e0:	2303      	movs	r3, #3
 800f1e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f1e4:	230a      	movs	r3, #10
 800f1e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f1e8:	f107 0314 	add.w	r3, r7, #20
 800f1ec:	4619      	mov	r1, r3
 800f1ee:	4812      	ldr	r0, [pc, #72]	@ (800f238 <HAL_PCD_MspInit+0xa4>)
 800f1f0:	f7f4 f84a 	bl	8003288 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f1f4:	4b0f      	ldr	r3, [pc, #60]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f1f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1f8:	4a0e      	ldr	r2, [pc, #56]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f1fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1fe:	6353      	str	r3, [r2, #52]	@ 0x34
 800f200:	2300      	movs	r3, #0
 800f202:	60fb      	str	r3, [r7, #12]
 800f204:	4b0b      	ldr	r3, [pc, #44]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f208:	4a0a      	ldr	r2, [pc, #40]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f20a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f20e:	6453      	str	r3, [r2, #68]	@ 0x44
 800f210:	4b08      	ldr	r3, [pc, #32]	@ (800f234 <HAL_PCD_MspInit+0xa0>)
 800f212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f214:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f218:	60fb      	str	r3, [r7, #12]
 800f21a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800f21c:	2200      	movs	r2, #0
 800f21e:	2105      	movs	r1, #5
 800f220:	2043      	movs	r0, #67	@ 0x43
 800f222:	f7f3 ffed 	bl	8003200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f226:	2043      	movs	r0, #67	@ 0x43
 800f228:	f7f4 f816 	bl	8003258 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f22c:	bf00      	nop
 800f22e:	3728      	adds	r7, #40	@ 0x28
 800f230:	46bd      	mov	sp, r7
 800f232:	bd80      	pop	{r7, pc}
 800f234:	40023800 	.word	0x40023800
 800f238:	40020000 	.word	0x40020000

0800f23c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b082      	sub	sp, #8
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f250:	4619      	mov	r1, r3
 800f252:	4610      	mov	r0, r2
 800f254:	f7fb fd17 	bl	800ac86 <USBD_LL_SetupStage>
}
 800f258:	bf00      	nop
 800f25a:	3708      	adds	r7, #8
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd80      	pop	{r7, pc}

0800f260 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b082      	sub	sp, #8
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
 800f268:	460b      	mov	r3, r1
 800f26a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f272:	78fa      	ldrb	r2, [r7, #3]
 800f274:	6879      	ldr	r1, [r7, #4]
 800f276:	4613      	mov	r3, r2
 800f278:	00db      	lsls	r3, r3, #3
 800f27a:	4413      	add	r3, r2
 800f27c:	009b      	lsls	r3, r3, #2
 800f27e:	440b      	add	r3, r1
 800f280:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f284:	681a      	ldr	r2, [r3, #0]
 800f286:	78fb      	ldrb	r3, [r7, #3]
 800f288:	4619      	mov	r1, r3
 800f28a:	f7fb fd51 	bl	800ad30 <USBD_LL_DataOutStage>
}
 800f28e:	bf00      	nop
 800f290:	3708      	adds	r7, #8
 800f292:	46bd      	mov	sp, r7
 800f294:	bd80      	pop	{r7, pc}

0800f296 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f296:	b580      	push	{r7, lr}
 800f298:	b082      	sub	sp, #8
 800f29a:	af00      	add	r7, sp, #0
 800f29c:	6078      	str	r0, [r7, #4]
 800f29e:	460b      	mov	r3, r1
 800f2a0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f2a8:	78fa      	ldrb	r2, [r7, #3]
 800f2aa:	6879      	ldr	r1, [r7, #4]
 800f2ac:	4613      	mov	r3, r2
 800f2ae:	00db      	lsls	r3, r3, #3
 800f2b0:	4413      	add	r3, r2
 800f2b2:	009b      	lsls	r3, r3, #2
 800f2b4:	440b      	add	r3, r1
 800f2b6:	3320      	adds	r3, #32
 800f2b8:	681a      	ldr	r2, [r3, #0]
 800f2ba:	78fb      	ldrb	r3, [r7, #3]
 800f2bc:	4619      	mov	r1, r3
 800f2be:	f7fb fdf3 	bl	800aea8 <USBD_LL_DataInStage>
}
 800f2c2:	bf00      	nop
 800f2c4:	3708      	adds	r7, #8
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}

0800f2ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2ca:	b580      	push	{r7, lr}
 800f2cc:	b082      	sub	sp, #8
 800f2ce:	af00      	add	r7, sp, #0
 800f2d0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f7fb ff37 	bl	800b14c <USBD_LL_SOF>
}
 800f2de:	bf00      	nop
 800f2e0:	3708      	adds	r7, #8
 800f2e2:	46bd      	mov	sp, r7
 800f2e4:	bd80      	pop	{r7, pc}

0800f2e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2e6:	b580      	push	{r7, lr}
 800f2e8:	b084      	sub	sp, #16
 800f2ea:	af00      	add	r7, sp, #0
 800f2ec:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	79db      	ldrb	r3, [r3, #7]
 800f2f6:	2b02      	cmp	r3, #2
 800f2f8:	d001      	beq.n	800f2fe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f2fa:	f7f1 ff54 	bl	80011a6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f304:	7bfa      	ldrb	r2, [r7, #15]
 800f306:	4611      	mov	r1, r2
 800f308:	4618      	mov	r0, r3
 800f30a:	f7fb fedb 	bl	800b0c4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f314:	4618      	mov	r0, r3
 800f316:	f7fb fe82 	bl	800b01e <USBD_LL_Reset>
}
 800f31a:	bf00      	nop
 800f31c:	3710      	adds	r7, #16
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}
	...

0800f324 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b082      	sub	sp, #8
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f332:	4618      	mov	r0, r3
 800f334:	f7fb fed6 	bl	800b0e4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	687a      	ldr	r2, [r7, #4]
 800f344:	6812      	ldr	r2, [r2, #0]
 800f346:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f34a:	f043 0301 	orr.w	r3, r3, #1
 800f34e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	7adb      	ldrb	r3, [r3, #11]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d005      	beq.n	800f364 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f358:	4b04      	ldr	r3, [pc, #16]	@ (800f36c <HAL_PCD_SuspendCallback+0x48>)
 800f35a:	691b      	ldr	r3, [r3, #16]
 800f35c:	4a03      	ldr	r2, [pc, #12]	@ (800f36c <HAL_PCD_SuspendCallback+0x48>)
 800f35e:	f043 0306 	orr.w	r3, r3, #6
 800f362:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f364:	bf00      	nop
 800f366:	3708      	adds	r7, #8
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	e000ed00 	.word	0xe000ed00

0800f370 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b082      	sub	sp, #8
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f37e:	4618      	mov	r0, r3
 800f380:	f7fb fecc 	bl	800b11c <USBD_LL_Resume>
}
 800f384:	bf00      	nop
 800f386:	3708      	adds	r7, #8
 800f388:	46bd      	mov	sp, r7
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b082      	sub	sp, #8
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]
 800f394:	460b      	mov	r3, r1
 800f396:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f39e:	78fa      	ldrb	r2, [r7, #3]
 800f3a0:	4611      	mov	r1, r2
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f7fb ff24 	bl	800b1f0 <USBD_LL_IsoOUTIncomplete>
}
 800f3a8:	bf00      	nop
 800f3aa:	3708      	adds	r7, #8
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	bd80      	pop	{r7, pc}

0800f3b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b082      	sub	sp, #8
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
 800f3b8:	460b      	mov	r3, r1
 800f3ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3c2:	78fa      	ldrb	r2, [r7, #3]
 800f3c4:	4611      	mov	r1, r2
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	f7fb fee0 	bl	800b18c <USBD_LL_IsoINIncomplete>
}
 800f3cc:	bf00      	nop
 800f3ce:	3708      	adds	r7, #8
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	bd80      	pop	{r7, pc}

0800f3d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3d4:	b580      	push	{r7, lr}
 800f3d6:	b082      	sub	sp, #8
 800f3d8:	af00      	add	r7, sp, #0
 800f3da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f7fb ff36 	bl	800b254 <USBD_LL_DevConnected>
}
 800f3e8:	bf00      	nop
 800f3ea:	3708      	adds	r7, #8
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}

0800f3f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b082      	sub	sp, #8
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3fe:	4618      	mov	r0, r3
 800f400:	f7fb ff33 	bl	800b26a <USBD_LL_DevDisconnected>
}
 800f404:	bf00      	nop
 800f406:	3708      	adds	r7, #8
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}

0800f40c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b082      	sub	sp, #8
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	781b      	ldrb	r3, [r3, #0]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d13c      	bne.n	800f496 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f41c:	4a20      	ldr	r2, [pc, #128]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	4a1e      	ldr	r2, [pc, #120]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f428:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f42c:	4b1c      	ldr	r3, [pc, #112]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f42e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f432:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f434:	4b1a      	ldr	r3, [pc, #104]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f436:	2204      	movs	r2, #4
 800f438:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f43a:	4b19      	ldr	r3, [pc, #100]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f43c:	2202      	movs	r2, #2
 800f43e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f440:	4b17      	ldr	r3, [pc, #92]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f442:	2200      	movs	r2, #0
 800f444:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f446:	4b16      	ldr	r3, [pc, #88]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f448:	2202      	movs	r2, #2
 800f44a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f44c:	4b14      	ldr	r3, [pc, #80]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f44e:	2200      	movs	r2, #0
 800f450:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f452:	4b13      	ldr	r3, [pc, #76]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f454:	2200      	movs	r2, #0
 800f456:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f458:	4b11      	ldr	r3, [pc, #68]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f45a:	2200      	movs	r2, #0
 800f45c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f45e:	4b10      	ldr	r3, [pc, #64]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f460:	2200      	movs	r2, #0
 800f462:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f464:	4b0e      	ldr	r3, [pc, #56]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f466:	2200      	movs	r2, #0
 800f468:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f46a:	480d      	ldr	r0, [pc, #52]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f46c:	f7f4 fb98 	bl	8003ba0 <HAL_PCD_Init>
 800f470:	4603      	mov	r3, r0
 800f472:	2b00      	cmp	r3, #0
 800f474:	d001      	beq.n	800f47a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f476:	f7f1 fe96 	bl	80011a6 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f47a:	2180      	movs	r1, #128	@ 0x80
 800f47c:	4808      	ldr	r0, [pc, #32]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f47e:	f7f5 fdd0 	bl	8005022 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f482:	2240      	movs	r2, #64	@ 0x40
 800f484:	2100      	movs	r1, #0
 800f486:	4806      	ldr	r0, [pc, #24]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f488:	f7f5 fd84 	bl	8004f94 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f48c:	2280      	movs	r2, #128	@ 0x80
 800f48e:	2101      	movs	r1, #1
 800f490:	4803      	ldr	r0, [pc, #12]	@ (800f4a0 <USBD_LL_Init+0x94>)
 800f492:	f7f5 fd7f 	bl	8004f94 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f496:	2300      	movs	r3, #0
}
 800f498:	4618      	mov	r0, r3
 800f49a:	3708      	adds	r7, #8
 800f49c:	46bd      	mov	sp, r7
 800f49e:	bd80      	pop	{r7, pc}
 800f4a0:	200062fc 	.word	0x200062fc

0800f4a4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b084      	sub	sp, #16
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	f7f4 fc8a 	bl	8003dd4 <HAL_PCD_Start>
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4c4:	7bfb      	ldrb	r3, [r7, #15]
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	f000 f942 	bl	800f750 <USBD_Get_USB_Status>
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	3710      	adds	r7, #16
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}

0800f4da <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f4da:	b580      	push	{r7, lr}
 800f4dc:	b084      	sub	sp, #16
 800f4de:	af00      	add	r7, sp, #0
 800f4e0:	6078      	str	r0, [r7, #4]
 800f4e2:	4608      	mov	r0, r1
 800f4e4:	4611      	mov	r1, r2
 800f4e6:	461a      	mov	r2, r3
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	70fb      	strb	r3, [r7, #3]
 800f4ec:	460b      	mov	r3, r1
 800f4ee:	70bb      	strb	r3, [r7, #2]
 800f4f0:	4613      	mov	r3, r2
 800f4f2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f502:	78bb      	ldrb	r3, [r7, #2]
 800f504:	883a      	ldrh	r2, [r7, #0]
 800f506:	78f9      	ldrb	r1, [r7, #3]
 800f508:	f7f5 f95e 	bl	80047c8 <HAL_PCD_EP_Open>
 800f50c:	4603      	mov	r3, r0
 800f50e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f510:	7bfb      	ldrb	r3, [r7, #15]
 800f512:	4618      	mov	r0, r3
 800f514:	f000 f91c 	bl	800f750 <USBD_Get_USB_Status>
 800f518:	4603      	mov	r3, r0
 800f51a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f51c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f51e:	4618      	mov	r0, r3
 800f520:	3710      	adds	r7, #16
 800f522:	46bd      	mov	sp, r7
 800f524:	bd80      	pop	{r7, pc}

0800f526 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f526:	b580      	push	{r7, lr}
 800f528:	b084      	sub	sp, #16
 800f52a:	af00      	add	r7, sp, #0
 800f52c:	6078      	str	r0, [r7, #4]
 800f52e:	460b      	mov	r3, r1
 800f530:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f532:	2300      	movs	r3, #0
 800f534:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f536:	2300      	movs	r3, #0
 800f538:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f540:	78fa      	ldrb	r2, [r7, #3]
 800f542:	4611      	mov	r1, r2
 800f544:	4618      	mov	r0, r3
 800f546:	f7f5 f9a9 	bl	800489c <HAL_PCD_EP_Close>
 800f54a:	4603      	mov	r3, r0
 800f54c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f54e:	7bfb      	ldrb	r3, [r7, #15]
 800f550:	4618      	mov	r0, r3
 800f552:	f000 f8fd 	bl	800f750 <USBD_Get_USB_Status>
 800f556:	4603      	mov	r3, r0
 800f558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f55a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3710      	adds	r7, #16
 800f560:	46bd      	mov	sp, r7
 800f562:	bd80      	pop	{r7, pc}

0800f564 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f564:	b580      	push	{r7, lr}
 800f566:	b084      	sub	sp, #16
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
 800f56c:	460b      	mov	r3, r1
 800f56e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f570:	2300      	movs	r3, #0
 800f572:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f574:	2300      	movs	r3, #0
 800f576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f57e:	78fa      	ldrb	r2, [r7, #3]
 800f580:	4611      	mov	r1, r2
 800f582:	4618      	mov	r0, r3
 800f584:	f7f5 fa61 	bl	8004a4a <HAL_PCD_EP_SetStall>
 800f588:	4603      	mov	r3, r0
 800f58a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f58c:	7bfb      	ldrb	r3, [r7, #15]
 800f58e:	4618      	mov	r0, r3
 800f590:	f000 f8de 	bl	800f750 <USBD_Get_USB_Status>
 800f594:	4603      	mov	r3, r0
 800f596:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f598:	7bbb      	ldrb	r3, [r7, #14]
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	3710      	adds	r7, #16
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	bd80      	pop	{r7, pc}

0800f5a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5a2:	b580      	push	{r7, lr}
 800f5a4:	b084      	sub	sp, #16
 800f5a6:	af00      	add	r7, sp, #0
 800f5a8:	6078      	str	r0, [r7, #4]
 800f5aa:	460b      	mov	r3, r1
 800f5ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f5bc:	78fa      	ldrb	r2, [r7, #3]
 800f5be:	4611      	mov	r1, r2
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	f7f5 faa5 	bl	8004b10 <HAL_PCD_EP_ClrStall>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5ca:	7bfb      	ldrb	r3, [r7, #15]
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f000 f8bf 	bl	800f750 <USBD_Get_USB_Status>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3710      	adds	r7, #16
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}

0800f5e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5e0:	b480      	push	{r7}
 800f5e2:	b085      	sub	sp, #20
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	460b      	mov	r3, r1
 800f5ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f5f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f5f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	da0b      	bge.n	800f614 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f5fc:	78fb      	ldrb	r3, [r7, #3]
 800f5fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f602:	68f9      	ldr	r1, [r7, #12]
 800f604:	4613      	mov	r3, r2
 800f606:	00db      	lsls	r3, r3, #3
 800f608:	4413      	add	r3, r2
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	440b      	add	r3, r1
 800f60e:	3316      	adds	r3, #22
 800f610:	781b      	ldrb	r3, [r3, #0]
 800f612:	e00b      	b.n	800f62c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f614:	78fb      	ldrb	r3, [r7, #3]
 800f616:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f61a:	68f9      	ldr	r1, [r7, #12]
 800f61c:	4613      	mov	r3, r2
 800f61e:	00db      	lsls	r3, r3, #3
 800f620:	4413      	add	r3, r2
 800f622:	009b      	lsls	r3, r3, #2
 800f624:	440b      	add	r3, r1
 800f626:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f62a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3714      	adds	r7, #20
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	460b      	mov	r3, r1
 800f642:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f644:	2300      	movs	r3, #0
 800f646:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f648:	2300      	movs	r3, #0
 800f64a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f652:	78fa      	ldrb	r2, [r7, #3]
 800f654:	4611      	mov	r1, r2
 800f656:	4618      	mov	r0, r3
 800f658:	f7f5 f892 	bl	8004780 <HAL_PCD_SetAddress>
 800f65c:	4603      	mov	r3, r0
 800f65e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f660:	7bfb      	ldrb	r3, [r7, #15]
 800f662:	4618      	mov	r0, r3
 800f664:	f000 f874 	bl	800f750 <USBD_Get_USB_Status>
 800f668:	4603      	mov	r3, r0
 800f66a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f66c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f66e:	4618      	mov	r0, r3
 800f670:	3710      	adds	r7, #16
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}

0800f676 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f676:	b580      	push	{r7, lr}
 800f678:	b086      	sub	sp, #24
 800f67a:	af00      	add	r7, sp, #0
 800f67c:	60f8      	str	r0, [r7, #12]
 800f67e:	607a      	str	r2, [r7, #4]
 800f680:	603b      	str	r3, [r7, #0]
 800f682:	460b      	mov	r3, r1
 800f684:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f686:	2300      	movs	r3, #0
 800f688:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f68a:	2300      	movs	r3, #0
 800f68c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f694:	7af9      	ldrb	r1, [r7, #11]
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	687a      	ldr	r2, [r7, #4]
 800f69a:	f7f5 f99c 	bl	80049d6 <HAL_PCD_EP_Transmit>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6a2:	7dfb      	ldrb	r3, [r7, #23]
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f000 f853 	bl	800f750 <USBD_Get_USB_Status>
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3718      	adds	r7, #24
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}

0800f6b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b086      	sub	sp, #24
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	60f8      	str	r0, [r7, #12]
 800f6c0:	607a      	str	r2, [r7, #4]
 800f6c2:	603b      	str	r3, [r7, #0]
 800f6c4:	460b      	mov	r3, r1
 800f6c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f6d6:	7af9      	ldrb	r1, [r7, #11]
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	687a      	ldr	r2, [r7, #4]
 800f6dc:	f7f5 f928 	bl	8004930 <HAL_PCD_EP_Receive>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6e4:	7dfb      	ldrb	r3, [r7, #23]
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	f000 f832 	bl	800f750 <USBD_Get_USB_Status>
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6f0:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	3718      	adds	r7, #24
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bd80      	pop	{r7, pc}

0800f6fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f6fa:	b580      	push	{r7, lr}
 800f6fc:	b082      	sub	sp, #8
 800f6fe:	af00      	add	r7, sp, #0
 800f700:	6078      	str	r0, [r7, #4]
 800f702:	460b      	mov	r3, r1
 800f704:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f70c:	78fa      	ldrb	r2, [r7, #3]
 800f70e:	4611      	mov	r1, r2
 800f710:	4618      	mov	r0, r3
 800f712:	f7f5 f948 	bl	80049a6 <HAL_PCD_EP_GetRxCount>
 800f716:	4603      	mov	r3, r0
}
 800f718:	4618      	mov	r0, r3
 800f71a:	3708      	adds	r7, #8
 800f71c:	46bd      	mov	sp, r7
 800f71e:	bd80      	pop	{r7, pc}

0800f720 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f720:	b480      	push	{r7}
 800f722:	b083      	sub	sp, #12
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f728:	4b03      	ldr	r3, [pc, #12]	@ (800f738 <USBD_static_malloc+0x18>)
}
 800f72a:	4618      	mov	r0, r3
 800f72c:	370c      	adds	r7, #12
 800f72e:	46bd      	mov	sp, r7
 800f730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f734:	4770      	bx	lr
 800f736:	bf00      	nop
 800f738:	200067e0 	.word	0x200067e0

0800f73c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f73c:	b480      	push	{r7}
 800f73e:	b083      	sub	sp, #12
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]

}
 800f744:	bf00      	nop
 800f746:	370c      	adds	r7, #12
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr

0800f750 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f750:	b480      	push	{r7}
 800f752:	b085      	sub	sp, #20
 800f754:	af00      	add	r7, sp, #0
 800f756:	4603      	mov	r3, r0
 800f758:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f75a:	2300      	movs	r3, #0
 800f75c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f75e:	79fb      	ldrb	r3, [r7, #7]
 800f760:	2b03      	cmp	r3, #3
 800f762:	d817      	bhi.n	800f794 <USBD_Get_USB_Status+0x44>
 800f764:	a201      	add	r2, pc, #4	@ (adr r2, 800f76c <USBD_Get_USB_Status+0x1c>)
 800f766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f76a:	bf00      	nop
 800f76c:	0800f77d 	.word	0x0800f77d
 800f770:	0800f783 	.word	0x0800f783
 800f774:	0800f789 	.word	0x0800f789
 800f778:	0800f78f 	.word	0x0800f78f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f77c:	2300      	movs	r3, #0
 800f77e:	73fb      	strb	r3, [r7, #15]
    break;
 800f780:	e00b      	b.n	800f79a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f782:	2303      	movs	r3, #3
 800f784:	73fb      	strb	r3, [r7, #15]
    break;
 800f786:	e008      	b.n	800f79a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f788:	2301      	movs	r3, #1
 800f78a:	73fb      	strb	r3, [r7, #15]
    break;
 800f78c:	e005      	b.n	800f79a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f78e:	2303      	movs	r3, #3
 800f790:	73fb      	strb	r3, [r7, #15]
    break;
 800f792:	e002      	b.n	800f79a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f794:	2303      	movs	r3, #3
 800f796:	73fb      	strb	r3, [r7, #15]
    break;
 800f798:	bf00      	nop
  }
  return usb_status;
 800f79a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f79c:	4618      	mov	r0, r3
 800f79e:	3714      	adds	r7, #20
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a6:	4770      	bx	lr

0800f7a8 <malloc>:
 800f7a8:	4b02      	ldr	r3, [pc, #8]	@ (800f7b4 <malloc+0xc>)
 800f7aa:	4601      	mov	r1, r0
 800f7ac:	6818      	ldr	r0, [r3, #0]
 800f7ae:	f000 b825 	b.w	800f7fc <_malloc_r>
 800f7b2:	bf00      	nop
 800f7b4:	20000128 	.word	0x20000128

0800f7b8 <sbrk_aligned>:
 800f7b8:	b570      	push	{r4, r5, r6, lr}
 800f7ba:	4e0f      	ldr	r6, [pc, #60]	@ (800f7f8 <sbrk_aligned+0x40>)
 800f7bc:	460c      	mov	r4, r1
 800f7be:	6831      	ldr	r1, [r6, #0]
 800f7c0:	4605      	mov	r5, r0
 800f7c2:	b911      	cbnz	r1, 800f7ca <sbrk_aligned+0x12>
 800f7c4:	f000 fb42 	bl	800fe4c <_sbrk_r>
 800f7c8:	6030      	str	r0, [r6, #0]
 800f7ca:	4621      	mov	r1, r4
 800f7cc:	4628      	mov	r0, r5
 800f7ce:	f000 fb3d 	bl	800fe4c <_sbrk_r>
 800f7d2:	1c43      	adds	r3, r0, #1
 800f7d4:	d103      	bne.n	800f7de <sbrk_aligned+0x26>
 800f7d6:	f04f 34ff 	mov.w	r4, #4294967295
 800f7da:	4620      	mov	r0, r4
 800f7dc:	bd70      	pop	{r4, r5, r6, pc}
 800f7de:	1cc4      	adds	r4, r0, #3
 800f7e0:	f024 0403 	bic.w	r4, r4, #3
 800f7e4:	42a0      	cmp	r0, r4
 800f7e6:	d0f8      	beq.n	800f7da <sbrk_aligned+0x22>
 800f7e8:	1a21      	subs	r1, r4, r0
 800f7ea:	4628      	mov	r0, r5
 800f7ec:	f000 fb2e 	bl	800fe4c <_sbrk_r>
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	d1f2      	bne.n	800f7da <sbrk_aligned+0x22>
 800f7f4:	e7ef      	b.n	800f7d6 <sbrk_aligned+0x1e>
 800f7f6:	bf00      	nop
 800f7f8:	20006a00 	.word	0x20006a00

0800f7fc <_malloc_r>:
 800f7fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f800:	1ccd      	adds	r5, r1, #3
 800f802:	f025 0503 	bic.w	r5, r5, #3
 800f806:	3508      	adds	r5, #8
 800f808:	2d0c      	cmp	r5, #12
 800f80a:	bf38      	it	cc
 800f80c:	250c      	movcc	r5, #12
 800f80e:	2d00      	cmp	r5, #0
 800f810:	4606      	mov	r6, r0
 800f812:	db01      	blt.n	800f818 <_malloc_r+0x1c>
 800f814:	42a9      	cmp	r1, r5
 800f816:	d904      	bls.n	800f822 <_malloc_r+0x26>
 800f818:	230c      	movs	r3, #12
 800f81a:	6033      	str	r3, [r6, #0]
 800f81c:	2000      	movs	r0, #0
 800f81e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f8f8 <_malloc_r+0xfc>
 800f826:	f000 f869 	bl	800f8fc <__malloc_lock>
 800f82a:	f8d8 3000 	ldr.w	r3, [r8]
 800f82e:	461c      	mov	r4, r3
 800f830:	bb44      	cbnz	r4, 800f884 <_malloc_r+0x88>
 800f832:	4629      	mov	r1, r5
 800f834:	4630      	mov	r0, r6
 800f836:	f7ff ffbf 	bl	800f7b8 <sbrk_aligned>
 800f83a:	1c43      	adds	r3, r0, #1
 800f83c:	4604      	mov	r4, r0
 800f83e:	d158      	bne.n	800f8f2 <_malloc_r+0xf6>
 800f840:	f8d8 4000 	ldr.w	r4, [r8]
 800f844:	4627      	mov	r7, r4
 800f846:	2f00      	cmp	r7, #0
 800f848:	d143      	bne.n	800f8d2 <_malloc_r+0xd6>
 800f84a:	2c00      	cmp	r4, #0
 800f84c:	d04b      	beq.n	800f8e6 <_malloc_r+0xea>
 800f84e:	6823      	ldr	r3, [r4, #0]
 800f850:	4639      	mov	r1, r7
 800f852:	4630      	mov	r0, r6
 800f854:	eb04 0903 	add.w	r9, r4, r3
 800f858:	f000 faf8 	bl	800fe4c <_sbrk_r>
 800f85c:	4581      	cmp	r9, r0
 800f85e:	d142      	bne.n	800f8e6 <_malloc_r+0xea>
 800f860:	6821      	ldr	r1, [r4, #0]
 800f862:	1a6d      	subs	r5, r5, r1
 800f864:	4629      	mov	r1, r5
 800f866:	4630      	mov	r0, r6
 800f868:	f7ff ffa6 	bl	800f7b8 <sbrk_aligned>
 800f86c:	3001      	adds	r0, #1
 800f86e:	d03a      	beq.n	800f8e6 <_malloc_r+0xea>
 800f870:	6823      	ldr	r3, [r4, #0]
 800f872:	442b      	add	r3, r5
 800f874:	6023      	str	r3, [r4, #0]
 800f876:	f8d8 3000 	ldr.w	r3, [r8]
 800f87a:	685a      	ldr	r2, [r3, #4]
 800f87c:	bb62      	cbnz	r2, 800f8d8 <_malloc_r+0xdc>
 800f87e:	f8c8 7000 	str.w	r7, [r8]
 800f882:	e00f      	b.n	800f8a4 <_malloc_r+0xa8>
 800f884:	6822      	ldr	r2, [r4, #0]
 800f886:	1b52      	subs	r2, r2, r5
 800f888:	d420      	bmi.n	800f8cc <_malloc_r+0xd0>
 800f88a:	2a0b      	cmp	r2, #11
 800f88c:	d917      	bls.n	800f8be <_malloc_r+0xc2>
 800f88e:	1961      	adds	r1, r4, r5
 800f890:	42a3      	cmp	r3, r4
 800f892:	6025      	str	r5, [r4, #0]
 800f894:	bf18      	it	ne
 800f896:	6059      	strne	r1, [r3, #4]
 800f898:	6863      	ldr	r3, [r4, #4]
 800f89a:	bf08      	it	eq
 800f89c:	f8c8 1000 	streq.w	r1, [r8]
 800f8a0:	5162      	str	r2, [r4, r5]
 800f8a2:	604b      	str	r3, [r1, #4]
 800f8a4:	4630      	mov	r0, r6
 800f8a6:	f000 f82f 	bl	800f908 <__malloc_unlock>
 800f8aa:	f104 000b 	add.w	r0, r4, #11
 800f8ae:	1d23      	adds	r3, r4, #4
 800f8b0:	f020 0007 	bic.w	r0, r0, #7
 800f8b4:	1ac2      	subs	r2, r0, r3
 800f8b6:	bf1c      	itt	ne
 800f8b8:	1a1b      	subne	r3, r3, r0
 800f8ba:	50a3      	strne	r3, [r4, r2]
 800f8bc:	e7af      	b.n	800f81e <_malloc_r+0x22>
 800f8be:	6862      	ldr	r2, [r4, #4]
 800f8c0:	42a3      	cmp	r3, r4
 800f8c2:	bf0c      	ite	eq
 800f8c4:	f8c8 2000 	streq.w	r2, [r8]
 800f8c8:	605a      	strne	r2, [r3, #4]
 800f8ca:	e7eb      	b.n	800f8a4 <_malloc_r+0xa8>
 800f8cc:	4623      	mov	r3, r4
 800f8ce:	6864      	ldr	r4, [r4, #4]
 800f8d0:	e7ae      	b.n	800f830 <_malloc_r+0x34>
 800f8d2:	463c      	mov	r4, r7
 800f8d4:	687f      	ldr	r7, [r7, #4]
 800f8d6:	e7b6      	b.n	800f846 <_malloc_r+0x4a>
 800f8d8:	461a      	mov	r2, r3
 800f8da:	685b      	ldr	r3, [r3, #4]
 800f8dc:	42a3      	cmp	r3, r4
 800f8de:	d1fb      	bne.n	800f8d8 <_malloc_r+0xdc>
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	6053      	str	r3, [r2, #4]
 800f8e4:	e7de      	b.n	800f8a4 <_malloc_r+0xa8>
 800f8e6:	230c      	movs	r3, #12
 800f8e8:	6033      	str	r3, [r6, #0]
 800f8ea:	4630      	mov	r0, r6
 800f8ec:	f000 f80c 	bl	800f908 <__malloc_unlock>
 800f8f0:	e794      	b.n	800f81c <_malloc_r+0x20>
 800f8f2:	6005      	str	r5, [r0, #0]
 800f8f4:	e7d6      	b.n	800f8a4 <_malloc_r+0xa8>
 800f8f6:	bf00      	nop
 800f8f8:	20006a04 	.word	0x20006a04

0800f8fc <__malloc_lock>:
 800f8fc:	4801      	ldr	r0, [pc, #4]	@ (800f904 <__malloc_lock+0x8>)
 800f8fe:	f000 baf2 	b.w	800fee6 <__retarget_lock_acquire_recursive>
 800f902:	bf00      	nop
 800f904:	20006b48 	.word	0x20006b48

0800f908 <__malloc_unlock>:
 800f908:	4801      	ldr	r0, [pc, #4]	@ (800f910 <__malloc_unlock+0x8>)
 800f90a:	f000 baed 	b.w	800fee8 <__retarget_lock_release_recursive>
 800f90e:	bf00      	nop
 800f910:	20006b48 	.word	0x20006b48

0800f914 <std>:
 800f914:	2300      	movs	r3, #0
 800f916:	b510      	push	{r4, lr}
 800f918:	4604      	mov	r4, r0
 800f91a:	e9c0 3300 	strd	r3, r3, [r0]
 800f91e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f922:	6083      	str	r3, [r0, #8]
 800f924:	8181      	strh	r1, [r0, #12]
 800f926:	6643      	str	r3, [r0, #100]	@ 0x64
 800f928:	81c2      	strh	r2, [r0, #14]
 800f92a:	6183      	str	r3, [r0, #24]
 800f92c:	4619      	mov	r1, r3
 800f92e:	2208      	movs	r2, #8
 800f930:	305c      	adds	r0, #92	@ 0x5c
 800f932:	f000 f9f9 	bl	800fd28 <memset>
 800f936:	4b0d      	ldr	r3, [pc, #52]	@ (800f96c <std+0x58>)
 800f938:	6263      	str	r3, [r4, #36]	@ 0x24
 800f93a:	4b0d      	ldr	r3, [pc, #52]	@ (800f970 <std+0x5c>)
 800f93c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f93e:	4b0d      	ldr	r3, [pc, #52]	@ (800f974 <std+0x60>)
 800f940:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f942:	4b0d      	ldr	r3, [pc, #52]	@ (800f978 <std+0x64>)
 800f944:	6323      	str	r3, [r4, #48]	@ 0x30
 800f946:	4b0d      	ldr	r3, [pc, #52]	@ (800f97c <std+0x68>)
 800f948:	6224      	str	r4, [r4, #32]
 800f94a:	429c      	cmp	r4, r3
 800f94c:	d006      	beq.n	800f95c <std+0x48>
 800f94e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f952:	4294      	cmp	r4, r2
 800f954:	d002      	beq.n	800f95c <std+0x48>
 800f956:	33d0      	adds	r3, #208	@ 0xd0
 800f958:	429c      	cmp	r4, r3
 800f95a:	d105      	bne.n	800f968 <std+0x54>
 800f95c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f964:	f000 babe 	b.w	800fee4 <__retarget_lock_init_recursive>
 800f968:	bd10      	pop	{r4, pc}
 800f96a:	bf00      	nop
 800f96c:	0800fb79 	.word	0x0800fb79
 800f970:	0800fb9b 	.word	0x0800fb9b
 800f974:	0800fbd3 	.word	0x0800fbd3
 800f978:	0800fbf7 	.word	0x0800fbf7
 800f97c:	20006a08 	.word	0x20006a08

0800f980 <stdio_exit_handler>:
 800f980:	4a02      	ldr	r2, [pc, #8]	@ (800f98c <stdio_exit_handler+0xc>)
 800f982:	4903      	ldr	r1, [pc, #12]	@ (800f990 <stdio_exit_handler+0x10>)
 800f984:	4803      	ldr	r0, [pc, #12]	@ (800f994 <stdio_exit_handler+0x14>)
 800f986:	f000 b869 	b.w	800fa5c <_fwalk_sglue>
 800f98a:	bf00      	nop
 800f98c:	2000011c 	.word	0x2000011c
 800f990:	08010645 	.word	0x08010645
 800f994:	2000012c 	.word	0x2000012c

0800f998 <cleanup_stdio>:
 800f998:	6841      	ldr	r1, [r0, #4]
 800f99a:	4b0c      	ldr	r3, [pc, #48]	@ (800f9cc <cleanup_stdio+0x34>)
 800f99c:	4299      	cmp	r1, r3
 800f99e:	b510      	push	{r4, lr}
 800f9a0:	4604      	mov	r4, r0
 800f9a2:	d001      	beq.n	800f9a8 <cleanup_stdio+0x10>
 800f9a4:	f000 fe4e 	bl	8010644 <_fflush_r>
 800f9a8:	68a1      	ldr	r1, [r4, #8]
 800f9aa:	4b09      	ldr	r3, [pc, #36]	@ (800f9d0 <cleanup_stdio+0x38>)
 800f9ac:	4299      	cmp	r1, r3
 800f9ae:	d002      	beq.n	800f9b6 <cleanup_stdio+0x1e>
 800f9b0:	4620      	mov	r0, r4
 800f9b2:	f000 fe47 	bl	8010644 <_fflush_r>
 800f9b6:	68e1      	ldr	r1, [r4, #12]
 800f9b8:	4b06      	ldr	r3, [pc, #24]	@ (800f9d4 <cleanup_stdio+0x3c>)
 800f9ba:	4299      	cmp	r1, r3
 800f9bc:	d004      	beq.n	800f9c8 <cleanup_stdio+0x30>
 800f9be:	4620      	mov	r0, r4
 800f9c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9c4:	f000 be3e 	b.w	8010644 <_fflush_r>
 800f9c8:	bd10      	pop	{r4, pc}
 800f9ca:	bf00      	nop
 800f9cc:	20006a08 	.word	0x20006a08
 800f9d0:	20006a70 	.word	0x20006a70
 800f9d4:	20006ad8 	.word	0x20006ad8

0800f9d8 <global_stdio_init.part.0>:
 800f9d8:	b510      	push	{r4, lr}
 800f9da:	4b0b      	ldr	r3, [pc, #44]	@ (800fa08 <global_stdio_init.part.0+0x30>)
 800f9dc:	4c0b      	ldr	r4, [pc, #44]	@ (800fa0c <global_stdio_init.part.0+0x34>)
 800f9de:	4a0c      	ldr	r2, [pc, #48]	@ (800fa10 <global_stdio_init.part.0+0x38>)
 800f9e0:	601a      	str	r2, [r3, #0]
 800f9e2:	4620      	mov	r0, r4
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	2104      	movs	r1, #4
 800f9e8:	f7ff ff94 	bl	800f914 <std>
 800f9ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f9f0:	2201      	movs	r2, #1
 800f9f2:	2109      	movs	r1, #9
 800f9f4:	f7ff ff8e 	bl	800f914 <std>
 800f9f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f9fc:	2202      	movs	r2, #2
 800f9fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa02:	2112      	movs	r1, #18
 800fa04:	f7ff bf86 	b.w	800f914 <std>
 800fa08:	20006b40 	.word	0x20006b40
 800fa0c:	20006a08 	.word	0x20006a08
 800fa10:	0800f981 	.word	0x0800f981

0800fa14 <__sfp_lock_acquire>:
 800fa14:	4801      	ldr	r0, [pc, #4]	@ (800fa1c <__sfp_lock_acquire+0x8>)
 800fa16:	f000 ba66 	b.w	800fee6 <__retarget_lock_acquire_recursive>
 800fa1a:	bf00      	nop
 800fa1c:	20006b49 	.word	0x20006b49

0800fa20 <__sfp_lock_release>:
 800fa20:	4801      	ldr	r0, [pc, #4]	@ (800fa28 <__sfp_lock_release+0x8>)
 800fa22:	f000 ba61 	b.w	800fee8 <__retarget_lock_release_recursive>
 800fa26:	bf00      	nop
 800fa28:	20006b49 	.word	0x20006b49

0800fa2c <__sinit>:
 800fa2c:	b510      	push	{r4, lr}
 800fa2e:	4604      	mov	r4, r0
 800fa30:	f7ff fff0 	bl	800fa14 <__sfp_lock_acquire>
 800fa34:	6a23      	ldr	r3, [r4, #32]
 800fa36:	b11b      	cbz	r3, 800fa40 <__sinit+0x14>
 800fa38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa3c:	f7ff bff0 	b.w	800fa20 <__sfp_lock_release>
 800fa40:	4b04      	ldr	r3, [pc, #16]	@ (800fa54 <__sinit+0x28>)
 800fa42:	6223      	str	r3, [r4, #32]
 800fa44:	4b04      	ldr	r3, [pc, #16]	@ (800fa58 <__sinit+0x2c>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d1f5      	bne.n	800fa38 <__sinit+0xc>
 800fa4c:	f7ff ffc4 	bl	800f9d8 <global_stdio_init.part.0>
 800fa50:	e7f2      	b.n	800fa38 <__sinit+0xc>
 800fa52:	bf00      	nop
 800fa54:	0800f999 	.word	0x0800f999
 800fa58:	20006b40 	.word	0x20006b40

0800fa5c <_fwalk_sglue>:
 800fa5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa60:	4607      	mov	r7, r0
 800fa62:	4688      	mov	r8, r1
 800fa64:	4614      	mov	r4, r2
 800fa66:	2600      	movs	r6, #0
 800fa68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa6c:	f1b9 0901 	subs.w	r9, r9, #1
 800fa70:	d505      	bpl.n	800fa7e <_fwalk_sglue+0x22>
 800fa72:	6824      	ldr	r4, [r4, #0]
 800fa74:	2c00      	cmp	r4, #0
 800fa76:	d1f7      	bne.n	800fa68 <_fwalk_sglue+0xc>
 800fa78:	4630      	mov	r0, r6
 800fa7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa7e:	89ab      	ldrh	r3, [r5, #12]
 800fa80:	2b01      	cmp	r3, #1
 800fa82:	d907      	bls.n	800fa94 <_fwalk_sglue+0x38>
 800fa84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa88:	3301      	adds	r3, #1
 800fa8a:	d003      	beq.n	800fa94 <_fwalk_sglue+0x38>
 800fa8c:	4629      	mov	r1, r5
 800fa8e:	4638      	mov	r0, r7
 800fa90:	47c0      	blx	r8
 800fa92:	4306      	orrs	r6, r0
 800fa94:	3568      	adds	r5, #104	@ 0x68
 800fa96:	e7e9      	b.n	800fa6c <_fwalk_sglue+0x10>

0800fa98 <iprintf>:
 800fa98:	b40f      	push	{r0, r1, r2, r3}
 800fa9a:	b507      	push	{r0, r1, r2, lr}
 800fa9c:	4906      	ldr	r1, [pc, #24]	@ (800fab8 <iprintf+0x20>)
 800fa9e:	ab04      	add	r3, sp, #16
 800faa0:	6808      	ldr	r0, [r1, #0]
 800faa2:	f853 2b04 	ldr.w	r2, [r3], #4
 800faa6:	6881      	ldr	r1, [r0, #8]
 800faa8:	9301      	str	r3, [sp, #4]
 800faaa:	f000 faa1 	bl	800fff0 <_vfiprintf_r>
 800faae:	b003      	add	sp, #12
 800fab0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fab4:	b004      	add	sp, #16
 800fab6:	4770      	bx	lr
 800fab8:	20000128 	.word	0x20000128

0800fabc <_puts_r>:
 800fabc:	6a03      	ldr	r3, [r0, #32]
 800fabe:	b570      	push	{r4, r5, r6, lr}
 800fac0:	6884      	ldr	r4, [r0, #8]
 800fac2:	4605      	mov	r5, r0
 800fac4:	460e      	mov	r6, r1
 800fac6:	b90b      	cbnz	r3, 800facc <_puts_r+0x10>
 800fac8:	f7ff ffb0 	bl	800fa2c <__sinit>
 800facc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800face:	07db      	lsls	r3, r3, #31
 800fad0:	d405      	bmi.n	800fade <_puts_r+0x22>
 800fad2:	89a3      	ldrh	r3, [r4, #12]
 800fad4:	0598      	lsls	r0, r3, #22
 800fad6:	d402      	bmi.n	800fade <_puts_r+0x22>
 800fad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fada:	f000 fa04 	bl	800fee6 <__retarget_lock_acquire_recursive>
 800fade:	89a3      	ldrh	r3, [r4, #12]
 800fae0:	0719      	lsls	r1, r3, #28
 800fae2:	d502      	bpl.n	800faea <_puts_r+0x2e>
 800fae4:	6923      	ldr	r3, [r4, #16]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d135      	bne.n	800fb56 <_puts_r+0x9a>
 800faea:	4621      	mov	r1, r4
 800faec:	4628      	mov	r0, r5
 800faee:	f000 f8c5 	bl	800fc7c <__swsetup_r>
 800faf2:	b380      	cbz	r0, 800fb56 <_puts_r+0x9a>
 800faf4:	f04f 35ff 	mov.w	r5, #4294967295
 800faf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fafa:	07da      	lsls	r2, r3, #31
 800fafc:	d405      	bmi.n	800fb0a <_puts_r+0x4e>
 800fafe:	89a3      	ldrh	r3, [r4, #12]
 800fb00:	059b      	lsls	r3, r3, #22
 800fb02:	d402      	bmi.n	800fb0a <_puts_r+0x4e>
 800fb04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fb06:	f000 f9ef 	bl	800fee8 <__retarget_lock_release_recursive>
 800fb0a:	4628      	mov	r0, r5
 800fb0c:	bd70      	pop	{r4, r5, r6, pc}
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	da04      	bge.n	800fb1c <_puts_r+0x60>
 800fb12:	69a2      	ldr	r2, [r4, #24]
 800fb14:	429a      	cmp	r2, r3
 800fb16:	dc17      	bgt.n	800fb48 <_puts_r+0x8c>
 800fb18:	290a      	cmp	r1, #10
 800fb1a:	d015      	beq.n	800fb48 <_puts_r+0x8c>
 800fb1c:	6823      	ldr	r3, [r4, #0]
 800fb1e:	1c5a      	adds	r2, r3, #1
 800fb20:	6022      	str	r2, [r4, #0]
 800fb22:	7019      	strb	r1, [r3, #0]
 800fb24:	68a3      	ldr	r3, [r4, #8]
 800fb26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb2a:	3b01      	subs	r3, #1
 800fb2c:	60a3      	str	r3, [r4, #8]
 800fb2e:	2900      	cmp	r1, #0
 800fb30:	d1ed      	bne.n	800fb0e <_puts_r+0x52>
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	da11      	bge.n	800fb5a <_puts_r+0x9e>
 800fb36:	4622      	mov	r2, r4
 800fb38:	210a      	movs	r1, #10
 800fb3a:	4628      	mov	r0, r5
 800fb3c:	f000 f85f 	bl	800fbfe <__swbuf_r>
 800fb40:	3001      	adds	r0, #1
 800fb42:	d0d7      	beq.n	800faf4 <_puts_r+0x38>
 800fb44:	250a      	movs	r5, #10
 800fb46:	e7d7      	b.n	800faf8 <_puts_r+0x3c>
 800fb48:	4622      	mov	r2, r4
 800fb4a:	4628      	mov	r0, r5
 800fb4c:	f000 f857 	bl	800fbfe <__swbuf_r>
 800fb50:	3001      	adds	r0, #1
 800fb52:	d1e7      	bne.n	800fb24 <_puts_r+0x68>
 800fb54:	e7ce      	b.n	800faf4 <_puts_r+0x38>
 800fb56:	3e01      	subs	r6, #1
 800fb58:	e7e4      	b.n	800fb24 <_puts_r+0x68>
 800fb5a:	6823      	ldr	r3, [r4, #0]
 800fb5c:	1c5a      	adds	r2, r3, #1
 800fb5e:	6022      	str	r2, [r4, #0]
 800fb60:	220a      	movs	r2, #10
 800fb62:	701a      	strb	r2, [r3, #0]
 800fb64:	e7ee      	b.n	800fb44 <_puts_r+0x88>
	...

0800fb68 <puts>:
 800fb68:	4b02      	ldr	r3, [pc, #8]	@ (800fb74 <puts+0xc>)
 800fb6a:	4601      	mov	r1, r0
 800fb6c:	6818      	ldr	r0, [r3, #0]
 800fb6e:	f7ff bfa5 	b.w	800fabc <_puts_r>
 800fb72:	bf00      	nop
 800fb74:	20000128 	.word	0x20000128

0800fb78 <__sread>:
 800fb78:	b510      	push	{r4, lr}
 800fb7a:	460c      	mov	r4, r1
 800fb7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb80:	f000 f952 	bl	800fe28 <_read_r>
 800fb84:	2800      	cmp	r0, #0
 800fb86:	bfab      	itete	ge
 800fb88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fb8a:	89a3      	ldrhlt	r3, [r4, #12]
 800fb8c:	181b      	addge	r3, r3, r0
 800fb8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fb92:	bfac      	ite	ge
 800fb94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fb96:	81a3      	strhlt	r3, [r4, #12]
 800fb98:	bd10      	pop	{r4, pc}

0800fb9a <__swrite>:
 800fb9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb9e:	461f      	mov	r7, r3
 800fba0:	898b      	ldrh	r3, [r1, #12]
 800fba2:	05db      	lsls	r3, r3, #23
 800fba4:	4605      	mov	r5, r0
 800fba6:	460c      	mov	r4, r1
 800fba8:	4616      	mov	r6, r2
 800fbaa:	d505      	bpl.n	800fbb8 <__swrite+0x1e>
 800fbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbb0:	2302      	movs	r3, #2
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f000 f926 	bl	800fe04 <_lseek_r>
 800fbb8:	89a3      	ldrh	r3, [r4, #12]
 800fbba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fbc2:	81a3      	strh	r3, [r4, #12]
 800fbc4:	4632      	mov	r2, r6
 800fbc6:	463b      	mov	r3, r7
 800fbc8:	4628      	mov	r0, r5
 800fbca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbce:	f000 b94d 	b.w	800fe6c <_write_r>

0800fbd2 <__sseek>:
 800fbd2:	b510      	push	{r4, lr}
 800fbd4:	460c      	mov	r4, r1
 800fbd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbda:	f000 f913 	bl	800fe04 <_lseek_r>
 800fbde:	1c43      	adds	r3, r0, #1
 800fbe0:	89a3      	ldrh	r3, [r4, #12]
 800fbe2:	bf15      	itete	ne
 800fbe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fbe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fbea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fbee:	81a3      	strheq	r3, [r4, #12]
 800fbf0:	bf18      	it	ne
 800fbf2:	81a3      	strhne	r3, [r4, #12]
 800fbf4:	bd10      	pop	{r4, pc}

0800fbf6 <__sclose>:
 800fbf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbfa:	f000 b89d 	b.w	800fd38 <_close_r>

0800fbfe <__swbuf_r>:
 800fbfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc00:	460e      	mov	r6, r1
 800fc02:	4614      	mov	r4, r2
 800fc04:	4605      	mov	r5, r0
 800fc06:	b118      	cbz	r0, 800fc10 <__swbuf_r+0x12>
 800fc08:	6a03      	ldr	r3, [r0, #32]
 800fc0a:	b90b      	cbnz	r3, 800fc10 <__swbuf_r+0x12>
 800fc0c:	f7ff ff0e 	bl	800fa2c <__sinit>
 800fc10:	69a3      	ldr	r3, [r4, #24]
 800fc12:	60a3      	str	r3, [r4, #8]
 800fc14:	89a3      	ldrh	r3, [r4, #12]
 800fc16:	071a      	lsls	r2, r3, #28
 800fc18:	d501      	bpl.n	800fc1e <__swbuf_r+0x20>
 800fc1a:	6923      	ldr	r3, [r4, #16]
 800fc1c:	b943      	cbnz	r3, 800fc30 <__swbuf_r+0x32>
 800fc1e:	4621      	mov	r1, r4
 800fc20:	4628      	mov	r0, r5
 800fc22:	f000 f82b 	bl	800fc7c <__swsetup_r>
 800fc26:	b118      	cbz	r0, 800fc30 <__swbuf_r+0x32>
 800fc28:	f04f 37ff 	mov.w	r7, #4294967295
 800fc2c:	4638      	mov	r0, r7
 800fc2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc30:	6823      	ldr	r3, [r4, #0]
 800fc32:	6922      	ldr	r2, [r4, #16]
 800fc34:	1a98      	subs	r0, r3, r2
 800fc36:	6963      	ldr	r3, [r4, #20]
 800fc38:	b2f6      	uxtb	r6, r6
 800fc3a:	4283      	cmp	r3, r0
 800fc3c:	4637      	mov	r7, r6
 800fc3e:	dc05      	bgt.n	800fc4c <__swbuf_r+0x4e>
 800fc40:	4621      	mov	r1, r4
 800fc42:	4628      	mov	r0, r5
 800fc44:	f000 fcfe 	bl	8010644 <_fflush_r>
 800fc48:	2800      	cmp	r0, #0
 800fc4a:	d1ed      	bne.n	800fc28 <__swbuf_r+0x2a>
 800fc4c:	68a3      	ldr	r3, [r4, #8]
 800fc4e:	3b01      	subs	r3, #1
 800fc50:	60a3      	str	r3, [r4, #8]
 800fc52:	6823      	ldr	r3, [r4, #0]
 800fc54:	1c5a      	adds	r2, r3, #1
 800fc56:	6022      	str	r2, [r4, #0]
 800fc58:	701e      	strb	r6, [r3, #0]
 800fc5a:	6962      	ldr	r2, [r4, #20]
 800fc5c:	1c43      	adds	r3, r0, #1
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	d004      	beq.n	800fc6c <__swbuf_r+0x6e>
 800fc62:	89a3      	ldrh	r3, [r4, #12]
 800fc64:	07db      	lsls	r3, r3, #31
 800fc66:	d5e1      	bpl.n	800fc2c <__swbuf_r+0x2e>
 800fc68:	2e0a      	cmp	r6, #10
 800fc6a:	d1df      	bne.n	800fc2c <__swbuf_r+0x2e>
 800fc6c:	4621      	mov	r1, r4
 800fc6e:	4628      	mov	r0, r5
 800fc70:	f000 fce8 	bl	8010644 <_fflush_r>
 800fc74:	2800      	cmp	r0, #0
 800fc76:	d0d9      	beq.n	800fc2c <__swbuf_r+0x2e>
 800fc78:	e7d6      	b.n	800fc28 <__swbuf_r+0x2a>
	...

0800fc7c <__swsetup_r>:
 800fc7c:	b538      	push	{r3, r4, r5, lr}
 800fc7e:	4b29      	ldr	r3, [pc, #164]	@ (800fd24 <__swsetup_r+0xa8>)
 800fc80:	4605      	mov	r5, r0
 800fc82:	6818      	ldr	r0, [r3, #0]
 800fc84:	460c      	mov	r4, r1
 800fc86:	b118      	cbz	r0, 800fc90 <__swsetup_r+0x14>
 800fc88:	6a03      	ldr	r3, [r0, #32]
 800fc8a:	b90b      	cbnz	r3, 800fc90 <__swsetup_r+0x14>
 800fc8c:	f7ff fece 	bl	800fa2c <__sinit>
 800fc90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc94:	0719      	lsls	r1, r3, #28
 800fc96:	d422      	bmi.n	800fcde <__swsetup_r+0x62>
 800fc98:	06da      	lsls	r2, r3, #27
 800fc9a:	d407      	bmi.n	800fcac <__swsetup_r+0x30>
 800fc9c:	2209      	movs	r2, #9
 800fc9e:	602a      	str	r2, [r5, #0]
 800fca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca4:	81a3      	strh	r3, [r4, #12]
 800fca6:	f04f 30ff 	mov.w	r0, #4294967295
 800fcaa:	e033      	b.n	800fd14 <__swsetup_r+0x98>
 800fcac:	0758      	lsls	r0, r3, #29
 800fcae:	d512      	bpl.n	800fcd6 <__swsetup_r+0x5a>
 800fcb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fcb2:	b141      	cbz	r1, 800fcc6 <__swsetup_r+0x4a>
 800fcb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fcb8:	4299      	cmp	r1, r3
 800fcba:	d002      	beq.n	800fcc2 <__swsetup_r+0x46>
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	f000 f923 	bl	800ff08 <_free_r>
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	6363      	str	r3, [r4, #52]	@ 0x34
 800fcc6:	89a3      	ldrh	r3, [r4, #12]
 800fcc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fccc:	81a3      	strh	r3, [r4, #12]
 800fcce:	2300      	movs	r3, #0
 800fcd0:	6063      	str	r3, [r4, #4]
 800fcd2:	6923      	ldr	r3, [r4, #16]
 800fcd4:	6023      	str	r3, [r4, #0]
 800fcd6:	89a3      	ldrh	r3, [r4, #12]
 800fcd8:	f043 0308 	orr.w	r3, r3, #8
 800fcdc:	81a3      	strh	r3, [r4, #12]
 800fcde:	6923      	ldr	r3, [r4, #16]
 800fce0:	b94b      	cbnz	r3, 800fcf6 <__swsetup_r+0x7a>
 800fce2:	89a3      	ldrh	r3, [r4, #12]
 800fce4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcec:	d003      	beq.n	800fcf6 <__swsetup_r+0x7a>
 800fcee:	4621      	mov	r1, r4
 800fcf0:	4628      	mov	r0, r5
 800fcf2:	f000 fcf5 	bl	80106e0 <__smakebuf_r>
 800fcf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcfa:	f013 0201 	ands.w	r2, r3, #1
 800fcfe:	d00a      	beq.n	800fd16 <__swsetup_r+0x9a>
 800fd00:	2200      	movs	r2, #0
 800fd02:	60a2      	str	r2, [r4, #8]
 800fd04:	6962      	ldr	r2, [r4, #20]
 800fd06:	4252      	negs	r2, r2
 800fd08:	61a2      	str	r2, [r4, #24]
 800fd0a:	6922      	ldr	r2, [r4, #16]
 800fd0c:	b942      	cbnz	r2, 800fd20 <__swsetup_r+0xa4>
 800fd0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd12:	d1c5      	bne.n	800fca0 <__swsetup_r+0x24>
 800fd14:	bd38      	pop	{r3, r4, r5, pc}
 800fd16:	0799      	lsls	r1, r3, #30
 800fd18:	bf58      	it	pl
 800fd1a:	6962      	ldrpl	r2, [r4, #20]
 800fd1c:	60a2      	str	r2, [r4, #8]
 800fd1e:	e7f4      	b.n	800fd0a <__swsetup_r+0x8e>
 800fd20:	2000      	movs	r0, #0
 800fd22:	e7f7      	b.n	800fd14 <__swsetup_r+0x98>
 800fd24:	20000128 	.word	0x20000128

0800fd28 <memset>:
 800fd28:	4402      	add	r2, r0
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d100      	bne.n	800fd32 <memset+0xa>
 800fd30:	4770      	bx	lr
 800fd32:	f803 1b01 	strb.w	r1, [r3], #1
 800fd36:	e7f9      	b.n	800fd2c <memset+0x4>

0800fd38 <_close_r>:
 800fd38:	b538      	push	{r3, r4, r5, lr}
 800fd3a:	4d06      	ldr	r5, [pc, #24]	@ (800fd54 <_close_r+0x1c>)
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	4604      	mov	r4, r0
 800fd40:	4608      	mov	r0, r1
 800fd42:	602b      	str	r3, [r5, #0]
 800fd44:	f7f1 fbff 	bl	8001546 <_close>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d102      	bne.n	800fd52 <_close_r+0x1a>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	b103      	cbz	r3, 800fd52 <_close_r+0x1a>
 800fd50:	6023      	str	r3, [r4, #0]
 800fd52:	bd38      	pop	{r3, r4, r5, pc}
 800fd54:	20006b44 	.word	0x20006b44

0800fd58 <_reclaim_reent>:
 800fd58:	4b29      	ldr	r3, [pc, #164]	@ (800fe00 <_reclaim_reent+0xa8>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	4283      	cmp	r3, r0
 800fd5e:	b570      	push	{r4, r5, r6, lr}
 800fd60:	4604      	mov	r4, r0
 800fd62:	d04b      	beq.n	800fdfc <_reclaim_reent+0xa4>
 800fd64:	69c3      	ldr	r3, [r0, #28]
 800fd66:	b1ab      	cbz	r3, 800fd94 <_reclaim_reent+0x3c>
 800fd68:	68db      	ldr	r3, [r3, #12]
 800fd6a:	b16b      	cbz	r3, 800fd88 <_reclaim_reent+0x30>
 800fd6c:	2500      	movs	r5, #0
 800fd6e:	69e3      	ldr	r3, [r4, #28]
 800fd70:	68db      	ldr	r3, [r3, #12]
 800fd72:	5959      	ldr	r1, [r3, r5]
 800fd74:	2900      	cmp	r1, #0
 800fd76:	d13b      	bne.n	800fdf0 <_reclaim_reent+0x98>
 800fd78:	3504      	adds	r5, #4
 800fd7a:	2d80      	cmp	r5, #128	@ 0x80
 800fd7c:	d1f7      	bne.n	800fd6e <_reclaim_reent+0x16>
 800fd7e:	69e3      	ldr	r3, [r4, #28]
 800fd80:	4620      	mov	r0, r4
 800fd82:	68d9      	ldr	r1, [r3, #12]
 800fd84:	f000 f8c0 	bl	800ff08 <_free_r>
 800fd88:	69e3      	ldr	r3, [r4, #28]
 800fd8a:	6819      	ldr	r1, [r3, #0]
 800fd8c:	b111      	cbz	r1, 800fd94 <_reclaim_reent+0x3c>
 800fd8e:	4620      	mov	r0, r4
 800fd90:	f000 f8ba 	bl	800ff08 <_free_r>
 800fd94:	6961      	ldr	r1, [r4, #20]
 800fd96:	b111      	cbz	r1, 800fd9e <_reclaim_reent+0x46>
 800fd98:	4620      	mov	r0, r4
 800fd9a:	f000 f8b5 	bl	800ff08 <_free_r>
 800fd9e:	69e1      	ldr	r1, [r4, #28]
 800fda0:	b111      	cbz	r1, 800fda8 <_reclaim_reent+0x50>
 800fda2:	4620      	mov	r0, r4
 800fda4:	f000 f8b0 	bl	800ff08 <_free_r>
 800fda8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fdaa:	b111      	cbz	r1, 800fdb2 <_reclaim_reent+0x5a>
 800fdac:	4620      	mov	r0, r4
 800fdae:	f000 f8ab 	bl	800ff08 <_free_r>
 800fdb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdb4:	b111      	cbz	r1, 800fdbc <_reclaim_reent+0x64>
 800fdb6:	4620      	mov	r0, r4
 800fdb8:	f000 f8a6 	bl	800ff08 <_free_r>
 800fdbc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800fdbe:	b111      	cbz	r1, 800fdc6 <_reclaim_reent+0x6e>
 800fdc0:	4620      	mov	r0, r4
 800fdc2:	f000 f8a1 	bl	800ff08 <_free_r>
 800fdc6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800fdc8:	b111      	cbz	r1, 800fdd0 <_reclaim_reent+0x78>
 800fdca:	4620      	mov	r0, r4
 800fdcc:	f000 f89c 	bl	800ff08 <_free_r>
 800fdd0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800fdd2:	b111      	cbz	r1, 800fdda <_reclaim_reent+0x82>
 800fdd4:	4620      	mov	r0, r4
 800fdd6:	f000 f897 	bl	800ff08 <_free_r>
 800fdda:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800fddc:	b111      	cbz	r1, 800fde4 <_reclaim_reent+0x8c>
 800fdde:	4620      	mov	r0, r4
 800fde0:	f000 f892 	bl	800ff08 <_free_r>
 800fde4:	6a23      	ldr	r3, [r4, #32]
 800fde6:	b14b      	cbz	r3, 800fdfc <_reclaim_reent+0xa4>
 800fde8:	4620      	mov	r0, r4
 800fdea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fdee:	4718      	bx	r3
 800fdf0:	680e      	ldr	r6, [r1, #0]
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	f000 f888 	bl	800ff08 <_free_r>
 800fdf8:	4631      	mov	r1, r6
 800fdfa:	e7bb      	b.n	800fd74 <_reclaim_reent+0x1c>
 800fdfc:	bd70      	pop	{r4, r5, r6, pc}
 800fdfe:	bf00      	nop
 800fe00:	20000128 	.word	0x20000128

0800fe04 <_lseek_r>:
 800fe04:	b538      	push	{r3, r4, r5, lr}
 800fe06:	4d07      	ldr	r5, [pc, #28]	@ (800fe24 <_lseek_r+0x20>)
 800fe08:	4604      	mov	r4, r0
 800fe0a:	4608      	mov	r0, r1
 800fe0c:	4611      	mov	r1, r2
 800fe0e:	2200      	movs	r2, #0
 800fe10:	602a      	str	r2, [r5, #0]
 800fe12:	461a      	mov	r2, r3
 800fe14:	f7f1 fbbe 	bl	8001594 <_lseek>
 800fe18:	1c43      	adds	r3, r0, #1
 800fe1a:	d102      	bne.n	800fe22 <_lseek_r+0x1e>
 800fe1c:	682b      	ldr	r3, [r5, #0]
 800fe1e:	b103      	cbz	r3, 800fe22 <_lseek_r+0x1e>
 800fe20:	6023      	str	r3, [r4, #0]
 800fe22:	bd38      	pop	{r3, r4, r5, pc}
 800fe24:	20006b44 	.word	0x20006b44

0800fe28 <_read_r>:
 800fe28:	b538      	push	{r3, r4, r5, lr}
 800fe2a:	4d07      	ldr	r5, [pc, #28]	@ (800fe48 <_read_r+0x20>)
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	4608      	mov	r0, r1
 800fe30:	4611      	mov	r1, r2
 800fe32:	2200      	movs	r2, #0
 800fe34:	602a      	str	r2, [r5, #0]
 800fe36:	461a      	mov	r2, r3
 800fe38:	f7f1 fb4c 	bl	80014d4 <_read>
 800fe3c:	1c43      	adds	r3, r0, #1
 800fe3e:	d102      	bne.n	800fe46 <_read_r+0x1e>
 800fe40:	682b      	ldr	r3, [r5, #0]
 800fe42:	b103      	cbz	r3, 800fe46 <_read_r+0x1e>
 800fe44:	6023      	str	r3, [r4, #0]
 800fe46:	bd38      	pop	{r3, r4, r5, pc}
 800fe48:	20006b44 	.word	0x20006b44

0800fe4c <_sbrk_r>:
 800fe4c:	b538      	push	{r3, r4, r5, lr}
 800fe4e:	4d06      	ldr	r5, [pc, #24]	@ (800fe68 <_sbrk_r+0x1c>)
 800fe50:	2300      	movs	r3, #0
 800fe52:	4604      	mov	r4, r0
 800fe54:	4608      	mov	r0, r1
 800fe56:	602b      	str	r3, [r5, #0]
 800fe58:	f7f1 fbaa 	bl	80015b0 <_sbrk>
 800fe5c:	1c43      	adds	r3, r0, #1
 800fe5e:	d102      	bne.n	800fe66 <_sbrk_r+0x1a>
 800fe60:	682b      	ldr	r3, [r5, #0]
 800fe62:	b103      	cbz	r3, 800fe66 <_sbrk_r+0x1a>
 800fe64:	6023      	str	r3, [r4, #0]
 800fe66:	bd38      	pop	{r3, r4, r5, pc}
 800fe68:	20006b44 	.word	0x20006b44

0800fe6c <_write_r>:
 800fe6c:	b538      	push	{r3, r4, r5, lr}
 800fe6e:	4d07      	ldr	r5, [pc, #28]	@ (800fe8c <_write_r+0x20>)
 800fe70:	4604      	mov	r4, r0
 800fe72:	4608      	mov	r0, r1
 800fe74:	4611      	mov	r1, r2
 800fe76:	2200      	movs	r2, #0
 800fe78:	602a      	str	r2, [r5, #0]
 800fe7a:	461a      	mov	r2, r3
 800fe7c:	f7f1 fb47 	bl	800150e <_write>
 800fe80:	1c43      	adds	r3, r0, #1
 800fe82:	d102      	bne.n	800fe8a <_write_r+0x1e>
 800fe84:	682b      	ldr	r3, [r5, #0]
 800fe86:	b103      	cbz	r3, 800fe8a <_write_r+0x1e>
 800fe88:	6023      	str	r3, [r4, #0]
 800fe8a:	bd38      	pop	{r3, r4, r5, pc}
 800fe8c:	20006b44 	.word	0x20006b44

0800fe90 <__errno>:
 800fe90:	4b01      	ldr	r3, [pc, #4]	@ (800fe98 <__errno+0x8>)
 800fe92:	6818      	ldr	r0, [r3, #0]
 800fe94:	4770      	bx	lr
 800fe96:	bf00      	nop
 800fe98:	20000128 	.word	0x20000128

0800fe9c <__libc_init_array>:
 800fe9c:	b570      	push	{r4, r5, r6, lr}
 800fe9e:	4d0d      	ldr	r5, [pc, #52]	@ (800fed4 <__libc_init_array+0x38>)
 800fea0:	4c0d      	ldr	r4, [pc, #52]	@ (800fed8 <__libc_init_array+0x3c>)
 800fea2:	1b64      	subs	r4, r4, r5
 800fea4:	10a4      	asrs	r4, r4, #2
 800fea6:	2600      	movs	r6, #0
 800fea8:	42a6      	cmp	r6, r4
 800feaa:	d109      	bne.n	800fec0 <__libc_init_array+0x24>
 800feac:	4d0b      	ldr	r5, [pc, #44]	@ (800fedc <__libc_init_array+0x40>)
 800feae:	4c0c      	ldr	r4, [pc, #48]	@ (800fee0 <__libc_init_array+0x44>)
 800feb0:	f000 fc74 	bl	801079c <_init>
 800feb4:	1b64      	subs	r4, r4, r5
 800feb6:	10a4      	asrs	r4, r4, #2
 800feb8:	2600      	movs	r6, #0
 800feba:	42a6      	cmp	r6, r4
 800febc:	d105      	bne.n	800feca <__libc_init_array+0x2e>
 800febe:	bd70      	pop	{r4, r5, r6, pc}
 800fec0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fec4:	4798      	blx	r3
 800fec6:	3601      	adds	r6, #1
 800fec8:	e7ee      	b.n	800fea8 <__libc_init_array+0xc>
 800feca:	f855 3b04 	ldr.w	r3, [r5], #4
 800fece:	4798      	blx	r3
 800fed0:	3601      	adds	r6, #1
 800fed2:	e7f2      	b.n	800feba <__libc_init_array+0x1e>
 800fed4:	080122c8 	.word	0x080122c8
 800fed8:	080122c8 	.word	0x080122c8
 800fedc:	080122c8 	.word	0x080122c8
 800fee0:	080122cc 	.word	0x080122cc

0800fee4 <__retarget_lock_init_recursive>:
 800fee4:	4770      	bx	lr

0800fee6 <__retarget_lock_acquire_recursive>:
 800fee6:	4770      	bx	lr

0800fee8 <__retarget_lock_release_recursive>:
 800fee8:	4770      	bx	lr

0800feea <memcpy>:
 800feea:	440a      	add	r2, r1
 800feec:	4291      	cmp	r1, r2
 800feee:	f100 33ff 	add.w	r3, r0, #4294967295
 800fef2:	d100      	bne.n	800fef6 <memcpy+0xc>
 800fef4:	4770      	bx	lr
 800fef6:	b510      	push	{r4, lr}
 800fef8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fefc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff00:	4291      	cmp	r1, r2
 800ff02:	d1f9      	bne.n	800fef8 <memcpy+0xe>
 800ff04:	bd10      	pop	{r4, pc}
	...

0800ff08 <_free_r>:
 800ff08:	b538      	push	{r3, r4, r5, lr}
 800ff0a:	4605      	mov	r5, r0
 800ff0c:	2900      	cmp	r1, #0
 800ff0e:	d041      	beq.n	800ff94 <_free_r+0x8c>
 800ff10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff14:	1f0c      	subs	r4, r1, #4
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	bfb8      	it	lt
 800ff1a:	18e4      	addlt	r4, r4, r3
 800ff1c:	f7ff fcee 	bl	800f8fc <__malloc_lock>
 800ff20:	4a1d      	ldr	r2, [pc, #116]	@ (800ff98 <_free_r+0x90>)
 800ff22:	6813      	ldr	r3, [r2, #0]
 800ff24:	b933      	cbnz	r3, 800ff34 <_free_r+0x2c>
 800ff26:	6063      	str	r3, [r4, #4]
 800ff28:	6014      	str	r4, [r2, #0]
 800ff2a:	4628      	mov	r0, r5
 800ff2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff30:	f7ff bcea 	b.w	800f908 <__malloc_unlock>
 800ff34:	42a3      	cmp	r3, r4
 800ff36:	d908      	bls.n	800ff4a <_free_r+0x42>
 800ff38:	6820      	ldr	r0, [r4, #0]
 800ff3a:	1821      	adds	r1, r4, r0
 800ff3c:	428b      	cmp	r3, r1
 800ff3e:	bf01      	itttt	eq
 800ff40:	6819      	ldreq	r1, [r3, #0]
 800ff42:	685b      	ldreq	r3, [r3, #4]
 800ff44:	1809      	addeq	r1, r1, r0
 800ff46:	6021      	streq	r1, [r4, #0]
 800ff48:	e7ed      	b.n	800ff26 <_free_r+0x1e>
 800ff4a:	461a      	mov	r2, r3
 800ff4c:	685b      	ldr	r3, [r3, #4]
 800ff4e:	b10b      	cbz	r3, 800ff54 <_free_r+0x4c>
 800ff50:	42a3      	cmp	r3, r4
 800ff52:	d9fa      	bls.n	800ff4a <_free_r+0x42>
 800ff54:	6811      	ldr	r1, [r2, #0]
 800ff56:	1850      	adds	r0, r2, r1
 800ff58:	42a0      	cmp	r0, r4
 800ff5a:	d10b      	bne.n	800ff74 <_free_r+0x6c>
 800ff5c:	6820      	ldr	r0, [r4, #0]
 800ff5e:	4401      	add	r1, r0
 800ff60:	1850      	adds	r0, r2, r1
 800ff62:	4283      	cmp	r3, r0
 800ff64:	6011      	str	r1, [r2, #0]
 800ff66:	d1e0      	bne.n	800ff2a <_free_r+0x22>
 800ff68:	6818      	ldr	r0, [r3, #0]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	6053      	str	r3, [r2, #4]
 800ff6e:	4408      	add	r0, r1
 800ff70:	6010      	str	r0, [r2, #0]
 800ff72:	e7da      	b.n	800ff2a <_free_r+0x22>
 800ff74:	d902      	bls.n	800ff7c <_free_r+0x74>
 800ff76:	230c      	movs	r3, #12
 800ff78:	602b      	str	r3, [r5, #0]
 800ff7a:	e7d6      	b.n	800ff2a <_free_r+0x22>
 800ff7c:	6820      	ldr	r0, [r4, #0]
 800ff7e:	1821      	adds	r1, r4, r0
 800ff80:	428b      	cmp	r3, r1
 800ff82:	bf04      	itt	eq
 800ff84:	6819      	ldreq	r1, [r3, #0]
 800ff86:	685b      	ldreq	r3, [r3, #4]
 800ff88:	6063      	str	r3, [r4, #4]
 800ff8a:	bf04      	itt	eq
 800ff8c:	1809      	addeq	r1, r1, r0
 800ff8e:	6021      	streq	r1, [r4, #0]
 800ff90:	6054      	str	r4, [r2, #4]
 800ff92:	e7ca      	b.n	800ff2a <_free_r+0x22>
 800ff94:	bd38      	pop	{r3, r4, r5, pc}
 800ff96:	bf00      	nop
 800ff98:	20006a04 	.word	0x20006a04

0800ff9c <__sfputc_r>:
 800ff9c:	6893      	ldr	r3, [r2, #8]
 800ff9e:	3b01      	subs	r3, #1
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	b410      	push	{r4}
 800ffa4:	6093      	str	r3, [r2, #8]
 800ffa6:	da08      	bge.n	800ffba <__sfputc_r+0x1e>
 800ffa8:	6994      	ldr	r4, [r2, #24]
 800ffaa:	42a3      	cmp	r3, r4
 800ffac:	db01      	blt.n	800ffb2 <__sfputc_r+0x16>
 800ffae:	290a      	cmp	r1, #10
 800ffb0:	d103      	bne.n	800ffba <__sfputc_r+0x1e>
 800ffb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffb6:	f7ff be22 	b.w	800fbfe <__swbuf_r>
 800ffba:	6813      	ldr	r3, [r2, #0]
 800ffbc:	1c58      	adds	r0, r3, #1
 800ffbe:	6010      	str	r0, [r2, #0]
 800ffc0:	7019      	strb	r1, [r3, #0]
 800ffc2:	4608      	mov	r0, r1
 800ffc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffc8:	4770      	bx	lr

0800ffca <__sfputs_r>:
 800ffca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffcc:	4606      	mov	r6, r0
 800ffce:	460f      	mov	r7, r1
 800ffd0:	4614      	mov	r4, r2
 800ffd2:	18d5      	adds	r5, r2, r3
 800ffd4:	42ac      	cmp	r4, r5
 800ffd6:	d101      	bne.n	800ffdc <__sfputs_r+0x12>
 800ffd8:	2000      	movs	r0, #0
 800ffda:	e007      	b.n	800ffec <__sfputs_r+0x22>
 800ffdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffe0:	463a      	mov	r2, r7
 800ffe2:	4630      	mov	r0, r6
 800ffe4:	f7ff ffda 	bl	800ff9c <__sfputc_r>
 800ffe8:	1c43      	adds	r3, r0, #1
 800ffea:	d1f3      	bne.n	800ffd4 <__sfputs_r+0xa>
 800ffec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fff0 <_vfiprintf_r>:
 800fff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff4:	460d      	mov	r5, r1
 800fff6:	b09d      	sub	sp, #116	@ 0x74
 800fff8:	4614      	mov	r4, r2
 800fffa:	4698      	mov	r8, r3
 800fffc:	4606      	mov	r6, r0
 800fffe:	b118      	cbz	r0, 8010008 <_vfiprintf_r+0x18>
 8010000:	6a03      	ldr	r3, [r0, #32]
 8010002:	b90b      	cbnz	r3, 8010008 <_vfiprintf_r+0x18>
 8010004:	f7ff fd12 	bl	800fa2c <__sinit>
 8010008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801000a:	07d9      	lsls	r1, r3, #31
 801000c:	d405      	bmi.n	801001a <_vfiprintf_r+0x2a>
 801000e:	89ab      	ldrh	r3, [r5, #12]
 8010010:	059a      	lsls	r2, r3, #22
 8010012:	d402      	bmi.n	801001a <_vfiprintf_r+0x2a>
 8010014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010016:	f7ff ff66 	bl	800fee6 <__retarget_lock_acquire_recursive>
 801001a:	89ab      	ldrh	r3, [r5, #12]
 801001c:	071b      	lsls	r3, r3, #28
 801001e:	d501      	bpl.n	8010024 <_vfiprintf_r+0x34>
 8010020:	692b      	ldr	r3, [r5, #16]
 8010022:	b99b      	cbnz	r3, 801004c <_vfiprintf_r+0x5c>
 8010024:	4629      	mov	r1, r5
 8010026:	4630      	mov	r0, r6
 8010028:	f7ff fe28 	bl	800fc7c <__swsetup_r>
 801002c:	b170      	cbz	r0, 801004c <_vfiprintf_r+0x5c>
 801002e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010030:	07dc      	lsls	r4, r3, #31
 8010032:	d504      	bpl.n	801003e <_vfiprintf_r+0x4e>
 8010034:	f04f 30ff 	mov.w	r0, #4294967295
 8010038:	b01d      	add	sp, #116	@ 0x74
 801003a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801003e:	89ab      	ldrh	r3, [r5, #12]
 8010040:	0598      	lsls	r0, r3, #22
 8010042:	d4f7      	bmi.n	8010034 <_vfiprintf_r+0x44>
 8010044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010046:	f7ff ff4f 	bl	800fee8 <__retarget_lock_release_recursive>
 801004a:	e7f3      	b.n	8010034 <_vfiprintf_r+0x44>
 801004c:	2300      	movs	r3, #0
 801004e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010050:	2320      	movs	r3, #32
 8010052:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010056:	f8cd 800c 	str.w	r8, [sp, #12]
 801005a:	2330      	movs	r3, #48	@ 0x30
 801005c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801020c <_vfiprintf_r+0x21c>
 8010060:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010064:	f04f 0901 	mov.w	r9, #1
 8010068:	4623      	mov	r3, r4
 801006a:	469a      	mov	sl, r3
 801006c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010070:	b10a      	cbz	r2, 8010076 <_vfiprintf_r+0x86>
 8010072:	2a25      	cmp	r2, #37	@ 0x25
 8010074:	d1f9      	bne.n	801006a <_vfiprintf_r+0x7a>
 8010076:	ebba 0b04 	subs.w	fp, sl, r4
 801007a:	d00b      	beq.n	8010094 <_vfiprintf_r+0xa4>
 801007c:	465b      	mov	r3, fp
 801007e:	4622      	mov	r2, r4
 8010080:	4629      	mov	r1, r5
 8010082:	4630      	mov	r0, r6
 8010084:	f7ff ffa1 	bl	800ffca <__sfputs_r>
 8010088:	3001      	adds	r0, #1
 801008a:	f000 80a7 	beq.w	80101dc <_vfiprintf_r+0x1ec>
 801008e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010090:	445a      	add	r2, fp
 8010092:	9209      	str	r2, [sp, #36]	@ 0x24
 8010094:	f89a 3000 	ldrb.w	r3, [sl]
 8010098:	2b00      	cmp	r3, #0
 801009a:	f000 809f 	beq.w	80101dc <_vfiprintf_r+0x1ec>
 801009e:	2300      	movs	r3, #0
 80100a0:	f04f 32ff 	mov.w	r2, #4294967295
 80100a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100a8:	f10a 0a01 	add.w	sl, sl, #1
 80100ac:	9304      	str	r3, [sp, #16]
 80100ae:	9307      	str	r3, [sp, #28]
 80100b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80100b6:	4654      	mov	r4, sl
 80100b8:	2205      	movs	r2, #5
 80100ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100be:	4853      	ldr	r0, [pc, #332]	@ (801020c <_vfiprintf_r+0x21c>)
 80100c0:	f7f0 f88e 	bl	80001e0 <memchr>
 80100c4:	9a04      	ldr	r2, [sp, #16]
 80100c6:	b9d8      	cbnz	r0, 8010100 <_vfiprintf_r+0x110>
 80100c8:	06d1      	lsls	r1, r2, #27
 80100ca:	bf44      	itt	mi
 80100cc:	2320      	movmi	r3, #32
 80100ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100d2:	0713      	lsls	r3, r2, #28
 80100d4:	bf44      	itt	mi
 80100d6:	232b      	movmi	r3, #43	@ 0x2b
 80100d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100dc:	f89a 3000 	ldrb.w	r3, [sl]
 80100e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80100e2:	d015      	beq.n	8010110 <_vfiprintf_r+0x120>
 80100e4:	9a07      	ldr	r2, [sp, #28]
 80100e6:	4654      	mov	r4, sl
 80100e8:	2000      	movs	r0, #0
 80100ea:	f04f 0c0a 	mov.w	ip, #10
 80100ee:	4621      	mov	r1, r4
 80100f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100f4:	3b30      	subs	r3, #48	@ 0x30
 80100f6:	2b09      	cmp	r3, #9
 80100f8:	d94b      	bls.n	8010192 <_vfiprintf_r+0x1a2>
 80100fa:	b1b0      	cbz	r0, 801012a <_vfiprintf_r+0x13a>
 80100fc:	9207      	str	r2, [sp, #28]
 80100fe:	e014      	b.n	801012a <_vfiprintf_r+0x13a>
 8010100:	eba0 0308 	sub.w	r3, r0, r8
 8010104:	fa09 f303 	lsl.w	r3, r9, r3
 8010108:	4313      	orrs	r3, r2
 801010a:	9304      	str	r3, [sp, #16]
 801010c:	46a2      	mov	sl, r4
 801010e:	e7d2      	b.n	80100b6 <_vfiprintf_r+0xc6>
 8010110:	9b03      	ldr	r3, [sp, #12]
 8010112:	1d19      	adds	r1, r3, #4
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	9103      	str	r1, [sp, #12]
 8010118:	2b00      	cmp	r3, #0
 801011a:	bfbb      	ittet	lt
 801011c:	425b      	neglt	r3, r3
 801011e:	f042 0202 	orrlt.w	r2, r2, #2
 8010122:	9307      	strge	r3, [sp, #28]
 8010124:	9307      	strlt	r3, [sp, #28]
 8010126:	bfb8      	it	lt
 8010128:	9204      	strlt	r2, [sp, #16]
 801012a:	7823      	ldrb	r3, [r4, #0]
 801012c:	2b2e      	cmp	r3, #46	@ 0x2e
 801012e:	d10a      	bne.n	8010146 <_vfiprintf_r+0x156>
 8010130:	7863      	ldrb	r3, [r4, #1]
 8010132:	2b2a      	cmp	r3, #42	@ 0x2a
 8010134:	d132      	bne.n	801019c <_vfiprintf_r+0x1ac>
 8010136:	9b03      	ldr	r3, [sp, #12]
 8010138:	1d1a      	adds	r2, r3, #4
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	9203      	str	r2, [sp, #12]
 801013e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010142:	3402      	adds	r4, #2
 8010144:	9305      	str	r3, [sp, #20]
 8010146:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801021c <_vfiprintf_r+0x22c>
 801014a:	7821      	ldrb	r1, [r4, #0]
 801014c:	2203      	movs	r2, #3
 801014e:	4650      	mov	r0, sl
 8010150:	f7f0 f846 	bl	80001e0 <memchr>
 8010154:	b138      	cbz	r0, 8010166 <_vfiprintf_r+0x176>
 8010156:	9b04      	ldr	r3, [sp, #16]
 8010158:	eba0 000a 	sub.w	r0, r0, sl
 801015c:	2240      	movs	r2, #64	@ 0x40
 801015e:	4082      	lsls	r2, r0
 8010160:	4313      	orrs	r3, r2
 8010162:	3401      	adds	r4, #1
 8010164:	9304      	str	r3, [sp, #16]
 8010166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801016a:	4829      	ldr	r0, [pc, #164]	@ (8010210 <_vfiprintf_r+0x220>)
 801016c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010170:	2206      	movs	r2, #6
 8010172:	f7f0 f835 	bl	80001e0 <memchr>
 8010176:	2800      	cmp	r0, #0
 8010178:	d03f      	beq.n	80101fa <_vfiprintf_r+0x20a>
 801017a:	4b26      	ldr	r3, [pc, #152]	@ (8010214 <_vfiprintf_r+0x224>)
 801017c:	bb1b      	cbnz	r3, 80101c6 <_vfiprintf_r+0x1d6>
 801017e:	9b03      	ldr	r3, [sp, #12]
 8010180:	3307      	adds	r3, #7
 8010182:	f023 0307 	bic.w	r3, r3, #7
 8010186:	3308      	adds	r3, #8
 8010188:	9303      	str	r3, [sp, #12]
 801018a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801018c:	443b      	add	r3, r7
 801018e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010190:	e76a      	b.n	8010068 <_vfiprintf_r+0x78>
 8010192:	fb0c 3202 	mla	r2, ip, r2, r3
 8010196:	460c      	mov	r4, r1
 8010198:	2001      	movs	r0, #1
 801019a:	e7a8      	b.n	80100ee <_vfiprintf_r+0xfe>
 801019c:	2300      	movs	r3, #0
 801019e:	3401      	adds	r4, #1
 80101a0:	9305      	str	r3, [sp, #20]
 80101a2:	4619      	mov	r1, r3
 80101a4:	f04f 0c0a 	mov.w	ip, #10
 80101a8:	4620      	mov	r0, r4
 80101aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101ae:	3a30      	subs	r2, #48	@ 0x30
 80101b0:	2a09      	cmp	r2, #9
 80101b2:	d903      	bls.n	80101bc <_vfiprintf_r+0x1cc>
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d0c6      	beq.n	8010146 <_vfiprintf_r+0x156>
 80101b8:	9105      	str	r1, [sp, #20]
 80101ba:	e7c4      	b.n	8010146 <_vfiprintf_r+0x156>
 80101bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80101c0:	4604      	mov	r4, r0
 80101c2:	2301      	movs	r3, #1
 80101c4:	e7f0      	b.n	80101a8 <_vfiprintf_r+0x1b8>
 80101c6:	ab03      	add	r3, sp, #12
 80101c8:	9300      	str	r3, [sp, #0]
 80101ca:	462a      	mov	r2, r5
 80101cc:	4b12      	ldr	r3, [pc, #72]	@ (8010218 <_vfiprintf_r+0x228>)
 80101ce:	a904      	add	r1, sp, #16
 80101d0:	4630      	mov	r0, r6
 80101d2:	f3af 8000 	nop.w
 80101d6:	4607      	mov	r7, r0
 80101d8:	1c78      	adds	r0, r7, #1
 80101da:	d1d6      	bne.n	801018a <_vfiprintf_r+0x19a>
 80101dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101de:	07d9      	lsls	r1, r3, #31
 80101e0:	d405      	bmi.n	80101ee <_vfiprintf_r+0x1fe>
 80101e2:	89ab      	ldrh	r3, [r5, #12]
 80101e4:	059a      	lsls	r2, r3, #22
 80101e6:	d402      	bmi.n	80101ee <_vfiprintf_r+0x1fe>
 80101e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101ea:	f7ff fe7d 	bl	800fee8 <__retarget_lock_release_recursive>
 80101ee:	89ab      	ldrh	r3, [r5, #12]
 80101f0:	065b      	lsls	r3, r3, #25
 80101f2:	f53f af1f 	bmi.w	8010034 <_vfiprintf_r+0x44>
 80101f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101f8:	e71e      	b.n	8010038 <_vfiprintf_r+0x48>
 80101fa:	ab03      	add	r3, sp, #12
 80101fc:	9300      	str	r3, [sp, #0]
 80101fe:	462a      	mov	r2, r5
 8010200:	4b05      	ldr	r3, [pc, #20]	@ (8010218 <_vfiprintf_r+0x228>)
 8010202:	a904      	add	r1, sp, #16
 8010204:	4630      	mov	r0, r6
 8010206:	f000 f879 	bl	80102fc <_printf_i>
 801020a:	e7e4      	b.n	80101d6 <_vfiprintf_r+0x1e6>
 801020c:	0801228c 	.word	0x0801228c
 8010210:	08012296 	.word	0x08012296
 8010214:	00000000 	.word	0x00000000
 8010218:	0800ffcb 	.word	0x0800ffcb
 801021c:	08012292 	.word	0x08012292

08010220 <_printf_common>:
 8010220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010224:	4616      	mov	r6, r2
 8010226:	4698      	mov	r8, r3
 8010228:	688a      	ldr	r2, [r1, #8]
 801022a:	690b      	ldr	r3, [r1, #16]
 801022c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010230:	4293      	cmp	r3, r2
 8010232:	bfb8      	it	lt
 8010234:	4613      	movlt	r3, r2
 8010236:	6033      	str	r3, [r6, #0]
 8010238:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801023c:	4607      	mov	r7, r0
 801023e:	460c      	mov	r4, r1
 8010240:	b10a      	cbz	r2, 8010246 <_printf_common+0x26>
 8010242:	3301      	adds	r3, #1
 8010244:	6033      	str	r3, [r6, #0]
 8010246:	6823      	ldr	r3, [r4, #0]
 8010248:	0699      	lsls	r1, r3, #26
 801024a:	bf42      	ittt	mi
 801024c:	6833      	ldrmi	r3, [r6, #0]
 801024e:	3302      	addmi	r3, #2
 8010250:	6033      	strmi	r3, [r6, #0]
 8010252:	6825      	ldr	r5, [r4, #0]
 8010254:	f015 0506 	ands.w	r5, r5, #6
 8010258:	d106      	bne.n	8010268 <_printf_common+0x48>
 801025a:	f104 0a19 	add.w	sl, r4, #25
 801025e:	68e3      	ldr	r3, [r4, #12]
 8010260:	6832      	ldr	r2, [r6, #0]
 8010262:	1a9b      	subs	r3, r3, r2
 8010264:	42ab      	cmp	r3, r5
 8010266:	dc26      	bgt.n	80102b6 <_printf_common+0x96>
 8010268:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801026c:	6822      	ldr	r2, [r4, #0]
 801026e:	3b00      	subs	r3, #0
 8010270:	bf18      	it	ne
 8010272:	2301      	movne	r3, #1
 8010274:	0692      	lsls	r2, r2, #26
 8010276:	d42b      	bmi.n	80102d0 <_printf_common+0xb0>
 8010278:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801027c:	4641      	mov	r1, r8
 801027e:	4638      	mov	r0, r7
 8010280:	47c8      	blx	r9
 8010282:	3001      	adds	r0, #1
 8010284:	d01e      	beq.n	80102c4 <_printf_common+0xa4>
 8010286:	6823      	ldr	r3, [r4, #0]
 8010288:	6922      	ldr	r2, [r4, #16]
 801028a:	f003 0306 	and.w	r3, r3, #6
 801028e:	2b04      	cmp	r3, #4
 8010290:	bf02      	ittt	eq
 8010292:	68e5      	ldreq	r5, [r4, #12]
 8010294:	6833      	ldreq	r3, [r6, #0]
 8010296:	1aed      	subeq	r5, r5, r3
 8010298:	68a3      	ldr	r3, [r4, #8]
 801029a:	bf0c      	ite	eq
 801029c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80102a0:	2500      	movne	r5, #0
 80102a2:	4293      	cmp	r3, r2
 80102a4:	bfc4      	itt	gt
 80102a6:	1a9b      	subgt	r3, r3, r2
 80102a8:	18ed      	addgt	r5, r5, r3
 80102aa:	2600      	movs	r6, #0
 80102ac:	341a      	adds	r4, #26
 80102ae:	42b5      	cmp	r5, r6
 80102b0:	d11a      	bne.n	80102e8 <_printf_common+0xc8>
 80102b2:	2000      	movs	r0, #0
 80102b4:	e008      	b.n	80102c8 <_printf_common+0xa8>
 80102b6:	2301      	movs	r3, #1
 80102b8:	4652      	mov	r2, sl
 80102ba:	4641      	mov	r1, r8
 80102bc:	4638      	mov	r0, r7
 80102be:	47c8      	blx	r9
 80102c0:	3001      	adds	r0, #1
 80102c2:	d103      	bne.n	80102cc <_printf_common+0xac>
 80102c4:	f04f 30ff 	mov.w	r0, #4294967295
 80102c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102cc:	3501      	adds	r5, #1
 80102ce:	e7c6      	b.n	801025e <_printf_common+0x3e>
 80102d0:	18e1      	adds	r1, r4, r3
 80102d2:	1c5a      	adds	r2, r3, #1
 80102d4:	2030      	movs	r0, #48	@ 0x30
 80102d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80102da:	4422      	add	r2, r4
 80102dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80102e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80102e4:	3302      	adds	r3, #2
 80102e6:	e7c7      	b.n	8010278 <_printf_common+0x58>
 80102e8:	2301      	movs	r3, #1
 80102ea:	4622      	mov	r2, r4
 80102ec:	4641      	mov	r1, r8
 80102ee:	4638      	mov	r0, r7
 80102f0:	47c8      	blx	r9
 80102f2:	3001      	adds	r0, #1
 80102f4:	d0e6      	beq.n	80102c4 <_printf_common+0xa4>
 80102f6:	3601      	adds	r6, #1
 80102f8:	e7d9      	b.n	80102ae <_printf_common+0x8e>
	...

080102fc <_printf_i>:
 80102fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010300:	7e0f      	ldrb	r7, [r1, #24]
 8010302:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010304:	2f78      	cmp	r7, #120	@ 0x78
 8010306:	4691      	mov	r9, r2
 8010308:	4680      	mov	r8, r0
 801030a:	460c      	mov	r4, r1
 801030c:	469a      	mov	sl, r3
 801030e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010312:	d807      	bhi.n	8010324 <_printf_i+0x28>
 8010314:	2f62      	cmp	r7, #98	@ 0x62
 8010316:	d80a      	bhi.n	801032e <_printf_i+0x32>
 8010318:	2f00      	cmp	r7, #0
 801031a:	f000 80d2 	beq.w	80104c2 <_printf_i+0x1c6>
 801031e:	2f58      	cmp	r7, #88	@ 0x58
 8010320:	f000 80b9 	beq.w	8010496 <_printf_i+0x19a>
 8010324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010328:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801032c:	e03a      	b.n	80103a4 <_printf_i+0xa8>
 801032e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010332:	2b15      	cmp	r3, #21
 8010334:	d8f6      	bhi.n	8010324 <_printf_i+0x28>
 8010336:	a101      	add	r1, pc, #4	@ (adr r1, 801033c <_printf_i+0x40>)
 8010338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801033c:	08010395 	.word	0x08010395
 8010340:	080103a9 	.word	0x080103a9
 8010344:	08010325 	.word	0x08010325
 8010348:	08010325 	.word	0x08010325
 801034c:	08010325 	.word	0x08010325
 8010350:	08010325 	.word	0x08010325
 8010354:	080103a9 	.word	0x080103a9
 8010358:	08010325 	.word	0x08010325
 801035c:	08010325 	.word	0x08010325
 8010360:	08010325 	.word	0x08010325
 8010364:	08010325 	.word	0x08010325
 8010368:	080104a9 	.word	0x080104a9
 801036c:	080103d3 	.word	0x080103d3
 8010370:	08010463 	.word	0x08010463
 8010374:	08010325 	.word	0x08010325
 8010378:	08010325 	.word	0x08010325
 801037c:	080104cb 	.word	0x080104cb
 8010380:	08010325 	.word	0x08010325
 8010384:	080103d3 	.word	0x080103d3
 8010388:	08010325 	.word	0x08010325
 801038c:	08010325 	.word	0x08010325
 8010390:	0801046b 	.word	0x0801046b
 8010394:	6833      	ldr	r3, [r6, #0]
 8010396:	1d1a      	adds	r2, r3, #4
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	6032      	str	r2, [r6, #0]
 801039c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80103a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80103a4:	2301      	movs	r3, #1
 80103a6:	e09d      	b.n	80104e4 <_printf_i+0x1e8>
 80103a8:	6833      	ldr	r3, [r6, #0]
 80103aa:	6820      	ldr	r0, [r4, #0]
 80103ac:	1d19      	adds	r1, r3, #4
 80103ae:	6031      	str	r1, [r6, #0]
 80103b0:	0606      	lsls	r6, r0, #24
 80103b2:	d501      	bpl.n	80103b8 <_printf_i+0xbc>
 80103b4:	681d      	ldr	r5, [r3, #0]
 80103b6:	e003      	b.n	80103c0 <_printf_i+0xc4>
 80103b8:	0645      	lsls	r5, r0, #25
 80103ba:	d5fb      	bpl.n	80103b4 <_printf_i+0xb8>
 80103bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80103c0:	2d00      	cmp	r5, #0
 80103c2:	da03      	bge.n	80103cc <_printf_i+0xd0>
 80103c4:	232d      	movs	r3, #45	@ 0x2d
 80103c6:	426d      	negs	r5, r5
 80103c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103cc:	4859      	ldr	r0, [pc, #356]	@ (8010534 <_printf_i+0x238>)
 80103ce:	230a      	movs	r3, #10
 80103d0:	e011      	b.n	80103f6 <_printf_i+0xfa>
 80103d2:	6821      	ldr	r1, [r4, #0]
 80103d4:	6833      	ldr	r3, [r6, #0]
 80103d6:	0608      	lsls	r0, r1, #24
 80103d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80103dc:	d402      	bmi.n	80103e4 <_printf_i+0xe8>
 80103de:	0649      	lsls	r1, r1, #25
 80103e0:	bf48      	it	mi
 80103e2:	b2ad      	uxthmi	r5, r5
 80103e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80103e6:	4853      	ldr	r0, [pc, #332]	@ (8010534 <_printf_i+0x238>)
 80103e8:	6033      	str	r3, [r6, #0]
 80103ea:	bf14      	ite	ne
 80103ec:	230a      	movne	r3, #10
 80103ee:	2308      	moveq	r3, #8
 80103f0:	2100      	movs	r1, #0
 80103f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80103f6:	6866      	ldr	r6, [r4, #4]
 80103f8:	60a6      	str	r6, [r4, #8]
 80103fa:	2e00      	cmp	r6, #0
 80103fc:	bfa2      	ittt	ge
 80103fe:	6821      	ldrge	r1, [r4, #0]
 8010400:	f021 0104 	bicge.w	r1, r1, #4
 8010404:	6021      	strge	r1, [r4, #0]
 8010406:	b90d      	cbnz	r5, 801040c <_printf_i+0x110>
 8010408:	2e00      	cmp	r6, #0
 801040a:	d04b      	beq.n	80104a4 <_printf_i+0x1a8>
 801040c:	4616      	mov	r6, r2
 801040e:	fbb5 f1f3 	udiv	r1, r5, r3
 8010412:	fb03 5711 	mls	r7, r3, r1, r5
 8010416:	5dc7      	ldrb	r7, [r0, r7]
 8010418:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801041c:	462f      	mov	r7, r5
 801041e:	42bb      	cmp	r3, r7
 8010420:	460d      	mov	r5, r1
 8010422:	d9f4      	bls.n	801040e <_printf_i+0x112>
 8010424:	2b08      	cmp	r3, #8
 8010426:	d10b      	bne.n	8010440 <_printf_i+0x144>
 8010428:	6823      	ldr	r3, [r4, #0]
 801042a:	07df      	lsls	r7, r3, #31
 801042c:	d508      	bpl.n	8010440 <_printf_i+0x144>
 801042e:	6923      	ldr	r3, [r4, #16]
 8010430:	6861      	ldr	r1, [r4, #4]
 8010432:	4299      	cmp	r1, r3
 8010434:	bfde      	ittt	le
 8010436:	2330      	movle	r3, #48	@ 0x30
 8010438:	f806 3c01 	strble.w	r3, [r6, #-1]
 801043c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010440:	1b92      	subs	r2, r2, r6
 8010442:	6122      	str	r2, [r4, #16]
 8010444:	f8cd a000 	str.w	sl, [sp]
 8010448:	464b      	mov	r3, r9
 801044a:	aa03      	add	r2, sp, #12
 801044c:	4621      	mov	r1, r4
 801044e:	4640      	mov	r0, r8
 8010450:	f7ff fee6 	bl	8010220 <_printf_common>
 8010454:	3001      	adds	r0, #1
 8010456:	d14a      	bne.n	80104ee <_printf_i+0x1f2>
 8010458:	f04f 30ff 	mov.w	r0, #4294967295
 801045c:	b004      	add	sp, #16
 801045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010462:	6823      	ldr	r3, [r4, #0]
 8010464:	f043 0320 	orr.w	r3, r3, #32
 8010468:	6023      	str	r3, [r4, #0]
 801046a:	4833      	ldr	r0, [pc, #204]	@ (8010538 <_printf_i+0x23c>)
 801046c:	2778      	movs	r7, #120	@ 0x78
 801046e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010472:	6823      	ldr	r3, [r4, #0]
 8010474:	6831      	ldr	r1, [r6, #0]
 8010476:	061f      	lsls	r7, r3, #24
 8010478:	f851 5b04 	ldr.w	r5, [r1], #4
 801047c:	d402      	bmi.n	8010484 <_printf_i+0x188>
 801047e:	065f      	lsls	r7, r3, #25
 8010480:	bf48      	it	mi
 8010482:	b2ad      	uxthmi	r5, r5
 8010484:	6031      	str	r1, [r6, #0]
 8010486:	07d9      	lsls	r1, r3, #31
 8010488:	bf44      	itt	mi
 801048a:	f043 0320 	orrmi.w	r3, r3, #32
 801048e:	6023      	strmi	r3, [r4, #0]
 8010490:	b11d      	cbz	r5, 801049a <_printf_i+0x19e>
 8010492:	2310      	movs	r3, #16
 8010494:	e7ac      	b.n	80103f0 <_printf_i+0xf4>
 8010496:	4827      	ldr	r0, [pc, #156]	@ (8010534 <_printf_i+0x238>)
 8010498:	e7e9      	b.n	801046e <_printf_i+0x172>
 801049a:	6823      	ldr	r3, [r4, #0]
 801049c:	f023 0320 	bic.w	r3, r3, #32
 80104a0:	6023      	str	r3, [r4, #0]
 80104a2:	e7f6      	b.n	8010492 <_printf_i+0x196>
 80104a4:	4616      	mov	r6, r2
 80104a6:	e7bd      	b.n	8010424 <_printf_i+0x128>
 80104a8:	6833      	ldr	r3, [r6, #0]
 80104aa:	6825      	ldr	r5, [r4, #0]
 80104ac:	6961      	ldr	r1, [r4, #20]
 80104ae:	1d18      	adds	r0, r3, #4
 80104b0:	6030      	str	r0, [r6, #0]
 80104b2:	062e      	lsls	r6, r5, #24
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	d501      	bpl.n	80104bc <_printf_i+0x1c0>
 80104b8:	6019      	str	r1, [r3, #0]
 80104ba:	e002      	b.n	80104c2 <_printf_i+0x1c6>
 80104bc:	0668      	lsls	r0, r5, #25
 80104be:	d5fb      	bpl.n	80104b8 <_printf_i+0x1bc>
 80104c0:	8019      	strh	r1, [r3, #0]
 80104c2:	2300      	movs	r3, #0
 80104c4:	6123      	str	r3, [r4, #16]
 80104c6:	4616      	mov	r6, r2
 80104c8:	e7bc      	b.n	8010444 <_printf_i+0x148>
 80104ca:	6833      	ldr	r3, [r6, #0]
 80104cc:	1d1a      	adds	r2, r3, #4
 80104ce:	6032      	str	r2, [r6, #0]
 80104d0:	681e      	ldr	r6, [r3, #0]
 80104d2:	6862      	ldr	r2, [r4, #4]
 80104d4:	2100      	movs	r1, #0
 80104d6:	4630      	mov	r0, r6
 80104d8:	f7ef fe82 	bl	80001e0 <memchr>
 80104dc:	b108      	cbz	r0, 80104e2 <_printf_i+0x1e6>
 80104de:	1b80      	subs	r0, r0, r6
 80104e0:	6060      	str	r0, [r4, #4]
 80104e2:	6863      	ldr	r3, [r4, #4]
 80104e4:	6123      	str	r3, [r4, #16]
 80104e6:	2300      	movs	r3, #0
 80104e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104ec:	e7aa      	b.n	8010444 <_printf_i+0x148>
 80104ee:	6923      	ldr	r3, [r4, #16]
 80104f0:	4632      	mov	r2, r6
 80104f2:	4649      	mov	r1, r9
 80104f4:	4640      	mov	r0, r8
 80104f6:	47d0      	blx	sl
 80104f8:	3001      	adds	r0, #1
 80104fa:	d0ad      	beq.n	8010458 <_printf_i+0x15c>
 80104fc:	6823      	ldr	r3, [r4, #0]
 80104fe:	079b      	lsls	r3, r3, #30
 8010500:	d413      	bmi.n	801052a <_printf_i+0x22e>
 8010502:	68e0      	ldr	r0, [r4, #12]
 8010504:	9b03      	ldr	r3, [sp, #12]
 8010506:	4298      	cmp	r0, r3
 8010508:	bfb8      	it	lt
 801050a:	4618      	movlt	r0, r3
 801050c:	e7a6      	b.n	801045c <_printf_i+0x160>
 801050e:	2301      	movs	r3, #1
 8010510:	4632      	mov	r2, r6
 8010512:	4649      	mov	r1, r9
 8010514:	4640      	mov	r0, r8
 8010516:	47d0      	blx	sl
 8010518:	3001      	adds	r0, #1
 801051a:	d09d      	beq.n	8010458 <_printf_i+0x15c>
 801051c:	3501      	adds	r5, #1
 801051e:	68e3      	ldr	r3, [r4, #12]
 8010520:	9903      	ldr	r1, [sp, #12]
 8010522:	1a5b      	subs	r3, r3, r1
 8010524:	42ab      	cmp	r3, r5
 8010526:	dcf2      	bgt.n	801050e <_printf_i+0x212>
 8010528:	e7eb      	b.n	8010502 <_printf_i+0x206>
 801052a:	2500      	movs	r5, #0
 801052c:	f104 0619 	add.w	r6, r4, #25
 8010530:	e7f5      	b.n	801051e <_printf_i+0x222>
 8010532:	bf00      	nop
 8010534:	0801229d 	.word	0x0801229d
 8010538:	080122ae 	.word	0x080122ae

0801053c <__sflush_r>:
 801053c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010544:	0716      	lsls	r6, r2, #28
 8010546:	4605      	mov	r5, r0
 8010548:	460c      	mov	r4, r1
 801054a:	d454      	bmi.n	80105f6 <__sflush_r+0xba>
 801054c:	684b      	ldr	r3, [r1, #4]
 801054e:	2b00      	cmp	r3, #0
 8010550:	dc02      	bgt.n	8010558 <__sflush_r+0x1c>
 8010552:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010554:	2b00      	cmp	r3, #0
 8010556:	dd48      	ble.n	80105ea <__sflush_r+0xae>
 8010558:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801055a:	2e00      	cmp	r6, #0
 801055c:	d045      	beq.n	80105ea <__sflush_r+0xae>
 801055e:	2300      	movs	r3, #0
 8010560:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010564:	682f      	ldr	r7, [r5, #0]
 8010566:	6a21      	ldr	r1, [r4, #32]
 8010568:	602b      	str	r3, [r5, #0]
 801056a:	d030      	beq.n	80105ce <__sflush_r+0x92>
 801056c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801056e:	89a3      	ldrh	r3, [r4, #12]
 8010570:	0759      	lsls	r1, r3, #29
 8010572:	d505      	bpl.n	8010580 <__sflush_r+0x44>
 8010574:	6863      	ldr	r3, [r4, #4]
 8010576:	1ad2      	subs	r2, r2, r3
 8010578:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801057a:	b10b      	cbz	r3, 8010580 <__sflush_r+0x44>
 801057c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801057e:	1ad2      	subs	r2, r2, r3
 8010580:	2300      	movs	r3, #0
 8010582:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010584:	6a21      	ldr	r1, [r4, #32]
 8010586:	4628      	mov	r0, r5
 8010588:	47b0      	blx	r6
 801058a:	1c43      	adds	r3, r0, #1
 801058c:	89a3      	ldrh	r3, [r4, #12]
 801058e:	d106      	bne.n	801059e <__sflush_r+0x62>
 8010590:	6829      	ldr	r1, [r5, #0]
 8010592:	291d      	cmp	r1, #29
 8010594:	d82b      	bhi.n	80105ee <__sflush_r+0xb2>
 8010596:	4a2a      	ldr	r2, [pc, #168]	@ (8010640 <__sflush_r+0x104>)
 8010598:	410a      	asrs	r2, r1
 801059a:	07d6      	lsls	r6, r2, #31
 801059c:	d427      	bmi.n	80105ee <__sflush_r+0xb2>
 801059e:	2200      	movs	r2, #0
 80105a0:	6062      	str	r2, [r4, #4]
 80105a2:	04d9      	lsls	r1, r3, #19
 80105a4:	6922      	ldr	r2, [r4, #16]
 80105a6:	6022      	str	r2, [r4, #0]
 80105a8:	d504      	bpl.n	80105b4 <__sflush_r+0x78>
 80105aa:	1c42      	adds	r2, r0, #1
 80105ac:	d101      	bne.n	80105b2 <__sflush_r+0x76>
 80105ae:	682b      	ldr	r3, [r5, #0]
 80105b0:	b903      	cbnz	r3, 80105b4 <__sflush_r+0x78>
 80105b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80105b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80105b6:	602f      	str	r7, [r5, #0]
 80105b8:	b1b9      	cbz	r1, 80105ea <__sflush_r+0xae>
 80105ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80105be:	4299      	cmp	r1, r3
 80105c0:	d002      	beq.n	80105c8 <__sflush_r+0x8c>
 80105c2:	4628      	mov	r0, r5
 80105c4:	f7ff fca0 	bl	800ff08 <_free_r>
 80105c8:	2300      	movs	r3, #0
 80105ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80105cc:	e00d      	b.n	80105ea <__sflush_r+0xae>
 80105ce:	2301      	movs	r3, #1
 80105d0:	4628      	mov	r0, r5
 80105d2:	47b0      	blx	r6
 80105d4:	4602      	mov	r2, r0
 80105d6:	1c50      	adds	r0, r2, #1
 80105d8:	d1c9      	bne.n	801056e <__sflush_r+0x32>
 80105da:	682b      	ldr	r3, [r5, #0]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d0c6      	beq.n	801056e <__sflush_r+0x32>
 80105e0:	2b1d      	cmp	r3, #29
 80105e2:	d001      	beq.n	80105e8 <__sflush_r+0xac>
 80105e4:	2b16      	cmp	r3, #22
 80105e6:	d11e      	bne.n	8010626 <__sflush_r+0xea>
 80105e8:	602f      	str	r7, [r5, #0]
 80105ea:	2000      	movs	r0, #0
 80105ec:	e022      	b.n	8010634 <__sflush_r+0xf8>
 80105ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105f2:	b21b      	sxth	r3, r3
 80105f4:	e01b      	b.n	801062e <__sflush_r+0xf2>
 80105f6:	690f      	ldr	r7, [r1, #16]
 80105f8:	2f00      	cmp	r7, #0
 80105fa:	d0f6      	beq.n	80105ea <__sflush_r+0xae>
 80105fc:	0793      	lsls	r3, r2, #30
 80105fe:	680e      	ldr	r6, [r1, #0]
 8010600:	bf08      	it	eq
 8010602:	694b      	ldreq	r3, [r1, #20]
 8010604:	600f      	str	r7, [r1, #0]
 8010606:	bf18      	it	ne
 8010608:	2300      	movne	r3, #0
 801060a:	eba6 0807 	sub.w	r8, r6, r7
 801060e:	608b      	str	r3, [r1, #8]
 8010610:	f1b8 0f00 	cmp.w	r8, #0
 8010614:	dde9      	ble.n	80105ea <__sflush_r+0xae>
 8010616:	6a21      	ldr	r1, [r4, #32]
 8010618:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801061a:	4643      	mov	r3, r8
 801061c:	463a      	mov	r2, r7
 801061e:	4628      	mov	r0, r5
 8010620:	47b0      	blx	r6
 8010622:	2800      	cmp	r0, #0
 8010624:	dc08      	bgt.n	8010638 <__sflush_r+0xfc>
 8010626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801062a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801062e:	81a3      	strh	r3, [r4, #12]
 8010630:	f04f 30ff 	mov.w	r0, #4294967295
 8010634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010638:	4407      	add	r7, r0
 801063a:	eba8 0800 	sub.w	r8, r8, r0
 801063e:	e7e7      	b.n	8010610 <__sflush_r+0xd4>
 8010640:	dfbffffe 	.word	0xdfbffffe

08010644 <_fflush_r>:
 8010644:	b538      	push	{r3, r4, r5, lr}
 8010646:	690b      	ldr	r3, [r1, #16]
 8010648:	4605      	mov	r5, r0
 801064a:	460c      	mov	r4, r1
 801064c:	b913      	cbnz	r3, 8010654 <_fflush_r+0x10>
 801064e:	2500      	movs	r5, #0
 8010650:	4628      	mov	r0, r5
 8010652:	bd38      	pop	{r3, r4, r5, pc}
 8010654:	b118      	cbz	r0, 801065e <_fflush_r+0x1a>
 8010656:	6a03      	ldr	r3, [r0, #32]
 8010658:	b90b      	cbnz	r3, 801065e <_fflush_r+0x1a>
 801065a:	f7ff f9e7 	bl	800fa2c <__sinit>
 801065e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d0f3      	beq.n	801064e <_fflush_r+0xa>
 8010666:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010668:	07d0      	lsls	r0, r2, #31
 801066a:	d404      	bmi.n	8010676 <_fflush_r+0x32>
 801066c:	0599      	lsls	r1, r3, #22
 801066e:	d402      	bmi.n	8010676 <_fflush_r+0x32>
 8010670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010672:	f7ff fc38 	bl	800fee6 <__retarget_lock_acquire_recursive>
 8010676:	4628      	mov	r0, r5
 8010678:	4621      	mov	r1, r4
 801067a:	f7ff ff5f 	bl	801053c <__sflush_r>
 801067e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010680:	07da      	lsls	r2, r3, #31
 8010682:	4605      	mov	r5, r0
 8010684:	d4e4      	bmi.n	8010650 <_fflush_r+0xc>
 8010686:	89a3      	ldrh	r3, [r4, #12]
 8010688:	059b      	lsls	r3, r3, #22
 801068a:	d4e1      	bmi.n	8010650 <_fflush_r+0xc>
 801068c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801068e:	f7ff fc2b 	bl	800fee8 <__retarget_lock_release_recursive>
 8010692:	e7dd      	b.n	8010650 <_fflush_r+0xc>

08010694 <__swhatbuf_r>:
 8010694:	b570      	push	{r4, r5, r6, lr}
 8010696:	460c      	mov	r4, r1
 8010698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801069c:	2900      	cmp	r1, #0
 801069e:	b096      	sub	sp, #88	@ 0x58
 80106a0:	4615      	mov	r5, r2
 80106a2:	461e      	mov	r6, r3
 80106a4:	da0d      	bge.n	80106c2 <__swhatbuf_r+0x2e>
 80106a6:	89a3      	ldrh	r3, [r4, #12]
 80106a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80106ac:	f04f 0100 	mov.w	r1, #0
 80106b0:	bf14      	ite	ne
 80106b2:	2340      	movne	r3, #64	@ 0x40
 80106b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80106b8:	2000      	movs	r0, #0
 80106ba:	6031      	str	r1, [r6, #0]
 80106bc:	602b      	str	r3, [r5, #0]
 80106be:	b016      	add	sp, #88	@ 0x58
 80106c0:	bd70      	pop	{r4, r5, r6, pc}
 80106c2:	466a      	mov	r2, sp
 80106c4:	f000 f848 	bl	8010758 <_fstat_r>
 80106c8:	2800      	cmp	r0, #0
 80106ca:	dbec      	blt.n	80106a6 <__swhatbuf_r+0x12>
 80106cc:	9901      	ldr	r1, [sp, #4]
 80106ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80106d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80106d6:	4259      	negs	r1, r3
 80106d8:	4159      	adcs	r1, r3
 80106da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80106de:	e7eb      	b.n	80106b8 <__swhatbuf_r+0x24>

080106e0 <__smakebuf_r>:
 80106e0:	898b      	ldrh	r3, [r1, #12]
 80106e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80106e4:	079d      	lsls	r5, r3, #30
 80106e6:	4606      	mov	r6, r0
 80106e8:	460c      	mov	r4, r1
 80106ea:	d507      	bpl.n	80106fc <__smakebuf_r+0x1c>
 80106ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80106f0:	6023      	str	r3, [r4, #0]
 80106f2:	6123      	str	r3, [r4, #16]
 80106f4:	2301      	movs	r3, #1
 80106f6:	6163      	str	r3, [r4, #20]
 80106f8:	b003      	add	sp, #12
 80106fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106fc:	ab01      	add	r3, sp, #4
 80106fe:	466a      	mov	r2, sp
 8010700:	f7ff ffc8 	bl	8010694 <__swhatbuf_r>
 8010704:	9f00      	ldr	r7, [sp, #0]
 8010706:	4605      	mov	r5, r0
 8010708:	4639      	mov	r1, r7
 801070a:	4630      	mov	r0, r6
 801070c:	f7ff f876 	bl	800f7fc <_malloc_r>
 8010710:	b948      	cbnz	r0, 8010726 <__smakebuf_r+0x46>
 8010712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010716:	059a      	lsls	r2, r3, #22
 8010718:	d4ee      	bmi.n	80106f8 <__smakebuf_r+0x18>
 801071a:	f023 0303 	bic.w	r3, r3, #3
 801071e:	f043 0302 	orr.w	r3, r3, #2
 8010722:	81a3      	strh	r3, [r4, #12]
 8010724:	e7e2      	b.n	80106ec <__smakebuf_r+0xc>
 8010726:	89a3      	ldrh	r3, [r4, #12]
 8010728:	6020      	str	r0, [r4, #0]
 801072a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801072e:	81a3      	strh	r3, [r4, #12]
 8010730:	9b01      	ldr	r3, [sp, #4]
 8010732:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010736:	b15b      	cbz	r3, 8010750 <__smakebuf_r+0x70>
 8010738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801073c:	4630      	mov	r0, r6
 801073e:	f000 f81d 	bl	801077c <_isatty_r>
 8010742:	b128      	cbz	r0, 8010750 <__smakebuf_r+0x70>
 8010744:	89a3      	ldrh	r3, [r4, #12]
 8010746:	f023 0303 	bic.w	r3, r3, #3
 801074a:	f043 0301 	orr.w	r3, r3, #1
 801074e:	81a3      	strh	r3, [r4, #12]
 8010750:	89a3      	ldrh	r3, [r4, #12]
 8010752:	431d      	orrs	r5, r3
 8010754:	81a5      	strh	r5, [r4, #12]
 8010756:	e7cf      	b.n	80106f8 <__smakebuf_r+0x18>

08010758 <_fstat_r>:
 8010758:	b538      	push	{r3, r4, r5, lr}
 801075a:	4d07      	ldr	r5, [pc, #28]	@ (8010778 <_fstat_r+0x20>)
 801075c:	2300      	movs	r3, #0
 801075e:	4604      	mov	r4, r0
 8010760:	4608      	mov	r0, r1
 8010762:	4611      	mov	r1, r2
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	f7f0 fefa 	bl	800155e <_fstat>
 801076a:	1c43      	adds	r3, r0, #1
 801076c:	d102      	bne.n	8010774 <_fstat_r+0x1c>
 801076e:	682b      	ldr	r3, [r5, #0]
 8010770:	b103      	cbz	r3, 8010774 <_fstat_r+0x1c>
 8010772:	6023      	str	r3, [r4, #0]
 8010774:	bd38      	pop	{r3, r4, r5, pc}
 8010776:	bf00      	nop
 8010778:	20006b44 	.word	0x20006b44

0801077c <_isatty_r>:
 801077c:	b538      	push	{r3, r4, r5, lr}
 801077e:	4d06      	ldr	r5, [pc, #24]	@ (8010798 <_isatty_r+0x1c>)
 8010780:	2300      	movs	r3, #0
 8010782:	4604      	mov	r4, r0
 8010784:	4608      	mov	r0, r1
 8010786:	602b      	str	r3, [r5, #0]
 8010788:	f7f0 fef9 	bl	800157e <_isatty>
 801078c:	1c43      	adds	r3, r0, #1
 801078e:	d102      	bne.n	8010796 <_isatty_r+0x1a>
 8010790:	682b      	ldr	r3, [r5, #0]
 8010792:	b103      	cbz	r3, 8010796 <_isatty_r+0x1a>
 8010794:	6023      	str	r3, [r4, #0]
 8010796:	bd38      	pop	{r3, r4, r5, pc}
 8010798:	20006b44 	.word	0x20006b44

0801079c <_init>:
 801079c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801079e:	bf00      	nop
 80107a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107a2:	bc08      	pop	{r3}
 80107a4:	469e      	mov	lr, r3
 80107a6:	4770      	bx	lr

080107a8 <_fini>:
 80107a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107aa:	bf00      	nop
 80107ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107ae:	bc08      	pop	{r3}
 80107b0:	469e      	mov	lr, r3
 80107b2:	4770      	bx	lr
