{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669857819441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669857819441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:23:39 2022 " "Processing started: Wed Nov 30 22:23:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669857819441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669857819441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maca -c maca --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off maca -c maca --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669857819442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669857820346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669857820347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857835895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857835895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NumeroAleatorio.v(24) " "Verilog HDL information at NumeroAleatorio.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "NumeroAleatorio.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857835900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeroaleatorio.v 1 1 " "Found 1 design units, including 1 entities, in source file numeroaleatorio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumeroAleatorio " "Found entity 1: NumeroAleatorio" {  } { { "NumeroAleatorio.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857835900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857835900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(84) " "Verilog HDL information at main.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857835903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(129) " "Verilog HDL information at main.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857835904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857835905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857835905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsbotao.v 1 1 " "Found 1 design units, including 1 entities, in source file inputsbotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputsBotao " "Found entity 1: InputsBotao" {  } { { "InputsBotao.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/InputsBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857835907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857835907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogando.v 1 1 " "Found 1 design units, including 1 entities, in source file jogando.v" { { "Info" "ISGN_ENTITY_NAME" "1 jogando " "Found entity 1: jogando" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857835910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857835910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jogando " "Elaborating entity \"jogando\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669857835958 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock jogando.v(11) " "Verilog HDL warning at jogando.v(11): assignments to clock create a combinational loop" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1669857835962 "|jogando"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "jogando.v(44) " "Verilog HDL warning at jogando.v(44): ignoring unsupported system task" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1669857835966 "|jogando"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:bench " "Elaborating entity \"main\" for hierarchy \"main:bench\"" {  } { { "jogando.v" "bench" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669857835982 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "corpo main.v(25) " "Verilog HDL warning at main.v(25): initial value for variable corpo should be constant" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1669857835988 "|jogando|main:bench"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(54) " "Verilog HDL Case Statement information at main.v(54): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1669857835989 "|jogando|main:bench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputsBotao main:bench\|InputsBotao:uut " "Elaborating entity \"InputsBotao\" for hierarchy \"main:bench\|InputsBotao:uut\"" {  } { { "main.v" "uut" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669857836393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumeroAleatorio main:bench\|NumeroAleatorio:uux " "Elaborating entity \"NumeroAleatorio\" for hierarchy \"main:bench\|NumeroAleatorio:uux\"" {  } { { "main.v" "uux" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669857836396 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bitAleat\[3..1\] 0 NumeroAleatorio.v(7) " "Net \"bitAleat\[3..1\]\" at NumeroAleatorio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "NumeroAleatorio.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1669857836398 "|main|NumeroAleatorio:uux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR main:bench\|NumeroAleatorio:uux\|LFSR:lfsr " "Elaborating entity \"LFSR\" for hierarchy \"main:bench\|NumeroAleatorio:uux\|LFSR:lfsr\"" {  } { { "NumeroAleatorio.v" "lfsr" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669857836399 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "aleatorio LFSR.v(10) " "Verilog HDL warning at LFSR.v(10): initial value for variable aleatorio should be constant" {  } { { "LFSR.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/LFSR.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1669857836400 "|NumeroAleatorio|LFSR:lfsr"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "jogando.v" "clock" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669857836509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669857836509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/output_files/maca.map.smsg " "Generated suppressed messages file C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/output_files/maca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1669857836805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669857836831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 22:23:56 2022 " "Processing ended: Wed Nov 30 22:23:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669857836831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669857836831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669857836831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669857836831 ""}
