<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › include › asm › clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI C64X clock definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010, 2011 Texas Instruments.</span>
<span class="cm"> * Contributed by: Mark Salter &lt;msalter@redhat.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copied heavily from arm/mach-davinci/clock.h, so:</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007 Texas Instruments.</span>
<span class="cm"> * Copyright (C) 2008-2009 Deep Root Systems, LLC</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_C6X_CLOCK_H</span>
<span class="cp">#define _ASM_C6X_CLOCK_H</span>

<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>

<span class="cm">/* PLL/Reset register offsets */</span>
<span class="cp">#define PLLCTL		0x100</span>
<span class="cp">#define PLLM		0x110</span>
<span class="cp">#define PLLPRE		0x114</span>
<span class="cp">#define PLLDIV1		0x118</span>
<span class="cp">#define PLLDIV2		0x11c</span>
<span class="cp">#define PLLDIV3		0x120</span>
<span class="cp">#define PLLPOST		0x128</span>
<span class="cp">#define PLLCMD		0x138</span>
<span class="cp">#define PLLSTAT		0x13c</span>
<span class="cp">#define PLLALNCTL	0x140</span>
<span class="cp">#define PLLDCHANGE	0x144</span>
<span class="cp">#define PLLCKEN		0x148</span>
<span class="cp">#define PLLCKSTAT	0x14c</span>
<span class="cp">#define PLLSYSTAT	0x150</span>
<span class="cp">#define PLLDIV4		0x160</span>
<span class="cp">#define PLLDIV5		0x164</span>
<span class="cp">#define PLLDIV6		0x168</span>
<span class="cp">#define PLLDIV7		0x16c</span>
<span class="cp">#define PLLDIV8		0x170</span>
<span class="cp">#define PLLDIV9		0x174</span>
<span class="cp">#define PLLDIV10	0x178</span>
<span class="cp">#define PLLDIV11	0x17c</span>
<span class="cp">#define PLLDIV12	0x180</span>
<span class="cp">#define PLLDIV13	0x184</span>
<span class="cp">#define PLLDIV14	0x188</span>
<span class="cp">#define PLLDIV15	0x18c</span>
<span class="cp">#define PLLDIV16	0x190</span>

<span class="cm">/* PLLM register bits */</span>
<span class="cp">#define PLLM_PLLM_MASK	0xff</span>
<span class="cp">#define PLLM_VAL(x)	((x) - 1)</span>

<span class="cm">/* PREDIV register bits */</span>
<span class="cp">#define PLLPREDIV_EN	BIT(15)</span>
<span class="cp">#define PLLPREDIV_VAL(x) ((x) - 1)</span>

<span class="cm">/* PLLCTL register bits */</span>
<span class="cp">#define PLLCTL_PLLEN	BIT(0)</span>
<span class="cp">#define PLLCTL_PLLPWRDN	BIT(1)</span>
<span class="cp">#define PLLCTL_PLLRST	BIT(3)</span>
<span class="cp">#define PLLCTL_PLLDIS	BIT(4)</span>
<span class="cp">#define PLLCTL_PLLENSRC	BIT(5)</span>
<span class="cp">#define PLLCTL_CLKMODE	BIT(8)</span>

<span class="cm">/* PLLCMD register bits */</span>
<span class="cp">#define PLLCMD_GOSTAT	BIT(0)</span>

<span class="cm">/* PLLSTAT register bits */</span>
<span class="cp">#define PLLSTAT_GOSTAT	BIT(0)</span>

<span class="cm">/* PLLDIV register bits */</span>
<span class="cp">#define PLLDIV_EN	BIT(15)</span>
<span class="cp">#define PLLDIV_RATIO_MASK 0x1f</span>
<span class="cp">#define PLLDIV_RATIO(x) ((x) - 1)</span>

<span class="k">struct</span> <span class="n">pll_data</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">module</span>		<span class="o">*</span><span class="n">owner</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">usecount</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">children</span><span class="p">;</span>	<span class="cm">/* list of children */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">childnode</span><span class="p">;</span>	<span class="cm">/* parent&#39;s child list node */</span>
	<span class="k">struct</span> <span class="n">pll_data</span>		<span class="o">*</span><span class="n">pll_data</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">recalc</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">round_rate</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/* Clock flags: SoC-specific flags start at BIT(16) */</span>
<span class="cp">#define ALWAYS_ENABLED		BIT(1)</span>
<span class="cp">#define CLK_PLL			BIT(2) </span><span class="cm">/* PLL-derived clock */</span><span class="cp"></span>
<span class="cp">#define PRE_PLL			BIT(3) </span><span class="cm">/* source is before PLL mult/div */</span><span class="cp"></span>
<span class="cp">#define FIXED_DIV_PLL		BIT(4) </span><span class="cm">/* fixed divisor from PLL */</span><span class="cp"></span>
<span class="cp">#define FIXED_RATE_PLL		BIT(5) </span><span class="cm">/* fixed ouput rate PLL */</span><span class="cp"></span>

<span class="cp">#define MAX_PLL_SYSCLKS 16</span>

<span class="k">struct</span> <span class="n">pll_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">input_rate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bypass_delay</span><span class="p">;</span> <span class="cm">/* in loops */</span>
	<span class="n">u32</span> <span class="n">reset_delay</span><span class="p">;</span>  <span class="cm">/* in loops */</span>
	<span class="n">u32</span> <span class="n">lock_delay</span><span class="p">;</span>   <span class="cm">/* in loops */</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="n">sysclks</span><span class="p">[</span><span class="n">MAX_PLL_SYSCLKS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* pll_data flag bit */</span>
<span class="cp">#define PLL_HAS_PRE	BIT(0)</span>
<span class="cp">#define PLL_HAS_MUL	BIT(1)</span>
<span class="cp">#define PLL_HAS_POST	BIT(2)</span>

<span class="cp">#define CLK(dev, con, ck)	\</span>
<span class="cp">	{			\</span>
<span class="cp">		.dev_id = dev,	\</span>
<span class="cp">		.con_id = con,	\</span>
<span class="cp">		.clk = ck,	\</span>
<span class="cp">	}			\</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">c6x_clks_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_lookup</span> <span class="o">*</span><span class="n">clocks</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">clk_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">clk_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">c64x_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">c6x_soc_pll1</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkin1</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_core_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_i2c_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_watchdog_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mcbsp1_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mcbsp2_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mdio_clk</span><span class="p">;</span>

<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_C6X_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
