
examples/c/app/out/app.elf:     file format elf32-littlearm
examples/c/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000721

Program Header:
0x70000001 off    0x00012d2c vaddr 0x1a002d2c paddr 0x1a002d2c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000170 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002d34 memsz 0x00002d34 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002d34 align 2**16
         filesz 0x00000118 memsz 0x00000118 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d28  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  10000000  1a002d34  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020118  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020118  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020118  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020118  2**2
                  CONTENTS
  6 .bss          00000058  10000118  10000118  00000118  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020118  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020118  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020118  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020118  2**2
                  CONTENTS
 11 .init_array   00000004  1a002d28  1a002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a002d2c  1a002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020118  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020118  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020118  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020118  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020118  2**2
                  CONTENTS
 18 .noinit       00000000  10000170  10000170  00020118  2**2
                  CONTENTS
 19 .debug_info   0002b4d3  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000059ad  00000000  00000000  0004b5eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00009a16  00000000  00000000  00050f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000bf8  00000000  00000000  0005a9ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000c88  00000000  00000000  0005b5a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e66c  00000000  00000000  0005c22e  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00015eea  00000000  00000000  0006a89a  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002889a  00000000  00000000  00080784  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000a901e  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000a9086  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001ef4  00000000  00000000  000a90b8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000118 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002d28 l    d  .init_array	00000000 .init_array
1a002d2c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000170 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001bac l     F .text	000000a4 uartProcessIRQ
1000013c l     O .bss	00000004 rxIsrCallbackUART0
10000140 l     O .bss	00000004 rxIsrCallbackUART2
10000144 l     O .bss	00000004 rxIsrCallbackUART3
10000148 l     O .bss	00000004 txIsrCallbackUART0
1000014c l     O .bss	00000004 txIsrCallbackUART2
10000150 l     O .bss	00000004 txIsrCallbackUART3
1a002cd0 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 mef.c
1000011a l     O .bss	00000002 call_count_led.13923
1000011c l     O .bss	00000002 call_count_mef.13924
1000011e l     O .bss	00000001 i.13927
10000000 l     O .data	00000001 first_time.13928
00000000 l    df *ABS*	00000000 usb.c
00000000 l    df *ABS*	00000000 resolucion.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002a40 l     O .text	00000004 InitClkStates
1a002a44 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a00085c l     F .text	00000044 Board_LED_Init
1a0008a0 l     F .text	00000040 Board_TEC_Init
1a0008e0 l     F .text	00000040 Board_GPIO_Init
1a000920 l     F .text	00000030 Board_ADC_Init
1a000950 l     F .text	00000038 Board_SPI_Init
1a000988 l     F .text	00000024 Board_I2C_Init
1a002abc l     O .text	00000008 GpioButtons
1a002ac4 l     O .text	0000000c GpioLeds
1a002ad0 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000a08 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000a1c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a000b3c l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000b8c l     F .text	00000014 Chip_ADC_GetClockIndex
1a000ba0 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002ae8 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000dc0 l     F .text	000000a0 pll_calc_divs
1a000e60 l     F .text	0000010c pll_get_frac
1a000f6c l     F .text	0000004c Chip_Clock_FindBaseClock
1a0011e0 l     F .text	00000022 Chip_Clock_GetDivRate
10000120 l     O .bss	00000008 audio_usb_pll_freq
1a002b3c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a00134c l     F .text	0000002c Chip_UART_GetIndex
1a002ba8 l     O .text	00000008 UART_BClock
1a002bb0 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00153c l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001804 l     F .text	00000002 errorOcurred
1a001806 l     F .text	00000002 doNothing
10000040 l     O .data	00000040 timer_dd
1a002ca0 l     O .text	00000030 timer_sd
00000000 l    df *ABS*	00000000 sapi_tick.c
10000128 l     O .bss	00000004 callBackFuncParams
10000130 l     O .bss	00000008 tickCounter
10000138 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000154 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_servo.c
10000088 l     O .data	00000048 AttachedServoList
1a002d18 l     O .text	00000009 servoMap
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a002140 l     F .text	00000010 clearInterrupt
1a002150 l     F .text	0000005c serveInterrupt
100000d0 l     O .data	00000048 ultrasonicSensors
1a002d24 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a002d2c l       .init_array	00000000 __init_array_end
1a002d28 l       .bss_RAM5	00000000 __preinit_array_end
1a002d28 l       .init_array	00000000 __init_array_start
1a002d28 l       .bss_RAM5	00000000 __preinit_array_start
1a000650 g     F .text	00000016 potencia
1a001004 g     F .text	0000001c Chip_Clock_GetDividerSource
1a002618 g     F .text	00000012 .hidden __aeabi_dcmple
1a001a44 g     F .text	00000044 TIMER2_IRQHandler
1a001c80 g     F .text	00000014 uartRxRead
1a002554 g     F .text	0000007a .hidden __cmpdf2
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a0003ae g     F .text	00000038 girarServo
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a002554 g     F .text	0000007a .hidden __eqdf2
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0024e8 g     F .text	0000005a .hidden __floatdidf
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a001d24 g     F .text	0000001e uartReadByte
1a000a00 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000c46 g     F .text	0000000c Chip_ADC_SetResolution
1a001b80 g     F .text	0000002c SysTick_Handler
1a0020f4 g     F .text	00000024 servoInit
1a0013cc g     F .text	00000040 Chip_UART_SetBaud
1a00071c  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a001e70 g     F .text	0000001c timer2CompareMatch2func
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a002d34 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a002544 g     F .text	0000008a .hidden __gtdf2
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff716e g       *ABS*	00000000 __valid_user_code_checksum
1a002d34 g       .ARM.exidx	00000000 _etext
1a0025e0 g     F .text	00000010 .hidden __aeabi_cdcmple
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1000015c g     O .bss	00000001 estado_boton
1a001a88 g     F .text	00000044 TIMER3_IRQHandler
1a001282 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00206c g     F .text	00000058 servoAttach
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a000b74 g     F .text	00000018 Chip_TIMER_Reset
1a0025d0 g     F .text	00000020 .hidden __aeabi_cdrcmple
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
10000167 g     O .bss	00000001 FLAG_WAIT
1a002470 g     F .text	00000022 .hidden __floatsidf
1a00254c g     F .text	00000082 .hidden __ltdf2
1000015d g     O .bss	00000001 initMsg
10000119 g     O .bss	00000001 angulo
1a0026e4 g     F .text	00000000 .hidden __aeabi_uldivmod
10000170 g       .noinit	00000000 _noinit
10000168 g     O .bss	00000004 SystemCoreClock
1a001378 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a001300 g     F .text	0000004c Chip_Clock_GetRate
1a000300 g     F .text	0000000c myTickHook
1a0026a4 g     F .text	00000040 .hidden __fixunsdfsi
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a001ee0 g     F .text	0000001c timer3CompareMatch3func
1a0007e4 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a002450 g     F .text	0000001e .hidden __aeabi_ui2d
1a0020c4 g     F .text	00000030 servoDetach
1a002714 g     F .text	000002d0 .hidden __udivmoddi4
1a0021cc g     F .text	00000000 .hidden __aeabi_drsub
1a002ab8 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a001e00 g     F .text	0000001c timer1CompareMatch1func
1a000300 g       .text	00000000 __CRP_WORD_END__
1a002604 g     F .text	00000012 .hidden __aeabi_dcmplt
1a0021b6 g     F .text	0000000a GPIO1_IRQHandler
1a002494 g     F .text	00000042 .hidden __extendsfdf2
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0021d8 g     F .text	00000276 .hidden __adddf3
1a001c50 g     F .text	00000018 uartRxReady
1a002d2c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0029e8 g     F .text	00000048 __libc_init_array
1a000418 g     F .text	00000220 MEF_update
1a000318 g     F .text	00000028 TIMER_Dispatch_Task
1a002450 g     F .text	0000001e .hidden __floatunsidf
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0009d0 g     F .text	00000030 Board_Init
1a0007aa  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a001e38 g     F .text	0000001c timer1CompareMatch3func
1a002044 g     F .text	00000028 servoIsAttached
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000170 g       .bss	00000000 _ebss
1a0019c4 g     F .text	00000040 TIMER0_IRQHandler
1a000720 g     F .text	00000088 Reset_Handler
1a001b04 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001e54 g     F .text	0000001c timer2CompareMatch1func
1a000b00 g     F .text	00000038 Chip_I2C_SetClockRate
1a002654 g     F .text	0000004e .hidden __fixdfsi
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000fb8 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0021d8 g     F .text	00000276 .hidden __aeabi_dadd
1a00018a g     F .text	0000001e data_init
1a00254c g     F .text	00000082 .hidden __ledf2
1a0024d8 g     F .text	0000006a .hidden __aeabi_ul2d
1a001a04 g     F .text	00000040 TIMER1_IRQHandler
1a000adc g     F .text	00000024 Chip_I2C_Init
1a001d5c g     F .text	0000000a UART2_IRQHandler
1a001174 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a002bb8 g     O .text	000000e6 gpioPinsInit
1a001d42 g     F .text	0000001a uartWriteByte
1a000a34 g     F .text	00000012 Chip_SSP_SetClockRate
1a0006d0 g     F .text	00000026 AnguloDeGiro
1a002640 g     F .text	00000012 .hidden __aeabi_dcmpgt
1a0017ee g     F .text	00000016 gpioToggle
1a0021c0 g     F .text	0000000a GPIO2_IRQHandler
1a001808 g     F .text	00000120 Timer_Init
1a001928 g     F .text	00000008 Timer_microsecondsToTicks
1a00125c g     F .text	00000026 Chip_Clock_GetBaseClock
1a00262c g     F .text	00000012 .hidden __aeabi_dcmpge
1a001ffc g     F .text	00000048 servoInitTimers
1a0006bc g     F .text	00000014 definirNiveles
1a0006f6 g     F .text	00000026 AnguloDeGiroPulgar
10000118 g       .bss	00000000 _bss
1a000c14 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0021d4 g     F .text	0000027a .hidden __aeabi_dsub
1000011f g     O .bss	00000001 level
1a0024d8 g     F .text	0000006a .hidden __floatundidf
1a000668 g     F .text	00000054 redondeo
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00030c g     F .text	0000000c TIMER_Init
1a000a46 g     F .text	0000003e Chip_SSP_SetBitRate
1a000b38 g     F .text	00000002 Chip_GPIO_Init
1a002ae4 g     O .text	00000004 OscRateIn
1a001ca8 g     F .text	0000007c uartInit
1a000638 g     F .text	00000018 USB_init
1a001f18 g     F .text	0000004c timer1CompareMatch0func
10000170 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000b68 g     F .text	0000000c Chip_TIMER_Init
1a000178 g       .text	00000000 __bss_section_table_end
1a002470 g     F .text	00000022 .hidden __aeabi_i2d
1a001570 g     F .text	000001ac gpioInit
1a0029e4  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001d70 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a001968 g     F .text	00000044 Timer_DisableCompareMatch
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a001020 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
10000160 g     O .bss	00000005 dataFromUart
1a002a30 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000340 g     F .text	0000006e main
1a0003e8 g     F .text	00000030 MEF_init
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a001930 g     F .text	00000038 Timer_EnableCompareMatch
1a0024e8 g     F .text	0000005a .hidden __aeabi_l2d
1a001c68 g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a001290 g     F .text	0000003c Chip_Clock_EnableOpts
1a002118 g     F .text	00000028 servoWrite
1a00103c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0010f4 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0014e8 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a002554 g     F .text	0000007a .hidden __nedf2
1a00171c g     F .text	0000006a gpioWrite
1a0007a8  w    F .text	00000002 _fini
1a000bd4 g     F .text	00000040 Chip_ADC_Init
1000016c g     O .bss	00000004 g_pUsbApi
1a0007ac g     F .text	00000038 Board_SetupMuxing
1a00140c g     F .text	000000dc Chip_UART_SetBaudFDR
10000080 g     O .data	00000008 tickRateMS
1a001ec4 g     F .text	0000001c timer3CompareMatch2func
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a001c94 g     F .text	00000014 uartTxWrite
1a001efc g     F .text	0000001c valueToMicroseconds
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001acc g     F .text	00000020 tickCallbackSet
10000170 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000a84 g     F .text	00000038 Chip_SSP_Init
10000118 g     O .bss	00000001 BUTTON_FLAG
1a0026a4 g     F .text	00000040 .hidden __aeabi_d2uiz
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a0009ac g     F .text	00000024 Board_Debug_Init
1a0025f0 g     F .text	00000012 .hidden __aeabi_dcmpeq
10000118 g       .data	00000000 _edata
1a001e8c g     F .text	0000001c timer2CompareMatch3func
1a000abc g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000c54 g     F .text	00000158 Chip_SetupCoreClock
1a0021ac g     F .text	0000000a GPIO0_IRQHandler
10000165 g     O .bss	00000001 actState
1a000000 g     O .text	00000040 g_pfnVectors
1a000dac g     F .text	00000014 SystemCoreClockUpdate
1a001ea8 g     F .text	0000001c timer3CompareMatch1func
1a002654 g     F .text	0000004e .hidden __aeabi_d2iz
10000158 g     O .bss	00000001 FLAG_T
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0029e4  w    F .text	00000002 .hidden __aeabi_idiv0
1a001f64 g     F .text	0000004c timer2CompareMatch0func
1a00017e  w    F .text	00000002 BusFault_Handler
1a0012cc g     F .text	00000034 Chip_Clock_Enable
1a0025e0 g     F .text	00000010 .hidden __aeabi_cdcmpeq
1a002544 g     F .text	0000008a .hidden __gedf2
1a001d66 g     F .text	0000000a UART3_IRQHandler
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001786 g     F .text	00000068 gpioRead
1a002494 g     F .text	00000042 .hidden __aeabi_f2d
1a001d8c g     F .text	00000074 boardInit
1a001fb0 g     F .text	0000004c timer3CompareMatch0func
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0021d4 g     F .text	0000027a .hidden __subdf3
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
10000166 g     O .bss	00000001 levelMsg
1a0019ac g     F .text	00000018 Timer_SetCompareMatch
1a001e1c g     F .text	0000001c timer1CompareMatch2func
1a001aec g     F .text	00000018 tickPowerSet
1a001204 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001520 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000850 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 21 07 00 1a 79 01 00 1a 7b 01 00 1a     ....!...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 6e 71 ff 53     }...........nq.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	81 1b 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	71 1d 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     q...............
1a000070:	c5 19 00 1a 05 1a 00 1a 45 1a 00 1a 89 1a 00 1a     ........E.......
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a 5d 1d 00 1a 67 1d 00 1a     ........]...g...
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	ad 21 00 1a b7 21 00 1a c1 21 00 1a bb 01 00 1a     .!...!...!......
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a002d34 	.word	0x1a002d34
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000118 	.word	0x00000118
1a000120:	1a002d34 	.word	0x1a002d34
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002d34 	.word	0x1a002d34
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002d34 	.word	0x1a002d34
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002d34 	.word	0x1a002d34
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000118 	.word	0x10000118
1a000154:	00000058 	.word	0x00000058
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f001 fcf4 	bl	1a001bac <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <myTickHook>:

volatile uint8_t FLAG_T;


void myTickHook(void *ptr){
	FLAG_T = 1;
1a000300:	4b01      	ldr	r3, [pc, #4]	; (1a000308 <myTickHook+0x8>)
1a000302:	2201      	movs	r2, #1
1a000304:	701a      	strb	r2, [r3, #0]
}
1a000306:	4770      	bx	lr
1a000308:	10000158 	.word	0x10000158

1a00030c <TIMER_Init>:


void TIMER_Init(uint8_t ms){
1a00030c:	b508      	push	{r3, lr}
	tickConfig(ms);
1a00030e:	b2c0      	uxtb	r0, r0
1a000310:	2100      	movs	r1, #0
1a000312:	f001 fbf7 	bl	1a001b04 <tickInit>
}
1a000316:	bd08      	pop	{r3, pc}

1a000318 <TIMER_Dispatch_Task>:

uint8_t TIMER_Dispatch_Task(){
1a000318:	b508      	push	{r3, lr}
	tickCallbackSet( myTickHook, (void*)NULL );
1a00031a:	2100      	movs	r1, #0
1a00031c:	4806      	ldr	r0, [pc, #24]	; (1a000338 <TIMER_Dispatch_Task+0x20>)
1a00031e:	f001 fbd5 	bl	1a001acc <tickCallbackSet>
	if(FLAG_T){
1a000322:	4b06      	ldr	r3, [pc, #24]	; (1a00033c <TIMER_Dispatch_Task+0x24>)
1a000324:	781b      	ldrb	r3, [r3, #0]
1a000326:	b903      	cbnz	r3, 1a00032a <TIMER_Dispatch_Task+0x12>
		FLAG_T = 0;
		MEF_update();
	}
}
1a000328:	bd08      	pop	{r3, pc}
		FLAG_T = 0;
1a00032a:	4b04      	ldr	r3, [pc, #16]	; (1a00033c <TIMER_Dispatch_Task+0x24>)
1a00032c:	2200      	movs	r2, #0
1a00032e:	701a      	strb	r2, [r3, #0]
		MEF_update();
1a000330:	f000 f872 	bl	1a000418 <MEF_update>
1a000334:	e7f8      	b.n	1a000328 <TIMER_Dispatch_Task+0x10>
1a000336:	bf00      	nop
1a000338:	1a000301 	.word	0x1a000301
1a00033c:	10000158 	.word	0x10000158

1a000340 <main>:
#define LED_VERDE GPIO3
#define LED_AZUL GPIO7

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a000340:	b508      	push	{r3, lr}
   // Configuraciones

   // Inicializar y configurar la plataforma

	boardConfig();
1a000342:	f001 fd23 	bl	1a001d8c <boardInit>


   servoConfig(4, SERVO_ENABLE);
1a000346:	2100      	movs	r1, #0
1a000348:	2004      	movs	r0, #4
1a00034a:	f001 fed3 	bl	1a0020f4 <servoInit>
   servoConfig(8, SERVO_ENABLE);
1a00034e:	2100      	movs	r1, #0
1a000350:	2008      	movs	r0, #8
1a000352:	f001 fecf 	bl	1a0020f4 <servoInit>
   servoConfig(1, SERVO_ENABLE);
1a000356:	2100      	movs	r1, #0
1a000358:	2001      	movs	r0, #1
1a00035a:	f001 fecb 	bl	1a0020f4 <servoInit>
   servoConfig(2, SERVO_ENABLE);
1a00035e:	2100      	movs	r1, #0
1a000360:	2002      	movs	r0, #2
1a000362:	f001 fec7 	bl	1a0020f4 <servoInit>
   servoConfig(3, SERVO_ENABLE);
1a000366:	2100      	movs	r1, #0
1a000368:	2003      	movs	r0, #3
1a00036a:	f001 fec3 	bl	1a0020f4 <servoInit>


   servoConfig(SERVO4, SERVO_ENABLE_OUTPUT);
1a00036e:	2102      	movs	r1, #2
1a000370:	2004      	movs	r0, #4
1a000372:	f001 febf 	bl	1a0020f4 <servoInit>
   servoConfig(SERVO8, SERVO_ENABLE_OUTPUT);
1a000376:	2102      	movs	r1, #2
1a000378:	2008      	movs	r0, #8
1a00037a:	f001 febb 	bl	1a0020f4 <servoInit>
   servoConfig(SERVO1, SERVO_ENABLE_OUTPUT);
1a00037e:	2102      	movs	r1, #2
1a000380:	2001      	movs	r0, #1
1a000382:	f001 feb7 	bl	1a0020f4 <servoInit>
   servoConfig(SERVO2, SERVO_ENABLE_OUTPUT);
1a000386:	2102      	movs	r1, #2
1a000388:	4608      	mov	r0, r1
1a00038a:	f001 feb3 	bl	1a0020f4 <servoInit>
   servoConfig(SERVO3, SERVO_ENABLE_OUTPUT);
1a00038e:	2102      	movs	r1, #2
1a000390:	2003      	movs	r0, #3
1a000392:	f001 feaf 	bl	1a0020f4 <servoInit>




   //Inicializar MEF y la temporizacion del programa
   MEF_init();
1a000396:	f000 f827 	bl	1a0003e8 <MEF_init>
   TIMER_Init(1);
1a00039a:	2001      	movs	r0, #1
1a00039c:	f7ff ffb6 	bl	1a00030c <TIMER_Init>

   gpioWrite(LED_ROJO,ON);
1a0003a0:	2101      	movs	r1, #1
1a0003a2:	200f      	movs	r0, #15
1a0003a4:	f001 f9ba 	bl	1a00171c <gpioWrite>
   uint8_t i=0;


   //Bucle infinito
   while( TRUE ) {
	   TIMER_Dispatch_Task();
1a0003a8:	f7ff ffb6 	bl	1a000318 <TIMER_Dispatch_Task>
1a0003ac:	e7fc      	b.n	1a0003a8 <main+0x68>

1a0003ae <girarServo>:

// Defno los niveles de resolucion y el angulo que girará el servo
// EL final será 2^level niveles distintos de giro
uint8_t level = 0, angulo = 0;

void girarServo(uint8_t servo, uint8_t angulo){
1a0003ae:	b508      	push	{r3, lr}
	switch (servo){
1a0003b0:	2804      	cmp	r0, #4
1a0003b2:	d807      	bhi.n	1a0003c4 <girarServo+0x16>
1a0003b4:	e8df f000 	tbb	[pc, r0]
1a0003b8:	0f0b0703 	.word	0x0f0b0703
1a0003bc:	13          	.byte	0x13
1a0003bd:	00          	.byte	0x00
		case 0:
			servoWrite(SERVO8, angulo);
1a0003be:	2008      	movs	r0, #8
1a0003c0:	f001 feaa 	bl	1a002118 <servoWrite>
		case 4:
			servoWrite(SERVO3, angulo);
			break;

	}
}
1a0003c4:	bd08      	pop	{r3, pc}
			servoWrite(SERVO4, angulo);
1a0003c6:	2004      	movs	r0, #4
1a0003c8:	f001 fea6 	bl	1a002118 <servoWrite>
			break;
1a0003cc:	e7fa      	b.n	1a0003c4 <girarServo+0x16>
			servoWrite(SERVO1, angulo);
1a0003ce:	2001      	movs	r0, #1
1a0003d0:	f001 fea2 	bl	1a002118 <servoWrite>
			break;
1a0003d4:	e7f6      	b.n	1a0003c4 <girarServo+0x16>
			servoWrite(SERVO2, angulo);
1a0003d6:	2002      	movs	r0, #2
1a0003d8:	f001 fe9e 	bl	1a002118 <servoWrite>
			break;
1a0003dc:	e7f2      	b.n	1a0003c4 <girarServo+0x16>
			servoWrite(SERVO3, angulo);
1a0003de:	2003      	movs	r0, #3
1a0003e0:	f001 fe9a 	bl	1a002118 <servoWrite>
}
1a0003e4:	e7ee      	b.n	1a0003c4 <girarServo+0x16>
1a0003e6:	Address 0x1a0003e6 is out of bounds.


1a0003e8 <MEF_init>:



void MEF_init(){
1a0003e8:	b510      	push	{r4, lr}
	actState=START;
1a0003ea:	2400      	movs	r4, #0
1a0003ec:	4b09      	ldr	r3, [pc, #36]	; (1a000414 <MEF_init+0x2c>)
1a0003ee:	701c      	strb	r4, [r3, #0]
	 gpioConfig(LED_ROJO, GPIO_OUTPUT);
1a0003f0:	2101      	movs	r1, #1
1a0003f2:	200f      	movs	r0, #15
1a0003f4:	f001 f8bc 	bl	1a001570 <gpioInit>
	 gpioConfig(LED_VERDE, GPIO_OUTPUT);
1a0003f8:	2101      	movs	r1, #1
1a0003fa:	200e      	movs	r0, #14
1a0003fc:	f001 f8b8 	bl	1a001570 <gpioInit>
	 gpioConfig(LED_AZUL, GPIO_OUTPUT);
1a000400:	2101      	movs	r1, #1
1a000402:	200c      	movs	r0, #12
1a000404:	f001 f8b4 	bl	1a001570 <gpioInit>
	gpioConfig(GPIO7, GPIO_INPUT);
1a000408:	4621      	mov	r1, r4
1a00040a:	200c      	movs	r0, #12
1a00040c:	f001 f8b0 	bl	1a001570 <gpioInit>
}
1a000410:	bd10      	pop	{r4, pc}
1a000412:	bf00      	nop
1a000414:	10000165 	.word	0x10000165

1a000418 <MEF_update>:

void MEF_update(){ 		//Cada 1 ms
1a000418:	b510      	push	{r4, lr}
static uint16_t call_count = 0;
static bool_t LEDB_state = OFF;
static uint8_t i=0, first_time = 1, j=0;


	switch (actState){
1a00041a:	4b7b      	ldr	r3, [pc, #492]	; (1a000608 <MEF_update+0x1f0>)
1a00041c:	781b      	ldrb	r3, [r3, #0]
1a00041e:	2b05      	cmp	r3, #5
1a000420:	d809      	bhi.n	1a000436 <MEF_update+0x1e>
1a000422:	e8df f003 	tbb	[pc, r3]
1a000426:	0903      	.short	0x0903
1a000428:	4dae7962 	.word	0x4dae7962
		case START:
			USB_init();
1a00042c:	f000 f904 	bl	1a000638 <USB_init>
			actState = CONNECTING;
1a000430:	4b75      	ldr	r3, [pc, #468]	; (1a000608 <MEF_update+0x1f0>)
1a000432:	2201      	movs	r2, #1
1a000434:	701a      	strb	r2, [r3, #0]

				actState = WAITING;
			}
		break;
		}
	}
1a000436:	bd10      	pop	{r4, pc}
			if(++call_count_led == 500){	//0.5 s
1a000438:	4a74      	ldr	r2, [pc, #464]	; (1a00060c <MEF_update+0x1f4>)
1a00043a:	8813      	ldrh	r3, [r2, #0]
1a00043c:	3301      	adds	r3, #1
1a00043e:	b29b      	uxth	r3, r3
1a000440:	8013      	strh	r3, [r2, #0]
1a000442:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
1a000446:	d02d      	beq.n	1a0004a4 <MEF_update+0x8c>
			if(++call_count_mef == 30000){	//30 s
1a000448:	4a71      	ldr	r2, [pc, #452]	; (1a000610 <MEF_update+0x1f8>)
1a00044a:	8813      	ldrh	r3, [r2, #0]
1a00044c:	3301      	adds	r3, #1
1a00044e:	b29b      	uxth	r3, r3
1a000450:	8013      	strh	r3, [r2, #0]
1a000452:	f247 5230 	movw	r2, #30000	; 0x7530
1a000456:	4293      	cmp	r3, r2
1a000458:	d02b      	beq.n	1a0004b2 <MEF_update+0x9a>
			if(uartReadByte(UART_USB, &initMsg)){	//Espero mensaje de comienzo de comunicacion
1a00045a:	496e      	ldr	r1, [pc, #440]	; (1a000614 <MEF_update+0x1fc>)
1a00045c:	2003      	movs	r0, #3
1a00045e:	f001 fc61 	bl	1a001d24 <uartReadByte>
1a000462:	2800      	cmp	r0, #0
1a000464:	d0e7      	beq.n	1a000436 <MEF_update+0x1e>
				if(initMsg == 'a'){
1a000466:	4b6b      	ldr	r3, [pc, #428]	; (1a000614 <MEF_update+0x1fc>)
1a000468:	781b      	ldrb	r3, [r3, #0]
1a00046a:	2b61      	cmp	r3, #97	; 0x61
1a00046c:	d1e3      	bne.n	1a000436 <MEF_update+0x1e>
					if(uartReadByte(UART_USB, &levelMsg)){
1a00046e:	496a      	ldr	r1, [pc, #424]	; (1a000618 <MEF_update+0x200>)
1a000470:	2003      	movs	r0, #3
1a000472:	f001 fc57 	bl	1a001d24 <uartReadByte>
1a000476:	2800      	cmp	r0, #0
1a000478:	d0dd      	beq.n	1a000436 <MEF_update+0x1e>
						level = definirNiveles(levelMsg);
1a00047a:	4b67      	ldr	r3, [pc, #412]	; (1a000618 <MEF_update+0x200>)
1a00047c:	7818      	ldrb	r0, [r3, #0]
1a00047e:	f000 f91d 	bl	1a0006bc <definirNiveles>
1a000482:	4b66      	ldr	r3, [pc, #408]	; (1a00061c <MEF_update+0x204>)
1a000484:	7018      	strb	r0, [r3, #0]
						gpioWrite(LED_AZUL, OFF);
1a000486:	2100      	movs	r1, #0
1a000488:	200c      	movs	r0, #12
1a00048a:	f001 f947 	bl	1a00171c <gpioWrite>
						call_count_mef = 0;
1a00048e:	4b60      	ldr	r3, [pc, #384]	; (1a000610 <MEF_update+0x1f8>)
1a000490:	2200      	movs	r2, #0
1a000492:	801a      	strh	r2, [r3, #0]
						actState = SUCCESS1;
1a000494:	4b5c      	ldr	r3, [pc, #368]	; (1a000608 <MEF_update+0x1f0>)
1a000496:	2205      	movs	r2, #5
1a000498:	701a      	strb	r2, [r3, #0]
						uartWriteByte(UART_USB, 'c');
1a00049a:	2163      	movs	r1, #99	; 0x63
1a00049c:	2003      	movs	r0, #3
1a00049e:	f001 fc50 	bl	1a001d42 <uartWriteByte>
1a0004a2:	e7c8      	b.n	1a000436 <MEF_update+0x1e>
				gpioToggle(LED_VERDE);
1a0004a4:	200e      	movs	r0, #14
1a0004a6:	f001 f9a2 	bl	1a0017ee <gpioToggle>
				call_count_led = 0;
1a0004aa:	4b58      	ldr	r3, [pc, #352]	; (1a00060c <MEF_update+0x1f4>)
1a0004ac:	2200      	movs	r2, #0
1a0004ae:	801a      	strh	r2, [r3, #0]
1a0004b0:	e7ca      	b.n	1a000448 <MEF_update+0x30>
				call_count_mef=0;
1a0004b2:	4b57      	ldr	r3, [pc, #348]	; (1a000610 <MEF_update+0x1f8>)
1a0004b4:	2200      	movs	r2, #0
1a0004b6:	801a      	strh	r2, [r3, #0]
				actState = FAIL;
1a0004b8:	4b53      	ldr	r3, [pc, #332]	; (1a000608 <MEF_update+0x1f0>)
1a0004ba:	2202      	movs	r2, #2
1a0004bc:	701a      	strb	r2, [r3, #0]
1a0004be:	e7cc      	b.n	1a00045a <MEF_update+0x42>
			gpioWrite(LED_VERDE, ON);
1a0004c0:	2101      	movs	r1, #1
1a0004c2:	200e      	movs	r0, #14
1a0004c4:	f001 f92a 	bl	1a00171c <gpioWrite>
			if(++call_count_mef == 1000){
1a0004c8:	4a51      	ldr	r2, [pc, #324]	; (1a000610 <MEF_update+0x1f8>)
1a0004ca:	8813      	ldrh	r3, [r2, #0]
1a0004cc:	3301      	adds	r3, #1
1a0004ce:	b29b      	uxth	r3, r3
1a0004d0:	8013      	strh	r3, [r2, #0]
1a0004d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1a0004d6:	d1ae      	bne.n	1a000436 <MEF_update+0x1e>
				call_count_mef = 0;
1a0004d8:	2100      	movs	r1, #0
1a0004da:	8011      	strh	r1, [r2, #0]
				gpioWrite(LED_VERDE, OFF);
1a0004dc:	200e      	movs	r0, #14
1a0004de:	f001 f91d 	bl	1a00171c <gpioWrite>
				actState = WAITING;
1a0004e2:	4b49      	ldr	r3, [pc, #292]	; (1a000608 <MEF_update+0x1f0>)
1a0004e4:	2203      	movs	r2, #3
1a0004e6:	701a      	strb	r2, [r3, #0]
1a0004e8:	e7a5      	b.n	1a000436 <MEF_update+0x1e>
			gpioWrite(LED_ROJO, ON);
1a0004ea:	2101      	movs	r1, #1
1a0004ec:	200f      	movs	r0, #15
1a0004ee:	f001 f915 	bl	1a00171c <gpioWrite>
			if(++call_count_mef == 10000){
1a0004f2:	4a47      	ldr	r2, [pc, #284]	; (1a000610 <MEF_update+0x1f8>)
1a0004f4:	8813      	ldrh	r3, [r2, #0]
1a0004f6:	3301      	adds	r3, #1
1a0004f8:	b29b      	uxth	r3, r3
1a0004fa:	8013      	strh	r3, [r2, #0]
1a0004fc:	f242 7210 	movw	r2, #10000	; 0x2710
1a000500:	4293      	cmp	r3, r2
1a000502:	d198      	bne.n	1a000436 <MEF_update+0x1e>
				call_count_mef = 0;
1a000504:	2100      	movs	r1, #0
1a000506:	4b42      	ldr	r3, [pc, #264]	; (1a000610 <MEF_update+0x1f8>)
1a000508:	8019      	strh	r1, [r3, #0]
				gpioWrite(LED_ROJO, OFF);
1a00050a:	200f      	movs	r0, #15
1a00050c:	f001 f906 	bl	1a00171c <gpioWrite>
				actState = CONNECTING;
1a000510:	4b3d      	ldr	r3, [pc, #244]	; (1a000608 <MEF_update+0x1f0>)
1a000512:	2201      	movs	r2, #1
1a000514:	701a      	strb	r2, [r3, #0]
1a000516:	e78e      	b.n	1a000436 <MEF_update+0x1e>
			gpioWrite(LED_AZUL, ON);
1a000518:	2101      	movs	r1, #1
1a00051a:	200c      	movs	r0, #12
1a00051c:	f001 f8fe 	bl	1a00171c <gpioWrite>
			if(uartReadByte(UART_USB, &dataFromUart[i])){
1a000520:	4b3f      	ldr	r3, [pc, #252]	; (1a000620 <MEF_update+0x208>)
1a000522:	781b      	ldrb	r3, [r3, #0]
1a000524:	493f      	ldr	r1, [pc, #252]	; (1a000624 <MEF_update+0x20c>)
1a000526:	4419      	add	r1, r3
1a000528:	2003      	movs	r0, #3
1a00052a:	f001 fbfb 	bl	1a001d24 <uartReadByte>
1a00052e:	b118      	cbz	r0, 1a000538 <MEF_update+0x120>
				i++;
1a000530:	4a3b      	ldr	r2, [pc, #236]	; (1a000620 <MEF_update+0x208>)
1a000532:	7813      	ldrb	r3, [r2, #0]
1a000534:	3301      	adds	r3, #1
1a000536:	7013      	strb	r3, [r2, #0]
			estado_boton= gpioRead(GPIO7);
1a000538:	200c      	movs	r0, #12
1a00053a:	f001 f924 	bl	1a001786 <gpioRead>
1a00053e:	4b3a      	ldr	r3, [pc, #232]	; (1a000628 <MEF_update+0x210>)
1a000540:	7018      	strb	r0, [r3, #0]
			if(!(estado_boton)){
1a000542:	b910      	cbnz	r0, 1a00054a <MEF_update+0x132>
				BUTTON_FLAG = 1;
1a000544:	4b39      	ldr	r3, [pc, #228]	; (1a00062c <MEF_update+0x214>)
1a000546:	2201      	movs	r2, #1
1a000548:	701a      	strb	r2, [r3, #0]
			if(i == 5){
1a00054a:	4b35      	ldr	r3, [pc, #212]	; (1a000620 <MEF_update+0x208>)
1a00054c:	781b      	ldrb	r3, [r3, #0]
1a00054e:	2b05      	cmp	r3, #5
1a000550:	f47f af71 	bne.w	1a000436 <MEF_update+0x1e>
				gpioWrite(LED_AZUL, OFF);
1a000554:	2100      	movs	r1, #0
1a000556:	200c      	movs	r0, #12
1a000558:	f001 f8e0 	bl	1a00171c <gpioWrite>
				call_count_mef = 0;
1a00055c:	2300      	movs	r3, #0
1a00055e:	4a2c      	ldr	r2, [pc, #176]	; (1a000610 <MEF_update+0x1f8>)
1a000560:	8013      	strh	r3, [r2, #0]
				i=0;
1a000562:	4a2f      	ldr	r2, [pc, #188]	; (1a000620 <MEF_update+0x208>)
1a000564:	7013      	strb	r3, [r2, #0]
				if(BUTTON_FLAG){
1a000566:	4b31      	ldr	r3, [pc, #196]	; (1a00062c <MEF_update+0x214>)
1a000568:	781b      	ldrb	r3, [r3, #0]
1a00056a:	b133      	cbz	r3, 1a00057a <MEF_update+0x162>
					actState = CONNECTING;
1a00056c:	4b26      	ldr	r3, [pc, #152]	; (1a000608 <MEF_update+0x1f0>)
1a00056e:	2201      	movs	r2, #1
1a000570:	701a      	strb	r2, [r3, #0]
					BUTTON_FLAG = 0;
1a000572:	4b2e      	ldr	r3, [pc, #184]	; (1a00062c <MEF_update+0x214>)
1a000574:	2200      	movs	r2, #0
1a000576:	701a      	strb	r2, [r3, #0]
1a000578:	e75d      	b.n	1a000436 <MEF_update+0x1e>
					actState = CONTROLLING;
1a00057a:	4b23      	ldr	r3, [pc, #140]	; (1a000608 <MEF_update+0x1f0>)
1a00057c:	2204      	movs	r2, #4
1a00057e:	701a      	strb	r2, [r3, #0]
1a000580:	e759      	b.n	1a000436 <MEF_update+0x1e>
			gpioWrite(LED_VERDE, ON);
1a000582:	2101      	movs	r1, #1
1a000584:	200e      	movs	r0, #14
1a000586:	f001 f8c9 	bl	1a00171c <gpioWrite>
			if(first_time){
1a00058a:	4b29      	ldr	r3, [pc, #164]	; (1a000630 <MEF_update+0x218>)
1a00058c:	781b      	ldrb	r3, [r3, #0]
1a00058e:	b30b      	cbz	r3, 1a0005d4 <MEF_update+0x1bc>
				first_time = 0;
1a000590:	2400      	movs	r4, #0
1a000592:	4b27      	ldr	r3, [pc, #156]	; (1a000630 <MEF_update+0x218>)
1a000594:	701c      	strb	r4, [r3, #0]
				for(uint8_t j=0; j<5; j++){
1a000596:	e00f      	b.n	1a0005b8 <MEF_update+0x1a0>
						angulo = AnguloDeGiroPulgar(dataFromUart[j],0,level);
1a000598:	4b20      	ldr	r3, [pc, #128]	; (1a00061c <MEF_update+0x204>)
1a00059a:	781a      	ldrb	r2, [r3, #0]
1a00059c:	2100      	movs	r1, #0
1a00059e:	4b21      	ldr	r3, [pc, #132]	; (1a000624 <MEF_update+0x20c>)
1a0005a0:	5d18      	ldrb	r0, [r3, r4]
1a0005a2:	f000 f8a8 	bl	1a0006f6 <AnguloDeGiroPulgar>
1a0005a6:	4b23      	ldr	r3, [pc, #140]	; (1a000634 <MEF_update+0x21c>)
1a0005a8:	7018      	strb	r0, [r3, #0]
					girarServo(j, angulo);
1a0005aa:	4b22      	ldr	r3, [pc, #136]	; (1a000634 <MEF_update+0x21c>)
1a0005ac:	7819      	ldrb	r1, [r3, #0]
1a0005ae:	4620      	mov	r0, r4
1a0005b0:	f7ff fefd 	bl	1a0003ae <girarServo>
				for(uint8_t j=0; j<5; j++){
1a0005b4:	3401      	adds	r4, #1
1a0005b6:	b2e4      	uxtb	r4, r4
1a0005b8:	2c04      	cmp	r4, #4
1a0005ba:	d80b      	bhi.n	1a0005d4 <MEF_update+0x1bc>
					if (j == 0) {
1a0005bc:	2c00      	cmp	r4, #0
1a0005be:	d0eb      	beq.n	1a000598 <MEF_update+0x180>
						angulo = AnguloDeGiro(dataFromUart[j],0,level);
1a0005c0:	4b16      	ldr	r3, [pc, #88]	; (1a00061c <MEF_update+0x204>)
1a0005c2:	781a      	ldrb	r2, [r3, #0]
1a0005c4:	2100      	movs	r1, #0
1a0005c6:	4b17      	ldr	r3, [pc, #92]	; (1a000624 <MEF_update+0x20c>)
1a0005c8:	5d18      	ldrb	r0, [r3, r4]
1a0005ca:	f000 f881 	bl	1a0006d0 <AnguloDeGiro>
1a0005ce:	4b19      	ldr	r3, [pc, #100]	; (1a000634 <MEF_update+0x21c>)
1a0005d0:	7018      	strb	r0, [r3, #0]
1a0005d2:	e7ea      	b.n	1a0005aa <MEF_update+0x192>
			if(++call_count_mef == 200){
1a0005d4:	4a0e      	ldr	r2, [pc, #56]	; (1a000610 <MEF_update+0x1f8>)
1a0005d6:	8813      	ldrh	r3, [r2, #0]
1a0005d8:	3301      	adds	r3, #1
1a0005da:	b29b      	uxth	r3, r3
1a0005dc:	8013      	strh	r3, [r2, #0]
1a0005de:	2bc8      	cmp	r3, #200	; 0xc8
1a0005e0:	f47f af29 	bne.w	1a000436 <MEF_update+0x1e>
				first_time = 1;
1a0005e4:	4b12      	ldr	r3, [pc, #72]	; (1a000630 <MEF_update+0x218>)
1a0005e6:	2201      	movs	r2, #1
1a0005e8:	701a      	strb	r2, [r3, #0]
				gpioWrite(LED_VERDE, OFF);
1a0005ea:	2100      	movs	r1, #0
1a0005ec:	200e      	movs	r0, #14
1a0005ee:	f001 f895 	bl	1a00171c <gpioWrite>
				call_count_mef = 0;
1a0005f2:	4b07      	ldr	r3, [pc, #28]	; (1a000610 <MEF_update+0x1f8>)
1a0005f4:	2200      	movs	r2, #0
1a0005f6:	801a      	strh	r2, [r3, #0]
				uartWriteByte(UART_USB, 'c');
1a0005f8:	2163      	movs	r1, #99	; 0x63
1a0005fa:	2003      	movs	r0, #3
1a0005fc:	f001 fba1 	bl	1a001d42 <uartWriteByte>
				actState = WAITING;
1a000600:	4b01      	ldr	r3, [pc, #4]	; (1a000608 <MEF_update+0x1f0>)
1a000602:	2203      	movs	r2, #3
1a000604:	701a      	strb	r2, [r3, #0]
	}
1a000606:	e716      	b.n	1a000436 <MEF_update+0x1e>
1a000608:	10000165 	.word	0x10000165
1a00060c:	1000011a 	.word	0x1000011a
1a000610:	1000011c 	.word	0x1000011c
1a000614:	1000015d 	.word	0x1000015d
1a000618:	10000166 	.word	0x10000166
1a00061c:	1000011f 	.word	0x1000011f
1a000620:	1000011e 	.word	0x1000011e
1a000624:	10000160 	.word	0x10000160
1a000628:	1000015c 	.word	0x1000015c
1a00062c:	10000118 	.word	0x10000118
1a000630:	10000000 	.word	0x10000000
1a000634:	10000119 	.word	0x10000119

1a000638 <USB_init>:
#include "sapi.h"

uint8_t FLAG_WAIT;
//char data_array[5] = {0};

void USB_init(){
1a000638:	b508      	push	{r3, lr}

	FLAG_WAIT=0;
1a00063a:	4b04      	ldr	r3, [pc, #16]	; (1a00064c <USB_init+0x14>)
1a00063c:	2200      	movs	r2, #0
1a00063e:	701a      	strb	r2, [r3, #0]
	uartInit(UART_USB, 115200);
1a000640:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000644:	2003      	movs	r0, #3
1a000646:	f001 fb2f 	bl	1a001ca8 <uartInit>

}
1a00064a:	bd08      	pop	{r3, pc}
1a00064c:	10000167 	.word	0x10000167

1a000650 <potencia>:
#include "sapi.h"


uint8_t potencia(uint8_t b, uint8_t e){
	uint8_t aux = b;
	for (int i = 1; i<e; i++){
1a000650:	4603      	mov	r3, r0
1a000652:	2201      	movs	r2, #1
1a000654:	4291      	cmp	r1, r2
1a000656:	dd04      	ble.n	1a000662 <potencia+0x12>
		b = b*aux;
1a000658:	fb13 f300 	smulbb	r3, r3, r0
1a00065c:	b2db      	uxtb	r3, r3
	for (int i = 1; i<e; i++){
1a00065e:	3201      	adds	r2, #1
1a000660:	e7f8      	b.n	1a000654 <potencia+0x4>
	}
	return b;
}
1a000662:	4618      	mov	r0, r3
1a000664:	4770      	bx	lr
1a000666:	Address 0x1a000666 is out of bounds.


1a000668 <redondeo>:

uint8_t redondeo(double x){
1a000668:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
1a00066c:	ec57 6b10 	vmov	r6, r7, d0
	double entero = (int)x;
1a000670:	ee10 0a10 	vmov	r0, s0
1a000674:	4639      	mov	r1, r7
1a000676:	f001 ffed 	bl	1a002654 <__aeabi_d2iz>
1a00067a:	4604      	mov	r4, r0
1a00067c:	f001 fef8 	bl	1a002470 <__aeabi_i2d>
1a000680:	4680      	mov	r8, r0
1a000682:	4689      	mov	r9, r1
	double fraccion = x-entero;
1a000684:	4602      	mov	r2, r0
1a000686:	460b      	mov	r3, r1
1a000688:	4630      	mov	r0, r6
1a00068a:	4639      	mov	r1, r7
1a00068c:	f001 fda2 	bl	1a0021d4 <__aeabi_dsub>

	if (fraccion < 0.5){
1a000690:	2200      	movs	r2, #0
1a000692:	4b08      	ldr	r3, [pc, #32]	; (1a0006b4 <redondeo+0x4c>)
1a000694:	f001 ffb6 	bl	1a002604 <__aeabi_dcmplt>
1a000698:	b110      	cbz	r0, 1a0006a0 <redondeo+0x38>
		return entero;
1a00069a:	b2e0      	uxtb	r0, r4
	} else {
		return entero + 1;
	}
}
1a00069c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
		return entero + 1;
1a0006a0:	2200      	movs	r2, #0
1a0006a2:	4b05      	ldr	r3, [pc, #20]	; (1a0006b8 <redondeo+0x50>)
1a0006a4:	4640      	mov	r0, r8
1a0006a6:	4649      	mov	r1, r9
1a0006a8:	f001 fd96 	bl	1a0021d8 <__adddf3>
1a0006ac:	f001 fffa 	bl	1a0026a4 <__aeabi_d2uiz>
1a0006b0:	b2c0      	uxtb	r0, r0
1a0006b2:	e7f3      	b.n	1a00069c <redondeo+0x34>
1a0006b4:	3fe00000 	.word	0x3fe00000
1a0006b8:	3ff00000 	.word	0x3ff00000

1a0006bc <definirNiveles>:

uint8_t definirNiveles(char n){
1a0006bc:	b508      	push	{r3, lr}
	uint8_t n_numero = (int)n - '0';
1a0006be:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
	return (potencia(2,n_numero)-1);
1a0006c2:	b2c9      	uxtb	r1, r1
1a0006c4:	2002      	movs	r0, #2
1a0006c6:	f7ff ffc3 	bl	1a000650 <potencia>
1a0006ca:	3801      	subs	r0, #1
}
1a0006cc:	b2c0      	uxtb	r0, r0
1a0006ce:	bd08      	pop	{r3, pc}

1a0006d0 <AnguloDeGiro>:

uint8_t AnguloDeGiro(char dedo, uint8_t min, uint8_t max){
1a0006d0:	b508      	push	{r3, lr}
	uint8_t dedo_numero = (int)dedo -'0';
1a0006d2:	3830      	subs	r0, #48	; 0x30
1a0006d4:	b2c3      	uxtb	r3, r0
	if (dedo_numero > max){
1a0006d6:	4293      	cmp	r3, r2
1a0006d8:	d80b      	bhi.n	1a0006f2 <AnguloDeGiro+0x22>
		return 180;
	} else {
		return redondeo(dedo_numero*180/max);
1a0006da:	20b4      	movs	r0, #180	; 0xb4
1a0006dc:	fb00 f003 	mul.w	r0, r0, r3
1a0006e0:	fb90 f0f2 	sdiv	r0, r0, r2
1a0006e4:	f001 fec4 	bl	1a002470 <__aeabi_i2d>
1a0006e8:	ec41 0b10 	vmov	d0, r0, r1
1a0006ec:	f7ff ffbc 	bl	1a000668 <redondeo>
	}
}
1a0006f0:	bd08      	pop	{r3, pc}
		return 180;
1a0006f2:	20b4      	movs	r0, #180	; 0xb4
1a0006f4:	e7fc      	b.n	1a0006f0 <AnguloDeGiro+0x20>

1a0006f6 <AnguloDeGiroPulgar>:

uint8_t AnguloDeGiroPulgar(char dedo, uint8_t min, uint8_t max){
1a0006f6:	b508      	push	{r3, lr}
	uint8_t dedo_numero = (int)dedo -'0';
1a0006f8:	3830      	subs	r0, #48	; 0x30
1a0006fa:	b2c3      	uxtb	r3, r0
	if (dedo_numero > max){
1a0006fc:	4293      	cmp	r3, r2
1a0006fe:	d80b      	bhi.n	1a000718 <AnguloDeGiroPulgar+0x22>
		return 90;
	} else {
		return redondeo(dedo_numero*90/max);
1a000700:	205a      	movs	r0, #90	; 0x5a
1a000702:	fb00 f003 	mul.w	r0, r0, r3
1a000706:	fb90 f0f2 	sdiv	r0, r0, r2
1a00070a:	f001 feb1 	bl	1a002470 <__aeabi_i2d>
1a00070e:	ec41 0b10 	vmov	d0, r0, r1
1a000712:	f7ff ffa9 	bl	1a000668 <redondeo>
	}
}
1a000716:	bd08      	pop	{r3, pc}
		return 90;
1a000718:	205a      	movs	r0, #90	; 0x5a
1a00071a:	e7fc      	b.n	1a000716 <AnguloDeGiroPulgar+0x20>

1a00071c <initialise_monitor_handles>:
}
1a00071c:	4770      	bx	lr
1a00071e:	Address 0x1a00071e is out of bounds.


1a000720 <Reset_Handler>:
void Reset_Handler(void) {
1a000720:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000722:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000724:	4b19      	ldr	r3, [pc, #100]	; (1a00078c <Reset_Handler+0x6c>)
1a000726:	4a1a      	ldr	r2, [pc, #104]	; (1a000790 <Reset_Handler+0x70>)
1a000728:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00072a:	3304      	adds	r3, #4
1a00072c:	4a19      	ldr	r2, [pc, #100]	; (1a000794 <Reset_Handler+0x74>)
1a00072e:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000730:	2300      	movs	r3, #0
1a000732:	e005      	b.n	1a000740 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000734:	4a18      	ldr	r2, [pc, #96]	; (1a000798 <Reset_Handler+0x78>)
1a000736:	f04f 31ff 	mov.w	r1, #4294967295
1a00073a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00073e:	3301      	adds	r3, #1
1a000740:	2b07      	cmp	r3, #7
1a000742:	d9f7      	bls.n	1a000734 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000744:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000746:	4b15      	ldr	r3, [pc, #84]	; (1a00079c <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000748:	e007      	b.n	1a00075a <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a00074a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00074e:	689a      	ldr	r2, [r3, #8]
1a000750:	6859      	ldr	r1, [r3, #4]
1a000752:	6818      	ldr	r0, [r3, #0]
1a000754:	f7ff fd19 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000758:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00075a:	4a11      	ldr	r2, [pc, #68]	; (1a0007a0 <Reset_Handler+0x80>)
1a00075c:	4293      	cmp	r3, r2
1a00075e:	d3f4      	bcc.n	1a00074a <Reset_Handler+0x2a>
1a000760:	e006      	b.n	1a000770 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000762:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000764:	6859      	ldr	r1, [r3, #4]
1a000766:	f854 0b08 	ldr.w	r0, [r4], #8
1a00076a:	f7ff fd1d 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00076e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000770:	4a0c      	ldr	r2, [pc, #48]	; (1a0007a4 <Reset_Handler+0x84>)
1a000772:	4293      	cmp	r3, r2
1a000774:	d3f5      	bcc.n	1a000762 <Reset_Handler+0x42>
    SystemInit();
1a000776:	f000 feb7 	bl	1a0014e8 <SystemInit>
    __libc_init_array();
1a00077a:	f002 f935 	bl	1a0029e8 <__libc_init_array>
    initialise_monitor_handles();
1a00077e:	f7ff ffcd 	bl	1a00071c <initialise_monitor_handles>
    main();
1a000782:	f7ff fddd 	bl	1a000340 <main>
        __asm__ volatile("wfi");
1a000786:	bf30      	wfi
1a000788:	e7fd      	b.n	1a000786 <Reset_Handler+0x66>
1a00078a:	bf00      	nop
1a00078c:	40053100 	.word	0x40053100
1a000790:	10df1000 	.word	0x10df1000
1a000794:	01dff7ff 	.word	0x01dff7ff
1a000798:	e000e280 	.word	0xe000e280
1a00079c:	1a000114 	.word	0x1a000114
1a0007a0:	1a000150 	.word	0x1a000150
1a0007a4:	1a000178 	.word	0x1a000178

1a0007a8 <_fini>:
void _fini(void) {}
1a0007a8:	4770      	bx	lr

1a0007aa <_init>:
void _init(void) {}
1a0007aa:	4770      	bx	lr

1a0007ac <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0007ac:	2300      	movs	r3, #0
1a0007ae:	2b1c      	cmp	r3, #28
1a0007b0:	d812      	bhi.n	1a0007d8 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0007b2:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0007b4:	4a09      	ldr	r2, [pc, #36]	; (1a0007dc <Board_SetupMuxing+0x30>)
1a0007b6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0007ba:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0007be:	784a      	ldrb	r2, [r1, #1]
1a0007c0:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0007c2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0007c6:	4906      	ldr	r1, [pc, #24]	; (1a0007e0 <Board_SetupMuxing+0x34>)
1a0007c8:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0007cc:	3301      	adds	r3, #1
1a0007ce:	2b1c      	cmp	r3, #28
1a0007d0:	d9f0      	bls.n	1a0007b4 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0007d2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0007d6:	4770      	bx	lr
1a0007d8:	4770      	bx	lr
1a0007da:	bf00      	nop
1a0007dc:	1a002a44 	.word	0x1a002a44
1a0007e0:	40086000 	.word	0x40086000

1a0007e4 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0007e4:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0007e6:	4a17      	ldr	r2, [pc, #92]	; (1a000844 <Board_SetupClocking+0x60>)
1a0007e8:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0007ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0007f0:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0007f4:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0007f8:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0007fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000800:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000804:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000808:	2201      	movs	r2, #1
1a00080a:	490f      	ldr	r1, [pc, #60]	; (1a000848 <Board_SetupClocking+0x64>)
1a00080c:	2006      	movs	r0, #6
1a00080e:	f000 fa21 	bl	1a000c54 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000812:	2400      	movs	r4, #0
1a000814:	b14c      	cbz	r4, 1a00082a <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000816:	4b0b      	ldr	r3, [pc, #44]	; (1a000844 <Board_SetupClocking+0x60>)
1a000818:	685a      	ldr	r2, [r3, #4]
1a00081a:	f022 020c 	bic.w	r2, r2, #12
1a00081e:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000820:	685a      	ldr	r2, [r3, #4]
1a000822:	f042 0203 	orr.w	r2, r2, #3
1a000826:	605a      	str	r2, [r3, #4]
}
1a000828:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00082a:	4808      	ldr	r0, [pc, #32]	; (1a00084c <Board_SetupClocking+0x68>)
1a00082c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000830:	2301      	movs	r3, #1
1a000832:	788a      	ldrb	r2, [r1, #2]
1a000834:	7849      	ldrb	r1, [r1, #1]
1a000836:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00083a:	f000 fce3 	bl	1a001204 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00083e:	3401      	adds	r4, #1
1a000840:	e7e8      	b.n	1a000814 <Board_SetupClocking+0x30>
1a000842:	bf00      	nop
1a000844:	40043000 	.word	0x40043000
1a000848:	0c28cb00 	.word	0x0c28cb00
1a00084c:	1a002a40 	.word	0x1a002a40

1a000850 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000850:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000852:	f7ff ffab 	bl	1a0007ac <Board_SetupMuxing>
    Board_SetupClocking();
1a000856:	f7ff ffc5 	bl	1a0007e4 <Board_SetupClocking>
}
1a00085a:	bd08      	pop	{r3, pc}

1a00085c <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00085c:	2200      	movs	r2, #0
1a00085e:	2a05      	cmp	r2, #5
1a000860:	d819      	bhi.n	1a000896 <Board_LED_Init+0x3a>
{
1a000862:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000864:	490c      	ldr	r1, [pc, #48]	; (1a000898 <Board_LED_Init+0x3c>)
1a000866:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00086a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00086e:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000870:	4b0a      	ldr	r3, [pc, #40]	; (1a00089c <Board_LED_Init+0x40>)
1a000872:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000876:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00087a:	2001      	movs	r0, #1
1a00087c:	40a0      	lsls	r0, r4
1a00087e:	4301      	orrs	r1, r0
1a000880:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000884:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000888:	2100      	movs	r1, #0
1a00088a:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00088c:	3201      	adds	r2, #1
1a00088e:	2a05      	cmp	r2, #5
1a000890:	d9e8      	bls.n	1a000864 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a000892:	bc70      	pop	{r4, r5, r6}
1a000894:	4770      	bx	lr
1a000896:	4770      	bx	lr
1a000898:	1a002ac4 	.word	0x1a002ac4
1a00089c:	400f4000 	.word	0x400f4000

1a0008a0 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0008a0:	2300      	movs	r3, #0
1a0008a2:	2b03      	cmp	r3, #3
1a0008a4:	d816      	bhi.n	1a0008d4 <Board_TEC_Init+0x34>
{
1a0008a6:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0008a8:	490b      	ldr	r1, [pc, #44]	; (1a0008d8 <Board_TEC_Init+0x38>)
1a0008aa:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0008ae:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0008b2:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0008b4:	4c09      	ldr	r4, [pc, #36]	; (1a0008dc <Board_TEC_Init+0x3c>)
1a0008b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0008ba:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0008be:	2001      	movs	r0, #1
1a0008c0:	40a8      	lsls	r0, r5
1a0008c2:	ea21 0100 	bic.w	r1, r1, r0
1a0008c6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0008ca:	3301      	adds	r3, #1
1a0008cc:	2b03      	cmp	r3, #3
1a0008ce:	d9eb      	bls.n	1a0008a8 <Board_TEC_Init+0x8>
   }
}
1a0008d0:	bc30      	pop	{r4, r5}
1a0008d2:	4770      	bx	lr
1a0008d4:	4770      	bx	lr
1a0008d6:	bf00      	nop
1a0008d8:	1a002abc 	.word	0x1a002abc
1a0008dc:	400f4000 	.word	0x400f4000

1a0008e0 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0008e0:	2300      	movs	r3, #0
1a0008e2:	2b08      	cmp	r3, #8
1a0008e4:	d816      	bhi.n	1a000914 <Board_GPIO_Init+0x34>
{
1a0008e6:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0008e8:	490b      	ldr	r1, [pc, #44]	; (1a000918 <Board_GPIO_Init+0x38>)
1a0008ea:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0008ee:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0008f2:	784d      	ldrb	r5, [r1, #1]
1a0008f4:	4c09      	ldr	r4, [pc, #36]	; (1a00091c <Board_GPIO_Init+0x3c>)
1a0008f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0008fa:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0008fe:	2001      	movs	r0, #1
1a000900:	40a8      	lsls	r0, r5
1a000902:	ea21 0100 	bic.w	r1, r1, r0
1a000906:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00090a:	3301      	adds	r3, #1
1a00090c:	2b08      	cmp	r3, #8
1a00090e:	d9eb      	bls.n	1a0008e8 <Board_GPIO_Init+0x8>
   }
}
1a000910:	bc30      	pop	{r4, r5}
1a000912:	4770      	bx	lr
1a000914:	4770      	bx	lr
1a000916:	bf00      	nop
1a000918:	1a002ad0 	.word	0x1a002ad0
1a00091c:	400f4000 	.word	0x400f4000

1a000920 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000920:	b510      	push	{r4, lr}
1a000922:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000924:	4c08      	ldr	r4, [pc, #32]	; (1a000948 <Board_ADC_Init+0x28>)
1a000926:	4669      	mov	r1, sp
1a000928:	4620      	mov	r0, r4
1a00092a:	f000 f953 	bl	1a000bd4 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00092e:	4a07      	ldr	r2, [pc, #28]	; (1a00094c <Board_ADC_Init+0x2c>)
1a000930:	4669      	mov	r1, sp
1a000932:	4620      	mov	r0, r4
1a000934:	f000 f96e 	bl	1a000c14 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000938:	2200      	movs	r2, #0
1a00093a:	4669      	mov	r1, sp
1a00093c:	4620      	mov	r0, r4
1a00093e:	f000 f982 	bl	1a000c46 <Chip_ADC_SetResolution>
}
1a000942:	b002      	add	sp, #8
1a000944:	bd10      	pop	{r4, pc}
1a000946:	bf00      	nop
1a000948:	400e3000 	.word	0x400e3000
1a00094c:	00061a80 	.word	0x00061a80

1a000950 <Board_SPI_Init>:
{
1a000950:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a000952:	4c0b      	ldr	r4, [pc, #44]	; (1a000980 <Board_SPI_Init+0x30>)
1a000954:	4620      	mov	r0, r4
1a000956:	f000 f895 	bl	1a000a84 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00095a:	6863      	ldr	r3, [r4, #4]
1a00095c:	f023 0304 	bic.w	r3, r3, #4
1a000960:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000962:	6823      	ldr	r3, [r4, #0]
1a000964:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000968:	f043 0307 	orr.w	r3, r3, #7
1a00096c:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00096e:	4905      	ldr	r1, [pc, #20]	; (1a000984 <Board_SPI_Init+0x34>)
1a000970:	4620      	mov	r0, r4
1a000972:	f000 f868 	bl	1a000a46 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000976:	6863      	ldr	r3, [r4, #4]
1a000978:	f043 0302 	orr.w	r3, r3, #2
1a00097c:	6063      	str	r3, [r4, #4]
}
1a00097e:	bd10      	pop	{r4, pc}
1a000980:	400c5000 	.word	0x400c5000
1a000984:	000186a0 	.word	0x000186a0

1a000988 <Board_I2C_Init>:
{
1a000988:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a00098a:	2000      	movs	r0, #0
1a00098c:	f000 f8a6 	bl	1a000adc <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000990:	4b04      	ldr	r3, [pc, #16]	; (1a0009a4 <Board_I2C_Init+0x1c>)
1a000992:	f640 0208 	movw	r2, #2056	; 0x808
1a000996:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00099a:	4903      	ldr	r1, [pc, #12]	; (1a0009a8 <Board_I2C_Init+0x20>)
1a00099c:	2000      	movs	r0, #0
1a00099e:	f000 f8af 	bl	1a000b00 <Chip_I2C_SetClockRate>
}
1a0009a2:	bd08      	pop	{r3, pc}
1a0009a4:	40086000 	.word	0x40086000
1a0009a8:	000f4240 	.word	0x000f4240

1a0009ac <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0009ac:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0009ae:	4c07      	ldr	r4, [pc, #28]	; (1a0009cc <Board_Debug_Init+0x20>)
1a0009b0:	4620      	mov	r0, r4
1a0009b2:	f000 fce1 	bl	1a001378 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0009b6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0009ba:	4620      	mov	r0, r4
1a0009bc:	f000 fd26 	bl	1a00140c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0009c0:	2303      	movs	r3, #3
1a0009c2:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0009c4:	2301      	movs	r3, #1
1a0009c6:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0009c8:	bd10      	pop	{r4, pc}
1a0009ca:	bf00      	nop
1a0009cc:	400c1000 	.word	0x400c1000

1a0009d0 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0009d0:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0009d2:	f7ff ffeb 	bl	1a0009ac <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0009d6:	4809      	ldr	r0, [pc, #36]	; (1a0009fc <Board_Init+0x2c>)
1a0009d8:	f000 f8ae 	bl	1a000b38 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0009dc:	f7ff ff80 	bl	1a0008e0 <Board_GPIO_Init>
   Board_ADC_Init();
1a0009e0:	f7ff ff9e 	bl	1a000920 <Board_ADC_Init>
   Board_SPI_Init();
1a0009e4:	f7ff ffb4 	bl	1a000950 <Board_SPI_Init>
   Board_I2C_Init();
1a0009e8:	f7ff ffce 	bl	1a000988 <Board_I2C_Init>

   Board_LED_Init();
1a0009ec:	f7ff ff36 	bl	1a00085c <Board_LED_Init>
   Board_TEC_Init();
1a0009f0:	f7ff ff56 	bl	1a0008a0 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0009f4:	f000 f9da 	bl	1a000dac <SystemCoreClockUpdate>
}
1a0009f8:	bd08      	pop	{r3, pc}
1a0009fa:	bf00      	nop
1a0009fc:	400f4000 	.word	0x400f4000

1a000a00 <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a000a00:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a000a02:	f7ff ffd3 	bl	1a0009ac <Board_Debug_Init>
1a000a06:	bd08      	pop	{r3, pc}

1a000a08 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a08:	4b03      	ldr	r3, [pc, #12]	; (1a000a18 <Chip_SSP_GetClockIndex+0x10>)
1a000a0a:	4298      	cmp	r0, r3
1a000a0c:	d001      	beq.n	1a000a12 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000a0e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000a10:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000a12:	20a5      	movs	r0, #165	; 0xa5
1a000a14:	4770      	bx	lr
1a000a16:	bf00      	nop
1a000a18:	400c5000 	.word	0x400c5000

1a000a1c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a1c:	4b04      	ldr	r3, [pc, #16]	; (1a000a30 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000a1e:	4298      	cmp	r0, r3
1a000a20:	d002      	beq.n	1a000a28 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000a22:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000a26:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000a28:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000a2c:	4770      	bx	lr
1a000a2e:	bf00      	nop
1a000a30:	400c5000 	.word	0x400c5000

1a000a34 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000a34:	6803      	ldr	r3, [r0, #0]
1a000a36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000a3a:	0209      	lsls	r1, r1, #8
1a000a3c:	b289      	uxth	r1, r1
1a000a3e:	4319      	orrs	r1, r3
1a000a40:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000a42:	6102      	str	r2, [r0, #16]
}
1a000a44:	4770      	bx	lr

1a000a46 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000a46:	b570      	push	{r4, r5, r6, lr}
1a000a48:	4606      	mov	r6, r0
1a000a4a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000a4c:	f7ff ffe6 	bl	1a000a1c <Chip_SSP_GetPeriphClockIndex>
1a000a50:	f000 fc56 	bl	1a001300 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000a54:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000a56:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000a5a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000a5c:	e000      	b.n	1a000a60 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000a5e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000a60:	42ab      	cmp	r3, r5
1a000a62:	d90b      	bls.n	1a000a7c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000a64:	1c4c      	adds	r4, r1, #1
1a000a66:	fb02 f304 	mul.w	r3, r2, r4
1a000a6a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000a6e:	429d      	cmp	r5, r3
1a000a70:	d2f6      	bcs.n	1a000a60 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000a72:	2cff      	cmp	r4, #255	; 0xff
1a000a74:	d9f3      	bls.n	1a000a5e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000a76:	3202      	adds	r2, #2
				cr0_div = 0;
1a000a78:	2100      	movs	r1, #0
1a000a7a:	e7f1      	b.n	1a000a60 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000a7c:	4630      	mov	r0, r6
1a000a7e:	f7ff ffd9 	bl	1a000a34 <Chip_SSP_SetClockRate>
}
1a000a82:	bd70      	pop	{r4, r5, r6, pc}

1a000a84 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000a84:	b510      	push	{r4, lr}
1a000a86:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000a88:	f7ff ffbe 	bl	1a000a08 <Chip_SSP_GetClockIndex>
1a000a8c:	f000 fc1e 	bl	1a0012cc <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000a90:	4620      	mov	r0, r4
1a000a92:	f7ff ffc3 	bl	1a000a1c <Chip_SSP_GetPeriphClockIndex>
1a000a96:	f000 fc19 	bl	1a0012cc <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000a9a:	6863      	ldr	r3, [r4, #4]
1a000a9c:	f023 0304 	bic.w	r3, r3, #4
1a000aa0:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000aa2:	6823      	ldr	r3, [r4, #0]
1a000aa4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000aa8:	f043 0307 	orr.w	r3, r3, #7
1a000aac:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000aae:	4902      	ldr	r1, [pc, #8]	; (1a000ab8 <Chip_SSP_Init+0x34>)
1a000ab0:	4620      	mov	r0, r4
1a000ab2:	f7ff ffc8 	bl	1a000a46 <Chip_SSP_SetBitRate>
}
1a000ab6:	bd10      	pop	{r4, pc}
1a000ab8:	000186a0 	.word	0x000186a0

1a000abc <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000abc:	2901      	cmp	r1, #1
1a000abe:	d109      	bne.n	1a000ad4 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000ac0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000ac4:	0082      	lsls	r2, r0, #2
1a000ac6:	4b04      	ldr	r3, [pc, #16]	; (1a000ad8 <Chip_I2C_EventHandler+0x1c>)
1a000ac8:	4413      	add	r3, r2
1a000aca:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000acc:	7d13      	ldrb	r3, [r2, #20]
1a000ace:	b2db      	uxtb	r3, r3
1a000ad0:	2b04      	cmp	r3, #4
1a000ad2:	d0fb      	beq.n	1a000acc <Chip_I2C_EventHandler+0x10>
}
1a000ad4:	4770      	bx	lr
1a000ad6:	bf00      	nop
1a000ad8:	10000004 	.word	0x10000004

1a000adc <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000adc:	b570      	push	{r4, r5, r6, lr}
1a000ade:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000ae0:	4e06      	ldr	r6, [pc, #24]	; (1a000afc <Chip_I2C_Init+0x20>)
1a000ae2:	00c4      	lsls	r4, r0, #3
1a000ae4:	1a22      	subs	r2, r4, r0
1a000ae6:	0093      	lsls	r3, r2, #2
1a000ae8:	4433      	add	r3, r6
1a000aea:	8898      	ldrh	r0, [r3, #4]
1a000aec:	f000 fbee 	bl	1a0012cc <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000af0:	1b64      	subs	r4, r4, r5
1a000af2:	00a3      	lsls	r3, r4, #2
1a000af4:	58f3      	ldr	r3, [r6, r3]
1a000af6:	226c      	movs	r2, #108	; 0x6c
1a000af8:	619a      	str	r2, [r3, #24]
}
1a000afa:	bd70      	pop	{r4, r5, r6, pc}
1a000afc:	10000004 	.word	0x10000004

1a000b00 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000b04:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a000b06:	4e0b      	ldr	r6, [pc, #44]	; (1a000b34 <Chip_I2C_SetClockRate+0x34>)
1a000b08:	00c5      	lsls	r5, r0, #3
1a000b0a:	1a2b      	subs	r3, r5, r0
1a000b0c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000b10:	eb06 0308 	add.w	r3, r6, r8
1a000b14:	8898      	ldrh	r0, [r3, #4]
1a000b16:	f000 fbf3 	bl	1a001300 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000b1a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000b1e:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b22:	0842      	lsrs	r2, r0, #1
1a000b24:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000b26:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b2a:	691a      	ldr	r2, [r3, #16]
1a000b2c:	1a80      	subs	r0, r0, r2
1a000b2e:	6158      	str	r0, [r3, #20]
}
1a000b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000b34:	10000004 	.word	0x10000004

1a000b38 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000b38:	4770      	bx	lr
1a000b3a:	Address 0x1a000b3a is out of bounds.


1a000b3c <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a000b3c:	4b09      	ldr	r3, [pc, #36]	; (1a000b64 <Chip_TIMER_GetClockIndex+0x28>)
1a000b3e:	4298      	cmp	r0, r3
1a000b40:	d00b      	beq.n	1a000b5a <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a000b42:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a000b46:	4298      	cmp	r0, r3
1a000b48:	d009      	beq.n	1a000b5e <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a000b4a:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a000b4e:	4298      	cmp	r0, r3
1a000b50:	d001      	beq.n	1a000b56 <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a000b52:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a000b54:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER1;
1a000b56:	2085      	movs	r0, #133	; 0x85
1a000b58:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER3;
1a000b5a:	20a4      	movs	r0, #164	; 0xa4
1a000b5c:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER2;
1a000b5e:	20a3      	movs	r0, #163	; 0xa3
1a000b60:	4770      	bx	lr
1a000b62:	bf00      	nop
1a000b64:	400c4000 	.word	0x400c4000

1a000b68 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a000b68:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a000b6a:	f7ff ffe7 	bl	1a000b3c <Chip_TIMER_GetClockIndex>
1a000b6e:	f000 fbad 	bl	1a0012cc <Chip_Clock_Enable>
}
1a000b72:	bd08      	pop	{r3, pc}

1a000b74 <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a000b74:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a000b76:	2300      	movs	r3, #0
1a000b78:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a000b7a:	2301      	movs	r3, #1
1a000b7c:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a000b7e:	2302      	movs	r3, #2
1a000b80:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a000b82:	6883      	ldr	r3, [r0, #8]
1a000b84:	2b00      	cmp	r3, #0
1a000b86:	d1fc      	bne.n	1a000b82 <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a000b88:	6042      	str	r2, [r0, #4]
}
1a000b8a:	4770      	bx	lr

1a000b8c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000b8c:	4b03      	ldr	r3, [pc, #12]	; (1a000b9c <Chip_ADC_GetClockIndex+0x10>)
1a000b8e:	4298      	cmp	r0, r3
1a000b90:	d001      	beq.n	1a000b96 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000b92:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000b94:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000b96:	2004      	movs	r0, #4
1a000b98:	4770      	bx	lr
1a000b9a:	bf00      	nop
1a000b9c:	400e4000 	.word	0x400e4000

1a000ba0 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000ba0:	b570      	push	{r4, r5, r6, lr}
1a000ba2:	460d      	mov	r5, r1
1a000ba4:	4614      	mov	r4, r2
1a000ba6:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000ba8:	f7ff fff0 	bl	1a000b8c <Chip_ADC_GetClockIndex>
1a000bac:	f000 fba8 	bl	1a001300 <Chip_Clock_GetRate>
	if (burstMode) {
1a000bb0:	b155      	cbz	r5, 1a000bc8 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000bb2:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000bb6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000bba:	0064      	lsls	r4, r4, #1
1a000bbc:	fbb0 f0f4 	udiv	r0, r0, r4
1a000bc0:	b2c0      	uxtb	r0, r0
1a000bc2:	3801      	subs	r0, #1
	return div;
}
1a000bc4:	b2c0      	uxtb	r0, r0
1a000bc6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000bc8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000bcc:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000bd0:	e7f1      	b.n	1a000bb6 <getClkDiv+0x16>
1a000bd2:	Address 0x1a000bd2 is out of bounds.


1a000bd4 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000bd4:	b538      	push	{r3, r4, r5, lr}
1a000bd6:	4605      	mov	r5, r0
1a000bd8:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000bda:	f7ff ffd7 	bl	1a000b8c <Chip_ADC_GetClockIndex>
1a000bde:	2301      	movs	r3, #1
1a000be0:	461a      	mov	r2, r3
1a000be2:	4619      	mov	r1, r3
1a000be4:	f000 fb54 	bl	1a001290 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000be8:	2100      	movs	r1, #0
1a000bea:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000bec:	4a08      	ldr	r2, [pc, #32]	; (1a000c10 <Chip_ADC_Init+0x3c>)
1a000bee:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000bf0:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000bf2:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000bf4:	230b      	movs	r3, #11
1a000bf6:	4628      	mov	r0, r5
1a000bf8:	f7ff ffd2 	bl	1a000ba0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000bfc:	0200      	lsls	r0, r0, #8
1a000bfe:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000c02:	7920      	ldrb	r0, [r4, #4]
1a000c04:	0440      	lsls	r0, r0, #17
1a000c06:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000c0a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000c0c:	6028      	str	r0, [r5, #0]
}
1a000c0e:	bd38      	pop	{r3, r4, r5, pc}
1a000c10:	00061a80 	.word	0x00061a80

1a000c14 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000c14:	b570      	push	{r4, r5, r6, lr}
1a000c16:	4605      	mov	r5, r0
1a000c18:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000c1a:	6804      	ldr	r4, [r0, #0]
1a000c1c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000c20:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000c24:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000c26:	790b      	ldrb	r3, [r1, #4]
1a000c28:	f1c3 030b 	rsb	r3, r3, #11
1a000c2c:	b2db      	uxtb	r3, r3
1a000c2e:	7949      	ldrb	r1, [r1, #5]
1a000c30:	f7ff ffb6 	bl	1a000ba0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000c34:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000c38:	7933      	ldrb	r3, [r6, #4]
1a000c3a:	045b      	lsls	r3, r3, #17
1a000c3c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000c40:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000c42:	602b      	str	r3, [r5, #0]
}
1a000c44:	bd70      	pop	{r4, r5, r6, pc}

1a000c46 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000c46:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000c48:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000c4a:	680a      	ldr	r2, [r1, #0]
1a000c4c:	f7ff ffe2 	bl	1a000c14 <Chip_ADC_SetSampleRate>
}
1a000c50:	bd08      	pop	{r3, pc}
1a000c52:	Address 0x1a000c52 is out of bounds.


1a000c54 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000c54:	b570      	push	{r4, r5, r6, lr}
1a000c56:	b08a      	sub	sp, #40	; 0x28
1a000c58:	4605      	mov	r5, r0
1a000c5a:	460e      	mov	r6, r1
1a000c5c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000c5e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000c62:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000c64:	2806      	cmp	r0, #6
1a000c66:	d018      	beq.n	1a000c9a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000c68:	2300      	movs	r3, #0
1a000c6a:	2201      	movs	r2, #1
1a000c6c:	4629      	mov	r1, r5
1a000c6e:	2004      	movs	r0, #4
1a000c70:	f000 fac8 	bl	1a001204 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000c74:	4a4a      	ldr	r2, [pc, #296]	; (1a000da0 <Chip_SetupCoreClock+0x14c>)
1a000c76:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000c78:	f043 0301 	orr.w	r3, r3, #1
1a000c7c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000c7e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000c82:	a901      	add	r1, sp, #4
1a000c84:	4630      	mov	r0, r6
1a000c86:	f000 fa35 	bl	1a0010f4 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000c8a:	4b46      	ldr	r3, [pc, #280]	; (1a000da4 <Chip_SetupCoreClock+0x150>)
1a000c8c:	429e      	cmp	r6, r3
1a000c8e:	d916      	bls.n	1a000cbe <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000c90:	9b01      	ldr	r3, [sp, #4]
1a000c92:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000c96:	d003      	beq.n	1a000ca0 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000c98:	e7fe      	b.n	1a000c98 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000c9a:	f000 f98d 	bl	1a000fb8 <Chip_Clock_EnableCrystal>
1a000c9e:	e7e3      	b.n	1a000c68 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000ca0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000ca4:	d005      	beq.n	1a000cb2 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000caa:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000cac:	2500      	movs	r5, #0
			direct = 1;
1a000cae:	2601      	movs	r6, #1
1a000cb0:	e007      	b.n	1a000cc2 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000cb2:	9b04      	ldr	r3, [sp, #16]
1a000cb4:	3301      	adds	r3, #1
1a000cb6:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000cb8:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000cba:	2600      	movs	r6, #0
1a000cbc:	e001      	b.n	1a000cc2 <Chip_SetupCoreClock+0x6e>
1a000cbe:	2500      	movs	r5, #0
1a000cc0:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000cc2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000cc6:	9b01      	ldr	r3, [sp, #4]
1a000cc8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000ccc:	9a05      	ldr	r2, [sp, #20]
1a000cce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000cd2:	9a03      	ldr	r2, [sp, #12]
1a000cd4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000cd8:	9a04      	ldr	r2, [sp, #16]
1a000cda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000cde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000ce2:	4a2f      	ldr	r2, [pc, #188]	; (1a000da0 <Chip_SetupCoreClock+0x14c>)
1a000ce4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000ce6:	4b2e      	ldr	r3, [pc, #184]	; (1a000da0 <Chip_SetupCoreClock+0x14c>)
1a000ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000cea:	f013 0f01 	tst.w	r3, #1
1a000cee:	d0fa      	beq.n	1a000ce6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000cf0:	2300      	movs	r3, #0
1a000cf2:	2201      	movs	r2, #1
1a000cf4:	2109      	movs	r1, #9
1a000cf6:	2004      	movs	r0, #4
1a000cf8:	f000 fa84 	bl	1a001204 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000cfc:	b306      	cbz	r6, 1a000d40 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000cfe:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d02:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000d06:	1e5a      	subs	r2, r3, #1
1a000d08:	9209      	str	r2, [sp, #36]	; 0x24
1a000d0a:	2b00      	cmp	r3, #0
1a000d0c:	d1fa      	bne.n	1a000d04 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000d0e:	9b01      	ldr	r3, [sp, #4]
1a000d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000d14:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000d16:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000d1a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000d1e:	9a05      	ldr	r2, [sp, #20]
1a000d20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000d24:	9a03      	ldr	r2, [sp, #12]
1a000d26:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000d2a:	9a04      	ldr	r2, [sp, #16]
1a000d2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000d30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000d34:	4a1a      	ldr	r2, [pc, #104]	; (1a000da0 <Chip_SetupCoreClock+0x14c>)
1a000d36:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000d38:	2c00      	cmp	r4, #0
1a000d3a:	d12e      	bne.n	1a000d9a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000d3c:	b00a      	add	sp, #40	; 0x28
1a000d3e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000d40:	2d00      	cmp	r5, #0
1a000d42:	d0f9      	beq.n	1a000d38 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000d44:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d48:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000d4c:	1e5a      	subs	r2, r3, #1
1a000d4e:	9209      	str	r2, [sp, #36]	; 0x24
1a000d50:	2b00      	cmp	r3, #0
1a000d52:	d1fa      	bne.n	1a000d4a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000d54:	9b04      	ldr	r3, [sp, #16]
1a000d56:	1e5a      	subs	r2, r3, #1
1a000d58:	9204      	str	r2, [sp, #16]
1a000d5a:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000d5e:	9b01      	ldr	r3, [sp, #4]
1a000d60:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000d64:	9905      	ldr	r1, [sp, #20]
1a000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000d6a:	9903      	ldr	r1, [sp, #12]
1a000d6c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000d70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000d74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000d78:	4a09      	ldr	r2, [pc, #36]	; (1a000da0 <Chip_SetupCoreClock+0x14c>)
1a000d7a:	6453      	str	r3, [r2, #68]	; 0x44
1a000d7c:	e7dc      	b.n	1a000d38 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000d7e:	480a      	ldr	r0, [pc, #40]	; (1a000da8 <Chip_SetupCoreClock+0x154>)
1a000d80:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000d84:	78cb      	ldrb	r3, [r1, #3]
1a000d86:	788a      	ldrb	r2, [r1, #2]
1a000d88:	7849      	ldrb	r1, [r1, #1]
1a000d8a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000d8e:	f000 fa39 	bl	1a001204 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000d92:	3401      	adds	r4, #1
1a000d94:	2c11      	cmp	r4, #17
1a000d96:	d9f2      	bls.n	1a000d7e <Chip_SetupCoreClock+0x12a>
1a000d98:	e7d0      	b.n	1a000d3c <Chip_SetupCoreClock+0xe8>
1a000d9a:	2400      	movs	r4, #0
1a000d9c:	e7fa      	b.n	1a000d94 <Chip_SetupCoreClock+0x140>
1a000d9e:	bf00      	nop
1a000da0:	40050000 	.word	0x40050000
1a000da4:	068e7780 	.word	0x068e7780
1a000da8:	1a002ae8 	.word	0x1a002ae8

1a000dac <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000dac:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000dae:	2069      	movs	r0, #105	; 0x69
1a000db0:	f000 faa6 	bl	1a001300 <Chip_Clock_GetRate>
1a000db4:	4b01      	ldr	r3, [pc, #4]	; (1a000dbc <SystemCoreClockUpdate+0x10>)
1a000db6:	6018      	str	r0, [r3, #0]
}
1a000db8:	bd08      	pop	{r3, pc}
1a000dba:	bf00      	nop
1a000dbc:	10000168 	.word	0x10000168

1a000dc0 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000dc0:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000dc2:	680b      	ldr	r3, [r1, #0]
1a000dc4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000dc8:	d002      	beq.n	1a000dd0 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000dce:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000dd0:	4607      	mov	r7, r0
1a000dd2:	2501      	movs	r5, #1
1a000dd4:	e03a      	b.n	1a000e4c <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000dd6:	694b      	ldr	r3, [r1, #20]
1a000dd8:	fb03 f302 	mul.w	r3, r3, r2
1a000ddc:	fbb3 f3f5 	udiv	r3, r3, r5
1a000de0:	e01c      	b.n	1a000e1c <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000de2:	461c      	mov	r4, r3
	if (val < 0)
1a000de4:	ebb0 0c04 	subs.w	ip, r0, r4
1a000de8:	d427      	bmi.n	1a000e3a <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000dea:	4567      	cmp	r7, ip
1a000dec:	d906      	bls.n	1a000dfc <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000dee:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000df0:	1c77      	adds	r7, r6, #1
1a000df2:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000df4:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000df6:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000df8:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000dfa:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000dfc:	3201      	adds	r2, #1
1a000dfe:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000e02:	dc1d      	bgt.n	1a000e40 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000e04:	680c      	ldr	r4, [r1, #0]
1a000e06:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000e0a:	d0e4      	beq.n	1a000dd6 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000e0c:	1c73      	adds	r3, r6, #1
1a000e0e:	fa02 fc03 	lsl.w	ip, r2, r3
1a000e12:	694b      	ldr	r3, [r1, #20]
1a000e14:	fb03 f30c 	mul.w	r3, r3, ip
1a000e18:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000e1c:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000e58 <pll_calc_divs+0x98>
1a000e20:	4563      	cmp	r3, ip
1a000e22:	d9eb      	bls.n	1a000dfc <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000e24:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000e5c <pll_calc_divs+0x9c>
1a000e28:	4563      	cmp	r3, ip
1a000e2a:	d809      	bhi.n	1a000e40 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000e2c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000e30:	d1d7      	bne.n	1a000de2 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000e32:	1c74      	adds	r4, r6, #1
1a000e34:	fa23 f404 	lsr.w	r4, r3, r4
1a000e38:	e7d4      	b.n	1a000de4 <pll_calc_divs+0x24>
		return -val;
1a000e3a:	f1cc 0c00 	rsb	ip, ip, #0
1a000e3e:	e7d4      	b.n	1a000dea <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000e40:	3601      	adds	r6, #1
1a000e42:	2e03      	cmp	r6, #3
1a000e44:	dc01      	bgt.n	1a000e4a <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000e46:	2201      	movs	r2, #1
1a000e48:	e7d9      	b.n	1a000dfe <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000e4a:	3501      	adds	r5, #1
1a000e4c:	2d04      	cmp	r5, #4
1a000e4e:	dc01      	bgt.n	1a000e54 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000e50:	2600      	movs	r6, #0
1a000e52:	e7f6      	b.n	1a000e42 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000e54:	bcf0      	pop	{r4, r5, r6, r7}
1a000e56:	4770      	bx	lr
1a000e58:	094c5eff 	.word	0x094c5eff
1a000e5c:	1312d000 	.word	0x1312d000

1a000e60 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000e60:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000e62:	b099      	sub	sp, #100	; 0x64
1a000e64:	4605      	mov	r5, r0
1a000e66:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000e68:	225c      	movs	r2, #92	; 0x5c
1a000e6a:	2100      	movs	r1, #0
1a000e6c:	a801      	add	r0, sp, #4
1a000e6e:	f001 fddf 	bl	1a002a30 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000e72:	2380      	movs	r3, #128	; 0x80
1a000e74:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000e76:	6963      	ldr	r3, [r4, #20]
1a000e78:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000e7a:	7923      	ldrb	r3, [r4, #4]
1a000e7c:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000e80:	4669      	mov	r1, sp
1a000e82:	4628      	mov	r0, r5
1a000e84:	f7ff ff9c 	bl	1a000dc0 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000e88:	9b06      	ldr	r3, [sp, #24]
1a000e8a:	42ab      	cmp	r3, r5
1a000e8c:	d027      	beq.n	1a000ede <pll_get_frac+0x7e>
	if (val < 0)
1a000e8e:	1aeb      	subs	r3, r5, r3
1a000e90:	d42e      	bmi.n	1a000ef0 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000e92:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000e94:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000e96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000e9a:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000e9c:	6963      	ldr	r3, [r4, #20]
1a000e9e:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000ea0:	7923      	ldrb	r3, [r4, #4]
1a000ea2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000ea6:	a910      	add	r1, sp, #64	; 0x40
1a000ea8:	4628      	mov	r0, r5
1a000eaa:	f7ff ff89 	bl	1a000dc0 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000eae:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000eb0:	42ab      	cmp	r3, r5
1a000eb2:	d01f      	beq.n	1a000ef4 <pll_get_frac+0x94>
	if (val < 0)
1a000eb4:	1aeb      	subs	r3, r5, r3
1a000eb6:	d425      	bmi.n	1a000f04 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000eb8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000eba:	4b2b      	ldr	r3, [pc, #172]	; (1a000f68 <pll_get_frac+0x108>)
1a000ebc:	429d      	cmp	r5, r3
1a000ebe:	d923      	bls.n	1a000f08 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000ec2:	1aed      	subs	r5, r5, r3
1a000ec4:	d433      	bmi.n	1a000f2e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000ec6:	42ae      	cmp	r6, r5
1a000ec8:	dc3b      	bgt.n	1a000f42 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000eca:	42be      	cmp	r6, r7
1a000ecc:	dc31      	bgt.n	1a000f32 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000ece:	466d      	mov	r5, sp
1a000ed0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ed4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000ed8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000edc:	e006      	b.n	1a000eec <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000ede:	466d      	mov	r5, sp
1a000ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ee4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000ee8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000eec:	b019      	add	sp, #100	; 0x64
1a000eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000ef0:	425b      	negs	r3, r3
1a000ef2:	e7ce      	b.n	1a000e92 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000ef4:	ad10      	add	r5, sp, #64	; 0x40
1a000ef6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ef8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000efa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000efe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000f02:	e7f3      	b.n	1a000eec <pll_get_frac+0x8c>
		return -val;
1a000f04:	425b      	negs	r3, r3
1a000f06:	e7d7      	b.n	1a000eb8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000f08:	2340      	movs	r3, #64	; 0x40
1a000f0a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000f0c:	6963      	ldr	r3, [r4, #20]
1a000f0e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000f10:	a908      	add	r1, sp, #32
1a000f12:	4628      	mov	r0, r5
1a000f14:	f7ff ff54 	bl	1a000dc0 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000f18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000f1a:	42ab      	cmp	r3, r5
1a000f1c:	d1d0      	bne.n	1a000ec0 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000f1e:	ad08      	add	r5, sp, #32
1a000f20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000f24:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000f28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000f2c:	e7de      	b.n	1a000eec <pll_get_frac+0x8c>
		return -val;
1a000f2e:	426d      	negs	r5, r5
1a000f30:	e7c9      	b.n	1a000ec6 <pll_get_frac+0x66>
			*ppll = pll[2];
1a000f32:	ad10      	add	r5, sp, #64	; 0x40
1a000f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000f38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000f3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000f40:	e7d4      	b.n	1a000eec <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000f42:	42af      	cmp	r7, r5
1a000f44:	db07      	blt.n	1a000f56 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000f46:	ad08      	add	r5, sp, #32
1a000f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000f4c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000f50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000f54:	e7ca      	b.n	1a000eec <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000f56:	ad10      	add	r5, sp, #64	; 0x40
1a000f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000f5c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000f60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000f64:	e7c2      	b.n	1a000eec <pll_get_frac+0x8c>
1a000f66:	bf00      	nop
1a000f68:	068e7780 	.word	0x068e7780

1a000f6c <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000f6c:	b430      	push	{r4, r5}
1a000f6e:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000f70:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000f72:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000f74:	e000      	b.n	1a000f78 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000f76:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000f78:	281c      	cmp	r0, #28
1a000f7a:	d118      	bne.n	1a000fae <Chip_Clock_FindBaseClock+0x42>
1a000f7c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000f80:	0051      	lsls	r1, r2, #1
1a000f82:	4a0c      	ldr	r2, [pc, #48]	; (1a000fb4 <Chip_Clock_FindBaseClock+0x48>)
1a000f84:	440a      	add	r2, r1
1a000f86:	7914      	ldrb	r4, [r2, #4]
1a000f88:	4284      	cmp	r4, r0
1a000f8a:	d010      	beq.n	1a000fae <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000f8c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000f90:	004a      	lsls	r2, r1, #1
1a000f92:	4908      	ldr	r1, [pc, #32]	; (1a000fb4 <Chip_Clock_FindBaseClock+0x48>)
1a000f94:	5a8a      	ldrh	r2, [r1, r2]
1a000f96:	42aa      	cmp	r2, r5
1a000f98:	d8ed      	bhi.n	1a000f76 <Chip_Clock_FindBaseClock+0xa>
1a000f9a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000f9e:	0051      	lsls	r1, r2, #1
1a000fa0:	4a04      	ldr	r2, [pc, #16]	; (1a000fb4 <Chip_Clock_FindBaseClock+0x48>)
1a000fa2:	440a      	add	r2, r1
1a000fa4:	8852      	ldrh	r2, [r2, #2]
1a000fa6:	42aa      	cmp	r2, r5
1a000fa8:	d3e5      	bcc.n	1a000f76 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000faa:	4620      	mov	r0, r4
1a000fac:	e7e4      	b.n	1a000f78 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000fae:	bc30      	pop	{r4, r5}
1a000fb0:	4770      	bx	lr
1a000fb2:	bf00      	nop
1a000fb4:	1a002b3c 	.word	0x1a002b3c

1a000fb8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000fb8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000fbe:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000fc0:	4a0d      	ldr	r2, [pc, #52]	; (1a000ff8 <Chip_Clock_EnableCrystal+0x40>)
1a000fc2:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000fc4:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000fc8:	6992      	ldr	r2, [r2, #24]
1a000fca:	428a      	cmp	r2, r1
1a000fcc:	d001      	beq.n	1a000fd2 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000fce:	4a0a      	ldr	r2, [pc, #40]	; (1a000ff8 <Chip_Clock_EnableCrystal+0x40>)
1a000fd0:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000fd2:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000fd6:	4a09      	ldr	r2, [pc, #36]	; (1a000ffc <Chip_Clock_EnableCrystal+0x44>)
1a000fd8:	6811      	ldr	r1, [r2, #0]
1a000fda:	4a09      	ldr	r2, [pc, #36]	; (1a001000 <Chip_Clock_EnableCrystal+0x48>)
1a000fdc:	4291      	cmp	r1, r2
1a000fde:	d901      	bls.n	1a000fe4 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000fe0:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000fe4:	4a04      	ldr	r2, [pc, #16]	; (1a000ff8 <Chip_Clock_EnableCrystal+0x40>)
1a000fe6:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000fe8:	9b01      	ldr	r3, [sp, #4]
1a000fea:	1e5a      	subs	r2, r3, #1
1a000fec:	9201      	str	r2, [sp, #4]
1a000fee:	2b00      	cmp	r3, #0
1a000ff0:	d1fa      	bne.n	1a000fe8 <Chip_Clock_EnableCrystal+0x30>
}
1a000ff2:	b002      	add	sp, #8
1a000ff4:	4770      	bx	lr
1a000ff6:	bf00      	nop
1a000ff8:	40050000 	.word	0x40050000
1a000ffc:	1a002ae4 	.word	0x1a002ae4
1a001000:	01312cff 	.word	0x01312cff

1a001004 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001004:	3012      	adds	r0, #18
1a001006:	4b05      	ldr	r3, [pc, #20]	; (1a00101c <Chip_Clock_GetDividerSource+0x18>)
1a001008:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a00100c:	f010 0f01 	tst.w	r0, #1
1a001010:	d102      	bne.n	1a001018 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001012:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001016:	4770      	bx	lr
		return CLKINPUT_PD;
1a001018:	2011      	movs	r0, #17
}
1a00101a:	4770      	bx	lr
1a00101c:	40050000 	.word	0x40050000

1a001020 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001020:	f100 0212 	add.w	r2, r0, #18
1a001024:	4b03      	ldr	r3, [pc, #12]	; (1a001034 <Chip_Clock_GetDividerDivisor+0x14>)
1a001026:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00102a:	4b03      	ldr	r3, [pc, #12]	; (1a001038 <Chip_Clock_GetDividerDivisor+0x18>)
1a00102c:	5c18      	ldrb	r0, [r3, r0]
}
1a00102e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001032:	4770      	bx	lr
1a001034:	40050000 	.word	0x40050000
1a001038:	1a002b34 	.word	0x1a002b34

1a00103c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a00103c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a00103e:	2810      	cmp	r0, #16
1a001040:	d80a      	bhi.n	1a001058 <Chip_Clock_GetClockInputHz+0x1c>
1a001042:	e8df f000 	tbb	[pc, r0]
1a001046:	0b44      	.short	0x0b44
1a001048:	0921180d 	.word	0x0921180d
1a00104c:	2d2a2724 	.word	0x2d2a2724
1a001050:	34300909 	.word	0x34300909
1a001054:	3c38      	.short	0x3c38
1a001056:	40          	.byte	0x40
1a001057:	00          	.byte	0x00
	uint32_t rate = 0;
1a001058:	2000      	movs	r0, #0
1a00105a:	e03a      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a00105c:	481e      	ldr	r0, [pc, #120]	; (1a0010d8 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a00105e:	e038      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001060:	4b1e      	ldr	r3, [pc, #120]	; (1a0010dc <Chip_Clock_GetClockInputHz+0xa0>)
1a001062:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001066:	f003 0307 	and.w	r3, r3, #7
1a00106a:	2b04      	cmp	r3, #4
1a00106c:	d001      	beq.n	1a001072 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a00106e:	481c      	ldr	r0, [pc, #112]	; (1a0010e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001070:	e02f      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a001072:	2000      	movs	r0, #0
1a001074:	e02d      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001076:	4b19      	ldr	r3, [pc, #100]	; (1a0010dc <Chip_Clock_GetClockInputHz+0xa0>)
1a001078:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00107c:	f003 0307 	and.w	r3, r3, #7
1a001080:	2b04      	cmp	r3, #4
1a001082:	d027      	beq.n	1a0010d4 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001084:	4816      	ldr	r0, [pc, #88]	; (1a0010e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001086:	e024      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001088:	4b16      	ldr	r3, [pc, #88]	; (1a0010e4 <Chip_Clock_GetClockInputHz+0xa8>)
1a00108a:	6818      	ldr	r0, [r3, #0]
		break;
1a00108c:	e021      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00108e:	4b16      	ldr	r3, [pc, #88]	; (1a0010e8 <Chip_Clock_GetClockInputHz+0xac>)
1a001090:	6818      	ldr	r0, [r3, #0]
		break;
1a001092:	e01e      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001094:	4b15      	ldr	r3, [pc, #84]	; (1a0010ec <Chip_Clock_GetClockInputHz+0xb0>)
1a001096:	6818      	ldr	r0, [r3, #0]
		break;
1a001098:	e01b      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00109a:	4b14      	ldr	r3, [pc, #80]	; (1a0010ec <Chip_Clock_GetClockInputHz+0xb0>)
1a00109c:	6858      	ldr	r0, [r3, #4]
		break;
1a00109e:	e018      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0010a0:	f000 f868 	bl	1a001174 <Chip_Clock_GetMainPLLHz>
		break;
1a0010a4:	e015      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0010a6:	2100      	movs	r1, #0
1a0010a8:	f000 f89a 	bl	1a0011e0 <Chip_Clock_GetDivRate>
		break;
1a0010ac:	e011      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0010ae:	2101      	movs	r1, #1
1a0010b0:	f000 f896 	bl	1a0011e0 <Chip_Clock_GetDivRate>
		break;
1a0010b4:	e00d      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0010b6:	2102      	movs	r1, #2
1a0010b8:	f000 f892 	bl	1a0011e0 <Chip_Clock_GetDivRate>
		break;
1a0010bc:	e009      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0010be:	2103      	movs	r1, #3
1a0010c0:	f000 f88e 	bl	1a0011e0 <Chip_Clock_GetDivRate>
		break;
1a0010c4:	e005      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0010c6:	2104      	movs	r1, #4
1a0010c8:	f000 f88a 	bl	1a0011e0 <Chip_Clock_GetDivRate>
		break;
1a0010cc:	e001      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a0010ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a0010d2:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a0010d4:	4806      	ldr	r0, [pc, #24]	; (1a0010f0 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a0010d6:	e7fc      	b.n	1a0010d2 <Chip_Clock_GetClockInputHz+0x96>
1a0010d8:	00b71b00 	.word	0x00b71b00
1a0010dc:	40043000 	.word	0x40043000
1a0010e0:	017d7840 	.word	0x017d7840
1a0010e4:	1a002ab8 	.word	0x1a002ab8
1a0010e8:	1a002ae4 	.word	0x1a002ae4
1a0010ec:	10000120 	.word	0x10000120
1a0010f0:	02faf080 	.word	0x02faf080

1a0010f4 <Chip_Clock_CalcMainPLLValue>:
{
1a0010f4:	b538      	push	{r3, r4, r5, lr}
1a0010f6:	4605      	mov	r5, r0
1a0010f8:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0010fa:	7908      	ldrb	r0, [r1, #4]
1a0010fc:	f7ff ff9e 	bl	1a00103c <Chip_Clock_GetClockInputHz>
1a001100:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001102:	4b19      	ldr	r3, [pc, #100]	; (1a001168 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001104:	442b      	add	r3, r5
1a001106:	4a19      	ldr	r2, [pc, #100]	; (1a00116c <Chip_Clock_CalcMainPLLValue+0x78>)
1a001108:	4293      	cmp	r3, r2
1a00110a:	d821      	bhi.n	1a001150 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00110c:	b318      	cbz	r0, 1a001156 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00110e:	2380      	movs	r3, #128	; 0x80
1a001110:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001112:	2300      	movs	r3, #0
1a001114:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001116:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001118:	fbb5 f3f0 	udiv	r3, r5, r0
1a00111c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00111e:	4a14      	ldr	r2, [pc, #80]	; (1a001170 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001120:	4295      	cmp	r5, r2
1a001122:	d903      	bls.n	1a00112c <Chip_Clock_CalcMainPLLValue+0x38>
1a001124:	fb03 f000 	mul.w	r0, r3, r0
1a001128:	42a8      	cmp	r0, r5
1a00112a:	d007      	beq.n	1a00113c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00112c:	4621      	mov	r1, r4
1a00112e:	4628      	mov	r0, r5
1a001130:	f7ff fe96 	bl	1a000e60 <pll_get_frac>
		if (!ppll->nsel) {
1a001134:	68a3      	ldr	r3, [r4, #8]
1a001136:	b18b      	cbz	r3, 1a00115c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a001138:	3b01      	subs	r3, #1
1a00113a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a00113c:	6923      	ldr	r3, [r4, #16]
1a00113e:	b183      	cbz	r3, 1a001162 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a001140:	68e2      	ldr	r2, [r4, #12]
1a001142:	b10a      	cbz	r2, 1a001148 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a001144:	3a01      	subs	r2, #1
1a001146:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a001148:	3b01      	subs	r3, #1
1a00114a:	6123      	str	r3, [r4, #16]
	return 0;
1a00114c:	2000      	movs	r0, #0
}
1a00114e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a001150:	f04f 30ff 	mov.w	r0, #4294967295
1a001154:	e7fb      	b.n	1a00114e <Chip_Clock_CalcMainPLLValue+0x5a>
1a001156:	f04f 30ff 	mov.w	r0, #4294967295
1a00115a:	e7f8      	b.n	1a00114e <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a00115c:	f04f 30ff 	mov.w	r0, #4294967295
1a001160:	e7f5      	b.n	1a00114e <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a001162:	f04f 30ff 	mov.w	r0, #4294967295
1a001166:	e7f2      	b.n	1a00114e <Chip_Clock_CalcMainPLLValue+0x5a>
1a001168:	ff6b3a10 	.word	0xff6b3a10
1a00116c:	0b940510 	.word	0x0b940510
1a001170:	094c5eff 	.word	0x094c5eff

1a001174 <Chip_Clock_GetMainPLLHz>:
{
1a001174:	b530      	push	{r4, r5, lr}
1a001176:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001178:	4d17      	ldr	r5, [pc, #92]	; (1a0011d8 <Chip_Clock_GetMainPLLHz+0x64>)
1a00117a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a00117c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001180:	f7ff ff5c 	bl	1a00103c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001184:	4b15      	ldr	r3, [pc, #84]	; (1a0011dc <Chip_Clock_GetMainPLLHz+0x68>)
1a001186:	681b      	ldr	r3, [r3, #0]
1a001188:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00118a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a00118c:	f013 0f01 	tst.w	r3, #1
1a001190:	d020      	beq.n	1a0011d4 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a001192:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001196:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00119a:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a00119e:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0011a2:	3301      	adds	r3, #1
	n = nsel + 1;
1a0011a4:	3201      	adds	r2, #1
	p = ptab[psel];
1a0011a6:	f10d 0c08 	add.w	ip, sp, #8
1a0011aa:	4461      	add	r1, ip
1a0011ac:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0011b0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0011b4:	d108      	bne.n	1a0011c8 <Chip_Clock_GetMainPLLHz+0x54>
1a0011b6:	b93d      	cbnz	r5, 1a0011c8 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0011b8:	0049      	lsls	r1, r1, #1
1a0011ba:	fbb3 f3f1 	udiv	r3, r3, r1
1a0011be:	fbb0 f0f2 	udiv	r0, r0, r2
1a0011c2:	fb00 f003 	mul.w	r0, r0, r3
1a0011c6:	e003      	b.n	1a0011d0 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a0011c8:	fbb0 f0f2 	udiv	r0, r0, r2
1a0011cc:	fb03 f000 	mul.w	r0, r3, r0
}
1a0011d0:	b003      	add	sp, #12
1a0011d2:	bd30      	pop	{r4, r5, pc}
		return 0;
1a0011d4:	2000      	movs	r0, #0
1a0011d6:	e7fb      	b.n	1a0011d0 <Chip_Clock_GetMainPLLHz+0x5c>
1a0011d8:	40050000 	.word	0x40050000
1a0011dc:	1a002b30 	.word	0x1a002b30

1a0011e0 <Chip_Clock_GetDivRate>:
{
1a0011e0:	b538      	push	{r3, r4, r5, lr}
1a0011e2:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a0011e4:	4608      	mov	r0, r1
1a0011e6:	f7ff ff0d 	bl	1a001004 <Chip_Clock_GetDividerSource>
1a0011ea:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0011ec:	4620      	mov	r0, r4
1a0011ee:	f7ff ff17 	bl	1a001020 <Chip_Clock_GetDividerDivisor>
1a0011f2:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0011f4:	4628      	mov	r0, r5
1a0011f6:	f7ff ff21 	bl	1a00103c <Chip_Clock_GetClockInputHz>
1a0011fa:	3401      	adds	r4, #1
}
1a0011fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a001200:	bd38      	pop	{r3, r4, r5, pc}
1a001202:	Address 0x1a001202 is out of bounds.


1a001204 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001204:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001206:	f100 0416 	add.w	r4, r0, #22
1a00120a:	00a4      	lsls	r4, r4, #2
1a00120c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001210:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001214:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001216:	281b      	cmp	r0, #27
1a001218:	d813      	bhi.n	1a001242 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00121a:	2911      	cmp	r1, #17
1a00121c:	d01a      	beq.n	1a001254 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00121e:	4d0e      	ldr	r5, [pc, #56]	; (1a001258 <Chip_Clock_SetBaseClock+0x54>)
1a001220:	4025      	ands	r5, r4

			if (autoblocken) {
1a001222:	b10a      	cbz	r2, 1a001228 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001224:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001228:	b10b      	cbz	r3, 1a00122e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00122a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00122e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001232:	3016      	adds	r0, #22
1a001234:	0080      	lsls	r0, r0, #2
1a001236:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00123a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00123e:	6045      	str	r5, [r0, #4]
1a001240:	e008      	b.n	1a001254 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001242:	f044 0401 	orr.w	r4, r4, #1
1a001246:	3016      	adds	r0, #22
1a001248:	0080      	lsls	r0, r0, #2
1a00124a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00124e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001252:	6044      	str	r4, [r0, #4]
	}
}
1a001254:	bc30      	pop	{r4, r5}
1a001256:	4770      	bx	lr
1a001258:	e0fff7fe 	.word	0xe0fff7fe

1a00125c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00125c:	281b      	cmp	r0, #27
1a00125e:	d80c      	bhi.n	1a00127a <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001260:	3016      	adds	r0, #22
1a001262:	0080      	lsls	r0, r0, #2
1a001264:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001268:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00126c:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a00126e:	f010 0f01 	tst.w	r0, #1
1a001272:	d104      	bne.n	1a00127e <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001274:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001278:	4770      	bx	lr
		return CLKINPUT_PD;
1a00127a:	2011      	movs	r0, #17
1a00127c:	4770      	bx	lr
		return CLKINPUT_PD;
1a00127e:	2011      	movs	r0, #17
}
1a001280:	4770      	bx	lr

1a001282 <Chip_Clock_GetBaseClocktHz>:
{
1a001282:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001284:	f7ff ffea 	bl	1a00125c <Chip_Clock_GetBaseClock>
1a001288:	f7ff fed8 	bl	1a00103c <Chip_Clock_GetClockInputHz>
}
1a00128c:	bd08      	pop	{r3, pc}
1a00128e:	Address 0x1a00128e is out of bounds.


1a001290 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001290:	b971      	cbnz	r1, 1a0012b0 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a001292:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001294:	b10a      	cbz	r2, 1a00129a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001296:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00129a:	2b02      	cmp	r3, #2
1a00129c:	d00a      	beq.n	1a0012b4 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00129e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0012a2:	d30a      	bcc.n	1a0012ba <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0012a4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0012a8:	4b06      	ldr	r3, [pc, #24]	; (1a0012c4 <Chip_Clock_EnableOpts+0x34>)
1a0012aa:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0012ae:	4770      	bx	lr
		reg |= (1 << 1);
1a0012b0:	2103      	movs	r1, #3
1a0012b2:	e7ef      	b.n	1a001294 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0012b4:	f041 0120 	orr.w	r1, r1, #32
1a0012b8:	e7f1      	b.n	1a00129e <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0012ba:	3020      	adds	r0, #32
1a0012bc:	4b02      	ldr	r3, [pc, #8]	; (1a0012c8 <Chip_Clock_EnableOpts+0x38>)
1a0012be:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0012c2:	4770      	bx	lr
1a0012c4:	40052000 	.word	0x40052000
1a0012c8:	40051000 	.word	0x40051000

1a0012cc <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0012cc:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0012d0:	d309      	bcc.n	1a0012e6 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0012d2:	4a09      	ldr	r2, [pc, #36]	; (1a0012f8 <Chip_Clock_Enable+0x2c>)
1a0012d4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0012d8:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0012dc:	f043 0301 	orr.w	r3, r3, #1
1a0012e0:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0012e4:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0012e6:	4a05      	ldr	r2, [pc, #20]	; (1a0012fc <Chip_Clock_Enable+0x30>)
1a0012e8:	3020      	adds	r0, #32
1a0012ea:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0012ee:	f043 0301 	orr.w	r3, r3, #1
1a0012f2:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0012f6:	4770      	bx	lr
1a0012f8:	40052000 	.word	0x40052000
1a0012fc:	40051000 	.word	0x40051000

1a001300 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001300:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001302:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001306:	d309      	bcc.n	1a00131c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001308:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00130c:	4a0d      	ldr	r2, [pc, #52]	; (1a001344 <Chip_Clock_GetRate+0x44>)
1a00130e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001312:	f014 0f01 	tst.w	r4, #1
1a001316:	d107      	bne.n	1a001328 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001318:	2000      	movs	r0, #0
	}

	return rate;
}
1a00131a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00131c:	f100 0320 	add.w	r3, r0, #32
1a001320:	4a09      	ldr	r2, [pc, #36]	; (1a001348 <Chip_Clock_GetRate+0x48>)
1a001322:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001326:	e7f4      	b.n	1a001312 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001328:	f7ff fe20 	bl	1a000f6c <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00132c:	f7ff ffa9 	bl	1a001282 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001330:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001334:	d103      	bne.n	1a00133e <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001336:	2301      	movs	r3, #1
		rate = rate / div;
1a001338:	fbb0 f0f3 	udiv	r0, r0, r3
1a00133c:	e7ed      	b.n	1a00131a <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00133e:	2302      	movs	r3, #2
1a001340:	e7fa      	b.n	1a001338 <Chip_Clock_GetRate+0x38>
1a001342:	bf00      	nop
1a001344:	40052000 	.word	0x40052000
1a001348:	40051000 	.word	0x40051000

1a00134c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a00134c:	4b09      	ldr	r3, [pc, #36]	; (1a001374 <Chip_UART_GetIndex+0x28>)
1a00134e:	4298      	cmp	r0, r3
1a001350:	d009      	beq.n	1a001366 <Chip_UART_GetIndex+0x1a>
1a001352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001356:	4298      	cmp	r0, r3
1a001358:	d007      	beq.n	1a00136a <Chip_UART_GetIndex+0x1e>
1a00135a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00135e:	4298      	cmp	r0, r3
1a001360:	d005      	beq.n	1a00136e <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001362:	2000      	movs	r0, #0
1a001364:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001366:	2002      	movs	r0, #2
1a001368:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00136a:	2003      	movs	r0, #3
1a00136c:	4770      	bx	lr
			return 1;
1a00136e:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001370:	4770      	bx	lr
1a001372:	bf00      	nop
1a001374:	400c1000 	.word	0x400c1000

1a001378 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001378:	b530      	push	{r4, r5, lr}
1a00137a:	b083      	sub	sp, #12
1a00137c:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00137e:	f7ff ffe5 	bl	1a00134c <Chip_UART_GetIndex>
1a001382:	2301      	movs	r3, #1
1a001384:	461a      	mov	r2, r3
1a001386:	4619      	mov	r1, r3
1a001388:	4d0e      	ldr	r5, [pc, #56]	; (1a0013c4 <Chip_UART_Init+0x4c>)
1a00138a:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00138e:	f7ff ff7f 	bl	1a001290 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001392:	2307      	movs	r3, #7
1a001394:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001396:	2300      	movs	r3, #0
1a001398:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00139a:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a00139c:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a00139e:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0013a0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0013a2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0013a4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0013a6:	4b08      	ldr	r3, [pc, #32]	; (1a0013c8 <Chip_UART_Init+0x50>)
1a0013a8:	429c      	cmp	r4, r3
1a0013aa:	d006      	beq.n	1a0013ba <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0013ac:	2303      	movs	r3, #3
1a0013ae:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0013b0:	2310      	movs	r3, #16
1a0013b2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0013b4:	9b01      	ldr	r3, [sp, #4]
}
1a0013b6:	b003      	add	sp, #12
1a0013b8:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0013ba:	2300      	movs	r3, #0
1a0013bc:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0013be:	69a3      	ldr	r3, [r4, #24]
1a0013c0:	9301      	str	r3, [sp, #4]
1a0013c2:	e7f3      	b.n	1a0013ac <Chip_UART_Init+0x34>
1a0013c4:	1a002bb0 	.word	0x1a002bb0
1a0013c8:	40082000 	.word	0x40082000

1a0013cc <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0013cc:	b538      	push	{r3, r4, r5, lr}
1a0013ce:	4605      	mov	r5, r0
1a0013d0:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0013d2:	f7ff ffbb 	bl	1a00134c <Chip_UART_GetIndex>
1a0013d6:	4b0c      	ldr	r3, [pc, #48]	; (1a001408 <Chip_UART_SetBaud+0x3c>)
1a0013d8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0013dc:	f7ff ff90 	bl	1a001300 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a0013e0:	0123      	lsls	r3, r4, #4
1a0013e2:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a0013e6:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0013e8:	68ea      	ldr	r2, [r5, #12]
1a0013ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a0013ee:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0013f0:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a0013f2:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a0013f6:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0013f8:	68ea      	ldr	r2, [r5, #12]
1a0013fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a0013fe:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a001400:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001404:	0900      	lsrs	r0, r0, #4
1a001406:	bd38      	pop	{r3, r4, r5, pc}
1a001408:	1a002ba8 	.word	0x1a002ba8

1a00140c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00140c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001410:	b083      	sub	sp, #12
1a001412:	9001      	str	r0, [sp, #4]
1a001414:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001416:	f7ff ff99 	bl	1a00134c <Chip_UART_GetIndex>
1a00141a:	4b32      	ldr	r3, [pc, #200]	; (1a0014e4 <Chip_UART_SetBaudFDR+0xd8>)
1a00141c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001420:	f7ff ff6e 	bl	1a001300 <Chip_Clock_GetRate>
1a001424:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001426:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00142a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00142c:	f04f 0b00 	mov.w	fp, #0
1a001430:	46a2      	mov	sl, r4
1a001432:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001434:	e02a      	b.n	1a00148c <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001436:	4242      	negs	r2, r0
				div ++;
1a001438:	1c4b      	adds	r3, r1, #1
1a00143a:	e017      	b.n	1a00146c <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00143c:	b30a      	cbz	r2, 1a001482 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00143e:	4617      	mov	r7, r2
			sd = d;
1a001440:	46ab      	mov	fp, r5
			sm = m;
1a001442:	46a2      	mov	sl, r4
			sdiv = div;
1a001444:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001446:	3501      	adds	r5, #1
1a001448:	42ac      	cmp	r4, r5
1a00144a:	d91e      	bls.n	1a00148a <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00144c:	0933      	lsrs	r3, r6, #4
1a00144e:	0730      	lsls	r0, r6, #28
1a001450:	fba4 0100 	umull	r0, r1, r4, r0
1a001454:	fb04 1103 	mla	r1, r4, r3, r1
1a001458:	1962      	adds	r2, r4, r5
1a00145a:	fb08 f202 	mul.w	r2, r8, r2
1a00145e:	2300      	movs	r3, #0
1a001460:	f001 f940 	bl	1a0026e4 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001464:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001466:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001468:	2800      	cmp	r0, #0
1a00146a:	dbe4      	blt.n	1a001436 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00146c:	4297      	cmp	r7, r2
1a00146e:	d3ea      	bcc.n	1a001446 <Chip_UART_SetBaudFDR+0x3a>
1a001470:	2b00      	cmp	r3, #0
1a001472:	d0e8      	beq.n	1a001446 <Chip_UART_SetBaudFDR+0x3a>
1a001474:	0c19      	lsrs	r1, r3, #16
1a001476:	d1e6      	bne.n	1a001446 <Chip_UART_SetBaudFDR+0x3a>
1a001478:	2b02      	cmp	r3, #2
1a00147a:	d8df      	bhi.n	1a00143c <Chip_UART_SetBaudFDR+0x30>
1a00147c:	2d00      	cmp	r5, #0
1a00147e:	d0dd      	beq.n	1a00143c <Chip_UART_SetBaudFDR+0x30>
1a001480:	e7e1      	b.n	1a001446 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001482:	4617      	mov	r7, r2
			sd = d;
1a001484:	46ab      	mov	fp, r5
			sm = m;
1a001486:	46a2      	mov	sl, r4
			sdiv = div;
1a001488:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00148a:	3401      	adds	r4, #1
1a00148c:	b11f      	cbz	r7, 1a001496 <Chip_UART_SetBaudFDR+0x8a>
1a00148e:	2c0f      	cmp	r4, #15
1a001490:	d801      	bhi.n	1a001496 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a001492:	2500      	movs	r5, #0
1a001494:	e7d8      	b.n	1a001448 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001496:	f1b9 0f00 	cmp.w	r9, #0
1a00149a:	d01e      	beq.n	1a0014da <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00149c:	9a01      	ldr	r2, [sp, #4]
1a00149e:	4611      	mov	r1, r2
1a0014a0:	68d3      	ldr	r3, [r2, #12]
1a0014a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0014a6:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0014a8:	fa5f f389 	uxtb.w	r3, r9
1a0014ac:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0014ae:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0014b2:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0014b4:	68d3      	ldr	r3, [r2, #12]
1a0014b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0014ba:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0014bc:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0014c0:	b2db      	uxtb	r3, r3
1a0014c2:	f00b 020f 	and.w	r2, fp, #15
1a0014c6:	4313      	orrs	r3, r2
1a0014c8:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0014ca:	0933      	lsrs	r3, r6, #4
1a0014cc:	fb0a f303 	mul.w	r3, sl, r3
1a0014d0:	44da      	add	sl, fp
1a0014d2:	fb09 f90a 	mul.w	r9, r9, sl
1a0014d6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0014da:	4648      	mov	r0, r9
1a0014dc:	b003      	add	sp, #12
1a0014de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0014e2:	bf00      	nop
1a0014e4:	1a002ba8 	.word	0x1a002ba8

1a0014e8 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0014e8:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0014ea:	4a0b      	ldr	r2, [pc, #44]	; (1a001518 <SystemInit+0x30>)
1a0014ec:	4b0b      	ldr	r3, [pc, #44]	; (1a00151c <SystemInit+0x34>)
1a0014ee:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0014f0:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0014f4:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0014f6:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0014fa:	2b20      	cmp	r3, #32
1a0014fc:	d004      	beq.n	1a001508 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a0014fe:	f7ff f9a7 	bl	1a000850 <Board_SystemInit>
   Board_Init();
1a001502:	f7ff fa65 	bl	1a0009d0 <Board_Init>
}
1a001506:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001508:	4a04      	ldr	r2, [pc, #16]	; (1a00151c <SystemInit+0x34>)
1a00150a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00150e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001512:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001516:	e7f2      	b.n	1a0014fe <SystemInit+0x16>
1a001518:	1a000000 	.word	0x1a000000
1a00151c:	e000ed00 	.word	0xe000ed00

1a001520 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001520:	4b04      	ldr	r3, [pc, #16]	; (1a001534 <cyclesCounterInit+0x14>)
1a001522:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a001524:	4a04      	ldr	r2, [pc, #16]	; (1a001538 <cyclesCounterInit+0x18>)
1a001526:	6813      	ldr	r3, [r2, #0]
1a001528:	f043 0301 	orr.w	r3, r3, #1
1a00152c:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00152e:	2001      	movs	r0, #1
1a001530:	4770      	bx	lr
1a001532:	bf00      	nop
1a001534:	1000003c 	.word	0x1000003c
1a001538:	e0001000 	.word	0xe0001000

1a00153c <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a00153c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00153e:	4d0b      	ldr	r5, [pc, #44]	; (1a00156c <gpioObtainPinInit+0x30>)
1a001540:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001544:	182c      	adds	r4, r5, r0
1a001546:	5628      	ldrsb	r0, [r5, r0]
1a001548:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00154a:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00154e:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a001550:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001554:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a001556:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00155a:	9b02      	ldr	r3, [sp, #8]
1a00155c:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00155e:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001562:	9b03      	ldr	r3, [sp, #12]
1a001564:	701a      	strb	r2, [r3, #0]
}
1a001566:	bc30      	pop	{r4, r5}
1a001568:	4770      	bx	lr
1a00156a:	bf00      	nop
1a00156c:	1a002bb8 	.word	0x1a002bb8

1a001570 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a001570:	f110 0f02 	cmn.w	r0, #2
1a001574:	f000 80c7 	beq.w	1a001706 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a001578:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00157c:	f000 80c5 	beq.w	1a00170a <gpioInit+0x19a>
{
1a001580:	b570      	push	{r4, r5, r6, lr}
1a001582:	b084      	sub	sp, #16
1a001584:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001586:	2300      	movs	r3, #0
1a001588:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00158c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001590:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001594:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001598:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00159c:	f10d 030b 	add.w	r3, sp, #11
1a0015a0:	9301      	str	r3, [sp, #4]
1a0015a2:	ab03      	add	r3, sp, #12
1a0015a4:	9300      	str	r3, [sp, #0]
1a0015a6:	f10d 030d 	add.w	r3, sp, #13
1a0015aa:	f10d 020e 	add.w	r2, sp, #14
1a0015ae:	f10d 010f 	add.w	r1, sp, #15
1a0015b2:	f7ff ffc3 	bl	1a00153c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0015b6:	2c05      	cmp	r4, #5
1a0015b8:	f200 80a9 	bhi.w	1a00170e <gpioInit+0x19e>
1a0015bc:	e8df f004 	tbb	[pc, r4]
1a0015c0:	45278109 	.word	0x45278109
1a0015c4:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0015c6:	4853      	ldr	r0, [pc, #332]	; (1a001714 <gpioInit+0x1a4>)
1a0015c8:	f7ff fab6 	bl	1a000b38 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0015cc:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0015ce:	b004      	add	sp, #16
1a0015d0:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0015d2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015d6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015da:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0015de:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0015e2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015e6:	494c      	ldr	r1, [pc, #304]	; (1a001718 <gpioInit+0x1a8>)
1a0015e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0015ec:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0015f0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0015f4:	2001      	movs	r0, #1
1a0015f6:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0015fa:	4c46      	ldr	r4, [pc, #280]	; (1a001714 <gpioInit+0x1a4>)
1a0015fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001600:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001604:	ea22 0201 	bic.w	r2, r2, r1
1a001608:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00160c:	e7df      	b.n	1a0015ce <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00160e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001612:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001616:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00161a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00161e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001622:	493d      	ldr	r1, [pc, #244]	; (1a001718 <gpioInit+0x1a8>)
1a001624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001628:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00162c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001630:	2001      	movs	r0, #1
1a001632:	fa00 f102 	lsl.w	r1, r0, r2
1a001636:	4c37      	ldr	r4, [pc, #220]	; (1a001714 <gpioInit+0x1a4>)
1a001638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00163c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001640:	ea22 0201 	bic.w	r2, r2, r1
1a001644:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001648:	e7c1      	b.n	1a0015ce <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00164a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00164e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001652:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001656:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00165a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00165e:	492e      	ldr	r1, [pc, #184]	; (1a001718 <gpioInit+0x1a8>)
1a001660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001664:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001668:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00166c:	2001      	movs	r0, #1
1a00166e:	fa00 f102 	lsl.w	r1, r0, r2
1a001672:	4c28      	ldr	r4, [pc, #160]	; (1a001714 <gpioInit+0x1a4>)
1a001674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001678:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00167c:	ea22 0201 	bic.w	r2, r2, r1
1a001680:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001684:	e7a3      	b.n	1a0015ce <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001686:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00168a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00168e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001692:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001696:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00169a:	491f      	ldr	r1, [pc, #124]	; (1a001718 <gpioInit+0x1a8>)
1a00169c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0016a0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016a4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016a8:	2001      	movs	r0, #1
1a0016aa:	fa00 f102 	lsl.w	r1, r0, r2
1a0016ae:	4c19      	ldr	r4, [pc, #100]	; (1a001714 <gpioInit+0x1a4>)
1a0016b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0016b4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0016b8:	ea22 0201 	bic.w	r2, r2, r1
1a0016bc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0016c0:	e785      	b.n	1a0015ce <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0016c2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0016c6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0016ca:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0016ce:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0016d2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016d6:	4910      	ldr	r1, [pc, #64]	; (1a001718 <gpioInit+0x1a8>)
1a0016d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0016dc:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0016e0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016e4:	2001      	movs	r0, #1
1a0016e6:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0016ea:	4b0a      	ldr	r3, [pc, #40]	; (1a001714 <gpioInit+0x1a4>)
1a0016ec:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0016f0:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0016f4:	4331      	orrs	r1, r6
1a0016f6:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0016fa:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0016fc:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001700:	2100      	movs	r1, #0
1a001702:	5499      	strb	r1, [r3, r2]
1a001704:	e763      	b.n	1a0015ce <gpioInit+0x5e>
	  return FALSE;
1a001706:	2000      	movs	r0, #0
1a001708:	4770      	bx	lr
	  return FALSE;
1a00170a:	2000      	movs	r0, #0
}
1a00170c:	4770      	bx	lr
      ret_val = 0;
1a00170e:	2000      	movs	r0, #0
1a001710:	e75d      	b.n	1a0015ce <gpioInit+0x5e>
1a001712:	bf00      	nop
1a001714:	400f4000 	.word	0x400f4000
1a001718:	40086000 	.word	0x40086000

1a00171c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a00171c:	f110 0f02 	cmn.w	r0, #2
1a001720:	d02d      	beq.n	1a00177e <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a001722:	f1b0 3fff 	cmp.w	r0, #4294967295
1a001726:	d02c      	beq.n	1a001782 <gpioWrite+0x66>
{
1a001728:	b510      	push	{r4, lr}
1a00172a:	b084      	sub	sp, #16
1a00172c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00172e:	2300      	movs	r3, #0
1a001730:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001734:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001738:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00173c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001740:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001744:	f10d 030b 	add.w	r3, sp, #11
1a001748:	9301      	str	r3, [sp, #4]
1a00174a:	ab03      	add	r3, sp, #12
1a00174c:	9300      	str	r3, [sp, #0]
1a00174e:	f10d 030d 	add.w	r3, sp, #13
1a001752:	f10d 020e 	add.w	r2, sp, #14
1a001756:	f10d 010f 	add.w	r1, sp, #15
1a00175a:	f7ff feef 	bl	1a00153c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00175e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001762:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001766:	1c21      	adds	r1, r4, #0
1a001768:	bf18      	it	ne
1a00176a:	2101      	movne	r1, #1
1a00176c:	015b      	lsls	r3, r3, #5
1a00176e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001772:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001776:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a001778:	2001      	movs	r0, #1
}
1a00177a:	b004      	add	sp, #16
1a00177c:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00177e:	2000      	movs	r0, #0
1a001780:	4770      	bx	lr
	  return FALSE;
1a001782:	2000      	movs	r0, #0
}
1a001784:	4770      	bx	lr

1a001786 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a001786:	f110 0f02 	cmn.w	r0, #2
1a00178a:	d02c      	beq.n	1a0017e6 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a00178c:	f1b0 3fff 	cmp.w	r0, #4294967295
1a001790:	d02b      	beq.n	1a0017ea <gpioRead+0x64>
{
1a001792:	b500      	push	{lr}
1a001794:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001796:	2300      	movs	r3, #0
1a001798:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00179c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0017a0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0017a4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0017a8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0017ac:	f10d 030b 	add.w	r3, sp, #11
1a0017b0:	9301      	str	r3, [sp, #4]
1a0017b2:	ab03      	add	r3, sp, #12
1a0017b4:	9300      	str	r3, [sp, #0]
1a0017b6:	f10d 030d 	add.w	r3, sp, #13
1a0017ba:	f10d 020e 	add.w	r2, sp, #14
1a0017be:	f10d 010f 	add.w	r1, sp, #15
1a0017c2:	f7ff febb 	bl	1a00153c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0017c6:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0017ca:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0017ce:	015b      	lsls	r3, r3, #5
1a0017d0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0017d4:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0017d8:	5c98      	ldrb	r0, [r3, r2]
1a0017da:	3000      	adds	r0, #0
1a0017dc:	bf18      	it	ne
1a0017de:	2001      	movne	r0, #1

   return ret_val;
}
1a0017e0:	b005      	add	sp, #20
1a0017e2:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0017e6:	2001      	movs	r0, #1
1a0017e8:	4770      	bx	lr
      return FALSE;
1a0017ea:	2000      	movs	r0, #0
}
1a0017ec:	4770      	bx	lr

1a0017ee <gpioToggle>:
{
1a0017ee:	b510      	push	{r4, lr}
1a0017f0:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a0017f2:	f7ff ffc8 	bl	1a001786 <gpioRead>
1a0017f6:	fab0 f180 	clz	r1, r0
1a0017fa:	0949      	lsrs	r1, r1, #5
1a0017fc:	4620      	mov	r0, r4
1a0017fe:	f7ff ff8d 	bl	1a00171c <gpioWrite>
}
1a001802:	bd10      	pop	{r4, pc}

1a001804 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a001804:	e7fe      	b.n	1a001804 <errorOcurred>

1a001806 <doNothing>:
}

static void doNothing( void* ptr )
{
}
1a001806:	4770      	bx	lr

1a001808 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a001808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a00180c:	2900      	cmp	r1, #0
1a00180e:	d077      	beq.n	1a001900 <Timer_Init+0xf8>
1a001810:	4605      	mov	r5, r0
1a001812:	4617      	mov	r7, r2
1a001814:	460e      	mov	r6, r1
      errorOcurred(0);
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a001816:	4604      	mov	r4, r0
1a001818:	493e      	ldr	r1, [pc, #248]	; (1a001914 <Timer_Init+0x10c>)
1a00181a:	0043      	lsls	r3, r0, #1
1a00181c:	4403      	add	r3, r0
1a00181e:	009a      	lsls	r2, r3, #2
1a001820:	eb01 0802 	add.w	r8, r1, r2
1a001824:	5888      	ldr	r0, [r1, r2]
1a001826:	f7ff f99f 	bl	1a000b68 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a00182a:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a00182e:	f003 011f 	and.w	r1, r3, #31
1a001832:	095b      	lsrs	r3, r3, #5
1a001834:	2201      	movs	r2, #1
1a001836:	408a      	lsls	r2, r1
1a001838:	3340      	adds	r3, #64	; 0x40
1a00183a:	4937      	ldr	r1, [pc, #220]	; (1a001918 <Timer_Init+0x110>)
1a00183c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a001840:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a001844:	009a      	lsls	r2, r3, #2
1a001846:	4b33      	ldr	r3, [pc, #204]	; (1a001914 <Timer_Init+0x10c>)
1a001848:	4413      	add	r3, r2
1a00184a:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a00184c:	095a      	lsrs	r2, r3, #5
1a00184e:	3254      	adds	r2, #84	; 0x54
1a001850:	4931      	ldr	r1, [pc, #196]	; (1a001918 <Timer_Init+0x110>)
1a001852:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a001856:	f003 031f 	and.w	r3, r3, #31
1a00185a:	2201      	movs	r2, #1
1a00185c:	fa02 f303 	lsl.w	r3, r2, r3
1a001860:	4219      	tst	r1, r3
1a001862:	d0ed      	beq.n	1a001840 <Timer_Init+0x38>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a001864:	492b      	ldr	r1, [pc, #172]	; (1a001914 <Timer_Init+0x10c>)
1a001866:	fa05 f302 	lsl.w	r3, r5, r2
1a00186a:	442b      	add	r3, r5
1a00186c:	009a      	lsls	r2, r3, #2
1a00186e:	eb01 0802 	add.w	r8, r1, r2
1a001872:	588c      	ldr	r4, [r1, r2]
1a001874:	4620      	mov	r0, r4
1a001876:	f7ff f97d 	bl	1a000b74 <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a00187a:	012b      	lsls	r3, r5, #4
1a00187c:	4a27      	ldr	r2, [pc, #156]	; (1a00191c <Timer_Init+0x114>)
1a00187e:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a001880:	6963      	ldr	r3, [r4, #20]
1a001882:	f043 0301 	orr.w	r3, r3, #1
1a001886:	6163      	str	r3, [r4, #20]
	pTMR->MR[matchnum] = matchval; // matchval 0 to 4294967295 (uint32_t)
1a001888:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a00188a:	6963      	ldr	r3, [r4, #20]
1a00188c:	f043 0302 	orr.w	r3, r3, #2
1a001890:	6163      	str	r3, [r4, #20]
	pTMR->TCR |= TIMER_ENABLE;
1a001892:	6863      	ldr	r3, [r4, #4]
1a001894:	f043 0301 	orr.w	r3, r3, #1
1a001898:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a00189a:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a00189e:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a0018a0:	2b00      	cmp	r3, #0
1a0018a2:	db30      	blt.n	1a001906 <Timer_Init+0xfe>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0018a4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a0018a8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a0018ac:	22c0      	movs	r2, #192	; 0xc0
1a0018ae:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a0018b2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
1a0018b6:	009a      	lsls	r2, r3, #2
1a0018b8:	4b16      	ldr	r3, [pc, #88]	; (1a001914 <Timer_Init+0x10c>)
1a0018ba:	4413      	add	r3, r2
1a0018bc:	689a      	ldr	r2, [r3, #8]
1a0018be:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a0018c0:	2b00      	cmp	r3, #0
1a0018c2:	db08      	blt.n	1a0018d6 <Timer_Init+0xce>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0018c4:	f002 021f 	and.w	r2, r2, #31
1a0018c8:	095b      	lsrs	r3, r3, #5
1a0018ca:	2101      	movs	r1, #1
1a0018cc:	fa01 f202 	lsl.w	r2, r1, r2
1a0018d0:	4913      	ldr	r1, [pc, #76]	; (1a001920 <Timer_Init+0x118>)
1a0018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a0018d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a0018da:	00aa      	lsls	r2, r5, #2
1a0018dc:	4b0d      	ldr	r3, [pc, #52]	; (1a001914 <Timer_Init+0x10c>)
1a0018de:	4413      	add	r3, r2
1a0018e0:	689a      	ldr	r2, [r3, #8]
1a0018e2:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a0018e4:	2b00      	cmp	r3, #0
1a0018e6:	db09      	blt.n	1a0018fc <Timer_Init+0xf4>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0018e8:	f002 021f 	and.w	r2, r2, #31
1a0018ec:	095b      	lsrs	r3, r3, #5
1a0018ee:	2101      	movs	r1, #1
1a0018f0:	fa01 f202 	lsl.w	r2, r1, r2
1a0018f4:	3360      	adds	r3, #96	; 0x60
1a0018f6:	490a      	ldr	r1, [pc, #40]	; (1a001920 <Timer_Init+0x118>)
1a0018f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a0018fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      errorOcurred(0);
1a001900:	2000      	movs	r0, #0
1a001902:	f7ff ff7f 	bl	1a001804 <errorOcurred>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001906:	f002 020f 	and.w	r2, r2, #15
1a00190a:	4b06      	ldr	r3, [pc, #24]	; (1a001924 <Timer_Init+0x11c>)
1a00190c:	4413      	add	r3, r2
1a00190e:	22c0      	movs	r2, #192	; 0xc0
1a001910:	761a      	strb	r2, [r3, #24]
1a001912:	e7ce      	b.n	1a0018b2 <Timer_Init+0xaa>
1a001914:	1a002ca0 	.word	0x1a002ca0
1a001918:	40053000 	.word	0x40053000
1a00191c:	10000040 	.word	0x10000040
1a001920:	e000e100 	.word	0xe000e100
1a001924:	e000ecfc 	.word	0xe000ecfc

1a001928 <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a001928:	23cc      	movs	r3, #204	; 0xcc
1a00192a:	fb03 f000 	mul.w	r0, r3, r0
1a00192e:	4770      	bx	lr

1a001930 <Timer_EnableCompareMatch>:
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_EnableCompareMatch( uint8_t timerNumber, uint8_t compareMatchNumber,
                               uint32_t ticks,
                               callBackFuncPtr_t voidFunctionPointer )
{
1a001930:	b430      	push	{r4, r5}

   timer_dd[timerNumber].timerCompareMatchFunctionPointer[compareMatchNumber] = voidFunctionPointer;
1a001932:	eb01 0580 	add.w	r5, r1, r0, lsl #2
1a001936:	4c0a      	ldr	r4, [pc, #40]	; (1a001960 <Timer_EnableCompareMatch+0x30>)
1a001938:	f844 3025 	str.w	r3, [r4, r5, lsl #2]

   Chip_TIMER_MatchEnableInt(timer_sd[timerNumber].name, compareMatchNumber);
1a00193c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001940:	0083      	lsls	r3, r0, #2
1a001942:	4808      	ldr	r0, [pc, #32]	; (1a001964 <Timer_EnableCompareMatch+0x34>)
1a001944:	58c3      	ldr	r3, [r0, r3]
1a001946:	b249      	sxtb	r1, r1
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a001948:	6958      	ldr	r0, [r3, #20]
1a00194a:	eb01 0541 	add.w	r5, r1, r1, lsl #1
1a00194e:	2401      	movs	r4, #1
1a001950:	40ac      	lsls	r4, r5
1a001952:	4320      	orrs	r0, r4
1a001954:	6158      	str	r0, [r3, #20]
	pTMR->MR[matchnum] = matchval; // matchval 0 to 4294967295 (uint32_t)
1a001956:	3106      	adds	r1, #6
1a001958:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
   Chip_TIMER_SetMatch(timer_sd[timerNumber].name, compareMatchNumber, ticks);
}
1a00195c:	bc30      	pop	{r4, r5}
1a00195e:	4770      	bx	lr
1a001960:	10000040 	.word	0x10000040
1a001964:	1a002ca0 	.word	0x1a002ca0

1a001968 <Timer_DisableCompareMatch>:
 * @param   compareMatchNumber:   Compare match number, 1 to 3
 * @return   None
 */
void Timer_DisableCompareMatch( uint8_t timerNumber,
                                uint8_t compareMatchNumber )
{
1a001968:	b410      	push	{r4}

   timer_dd[timerNumber].timerCompareMatchFunctionPointer[compareMatchNumber] = doNothing;
1a00196a:	eb01 0280 	add.w	r2, r1, r0, lsl #2
1a00196e:	4b0c      	ldr	r3, [pc, #48]	; (1a0019a0 <Timer_DisableCompareMatch+0x38>)
1a001970:	4c0c      	ldr	r4, [pc, #48]	; (1a0019a4 <Timer_DisableCompareMatch+0x3c>)
1a001972:	f843 4022 	str.w	r4, [r3, r2, lsl #2]

   Chip_TIMER_ClearMatch(timer_sd[timerNumber].name, compareMatchNumber);
1a001976:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00197a:	0083      	lsls	r3, r0, #2
1a00197c:	4a0a      	ldr	r2, [pc, #40]	; (1a0019a8 <Timer_DisableCompareMatch+0x40>)
1a00197e:	58d2      	ldr	r2, [r2, r3]
1a001980:	b249      	sxtb	r1, r1
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a001982:	2301      	movs	r3, #1
1a001984:	fa03 f001 	lsl.w	r0, r3, r1
1a001988:	6010      	str	r0, [r2, #0]
	pTMR->MCR &= ~TIMER_INT_ON_MATCH(matchnum);
1a00198a:	6950      	ldr	r0, [r2, #20]
1a00198c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
1a001990:	fa03 f101 	lsl.w	r1, r3, r1
1a001994:	ea20 0101 	bic.w	r1, r0, r1
1a001998:	6151      	str	r1, [r2, #20]
   Chip_TIMER_MatchDisableInt(timer_sd[timerNumber].name, compareMatchNumber);
}
1a00199a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00199e:	4770      	bx	lr
1a0019a0:	10000040 	.word	0x10000040
1a0019a4:	1a001807 	.word	0x1a001807
1a0019a8:	1a002ca0 	.word	0x1a002ca0

1a0019ac <Timer_SetCompareMatch>:
 */
void Timer_SetCompareMatch( uint8_t timerNumber,
                            uint8_t compareMatchNumber,
                            uint32_t ticks )
{
   Chip_TIMER_SetMatch(timer_sd[timerNumber].name, compareMatchNumber,ticks);
1a0019ac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0019b0:	0083      	lsls	r3, r0, #2
1a0019b2:	4803      	ldr	r0, [pc, #12]	; (1a0019c0 <Timer_SetCompareMatch+0x14>)
1a0019b4:	58c3      	ldr	r3, [r0, r3]
1a0019b6:	b249      	sxtb	r1, r1
	pTMR->MR[matchnum] = matchval; // matchval 0 to 4294967295 (uint32_t)
1a0019b8:	3106      	adds	r1, #6
1a0019ba:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a0019be:	4770      	bx	lr
1a0019c0:	1a002ca0 	.word	0x1a002ca0

1a0019c4 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a0019c4:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0019c6:	2400      	movs	r4, #0
1a0019c8:	e001      	b.n	1a0019ce <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0019ca:	3401      	adds	r4, #1
1a0019cc:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0019ce:	2c03      	cmp	r4, #3
1a0019d0:	d812      	bhi.n	1a0019f8 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a0019d2:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0019d4:	4b09      	ldr	r3, [pc, #36]	; (1a0019fc <TIMER0_IRQHandler+0x38>)
1a0019d6:	681a      	ldr	r2, [r3, #0]
1a0019d8:	f004 010f 	and.w	r1, r4, #15
1a0019dc:	2301      	movs	r3, #1
1a0019de:	408b      	lsls	r3, r1
1a0019e0:	421a      	tst	r2, r3
1a0019e2:	d0f2      	beq.n	1a0019ca <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0019e4:	4b06      	ldr	r3, [pc, #24]	; (1a001a00 <TIMER0_IRQHandler+0x3c>)
1a0019e6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0019ea:	2000      	movs	r0, #0
1a0019ec:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0019ee:	2301      	movs	r3, #1
1a0019f0:	40ab      	lsls	r3, r5
1a0019f2:	4a02      	ldr	r2, [pc, #8]	; (1a0019fc <TIMER0_IRQHandler+0x38>)
1a0019f4:	6013      	str	r3, [r2, #0]
1a0019f6:	e7e8      	b.n	1a0019ca <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a0019f8:	bd38      	pop	{r3, r4, r5, pc}
1a0019fa:	bf00      	nop
1a0019fc:	40084000 	.word	0x40084000
1a001a00:	10000040 	.word	0x10000040

1a001a04 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a001a04:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a06:	2400      	movs	r4, #0
1a001a08:	e001      	b.n	1a001a0e <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001a0a:	3401      	adds	r4, #1
1a001a0c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a0e:	2c03      	cmp	r4, #3
1a001a10:	d813      	bhi.n	1a001a3a <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a001a12:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001a14:	4b09      	ldr	r3, [pc, #36]	; (1a001a3c <TIMER1_IRQHandler+0x38>)
1a001a16:	681a      	ldr	r2, [r3, #0]
1a001a18:	f004 010f 	and.w	r1, r4, #15
1a001a1c:	2301      	movs	r3, #1
1a001a1e:	408b      	lsls	r3, r1
1a001a20:	421a      	tst	r2, r3
1a001a22:	d0f2      	beq.n	1a001a0a <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001a24:	1d23      	adds	r3, r4, #4
1a001a26:	4a06      	ldr	r2, [pc, #24]	; (1a001a40 <TIMER1_IRQHandler+0x3c>)
1a001a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001a2c:	2000      	movs	r0, #0
1a001a2e:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a001a30:	2301      	movs	r3, #1
1a001a32:	40ab      	lsls	r3, r5
1a001a34:	4a01      	ldr	r2, [pc, #4]	; (1a001a3c <TIMER1_IRQHandler+0x38>)
1a001a36:	6013      	str	r3, [r2, #0]
1a001a38:	e7e7      	b.n	1a001a0a <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a001a3a:	bd38      	pop	{r3, r4, r5, pc}
1a001a3c:	40085000 	.word	0x40085000
1a001a40:	10000040 	.word	0x10000040

1a001a44 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a001a44:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a46:	2400      	movs	r4, #0
1a001a48:	e001      	b.n	1a001a4e <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001a4a:	3401      	adds	r4, #1
1a001a4c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a4e:	2c03      	cmp	r4, #3
1a001a50:	d814      	bhi.n	1a001a7c <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a001a52:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001a54:	4b0a      	ldr	r3, [pc, #40]	; (1a001a80 <TIMER2_IRQHandler+0x3c>)
1a001a56:	681a      	ldr	r2, [r3, #0]
1a001a58:	f004 010f 	and.w	r1, r4, #15
1a001a5c:	2301      	movs	r3, #1
1a001a5e:	408b      	lsls	r3, r1
1a001a60:	421a      	tst	r2, r3
1a001a62:	d0f2      	beq.n	1a001a4a <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001a64:	f104 0308 	add.w	r3, r4, #8
1a001a68:	4a06      	ldr	r2, [pc, #24]	; (1a001a84 <TIMER2_IRQHandler+0x40>)
1a001a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001a6e:	2000      	movs	r0, #0
1a001a70:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a001a72:	2301      	movs	r3, #1
1a001a74:	40ab      	lsls	r3, r5
1a001a76:	4a02      	ldr	r2, [pc, #8]	; (1a001a80 <TIMER2_IRQHandler+0x3c>)
1a001a78:	6013      	str	r3, [r2, #0]
1a001a7a:	e7e6      	b.n	1a001a4a <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a001a7c:	bd38      	pop	{r3, r4, r5, pc}
1a001a7e:	bf00      	nop
1a001a80:	400c3000 	.word	0x400c3000
1a001a84:	10000040 	.word	0x10000040

1a001a88 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a001a88:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a8a:	2400      	movs	r4, #0
1a001a8c:	e001      	b.n	1a001a92 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001a8e:	3401      	adds	r4, #1
1a001a90:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001a92:	2c03      	cmp	r4, #3
1a001a94:	d814      	bhi.n	1a001ac0 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a001a96:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001a98:	4b0a      	ldr	r3, [pc, #40]	; (1a001ac4 <TIMER3_IRQHandler+0x3c>)
1a001a9a:	681a      	ldr	r2, [r3, #0]
1a001a9c:	f004 010f 	and.w	r1, r4, #15
1a001aa0:	2301      	movs	r3, #1
1a001aa2:	408b      	lsls	r3, r1
1a001aa4:	421a      	tst	r2, r3
1a001aa6:	d0f2      	beq.n	1a001a8e <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001aa8:	f104 030c 	add.w	r3, r4, #12
1a001aac:	4a06      	ldr	r2, [pc, #24]	; (1a001ac8 <TIMER3_IRQHandler+0x40>)
1a001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001ab2:	2000      	movs	r0, #0
1a001ab4:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a001ab6:	2301      	movs	r3, #1
1a001ab8:	40ab      	lsls	r3, r5
1a001aba:	4a02      	ldr	r2, [pc, #8]	; (1a001ac4 <TIMER3_IRQHandler+0x3c>)
1a001abc:	6013      	str	r3, [r2, #0]
1a001abe:	e7e6      	b.n	1a001a8e <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a001ac0:	bd38      	pop	{r3, r4, r5, pc}
1a001ac2:	bf00      	nop
1a001ac4:	400c4000 	.word	0x400c4000
1a001ac8:	10000040 	.word	0x10000040

1a001acc <tickCallbackSet>:
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickCallbackSet() in a program with freeRTOS has no effect\r\n" );
      return 0;
   #else
      bool_t retVal = TRUE;
      if( tickCallback != NULL ) {
1a001acc:	b130      	cbz	r0, 1a001adc <tickCallbackSet+0x10>
         tickHookFunction = tickCallback;
1a001ace:	4a05      	ldr	r2, [pc, #20]	; (1a001ae4 <tickCallbackSet+0x18>)
1a001ad0:	6010      	str	r0, [r2, #0]
      bool_t retVal = TRUE;
1a001ad2:	2001      	movs	r0, #1
      } else {
         retVal = FALSE;
      }
      if( tickCallbackParams != NULL ) {
1a001ad4:	b121      	cbz	r1, 1a001ae0 <tickCallbackSet+0x14>
         callBackFuncParams = tickCallbackParams;
1a001ad6:	4b04      	ldr	r3, [pc, #16]	; (1a001ae8 <tickCallbackSet+0x1c>)
1a001ad8:	6019      	str	r1, [r3, #0]
1a001ada:	4770      	bx	lr
         retVal = FALSE;
1a001adc:	2000      	movs	r0, #0
1a001ade:	e7f9      	b.n	1a001ad4 <tickCallbackSet+0x8>
      } else {
         retVal &= FALSE;
1a001ae0:	2000      	movs	r0, #0
      }
      return retVal;
   #endif
}
1a001ae2:	4770      	bx	lr
1a001ae4:	10000138 	.word	0x10000138
1a001ae8:	10000128 	.word	0x10000128

1a001aec <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001aec:	b118      	cbz	r0, 1a001af6 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001aee:	4b04      	ldr	r3, [pc, #16]	; (1a001b00 <tickPowerSet+0x14>)
1a001af0:	2207      	movs	r2, #7
1a001af2:	601a      	str	r2, [r3, #0]
1a001af4:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001af6:	4b02      	ldr	r3, [pc, #8]	; (1a001b00 <tickPowerSet+0x14>)
1a001af8:	2200      	movs	r2, #0
1a001afa:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001afc:	4770      	bx	lr
1a001afe:	bf00      	nop
1a001b00:	e000e010 	.word	0xe000e010

1a001b04 <tickInit>:
{
1a001b04:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001b06:	ea50 0401 	orrs.w	r4, r0, r1
1a001b0a:	d02a      	beq.n	1a001b62 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001b0c:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001b10:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001b14:	2b00      	cmp	r3, #0
1a001b16:	bf08      	it	eq
1a001b18:	2a32      	cmpeq	r2, #50	; 0x32
1a001b1a:	d227      	bcs.n	1a001b6c <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001b1c:	4b14      	ldr	r3, [pc, #80]	; (1a001b70 <tickInit+0x6c>)
1a001b1e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001b22:	4b14      	ldr	r3, [pc, #80]	; (1a001b74 <tickInit+0x70>)
1a001b24:	681b      	ldr	r3, [r3, #0]
1a001b26:	fba3 4500 	umull	r4, r5, r3, r0
1a001b2a:	fb03 5501 	mla	r5, r3, r1, r5
1a001b2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001b32:	2300      	movs	r3, #0
1a001b34:	4620      	mov	r0, r4
1a001b36:	4629      	mov	r1, r5
1a001b38:	f000 fdd4 	bl	1a0026e4 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001b3c:	3801      	subs	r0, #1
1a001b3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001b42:	d209      	bcs.n	1a001b58 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001b44:	4b0c      	ldr	r3, [pc, #48]	; (1a001b78 <tickInit+0x74>)
1a001b46:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001b48:	4a0c      	ldr	r2, [pc, #48]	; (1a001b7c <tickInit+0x78>)
1a001b4a:	21e0      	movs	r1, #224	; 0xe0
1a001b4c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001b50:	2200      	movs	r2, #0
1a001b52:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001b54:	2207      	movs	r2, #7
1a001b56:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001b58:	2001      	movs	r0, #1
1a001b5a:	f7ff ffc7 	bl	1a001aec <tickPowerSet>
      bool_t ret_val = 1;
1a001b5e:	2001      	movs	r0, #1
}
1a001b60:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a001b62:	2000      	movs	r0, #0
1a001b64:	f7ff ffc2 	bl	1a001aec <tickPowerSet>
         ret_val = 0;
1a001b68:	2000      	movs	r0, #0
1a001b6a:	e7f9      	b.n	1a001b60 <tickInit+0x5c>
            ret_val = 0;
1a001b6c:	2000      	movs	r0, #0
1a001b6e:	e7f7      	b.n	1a001b60 <tickInit+0x5c>
1a001b70:	10000080 	.word	0x10000080
1a001b74:	10000168 	.word	0x10000168
1a001b78:	e000e010 	.word	0xe000e010
1a001b7c:	e000ed00 	.word	0xe000ed00

1a001b80 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001b80:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001b82:	4a07      	ldr	r2, [pc, #28]	; (1a001ba0 <SysTick_Handler+0x20>)
1a001b84:	6813      	ldr	r3, [r2, #0]
1a001b86:	6851      	ldr	r1, [r2, #4]
1a001b88:	3301      	adds	r3, #1
1a001b8a:	f141 0100 	adc.w	r1, r1, #0
1a001b8e:	6013      	str	r3, [r2, #0]
1a001b90:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001b92:	4b04      	ldr	r3, [pc, #16]	; (1a001ba4 <SysTick_Handler+0x24>)
1a001b94:	681b      	ldr	r3, [r3, #0]
1a001b96:	b113      	cbz	r3, 1a001b9e <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001b98:	4a03      	ldr	r2, [pc, #12]	; (1a001ba8 <SysTick_Handler+0x28>)
1a001b9a:	6810      	ldr	r0, [r2, #0]
1a001b9c:	4798      	blx	r3
   }
}
1a001b9e:	bd08      	pop	{r3, pc}
1a001ba0:	10000130 	.word	0x10000130
1a001ba4:	10000138 	.word	0x10000138
1a001ba8:	10000128 	.word	0x10000128

1a001bac <uartProcessIRQ>:
{
1a001bac:	b570      	push	{r4, r5, r6, lr}
1a001bae:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a001bb0:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a001bb4:	0093      	lsls	r3, r2, #2
1a001bb6:	4a1f      	ldr	r2, [pc, #124]	; (1a001c34 <uartProcessIRQ+0x88>)
1a001bb8:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001bba:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a001bbc:	b2ed      	uxtb	r5, r5
1a001bbe:	f015 0f01 	tst.w	r5, #1
1a001bc2:	d009      	beq.n	1a001bd8 <uartProcessIRQ+0x2c>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a001bc4:	b920      	cbnz	r0, 1a001bd0 <uartProcessIRQ+0x24>
1a001bc6:	4b1c      	ldr	r3, [pc, #112]	; (1a001c38 <uartProcessIRQ+0x8c>)
1a001bc8:	681b      	ldr	r3, [r3, #0]
1a001bca:	b10b      	cbz	r3, 1a001bd0 <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a001bcc:	2000      	movs	r0, #0
1a001bce:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a001bd0:	2c03      	cmp	r4, #3
1a001bd2:	d013      	beq.n	1a001bfc <uartProcessIRQ+0x50>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a001bd4:	2c05      	cmp	r4, #5
1a001bd6:	d018      	beq.n	1a001c0a <uartProcessIRQ+0x5e>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a001bd8:	f015 0f20 	tst.w	r5, #32
1a001bdc:	d00d      	beq.n	1a001bfa <uartProcessIRQ+0x4e>
	return pUART->IER;
1a001bde:	6873      	ldr	r3, [r6, #4]
1a001be0:	f013 0f02 	tst.w	r3, #2
1a001be4:	d009      	beq.n	1a001bfa <uartProcessIRQ+0x4e>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a001be6:	b924      	cbnz	r4, 1a001bf2 <uartProcessIRQ+0x46>
1a001be8:	4b14      	ldr	r3, [pc, #80]	; (1a001c3c <uartProcessIRQ+0x90>)
1a001bea:	681b      	ldr	r3, [r3, #0]
1a001bec:	b10b      	cbz	r3, 1a001bf2 <uartProcessIRQ+0x46>
         (*txIsrCallbackUART0)(0);
1a001bee:	2000      	movs	r0, #0
1a001bf0:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a001bf2:	2c03      	cmp	r4, #3
1a001bf4:	d010      	beq.n	1a001c18 <uartProcessIRQ+0x6c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a001bf6:	2c05      	cmp	r4, #5
1a001bf8:	d015      	beq.n	1a001c26 <uartProcessIRQ+0x7a>
}
1a001bfa:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a001bfc:	4b10      	ldr	r3, [pc, #64]	; (1a001c40 <uartProcessIRQ+0x94>)
1a001bfe:	681b      	ldr	r3, [r3, #0]
1a001c00:	2b00      	cmp	r3, #0
1a001c02:	d0e7      	beq.n	1a001bd4 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART2)(0);
1a001c04:	2000      	movs	r0, #0
1a001c06:	4798      	blx	r3
1a001c08:	e7e4      	b.n	1a001bd4 <uartProcessIRQ+0x28>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a001c0a:	4b0e      	ldr	r3, [pc, #56]	; (1a001c44 <uartProcessIRQ+0x98>)
1a001c0c:	681b      	ldr	r3, [r3, #0]
1a001c0e:	2b00      	cmp	r3, #0
1a001c10:	d0e2      	beq.n	1a001bd8 <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART3)(0);
1a001c12:	2000      	movs	r0, #0
1a001c14:	4798      	blx	r3
1a001c16:	e7df      	b.n	1a001bd8 <uartProcessIRQ+0x2c>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a001c18:	4b0b      	ldr	r3, [pc, #44]	; (1a001c48 <uartProcessIRQ+0x9c>)
1a001c1a:	681b      	ldr	r3, [r3, #0]
1a001c1c:	2b00      	cmp	r3, #0
1a001c1e:	d0ea      	beq.n	1a001bf6 <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART2)(0);
1a001c20:	2000      	movs	r0, #0
1a001c22:	4798      	blx	r3
1a001c24:	e7e7      	b.n	1a001bf6 <uartProcessIRQ+0x4a>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a001c26:	4b09      	ldr	r3, [pc, #36]	; (1a001c4c <uartProcessIRQ+0xa0>)
1a001c28:	681b      	ldr	r3, [r3, #0]
1a001c2a:	2b00      	cmp	r3, #0
1a001c2c:	d0e5      	beq.n	1a001bfa <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART3)(0);
1a001c2e:	2000      	movs	r0, #0
1a001c30:	4798      	blx	r3
}
1a001c32:	e7e2      	b.n	1a001bfa <uartProcessIRQ+0x4e>
1a001c34:	1a002cd0 	.word	0x1a002cd0
1a001c38:	1000013c 	.word	0x1000013c
1a001c3c:	10000148 	.word	0x10000148
1a001c40:	10000140 	.word	0x10000140
1a001c44:	10000144 	.word	0x10000144
1a001c48:	1000014c 	.word	0x1000014c
1a001c4c:	10000150 	.word	0x10000150

1a001c50 <uartRxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
1a001c50:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001c54:	0083      	lsls	r3, r0, #2
1a001c56:	4a03      	ldr	r2, [pc, #12]	; (1a001c64 <uartRxReady+0x14>)
1a001c58:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a001c5a:	6958      	ldr	r0, [r3, #20]
}
1a001c5c:	f000 0001 	and.w	r0, r0, #1
1a001c60:	4770      	bx	lr
1a001c62:	bf00      	nop
1a001c64:	1a002cd0 	.word	0x1a002cd0

1a001c68 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a001c68:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001c6c:	0083      	lsls	r3, r0, #2
1a001c6e:	4a03      	ldr	r2, [pc, #12]	; (1a001c7c <uartTxReady+0x14>)
1a001c70:	58d3      	ldr	r3, [r2, r3]
1a001c72:	6958      	ldr	r0, [r3, #20]
}
1a001c74:	f000 0020 	and.w	r0, r0, #32
1a001c78:	4770      	bx	lr
1a001c7a:	bf00      	nop
1a001c7c:	1a002cd0 	.word	0x1a002cd0

1a001c80 <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a001c80:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001c84:	0083      	lsls	r3, r0, #2
1a001c86:	4a02      	ldr	r2, [pc, #8]	; (1a001c90 <uartRxRead+0x10>)
1a001c88:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001c8a:	6818      	ldr	r0, [r3, #0]
}
1a001c8c:	b2c0      	uxtb	r0, r0
1a001c8e:	4770      	bx	lr
1a001c90:	1a002cd0 	.word	0x1a002cd0

1a001c94 <uartTxWrite>:
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a001c94:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001c98:	0083      	lsls	r3, r0, #2
1a001c9a:	4a02      	ldr	r2, [pc, #8]	; (1a001ca4 <uartTxWrite+0x10>)
1a001c9c:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a001c9e:	6019      	str	r1, [r3, #0]
}
1a001ca0:	4770      	bx	lr
1a001ca2:	bf00      	nop
1a001ca4:	1a002cd0 	.word	0x1a002cd0

1a001ca8 <uartInit>:
{
1a001ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001cac:	4680      	mov	r8, r0
1a001cae:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001cb0:	4c19      	ldr	r4, [pc, #100]	; (1a001d18 <uartInit+0x70>)
1a001cb2:	0045      	lsls	r5, r0, #1
1a001cb4:	182a      	adds	r2, r5, r0
1a001cb6:	0093      	lsls	r3, r2, #2
1a001cb8:	18e6      	adds	r6, r4, r3
1a001cba:	58e7      	ldr	r7, [r4, r3]
1a001cbc:	4638      	mov	r0, r7
1a001cbe:	f7ff fb5b 	bl	1a001378 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001cc2:	4649      	mov	r1, r9
1a001cc4:	4638      	mov	r0, r7
1a001cc6:	f7ff fb81 	bl	1a0013cc <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001cca:	2307      	movs	r3, #7
1a001ccc:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001cce:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001cd0:	2301      	movs	r3, #1
1a001cd2:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001cd4:	7930      	ldrb	r0, [r6, #4]
1a001cd6:	7973      	ldrb	r3, [r6, #5]
1a001cd8:	79b2      	ldrb	r2, [r6, #6]
1a001cda:	f042 0218 	orr.w	r2, r2, #24
1a001cde:	490f      	ldr	r1, [pc, #60]	; (1a001d1c <uartInit+0x74>)
1a001ce0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001ce8:	79f0      	ldrb	r0, [r6, #7]
1a001cea:	7a33      	ldrb	r3, [r6, #8]
1a001cec:	7a72      	ldrb	r2, [r6, #9]
1a001cee:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001cf2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a001cfa:	f1b8 0f01 	cmp.w	r8, #1
1a001cfe:	d001      	beq.n	1a001d04 <uartInit+0x5c>
}
1a001d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001d04:	4a06      	ldr	r2, [pc, #24]	; (1a001d20 <uartInit+0x78>)
1a001d06:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001d08:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001d0e:	221a      	movs	r2, #26
1a001d10:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001d14:	e7f4      	b.n	1a001d00 <uartInit+0x58>
1a001d16:	bf00      	nop
1a001d18:	1a002cd0 	.word	0x1a002cd0
1a001d1c:	40086000 	.word	0x40086000
1a001d20:	40081000 	.word	0x40081000

1a001d24 <uartReadByte>:
{
1a001d24:	b538      	push	{r3, r4, r5, lr}
1a001d26:	4605      	mov	r5, r0
1a001d28:	460c      	mov	r4, r1
   if ( uartRxReady(uart) ) {
1a001d2a:	f7ff ff91 	bl	1a001c50 <uartRxReady>
1a001d2e:	4603      	mov	r3, r0
1a001d30:	b908      	cbnz	r0, 1a001d36 <uartReadByte+0x12>
}
1a001d32:	4618      	mov	r0, r3
1a001d34:	bd38      	pop	{r3, r4, r5, pc}
      *receivedByte = uartRxRead(uart);
1a001d36:	4628      	mov	r0, r5
1a001d38:	f7ff ffa2 	bl	1a001c80 <uartRxRead>
1a001d3c:	7020      	strb	r0, [r4, #0]
   bool_t retVal = TRUE;
1a001d3e:	2301      	movs	r3, #1
1a001d40:	e7f7      	b.n	1a001d32 <uartReadByte+0xe>

1a001d42 <uartWriteByte>:
{
1a001d42:	b538      	push	{r3, r4, r5, lr}
1a001d44:	4604      	mov	r4, r0
1a001d46:	460d      	mov	r5, r1
   while( uartTxReady( uart ) == FALSE );
1a001d48:	4620      	mov	r0, r4
1a001d4a:	f7ff ff8d 	bl	1a001c68 <uartTxReady>
1a001d4e:	2800      	cmp	r0, #0
1a001d50:	d0fa      	beq.n	1a001d48 <uartWriteByte+0x6>
   uartTxWrite( uart, value );
1a001d52:	4629      	mov	r1, r5
1a001d54:	4620      	mov	r0, r4
1a001d56:	f7ff ff9d 	bl	1a001c94 <uartTxWrite>
}
1a001d5a:	bd38      	pop	{r3, r4, r5, pc}

1a001d5c <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a001d5c:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a001d5e:	2003      	movs	r0, #3
1a001d60:	f7ff ff24 	bl	1a001bac <uartProcessIRQ>
}
1a001d64:	bd08      	pop	{r3, pc}

1a001d66 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a001d66:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a001d68:	2005      	movs	r0, #5
1a001d6a:	f7ff ff1f 	bl	1a001bac <uartProcessIRQ>
}
1a001d6e:	bd08      	pop	{r3, pc}

1a001d70 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001d70:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a001d72:	4b04      	ldr	r3, [pc, #16]	; (1a001d84 <USB0_IRQHandler+0x14>)
1a001d74:	681b      	ldr	r3, [r3, #0]
1a001d76:	681b      	ldr	r3, [r3, #0]
1a001d78:	68db      	ldr	r3, [r3, #12]
1a001d7a:	4a03      	ldr	r2, [pc, #12]	; (1a001d88 <USB0_IRQHandler+0x18>)
1a001d7c:	6810      	ldr	r0, [r2, #0]
1a001d7e:	4798      	blx	r3
}
1a001d80:	bd08      	pop	{r3, pc}
1a001d82:	bf00      	nop
1a001d84:	1000016c 	.word	0x1000016c
1a001d88:	10000154 	.word	0x10000154

1a001d8c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001d8c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001d8e:	f7ff f80d 	bl	1a000dac <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001d92:	4b1a      	ldr	r3, [pc, #104]	; (1a001dfc <boardInit+0x70>)
1a001d94:	6818      	ldr	r0, [r3, #0]
1a001d96:	f7ff fbc3 	bl	1a001520 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a001d9a:	2001      	movs	r0, #1
1a001d9c:	2100      	movs	r1, #0
1a001d9e:	f7ff feb1 	bl	1a001b04 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a001da2:	2105      	movs	r1, #5
1a001da4:	2000      	movs	r0, #0
1a001da6:	f7ff fbe3 	bl	1a001570 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a001daa:	2100      	movs	r1, #0
1a001dac:	2024      	movs	r0, #36	; 0x24
1a001dae:	f7ff fbdf 	bl	1a001570 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a001db2:	2100      	movs	r1, #0
1a001db4:	2025      	movs	r0, #37	; 0x25
1a001db6:	f7ff fbdb 	bl	1a001570 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a001dba:	2100      	movs	r1, #0
1a001dbc:	2026      	movs	r0, #38	; 0x26
1a001dbe:	f7ff fbd7 	bl	1a001570 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a001dc2:	2100      	movs	r1, #0
1a001dc4:	2027      	movs	r0, #39	; 0x27
1a001dc6:	f7ff fbd3 	bl	1a001570 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a001dca:	2101      	movs	r1, #1
1a001dcc:	2028      	movs	r0, #40	; 0x28
1a001dce:	f7ff fbcf 	bl	1a001570 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a001dd2:	2101      	movs	r1, #1
1a001dd4:	2029      	movs	r0, #41	; 0x29
1a001dd6:	f7ff fbcb 	bl	1a001570 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a001dda:	2101      	movs	r1, #1
1a001ddc:	202a      	movs	r0, #42	; 0x2a
1a001dde:	f7ff fbc7 	bl	1a001570 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a001de2:	2101      	movs	r1, #1
1a001de4:	202b      	movs	r0, #43	; 0x2b
1a001de6:	f7ff fbc3 	bl	1a001570 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a001dea:	2101      	movs	r1, #1
1a001dec:	202c      	movs	r0, #44	; 0x2c
1a001dee:	f7ff fbbf 	bl	1a001570 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a001df2:	2101      	movs	r1, #1
1a001df4:	202d      	movs	r0, #45	; 0x2d
1a001df6:	f7ff fbbb 	bl	1a001570 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a001dfa:	bd08      	pop	{r3, pc}
1a001dfc:	10000168 	.word	0x10000168

1a001e00 <timer1CompareMatch1func>:
      }
   }
}

void timer1CompareMatch1func( void* ptr )
{
1a001e00:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[0].servo],FALSE);
1a001e02:	4b04      	ldr	r3, [pc, #16]	; (1a001e14 <timer1CompareMatch1func+0x14>)
1a001e04:	781b      	ldrb	r3, [r3, #0]
1a001e06:	2100      	movs	r1, #0
1a001e08:	4a03      	ldr	r2, [pc, #12]	; (1a001e18 <timer1CompareMatch1func+0x18>)
1a001e0a:	56d0      	ldrsb	r0, [r2, r3]
1a001e0c:	f7ff fc86 	bl	1a00171c <gpioWrite>
}
1a001e10:	bd08      	pop	{r3, pc}
1a001e12:	bf00      	nop
1a001e14:	10000088 	.word	0x10000088
1a001e18:	1a002d18 	.word	0x1a002d18

1a001e1c <timer1CompareMatch2func>:

void timer1CompareMatch2func( void* ptr )
{
1a001e1c:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[1].servo],FALSE);
1a001e1e:	4b04      	ldr	r3, [pc, #16]	; (1a001e30 <timer1CompareMatch2func+0x14>)
1a001e20:	7a1b      	ldrb	r3, [r3, #8]
1a001e22:	2100      	movs	r1, #0
1a001e24:	4a03      	ldr	r2, [pc, #12]	; (1a001e34 <timer1CompareMatch2func+0x18>)
1a001e26:	56d0      	ldrsb	r0, [r2, r3]
1a001e28:	f7ff fc78 	bl	1a00171c <gpioWrite>
}
1a001e2c:	bd08      	pop	{r3, pc}
1a001e2e:	bf00      	nop
1a001e30:	10000088 	.word	0x10000088
1a001e34:	1a002d18 	.word	0x1a002d18

1a001e38 <timer1CompareMatch3func>:

void timer1CompareMatch3func( void* ptr )
{
1a001e38:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[2].servo],FALSE);
1a001e3a:	4b04      	ldr	r3, [pc, #16]	; (1a001e4c <timer1CompareMatch3func+0x14>)
1a001e3c:	7c1b      	ldrb	r3, [r3, #16]
1a001e3e:	2100      	movs	r1, #0
1a001e40:	4a03      	ldr	r2, [pc, #12]	; (1a001e50 <timer1CompareMatch3func+0x18>)
1a001e42:	56d0      	ldrsb	r0, [r2, r3]
1a001e44:	f7ff fc6a 	bl	1a00171c <gpioWrite>
}
1a001e48:	bd08      	pop	{r3, pc}
1a001e4a:	bf00      	nop
1a001e4c:	10000088 	.word	0x10000088
1a001e50:	1a002d18 	.word	0x1a002d18

1a001e54 <timer2CompareMatch1func>:
      }
   }
}

void timer2CompareMatch1func( void* ptr )
{
1a001e54:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[3].servo],FALSE);
1a001e56:	4b04      	ldr	r3, [pc, #16]	; (1a001e68 <timer2CompareMatch1func+0x14>)
1a001e58:	7e1b      	ldrb	r3, [r3, #24]
1a001e5a:	2100      	movs	r1, #0
1a001e5c:	4a03      	ldr	r2, [pc, #12]	; (1a001e6c <timer2CompareMatch1func+0x18>)
1a001e5e:	56d0      	ldrsb	r0, [r2, r3]
1a001e60:	f7ff fc5c 	bl	1a00171c <gpioWrite>
}
1a001e64:	bd08      	pop	{r3, pc}
1a001e66:	bf00      	nop
1a001e68:	10000088 	.word	0x10000088
1a001e6c:	1a002d18 	.word	0x1a002d18

1a001e70 <timer2CompareMatch2func>:

void timer2CompareMatch2func( void* ptr )
{
1a001e70:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[4].servo],FALSE);
1a001e72:	4b04      	ldr	r3, [pc, #16]	; (1a001e84 <timer2CompareMatch2func+0x14>)
1a001e74:	f893 3020 	ldrb.w	r3, [r3, #32]
1a001e78:	2100      	movs	r1, #0
1a001e7a:	4a03      	ldr	r2, [pc, #12]	; (1a001e88 <timer2CompareMatch2func+0x18>)
1a001e7c:	56d0      	ldrsb	r0, [r2, r3]
1a001e7e:	f7ff fc4d 	bl	1a00171c <gpioWrite>
}
1a001e82:	bd08      	pop	{r3, pc}
1a001e84:	10000088 	.word	0x10000088
1a001e88:	1a002d18 	.word	0x1a002d18

1a001e8c <timer2CompareMatch3func>:

void timer2CompareMatch3func( void* ptr )
{
1a001e8c:	b508      	push	{r3, lr}
   gpioWrite(servoMap[AttachedServoList[5].servo],FALSE);
1a001e8e:	4b04      	ldr	r3, [pc, #16]	; (1a001ea0 <timer2CompareMatch3func+0x14>)
1a001e90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
1a001e94:	2100      	movs	r1, #0
1a001e96:	4a03      	ldr	r2, [pc, #12]	; (1a001ea4 <timer2CompareMatch3func+0x18>)
1a001e98:	56d0      	ldrsb	r0, [r2, r3]
1a001e9a:	f7ff fc3f 	bl	1a00171c <gpioWrite>
}
1a001e9e:	bd08      	pop	{r3, pc}
1a001ea0:	10000088 	.word	0x10000088
1a001ea4:	1a002d18 	.word	0x1a002d18

1a001ea8 <timer3CompareMatch1func>:
      }
   }
}

void timer3CompareMatch1func( void* ptr )
{
1a001ea8:	b508      	push	{r3, lr}
   gpioWrite( servoMap[AttachedServoList[6].servo], FALSE );
1a001eaa:	4b04      	ldr	r3, [pc, #16]	; (1a001ebc <timer3CompareMatch1func+0x14>)
1a001eac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
1a001eb0:	2100      	movs	r1, #0
1a001eb2:	4a03      	ldr	r2, [pc, #12]	; (1a001ec0 <timer3CompareMatch1func+0x18>)
1a001eb4:	56d0      	ldrsb	r0, [r2, r3]
1a001eb6:	f7ff fc31 	bl	1a00171c <gpioWrite>
}
1a001eba:	bd08      	pop	{r3, pc}
1a001ebc:	10000088 	.word	0x10000088
1a001ec0:	1a002d18 	.word	0x1a002d18

1a001ec4 <timer3CompareMatch2func>:

void timer3CompareMatch2func( void* ptr )
{
1a001ec4:	b508      	push	{r3, lr}
   gpioWrite( servoMap[AttachedServoList[7].servo], FALSE );
1a001ec6:	4b04      	ldr	r3, [pc, #16]	; (1a001ed8 <timer3CompareMatch2func+0x14>)
1a001ec8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
1a001ecc:	2100      	movs	r1, #0
1a001ece:	4a03      	ldr	r2, [pc, #12]	; (1a001edc <timer3CompareMatch2func+0x18>)
1a001ed0:	56d0      	ldrsb	r0, [r2, r3]
1a001ed2:	f7ff fc23 	bl	1a00171c <gpioWrite>
}
1a001ed6:	bd08      	pop	{r3, pc}
1a001ed8:	10000088 	.word	0x10000088
1a001edc:	1a002d18 	.word	0x1a002d18

1a001ee0 <timer3CompareMatch3func>:

void timer3CompareMatch3func( void* ptr )
{
1a001ee0:	b508      	push	{r3, lr}
   gpioWrite( servoMap[AttachedServoList[8].servo], FALSE );
1a001ee2:	4b04      	ldr	r3, [pc, #16]	; (1a001ef4 <timer3CompareMatch3func+0x14>)
1a001ee4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
1a001ee8:	2100      	movs	r1, #0
1a001eea:	4a03      	ldr	r2, [pc, #12]	; (1a001ef8 <timer3CompareMatch3func+0x18>)
1a001eec:	56d0      	ldrsb	r0, [r2, r3]
1a001eee:	f7ff fc15 	bl	1a00171c <gpioWrite>
}
1a001ef2:	bd08      	pop	{r3, pc}
1a001ef4:	10000088 	.word	0x10000088
1a001ef8:	1a002d18 	.word	0x1a002d18

1a001efc <valueToMicroseconds>:
   return (SERVO_MINUPTIME_PERIOD+(value*SERVO_MAXUPTIME_PERIOD)/180);
1a001efc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
1a001f00:	fb03 f000 	mul.w	r0, r3, r0
1a001f04:	4b03      	ldr	r3, [pc, #12]	; (1a001f14 <valueToMicroseconds+0x18>)
1a001f06:	fb83 2300 	smull	r2, r3, r3, r0
1a001f0a:	4418      	add	r0, r3
1a001f0c:	11c0      	asrs	r0, r0, #7
}
1a001f0e:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
1a001f12:	4770      	bx	lr
1a001f14:	b60b60b7 	.word	0xb60b60b7

1a001f18 <timer1CompareMatch0func>:
{
1a001f18:	b570      	push	{r4, r5, r6, lr}
   for(servoListPosition=0; servoListPosition<3; servoListPosition++) {
1a001f1a:	2400      	movs	r4, #0
1a001f1c:	e015      	b.n	1a001f4a <timer1CompareMatch0func+0x32>
         gpioWrite(servoMap[AttachedServoList[servoListPosition].servo],TRUE);
1a001f1e:	2101      	movs	r1, #1
1a001f20:	4a0e      	ldr	r2, [pc, #56]	; (1a001f5c <timer1CompareMatch0func+0x44>)
1a001f22:	56d0      	ldrsb	r0, [r2, r3]
1a001f24:	f7ff fbfa 	bl	1a00171c <gpioWrite>
         Timer_SetCompareMatch( 	AttachedServoList[servoListPosition].associatedTimer,
1a001f28:	4b0d      	ldr	r3, [pc, #52]	; (1a001f60 <timer1CompareMatch0func+0x48>)
1a001f2a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
1a001f2e:	789d      	ldrb	r5, [r3, #2]
1a001f30:	78de      	ldrb	r6, [r3, #3]
1a001f32:	7858      	ldrb	r0, [r3, #1]
1a001f34:	f7ff ffe2 	bl	1a001efc <valueToMicroseconds>
1a001f38:	f7ff fcf6 	bl	1a001928 <Timer_microsecondsToTicks>
1a001f3c:	4602      	mov	r2, r0
1a001f3e:	4631      	mov	r1, r6
1a001f40:	4628      	mov	r0, r5
1a001f42:	f7ff fd33 	bl	1a0019ac <Timer_SetCompareMatch>
   for(servoListPosition=0; servoListPosition<3; servoListPosition++) {
1a001f46:	3401      	adds	r4, #1
1a001f48:	b2e4      	uxtb	r4, r4
1a001f4a:	2c02      	cmp	r4, #2
1a001f4c:	d805      	bhi.n	1a001f5a <timer1CompareMatch0func+0x42>
      if(AttachedServoList[servoListPosition].servo != EMPTY_POSITION) {
1a001f4e:	4b04      	ldr	r3, [pc, #16]	; (1a001f60 <timer1CompareMatch0func+0x48>)
1a001f50:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
1a001f54:	2bff      	cmp	r3, #255	; 0xff
1a001f56:	d0f6      	beq.n	1a001f46 <timer1CompareMatch0func+0x2e>
1a001f58:	e7e1      	b.n	1a001f1e <timer1CompareMatch0func+0x6>
}
1a001f5a:	bd70      	pop	{r4, r5, r6, pc}
1a001f5c:	1a002d18 	.word	0x1a002d18
1a001f60:	10000088 	.word	0x10000088

1a001f64 <timer2CompareMatch0func>:
{
1a001f64:	b570      	push	{r4, r5, r6, lr}
   for(servoListPosition=3; servoListPosition<6; servoListPosition++) {
1a001f66:	2403      	movs	r4, #3
1a001f68:	e015      	b.n	1a001f96 <timer2CompareMatch0func+0x32>
         gpioWrite(servoMap[AttachedServoList[servoListPosition].servo],TRUE);
1a001f6a:	2101      	movs	r1, #1
1a001f6c:	4a0e      	ldr	r2, [pc, #56]	; (1a001fa8 <timer2CompareMatch0func+0x44>)
1a001f6e:	56d0      	ldrsb	r0, [r2, r3]
1a001f70:	f7ff fbd4 	bl	1a00171c <gpioWrite>
         Timer_SetCompareMatch( AttachedServoList[servoListPosition].associatedTimer,
1a001f74:	4b0d      	ldr	r3, [pc, #52]	; (1a001fac <timer2CompareMatch0func+0x48>)
1a001f76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
1a001f7a:	789d      	ldrb	r5, [r3, #2]
1a001f7c:	78de      	ldrb	r6, [r3, #3]
1a001f7e:	7858      	ldrb	r0, [r3, #1]
1a001f80:	f7ff ffbc 	bl	1a001efc <valueToMicroseconds>
1a001f84:	f7ff fcd0 	bl	1a001928 <Timer_microsecondsToTicks>
1a001f88:	4602      	mov	r2, r0
1a001f8a:	4631      	mov	r1, r6
1a001f8c:	4628      	mov	r0, r5
1a001f8e:	f7ff fd0d 	bl	1a0019ac <Timer_SetCompareMatch>
   for(servoListPosition=3; servoListPosition<6; servoListPosition++) {
1a001f92:	3401      	adds	r4, #1
1a001f94:	b2e4      	uxtb	r4, r4
1a001f96:	2c05      	cmp	r4, #5
1a001f98:	d805      	bhi.n	1a001fa6 <timer2CompareMatch0func+0x42>
      if(AttachedServoList[servoListPosition].servo != EMPTY_POSITION) {
1a001f9a:	4b04      	ldr	r3, [pc, #16]	; (1a001fac <timer2CompareMatch0func+0x48>)
1a001f9c:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
1a001fa0:	2bff      	cmp	r3, #255	; 0xff
1a001fa2:	d0f6      	beq.n	1a001f92 <timer2CompareMatch0func+0x2e>
1a001fa4:	e7e1      	b.n	1a001f6a <timer2CompareMatch0func+0x6>
}
1a001fa6:	bd70      	pop	{r4, r5, r6, pc}
1a001fa8:	1a002d18 	.word	0x1a002d18
1a001fac:	10000088 	.word	0x10000088

1a001fb0 <timer3CompareMatch0func>:
{
1a001fb0:	b570      	push	{r4, r5, r6, lr}
   for(servoListPosition=6; servoListPosition<9; servoListPosition++) {
1a001fb2:	2406      	movs	r4, #6
1a001fb4:	e015      	b.n	1a001fe2 <timer3CompareMatch0func+0x32>
         gpioWrite(servoMap[AttachedServoList[servoListPosition].servo],TRUE);
1a001fb6:	2101      	movs	r1, #1
1a001fb8:	4a0e      	ldr	r2, [pc, #56]	; (1a001ff4 <timer3CompareMatch0func+0x44>)
1a001fba:	56d0      	ldrsb	r0, [r2, r3]
1a001fbc:	f7ff fbae 	bl	1a00171c <gpioWrite>
         Timer_SetCompareMatch( AttachedServoList[servoListPosition].associatedTimer,
1a001fc0:	4b0d      	ldr	r3, [pc, #52]	; (1a001ff8 <timer3CompareMatch0func+0x48>)
1a001fc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
1a001fc6:	789d      	ldrb	r5, [r3, #2]
1a001fc8:	78de      	ldrb	r6, [r3, #3]
1a001fca:	7858      	ldrb	r0, [r3, #1]
1a001fcc:	f7ff ff96 	bl	1a001efc <valueToMicroseconds>
1a001fd0:	f7ff fcaa 	bl	1a001928 <Timer_microsecondsToTicks>
1a001fd4:	4602      	mov	r2, r0
1a001fd6:	4631      	mov	r1, r6
1a001fd8:	4628      	mov	r0, r5
1a001fda:	f7ff fce7 	bl	1a0019ac <Timer_SetCompareMatch>
   for(servoListPosition=6; servoListPosition<9; servoListPosition++) {
1a001fde:	3401      	adds	r4, #1
1a001fe0:	b2e4      	uxtb	r4, r4
1a001fe2:	2c08      	cmp	r4, #8
1a001fe4:	d805      	bhi.n	1a001ff2 <timer3CompareMatch0func+0x42>
      if(AttachedServoList[servoListPosition].servo != EMPTY_POSITION) {
1a001fe6:	4b04      	ldr	r3, [pc, #16]	; (1a001ff8 <timer3CompareMatch0func+0x48>)
1a001fe8:	f813 3034 	ldrb.w	r3, [r3, r4, lsl #3]
1a001fec:	2bff      	cmp	r3, #255	; 0xff
1a001fee:	d0f6      	beq.n	1a001fde <timer3CompareMatch0func+0x2e>
1a001ff0:	e7e1      	b.n	1a001fb6 <timer3CompareMatch0func+0x6>
}
1a001ff2:	bd70      	pop	{r4, r5, r6, pc}
1a001ff4:	1a002d18 	.word	0x1a002d18
1a001ff8:	10000088 	.word	0x10000088

1a001ffc <servoInitTimers>:
 * @return   nothing
 * @IMPORTANT:   this function uses Timer 1, 2 and 3 to generate the servo signals, so
 *   they won't be available to use.
 */
void servoInitTimers(void)
{
1a001ffc:	b508      	push	{r3, lr}
   Timer_Init( TIMER1,
1a001ffe:	f644 6020 	movw	r0, #20000	; 0x4e20
1a002002:	f7ff fc91 	bl	1a001928 <Timer_microsecondsToTicks>
1a002006:	4a0c      	ldr	r2, [pc, #48]	; (1a002038 <servoInitTimers+0x3c>)
1a002008:	4601      	mov	r1, r0
1a00200a:	2001      	movs	r0, #1
1a00200c:	f7ff fbfc 	bl	1a001808 <Timer_Init>
               Timer_microsecondsToTicks(SERVO_COMPLETECYCLE_PERIOD),
               timer1CompareMatch0func
             );
   Timer_Init( TIMER2,
1a002010:	f644 6020 	movw	r0, #20000	; 0x4e20
1a002014:	f7ff fc88 	bl	1a001928 <Timer_microsecondsToTicks>
1a002018:	4a08      	ldr	r2, [pc, #32]	; (1a00203c <servoInitTimers+0x40>)
1a00201a:	4601      	mov	r1, r0
1a00201c:	2002      	movs	r0, #2
1a00201e:	f7ff fbf3 	bl	1a001808 <Timer_Init>
               Timer_microsecondsToTicks(SERVO_COMPLETECYCLE_PERIOD),
               timer2CompareMatch0func
             );
   Timer_Init( TIMER3,
1a002022:	f644 6020 	movw	r0, #20000	; 0x4e20
1a002026:	f7ff fc7f 	bl	1a001928 <Timer_microsecondsToTicks>
1a00202a:	4a05      	ldr	r2, [pc, #20]	; (1a002040 <servoInitTimers+0x44>)
1a00202c:	4601      	mov	r1, r0
1a00202e:	2003      	movs	r0, #3
1a002030:	f7ff fbea 	bl	1a001808 <Timer_Init>
               Timer_microsecondsToTicks(SERVO_COMPLETECYCLE_PERIOD),
               timer3CompareMatch0func
             );
}
1a002034:	bd08      	pop	{r3, pc}
1a002036:	bf00      	nop
1a002038:	1a001f19 	.word	0x1a001f19
1a00203c:	1a001f65 	.word	0x1a001f65
1a002040:	1a001fb1 	.word	0x1a001fb1

1a002044 <servoIsAttached>:
 * @param:   value:   value of the servo, from 0 to 180
 * @return:   position (1 ~ SERVO_TOTALNUMBER), 0 if the element was not found.
 */
uint8_t servoIsAttached( servoMap_t servoNumber )
{
   uint8_t position = 0, positionInList = 0;
1a002044:	2300      	movs	r3, #0
   while ( (position < SERVO_TOTALNUMBER) &&
1a002046:	2b08      	cmp	r3, #8
1a002048:	d807      	bhi.n	1a00205a <servoIsAttached+0x16>
           (servoNumber != AttachedServoList[position].servo) ) {
1a00204a:	4a07      	ldr	r2, [pc, #28]	; (1a002068 <servoIsAttached+0x24>)
1a00204c:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
   while ( (position < SERVO_TOTALNUMBER) &&
1a002050:	4282      	cmp	r2, r0
1a002052:	d002      	beq.n	1a00205a <servoIsAttached+0x16>
      position++;
1a002054:	3301      	adds	r3, #1
1a002056:	b2db      	uxtb	r3, r3
1a002058:	e7f5      	b.n	1a002046 <servoIsAttached+0x2>
   }

   if (position < SERVO_TOTALNUMBER) {
1a00205a:	2b08      	cmp	r3, #8
1a00205c:	d802      	bhi.n	1a002064 <servoIsAttached+0x20>
      positionInList = position + 1;
1a00205e:	1c58      	adds	r0, r3, #1
1a002060:	b2c0      	uxtb	r0, r0
1a002062:	4770      	bx	lr
   } else {
      positionInList = 0;
1a002064:	2000      	movs	r0, #0
   }

   return positionInList;
}
1a002066:	4770      	bx	lr
1a002068:	10000088 	.word	0x10000088

1a00206c <servoAttach>:
{
1a00206c:	b570      	push	{r4, r5, r6, lr}
1a00206e:	4604      	mov	r4, r0
   gpioConfig( (gpioMap_t)servoMap[servoNumber], GPIO_OUTPUT );
1a002070:	2101      	movs	r1, #1
1a002072:	4b12      	ldr	r3, [pc, #72]	; (1a0020bc <servoAttach+0x50>)
1a002074:	5618      	ldrsb	r0, [r3, r0]
1a002076:	f7ff fa7b 	bl	1a001570 <gpioInit>
   position = servoIsAttached(servoNumber);
1a00207a:	4620      	mov	r0, r4
1a00207c:	f7ff ffe2 	bl	1a002044 <servoIsAttached>
   if( position==0 ) {
1a002080:	b9d0      	cbnz	r0, 1a0020b8 <servoAttach+0x4c>
      position = servoIsAttached(EMPTY_POSITION); /* Searches for the first empty position */
1a002082:	20ff      	movs	r0, #255	; 0xff
1a002084:	f7ff ffde 	bl	1a002044 <servoIsAttached>
      if(position) { /* if position==0 => there is no room in the list for another servo */
1a002088:	b908      	cbnz	r0, 1a00208e <servoAttach+0x22>
   bool_t success = FALSE;
1a00208a:	2000      	movs	r0, #0
1a00208c:	e015      	b.n	1a0020ba <servoAttach+0x4e>
         AttachedServoList[position-1].servo = servoNumber;
1a00208e:	1e42      	subs	r2, r0, #1
1a002090:	4b0b      	ldr	r3, [pc, #44]	; (1a0020c0 <servoAttach+0x54>)
1a002092:	f803 4032 	strb.w	r4, [r3, r2, lsl #3]
         Timer_EnableCompareMatch( AttachedServoList[position-1].associatedTimer,
1a002096:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
1a00209a:	78a5      	ldrb	r5, [r4, #2]
1a00209c:	78e6      	ldrb	r6, [r4, #3]
1a00209e:	7860      	ldrb	r0, [r4, #1]
1a0020a0:	f7ff ff2c 	bl	1a001efc <valueToMicroseconds>
1a0020a4:	f7ff fc40 	bl	1a001928 <Timer_microsecondsToTicks>
1a0020a8:	6863      	ldr	r3, [r4, #4]
1a0020aa:	4602      	mov	r2, r0
1a0020ac:	4631      	mov	r1, r6
1a0020ae:	4628      	mov	r0, r5
1a0020b0:	f7ff fc3e 	bl	1a001930 <Timer_EnableCompareMatch>
         success = TRUE;
1a0020b4:	2001      	movs	r0, #1
1a0020b6:	e000      	b.n	1a0020ba <servoAttach+0x4e>
   bool_t success = FALSE;
1a0020b8:	2000      	movs	r0, #0
}
1a0020ba:	bd70      	pop	{r4, r5, r6, pc}
1a0020bc:	1a002d18 	.word	0x1a002d18
1a0020c0:	10000088 	.word	0x10000088

1a0020c4 <servoDetach>:
{
1a0020c4:	b508      	push	{r3, lr}
   position = servoIsAttached(servoNumber);
1a0020c6:	f7ff ffbd 	bl	1a002044 <servoIsAttached>
   if(position) {
1a0020ca:	b908      	cbnz	r0, 1a0020d0 <servoDetach+0xc>
   bool_t success = FALSE;
1a0020cc:	2000      	movs	r0, #0
}
1a0020ce:	bd08      	pop	{r3, pc}
      AttachedServoList[position-1].servo = EMPTY_POSITION;
1a0020d0:	1e43      	subs	r3, r0, #1
1a0020d2:	4a07      	ldr	r2, [pc, #28]	; (1a0020f0 <servoDetach+0x2c>)
1a0020d4:	21ff      	movs	r1, #255	; 0xff
1a0020d6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      AttachedServoList[position-1].value = 0;
1a0020da:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0020de:	2200      	movs	r2, #0
1a0020e0:	705a      	strb	r2, [r3, #1]
      Timer_DisableCompareMatch( AttachedServoList[position-1].associatedTimer,
1a0020e2:	78d9      	ldrb	r1, [r3, #3]
1a0020e4:	7898      	ldrb	r0, [r3, #2]
1a0020e6:	f7ff fc3f 	bl	1a001968 <Timer_DisableCompareMatch>
      success = TRUE;
1a0020ea:	2001      	movs	r0, #1
1a0020ec:	e7ef      	b.n	1a0020ce <servoDetach+0xa>
1a0020ee:	bf00      	nop
1a0020f0:	10000088 	.word	0x10000088

1a0020f4 <servoInit>:
{
1a0020f4:	b508      	push	{r3, lr}
   switch(config) {
1a0020f6:	2902      	cmp	r1, #2
1a0020f8:	d008      	beq.n	1a00210c <servoInit+0x18>
1a0020fa:	2903      	cmp	r1, #3
1a0020fc:	d009      	beq.n	1a002112 <servoInit+0x1e>
1a0020fe:	b109      	cbz	r1, 1a002104 <servoInit+0x10>
      ret_val = 0;
1a002100:	2000      	movs	r0, #0
}
1a002102:	bd08      	pop	{r3, pc}
      servoInitTimers();
1a002104:	f7ff ff7a 	bl	1a001ffc <servoInitTimers>
   bool_t ret_val = 1;
1a002108:	2001      	movs	r0, #1
      break;
1a00210a:	e7fa      	b.n	1a002102 <servoInit+0xe>
      ret_val = servoAttach( servoNumber );
1a00210c:	f7ff ffae 	bl	1a00206c <servoAttach>
      break;
1a002110:	e7f7      	b.n	1a002102 <servoInit+0xe>
      ret_val = servoDetach( servoNumber );
1a002112:	f7ff ffd7 	bl	1a0020c4 <servoDetach>
      break;
1a002116:	e7f4      	b.n	1a002102 <servoInit+0xe>

1a002118 <servoWrite>:
 * @param:   servoNumber:   ID of the servo, from 0 to 8
 * @param:   value:   value of the servo, from 0 to 180
 * @return: True if the value was successfully changed, False if not.
 */
bool_t servoWrite( servoMap_t servoNumber, uint16_t angle )
{
1a002118:	b510      	push	{r4, lr}
1a00211a:	460c      	mov	r4, r1
   bool_t success = FALSE;
   uint8_t position = 0;

   position = servoIsAttached(servoNumber);
1a00211c:	f7ff ff92 	bl	1a002044 <servoIsAttached>

   if(position && (angle>=0 && angle<=180)) {
1a002120:	b140      	cbz	r0, 1a002134 <servoWrite+0x1c>
1a002122:	2cb4      	cmp	r4, #180	; 0xb4
1a002124:	d808      	bhi.n	1a002138 <servoWrite+0x20>
      AttachedServoList[position-1].value = angle;
1a002126:	1e43      	subs	r3, r0, #1
1a002128:	4a04      	ldr	r2, [pc, #16]	; (1a00213c <servoWrite+0x24>)
1a00212a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a00212e:	705c      	strb	r4, [r3, #1]
      success = TRUE;
1a002130:	2001      	movs	r0, #1
1a002132:	e000      	b.n	1a002136 <servoWrite+0x1e>
   bool_t success = FALSE;
1a002134:	2000      	movs	r0, #0
   }

   return success;
}
1a002136:	bd10      	pop	{r4, pc}
   bool_t success = FALSE;
1a002138:	2000      	movs	r0, #0
1a00213a:	e7fc      	b.n	1a002136 <servoWrite+0x1e>
1a00213c:	10000088 	.word	0x10000088

1a002140 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a002140:	2301      	movs	r3, #1
1a002142:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a002146:	4b01      	ldr	r3, [pc, #4]	; (1a00214c <clearInterrupt+0xc>)
1a002148:	6258      	str	r0, [r3, #36]	; 0x24
}
1a00214a:	4770      	bx	lr
1a00214c:	40087000 	.word	0x40087000

1a002150 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a002150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a002152:	4b12      	ldr	r3, [pc, #72]	; (1a00219c <serveInterrupt+0x4c>)
1a002154:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a002156:	4b12      	ldr	r3, [pc, #72]	; (1a0021a0 <serveInterrupt+0x50>)
1a002158:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a00215a:	2301      	movs	r3, #1
1a00215c:	4083      	lsls	r3, r0
1a00215e:	420b      	tst	r3, r1
1a002160:	d00c      	beq.n	1a00217c <serveInterrupt+0x2c>
	return pTMR->TC;
1a002162:	4910      	ldr	r1, [pc, #64]	; (1a0021a4 <serveInterrupt+0x54>)
1a002164:	688c      	ldr	r4, [r1, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a002166:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a00216a:	00d1      	lsls	r1, r2, #3
1a00216c:	4a0e      	ldr	r2, [pc, #56]	; (1a0021a8 <serveInterrupt+0x58>)
1a00216e:	440a      	add	r2, r1
1a002170:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a002172:	4a0b      	ldr	r2, [pc, #44]	; (1a0021a0 <serveInterrupt+0x50>)
1a002174:	61d3      	str	r3, [r2, #28]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a002176:	f7ff ffe3 	bl	1a002140 <clearInterrupt>
}
1a00217a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00217c:	4909      	ldr	r1, [pc, #36]	; (1a0021a4 <serveInterrupt+0x54>)
1a00217e:	688e      	ldr	r6, [r1, #8]
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a002180:	4d09      	ldr	r5, [pc, #36]	; (1a0021a8 <serveInterrupt+0x58>)
1a002182:	0051      	lsls	r1, r2, #1
1a002184:	188f      	adds	r7, r1, r2
1a002186:	00fc      	lsls	r4, r7, #3
1a002188:	4627      	mov	r7, r4
1a00218a:	442c      	add	r4, r5
1a00218c:	60a6      	str	r6, [r4, #8]
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a00218e:	6864      	ldr	r4, [r4, #4]
1a002190:	1b36      	subs	r6, r6, r4
1a002192:	443d      	add	r5, r7
1a002194:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a002196:	4a02      	ldr	r2, [pc, #8]	; (1a0021a0 <serveInterrupt+0x50>)
1a002198:	6213      	str	r3, [r2, #32]
1a00219a:	e7ec      	b.n	1a002176 <serveInterrupt+0x26>
1a00219c:	1a002d24 	.word	0x1a002d24
1a0021a0:	40087000 	.word	0x40087000
1a0021a4:	40084000 	.word	0x40084000
1a0021a8:	100000d0 	.word	0x100000d0

1a0021ac <GPIO0_IRQHandler>:
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifdef SAPI_USE_INTERRUPTS
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a0021ac:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a0021ae:	2000      	movs	r0, #0
1a0021b0:	f7ff ffce 	bl	1a002150 <serveInterrupt>
}
1a0021b4:	bd08      	pop	{r3, pc}

1a0021b6 <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a0021b6:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a0021b8:	2001      	movs	r0, #1
1a0021ba:	f7ff ffc9 	bl	1a002150 <serveInterrupt>
}
1a0021be:	bd08      	pop	{r3, pc}

1a0021c0 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a0021c0:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a0021c2:	2002      	movs	r0, #2
1a0021c4:	f7ff ffc4 	bl	1a002150 <serveInterrupt>
}
1a0021c8:	bd08      	pop	{r3, pc}
1a0021ca:	Address 0x1a0021ca is out of bounds.


1a0021cc <__aeabi_drsub>:
1a0021cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a0021d0:	e002      	b.n	1a0021d8 <__adddf3>
1a0021d2:	bf00      	nop

1a0021d4 <__aeabi_dsub>:
1a0021d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a0021d8 <__adddf3>:
1a0021d8:	b530      	push	{r4, r5, lr}
1a0021da:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a0021de:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0021e2:	ea94 0f05 	teq	r4, r5
1a0021e6:	bf08      	it	eq
1a0021e8:	ea90 0f02 	teqeq	r0, r2
1a0021ec:	bf1f      	itttt	ne
1a0021ee:	ea54 0c00 	orrsne.w	ip, r4, r0
1a0021f2:	ea55 0c02 	orrsne.w	ip, r5, r2
1a0021f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a0021fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0021fe:	f000 80e2 	beq.w	1a0023c6 <__adddf3+0x1ee>
1a002202:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a002206:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a00220a:	bfb8      	it	lt
1a00220c:	426d      	neglt	r5, r5
1a00220e:	dd0c      	ble.n	1a00222a <__adddf3+0x52>
1a002210:	442c      	add	r4, r5
1a002212:	ea80 0202 	eor.w	r2, r0, r2
1a002216:	ea81 0303 	eor.w	r3, r1, r3
1a00221a:	ea82 0000 	eor.w	r0, r2, r0
1a00221e:	ea83 0101 	eor.w	r1, r3, r1
1a002222:	ea80 0202 	eor.w	r2, r0, r2
1a002226:	ea81 0303 	eor.w	r3, r1, r3
1a00222a:	2d36      	cmp	r5, #54	; 0x36
1a00222c:	bf88      	it	hi
1a00222e:	bd30      	pophi	{r4, r5, pc}
1a002230:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a002234:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a002238:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a00223c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a002240:	d002      	beq.n	1a002248 <__adddf3+0x70>
1a002242:	4240      	negs	r0, r0
1a002244:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a002248:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a00224c:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a002250:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a002254:	d002      	beq.n	1a00225c <__adddf3+0x84>
1a002256:	4252      	negs	r2, r2
1a002258:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00225c:	ea94 0f05 	teq	r4, r5
1a002260:	f000 80a7 	beq.w	1a0023b2 <__adddf3+0x1da>
1a002264:	f1a4 0401 	sub.w	r4, r4, #1
1a002268:	f1d5 0e20 	rsbs	lr, r5, #32
1a00226c:	db0d      	blt.n	1a00228a <__adddf3+0xb2>
1a00226e:	fa02 fc0e 	lsl.w	ip, r2, lr
1a002272:	fa22 f205 	lsr.w	r2, r2, r5
1a002276:	1880      	adds	r0, r0, r2
1a002278:	f141 0100 	adc.w	r1, r1, #0
1a00227c:	fa03 f20e 	lsl.w	r2, r3, lr
1a002280:	1880      	adds	r0, r0, r2
1a002282:	fa43 f305 	asr.w	r3, r3, r5
1a002286:	4159      	adcs	r1, r3
1a002288:	e00e      	b.n	1a0022a8 <__adddf3+0xd0>
1a00228a:	f1a5 0520 	sub.w	r5, r5, #32
1a00228e:	f10e 0e20 	add.w	lr, lr, #32
1a002292:	2a01      	cmp	r2, #1
1a002294:	fa03 fc0e 	lsl.w	ip, r3, lr
1a002298:	bf28      	it	cs
1a00229a:	f04c 0c02 	orrcs.w	ip, ip, #2
1a00229e:	fa43 f305 	asr.w	r3, r3, r5
1a0022a2:	18c0      	adds	r0, r0, r3
1a0022a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a0022a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0022ac:	d507      	bpl.n	1a0022be <__adddf3+0xe6>
1a0022ae:	f04f 0e00 	mov.w	lr, #0
1a0022b2:	f1dc 0c00 	rsbs	ip, ip, #0
1a0022b6:	eb7e 0000 	sbcs.w	r0, lr, r0
1a0022ba:	eb6e 0101 	sbc.w	r1, lr, r1
1a0022be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a0022c2:	d31b      	bcc.n	1a0022fc <__adddf3+0x124>
1a0022c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a0022c8:	d30c      	bcc.n	1a0022e4 <__adddf3+0x10c>
1a0022ca:	0849      	lsrs	r1, r1, #1
1a0022cc:	ea5f 0030 	movs.w	r0, r0, rrx
1a0022d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a0022d4:	f104 0401 	add.w	r4, r4, #1
1a0022d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a0022dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0022e0:	f080 809a 	bcs.w	1a002418 <__adddf3+0x240>
1a0022e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a0022e8:	bf08      	it	eq
1a0022ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a0022ee:	f150 0000 	adcs.w	r0, r0, #0
1a0022f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0022f6:	ea41 0105 	orr.w	r1, r1, r5
1a0022fa:	bd30      	pop	{r4, r5, pc}
1a0022fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a002300:	4140      	adcs	r0, r0
1a002302:	eb41 0101 	adc.w	r1, r1, r1
1a002306:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a00230a:	f1a4 0401 	sub.w	r4, r4, #1
1a00230e:	d1e9      	bne.n	1a0022e4 <__adddf3+0x10c>
1a002310:	f091 0f00 	teq	r1, #0
1a002314:	bf04      	itt	eq
1a002316:	4601      	moveq	r1, r0
1a002318:	2000      	moveq	r0, #0
1a00231a:	fab1 f381 	clz	r3, r1
1a00231e:	bf08      	it	eq
1a002320:	3320      	addeq	r3, #32
1a002322:	f1a3 030b 	sub.w	r3, r3, #11
1a002326:	f1b3 0220 	subs.w	r2, r3, #32
1a00232a:	da0c      	bge.n	1a002346 <__adddf3+0x16e>
1a00232c:	320c      	adds	r2, #12
1a00232e:	dd08      	ble.n	1a002342 <__adddf3+0x16a>
1a002330:	f102 0c14 	add.w	ip, r2, #20
1a002334:	f1c2 020c 	rsb	r2, r2, #12
1a002338:	fa01 f00c 	lsl.w	r0, r1, ip
1a00233c:	fa21 f102 	lsr.w	r1, r1, r2
1a002340:	e00c      	b.n	1a00235c <__adddf3+0x184>
1a002342:	f102 0214 	add.w	r2, r2, #20
1a002346:	bfd8      	it	le
1a002348:	f1c2 0c20 	rsble	ip, r2, #32
1a00234c:	fa01 f102 	lsl.w	r1, r1, r2
1a002350:	fa20 fc0c 	lsr.w	ip, r0, ip
1a002354:	bfdc      	itt	le
1a002356:	ea41 010c 	orrle.w	r1, r1, ip
1a00235a:	4090      	lslle	r0, r2
1a00235c:	1ae4      	subs	r4, r4, r3
1a00235e:	bfa2      	ittt	ge
1a002360:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a002364:	4329      	orrge	r1, r5
1a002366:	bd30      	popge	{r4, r5, pc}
1a002368:	ea6f 0404 	mvn.w	r4, r4
1a00236c:	3c1f      	subs	r4, #31
1a00236e:	da1c      	bge.n	1a0023aa <__adddf3+0x1d2>
1a002370:	340c      	adds	r4, #12
1a002372:	dc0e      	bgt.n	1a002392 <__adddf3+0x1ba>
1a002374:	f104 0414 	add.w	r4, r4, #20
1a002378:	f1c4 0220 	rsb	r2, r4, #32
1a00237c:	fa20 f004 	lsr.w	r0, r0, r4
1a002380:	fa01 f302 	lsl.w	r3, r1, r2
1a002384:	ea40 0003 	orr.w	r0, r0, r3
1a002388:	fa21 f304 	lsr.w	r3, r1, r4
1a00238c:	ea45 0103 	orr.w	r1, r5, r3
1a002390:	bd30      	pop	{r4, r5, pc}
1a002392:	f1c4 040c 	rsb	r4, r4, #12
1a002396:	f1c4 0220 	rsb	r2, r4, #32
1a00239a:	fa20 f002 	lsr.w	r0, r0, r2
1a00239e:	fa01 f304 	lsl.w	r3, r1, r4
1a0023a2:	ea40 0003 	orr.w	r0, r0, r3
1a0023a6:	4629      	mov	r1, r5
1a0023a8:	bd30      	pop	{r4, r5, pc}
1a0023aa:	fa21 f004 	lsr.w	r0, r1, r4
1a0023ae:	4629      	mov	r1, r5
1a0023b0:	bd30      	pop	{r4, r5, pc}
1a0023b2:	f094 0f00 	teq	r4, #0
1a0023b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a0023ba:	bf06      	itte	eq
1a0023bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a0023c0:	3401      	addeq	r4, #1
1a0023c2:	3d01      	subne	r5, #1
1a0023c4:	e74e      	b.n	1a002264 <__adddf3+0x8c>
1a0023c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0023ca:	bf18      	it	ne
1a0023cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0023d0:	d029      	beq.n	1a002426 <__adddf3+0x24e>
1a0023d2:	ea94 0f05 	teq	r4, r5
1a0023d6:	bf08      	it	eq
1a0023d8:	ea90 0f02 	teqeq	r0, r2
1a0023dc:	d005      	beq.n	1a0023ea <__adddf3+0x212>
1a0023de:	ea54 0c00 	orrs.w	ip, r4, r0
1a0023e2:	bf04      	itt	eq
1a0023e4:	4619      	moveq	r1, r3
1a0023e6:	4610      	moveq	r0, r2
1a0023e8:	bd30      	pop	{r4, r5, pc}
1a0023ea:	ea91 0f03 	teq	r1, r3
1a0023ee:	bf1e      	ittt	ne
1a0023f0:	2100      	movne	r1, #0
1a0023f2:	2000      	movne	r0, #0
1a0023f4:	bd30      	popne	{r4, r5, pc}
1a0023f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a0023fa:	d105      	bne.n	1a002408 <__adddf3+0x230>
1a0023fc:	0040      	lsls	r0, r0, #1
1a0023fe:	4149      	adcs	r1, r1
1a002400:	bf28      	it	cs
1a002402:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a002406:	bd30      	pop	{r4, r5, pc}
1a002408:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a00240c:	bf3c      	itt	cc
1a00240e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a002412:	bd30      	popcc	{r4, r5, pc}
1a002414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a002418:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a00241c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002420:	f04f 0000 	mov.w	r0, #0
1a002424:	bd30      	pop	{r4, r5, pc}
1a002426:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a00242a:	bf1a      	itte	ne
1a00242c:	4619      	movne	r1, r3
1a00242e:	4610      	movne	r0, r2
1a002430:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a002434:	bf1c      	itt	ne
1a002436:	460b      	movne	r3, r1
1a002438:	4602      	movne	r2, r0
1a00243a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a00243e:	bf06      	itte	eq
1a002440:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a002444:	ea91 0f03 	teqeq	r1, r3
1a002448:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a00244c:	bd30      	pop	{r4, r5, pc}
1a00244e:	bf00      	nop

1a002450 <__aeabi_ui2d>:
1a002450:	f090 0f00 	teq	r0, #0
1a002454:	bf04      	itt	eq
1a002456:	2100      	moveq	r1, #0
1a002458:	4770      	bxeq	lr
1a00245a:	b530      	push	{r4, r5, lr}
1a00245c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002460:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002464:	f04f 0500 	mov.w	r5, #0
1a002468:	f04f 0100 	mov.w	r1, #0
1a00246c:	e750      	b.n	1a002310 <__adddf3+0x138>
1a00246e:	bf00      	nop

1a002470 <__aeabi_i2d>:
1a002470:	f090 0f00 	teq	r0, #0
1a002474:	bf04      	itt	eq
1a002476:	2100      	moveq	r1, #0
1a002478:	4770      	bxeq	lr
1a00247a:	b530      	push	{r4, r5, lr}
1a00247c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002480:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002484:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a002488:	bf48      	it	mi
1a00248a:	4240      	negmi	r0, r0
1a00248c:	f04f 0100 	mov.w	r1, #0
1a002490:	e73e      	b.n	1a002310 <__adddf3+0x138>
1a002492:	bf00      	nop

1a002494 <__aeabi_f2d>:
1a002494:	0042      	lsls	r2, r0, #1
1a002496:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a00249a:	ea4f 0131 	mov.w	r1, r1, rrx
1a00249e:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a0024a2:	bf1f      	itttt	ne
1a0024a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a0024a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a0024ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a0024b0:	4770      	bxne	lr
1a0024b2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a0024b6:	bf08      	it	eq
1a0024b8:	4770      	bxeq	lr
1a0024ba:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a0024be:	bf04      	itt	eq
1a0024c0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a0024c4:	4770      	bxeq	lr
1a0024c6:	b530      	push	{r4, r5, lr}
1a0024c8:	f44f 7460 	mov.w	r4, #896	; 0x380
1a0024cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0024d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a0024d4:	e71c      	b.n	1a002310 <__adddf3+0x138>
1a0024d6:	bf00      	nop

1a0024d8 <__aeabi_ul2d>:
1a0024d8:	ea50 0201 	orrs.w	r2, r0, r1
1a0024dc:	bf08      	it	eq
1a0024de:	4770      	bxeq	lr
1a0024e0:	b530      	push	{r4, r5, lr}
1a0024e2:	f04f 0500 	mov.w	r5, #0
1a0024e6:	e00a      	b.n	1a0024fe <__aeabi_l2d+0x16>

1a0024e8 <__aeabi_l2d>:
1a0024e8:	ea50 0201 	orrs.w	r2, r0, r1
1a0024ec:	bf08      	it	eq
1a0024ee:	4770      	bxeq	lr
1a0024f0:	b530      	push	{r4, r5, lr}
1a0024f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a0024f6:	d502      	bpl.n	1a0024fe <__aeabi_l2d+0x16>
1a0024f8:	4240      	negs	r0, r0
1a0024fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0024fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002502:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002506:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a00250a:	f43f aed8 	beq.w	1a0022be <__adddf3+0xe6>
1a00250e:	f04f 0203 	mov.w	r2, #3
1a002512:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a002516:	bf18      	it	ne
1a002518:	3203      	addne	r2, #3
1a00251a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a00251e:	bf18      	it	ne
1a002520:	3203      	addne	r2, #3
1a002522:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a002526:	f1c2 0320 	rsb	r3, r2, #32
1a00252a:	fa00 fc03 	lsl.w	ip, r0, r3
1a00252e:	fa20 f002 	lsr.w	r0, r0, r2
1a002532:	fa01 fe03 	lsl.w	lr, r1, r3
1a002536:	ea40 000e 	orr.w	r0, r0, lr
1a00253a:	fa21 f102 	lsr.w	r1, r1, r2
1a00253e:	4414      	add	r4, r2
1a002540:	e6bd      	b.n	1a0022be <__adddf3+0xe6>
1a002542:	bf00      	nop

1a002544 <__gedf2>:
1a002544:	f04f 3cff 	mov.w	ip, #4294967295
1a002548:	e006      	b.n	1a002558 <__cmpdf2+0x4>
1a00254a:	bf00      	nop

1a00254c <__ledf2>:
1a00254c:	f04f 0c01 	mov.w	ip, #1
1a002550:	e002      	b.n	1a002558 <__cmpdf2+0x4>
1a002552:	bf00      	nop

1a002554 <__cmpdf2>:
1a002554:	f04f 0c01 	mov.w	ip, #1
1a002558:	f84d cd04 	str.w	ip, [sp, #-4]!
1a00255c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a002560:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a002564:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a002568:	bf18      	it	ne
1a00256a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
1a00256e:	d01b      	beq.n	1a0025a8 <__cmpdf2+0x54>
1a002570:	b001      	add	sp, #4
1a002572:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
1a002576:	bf0c      	ite	eq
1a002578:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
1a00257c:	ea91 0f03 	teqne	r1, r3
1a002580:	bf02      	ittt	eq
1a002582:	ea90 0f02 	teqeq	r0, r2
1a002586:	2000      	moveq	r0, #0
1a002588:	4770      	bxeq	lr
1a00258a:	f110 0f00 	cmn.w	r0, #0
1a00258e:	ea91 0f03 	teq	r1, r3
1a002592:	bf58      	it	pl
1a002594:	4299      	cmppl	r1, r3
1a002596:	bf08      	it	eq
1a002598:	4290      	cmpeq	r0, r2
1a00259a:	bf2c      	ite	cs
1a00259c:	17d8      	asrcs	r0, r3, #31
1a00259e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1a0025a2:	f040 0001 	orr.w	r0, r0, #1
1a0025a6:	4770      	bx	lr
1a0025a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a0025ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a0025b0:	d102      	bne.n	1a0025b8 <__cmpdf2+0x64>
1a0025b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a0025b6:	d107      	bne.n	1a0025c8 <__cmpdf2+0x74>
1a0025b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a0025bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a0025c0:	d1d6      	bne.n	1a002570 <__cmpdf2+0x1c>
1a0025c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a0025c6:	d0d3      	beq.n	1a002570 <__cmpdf2+0x1c>
1a0025c8:	f85d 0b04 	ldr.w	r0, [sp], #4
1a0025cc:	4770      	bx	lr
1a0025ce:	bf00      	nop

1a0025d0 <__aeabi_cdrcmple>:
1a0025d0:	4684      	mov	ip, r0
1a0025d2:	4610      	mov	r0, r2
1a0025d4:	4662      	mov	r2, ip
1a0025d6:	468c      	mov	ip, r1
1a0025d8:	4619      	mov	r1, r3
1a0025da:	4663      	mov	r3, ip
1a0025dc:	e000      	b.n	1a0025e0 <__aeabi_cdcmpeq>
1a0025de:	bf00      	nop

1a0025e0 <__aeabi_cdcmpeq>:
1a0025e0:	b501      	push	{r0, lr}
1a0025e2:	f7ff ffb7 	bl	1a002554 <__cmpdf2>
1a0025e6:	2800      	cmp	r0, #0
1a0025e8:	bf48      	it	mi
1a0025ea:	f110 0f00 	cmnmi.w	r0, #0
1a0025ee:	bd01      	pop	{r0, pc}

1a0025f0 <__aeabi_dcmpeq>:
1a0025f0:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0025f4:	f7ff fff4 	bl	1a0025e0 <__aeabi_cdcmpeq>
1a0025f8:	bf0c      	ite	eq
1a0025fa:	2001      	moveq	r0, #1
1a0025fc:	2000      	movne	r0, #0
1a0025fe:	f85d fb08 	ldr.w	pc, [sp], #8
1a002602:	bf00      	nop

1a002604 <__aeabi_dcmplt>:
1a002604:	f84d ed08 	str.w	lr, [sp, #-8]!
1a002608:	f7ff ffea 	bl	1a0025e0 <__aeabi_cdcmpeq>
1a00260c:	bf34      	ite	cc
1a00260e:	2001      	movcc	r0, #1
1a002610:	2000      	movcs	r0, #0
1a002612:	f85d fb08 	ldr.w	pc, [sp], #8
1a002616:	bf00      	nop

1a002618 <__aeabi_dcmple>:
1a002618:	f84d ed08 	str.w	lr, [sp, #-8]!
1a00261c:	f7ff ffe0 	bl	1a0025e0 <__aeabi_cdcmpeq>
1a002620:	bf94      	ite	ls
1a002622:	2001      	movls	r0, #1
1a002624:	2000      	movhi	r0, #0
1a002626:	f85d fb08 	ldr.w	pc, [sp], #8
1a00262a:	bf00      	nop

1a00262c <__aeabi_dcmpge>:
1a00262c:	f84d ed08 	str.w	lr, [sp, #-8]!
1a002630:	f7ff ffce 	bl	1a0025d0 <__aeabi_cdrcmple>
1a002634:	bf94      	ite	ls
1a002636:	2001      	movls	r0, #1
1a002638:	2000      	movhi	r0, #0
1a00263a:	f85d fb08 	ldr.w	pc, [sp], #8
1a00263e:	bf00      	nop

1a002640 <__aeabi_dcmpgt>:
1a002640:	f84d ed08 	str.w	lr, [sp, #-8]!
1a002644:	f7ff ffc4 	bl	1a0025d0 <__aeabi_cdrcmple>
1a002648:	bf34      	ite	cc
1a00264a:	2001      	movcc	r0, #1
1a00264c:	2000      	movcs	r0, #0
1a00264e:	f85d fb08 	ldr.w	pc, [sp], #8
1a002652:	bf00      	nop

1a002654 <__aeabi_d2iz>:
1a002654:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a002658:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a00265c:	d215      	bcs.n	1a00268a <__aeabi_d2iz+0x36>
1a00265e:	d511      	bpl.n	1a002684 <__aeabi_d2iz+0x30>
1a002660:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a002664:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a002668:	d912      	bls.n	1a002690 <__aeabi_d2iz+0x3c>
1a00266a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a00266e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a002672:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a002676:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a00267a:	fa23 f002 	lsr.w	r0, r3, r2
1a00267e:	bf18      	it	ne
1a002680:	4240      	negne	r0, r0
1a002682:	4770      	bx	lr
1a002684:	f04f 0000 	mov.w	r0, #0
1a002688:	4770      	bx	lr
1a00268a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a00268e:	d105      	bne.n	1a00269c <__aeabi_d2iz+0x48>
1a002690:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
1a002694:	bf08      	it	eq
1a002696:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
1a00269a:	4770      	bx	lr
1a00269c:	f04f 0000 	mov.w	r0, #0
1a0026a0:	4770      	bx	lr
1a0026a2:	bf00      	nop

1a0026a4 <__aeabi_d2uiz>:
1a0026a4:	004a      	lsls	r2, r1, #1
1a0026a6:	d211      	bcs.n	1a0026cc <__aeabi_d2uiz+0x28>
1a0026a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a0026ac:	d211      	bcs.n	1a0026d2 <__aeabi_d2uiz+0x2e>
1a0026ae:	d50d      	bpl.n	1a0026cc <__aeabi_d2uiz+0x28>
1a0026b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a0026b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a0026b8:	d40e      	bmi.n	1a0026d8 <__aeabi_d2uiz+0x34>
1a0026ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a0026be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a0026c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a0026c6:	fa23 f002 	lsr.w	r0, r3, r2
1a0026ca:	4770      	bx	lr
1a0026cc:	f04f 0000 	mov.w	r0, #0
1a0026d0:	4770      	bx	lr
1a0026d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a0026d6:	d102      	bne.n	1a0026de <__aeabi_d2uiz+0x3a>
1a0026d8:	f04f 30ff 	mov.w	r0, #4294967295
1a0026dc:	4770      	bx	lr
1a0026de:	f04f 0000 	mov.w	r0, #0
1a0026e2:	4770      	bx	lr

1a0026e4 <__aeabi_uldivmod>:
1a0026e4:	b953      	cbnz	r3, 1a0026fc <__aeabi_uldivmod+0x18>
1a0026e6:	b94a      	cbnz	r2, 1a0026fc <__aeabi_uldivmod+0x18>
1a0026e8:	2900      	cmp	r1, #0
1a0026ea:	bf08      	it	eq
1a0026ec:	2800      	cmpeq	r0, #0
1a0026ee:	bf1c      	itt	ne
1a0026f0:	f04f 31ff 	movne.w	r1, #4294967295
1a0026f4:	f04f 30ff 	movne.w	r0, #4294967295
1a0026f8:	f000 b974 	b.w	1a0029e4 <__aeabi_idiv0>
1a0026fc:	f1ad 0c08 	sub.w	ip, sp, #8
1a002700:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a002704:	f000 f806 	bl	1a002714 <__udivmoddi4>
1a002708:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00270c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002710:	b004      	add	sp, #16
1a002712:	4770      	bx	lr

1a002714 <__udivmoddi4>:
1a002714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002718:	9e08      	ldr	r6, [sp, #32]
1a00271a:	4604      	mov	r4, r0
1a00271c:	4688      	mov	r8, r1
1a00271e:	2b00      	cmp	r3, #0
1a002720:	f040 8085 	bne.w	1a00282e <__udivmoddi4+0x11a>
1a002724:	428a      	cmp	r2, r1
1a002726:	4615      	mov	r5, r2
1a002728:	d948      	bls.n	1a0027bc <__udivmoddi4+0xa8>
1a00272a:	fab2 f282 	clz	r2, r2
1a00272e:	b14a      	cbz	r2, 1a002744 <__udivmoddi4+0x30>
1a002730:	f1c2 0720 	rsb	r7, r2, #32
1a002734:	fa01 f302 	lsl.w	r3, r1, r2
1a002738:	fa20 f707 	lsr.w	r7, r0, r7
1a00273c:	4095      	lsls	r5, r2
1a00273e:	ea47 0803 	orr.w	r8, r7, r3
1a002742:	4094      	lsls	r4, r2
1a002744:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002748:	0c23      	lsrs	r3, r4, #16
1a00274a:	fbb8 f7fe 	udiv	r7, r8, lr
1a00274e:	fa1f fc85 	uxth.w	ip, r5
1a002752:	fb0e 8817 	mls	r8, lr, r7, r8
1a002756:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00275a:	fb07 f10c 	mul.w	r1, r7, ip
1a00275e:	4299      	cmp	r1, r3
1a002760:	d909      	bls.n	1a002776 <__udivmoddi4+0x62>
1a002762:	18eb      	adds	r3, r5, r3
1a002764:	f107 30ff 	add.w	r0, r7, #4294967295
1a002768:	f080 80e3 	bcs.w	1a002932 <__udivmoddi4+0x21e>
1a00276c:	4299      	cmp	r1, r3
1a00276e:	f240 80e0 	bls.w	1a002932 <__udivmoddi4+0x21e>
1a002772:	3f02      	subs	r7, #2
1a002774:	442b      	add	r3, r5
1a002776:	1a5b      	subs	r3, r3, r1
1a002778:	b2a4      	uxth	r4, r4
1a00277a:	fbb3 f0fe 	udiv	r0, r3, lr
1a00277e:	fb0e 3310 	mls	r3, lr, r0, r3
1a002782:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a002786:	fb00 fc0c 	mul.w	ip, r0, ip
1a00278a:	45a4      	cmp	ip, r4
1a00278c:	d909      	bls.n	1a0027a2 <__udivmoddi4+0x8e>
1a00278e:	192c      	adds	r4, r5, r4
1a002790:	f100 33ff 	add.w	r3, r0, #4294967295
1a002794:	f080 80cb 	bcs.w	1a00292e <__udivmoddi4+0x21a>
1a002798:	45a4      	cmp	ip, r4
1a00279a:	f240 80c8 	bls.w	1a00292e <__udivmoddi4+0x21a>
1a00279e:	3802      	subs	r0, #2
1a0027a0:	442c      	add	r4, r5
1a0027a2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0027a6:	eba4 040c 	sub.w	r4, r4, ip
1a0027aa:	2700      	movs	r7, #0
1a0027ac:	b11e      	cbz	r6, 1a0027b6 <__udivmoddi4+0xa2>
1a0027ae:	40d4      	lsrs	r4, r2
1a0027b0:	2300      	movs	r3, #0
1a0027b2:	e9c6 4300 	strd	r4, r3, [r6]
1a0027b6:	4639      	mov	r1, r7
1a0027b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0027bc:	2a00      	cmp	r2, #0
1a0027be:	d053      	beq.n	1a002868 <__udivmoddi4+0x154>
1a0027c0:	fab2 f282 	clz	r2, r2
1a0027c4:	2a00      	cmp	r2, #0
1a0027c6:	f040 80b6 	bne.w	1a002936 <__udivmoddi4+0x222>
1a0027ca:	1b49      	subs	r1, r1, r5
1a0027cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0027d0:	fa1f f885 	uxth.w	r8, r5
1a0027d4:	2701      	movs	r7, #1
1a0027d6:	fbb1 fcfe 	udiv	ip, r1, lr
1a0027da:	0c23      	lsrs	r3, r4, #16
1a0027dc:	fb0e 111c 	mls	r1, lr, ip, r1
1a0027e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0027e4:	fb08 f10c 	mul.w	r1, r8, ip
1a0027e8:	4299      	cmp	r1, r3
1a0027ea:	d907      	bls.n	1a0027fc <__udivmoddi4+0xe8>
1a0027ec:	18eb      	adds	r3, r5, r3
1a0027ee:	f10c 30ff 	add.w	r0, ip, #4294967295
1a0027f2:	d202      	bcs.n	1a0027fa <__udivmoddi4+0xe6>
1a0027f4:	4299      	cmp	r1, r3
1a0027f6:	f200 80ec 	bhi.w	1a0029d2 <__udivmoddi4+0x2be>
1a0027fa:	4684      	mov	ip, r0
1a0027fc:	1a59      	subs	r1, r3, r1
1a0027fe:	b2a3      	uxth	r3, r4
1a002800:	fbb1 f0fe 	udiv	r0, r1, lr
1a002804:	fb0e 1410 	mls	r4, lr, r0, r1
1a002808:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a00280c:	fb08 f800 	mul.w	r8, r8, r0
1a002810:	45a0      	cmp	r8, r4
1a002812:	d907      	bls.n	1a002824 <__udivmoddi4+0x110>
1a002814:	192c      	adds	r4, r5, r4
1a002816:	f100 33ff 	add.w	r3, r0, #4294967295
1a00281a:	d202      	bcs.n	1a002822 <__udivmoddi4+0x10e>
1a00281c:	45a0      	cmp	r8, r4
1a00281e:	f200 80dc 	bhi.w	1a0029da <__udivmoddi4+0x2c6>
1a002822:	4618      	mov	r0, r3
1a002824:	eba4 0408 	sub.w	r4, r4, r8
1a002828:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a00282c:	e7be      	b.n	1a0027ac <__udivmoddi4+0x98>
1a00282e:	428b      	cmp	r3, r1
1a002830:	d908      	bls.n	1a002844 <__udivmoddi4+0x130>
1a002832:	2e00      	cmp	r6, #0
1a002834:	d078      	beq.n	1a002928 <__udivmoddi4+0x214>
1a002836:	2700      	movs	r7, #0
1a002838:	e9c6 0100 	strd	r0, r1, [r6]
1a00283c:	4638      	mov	r0, r7
1a00283e:	4639      	mov	r1, r7
1a002840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002844:	fab3 f783 	clz	r7, r3
1a002848:	b97f      	cbnz	r7, 1a00286a <__udivmoddi4+0x156>
1a00284a:	428b      	cmp	r3, r1
1a00284c:	d302      	bcc.n	1a002854 <__udivmoddi4+0x140>
1a00284e:	4282      	cmp	r2, r0
1a002850:	f200 80bd 	bhi.w	1a0029ce <__udivmoddi4+0x2ba>
1a002854:	1a84      	subs	r4, r0, r2
1a002856:	eb61 0303 	sbc.w	r3, r1, r3
1a00285a:	2001      	movs	r0, #1
1a00285c:	4698      	mov	r8, r3
1a00285e:	2e00      	cmp	r6, #0
1a002860:	d0a9      	beq.n	1a0027b6 <__udivmoddi4+0xa2>
1a002862:	e9c6 4800 	strd	r4, r8, [r6]
1a002866:	e7a6      	b.n	1a0027b6 <__udivmoddi4+0xa2>
1a002868:	deff      	udf	#255	; 0xff
1a00286a:	f1c7 0520 	rsb	r5, r7, #32
1a00286e:	40bb      	lsls	r3, r7
1a002870:	fa22 fc05 	lsr.w	ip, r2, r5
1a002874:	ea4c 0c03 	orr.w	ip, ip, r3
1a002878:	fa01 f407 	lsl.w	r4, r1, r7
1a00287c:	fa20 f805 	lsr.w	r8, r0, r5
1a002880:	fa21 f305 	lsr.w	r3, r1, r5
1a002884:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a002888:	ea48 0404 	orr.w	r4, r8, r4
1a00288c:	fbb3 f9fe 	udiv	r9, r3, lr
1a002890:	0c21      	lsrs	r1, r4, #16
1a002892:	fb0e 3319 	mls	r3, lr, r9, r3
1a002896:	fa1f f88c 	uxth.w	r8, ip
1a00289a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00289e:	fb09 fa08 	mul.w	sl, r9, r8
1a0028a2:	459a      	cmp	sl, r3
1a0028a4:	fa02 f207 	lsl.w	r2, r2, r7
1a0028a8:	fa00 f107 	lsl.w	r1, r0, r7
1a0028ac:	d90b      	bls.n	1a0028c6 <__udivmoddi4+0x1b2>
1a0028ae:	eb1c 0303 	adds.w	r3, ip, r3
1a0028b2:	f109 30ff 	add.w	r0, r9, #4294967295
1a0028b6:	f080 8088 	bcs.w	1a0029ca <__udivmoddi4+0x2b6>
1a0028ba:	459a      	cmp	sl, r3
1a0028bc:	f240 8085 	bls.w	1a0029ca <__udivmoddi4+0x2b6>
1a0028c0:	f1a9 0902 	sub.w	r9, r9, #2
1a0028c4:	4463      	add	r3, ip
1a0028c6:	eba3 030a 	sub.w	r3, r3, sl
1a0028ca:	b2a4      	uxth	r4, r4
1a0028cc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0028d0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0028d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0028d8:	fb00 f808 	mul.w	r8, r0, r8
1a0028dc:	45a0      	cmp	r8, r4
1a0028de:	d908      	bls.n	1a0028f2 <__udivmoddi4+0x1de>
1a0028e0:	eb1c 0404 	adds.w	r4, ip, r4
1a0028e4:	f100 33ff 	add.w	r3, r0, #4294967295
1a0028e8:	d26b      	bcs.n	1a0029c2 <__udivmoddi4+0x2ae>
1a0028ea:	45a0      	cmp	r8, r4
1a0028ec:	d969      	bls.n	1a0029c2 <__udivmoddi4+0x2ae>
1a0028ee:	3802      	subs	r0, #2
1a0028f0:	4464      	add	r4, ip
1a0028f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0028f6:	eba4 0408 	sub.w	r4, r4, r8
1a0028fa:	fba0 8902 	umull	r8, r9, r0, r2
1a0028fe:	454c      	cmp	r4, r9
1a002900:	46c6      	mov	lr, r8
1a002902:	464b      	mov	r3, r9
1a002904:	d354      	bcc.n	1a0029b0 <__udivmoddi4+0x29c>
1a002906:	d051      	beq.n	1a0029ac <__udivmoddi4+0x298>
1a002908:	2e00      	cmp	r6, #0
1a00290a:	d069      	beq.n	1a0029e0 <__udivmoddi4+0x2cc>
1a00290c:	ebb1 020e 	subs.w	r2, r1, lr
1a002910:	eb64 0403 	sbc.w	r4, r4, r3
1a002914:	fa04 f505 	lsl.w	r5, r4, r5
1a002918:	fa22 f307 	lsr.w	r3, r2, r7
1a00291c:	40fc      	lsrs	r4, r7
1a00291e:	431d      	orrs	r5, r3
1a002920:	e9c6 5400 	strd	r5, r4, [r6]
1a002924:	2700      	movs	r7, #0
1a002926:	e746      	b.n	1a0027b6 <__udivmoddi4+0xa2>
1a002928:	4637      	mov	r7, r6
1a00292a:	4630      	mov	r0, r6
1a00292c:	e743      	b.n	1a0027b6 <__udivmoddi4+0xa2>
1a00292e:	4618      	mov	r0, r3
1a002930:	e737      	b.n	1a0027a2 <__udivmoddi4+0x8e>
1a002932:	4607      	mov	r7, r0
1a002934:	e71f      	b.n	1a002776 <__udivmoddi4+0x62>
1a002936:	f1c2 0320 	rsb	r3, r2, #32
1a00293a:	fa20 f703 	lsr.w	r7, r0, r3
1a00293e:	4095      	lsls	r5, r2
1a002940:	fa01 f002 	lsl.w	r0, r1, r2
1a002944:	fa21 f303 	lsr.w	r3, r1, r3
1a002948:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00294c:	4338      	orrs	r0, r7
1a00294e:	0c01      	lsrs	r1, r0, #16
1a002950:	fbb3 f7fe 	udiv	r7, r3, lr
1a002954:	fa1f f885 	uxth.w	r8, r5
1a002958:	fb0e 3317 	mls	r3, lr, r7, r3
1a00295c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002960:	fb07 f308 	mul.w	r3, r7, r8
1a002964:	428b      	cmp	r3, r1
1a002966:	fa04 f402 	lsl.w	r4, r4, r2
1a00296a:	d907      	bls.n	1a00297c <__udivmoddi4+0x268>
1a00296c:	1869      	adds	r1, r5, r1
1a00296e:	f107 3cff 	add.w	ip, r7, #4294967295
1a002972:	d228      	bcs.n	1a0029c6 <__udivmoddi4+0x2b2>
1a002974:	428b      	cmp	r3, r1
1a002976:	d926      	bls.n	1a0029c6 <__udivmoddi4+0x2b2>
1a002978:	3f02      	subs	r7, #2
1a00297a:	4429      	add	r1, r5
1a00297c:	1acb      	subs	r3, r1, r3
1a00297e:	b281      	uxth	r1, r0
1a002980:	fbb3 f0fe 	udiv	r0, r3, lr
1a002984:	fb0e 3310 	mls	r3, lr, r0, r3
1a002988:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00298c:	fb00 f308 	mul.w	r3, r0, r8
1a002990:	428b      	cmp	r3, r1
1a002992:	d907      	bls.n	1a0029a4 <__udivmoddi4+0x290>
1a002994:	1869      	adds	r1, r5, r1
1a002996:	f100 3cff 	add.w	ip, r0, #4294967295
1a00299a:	d210      	bcs.n	1a0029be <__udivmoddi4+0x2aa>
1a00299c:	428b      	cmp	r3, r1
1a00299e:	d90e      	bls.n	1a0029be <__udivmoddi4+0x2aa>
1a0029a0:	3802      	subs	r0, #2
1a0029a2:	4429      	add	r1, r5
1a0029a4:	1ac9      	subs	r1, r1, r3
1a0029a6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0029aa:	e714      	b.n	1a0027d6 <__udivmoddi4+0xc2>
1a0029ac:	4541      	cmp	r1, r8
1a0029ae:	d2ab      	bcs.n	1a002908 <__udivmoddi4+0x1f4>
1a0029b0:	ebb8 0e02 	subs.w	lr, r8, r2
1a0029b4:	eb69 020c 	sbc.w	r2, r9, ip
1a0029b8:	3801      	subs	r0, #1
1a0029ba:	4613      	mov	r3, r2
1a0029bc:	e7a4      	b.n	1a002908 <__udivmoddi4+0x1f4>
1a0029be:	4660      	mov	r0, ip
1a0029c0:	e7f0      	b.n	1a0029a4 <__udivmoddi4+0x290>
1a0029c2:	4618      	mov	r0, r3
1a0029c4:	e795      	b.n	1a0028f2 <__udivmoddi4+0x1de>
1a0029c6:	4667      	mov	r7, ip
1a0029c8:	e7d8      	b.n	1a00297c <__udivmoddi4+0x268>
1a0029ca:	4681      	mov	r9, r0
1a0029cc:	e77b      	b.n	1a0028c6 <__udivmoddi4+0x1b2>
1a0029ce:	4638      	mov	r0, r7
1a0029d0:	e745      	b.n	1a00285e <__udivmoddi4+0x14a>
1a0029d2:	f1ac 0c02 	sub.w	ip, ip, #2
1a0029d6:	442b      	add	r3, r5
1a0029d8:	e710      	b.n	1a0027fc <__udivmoddi4+0xe8>
1a0029da:	3802      	subs	r0, #2
1a0029dc:	442c      	add	r4, r5
1a0029de:	e721      	b.n	1a002824 <__udivmoddi4+0x110>
1a0029e0:	4637      	mov	r7, r6
1a0029e2:	e6e8      	b.n	1a0027b6 <__udivmoddi4+0xa2>

1a0029e4 <__aeabi_idiv0>:
1a0029e4:	4770      	bx	lr
1a0029e6:	bf00      	nop

1a0029e8 <__libc_init_array>:
1a0029e8:	b570      	push	{r4, r5, r6, lr}
1a0029ea:	4d0d      	ldr	r5, [pc, #52]	; (1a002a20 <__libc_init_array+0x38>)
1a0029ec:	4c0d      	ldr	r4, [pc, #52]	; (1a002a24 <__libc_init_array+0x3c>)
1a0029ee:	1b64      	subs	r4, r4, r5
1a0029f0:	10a4      	asrs	r4, r4, #2
1a0029f2:	2600      	movs	r6, #0
1a0029f4:	42a6      	cmp	r6, r4
1a0029f6:	d109      	bne.n	1a002a0c <__libc_init_array+0x24>
1a0029f8:	4d0b      	ldr	r5, [pc, #44]	; (1a002a28 <__libc_init_array+0x40>)
1a0029fa:	4c0c      	ldr	r4, [pc, #48]	; (1a002a2c <__libc_init_array+0x44>)
1a0029fc:	f7fd fed5 	bl	1a0007aa <_init>
1a002a00:	1b64      	subs	r4, r4, r5
1a002a02:	10a4      	asrs	r4, r4, #2
1a002a04:	2600      	movs	r6, #0
1a002a06:	42a6      	cmp	r6, r4
1a002a08:	d105      	bne.n	1a002a16 <__libc_init_array+0x2e>
1a002a0a:	bd70      	pop	{r4, r5, r6, pc}
1a002a0c:	f855 3b04 	ldr.w	r3, [r5], #4
1a002a10:	4798      	blx	r3
1a002a12:	3601      	adds	r6, #1
1a002a14:	e7ee      	b.n	1a0029f4 <__libc_init_array+0xc>
1a002a16:	f855 3b04 	ldr.w	r3, [r5], #4
1a002a1a:	4798      	blx	r3
1a002a1c:	3601      	adds	r6, #1
1a002a1e:	e7f2      	b.n	1a002a06 <__libc_init_array+0x1e>
1a002a20:	1a002d28 	.word	0x1a002d28
1a002a24:	1a002d28 	.word	0x1a002d28
1a002a28:	1a002d28 	.word	0x1a002d28
1a002a2c:	1a002d2c 	.word	0x1a002d2c

1a002a30 <memset>:
1a002a30:	4402      	add	r2, r0
1a002a32:	4603      	mov	r3, r0
1a002a34:	4293      	cmp	r3, r2
1a002a36:	d100      	bne.n	1a002a3a <memset+0xa>
1a002a38:	4770      	bx	lr
1a002a3a:	f803 1b01 	strb.w	r1, [r3], #1
1a002a3e:	e7f9      	b.n	1a002a34 <memset+0x4>

1a002a40 <InitClkStates>:
1a002a40:	0f01 0101                                   ....

1a002a44 <pinmuxing>:
1a002a44:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a002a54:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a002a64:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a002a74:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a002a84:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a002a94:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a002aa4:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a002ab4:	0206 0057                                   ..W.

1a002ab8 <ExtRateIn>:
1a002ab8:	0000 0000                                   ....

1a002abc <GpioButtons>:
1a002abc:	0400 0800 0900 0901                         ........

1a002ac4 <GpioLeds>:
1a002ac4:	0005 0105 0205 0e00 0b01 0c01               ............

1a002ad0 <GpioPorts>:
1a002ad0:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a002ae0:	0802 ffff                                   ....

1a002ae4 <OscRateIn>:
1a002ae4:	1b00 00b7                                   ....

1a002ae8 <InitClkStates>:
1a002ae8:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a002af8:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a002b08:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a002b18:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002b28:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a002b38:	00ff 0000                                   ....

1a002b3c <periph_to_base>:
1a002b3c:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a002b4c:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a002b5c:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a002b6c:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a002b7c:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a002b8c:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a002b9c:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002ba8 <UART_BClock>:
1a002ba8:	01c2 01a2 0182 0162                         ......b.

1a002bb0 <UART_PClock>:
1a002bb0:	0081 0082 00a1 00a2                         ........

1a002bb8 <gpioPinsInit>:
1a002bb8:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a002bc8:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a002bd8:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a002be8:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a002bf8:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a002c08:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a002c18:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a002c28:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a002c38:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a002c48:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a002c58:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a002c68:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a002c78:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a002c88:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a002c98:	020b 000c 0c01 ffff                         ........

1a002ca0 <timer_sd>:
1a002ca0:	4000 4008 0020 0000 000c 0000 5000 4008     .@.@ ........P.@
1a002cb0:	0021 0000 000d 0000 3000 400c 0022 0000     !........0.@"...
1a002cc0:	000e 0000 4000 400c 0023 0000 000f 0000     .....@.@#.......

1a002cd0 <lpcUarts>:
1a002cd0:	1000 4008 0406 0602 0205 0018 1000 4008     ...@...........@
1a002ce0:	0509 0907 0706 0018 2000 4008 0000 0000     ......... .@....
1a002cf0:	0000 0019 1000 400c 0107 0706 0602 001a     .......@........
1a002d00:	1000 400c 0f01 0101 0110 001a 2000 400c     ...@......... .@
1a002d10:	0302 0202 0204 001b                         ........

1a002d18 <servoMap>:
1a002d18:	0200 0403 100b 1211 ff1f ffff               ............

1a002d24 <ultrasonicSensorsIrqMap>:
1a002d24:	0100 ff02                                   ....
