Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 24 00:43:48 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -pb vga_example_timing_summary_routed.pb -rpx vga_example_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: my_rect_char_single/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.071        0.000                      0                  251        0.080        0.000                      0                  251        3.000        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        5.071        0.000                      0                  251        0.080        0.000                      0                  251       11.520        0.000                       0                   173  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 1.441ns (19.622%)  route 5.903ns (80.378%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.129     3.980    my_background/g2_b0_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.104 r  my_background/g10_b1/O
                         net (fo=2, routed)           0.791     4.895    my_background/g10_b1_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.019 r  my_background/char_line_pixels[6]_i_5/O
                         net (fo=1, routed)           1.009     6.028    my_background/char_line_pixels[6]_i_5_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.152 r  my_background/char_line_pixels[6]_i_2/O
                         net (fo=1, routed)           0.000     6.152    my_background/char_line_pixels[6]_i_2_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I0_O)      0.241     6.393 r  my_background/char_line_pixels_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.393    my_font_rom_single/vcount_out_reg[1][6]
    SLICE_X34Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.437    10.942    my_font_rom_single/CLK
    SLICE_X34Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.433    
                         clock uncertainty           -0.087    11.346    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.118    11.464    my_font_rom_single/char_line_pixels_reg[6]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.785ns (26.009%)  route 5.078ns (73.991%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 10.938 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 f  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 f  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.286     4.137    my_background/g2_b0_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.261 r  my_background/g15_b7/O
                         net (fo=1, routed)           0.000     4.261    my_background/g15_b7_n_0
    SLICE_X34Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     4.475 r  my_background/char_line_pixels_reg[7]_i_17/O
                         net (fo=1, routed)           0.000     4.475    my_background/char_line_pixels_reg[7]_i_17_n_0
    SLICE_X34Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     4.563 r  my_background/char_line_pixels_reg[7]_i_7/O
                         net (fo=1, routed)           0.818     5.381    my_background/char_line_pixels_reg[7]_i_7_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.319     5.700 r  my_background/char_line_pixels[7]_i_4/O
                         net (fo=1, routed)           0.000     5.700    my_background/char_line_pixels[7]_i_4_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     5.912 r  my_background/char_line_pixels_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.912    my_font_rom_single/vcount_out_reg[1][7]
    SLICE_X33Y28         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.433    10.938    my_font_rom_single/CLK
    SLICE_X33Y28         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.429    
                         clock uncertainty           -0.087    11.342    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.067    11.409    my_font_rom_single/char_line_pixels_reg[7]
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.447ns (21.071%)  route 5.420ns (78.929%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 10.938 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.162     4.012    my_background/g2_b0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.136 r  my_background/g20_b4/O
                         net (fo=1, routed)           0.444     4.580    my_background/g20_b4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.704 r  my_background/char_line_pixels[4]_i_10/O
                         net (fo=1, routed)           0.841     5.546    my_background/char_line_pixels[4]_i_10_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.670 r  my_background/char_line_pixels[4]_i_3/O
                         net (fo=1, routed)           0.000     5.670    my_background/char_line_pixels[4]_i_3_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.247     5.917 r  my_background/char_line_pixels_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.917    my_font_rom_single/vcount_out_reg[1][4]
    SLICE_X34Y30         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.433    10.938    my_font_rom_single/CLK
    SLICE_X34Y30         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.429    
                         clock uncertainty           -0.087    11.342    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.118    11.460    my_font_rom_single/char_line_pixels_reg[4]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 1.409ns (20.539%)  route 5.451ns (79.461%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.093     3.944    my_background/g2_b0_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.068 r  my_background/g10_b5/O
                         net (fo=1, routed)           0.452     4.520    my_background/g10_b5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.644 r  my_background/char_line_pixels[5]_i_5/O
                         net (fo=1, routed)           0.933     5.577    my_background/char_line_pixels[5]_i_5_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  my_background/char_line_pixels[5]_i_2/O
                         net (fo=1, routed)           0.000     5.701    my_background/char_line_pixels[5]_i_2_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     5.910 r  my_background/char_line_pixels_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.910    my_font_rom_single/vcount_out_reg[1][5]
    SLICE_X34Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.437    10.942    my_font_rom_single/CLK
    SLICE_X34Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.433    
                         clock uncertainty           -0.087    11.346    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.118    11.464    my_font_rom_single/char_line_pixels_reg[5]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 1.826ns (26.735%)  route 5.004ns (73.265%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 10.938 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.232     4.083    my_background/g2_b0_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.207 r  my_background/g13_b1/O
                         net (fo=1, routed)           0.000     4.207    my_background/g13_b1_n_0
    SLICE_X35Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     4.452 r  my_background/char_line_pixels_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     4.452    my_background/char_line_pixels_reg[1]_i_12_n_0
    SLICE_X35Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     4.556 r  my_background/char_line_pixels_reg[1]_i_4/O
                         net (fo=1, routed)           0.799     5.355    my_background/char_line_pixels_reg[1]_i_4_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.316     5.671 r  my_background/char_line_pixels[1]_i_2/O
                         net (fo=1, routed)           0.000     5.671    my_background/char_line_pixels[1]_i_2_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     5.880 r  my_background/char_line_pixels_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.880    my_font_rom_single/vcount_out_reg[1][1]
    SLICE_X34Y30         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.433    10.938    my_font_rom_single/CLK
    SLICE_X34Y30         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.429    
                         clock uncertainty           -0.087    11.342    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.118    11.460    my_font_rom_single/char_line_pixels_reg[1]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.409ns (20.484%)  route 5.469ns (79.516%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.103     3.954    my_background/g2_b0_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.078 r  my_background/g9_b2/O
                         net (fo=1, routed)           0.680     4.758    my_background/g9_b2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.882 r  my_background/char_line_pixels[2]_i_5/O
                         net (fo=1, routed)           0.713     5.595    my_background/char_line_pixels[2]_i_5_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.719 r  my_background/char_line_pixels[2]_i_2/O
                         net (fo=1, routed)           0.000     5.719    my_background/char_line_pixels[2]_i_2_n_0
    SLICE_X38Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     5.928 r  my_background/char_line_pixels_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.928    my_font_rom_single/vcount_out_reg[1][2]
    SLICE_X38Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.438    10.943    my_font_rom_single/CLK
    SLICE_X38Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.579    11.521    
                         clock uncertainty           -0.087    11.434    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.118    11.552    my_font_rom_single/char_line_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.200ns (17.943%)  route 5.488ns (82.057%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.195     4.046    my_background/g2_b0_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.170 r  my_background/g10_b0/O
                         net (fo=2, routed)           0.645     4.815    my_background/g10_b0_n_0
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.939 r  my_background/char_line_pixels[0]_i_4/O
                         net (fo=1, routed)           0.674     5.613    my_background/char_line_pixels[0]_i_4_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.737 r  my_background/char_line_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000     5.737    my_font_rom_single/vcount_out_reg[1][0]
    SLICE_X32Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.438    10.943    my_font_rom_single/CLK
    SLICE_X32Y33         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.434    
                         clock uncertainty           -0.087    11.347    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.032    11.379    my_font_rom_single/char_line_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_font_rom_single/char_line_pixels_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_clk_wiz_0 fall@12.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.417ns (21.154%)  route 5.282ns (78.846%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 10.939 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.561    -0.951    my_background/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_background/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[2]/Q
                         net (fo=123, routed)         1.373     0.879    my_background/vcount_out_reg[10]_0[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.003 r  my_background/g27_b0_i_5/O
                         net (fo=7, routed)           0.979     1.982    my_background/g27_b0_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.106 r  my_background/g2_b0_i_2/O
                         net (fo=1, routed)           0.621     2.727    my_background/g2_b0_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  my_background/g2_b0_i_1/O
                         net (fo=230, routed)         1.135     3.986    my_background/g2_b0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.110 r  my_background/g26_b3/O
                         net (fo=1, routed)           0.680     4.790    my_background/g26_b3_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124     4.914 r  my_background/char_line_pixels[3]_i_9/O
                         net (fo=1, routed)           0.493     5.407    my_background/char_line_pixels[3]_i_9_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.531 r  my_background/char_line_pixels[3]_i_3/O
                         net (fo=1, routed)           0.000     5.531    my_background/char_line_pixels[3]_i_3_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     5.748 r  my_background/char_line_pixels_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.748    my_font_rom_single/vcount_out_reg[1][3]
    SLICE_X39Y29         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     7.832 f  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     9.414    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.505 f  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.434    10.939    my_font_rom_single/CLK
    SLICE_X39Y29         FDRE                                         r  my_font_rom_single/char_line_pixels_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.579    11.517    
                         clock uncertainty           -0.087    11.430    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.067    11.497    my_font_rom_single/char_line_pixels_reg[3]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 5.403ns (31.052%)  route 11.997ns (68.948%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.656    -0.856    my_background/clk_out2
    DSP48_X1Y14          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.153 r  my_background/address0/P[1]
                         net (fo=1418, routed)        8.739    11.892    my_screen/P[1]
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.016 r  my_screen/g415_b1/O
                         net (fo=1, routed)           0.674    12.690    my_background/address0_799
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  my_background/rgb_temp[1]_i_237/O
                         net (fo=1, routed)           0.000    12.814    my_background/rgb_temp[1]_i_237_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    13.031 r  my_background/rgb_temp_reg[1]_i_101/O
                         net (fo=1, routed)           0.440    13.470    my_background/rgb_temp_reg[1]_i_101_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.299    13.769 r  my_background/rgb_temp[1]_i_34/O
                         net (fo=1, routed)           0.000    13.769    my_background/rgb_temp[1]_i_34_n_0
    SLICE_X30Y61         MUXF7 (Prop_muxf7_I0_O)      0.209    13.978 r  my_background/rgb_temp_reg[1]_i_13/O
                         net (fo=1, routed)           1.185    15.163    my_background/rgb_temp_reg[1]_i_13_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.297    15.460 r  my_background/rgb_temp[1]_i_4/O
                         net (fo=1, routed)           0.959    16.420    my_background/rgb_temp[1]_i_4_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.544 r  my_background/rgb_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    16.544    my_background/rgb_back[1]
    SLICE_X38Y52         FDRE                                         r  my_background/rgb_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.436    23.440    my_background/clk_out2
    SLICE_X38Y52         FDRE                                         r  my_background/rgb_temp_reg[1]/C
                         clock pessimism              0.484    23.924    
                         clock uncertainty           -0.087    23.837    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.079    23.916    my_background/rgb_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         23.916    
                         arrival time                         -16.544    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.024ns  (logic 5.247ns (30.821%)  route 11.777ns (69.179%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.656    -0.856    my_background/clk_out2
    DSP48_X1Y14          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.153 r  my_background/address0/P[1]
                         net (fo=1418, routed)        8.561    11.714    my_screen/P[1]
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.152    11.866 r  my_screen/g1573_b0/O
                         net (fo=1, routed)           0.602    12.468    my_background/address0_736
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.332    12.800 r  my_background/rgb_temp[0]_i_47/O
                         net (fo=1, routed)           0.000    12.800    my_background/rgb_temp[0]_i_47_n_0
    SLICE_X30Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    13.009 r  my_background/rgb_temp_reg[0]_i_18/O
                         net (fo=1, routed)           0.571    13.579    my_background/rgb_temp_reg[0]_i_18_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.297    13.876 r  my_background/rgb_temp[0]_i_6/O
                         net (fo=1, routed)           0.625    14.502    my_background/rgb_temp[0]_i_6_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.626 r  my_background/rgb_temp[0]_i_2/O
                         net (fo=1, routed)           1.419    16.044    my_background/rgb_temp[0]_i_2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.168 r  my_background/rgb_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    16.168    my_background/rgb_back[0]
    SLICE_X41Y46         FDRE                                         r  my_background/rgb_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         1.447    23.452    my_background/clk_out2
    SLICE_X41Y46         FDRE                                         r  my_background/rgb_temp_reg[0]/C
                         clock pessimism              0.564    24.015    
                         clock uncertainty           -0.087    23.928    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.029    23.957    my_background/rgb_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         23.957    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                  7.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.220%)  route 0.271ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.561    -0.620    my_background/clk_out2
    SLICE_X40Y38         FDSE                                         r  my_background/rgb_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  my_background/rgb_next_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.208    my_background/rgb_next_reg_n_0_[0]
    SLICE_X32Y37         FDRE                                         r  my_background/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.828    -0.862    my_background/clk_out2
    SLICE_X32Y37         FDRE                                         r  my_background/rgb_out_reg[0]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.070    -0.288    my_background/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.897%)  route 0.315ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.560    -0.621    my_background/clk_out2
    SLICE_X40Y37         FDSE                                         r  my_background/rgb_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  my_background/rgb_next_reg[11]/Q
                         net (fo=1, routed)           0.315    -0.165    my_background/rgb_next_reg_n_0_[11]
    SLICE_X34Y37         FDRE                                         r  my_background/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.827    -0.863    my_background/clk_out2
    SLICE_X34Y37         FDRE                                         r  my_background/rgb_out_reg[11]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.087    -0.272    my_background/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y45         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    myClk/inst/seq_reg2[0]
    SLICE_X35Y45         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y45         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.075    -0.960    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.583%)  route 0.336ns (70.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.561    -0.620    my_background/clk_out2
    SLICE_X40Y38         FDSE                                         r  my_background/rgb_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  my_background/rgb_next_reg[2]/Q
                         net (fo=1, routed)           0.336    -0.144    my_background/rgb_next_reg_n_0_[2]
    SLICE_X34Y38         FDRE                                         r  my_background/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.829    -0.861    my_background/clk_out2
    SLICE_X34Y38         FDRE                                         r  my_background/rgb_out_reg[2]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.090    -0.267    my_background/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_background/rgb_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_merge_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.645%)  route 0.323ns (66.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.562    -0.619    my_background/clk_out2
    SLICE_X38Y52         FDRE                                         r  my_background/rgb_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  my_background/rgb_temp_reg[1]/Q
                         net (fo=1, routed)           0.323    -0.132    my_background/rgb_temp[1]
    SLICE_X38Y40         FDRE                                         r  my_background/rgb_merge_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.831    -0.859    my_background/clk_out2
    SLICE_X38Y40         FDRE                                         r  my_background/rgb_merge_reg[9]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.085    -0.265    my_background/rgb_merge_reg[9]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_background/rgb_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_merge_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.701%)  route 0.334ns (70.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.561    -0.620    my_background/clk_out2
    SLICE_X36Y54         FDRE                                         r  my_background/rgb_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_background/rgb_temp_reg[2]/Q
                         net (fo=1, routed)           0.334    -0.146    my_background/rgb_temp[2]
    SLICE_X38Y42         FDRE                                         r  my_background/rgb_merge_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.831    -0.859    my_background/clk_out2
    SLICE_X38Y42         FDRE                                         r  my_background/rgb_merge_reg[10]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.063    -0.287    my_background/rgb_merge_reg[10]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.136%)  route 0.360ns (71.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.561    -0.620    my_background/clk_out2
    SLICE_X40Y38         FDSE                                         r  my_background/rgb_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  my_background/rgb_next_reg[3]/Q
                         net (fo=1, routed)           0.360    -0.119    my_background/rgb_next_reg_n_0_[3]
    SLICE_X34Y38         FDRE                                         r  my_background/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.829    -0.861    my_background/clk_out2
    SLICE_X34Y38         FDRE                                         r  my_background/rgb_out_reg[3]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.088    -0.269    my_background/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/hcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X40Y35         FDRE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.393    my_background/hcount_out_reg[10]_0[0]
    SLICE_X40Y35         FDRE                                         r  my_background/hcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.828    -0.862    my_background/clk_out2
    SLICE_X40Y35         FDRE                                         r  my_background/hcount_out_reg[0]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.075    -0.547    my_background/hcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.395%)  route 0.374ns (72.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.560    -0.621    my_background/clk_out2
    SLICE_X40Y37         FDSE                                         r  my_background/rgb_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  my_background/rgb_next_reg[8]/Q
                         net (fo=1, routed)           0.374    -0.107    my_background/rgb_next_reg_n_0_[8]
    SLICE_X34Y37         FDRE                                         r  my_background/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.827    -0.863    my_background/clk_out2
    SLICE_X34Y37         FDRE                                         r  my_background/rgb_out_reg[8]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.088    -0.271    my_background/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_background/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect_char_single/hcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.561    -0.620    my_background/clk_out2
    SLICE_X41Y39         FDRE                                         r  my_background/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_background/hcount_out_reg[10]/Q
                         net (fo=2, routed)           0.110    -0.369    my_rect_char_single/hcount_out_reg[10]_0[10]
    SLICE_X40Y39         FDRE                                         r  my_rect_char_single/hcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=163, routed)         0.831    -0.859    my_rect_char_single/clk_out2
    SLICE_X40Y39         FDRE                                         r  my_rect_char_single/hcount_out_reg[10]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.537    my_rect_char_single/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y34      b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y34      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y34      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y35      b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y35      g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y39      g_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X42Y32     my_gremlins/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X42Y32     my_gremlins/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y35      b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y35      g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y39      g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y39      g_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X42Y32     my_gremlins/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X42Y32     my_gremlins/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y29     my_font_rom_single/char_line_pixels_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y47      g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y32     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y52     my_background/rgb_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y37     my_background/vblnk_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



