<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock_pll_275MHz.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clock_pll_275MHz.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock_pll_275MHz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock_pll_275MHz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_pll_275MHz.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_pll_275MHz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clock_pll_275MHz.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock_pll_275MHz.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clock_pll_275MHz.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clock_pll_275MHz.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clock_pll_275MHz.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_pll_275MHz.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clock_pll_275MHz.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock_pll_275MHz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock_pll_275MHz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clock_pll_275MHz.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clock_pll_275MHz.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clock_pll_275MHz.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock_pll_275MHz.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clock_pll_275MHz.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock_pll_275MHz.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_pll_275MHz_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_pll_275MHz_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_pll_275MHz_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_pll_275MHz_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clock_pll_275MHz_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_pll_275MHz_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_pll_275MHz_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clock_pll_275MHz_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clock_pll_275MHz_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_pll_275MHz_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_pll_275MHz_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clock_pll_275MHz_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clock_pll_275MHz_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_pll_275MHz_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock_pll_275mhz.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clock_pll_275mhz.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clock_pll_275mhz.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_MSK" xil_pn:name="clock_pll_275mhz.msk"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528302919" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1060045216919306752" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302919" xil_pn:in_ck="5319077607975064442" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-50812197313210449" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll_clock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528299538" xil_pn:in_ck="-8937879673918382807" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1528299538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302919" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4630649792217358974" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302919" xil_pn:in_ck="-8937879673918382807" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302919" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3662271489461928199" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302928" xil_pn:in_ck="-6994638332817404159" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3614707077044722616" xil_pn:start_ts="1528302919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.lso"/>
      <outfile xil_pn:name="clock_pll_275MHz.ngc"/>
      <outfile xil_pn:name="clock_pll_275MHz.ngr"/>
      <outfile xil_pn:name="clock_pll_275MHz.prj"/>
      <outfile xil_pn:name="clock_pll_275MHz.stx"/>
      <outfile xil_pn:name="clock_pll_275MHz.syr"/>
      <outfile xil_pn:name="clock_pll_275MHz.xst"/>
      <outfile xil_pn:name="clock_pll_275MHz_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1528302928" xil_pn:in_ck="1935475924130634041" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-436895110416695433" xil_pn:start_ts="1528302928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302934" xil_pn:in_ck="-6123931234728056240" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1381342805679021158" xil_pn:start_ts="1528302928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.bld"/>
      <outfile xil_pn:name="clock_pll_275MHz.ngd"/>
      <outfile xil_pn:name="clock_pll_275MHz_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528302943" xil_pn:in_ck="8199959607039911121" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6293099775700639387" xil_pn:start_ts="1528302934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.pcf"/>
      <outfile xil_pn:name="clock_pll_275MHz_map.map"/>
      <outfile xil_pn:name="clock_pll_275MHz_map.mrp"/>
      <outfile xil_pn:name="clock_pll_275MHz_map.ncd"/>
      <outfile xil_pn:name="clock_pll_275MHz_map.ngm"/>
      <outfile xil_pn:name="clock_pll_275MHz_map.xrpt"/>
      <outfile xil_pn:name="clock_pll_275MHz_summary.xml"/>
      <outfile xil_pn:name="clock_pll_275MHz_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528302957" xil_pn:in_ck="5559371631742515434" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1528302943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.ncd"/>
      <outfile xil_pn:name="clock_pll_275MHz.pad"/>
      <outfile xil_pn:name="clock_pll_275MHz.par"/>
      <outfile xil_pn:name="clock_pll_275MHz.ptwx"/>
      <outfile xil_pn:name="clock_pll_275MHz.unroutes"/>
      <outfile xil_pn:name="clock_pll_275MHz.xpi"/>
      <outfile xil_pn:name="clock_pll_275MHz_pad.csv"/>
      <outfile xil_pn:name="clock_pll_275MHz_pad.txt"/>
      <outfile xil_pn:name="clock_pll_275MHz_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528302975" xil_pn:in_ck="-2647369899126430782" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="60834123659729680" xil_pn:start_ts="1528302957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.ut"/>
      <outfile xil_pn:name="clock_pll_275mhz.bgn"/>
      <outfile xil_pn:name="clock_pll_275mhz.bit"/>
      <outfile xil_pn:name="clock_pll_275mhz.drc"/>
      <outfile xil_pn:name="clock_pll_275mhz.msk"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528303220" xil_pn:in_ck="-2647369856547136052" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1528303218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528302957" xil_pn:in_ck="-985735987957515699" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969897" xil_pn:start_ts="1528302951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clock_pll_275MHz.twr"/>
      <outfile xil_pn:name="clock_pll_275MHz.twx"/>
    </transform>
  </transforms>

</generated_project>
