* ******************************************************************************

* iCEcube Router

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:44:30

* File Generated:     Jun 28 2017 02:30:09

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : o_leds_obuf_0LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g0_0
T_9_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_leds_obuf_1LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g1_1
T_8_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_leds_obuf_2LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g1_2
T_8_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_leds_obuf_3LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_leds_obuf_4LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_0/out
T_7_0_lc_trk_g0_0
T_7_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_leds_obuf_5LegalizeSB_DFFNet
T_4_1_wire_logic_cluster/lc_0/out
T_5_0_lc_trk_g1_0
T_5_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_leds_obuf_6LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_1/out
T_6_0_lc_trk_g0_1
T_6_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_leds_obuf_7LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_2/out
T_7_0_lc_trk_g1_2
T_7_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : i_p21but_ibuf_RNITRAPZ0
T_15_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : i_p21but_ibuf_RNITRAPZ0_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : i_switch_c_0
T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_20_sp4_v_t_40
T_16_20_sp4_h_l_5
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_0/in_1

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_20_sp4_v_t_40
T_16_20_sp4_h_l_5
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : i_switch_c_1
T_19_21_wire_io_cluster/io_1/D_IN_0
T_19_20_sp4_v_t_44
T_16_20_sp4_h_l_3
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_1/in_1

T_19_21_wire_io_cluster/io_1/D_IN_0
T_19_20_sp4_v_t_44
T_16_20_sp4_h_l_3
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_0/in_0

End 

Net : i_switch_c_2
T_18_21_wire_io_cluster/io_0/D_IN_0
T_18_20_sp4_v_t_40
T_15_20_sp4_h_l_11
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_2/in_1

T_18_21_wire_io_cluster/io_0/D_IN_0
T_18_20_sp4_v_t_40
T_15_20_sp4_h_l_11
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : i_switch_c_3
T_18_21_wire_io_cluster/io_1/D_IN_0
T_17_21_span4_horz_r_2
T_17_18_sp4_v_t_37
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_3/in_1

T_18_21_wire_io_cluster/io_1/D_IN_0
T_18_20_sp4_v_t_36
T_15_20_sp4_h_l_7
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_4/in_0

End 

Net : i_switch_c_4
T_17_21_wire_io_cluster/io_0/D_IN_0
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_4/in_1

T_17_21_wire_io_cluster/io_0/D_IN_0
T_17_18_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : i_switch_c_5
T_16_21_wire_io_cluster/io_1/D_IN_0
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_5/in_1

T_16_21_wire_io_cluster/io_1/D_IN_0
T_16_18_sp4_v_t_44
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : i_switch_c_6
T_16_21_wire_io_cluster/io_0/D_IN_0
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_6/in_1

T_16_21_wire_io_cluster/io_0/D_IN_0
T_16_21_span4_horz_r_0
T_16_17_sp4_v_t_36
T_16_19_lc_trk_g2_1
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : i_switch_c_7
T_13_21_wire_io_cluster/io_1/D_IN_0
T_13_20_sp4_v_t_44
T_14_20_sp4_h_l_2
T_16_20_lc_trk_g2_7
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

End 

Net : internalOscilatorOutputNet
T_25_0_wire_smc_clk/CLK
T_17_3_sp12_h_l_1
T_5_3_sp12_h_l_1
T_5_3_sp4_h_l_0
T_8_0_span4_vert_24
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_17_3_sp12_h_l_1
T_5_3_sp12_h_l_1
T_5_3_sp4_h_l_0
T_8_0_span4_vert_24
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_17_3_sp12_h_l_1
T_5_3_sp12_h_l_1
T_5_3_sp4_h_l_0
T_8_0_span4_vert_24
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_17_3_sp12_h_l_1
T_5_3_sp12_h_l_1
T_5_3_sp4_h_l_0
T_4_0_span4_vert_24
T_4_1_lc_trk_g2_0
T_4_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

End 

Net : o_leds_c_0
T_15_20_wire_logic_cluster/lc_2/out
T_10_20_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_21_lc_trk_g0_7
T_9_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_leds_c_1
T_15_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_0
T_15_20_sp4_v_t_43
T_11_21_span4_horz_r_3
T_7_21_span4_horz_r_3
T_8_21_lc_trk_g0_7
T_8_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_leds_c_2
T_15_20_wire_logic_cluster/lc_3/out
T_9_20_sp12_h_l_1
T_8_20_sp12_v_t_22
T_8_21_lc_trk_g0_6
T_8_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_leds_c_3
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_20_sp4_v_t_37
T_9_21_span4_horz_r_2
T_9_21_lc_trk_g0_2
T_9_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_leds_c_4
T_16_19_wire_logic_cluster/lc_1/out
T_16_8_sp12_v_t_22
T_5_8_sp12_h_l_1
T_4_0_span12_vert_14
T_4_0_span4_vert_31
T_4_0_span4_horz_r_1
T_7_0_lc_trk_g0_5
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_leds_c_5
T_16_19_wire_logic_cluster/lc_6/out
T_16_13_sp12_v_t_23
T_16_1_sp12_v_t_23
T_5_1_sp12_h_l_0
T_6_1_sp4_h_l_3
T_5_0_span4_vert_8
T_5_0_lc_trk_g0_0
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_leds_c_6
T_16_19_wire_logic_cluster/lc_3/out
T_16_18_sp12_v_t_22
T_16_6_sp12_v_t_22
T_5_6_sp12_h_l_1
T_7_6_sp4_h_l_2
T_6_2_sp4_v_t_39
T_6_0_span4_vert_16
T_6_0_lc_trk_g0_0
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_leds_c_7
T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_0_span12_vert_14
T_5_0_span4_vert_31
T_5_0_span4_horz_r_1
T_7_0_lc_trk_g1_1
T_7_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_p19but_c
T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_1/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_16_19_lc_trk_g1_7
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_3/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_21_13_sp4_v_t_39
T_18_17_sp4_h_l_7
T_17_17_sp4_v_t_42
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_7/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_1/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_2/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_0/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_21_7_sp12_v_t_23
T_10_19_sp12_h_l_0
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : i_p21but_c
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_1/in_1

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_6/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_3/in_3

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_19_19_sp12_h_l_0
T_18_19_sp4_h_l_1
T_17_19_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_7/in_1

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_1/in_1

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_2/in_3

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_3

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_3/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_4/in_3

End 

Net : un1_i_switch_cry_0
Net : un1_i_switch_cry_0_THRU_CO
T_16_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : un1_i_switch_cry_1
Net : un1_i_switch_cry_1_THRU_CO
T_16_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : un1_i_switch_cry_2
Net : un1_i_switch_cry_2_THRU_CO
T_16_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : un1_i_switch_cry_3
Net : un1_i_switch_cry_3_THRU_CO
T_16_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_1/in_0

End 

Net : un1_i_switch_cry_4
Net : un1_i_switch_cry_4_THRU_CO
T_16_20_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : un1_i_switch_cry_5
Net : un1_i_switch_cry_5_THRU_CO
T_16_20_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_3/in_0

End 

Net : un1_i_switch_cry_6
T_16_20_wire_logic_cluster/lc_6/cout
T_16_20_wire_logic_cluster/lc_7/in_3

End 

