[%General]
%3Csource%3E=E:/FPGAsave/data_collect/shuma.vhd
%3Cfilename%3E=E:/FPGAsave/data_collect/shuma.v
%3Cclass%3E=100
%3Cbasename%3E=shuma
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk1, rst1, data, wei, duan
behave\category=101
behave\port=0
behave\alias=behave
clk1\category=117
clk1\port=1
clk1\alias=CLK1
clk1\type\Subtype\mark1=ieee::std_logic
clk1\type\Subtype\mark2=ieee::std_logic
com\category=113
com\port=0
com\alias=COM
cs\category=117
cs\port=0
cs\alias=cs
cs\type\Subtype\mark1=shuma::sta
cs\type\Subtype\mark2=shuma::sta
cs\init\Signal\entry=shuma::sta::st0
data\category=117
data\port=1
data\alias=DATA
data\type\Subtype\mark1=ieee::std_logic_vector
data\type\Subtype\mark2=ieee::std_logic_vector
data\type\Subtype\constraint\0\Range\dir=false
data\type\Subtype\constraint\0\Range\left\Constant\value=7
data\type\Subtype\constraint\0\Range\left\Constant\units=
data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data\type\Subtype\constraint\0\Range\right\Constant\value=0
data\type\Subtype\constraint\0\Range\right\Constant\units=
data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
duan\category=117
duan\port=2
duan\alias=DUAN
duan\type\Subtype\mark1=ieee::std_logic_vector
duan\type\Subtype\mark2=ieee::std_logic_vector
duan\type\Subtype\constraint\0\Range\dir=false
duan\type\Subtype\constraint\0\Range\left\Constant\value=7
duan\type\Subtype\constraint\0\Range\left\Constant\units=
duan\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
duan\type\Subtype\constraint\0\Range\right\Constant\value=0
duan\type\Subtype\constraint\0\Range\right\Constant\units=
duan\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
memduan\category=117
memduan\port=0
memduan\alias=MEMduan
memduan\type\Subtype\mark1=shuma::ramduan
memduan\type\Subtype\mark2=shuma::ramduan
memwei\category=117
memwei\port=0
memwei\alias=MEMwei
memwei\type\Subtype\mark1=shuma::ramwei
memwei\type\Subtype\mark2=shuma::ramwei
ns\category=117
ns\port=0
ns\alias=ns
ns\type\Subtype\mark1=shuma::sta
ns\type\Subtype\mark2=shuma::sta
ns\init\Signal\entry=shuma::sta::st0
ramduan\category=119
ramduan\port=0
ramduan\alias=ramduan
ramduan\type\Type\entry=shuma::ramduan
ramduan\type\Type\tclass=301
ramduan\type\Type\name=
ramduan\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
ramduan\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
ramduan\type\Type\subtype\Subtype\constraint\0\Range\dir=false
ramduan\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
ramduan\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
ramduan\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
ramduan\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
ramduan\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
ramduan\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
ramduan\type\Type\constraint\0\Range\dir=true
ramduan\type\Type\constraint\0\Range\left\Constant\value=0
ramduan\type\Type\constraint\0\Range\left\Constant\units=
ramduan\type\Type\constraint\0\Range\left\Constant\typeClass=304
ramduan\type\Type\constraint\0\Range\right\Constant\value=9
ramduan\type\Type\constraint\0\Range\right\Constant\units=
ramduan\type\Type\constraint\0\Range\right\Constant\typeClass=304
ramwei\category=119
ramwei\port=0
ramwei\alias=ramwei
ramwei\type\Type\entry=shuma::ramwei
ramwei\type\Type\tclass=301
ramwei\type\Type\name=
ramwei\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
ramwei\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
ramwei\type\Type\subtype\Subtype\constraint\0\Range\dir=false
ramwei\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=5
ramwei\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
ramwei\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
ramwei\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
ramwei\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
ramwei\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
ramwei\type\Type\constraint\0\Range\dir=true
ramwei\type\Type\constraint\0\Range\left\Constant\value=0
ramwei\type\Type\constraint\0\Range\left\Constant\units=
ramwei\type\Type\constraint\0\Range\left\Constant\typeClass=304
ramwei\type\Type\constraint\0\Range\right\Constant\value=5
ramwei\type\Type\constraint\0\Range\right\Constant\units=
ramwei\type\Type\constraint\0\Range\right\Constant\typeClass=304
reg\category=113
reg\port=0
reg\alias=REG
rst1\category=117
rst1\port=1
rst1\alias=RST1
rst1\type\Subtype\mark1=ieee::std_logic
rst1\type\Subtype\mark2=ieee::std_logic
shuma\category=100
shuma\port=0
shuma\alias=shuma
sta\category=119
sta\port=0
sta\alias=sta
sta\type\Type\entry=shuma::sta
sta\type\Type\tclass=303
sta\type\Type\name=
sta\type\Type\values=st0, st1, st2, st3, st4, st5, st6, st7
wei\category=117
wei\port=2
wei\alias=WEI
wei\type\Subtype\mark1=ieee::std_logic_vector
wei\type\Subtype\mark2=ieee::std_logic_vector
wei\type\Subtype\constraint\0\Range\dir=false
wei\type\Subtype\constraint\0\Range\left\Constant\value=5
wei\type\Subtype\constraint\0\Range\left\Constant\units=
wei\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wei\type\Subtype\constraint\0\Range\right\Constant\value=0
wei\type\Subtype\constraint\0\Range\right\Constant\units=
wei\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
