sv xilinx_vip --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_15 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_17 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

verilog generic_baseblocks_v2_1_1 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_9 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_28 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_29 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_protocol_converter_v2_1_29 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog blk_mem_gen_v8_4_7 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v" \

verilog xlconstant_v1_1_8 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6b2b/hdl" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_adc_to_bram_0_0/sim/system_adc_to_bram_0_0.v" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/sim/system.v" \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/hdl/system_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
