<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TRN_ADC_ADS_4145_IC_INTERFACE_v1_3</spirit:name>
  <spirit:version>1.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_ADC_ADS_4145_IC_INTERFACE_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c7d39ad</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_ADC_ADS_4145_IC_INTERFACE_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c7d39ad</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>030f4e09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b3f63aa2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_086daba2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_ADC_ADS_4145_IC_INTERFACE_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/data/TRN_ADC_ADS_4145_IC_INTERFACE_1.0.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/data/TRN_ADC_ADS_4145_IC_INTERFACE_1.0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/src/TRN_ADC_ADS_4145_IC_INTERFACE_1.0.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/src/TRN_ADC_ADS_4145_IC_INTERFACE_1.0.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_v1_0/src/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TRN_ADC_ADS_4145_IC_INTERFACE_v1_3_v1_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b3f63aa2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Tron ADS 4145 ADC Data Stream IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TRN_ADC_ADS_4145_IC_INTERFACE_1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TRN_ADC_ADS_4145_IC_INTERFACE_v1_3</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_ADC_ADS_4145_IC_INTERFACE_v1_0:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_ADC_ADS_4145_IC_INTERFACE_v1_1:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_ADC_ADS_4145_IC_INTERFACE_v1_2:1.2</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-10-08T11:48:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c5910f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f941e5c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493a53bf_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9f13cd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6cb40a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a52dffb_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa35ec1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387e14c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688f9c4d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23057ed3_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b73881_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e7a2d2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631ebcb0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e223a64_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d304694_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241f4d71_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ef11b3_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e389ebe_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d936b3_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27445c04_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e021be5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b679037_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1a9b7b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751310c8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77993133_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edb8ec9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd6515f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8721a0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bb0a87_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0a4558_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbf8711_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ed9a28_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d5481_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660aabd7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70255850_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fe897a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab5b4a4_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6e684c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465a5f5d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fefb26d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1e55aa_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a2088d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e70905_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba643b2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dea6a4c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436ef099_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7e7be0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5146a5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b3f194_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b1353c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1396d26f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58556de5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c80bfd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbd253f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4bf986_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197de461_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef0517_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f204335_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e44023_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70566523_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc95d7c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfb0f9b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b5b779_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4577fe44_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c5aba9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6855b32e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336530a0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcca289_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1fd36c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66388edb_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34af6c23_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddcb08a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3940f411_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75db4e22_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3b5269_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e5a4c8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2442662f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67016b80_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fba6e01_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581e1202_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8b5fb9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a0fcc9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5486a66a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dd5d3c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edbb144_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405845aa_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42146b84_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1f3108_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769162e0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5085d4c8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251a503d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b956c60_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e43192d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351285c7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d13478_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4fb60b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b2c434_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a00eb84_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c05707a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322bac6b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af23c8d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1767bbed_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b66b176_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76193197_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4995f1b9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8b2c28_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ebf5ab_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63257357_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59676cf5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520a7d34_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421732e7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d470a6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ceeb41a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b6771b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a86ffec_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5144e36_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6266f37_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1674581_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c64dcf_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3550f8e5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42152dc9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fabbf14_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6610f90a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5460a40c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e3ff8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b86b892_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583de33b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c3c15d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651b948f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f36327_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ab60b4_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5868ca7b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48df7c07_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9fa5a6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47127d1d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa42bf1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c1ade9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4252af47_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a62026_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1a9555_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67608460_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c0cb02_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145551b6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677ada40_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704d5d23_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50303888_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2511f740_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d45b27_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffa3dba_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fb05b3_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e46c075_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abbb754_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1a381a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e8b019_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575e4170_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c086d43_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dd194_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5399a9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c79711d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1841dc_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280a3ac7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a61d5b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5107cb9b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a9b3a3_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69837622_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2e2ba7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702972f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb6c96e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa23937_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28df09e8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e6b563_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c5907f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440a3da1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4238bc44_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237043f1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bdd23_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0df171_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21757364_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0a717a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ece7065_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Vivado_Projects/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ac0750_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea62b63_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2f283f_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599627c_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c2d86_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20848ce5_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3f84e5_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4a77ec_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192458ba_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673f6bbb_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105de67a_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb37347_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0fa261_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1220b1b1_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c329ad_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfc1d0c_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eb0f2c_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69df96f6_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77802c09_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cd5742_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0e2fd2_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36599cc3_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400bc265_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41492403_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa05318_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3371d343_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1df943_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c49662_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caa8b7c_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da9fd30_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c437629_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b3a068_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e35ea1_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323e6d57_ARCHIVE_LOCATION">c:/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5499341c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45c4915e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c76b74_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a8a89b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b16cc32_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f305431_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22953de8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4cd4ac_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb9687b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e86e5c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40795805_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd876fa_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7440451a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f6c377a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48138479_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6949a683_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c6913a0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6e0987_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbed273_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e5412b8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a42a58_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b4ad30_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@505147e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64dc2532_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e0ced8f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66710c0a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59893d2f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@142215fa_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1901a1e2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3caa959_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15013e0a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d289cca_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5162c05a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74ea5517_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c2c225_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6976bea0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19a175d9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5499a131_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@552bc136_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a81ed87_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52570da9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b98df42_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e43cb1d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dd0002b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb71a0a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4886cc71_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42775ece_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43caae80_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0e2884_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61ae48e8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f748a2c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb20d64_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7939bbc4_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76bca0a7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b29cc5f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f237d83_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@692f2fc6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@447b19c0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@224ccf79_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10781f8e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24227a71_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c74e166_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23e2d316_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@431aeb95_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69b546a5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bae4cbc_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f16010_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@326bdcc8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a9949f7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a5b012_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34397d67_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e41b3fe_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27520793_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f4c76de_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67178dcd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a2c7253_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fcf7da6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b865443_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@138054d6_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5267551c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34266c7b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d297dce_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73cccfab_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41f690ef_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@443b232b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca64846_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69268ee9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e88d3cf_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63c7c5de_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b764fde_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4084267c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cb1341c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59b67c5e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@351e1ffb_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543dae44_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53a8cb8_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8aa591_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a57992_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c9bf5e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59bd677a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@482847a4_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c9827c2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4940a014_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ece9c2d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28508267_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3608b084_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e0dec8a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29d7715_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76debf51_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ecdc8d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fcce22f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37a92255_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72281d0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619547b5_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49efd62d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_ADC_ADS_4145_IC_INTERFACE_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b99574af"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="39e3bd27"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="56b5b802"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2ddc08c8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="722240d9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
