HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||I2C_LITEON_Op_Sens_test_sd.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/84||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_liteon_op_sens_test_sd.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/85||I2C_LITEON_Op_Sens_test_sd.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_LITEON_Op_Sens_test_sd\I2C_LITEON_Op_Sens_test_sd.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.bibuf.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/86||smartfusion2.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/89||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/92||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/93||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/94||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/99||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/100||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/101||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/102||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/103||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.led_controller.architecture_led_controller.||I2C_LITEON_Op_Sens_test_sd.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/106||LED_controller.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_machine_apb.||I2C_LITEON_Op_Sens_test_sd.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/107||LED_controller.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/112
Implementation;Synthesis||CD434||@W:Signal pclk100 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/108||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CD434||@W:Signal presetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/109||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/110||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CG290||@W:Referenced variable int_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/111||LED_controller.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/166
Implementation;Synthesis||CG290||@W:Referenced variable ch1_0_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/112||LED_controller.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/162
Implementation;Synthesis||CG290||@W:Referenced variable ch0_1_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/113||LED_controller.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/160
Implementation;Synthesis||CG290||@W:Referenced variable pwrite is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/114||LED_controller.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/152
Implementation;Synthesis||CG290||@W:Referenced variable ch0_0_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/115||LED_controller.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/158
Implementation;Synthesis||CG290||@W:Referenced variable ctrl_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/116||LED_controller.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/156
Implementation;Synthesis||CG290||@W:Referenced variable psel is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/117||LED_controller.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/152
Implementation;Synthesis||CG290||@W:Referenced variable paddr is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/118||LED_controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/154
Implementation;Synthesis||CD638||@W:Signal test_signal is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/119||LED_controller.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/88
Implementation;Synthesis||CD638||@W:Signal apb_fsm is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/120||LED_controller.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/121||LED_controller.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal internal_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/122||LED_controller.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/120
Implementation;Synthesis||CD638||@W:Signal fabric_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/123||LED_controller.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/121
Implementation;Synthesis||CD638||@W:Signal timer_signal_last is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/124||LED_controller.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||I2C_LITEON_Op_Sens_test_sd.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/125||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CL240||@W:Signal RST_out is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/130||LED_controller.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register toggle_2. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/131||LED_controller.vhd(320);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/320
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_apb3.architecture_i2c_core_apb3.||I2C_LITEON_Op_Sens_test_sd.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/135||I2C_Core_APB3.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal seq_toggle is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/136||I2C_Core_APB3.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal paddr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/137||I2C_Core_APB3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/138||I2C_Core_APB3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/139||I2C_Core_APB3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/114
Implementation;Synthesis||CD638||@W:Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/140||I2C_Core_APB3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal pwdata_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/141||I2C_Core_APB3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/142||I2C_Core_APB3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/117
Implementation;Synthesis||CD638||@W:Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/143||I2C_Core_APB3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_instruction_ram.architecture_i2c_instruction_ram.||I2C_LITEON_Op_Sens_test_sd.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/144||I2C_Instruction_RAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type seq_states.||I2C_LITEON_Op_Sens_test_sd.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/145||I2C_Instruction_RAM.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/100
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/146||I2C_Instruction_RAM.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/404
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/147||I2C_Instruction_RAM.vhd(418);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/418
Implementation;Synthesis||CD638||@W:Signal seq_instr_timeout is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/148||I2C_Instruction_RAM.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/102
Implementation;Synthesis||CD638||@W:Signal usram_delay_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/149||I2C_Instruction_RAM.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/113
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core.architecture_i2c_core.||I2C_LITEON_Op_Sens_test_sd.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/150||I2C_Core.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/24
Implementation;Synthesis||CD231||@N: Using onehot encoding for type i2c_states. For example, enumeration idle is mapped to "100000000000000000000".||I2C_LITEON_Op_Sens_test_sd.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/151||I2C_Core.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal op_finished is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/152||I2C_Core.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal sdae_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/153||I2C_Core.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/91
Implementation;Synthesis||CD638||@W:Signal scle_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/154||I2C_Core.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal i2c_data is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/155||I2C_Core.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/111
Implementation;Synthesis||CL169||@W:Pruning unused register SDA_mismatch_2. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/158||I2C_Core.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/211
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=25, width=10||I2C_LITEON_Op_Sens_test_sd.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/162||I2C_Instruction_RAM.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=25, width=10||I2C_LITEON_Op_Sens_test_sd.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/163||I2C_Instruction_RAM.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of i2c_status_out_last_2(1 downto 0). Either assign all bits or reduce the width of the signal.||I2C_LITEON_Op_Sens_test_sd.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/169||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/171||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/172||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/173||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of i2c_reg_ctrl(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/174||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/175||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/176||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/177||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/180||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/183||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/186||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.coretimer_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/193||CoreTimer_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreTimer_C0\CoreTimer_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing coretimer_lib.coretimer.synth.||I2C_LITEON_Op_Sens_test_sd.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/194||coretimer.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/29
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||I2C_LITEON_Op_Sens_test_sd.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/195||coretimer.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/323
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/198||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/199||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/200||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/201||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/202||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/203||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/204||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/205||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/206||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/207||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/208||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/209||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/210||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/211||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/212||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/213||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of iPRDATA(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/214||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/217||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||I2C_LITEON_Op_Sens_test_sd.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/218||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/219||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/220||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/221||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||I2C_LITEON_Op_Sens_test_sd.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/222||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreabc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/229||COREABC_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/230||coreabc.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/58
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ticycle.||I2C_LITEON_Op_Sens_test_sd.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/231||coreabc.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/223
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/232||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD434||@W:Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/233||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/234||coreabc.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/235||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis||CD434||@W:Signal io_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/236||coreabc.vhd(727);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/727
Implementation;Synthesis||CD434||@W:Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/237||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/238||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/239||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/240||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/241||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/242||coreabc.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/822
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/243||coreabc.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1001
Implementation;Synthesis||CD434||@W:Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/244||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD434||@W:Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/245||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD638||@W:Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/246||coreabc.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/173
Implementation;Synthesis||CD638||@W:Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/247||coreabc.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/215
Implementation;Synthesis||CD638||@W:Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/248||coreabc.vhd(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/216
Implementation;Synthesis||CD638||@W:Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/249||coreabc.vhd(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/217
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/250||instructions.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/253||ramblocks.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/33
Implementation;Synthesis||CD638||@W:Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/254||ramblocks.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/255||ramblocks.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/53
Implementation;Synthesis||CD638||@W:Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/256||ramblocks.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/54
Implementation;Synthesis||CD638||@W:Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/257||ramblocks.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/258||ramblocks.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/259||ramblocks.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/260||ramblocks.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/68
Implementation;Synthesis||CD638||@W:Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/261||ramblocks.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/69
Implementation;Synthesis||CD638||@W:Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/262||ramblocks.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/263||ramblocks.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/264||ramblocks.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/77
Implementation;Synthesis||CD638||@W:Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/265||ramblocks.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/266||ram128x8_smartfusion2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram64x18.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/267||smartfusion2.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/629
Implementation;Synthesis||CL252||@W:Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/276||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/277||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/278||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/279||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/280||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/281||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/282||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/283||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 8 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/284||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 9 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/285||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 10 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/286||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 11 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/287||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 12 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/288||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 13 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/289||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 14 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/290||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 15 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/291||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL169||@W:Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/292||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL169||@W:Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/293||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/294||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/295||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/296||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/297||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL189||@N: Register bit INSTR_SLOT(2) is always 0.||I2C_LITEON_Op_Sens_test_sd.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/298||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of INSTR_SLOT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/299||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and4.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/302||smartfusion2.vhd(285);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/285
Implementation;Synthesis||CL177||@W:Sharing sequential element INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||I2C_LITEON_Op_Sens_test_sd.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/313||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ICYCLE.||I2C_LITEON_Op_Sens_test_sd.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/314||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL159||@N: Input PSLVERR_M is unused.||I2C_LITEON_Op_Sens_test_sd.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/321||coreabc.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input INITDATVAL is unused.||I2C_LITEON_Op_Sens_test_sd.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/322||coreabc.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input INITDONE is unused.||I2C_LITEON_Op_Sens_test_sd.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/323||coreabc.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input INITADDR is unused.||I2C_LITEON_Op_Sens_test_sd.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/324||coreabc.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input INITDATA is unused.||I2C_LITEON_Op_Sens_test_sd.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/325||coreabc.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PSEL_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/326||coreabc.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PENABLE_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/327||coreabc.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PWRITE_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/328||coreabc.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PADDR_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/329||coreabc.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PWDATA_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/330||coreabc.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/130
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/334||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||I2C_LITEON_Op_Sens_test_sd.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/335||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||I2C_LITEON_Op_Sens_test_sd.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/336||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||I2C_LITEON_Op_Sens_test_sd.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/337||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/338||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/339||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/340||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/341||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/342||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/343||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/344||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/345||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/346||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/347||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/348||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/349||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/350||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/351||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/352||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/353||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/354||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/355||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/356||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/357||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/358||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/359||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/360||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/361||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/362||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/363||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/364||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/365||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/366||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/367||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/368||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/369||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/370||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/371||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/372||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/373||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/374||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/375||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/376||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/379||coretimer.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/42
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status_sig.||I2C_LITEON_Op_Sens_test_sd.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/388||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register i2c_state_cur.||I2C_LITEON_Op_Sens_test_sd.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/395||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL247||@W:Input port bit 0 of clk_div_in(15 downto 0) is unused ||I2C_LITEON_Op_Sens_test_sd.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/415||I2C_Core.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register seq_state_cur.||I2C_LITEON_Op_Sens_test_sd.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/417||I2C_Instruction_RAM.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 5 of adr_to_mem(5 downto 0) is unused ||I2C_LITEON_Op_Sens_test_sd.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/424||I2C_Instruction_RAM.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit Blink_Count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/428||LED_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||CL260||@W:Pruning register bit 19 of Blink_Count(19 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/429||LED_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of fabric_int(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/430||LED_controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input I2C_Sniff_SDA is unused.||I2C_LITEON_Op_Sens_test_sd.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/431||LED_controller.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input XTL is unused.||I2C_LITEON_Op_Sens_test_sd.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/434||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/522||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/540||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_clock_out_sig (in view: work.timer(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/543||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_OUT[7:0] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/544||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MT532||@W:Found signal identified as System clock which controls 6 sequential elements including I2C_Core_APB3_0.i2c_adr_to_mem[5:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/579||i2c_core_apb3.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/396
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 429 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR16\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/580||ram128x8_smartfusion2.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/103
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 39 sequential elements including LED_Controller_0.timer_Comp.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/581||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||I2C_LITEON_Op_Sens_test_sd.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/583||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/595||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/621||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/628||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/668||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/684||null;null
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||I2C_LITEON_Op_Sens_test_sd.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/693||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||I2C_LITEON_Op_Sens_test_sd.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/694||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 4 words by 3 bits.||I2C_LITEON_Op_Sens_test_sd.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/695||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnt[4:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/696||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/697||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.timer_Comp.timer_indic_sig is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/698||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.PWMs[5:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/699||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/700||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/701||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/702||led_controller.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/703||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/704||led_controller.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/244
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/705||led_controller.vhd(228);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/228
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/706||led_controller.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_1_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/707||led_controller.vhd(276);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/276
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/708||led_controller.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/260
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/718||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[6:0] ||I2C_LITEON_Op_Sens_test_sd.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/719||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/720||coretimer.vhd(309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/309
Implementation;Synthesis||MO231||@N: Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] ||I2C_LITEON_Op_Sens_test_sd.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/721||coretimer.vhd(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/233
Implementation;Synthesis||BN362||@N: Removing sequential instance i2c_adr_to_mem[5] (in view: work.I2C_Core_APB3(architecture_i2c_core_apb3)) of type view:PrimLib.lat(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/722||i2c_core_apb3.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/396
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/729||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs_1[9:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_LITEON_Op_Sens_test_sd.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/730||i2c_instruction_ram.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs[9:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_LITEON_Op_Sens_test_sd.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/731||i2c_instruction_ram.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/757||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Core(architecture_i2c_core) instance i2c_clk_cnt[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/758||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un14_i2c_clk_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_LITEON_Op_Sens_test_sd.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/759||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un20_i2c_bus_ready_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_LITEON_Op_Sens_test_sd.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/760||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Blink_Count[18:0] ||I2C_LITEON_Op_Sens_test_sd.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/761||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Bright_Count[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/762||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un6_bright_count (in view: work.LED_Controller(architecture_led_controller))||I2C_LITEON_Op_Sens_test_sd.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/763||led_controller.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/383
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un8_bright_count (in view: work.LED_Controller(architecture_led_controller))||I2C_LITEON_Op_Sens_test_sd.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/764||led_controller.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/387
Implementation;Synthesis||MO106||@N: Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[57:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 113 words by 58 bits.||I2C_LITEON_Op_Sens_test_sd.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/789||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[8] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/790||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[9] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/791||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[18] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/792||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[19] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/793||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[20] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/794||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[21] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/795||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[22] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/796||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[23] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/797||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[24] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/798||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[25] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/799||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[42] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/800||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[43] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/801||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[44] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/802||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[45] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/803||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[46] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/804||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[47] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/805||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[48] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/806||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[49] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/807||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[50] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/808||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[51] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/809||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[52] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/810||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[53] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/811||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[54] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/812||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[55] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/813||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[56] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/814||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[57] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/815||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[36] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/816||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[41] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/817||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[39] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/818||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[38] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/819||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[37] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/820||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[40] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/821||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[34] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/822||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.g0_3 (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 53 loads 3 times to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/834||coreabc.vhd(846);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/846
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[35] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 15 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/835||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 2 loads 1 time(s) to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/836||coreabc.vhd(704);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/704
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[1] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/847||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[28] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 4 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/848||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[2] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/849||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[3] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/850||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[4] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/851||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[14] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/852||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[5] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/853||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[9] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/854||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[6] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/855||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[7] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 7 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/856||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[16] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 16 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/857||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FP130||@N: Promoting Net COREABC_C0_0_PRESETN on CLKINT  I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.p_i2c_clock_gen\.un20_i2c_bus_ready_cnt_0_I_1_869 ||I2C_LITEON_Op_Sens_test_sd.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/866||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 5.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||I2C_LITEON_Op_Sens_test_sd.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/918||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 5.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||I2C_LITEON_Op_Sens_test_sd.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/919||null;null
Implementation;Synthesis;RootName:I2C_LITEON_Op_Sens_test_sd
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||I2C_LITEON_Op_Sens_test_sd.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/84||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_liteon_op_sens_test_sd.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/85||I2C_LITEON_Op_Sens_test_sd.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_LITEON_Op_Sens_test_sd\I2C_LITEON_Op_Sens_test_sd.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.bibuf.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/86||smartfusion2.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/89||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/92||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/93||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/94||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/99||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/100||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/101||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/102||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/103||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.led_controller.architecture_led_controller.||I2C_LITEON_Op_Sens_test_sd.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/106||LED_controller.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_machine_apb.||I2C_LITEON_Op_Sens_test_sd.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/107||LED_controller.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/112
Implementation;Synthesis||CD434||@W:Signal pclk100 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/108||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CD434||@W:Signal presetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/109||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/110||LED_controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/148
Implementation;Synthesis||CG290||@W:Referenced variable int_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/111||LED_controller.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/166
Implementation;Synthesis||CG290||@W:Referenced variable ch1_0_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/112||LED_controller.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/162
Implementation;Synthesis||CG290||@W:Referenced variable ch0_1_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/113||LED_controller.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/160
Implementation;Synthesis||CG290||@W:Referenced variable pwrite is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/114||LED_controller.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/152
Implementation;Synthesis||CG290||@W:Referenced variable ch0_0_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/115||LED_controller.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/158
Implementation;Synthesis||CG290||@W:Referenced variable ctrl_reg is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/116||LED_controller.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/156
Implementation;Synthesis||CG290||@W:Referenced variable psel is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/117||LED_controller.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/152
Implementation;Synthesis||CG290||@W:Referenced variable paddr is not in sensitivity list.||I2C_LITEON_Op_Sens_test_sd.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/118||LED_controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/154
Implementation;Synthesis||CD638||@W:Signal test_signal is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/119||LED_controller.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/88
Implementation;Synthesis||CD638||@W:Signal apb_fsm is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/120||LED_controller.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/121||LED_controller.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal internal_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/122||LED_controller.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/120
Implementation;Synthesis||CD638||@W:Signal fabric_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/123||LED_controller.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/121
Implementation;Synthesis||CD638||@W:Signal timer_signal_last is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/124||LED_controller.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||I2C_LITEON_Op_Sens_test_sd.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/125||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CL240||@W:Signal RST_out is floating; a simulation mismatch is possible.||I2C_LITEON_Op_Sens_test_sd.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/130||LED_controller.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register toggle_2. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/131||LED_controller.vhd(320);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/320
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_apb3.architecture_i2c_core_apb3.||I2C_LITEON_Op_Sens_test_sd.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/135||I2C_Core_APB3.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal seq_toggle is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/136||I2C_Core_APB3.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal paddr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/137||I2C_Core_APB3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/138||I2C_Core_APB3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/139||I2C_Core_APB3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/114
Implementation;Synthesis||CD638||@W:Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/140||I2C_Core_APB3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal pwdata_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/141||I2C_Core_APB3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/142||I2C_Core_APB3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/117
Implementation;Synthesis||CD638||@W:Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/143||I2C_Core_APB3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_instruction_ram.architecture_i2c_instruction_ram.||I2C_LITEON_Op_Sens_test_sd.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/144||I2C_Instruction_RAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type seq_states.||I2C_LITEON_Op_Sens_test_sd.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/145||I2C_Instruction_RAM.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/100
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/146||I2C_Instruction_RAM.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/404
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/147||I2C_Instruction_RAM.vhd(418);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/418
Implementation;Synthesis||CD638||@W:Signal seq_instr_timeout is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/148||I2C_Instruction_RAM.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/102
Implementation;Synthesis||CD638||@W:Signal usram_delay_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/149||I2C_Instruction_RAM.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/113
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core.architecture_i2c_core.||I2C_LITEON_Op_Sens_test_sd.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/150||I2C_Core.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/24
Implementation;Synthesis||CD231||@N: Using onehot encoding for type i2c_states. For example, enumeration idle is mapped to "100000000000000000000".||I2C_LITEON_Op_Sens_test_sd.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/151||I2C_Core.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal op_finished is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/152||I2C_Core.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal sdae_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/153||I2C_Core.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/91
Implementation;Synthesis||CD638||@W:Signal scle_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/154||I2C_Core.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal i2c_data is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/155||I2C_Core.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/111
Implementation;Synthesis||CL169||@W:Pruning unused register SDA_mismatch_2. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/158||I2C_Core.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/211
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=25, width=10||I2C_LITEON_Op_Sens_test_sd.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/162||I2C_Instruction_RAM.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=25, width=10||I2C_LITEON_Op_Sens_test_sd.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/163||I2C_Instruction_RAM.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of i2c_status_out_last_2(1 downto 0). Either assign all bits or reduce the width of the signal.||I2C_LITEON_Op_Sens_test_sd.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/169||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/171||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/172||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/173||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of i2c_reg_ctrl(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/174||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/175||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||I2C_LITEON_Op_Sens_test_sd.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/176||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/177||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/180||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/183||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/186||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.coretimer_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/193||CoreTimer_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreTimer_C0\CoreTimer_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing coretimer_lib.coretimer.synth.||I2C_LITEON_Op_Sens_test_sd.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/194||coretimer.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/29
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||I2C_LITEON_Op_Sens_test_sd.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/195||coretimer.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/323
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/198||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/199||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/200||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/201||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/202||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/203||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/204||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/205||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/206||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/207||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/208||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/209||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/210||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/211||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/212||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit iPRDATA(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/213||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of iPRDATA(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/214||coretimer.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/457
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/217||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||I2C_LITEON_Op_Sens_test_sd.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/218||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/219||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/220||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/221||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||I2C_LITEON_Op_Sens_test_sd.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/222||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreabc_c0.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/229||COREABC_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/230||coreabc.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/58
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ticycle.||I2C_LITEON_Op_Sens_test_sd.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/231||coreabc.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/223
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/232||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD434||@W:Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/233||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/234||coreabc.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/235||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis||CD434||@W:Signal io_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/236||coreabc.vhd(727);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/727
Implementation;Synthesis||CD434||@W:Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/237||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/238||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/239||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/240||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/241||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/242||coreabc.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/822
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_LITEON_Op_Sens_test_sd.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/243||coreabc.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1001
Implementation;Synthesis||CD434||@W:Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/244||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD434||@W:Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||I2C_LITEON_Op_Sens_test_sd.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/245||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD638||@W:Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/246||coreabc.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/173
Implementation;Synthesis||CD638||@W:Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/247||coreabc.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/215
Implementation;Synthesis||CD638||@W:Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/248||coreabc.vhd(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/216
Implementation;Synthesis||CD638||@W:Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/249||coreabc.vhd(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/217
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/250||instructions.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/253||ramblocks.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/33
Implementation;Synthesis||CD638||@W:Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/254||ramblocks.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/255||ramblocks.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/53
Implementation;Synthesis||CD638||@W:Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/256||ramblocks.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/54
Implementation;Synthesis||CD638||@W:Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/257||ramblocks.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/258||ramblocks.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/259||ramblocks.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/260||ramblocks.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/68
Implementation;Synthesis||CD638||@W:Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/261||ramblocks.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/69
Implementation;Synthesis||CD638||@W:Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/262||ramblocks.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/263||ramblocks.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/264||ramblocks.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/77
Implementation;Synthesis||CD638||@W:Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||I2C_LITEON_Op_Sens_test_sd.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/265||ramblocks.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.||I2C_LITEON_Op_Sens_test_sd.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/266||ram128x8_smartfusion2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram64x18.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/267||smartfusion2.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/629
Implementation;Synthesis||CL252||@W:Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/276||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/277||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/278||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/279||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/280||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/281||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/282||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/283||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 8 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/284||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 9 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/285||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 10 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/286||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 11 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/287||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 12 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/288||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 13 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/289||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 14 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/290||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 15 of signal PRODUCT is floating -- simulation mismatch possible.||I2C_LITEON_Op_Sens_test_sd.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/291||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL169||@W:Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/292||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL169||@W:Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.||I2C_LITEON_Op_Sens_test_sd.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/293||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/294||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/295||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/296||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||I2C_LITEON_Op_Sens_test_sd.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/297||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL189||@N: Register bit INSTR_SLOT(2) is always 0.||I2C_LITEON_Op_Sens_test_sd.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/298||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of INSTR_SLOT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/299||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and4.syn_black_box.||I2C_LITEON_Op_Sens_test_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/302||smartfusion2.vhd(285);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/285
Implementation;Synthesis||CL177||@W:Sharing sequential element INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||I2C_LITEON_Op_Sens_test_sd.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/313||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ICYCLE.||I2C_LITEON_Op_Sens_test_sd.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/314||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL159||@N: Input PSLVERR_M is unused.||I2C_LITEON_Op_Sens_test_sd.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/321||coreabc.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input INITDATVAL is unused.||I2C_LITEON_Op_Sens_test_sd.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/322||coreabc.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input INITDONE is unused.||I2C_LITEON_Op_Sens_test_sd.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/323||coreabc.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input INITADDR is unused.||I2C_LITEON_Op_Sens_test_sd.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/324||coreabc.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input INITDATA is unused.||I2C_LITEON_Op_Sens_test_sd.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/325||coreabc.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PSEL_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/326||coreabc.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PENABLE_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/327||coreabc.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PWRITE_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/328||coreabc.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PADDR_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/329||coreabc.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PWDATA_S is unused.||I2C_LITEON_Op_Sens_test_sd.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/330||coreabc.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/130
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/334||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||I2C_LITEON_Op_Sens_test_sd.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/335||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||I2C_LITEON_Op_Sens_test_sd.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/336||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||I2C_LITEON_Op_Sens_test_sd.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/337||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/338||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/339||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/340||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/341||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/342||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/343||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/344||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/345||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/346||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/347||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/348||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/349||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/350||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/351||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/352||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/353||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/354||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/355||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/356||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/357||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/358||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/359||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/360||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/361||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/362||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/363||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/364||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/365||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/366||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/367||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/368||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/369||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/370||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/371||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/372||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/373||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/374||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/375||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||I2C_LITEON_Op_Sens_test_sd.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/376||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/379||coretimer.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/42
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status_sig.||I2C_LITEON_Op_Sens_test_sd.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/388||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register i2c_state_cur.||I2C_LITEON_Op_Sens_test_sd.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/395||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL247||@W:Input port bit 0 of clk_div_in(15 downto 0) is unused ||I2C_LITEON_Op_Sens_test_sd.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/415||I2C_Core.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register seq_state_cur.||I2C_LITEON_Op_Sens_test_sd.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/417||I2C_Instruction_RAM.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 5 of adr_to_mem(5 downto 0) is unused ||I2C_LITEON_Op_Sens_test_sd.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/424||I2C_Instruction_RAM.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit Blink_Count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/428||LED_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||CL260||@W:Pruning register bit 19 of Blink_Count(19 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C_LITEON_Op_Sens_test_sd.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/429||LED_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of fabric_int(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||I2C_LITEON_Op_Sens_test_sd.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/430||LED_controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input I2C_Sniff_SDA is unused.||I2C_LITEON_Op_Sens_test_sd.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/431||LED_controller.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input XTL is unused.||I2C_LITEON_Op_Sens_test_sd.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/434||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/522||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/540||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_clock_out_sig (in view: work.timer(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/543||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_OUT[7:0] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/544||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MT532||@W:Found signal identified as System clock which controls 6 sequential elements including I2C_Core_APB3_0.i2c_adr_to_mem[5:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/579||i2c_core_apb3.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/396
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 429 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR16\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/580||ram128x8_smartfusion2.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/103
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 39 sequential elements including LED_Controller_0.timer_Comp.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_LITEON_Op_Sens_test_sd.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/581||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||I2C_LITEON_Op_Sens_test_sd.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/583||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/595||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/621||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/628||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/668||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_LITEON_Op_Sens_test_sd.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/684||null;null
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||I2C_LITEON_Op_Sens_test_sd.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/693||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||I2C_LITEON_Op_Sens_test_sd.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/694||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 4 words by 3 bits.||I2C_LITEON_Op_Sens_test_sd.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/695||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnt[4:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/696||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/697||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.timer_Comp.timer_indic_sig is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/698||timer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/47
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.PWMs[5:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/699||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/700||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/701||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/702||led_controller.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/703||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/704||led_controller.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/244
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/705||led_controller.vhd(228);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/228
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/706||led_controller.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_1_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/707||led_controller.vhd(276);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/276
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. ||I2C_LITEON_Op_Sens_test_sd.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/708||led_controller.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/260
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/718||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[6:0] ||I2C_LITEON_Op_Sens_test_sd.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/719||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/720||coretimer.vhd(309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/309
Implementation;Synthesis||MO231||@N: Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] ||I2C_LITEON_Op_Sens_test_sd.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/721||coretimer.vhd(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd'/linenumber/233
Implementation;Synthesis||BN362||@N: Removing sequential instance i2c_adr_to_mem[5] (in view: work.I2C_Core_APB3(architecture_i2c_core_apb3)) of type view:PrimLib.lat(prim) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/722||i2c_core_apb3.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/396
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/729||i2c_instruction_ram.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/331
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs_1[9:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_LITEON_Op_Sens_test_sd.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/730||i2c_instruction_ram.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs[9:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_LITEON_Op_Sens_test_sd.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/731||i2c_instruction_ram.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/77
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_LITEON_Op_Sens_test_sd.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/757||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Core(architecture_i2c_core) instance i2c_clk_cnt[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/758||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un14_i2c_clk_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_LITEON_Op_Sens_test_sd.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/759||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un20_i2c_bus_ready_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_LITEON_Op_Sens_test_sd.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/760||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Blink_Count[18:0] ||I2C_LITEON_Op_Sens_test_sd.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/761||led_controller.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/330
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Bright_Count[15:0] ||I2C_LITEON_Op_Sens_test_sd.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/762||led_controller.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/353
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un6_bright_count (in view: work.LED_Controller(architecture_led_controller))||I2C_LITEON_Op_Sens_test_sd.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/763||led_controller.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/383
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un8_bright_count (in view: work.LED_Controller(architecture_led_controller))||I2C_LITEON_Op_Sens_test_sd.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/764||led_controller.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_controller.vhd'/linenumber/387
Implementation;Synthesis||MO106||@N: Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[57:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 113 words by 58 bits.||I2C_LITEON_Op_Sens_test_sd.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/789||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[8] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/790||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[9] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/791||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[18] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/792||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[19] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/793||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[20] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/794||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[21] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/795||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[22] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/796||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[23] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/797||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[24] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/798||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[25] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/799||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[42] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/800||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[43] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/801||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[44] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/802||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[45] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/803||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[46] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/804||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[47] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/805||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[48] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/806||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[49] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/807||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[50] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/808||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[51] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/809||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[52] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/810||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[53] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/811||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[54] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/812||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[55] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/813||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[56] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/814||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[57] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/815||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[41] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/816||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[39] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/817||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[38] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/818||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[37] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/819||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[36] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/820||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[40] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_LITEON_Op_Sens_test_sd.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/821||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[34] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.||I2C_LITEON_Op_Sens_test_sd.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/822||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.N_52_i (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 6 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/837||coreabc.vhd(672);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/672
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.un3_readram_i_o2 (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 34 loads 3 times to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/838||coreabc.vhd(846);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/846
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[35] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 23 loads 1 time to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/839||instructions.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/94
Implementation;Synthesis||FX271||@N: Replicating instance COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 2 loads 1 time(s) to improve timing.||I2C_LITEON_Op_Sens_test_sd.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/840||coreabc.vhd(704);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/704
Implementation;Synthesis||FP130||@N: Promoting Net COREABC_C0_0_PRESETN on CLKINT  I_831 ||I2C_LITEON_Op_Sens_test_sd.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/852||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||I2C_LITEON_Op_Sens_test_sd.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/904||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||I2C_LITEON_Op_Sens_test_sd.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_LITEON_Op_Sens_test_sd.srr'/linenumber/905||null;null
Implementation;Compile;RootName:I2C_LITEON_Op_Sens_test_sd
