;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 3, 20
	SUB @-127, 100
	ADD 240, 60
	SUB #0, -0
	SUB #0, <-4
	SPL 0, <-2
	SUB #0, <-4
	SUB -207, <-120
	SUB @-127, 100
	DAT #200, #150
	SLT 400, 0
	CMP @0, @-0
	CMP @0, @-0
	SUB -0, 0
	SUB -0, 0
	JMZ 120, 10
	SUB @-127, 100
	ADD -1, <-20
	SPL 0, <-2
	DAT #200, #100
	ADD -1, <-20
	ADD 400, 0
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SUB @0, @2
	CMP -1, <-20
	SPL 0, <-2
	SUB @124, 106
	SPL 0, <-2
	SUB -207, <-120
	SUB @121, 103
	SLT 503, 0
	DJN -1, @-20
	SUB @124, 106
	SLT 400, 0
	ADD 210, 31
	SLT 400, 0
	ADD 130, 9
	ADD 130, 9
	SUB 30, 202
	CMP -207, <-120
	ADD 30, 0
	MOV -4, <-20
	SLT 130, 9
