/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.37
Hash     : 42a1cfe
Date     : Feb 14 2024
Type     : Engineering
Log Time   : Wed Feb 14 11:36:23 2024 GMT
#Timing report of worst 36 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.339     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[0].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.218     1.829
emulate_reset_emu_arst_new_data_32[0].out[0] (.names at (48,41))                       0.000     1.829
| (intra 'clb' routing)                                                                0.000     1.829
| (inter-block routing)                                                                0.162     1.990
| (intra 'clb' routing)                                                                0.085     2.076
dout[0].in[2] (.names at (48,41))                                                      0.000     2.076
| (primitive '.names' combinational delay)                                             0.099     2.175
dout[0].out[0] (.names at (48,41))                                                     0.000     2.175
| (intra 'clb' routing)                                                                0.000     2.175
| (inter-block routing)                                                                0.399     2.574
| (intra 'io' routing)                                                                 0.733     3.307
out:dout[0].outpad[0] (.output at (49,44))                                             0.000     3.307
data arrival time                                                                                3.307

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.307
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.307


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.342     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[5].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.136     1.749
emulate_reset_emu_arst_new_data_32[5].out[0] (.names at (49,42))                       0.000     1.749
| (intra 'clb' routing)                                                                0.000     1.749
| (inter-block routing)                                                                0.162     1.911
| (intra 'clb' routing)                                                                0.085     1.996
dout[5].in[2] (.names at (49,42))                                                      0.000     1.996
| (primitive '.names' combinational delay)                                             0.148     2.144
dout[5].out[0] (.names at (49,42))                                                     0.000     2.144
| (intra 'clb' routing)                                                                0.000     2.144
| (inter-block routing)                                                                0.342     2.485
| (intra 'io' routing)                                                                 0.733     3.218
out:dout[5].outpad[0] (.output at (49,44))                                             0.000     3.218
data arrival time                                                                                3.218

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.218
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.218


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.342     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[3].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.218     1.832
emulate_reset_emu_arst_new_data_32[3].out[0] (.names at (49,42))                       0.000     1.832
| (intra 'clb' routing)                                                                0.085     1.917
dout[3].in[2] (.names at (49,42))                                                      0.000     1.917
| (primitive '.names' combinational delay)                                             0.197     2.114
dout[3].out[0] (.names at (49,42))                                                     0.000     2.114
| (intra 'clb' routing)                                                                0.000     2.114
| (inter-block routing)                                                                0.342     2.455
| (intra 'io' routing)                                                                 0.733     3.188
out:dout[3].outpad[0] (.output at (49,44))                                             0.000     3.188
data arrival time                                                                                3.188

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.188
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.188


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.339     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[7].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.136     1.746
emulate_reset_emu_arst_new_data_32[7].out[0] (.names at (48,41))                       0.000     1.746
| (intra 'clb' routing)                                                                0.085     1.831
dout[7].in[2] (.names at (48,41))                                                      0.000     1.831
| (primitive '.names' combinational delay)                                             0.218     2.049
dout[7].out[0] (.names at (48,41))                                                     0.000     2.049
| (intra 'clb' routing)                                                                0.000     2.049
| (inter-block routing)                                                                0.399     2.449
| (intra 'io' routing)                                                                 0.733     3.182
out:dout[7].outpad[0] (.output at (49,44))                                             0.000     3.182
data arrival time                                                                                3.182

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.182
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.182


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.339     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[6].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.218     1.829
emulate_reset_emu_arst_new_data_32[6].out[0] (.names at (48,41))                       0.000     1.829
| (intra 'clb' routing)                                                                0.085     1.914
dout[6].in[2] (.names at (48,41))                                                      0.000     1.914
| (primitive '.names' combinational delay)                                             0.099     2.013
dout[6].out[0] (.names at (48,41))                                                     0.000     2.013
| (intra 'clb' routing)                                                                0.000     2.013
| (inter-block routing)                                                                0.399     2.413
| (intra 'io' routing)                                                                 0.733     3.145
out:dout[6].outpad[0] (.output at (49,44))                                             0.000     3.145
data arrival time                                                                                3.145

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.145
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.145


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.342     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[2].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.218     1.832
emulate_reset_emu_arst_new_data_32[2].out[0] (.names at (49,42))                       0.000     1.832
| (intra 'clb' routing)                                                                0.085     1.917
dout[2].in[2] (.names at (49,42))                                                      0.000     1.917
| (primitive '.names' combinational delay)                                             0.148     2.065
dout[2].out[0] (.names at (49,42))                                                     0.000     2.065
| (intra 'clb' routing)                                                                0.000     2.065
| (inter-block routing)                                                                0.342     2.406
| (intra 'io' routing)                                                                 0.733     3.139
out:dout[2].outpad[0] (.output at (49,44))                                             0.000     3.139
data arrival time                                                                                3.139

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.139
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.139


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.342     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[4].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.136     1.749
emulate_reset_emu_arst_new_data_32[4].out[0] (.names at (49,42))                       0.000     1.749
| (intra 'clb' routing)                                                                0.085     1.834
dout[4].in[2] (.names at (49,42))                                                      0.000     1.834
| (primitive '.names' combinational delay)                                             0.218     2.052
dout[4].out[0] (.names at (49,42))                                                     0.000     2.052
| (intra 'clb' routing)                                                                0.000     2.052
| (inter-block routing)                                                                0.342     2.394
| (intra 'io' routing)                                                                 0.733     3.127
out:dout[4].outpad[0] (.output at (49,44))                                             0.000     3.127
data arrival time                                                                                3.127

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.127
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.127


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing)                                                                0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (inter-block routing)                                                                0.342     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[1].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.099     1.713
emulate_reset_emu_arst_new_data_32[1].out[0] (.names at (49,42))                       0.000     1.713
| (intra 'clb' routing)                                                                0.085     1.798
dout[1].in[2] (.names at (49,42))                                                      0.000     1.798
| (primitive '.names' combinational delay)                                             0.135     1.933
dout[1].out[0] (.names at (49,42))                                                     0.000     1.933
| (intra 'clb' routing)                                                                0.000     1.933
| (inter-block routing)                                                                0.342     2.275
| (intra 'io' routing)                                                                 0.733     3.008
out:dout[1].outpad[0] (.output at (49,44))                                             0.000     3.008
data arrival time                                                                                3.008

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.008
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.008


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.342     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[5].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.136     1.749
emulate_reset_emu_arst_new_data_32[5].out[0] (.names at (49,42))                        0.000     1.749
| (intra 'clb' routing)                                                                 0.000     1.749
| (inter-block routing)                                                                 0.162     1.911
| (intra 'clb' routing)                                                                 0.085     1.996
dout[5].in[2] (.names at (49,42))                                                       0.000     1.996
| (primitive '.names' combinational delay)                                              0.148     2.144
dout[5].out[0] (.names at (49,42))                                                      0.000     2.144
| (intra 'clb' routing)                                                                 0.000     2.144
| (inter-block routing)                                                                 0.162     2.305
| (intra 'clb' routing)                                                                 0.233     2.538
$auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42))                       0.000     2.538
data arrival time                                                                                 2.538

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.538
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.676


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.342     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[3].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.218     1.832
emulate_reset_emu_arst_new_data_32[3].out[0] (.names at (49,42))                        0.000     1.832
| (intra 'clb' routing)                                                                 0.085     1.917
dout[3].in[2] (.names at (49,42))                                                       0.000     1.917
| (primitive '.names' combinational delay)                                              0.197     2.114
dout[3].out[0] (.names at (49,42))                                                      0.000     2.114
| (intra 'clb' routing)                                                                 0.282     2.396
$auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42))                       0.000     2.396
data arrival time                                                                                 2.396

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.396
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.533


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.339     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[0].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.218     1.829
emulate_reset_emu_arst_new_data_32[0].out[0] (.names at (48,41))                        0.000     1.829
| (intra 'clb' routing)                                                                 0.000     1.829
| (inter-block routing)                                                                 0.162     1.990
| (intra 'clb' routing)                                                                 0.085     2.076
dout[0].in[2] (.names at (48,41))                                                       0.000     2.076
| (primitive '.names' combinational delay)                                              0.099     2.175
dout[0].out[0] (.names at (48,41))                                                      0.000     2.175
| (intra 'clb' routing)                                                                 0.184     2.359
$auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41))                       0.000     2.359
data arrival time                                                                                 2.359

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.359
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.496


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.342     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[4].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.136     1.749
emulate_reset_emu_arst_new_data_32[4].out[0] (.names at (49,42))                        0.000     1.749
| (intra 'clb' routing)                                                                 0.085     1.834
dout[4].in[2] (.names at (49,42))                                                       0.000     1.834
| (primitive '.names' combinational delay)                                              0.218     2.052
dout[4].out[0] (.names at (49,42))                                                      0.000     2.052
| (intra 'clb' routing)                                                                 0.303     2.356
$auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42))                       0.000     2.356
data arrival time                                                                                 2.356

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.356
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.493


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.339     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[7].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.136     1.746
emulate_reset_emu_arst_new_data_32[7].out[0] (.names at (48,41))                        0.000     1.746
| (intra 'clb' routing)                                                                 0.085     1.831
dout[7].in[2] (.names at (48,41))                                                       0.000     1.831
| (primitive '.names' combinational delay)                                              0.218     2.049
dout[7].out[0] (.names at (48,41))                                                      0.000     2.049
| (intra 'clb' routing)                                                                 0.282     2.331
$auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41))                       0.000     2.331
data arrival time                                                                                 2.331

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.331
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.469


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.342     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[2].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.218     1.832
emulate_reset_emu_arst_new_data_32[2].out[0] (.names at (49,42))                        0.000     1.832
| (intra 'clb' routing)                                                                 0.085     1.917
dout[2].in[2] (.names at (49,42))                                                       0.000     1.917
| (primitive '.names' combinational delay)                                              0.148     2.065
dout[2].out[0] (.names at (49,42))                                                      0.000     2.065
| (intra 'clb' routing)                                                                 0.233     2.298
$auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42))                       0.000     2.298
data arrival time                                                                                 2.298

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.298
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.435


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.339     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[6].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.218     1.829
emulate_reset_emu_arst_new_data_32[6].out[0] (.names at (48,41))                        0.000     1.829
| (intra 'clb' routing)                                                                 0.085     1.914
dout[6].in[2] (.names at (48,41))                                                       0.000     1.914
| (primitive '.names' combinational delay)                                              0.099     2.013
dout[6].out[0] (.names at (48,41))                                                      0.000     2.013
| (intra 'clb' routing)                                                                 0.221     2.234
$auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41))                       0.000     2.234
data arrival time                                                                                 2.234

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.234
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.371


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (inter-block routing)                                                                 0.342     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[1].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.099     1.713
emulate_reset_emu_arst_new_data_32[1].out[0] (.names at (49,42))                        0.000     1.713
| (intra 'clb' routing)                                                                 0.085     1.798
dout[1].in[2] (.names at (49,42))                                                       0.000     1.798
| (primitive '.names' combinational delay)                                              0.135     1.933
dout[1].out[0] (.names at (49,42))                                                      0.000     1.933
| (intra 'clb' routing)                                                                 0.221     2.154
$auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42))                       0.000     2.154
data arrival time                                                                                 2.154

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.154
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.291


#Path 17
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.342     1.939
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.024
$auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     2.024
data arrival time                                                                                                                                                                                                                                                      2.024

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.161


#Path 18
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.342     1.939
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.024
$auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     2.024
data arrival time                                                                                                                                                                                                                                                      2.024

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.161


#Path 19
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.342     1.939
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.024
$auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     2.024
data arrival time                                                                                                                                                                                                                                                      2.024

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.161


#Path 20
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.342     1.939
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.024
$auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     2.024
data arrival time                                                                                                                                                                                                                                                      2.024

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.161


#Path 21
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.342     1.939
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.024
$auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     2.024
data arrival time                                                                                                                                                                                                                                                      2.024

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.161


#Path 22
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.759
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.844
$auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.844
data arrival time                                                                                                                                                                                                                                                      1.844

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.844
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.981


#Path 23
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.759
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.844
$auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.844
data arrival time                                                                                                                                                                                                                                                      1.844

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.844
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.981


#Path 24
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     1.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.379
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.597
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.597
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.597
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.759
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.844
$auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.844
data arrival time                                                                                                                                                                                                                                                      1.844

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.844
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.981


#Path 25
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.399     1.294
| (intra 'clb' routing)                                                              0.184     1.478
$auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42))                       0.000     1.478
data arrival time                                                                              1.478

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.478
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.615


#Path 26
Startpoint: addr[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[3].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 27
Startpoint: addr[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addr[7].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.399     1.294
| (intra 'bram' routing)                                                   0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                    1.294

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -1.294
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.611


#Path 28
Startpoint: addr[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[2].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 29
Startpoint: addr[1].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[1].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 30
Startpoint: addr[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[0].inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 31
Startpoint: addr[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[6].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 32
Startpoint: addr[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[5].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 33
Startpoint: addr[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[4].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.399     1.294
| (intra 'bram' routing)                                                  0.000     1.294
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                   1.294

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.294
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.611


#Path 34
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.399     1.294
| (intra 'clb' routing)                                                     0.085     1.379
emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41))                       0.000     1.379
data arrival time                                                                     1.379

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.032     0.863
data required time                                                                    0.863
-------------------------------------------------------------------------------------------
data required time                                                                    0.863
data arrival time                                                                    -1.379
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.516


#Path 35
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
reset.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.399     1.294
| (intra 'clb' routing)                                                     0.085     1.379
emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41))                       0.000     1.379
data arrival time                                                                     1.379

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.032     0.863
data required time                                                                    0.863
-------------------------------------------------------------------------------------------
data required time                                                                    0.863
data arrival time                                                                    -1.379
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.516


#Path 36
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.399     1.294
| (intra 'bram' routing)                                                 0.000     1.294
DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.081     0.813
data required time                                                                 0.813
----------------------------------------------------------------------------------------
data required time                                                                 0.813
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.481


#End of timing report
