// Seed: 1147992731
module module_0;
  assign id_1 = id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1;
  id_1 :
  assert property (@(-1'd0 >> {1, id_1 == 1'h0}) id_1) assign id_2 = 1;
  wire id_3;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  parameter id_4 = 1;
  parameter id_5 = 'h0;
endmodule
macromodule module_2 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2
);
  wire id_4, id_5;
  module_0 modCall_1 ();
  assign id_2 = -1;
  wor id_6, id_7;
  assign id_6 = id_0;
endmodule
