// Seed: 1371548333
module module_0;
  wire id_1, id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    input  supply1 id_0,
    input  logic   id_1,
    output logic   id_2
);
  assign id_2 = id_1;
  always @(posedge 1'b0 or posedge 1 > 1) begin
    id_2 <= id_1;
    wait (id_0);
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0();
  always id_2 = #1 1;
endmodule
module module_3 (
    output tri  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  assign id_3 = 1;
  initial begin
    id_3 = id_1 !=? id_1;
    id_0 = 1'b0;
  end
  bufif0 (id_0, id_1, id_2);
  module_0();
endmodule
