<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>
defines: 
time_elapsed: 2.680s
ram usage: 45612 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu3og9j6w/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:27</a>: Compile module &#34;work@sum&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:4</a>: Compile module &#34;work@sum_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:4</a>: Top level module &#34;work@sum_test&#34;.

[ERR:EL0507] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:43</a>: Instantiation loop for &#34;work@sum&#34;,
             <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:13</a>: previous instantiation.

[ERR:EL0507] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:44</a>: Instantiation loop for &#34;work@sum&#34;,
             <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v:13</a>: previous instantiation.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@sum_test), id:77
|vpiName:work@sum_test
|uhdmallPackages:
\_package: builtin, id:78, parent:work@sum_test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:79
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:80
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:81
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:82
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@sum, id:83, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:27, parent:work@sum_test
  |vpiDefName:work@sum
  |vpiFullName:work@sum
  |vpiProcess:
  \_always: , id:10, line:45
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:11, line:45
      |vpiCondition:
      \_operation: , id:12, line:45
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:13, line:45
          |vpiName:clk
          |vpiFullName:work@sum.clk
      |vpiStmt:
      \_assignment: , id:18, line:45
        |vpiLhs:
        \_ref_obj: (s), id:14, line:45
          |vpiName:s
          |vpiFullName:work@sum.s
        |vpiRhs:
        \_operation: , id:16, line:45
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (a1), id:15, line:45
            |vpiName:a1
            |vpiFullName:work@sum.a1
          |vpiOperand:
          \_ref_obj: (a2), id:17, line:45
            |vpiName:a2
            |vpiFullName:work@sum.a2
  |vpiPort:
  \_port: (clk), id:84, line:34
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:88
      |vpiActual:
      \_logic_net: (clk), id:87, line:34
        |vpiName:clk
        |vpiFullName:work@sum.clk
  |vpiPort:
  \_port: (addends), id:85, line:35
    |vpiName:addends
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:90
      |vpiActual:
      \_logic_net: (addends), id:89, line:35
        |vpiName:addends
        |vpiFullName:work@sum.addends
  |vpiPort:
  \_port: (s), id:86, line:36
    |vpiName:s
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:92
      |vpiActual:
      \_logic_net: (s), id:91, line:36
        |vpiName:s
        |vpiFullName:work@sum.s
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (clk), id:87, line:34
  |vpiNet:
  \_logic_net: (addends), id:89, line:35
  |vpiNet:
  \_logic_net: (s), id:91, line:36
  |vpiNet:
  \_logic_net: (a1), id:93, line:41
    |vpiName:a1
    |vpiFullName:work@sum.a1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (a2), id:94, line:42
    |vpiName:a2
    |vpiFullName:work@sum.a2
    |vpiNetType:1
  |vpiParamAssign:
  \_param_assign: , id:1, line:29
    |vpiRhs:
    \_constant: , id:2, line:29
      |vpiConstType:7
      |vpiSize:32
      |INT:4
    |vpiLhs:
    \_parameter: (n), id:0, line:29
      |vpiName:n
  |vpiParamAssign:
  \_param_assign: , id:4, line:30
    |vpiRhs:
    \_constant: , id:5, line:30
      |vpiConstType:7
      |vpiSize:32
      |INT:8
    |vpiLhs:
    \_parameter: (width), id:3, line:30
      |vpiName:width
  |vpiParamAssign:
  \_param_assign: , id:7, line:31
    |vpiRhs:
    \_constant: , id:9, line:31
      |INT:2
    |vpiLhs:
    \_parameter: (log_n), id:6, line:31
      |vpiName:log_n
  |vpiParameter:
  \_parameter: (n), id:0, line:29
  |vpiParameter:
  \_parameter: (width), id:3, line:30
  |vpiParameter:
  \_parameter: (log_n), id:6, line:31
|uhdmallModules:
\_module: work@sum_test, id:95, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:4, parent:work@sum_test
  |vpiDefName:work@sum_test
  |vpiFullName:work@sum_test
  |vpiProcess:
  \_initial: , id:19
    |vpiStmt:
    \_begin: , id:20, line:8
      |vpiFullName:work@sum_test
      |vpiStmt:
      \_assignment: , id:23, line:9
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:21, line:9
          |vpiName:clk
          |vpiFullName:work@sum_test.clk
        |vpiRhs:
        \_constant: , id:22, line:9
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_forever_stmt: , id:24, line:10
        |vpiStmt:
        \_delay_control: , id:25, line:10
          |#10
          |vpiStmt:
          \_assignment: , id:29, line:10
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (clk), id:26, line:10
              |vpiName:clk
              |vpiFullName:work@sum_test.clk
            |vpiRhs:
            \_operation: , id:27, line:10
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (clk), id:28, line:10
                |vpiName:clk
                |vpiFullName:work@sum_test.clk
  |vpiProcess:
  \_initial: , id:30
    |vpiStmt:
    \_begin: , id:31, line:15
      |vpiFullName:work@sum_test
      |vpiStmt:
      \_sys_func_call: ($display), id:32, line:16
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:33, line:16
          |vpiConstType:6
          |vpiSize:13
          |STRING:&#34;Starting...&#34;
      |vpiStmt:
      \_repeat: , id:35, line:17
        |vpiCondition:
        \_constant: , id:34, line:17
          |vpiConstType:7
          |vpiSize:32
          |INT:50
        |vpiStmt:
        \_event_control: , id:36, line:17
          |vpiCondition:
          \_operation: , id:37, line:17
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (clk), id:38, line:17
              |vpiName:clk
              |vpiFullName:work@sum_test.clk
      |vpiStmt:
      \_sys_func_call: ($display), id:39, line:18
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:40, line:18
          |vpiConstType:6
          |vpiSize:10
          |STRING:&#34;sum = %d&#34;
        |vpiArgument:
        \_ref_obj: (s), id:41, line:18
          |vpiName:s
      |vpiStmt:
      \_if_else: , id:45, line:19
        |vpiCondition:
        \_operation: , id:43, line:19
          |vpiOperand:
          \_ref_obj: (s), id:42, line:19
            |vpiName:s
            |vpiFullName:work@sum_test.s
          |vpiOperand:
          \_constant: , id:44, line:19
            |vpiConstType:7
            |vpiSize:32
            |INT:150
        |vpiStmt:
        \_sys_func_call: ($display), id:46, line:20
          |vpiName:$display
          |vpiArgument:
          \_constant: , id:47, line:20
            |vpiConstType:6
            |vpiSize:36
            |STRING:&#34;FAILED: expected 150, received %0d&#34;
          |vpiArgument:
          \_ref_obj: (s), id:48, line:20
            |vpiName:s
        |vpiElseStmt:
        \_sys_func_call: ($display), id:49, line:22
          |vpiName:$display
          |vpiArgument:
          \_constant: , id:50, line:22
            |vpiConstType:6
            |vpiSize:8
            |STRING:&#34;PASSED&#34;
      |vpiStmt:
      \_sys_func_call: ($finish), id:51, line:23
        |vpiName:$finish
  |vpiNet:
  \_logic_net: (clk), id:96, line:5
    |vpiName:clk
    |vpiFullName:work@sum_test.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (s), id:97, line:6
    |vpiName:s
    |vpiFullName:work@sum_test.s
    |vpiNetType:1
|uhdmtopModules:
\_module: work@sum_test (work@sum_test), id:98, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:4
  |vpiDefName:work@sum_test
  |vpiName:work@sum_test
  |vpiModule:
  \_module: work@sum (sum), id:99, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:13, parent:work@sum_test
    |vpiDefName:work@sum
    |vpiName:sum
    |vpiFullName:work@sum_test.sum
    |vpiPort:
    \_port: (clk), id:57, line:34, parent:sum
      |vpiName:clk
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: , id:74
        |vpiActual:
        \_logic_net: (clk), id:60, line:34, parent:sum
          |vpiName:clk
          |vpiFullName:work@sum_test.sum.clk
    |vpiPort:
    \_port: (addends), id:58, line:35, parent:sum
      |vpiName:addends
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: , id:75
        |vpiActual:
        \_logic_net: (addends), id:61, line:35, parent:sum
          |vpiName:addends
          |vpiFullName:work@sum_test.sum.addends
    |vpiPort:
    \_port: (s), id:59, line:36, parent:sum
      |vpiName:s
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: , id:76
        |vpiActual:
        \_logic_net: (s), id:65, line:36, parent:sum
          |vpiName:s
          |vpiFullName:work@sum_test.sum.s
          |vpiNetType:48
          |vpiRange:
          \_range: , id:64
            |vpiLeftRange:
            \_constant: , id:62
              |INT:9
            |vpiRightRange:
            \_constant: , id:63
              |INT:0
    |vpiNet:
    \_logic_net: (clk), id:60, line:34, parent:sum
    |vpiNet:
    \_logic_net: (addends), id:61, line:35, parent:sum
    |vpiNet:
    \_logic_net: (s), id:65, line:36, parent:sum
    |vpiNet:
    \_logic_net: (a1), id:69, line:41, parent:sum
      |vpiName:a1
      |vpiFullName:work@sum_test.sum.a1
      |vpiNetType:1
      |vpiRange:
      \_range: , id:68
        |vpiLeftRange:
        \_constant: , id:66
          |INT:9
        |vpiRightRange:
        \_constant: , id:67
          |INT:0
    |vpiNet:
    \_logic_net: (a2), id:73, line:42, parent:sum
      |vpiName:a2
      |vpiFullName:work@sum_test.sum.a2
      |vpiNetType:1
      |vpiRange:
      \_range: , id:72
        |vpiLeftRange:
        \_constant: , id:70
          |INT:9
        |vpiRightRange:
        \_constant: , id:71
          |INT:0
    |vpiInstance:
    \_module: work@sum_test (work@sum_test), id:98, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:4
    |vpiModule:
    \_module: work@sum_test (work@sum_test), id:98, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2728812c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812c.v</a>, line:4
    |vpiParameter:
    \_parameter: (log_n), id:100, line:31
      |vpiName:log_n
      |INT:2
    |vpiParameter:
    \_parameter: (n), id:101, line:29
      |vpiName:n
      |INT:4
    |vpiParameter:
    \_parameter: (width), id:102, line:30
      |vpiName:width
      |INT:8
  |vpiNet:
  \_logic_net: (clk), id:52, line:5, parent:work@sum_test
    |vpiName:clk
    |vpiFullName:work@sum_test.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (s), id:56, line:6, parent:work@sum_test
    |vpiName:s
    |vpiFullName:work@sum_test.s
    |vpiNetType:1
    |vpiRange:
    \_range: , id:55
      |vpiLeftRange:
      \_constant: , id:53
        |INT:10
      |vpiRightRange:
      \_constant: , id:54
        |INT:0

Object: work_sum of type 32 @ 27
Object:  of type 40 @ 29
Object: n of type 41 @ 29
Object:  of type 7 @ 29
Object:  of type 40 @ 30
Object: width of type 41 @ 30
Object:  of type 7 @ 30
Object:  of type 40 @ 31
Object: log_n of type 41 @ 31
Object:  of type 7 @ 31
Object:  of type 1 @ 45
Object:  of type 39 @ 45
Object: clk of type 608 @ 45
Object:  of type 3 @ 45
Object:  of type 39 @ 45
Object: a1 of type 608 @ 45
Object: a2 of type 608 @ 45
Object: s of type 608 @ 45
Object: work_sum_test of type 32 @ 4
Object:  of type 24 @ 0
Object: work_sum_test of type 4 @ 8
Object:  of type 3 @ 9
Object:  of type 7 @ 9
Object: clk of type 608 @ 9
Object:  of type 17 @ 10
%Error: 	! Unhandled type: 17
Object:  of type 24 @ 0
Object: work_sum_test of type 4 @ 15
Object: $display of type 56 @ 16
Object:  of type 7 @ 16
%Error: 	! Encountered unhandled SysFuncCall: $display
Object:  of type 51 @ 17
%Error: 	! Unhandled type: 51
Object: $display of type 56 @ 18
Object:  of type 7 @ 18
Object: s of type 608 @ 18
Object:  of type 23 @ 19
Object:  of type 39 @ 19
%Error: 	! Encountered unhandled operation: 0
Object: $display of type 56 @ 20
Object:  of type 7 @ 20
Object: s of type 608 @ 20
Object: $display of type 56 @ 22
Object:  of type 7 @ 22
%Error: Internal Error: ../V3Ast.cpp:341: Null item passed to setOp1p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>