# pipeline_simulator
Implemented a Pipelined, functional processor simulator for the reduced MIPS R3000 ISA. 
