5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude8.vcd) 2 -o (exclude8.cdd) 2 -v (exclude8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude8.v 10 31 1
2 1 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 16
3 1 main.u$0 "main.u$0" 0 exclude8.v 16 20 1
2 2 17 50008 1 0 21004 0 0 1 16 0 0
2 3 17 10001 0 1 1410 0 0 1 1 a
2 4 17 10008 1 37 16 2 3
2 5 18 20002 1 0 1008 0 0 32 48 5 0
2 6 18 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 19 50008 1 0 21008 0 0 1 16 1 0
2 8 19 10001 0 1 1410 0 0 1 1 a
2 9 19 10008 1 37 1a 7 8
4 9 0 0 0 19
4 6 0 9 0 18
4 4 11 6 6 17
3 1 main.u$1 "main.u$1" 0 exclude8.v 22 29 1
