$comment
	File created using the following command:
		vcd file seven_segnent.msim.vcd -direction
$end
$date
	Thu Jun 05 20:23:33 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module seven_segnent_vlg_vec_tst $end
$var reg 4 ! din [3:0] $end
$var wire 1 " dout [6] $end
$var wire 1 # dout [5] $end
$var wire 1 $ dout [4] $end
$var wire 1 % dout [3] $end
$var wire 1 & dout [2] $end
$var wire 1 ' dout [1] $end
$var wire 1 ( dout [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 dout[0]~output_o $end
$var wire 1 1 dout[1]~output_o $end
$var wire 1 2 dout[2]~output_o $end
$var wire 1 3 dout[3]~output_o $end
$var wire 1 4 dout[4]~output_o $end
$var wire 1 5 dout[5]~output_o $end
$var wire 1 6 dout[6]~output_o $end
$var wire 1 7 din[3]~input_o $end
$var wire 1 8 din[2]~input_o $end
$var wire 1 9 din[0]~input_o $end
$var wire 1 : din[1]~input_o $end
$var wire 1 ; dout~0_combout $end
$var wire 1 < dout~1_combout $end
$var wire 1 = dout~2_combout $end
$var wire 1 > dout~3_combout $end
$var wire 1 ? dout~4_combout $end
$var wire 1 @ dout~5_combout $end
$var wire 1 A dout~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
$end
#20000
b1 !
19
0)
1@
1?
1>
1;
15
14
13
10
1#
1$
1%
1(
#30000
b0 !
09
1)
0@
0?
0>
0;
05
04
03
00
0#
0$
0%
0(
#40000
b10 !
1:
0)
0A
1@
1=
06
15
12
0"
1#
1&
#50000
b0 !
0:
1)
1A
0@
0=
16
05
02
1"
0#
0&
#1000000
