###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:43 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -early  -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_min_path.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[10]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.174
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.815
  Arrival Time                  3.571
  Slack Time                   -2.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                               Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                   -            -       0.000    2.244  
      m_clk__L1_I0/A                                        ^     m_clk                                   BUF_X16      0.000   0.000    2.244  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.603  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.603  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.748  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.755  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.300  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.557  
      ROM_512x16_0_INST/Q[10]                               ^     rom_data[10]                            rom_512x16A  1.914   3.227    5.472  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A342/B        ^     rom_data[10]                            MUX2_X1      -0.012  3.215    5.459  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A342/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_16  MUX2_X1      0.356   3.571    5.815  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_16  SDFFR_X2     0.000   3.571    5.815  
      ------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.244  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.244  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.932  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.932  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.791  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.791  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.659  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.659  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.540  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.540  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.420  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.420  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.306  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.306  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.186  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.186  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -1.013  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -1.012  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.905  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.904  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.520  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.520  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.116  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.115  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.265  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.265  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.664  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.665  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.054  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.054  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.434  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.434  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.589  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.589  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.698  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.698  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.900  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.901  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.041  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.041  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.203  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.203  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.306  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.307  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.482  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.482  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.628  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.629  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.835  
      m_clk__L18_I0/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.835  
      m_clk__L18_I0/ZN                                       v     m_clk__L18_N0  INV_X32   0.153  5.232    2.988  
      m_clk__L19_I0/A                                        v     m_clk__L18_N0  INV_X32   0.000  5.232    2.988  
      m_clk__L19_I0/ZN                                       ^     m_clk__L19_N0  INV_X32   0.156  5.388    3.144  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/CK  ^     m_clk__L19_N0  SDFFR_X2  0.000  5.388    3.144  
      --------------------------------------------------------------------------------------------------------------
Path 2: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[9]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.368
+ Hold                         -0.171
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.797
  Arrival Time                  3.565
  Slack Time                   -2.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.232  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.232  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.590  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.590  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.735  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.743  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.288  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.545  
      ROM_512x16_0_INST/Q[9]                               ^     rom_data[9]                             rom_512x16A  1.913   3.226    5.458  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A347/B       ^     rom_data[9]                             MUX2_X1      -0.012  3.214    5.446  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A347/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_11  MUX2_X1      0.351   3.565    5.797  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_11  SDFFR_X2     0.000   3.565    5.797  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk          -         -      0.000    -2.232  
      m_clk__I10/A                                          ^     m_clk          BUF_X16   0.000  0.000    -2.232  
      m_clk__I10/Z                                          ^     m_clk__N10     BUF_X16   0.312  0.312    -1.919  
      m_clk__I9/A                                           ^     m_clk__N10     BUF_X16   0.000  0.312    -1.919  
      m_clk__I9/Z                                           ^     m_clk__N9      BUF_X16   0.141  0.453    -1.778  
      m_clk__I8/A                                           ^     m_clk__N9      BUF_X16   0.000  0.453    -1.778  
      m_clk__I8/Z                                           ^     m_clk__N8      BUF_X16   0.132  0.585    -1.647  
      m_clk__I7/A                                           ^     m_clk__N8      BUF_X16   0.000  0.585    -1.647  
      m_clk__I7/Z                                           ^     m_clk__N7      BUF_X16   0.119  0.704    -1.528  
      m_clk__I6/A                                           ^     m_clk__N7      BUF_X16   0.000  0.704    -1.528  
      m_clk__I6/Z                                           ^     m_clk__N6      BUF_X16   0.120  0.824    -1.408  
      m_clk__I5/A                                           ^     m_clk__N6      BUF_X16   0.000  0.824    -1.408  
      m_clk__I5/Z                                           ^     m_clk__N5      BUF_X16   0.114  0.938    -1.293  
      m_clk__I4/A                                           ^     m_clk__N5      BUF_X16   0.000  0.938    -1.293  
      m_clk__I4/Z                                           ^     m_clk__N4      BUF_X16   0.120  1.058    -1.173  
      m_clk__L1_I1/A                                        ^     m_clk__N4      BUF_X16   0.000  1.058    -1.173  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -1.000  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1   INV_X32   0.000  1.232    -1.000  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.892  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.891  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.507  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.507  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.103  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.102  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.278  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.278  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.677  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.678  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.067  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.067  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.446  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0   INV_X32   0.000  3.678    1.446  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.602  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.602  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0  INV_X32   0.109  3.942    1.710  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0  INV_X32   0.000  3.942    1.710  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.912  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.914  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0  INV_X32   0.140  4.285    2.054  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0  INV_X32   0.000  4.285    2.054  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.216  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.216  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0  INV_X32   0.104  4.551    2.319  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0  INV_X32   0.001  4.551    2.320  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.495  
      m_clk__L16_I0/A                                       ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.495  
      m_clk__L16_I0/ZN                                      v     m_clk__L16_N0  INV_X32   0.146  4.873    2.641  
      m_clk__L17_I0/A                                       v     m_clk__L16_N0  INV_X32   0.001  4.873    2.642  
      m_clk__L17_I0/ZN                                      ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.848  
      m_clk__L18_I1/A                                       ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.848  
      m_clk__L18_I1/ZN                                      v     m_clk__L18_N1  INV_X32   0.135  5.215    2.983  
      m_clk__L19_I2/A                                       v     m_clk__L18_N1  INV_X32   0.000  5.215    2.983  
      m_clk__L19_I2/ZN                                      ^     m_clk__L19_N2  INV_X32   0.153  5.368    3.136  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/CK  ^     m_clk__L19_N2  SDFFR_X2  0.000  5.368    3.136  
      -------------------------------------------------------------------------------------------------------------
Path 3: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[2]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.171
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.770
  Arrival Time                  3.581
  Slack Time                   -2.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.189  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.189  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.548  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.548  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.693  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.700  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.245  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.502  
      ROM_512x16_0_INST/Q[2]                               ^     rom_data[2]                             rom_512x16A  1.913   3.226    5.416  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A339/B       ^     rom_data[2]                             MUX2_X1      -0.010  3.216    5.405  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A339/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_19  MUX2_X1      0.365   3.581    5.770  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_19  SDFFR_X2     0.000   3.581    5.770  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.189  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.189  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.877  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.877  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.736  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.736  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.605  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.605  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.486  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.486  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.365  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.365  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.251  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.251  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.131  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.131  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.958  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.958  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.850  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.849  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.465  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.465  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    -0.061  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    -0.060  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.320  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.320  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.719  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.720  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.109  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.109  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.488  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.489  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.644  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.644  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.727  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.727  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.843  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.843  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    1.954  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    1.956  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.134  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.135  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.265  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.265  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.467  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.468  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.605  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.605  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.813  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.813  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    2.977  
      m_clk__L19_I64/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    2.977  
      m_clk__L19_I64/ZN                                     ^     m_clk__L19_N64  INV_X32   0.175  5.342    3.152  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/CK  ^     m_clk__L19_N64  SDFFR_X2  0.000  5.342    3.152  
      --------------------------------------------------------------------------------------------------------------
Path 4: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[11]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.792
  Arrival Time                  3.605
  Slack Time                   -2.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                               Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                   -            -       0.000    2.187  
      m_clk__L1_I0/A                                        ^     m_clk                                   BUF_X16      0.000   0.000    2.187  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.545  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.545  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                            INV_X32      0.145   0.504    2.691  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.698  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.243  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.500  
      ROM_512x16_0_INST/Q[11]                               ^     rom_data[11]                            rom_512x16A  1.914   3.227    5.414  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A348/B        ^     rom_data[11]                            MUX2_X1      -0.011  3.216    5.403  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A348/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_10  MUX2_X1      0.390   3.605    5.792  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_10  SDFFR_X2     0.000   3.605    5.792  
      ------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.187  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.187  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.875  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.875  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.734  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.734  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.602  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.602  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.483  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.483  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.363  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.363  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.249  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.249  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.129  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.129  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.955  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.955  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.847  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.847  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.463  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.463  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.058  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.057  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.322  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.322  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.722  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.723  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.111  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.112  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.491  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.491  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.646  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.646  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.755  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.755  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.957  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.958  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.098  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.098  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.260  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.260  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.364  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.364  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.539  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.539  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.686  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.686  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.892  
      m_clk__L18_I0/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.892  
      m_clk__L18_I0/ZN                                       v     m_clk__L18_N0  INV_X32   0.153  5.232    3.045  
      m_clk__L19_I0/A                                        v     m_clk__L18_N0  INV_X32   0.000  5.232    3.045  
      m_clk__L19_I0/ZN                                       ^     m_clk__L19_N0  INV_X32   0.156  5.388    3.201  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/CK  ^     m_clk__L19_N0  SDFFR_X2  0.000  5.388    3.201  
      --------------------------------------------------------------------------------------------------------------
Path 5: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[13]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.200
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.788
  Arrival Time                  3.614
  Slack Time                   -2.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                    Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                  -            -       0.000    2.175  
      m_clk__L1_I0/A                                        ^     m_clk                                  BUF_X16      0.000   0.000    2.175  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                           BUF_X16      0.358   0.358    2.533  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                           INV_X32      0.000   0.358    2.533  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                           INV_X32      0.145   0.503    2.678  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                           INV_X32      0.007   0.511    2.685  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                           INV_X32      0.545   1.056    3.230  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                           rom_512x16A  0.257   1.313    3.487  
      ROM_512x16_0_INST/Q[13]                               ^     rom_data[13]                           rom_512x16A  1.916   3.229    5.404  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A350/B        ^     rom_data[13]                           MUX2_X1      -0.012  3.218    5.392  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A350/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_8  MUX2_X1      0.396   3.614    5.788  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_8  SDFFR_X2     0.000   3.614    5.788  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.175  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.174  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.862  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.862  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.721  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.721  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.590  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.590  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.471  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.471  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.350  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.350  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.236  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.236  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.116  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.116  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.943  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.943  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.835  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.834  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.450  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.450  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.046  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.045  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.335  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.335  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.734  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.735  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.124  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.124  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.503  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.503  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.659  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.659  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.767  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.767  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.969  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.971  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.111  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.111  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.273  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.273  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.376  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.377  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.552  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.552  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.698  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.699  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.905  
      m_clk__L18_I0/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.905  
      m_clk__L18_I0/ZN                                       v     m_clk__L18_N0  INV_X32   0.153  5.232    3.058  
      m_clk__L19_I0/A                                        v     m_clk__L18_N0  INV_X32   0.000  5.232    3.058  
      m_clk__L19_I0/ZN                                       ^     m_clk__L19_N0  INV_X32   0.156  5.388    3.214  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/CK  ^     m_clk__L19_N0  SDFFR_X2  0.000  5.388    3.214  
      --------------------------------------------------------------------------------------------------------------
Path 6: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[12]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.204
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.785
  Arrival Time                  3.622
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                    Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                  -            -       0.000    2.163  
      m_clk__L1_I0/A                                        ^     m_clk                                  BUF_X16      0.000   0.000    2.163  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                           BUF_X16      0.358   0.358    2.522  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                           INV_X32      0.000   0.358    2.522  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                           INV_X32      0.145   0.503    2.667  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                           INV_X32      0.007   0.511    2.674  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                           INV_X32      0.545   1.056    3.219  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                           rom_512x16A  0.257   1.313    3.476  
      ROM_512x16_0_INST/Q[12]                               ^     rom_data[12]                           rom_512x16A  1.917   3.230    5.393  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A349/B        ^     rom_data[12]                           MUX2_X1      -0.012  3.218    5.381  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A349/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_9  MUX2_X1      0.404   3.622    5.785  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_9  SDFFR_X2     0.000   3.622    5.785  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.163  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.163  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.851  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.851  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.710  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.710  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.578  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.578  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.459  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.459  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.339  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.339  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.225  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.225  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.105  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.105  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.932  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.931  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.824  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.823  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.439  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.439  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.034  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.033  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.346  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.346  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.745  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.746  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.135  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.135  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.515  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.515  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.670  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.670  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.779  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.779  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.981  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.982  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.122  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.122  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.284  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.284  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.388  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.388  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.563  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.563  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.709  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.710  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.916  
      m_clk__L18_I0/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.916  
      m_clk__L18_I0/ZN                                       v     m_clk__L18_N0  INV_X32   0.153  5.232    3.069  
      m_clk__L19_I0/A                                        v     m_clk__L18_N0  INV_X32   0.000  5.232    3.069  
      m_clk__L19_I0/ZN                                       ^     m_clk__L19_N0  INV_X32   0.156  5.388    3.225  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/CK  ^     m_clk__L19_N0  SDFFR_X2  0.000  5.388    3.225  
      --------------------------------------------------------------------------------------------------------------
Path 7: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[15]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.368
+ Hold                         -0.205
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.763
  Arrival Time                  3.614
  Slack Time                   -2.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                               Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                   -            -       0.000    2.149  
      m_clk__L1_I0/A                                        ^     m_clk                                   BUF_X16      0.000   0.000    2.149  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.507  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.507  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.653  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.660  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.205  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.462  
      ROM_512x16_0_INST/Q[15]                               ^     rom_data[15]                            rom_512x16A  1.911   3.224    5.373  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A337/B        ^     rom_data[15]                            MUX2_X1      -0.012  3.212    5.361  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A337/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_22  MUX2_X1      0.402   3.614    5.763  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_22  SDFFR_X2     0.000   3.614    5.763  
      ------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.149  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.149  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.837  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.837  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.696  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.696  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.564  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.564  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.445  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.445  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.325  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.325  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.211  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.211  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.091  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.091  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.917  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.917  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.809  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.809  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.425  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.425  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    -0.020  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    -0.019  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.360  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.360  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.760  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.761  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.149  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.150  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.529  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.529  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.684  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.684  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.793  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.793  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    1.995  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    1.996  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.136  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.136  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.298  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.298  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.402  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.402  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.577  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.577  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.724  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.724  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.930  
      m_clk__L18_I1/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.930  
      m_clk__L18_I1/ZN                                       v     m_clk__L18_N1  INV_X32   0.135  5.215    3.066  
      m_clk__L19_I2/A                                        v     m_clk__L18_N1  INV_X32   0.000  5.215    3.066  
      m_clk__L19_I2/ZN                                       ^     m_clk__L19_N2  INV_X32   0.153  5.368    3.219  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/CK  ^     m_clk__L19_N2  SDFFR_X2  0.000  5.368    3.219  
      --------------------------------------------------------------------------------------------------------------
Path 8: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[6]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.751
  Arrival Time                  3.608
  Slack Time                   -2.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.143  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.143  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.501  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.501  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.504    2.646  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.654  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.199  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.456  
      ROM_512x16_0_INST/Q[6]                               ^     rom_data[6]                             rom_512x16A  1.911   3.224    5.367  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A344/B       ^     rom_data[6]                             MUX2_X1      -0.011  3.213    5.356  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A344/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_14  MUX2_X1      0.395   3.608    5.750  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_14  SDFFR_X2     0.000   3.608    5.751  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.143  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.143  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.830  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.830  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.689  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.689  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.558  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.558  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.439  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.439  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.319  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.319  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.204  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.204  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.084  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.084  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.911  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.911  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.803  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.802  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.418  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.418  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    -0.014  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    -0.013  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.367  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.367  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.766  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.767  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.156  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.156  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.535  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.535  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.691  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.691  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.774  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.774  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.890  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.890  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.001  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.002  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.181  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.182  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.312  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.312  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.514  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.515  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.652  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.652  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.860  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.860  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.024  
      m_clk__L19_I64/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.024  
      m_clk__L19_I64/ZN                                     ^     m_clk__L19_N64  INV_X32   0.175  5.342    3.199  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/CK  ^     m_clk__L19_N64  SDFFR_X2  0.000  5.342    3.199  
      --------------------------------------------------------------------------------------------------------------
Path 9: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[5]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.750
  Arrival Time                  3.609
  Slack Time                   -2.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.141  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.141  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.499  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.499  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.644  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.652  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.197  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.454  
      ROM_512x16_0_INST/Q[5]                               ^     rom_data[5]                             rom_512x16A  1.912   3.224    5.365  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A343/B       ^     rom_data[5]                             MUX2_X1      -0.012  3.213    5.354  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A343/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_15  MUX2_X1      0.397   3.609    5.750  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_15  SDFFR_X2     0.000   3.609    5.750  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.141  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.141  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.829  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.829  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.687  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.687  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.556  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.556  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.437  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.437  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.317  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.317  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.202  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.202  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.082  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.082  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.909  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.909  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.801  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.800  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.416  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.416  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    -0.012  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    -0.011  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.368  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.369  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.768  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.769  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.157  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.158  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.537  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.537  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.693  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.693  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.776  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.776  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.891  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.892  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.002  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.004  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.183  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.184  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.314  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.314  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.516  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.517  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.653  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.653  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.862  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.862  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.025  
      m_clk__L19_I64/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.026  
      m_clk__L19_I64/ZN                                     ^     m_clk__L19_N64  INV_X32   0.175  5.342    3.201  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/CK  ^     m_clk__L19_N64  SDFFR_X2  0.000  5.342    3.201  
      --------------------------------------------------------------------------------------------------------------
Path 10: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[7]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.744
  Arrival Time                  3.618
  Slack Time                   -2.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.126  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.126  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.484  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.484  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.629  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.637  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.182  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.439  
      ROM_512x16_0_INST/Q[7]                               ^     rom_data[7]                             rom_512x16A  1.911   3.224    5.350  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A345/B       ^     rom_data[7]                             MUX2_X1      -0.011  3.213    5.338  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A345/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_13  MUX2_X1      0.405   3.618    5.744  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_13  SDFFR_X2     0.000   3.618    5.744  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.126  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.126  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.814  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.814  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.672  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.672  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.541  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.541  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.422  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.422  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.302  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.302  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.187  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.187  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.067  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.067  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.894  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.894  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.786  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.785  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.401  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.401  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.003  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.004  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.383  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.384  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.783  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.784  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.172  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.173  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.552  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.552  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.708  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.708  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.791  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.791  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.906  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.907  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.017  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.019  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.198  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.199  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.329  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.329  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.531  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.532  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.668  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.668  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.877  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.877  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.040  
      m_clk__L19_I64/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.041  
      m_clk__L19_I64/ZN                                     ^     m_clk__L19_N64  INV_X32   0.175  5.342    3.216  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/CK  ^     m_clk__L19_N64  SDFFR_X2  0.000  5.342    3.216  
      --------------------------------------------------------------------------------------------------------------
Path 11: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[3]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.342
+ Hold                         -0.198
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.744
  Arrival Time                  3.623
  Slack Time                   -2.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.121  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.121  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.479  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.479  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.625  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.632  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.177  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.434  
      ROM_512x16_0_INST/Q[3]                               ^     rom_data[3]                             rom_512x16A  1.913   3.226    5.347  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A340/B       ^     rom_data[3]                             MUX2_X1      -0.011  3.215    5.336  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A340/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_18  MUX2_X1      0.407   3.622    5.744  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_18  SDFFR_X2     0.000   3.623    5.744  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.121  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.121  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.809  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.809  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.668  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.668  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.536  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.536  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.417  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.417  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.297  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.297  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.183  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.183  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.063  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.063  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.889  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.889  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.781  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.781  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.397  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.397  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.008  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.009  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.388  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.388  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.788  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.789  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.177  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.178  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.557  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.557  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.712  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.712  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.796  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.796  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.911  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.911  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.022  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.024  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.203  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.203  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.334  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.334  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.536  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.537  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.673  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.673  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.881  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.881  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.045  
      m_clk__L19_I64/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.046  
      m_clk__L19_I64/ZN                                     ^     m_clk__L19_N64  INV_X32   0.175  5.342    3.221  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/CK  ^     m_clk__L19_N64  SDFFR_X2  0.000  5.342    3.221  
      --------------------------------------------------------------------------------------------------------------
Path 12: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[4]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.219
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.764
  Arrival Time                  3.645
  Slack Time                   -2.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.120  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.120  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.478  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.478  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.623  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.631  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.176  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.433  
      ROM_512x16_0_INST/Q[4]                               ^     rom_data[4]                             rom_512x16A  1.912   3.224    5.344  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A341/B       ^     rom_data[4]                             MUX2_X1      -0.010  3.214    5.334  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A341/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_17  MUX2_X1      0.430   3.645    5.764  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_17  SDFFR_X2     0.000   3.645    5.764  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.120  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.120  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.807  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.807  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.666  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.666  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.535  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.535  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.416  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.416  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.296  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.296  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.181  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.181  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.061  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.061  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.888  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.888  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.780  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.779  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.395  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.395  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.009  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.010  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.389  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.390  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.789  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.790  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.179  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.179  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.558  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.558  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.714  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.714  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.797  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.797  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.912  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.913  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.023  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.025  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.204  
      m_clk__L14_I2/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.205  
      m_clk__L14_I2/ZN                                      v     m_clk__L14_N2   INV_X32   0.161  4.486    2.366  
      m_clk__L15_I3/A                                       v     m_clk__L14_N2   INV_X32   0.002  4.488    2.368  
      m_clk__L15_I3/ZN                                      ^     m_clk__L15_N3   INV_X32   0.221  4.709    2.590  
      m_clk__L16_I7/A                                       ^     m_clk__L15_N3   INV_X32   0.000  4.709    2.590  
      m_clk__L16_I7/ZN                                      v     m_clk__L16_N7   INV_X32   0.149  4.858    2.739  
      m_clk__L17_I13/A                                      v     m_clk__L16_N7   INV_X32   0.000  4.858    2.739  
      m_clk__L17_I13/ZN                                     ^     m_clk__L17_N13  INV_X32   0.201  5.059    2.939  
      m_clk__L18_I21/A                                      ^     m_clk__L17_N13  INV_X32   0.000  5.059    2.939  
      m_clk__L18_I21/ZN                                     v     m_clk__L18_N21  INV_X32   0.159  5.218    3.098  
      m_clk__L19_I35/A                                      v     m_clk__L18_N21  INV_X32   0.000  5.218    3.098  
      m_clk__L19_I35/ZN                                     ^     m_clk__L19_N35  INV_X32   0.166  5.383    3.263  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/CK  ^     m_clk__L19_N35  SDFFR_X2  0.000  5.383    3.263  
      --------------------------------------------------------------------------------------------------------------
Path 13: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[0]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.313
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.721
  Arrival Time                  3.608
  Slack Time                   -2.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.113  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.113  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.471  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.471  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.617  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.624  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.169  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.426  
      ROM_512x16_0_INST/Q[0]                               ^     rom_data[0]                             rom_512x16A  1.916   3.228    5.342  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A/B          ^     rom_data[0]                             MUX2_X1      -0.010  3.218    5.331  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A/Z          ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_23  MUX2_X1      0.390   3.608    5.721  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_23  SDFFR_X2     0.000   3.608    5.721  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.113  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.113  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.801  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.801  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.660  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.660  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.528  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.528  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.409  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.409  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.289  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.289  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.175  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.175  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.055  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.055  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.881  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.881  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.774  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.773  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.389  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.389  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.016  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.017  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.396  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.396  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.795  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.796  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.185  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.185  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.565  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.565  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.720  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.720  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.803  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.803  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.919  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.919  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.030  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.032  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.211  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.211  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.342  
      m_clk__L15_I5/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.342  
      m_clk__L15_I5/ZN                                      ^     m_clk__L15_N5   INV_X32   0.186  4.641    2.528  
      m_clk__L16_I10/A                                      ^     m_clk__L15_N5   INV_X32   0.001  4.641    2.528  
      m_clk__L16_I10/ZN                                     v     m_clk__L16_N10  INV_X32   0.146  4.788    2.675  
      m_clk__L17_I18/A                                      v     m_clk__L16_N10  INV_X32   0.001  4.789    2.676  
      m_clk__L17_I18/ZN                                     ^     m_clk__L17_N18  INV_X32   0.203  4.992    2.878  
      m_clk__L18_I30/A                                      ^     m_clk__L17_N18  INV_X32   0.001  4.992    2.879  
      m_clk__L18_I30/ZN                                     v     m_clk__L18_N30  INV_X32   0.156  5.148    3.035  
      m_clk__L19_I57/A                                      v     m_clk__L18_N30  INV_X32   0.000  5.148    3.035  
      m_clk__L19_I57/ZN                                     ^     m_clk__L19_N57  INV_X32   0.164  5.313    3.200  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/CK  ^     m_clk__L19_N57  SDFFR_X2  0.000  5.313    3.200  
      --------------------------------------------------------------------------------------------------------------
Path 14: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[14]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.756
  Arrival Time                  3.667
  Slack Time                   -2.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                    Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk                                  -            -       0.000    2.089  
      m_clk__L1_I0/A                                        ^     m_clk                                  BUF_X16      0.000   0.000    2.089  
      m_clk__L1_I0/Z                                        ^     m_clk__L1_N0                           BUF_X16      0.358   0.358    2.447  
      m_clk__L2_I0/A                                        ^     m_clk__L1_N0                           INV_X32      0.000   0.358    2.447  
      m_clk__L2_I0/ZN                                       v     m_clk__L2_N0                           INV_X32      0.145   0.503    2.592  
      m_clk__L3_I0/A                                        v     m_clk__L2_N0                           INV_X32      0.007   0.511    2.600  
      m_clk__L3_I0/ZN                                       ^     m_clk__L3_N0                           INV_X32      0.545   1.056    3.145  
      ROM_512x16_0_INST/CLK                                 ^     m_clk__L3_N0                           rom_512x16A  0.257   1.313    3.402  
      ROM_512x16_0_INST/Q[14]                               ^     rom_data[14]                           rom_512x16A  1.913   3.226    5.315  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A351/B        ^     rom_data[14]                           MUX2_X1      -0.011  3.214    5.303  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A351/Z        ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_7  MUX2_X1      0.452   3.667    5.756  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_7  SDFFR_X2     0.000   3.667    5.756  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk          -         -      0.000    -2.089  
      m_clk__I10/A                                           ^     m_clk          BUF_X16   0.000  0.000    -2.089  
      m_clk__I10/Z                                           ^     m_clk__N10     BUF_X16   0.312  0.312    -1.777  
      m_clk__I9/A                                            ^     m_clk__N10     BUF_X16   0.000  0.312    -1.777  
      m_clk__I9/Z                                            ^     m_clk__N9      BUF_X16   0.141  0.453    -1.635  
      m_clk__I8/A                                            ^     m_clk__N9      BUF_X16   0.000  0.453    -1.635  
      m_clk__I8/Z                                            ^     m_clk__N8      BUF_X16   0.132  0.585    -1.504  
      m_clk__I7/A                                            ^     m_clk__N8      BUF_X16   0.000  0.585    -1.504  
      m_clk__I7/Z                                            ^     m_clk__N7      BUF_X16   0.119  0.704    -1.385  
      m_clk__I6/A                                            ^     m_clk__N7      BUF_X16   0.000  0.704    -1.385  
      m_clk__I6/Z                                            ^     m_clk__N6      BUF_X16   0.120  0.824    -1.265  
      m_clk__I5/A                                            ^     m_clk__N6      BUF_X16   0.000  0.824    -1.265  
      m_clk__I5/Z                                            ^     m_clk__N5      BUF_X16   0.114  0.938    -1.150  
      m_clk__I4/A                                            ^     m_clk__N5      BUF_X16   0.000  0.938    -1.150  
      m_clk__I4/Z                                            ^     m_clk__N4      BUF_X16   0.120  1.058    -1.030  
      m_clk__L1_I1/A                                         ^     m_clk__N4      BUF_X16   0.000  1.058    -1.030  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.857  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.857  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.749  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.748  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1   BUF_X32   0.384  1.724    -0.364  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1   BUF_X32   0.000  1.724    -0.364  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0   BUF_X32   0.404  2.129    0.040  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0   BUF_X32   0.001  2.130    0.041  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0   BUF_X32   0.379  2.509    0.420  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0   BUF_X32   0.000  2.509    0.421  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0   BUF_X32   0.399  2.909    0.820  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0   BUF_X32   0.001  2.910    0.821  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.209  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.210  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0   BUF_X32   0.379  3.678    1.589  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0   INV_X32   0.000  3.678    1.589  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0   INV_X32   0.155  3.833    1.745  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0   INV_X32   0.000  3.833    1.745  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0  INV_X32   0.109  3.942    1.853  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0  INV_X32   0.000  3.942    1.853  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0  INV_X32   0.202  4.144    2.055  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0  INV_X32   0.001  4.145    2.056  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0  INV_X32   0.140  4.285    2.196  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0  INV_X32   0.000  4.285    2.196  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.358  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.358  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0  INV_X32   0.104  4.551    2.462  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0  INV_X32   0.001  4.551    2.463  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0  INV_X32   0.175  4.726    2.638  
      m_clk__L16_I0/A                                        ^     m_clk__L15_N0  INV_X32   0.000  4.726    2.638  
      m_clk__L16_I0/ZN                                       v     m_clk__L16_N0  INV_X32   0.146  4.873    2.784  
      m_clk__L17_I0/A                                        v     m_clk__L16_N0  INV_X32   0.001  4.873    2.784  
      m_clk__L17_I0/ZN                                       ^     m_clk__L17_N0  INV_X32   0.206  5.079    2.990  
      m_clk__L18_I0/A                                        ^     m_clk__L17_N0  INV_X32   0.000  5.079    2.990  
      m_clk__L18_I0/ZN                                       v     m_clk__L18_N0  INV_X32   0.153  5.232    3.143  
      m_clk__L19_I0/A                                        v     m_clk__L18_N0  INV_X32   0.000  5.232    3.143  
      m_clk__L19_I0/ZN                                       ^     m_clk__L19_N0  INV_X32   0.156  5.388    3.300  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/CK  ^     m_clk__L19_N0  SDFFR_X2  0.000  5.388    3.300  
      --------------------------------------------------------------------------------------------------------------
Path 15: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[8]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.331
+ Hold                         -0.214
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.717
  Arrival Time                  3.633
  Slack Time                   -2.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.084  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.084  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.442  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.442  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.504    2.587  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.594  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.139  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.396  
      ROM_512x16_0_INST/Q[8]                               ^     rom_data[8]                             rom_512x16A  1.912   3.224    5.308  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A346/B       ^     rom_data[8]                             MUX2_X1      -0.011  3.213    5.297  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A346/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_12  MUX2_X1      0.420   3.633    5.716  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_12  SDFFR_X2     0.000   3.633    5.717  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.084  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.083  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.771  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.771  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.630  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.630  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.499  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.499  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.380  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.380  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.259  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.259  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.145  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.145  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -1.025  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -1.025  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.852  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.852  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.744  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.743  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.359  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.359  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.045  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.046  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.426  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.426  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.825  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.826  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.215  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.215  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.594  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.594  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.750  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.750  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.833  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.833  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.949  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.949  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.060  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.061  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.240  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.241  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.371  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.371  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.573  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.574  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.711  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.711  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.919  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.919  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.083  
      m_clk__L19_I65/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.083  
      m_clk__L19_I65/ZN                                     ^     m_clk__L19_N65  INV_X32   0.164  5.331    3.247  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/CK  ^     m_clk__L19_N65  SDFFR_X2  0.000  5.331    3.247  
      --------------------------------------------------------------------------------------------------------------
Path 16: VIOLATED Hold Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: ROM_512x16_0_INST/Q[1]                              (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.331
+ Hold                         -0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.708
  Arrival Time                  3.653
  Slack Time                   -2.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                              Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                    ^     m_clk                                   -            -       0.000    2.055  
      m_clk__L1_I0/A                                       ^     m_clk                                   BUF_X16      0.000   0.000    2.055  
      m_clk__L1_I0/Z                                       ^     m_clk__L1_N0                            BUF_X16      0.358   0.358    2.413  
      m_clk__L2_I0/A                                       ^     m_clk__L1_N0                            INV_X32      0.000   0.358    2.413  
      m_clk__L2_I0/ZN                                      v     m_clk__L2_N0                            INV_X32      0.145   0.503    2.559  
      m_clk__L3_I0/A                                       v     m_clk__L2_N0                            INV_X32      0.007   0.511    2.566  
      m_clk__L3_I0/ZN                                      ^     m_clk__L3_N0                            INV_X32      0.545   1.056    3.111  
      ROM_512x16_0_INST/CLK                                ^     m_clk__L3_N0                            rom_512x16A  0.257   1.313    3.368  
      ROM_512x16_0_INST/Q[1]                               ^     rom_data[1]                             rom_512x16A  1.913   3.226    5.281  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A338/B       ^     rom_data[1]                             MUX2_X1      -0.012  3.214    5.269  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A338/Z       ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_20  MUX2_X1      0.438   3.653    5.708  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/D  ^     TDSP_CORE_INST/PROG_BUS_MACH_INST/n_20  SDFFR_X2     0.000   3.653    5.708  
      -----------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -2.055  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -2.055  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.743  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.743  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.602  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.602  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.470  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.470  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -1.351  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -1.351  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -1.231  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -1.231  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -1.117  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -1.117  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.997  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.997  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.823  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.823  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.715  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.715  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    -0.331  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    -0.331  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.074  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.075  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.454  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.454  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    0.854  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    0.855  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.243  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.244  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.623  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.623  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    1.778  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    1.778  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    1.862  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    1.862  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    1.977  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    1.977  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.088  
      m_clk__L13_I2/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.090  
      m_clk__L13_I2/ZN                                      ^     m_clk__L13_N2   INV_X32   0.179  4.324    2.269  
      m_clk__L14_I3/A                                       ^     m_clk__L13_N2   INV_X32   0.001  4.324    2.269  
      m_clk__L14_I3/ZN                                      v     m_clk__L14_N3   INV_X32   0.130  4.455    2.400  
      m_clk__L15_I6/A                                       v     m_clk__L14_N3   INV_X32   0.000  4.455    2.400  
      m_clk__L15_I6/ZN                                      ^     m_clk__L15_N6   INV_X32   0.202  4.657    2.602  
      m_clk__L16_I12/A                                      ^     m_clk__L15_N6   INV_X32   0.001  4.658    2.603  
      m_clk__L16_I12/ZN                                     v     m_clk__L16_N12  INV_X32   0.137  4.794    2.739  
      m_clk__L17_I21/A                                      v     m_clk__L16_N12  INV_X32   0.000  4.794    2.739  
      m_clk__L17_I21/ZN                                     ^     m_clk__L17_N21  INV_X32   0.208  5.002    2.947  
      m_clk__L18_I34/A                                      ^     m_clk__L17_N21  INV_X32   0.000  5.002    2.947  
      m_clk__L18_I34/ZN                                     v     m_clk__L18_N34  INV_X32   0.164  5.166    3.111  
      m_clk__L19_I65/A                                      v     m_clk__L18_N34  INV_X32   0.001  5.167    3.112  
      m_clk__L19_I65/ZN                                     ^     m_clk__L19_N65  INV_X32   0.164  5.331    3.276  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/CK  ^     m_clk__L19_N65  SDFFR_X2  0.000  5.331    3.276  
      --------------------------------------------------------------------------------------------------------------
Path 17: VIOLATED Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: scan_in2                                             (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.176
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.728
  Arrival Time                  4.024
  Slack Time                   -1.703
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net       Cell      Delay  Arrival  Required  
                                                                                             Time     Time  
      --------------------------------------------------------------------------------------------------------
      scan_in2                                              ^     scan_in2  -         -      4.000    5.703  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/SI  ^     scan_in2  SDFFR_X1  0.024  4.024    5.728  
      --------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.703  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.703  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.391  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.391  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.250  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.250  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -1.118  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -1.118  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.999  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.999  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.879  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.879  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.765  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.765  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.645  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.645  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.472  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.471  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.364  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.363  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.021  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.021  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.426  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.427  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    0.806  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    0.806  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.205  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.206  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.595  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.595  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    1.975  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    1.975  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.130  
      m_clk__L10_I1/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.130  
      m_clk__L10_I1/ZN                                      v     m_clk__L10_N1   INV_X32   0.083  3.917    2.213  
      m_clk__L11_I1/A                                       v     m_clk__L10_N1   INV_X32   0.000  3.917    2.213  
      m_clk__L11_I1/ZN                                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    2.329  
      m_clk__L12_I1/A                                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    2.329  
      m_clk__L12_I1/ZN                                      v     m_clk__L12_N1   INV_X32   0.111  4.143    2.440  
      m_clk__L13_I3/A                                       v     m_clk__L12_N1   INV_X32   0.002  4.145    2.442  
      m_clk__L13_I3/ZN                                      ^     m_clk__L13_N3   INV_X32   0.171  4.316    2.613  
      m_clk__L14_I4/A                                       ^     m_clk__L13_N3   INV_X32   0.000  4.316    2.613  
      m_clk__L14_I4/ZN                                      v     m_clk__L14_N4   INV_X32   0.129  4.445    2.742  
      m_clk__L15_I7/A                                       v     m_clk__L14_N4   INV_X32   0.000  4.445    2.742  
      m_clk__L15_I7/ZN                                      ^     m_clk__L15_N7   INV_X32   0.204  4.649    2.946  
      m_clk__L16_I14/A                                      ^     m_clk__L15_N7   INV_X32   0.001  4.650    2.947  
      m_clk__L16_I14/ZN                                     v     m_clk__L16_N14  INV_X32   0.132  4.782    3.079  
      m_clk__L17_I24/A                                      v     m_clk__L16_N14  INV_X32   0.001  4.783    3.080  
      m_clk__L17_I24/ZN                                     ^     m_clk__L17_N24  INV_X32   0.170  4.953    3.250  
      m_clk__L18_I40/A                                      ^     m_clk__L17_N24  INV_X32   0.000  4.954    3.250  
      m_clk__L18_I40/ZN                                     v     m_clk__L18_N40  INV_X32   0.089  5.043    3.340  
      m_clk__L19_I80/A                                      v     m_clk__L18_N40  INV_X32   0.000  5.043    3.340  
      m_clk__L19_I80/ZN                                     ^     m_clk__L19_N80  INV_X32   0.133  5.176    3.473  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/CK  ^     m_clk__L19_N80  SDFFR_X1  0.000  5.176    3.473  
      --------------------------------------------------------------------------------------------------------------
Path 18: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[11]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.175
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.822
  Arrival Time                  4.316
  Slack Time                   -1.506
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                            Time     Time  
      ---------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[11]                                  ^     port_pad_data_in[11]                    -         -       4.000    5.506  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A362/B        ^     port_pad_data_in[11]                    MUX2_X1   -0.001  3.999    5.506  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A362/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_10  MUX2_X1   0.317   4.316    5.822  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_10  SDFFR_X1  0.000   4.316    5.822  
      ---------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.506  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.506  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.194  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.194  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -1.053  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -1.053  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.921  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.921  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.802  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.802  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.682  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.682  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.568  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.568  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.448  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.448  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.275  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.274  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.167  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.166  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.218  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.218  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.623  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.624  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.003  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.003  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.402  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.403  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.792  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.792  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.172  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.172  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.327  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.327  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.436  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.436  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.638  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.639  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.779  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.779  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.941  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.941  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.045  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.045  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.220  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.220  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.365  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.365  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.568  
      m_clk__L18_I6/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.569  
      m_clk__L18_I6/ZN                                       v     m_clk__L18_N6   INV_X32   0.160  5.235    3.729  
      m_clk__L19_I10/A                                       v     m_clk__L18_N6   INV_X32   0.001  5.236    3.730  
      m_clk__L19_I10/ZN                                      ^     m_clk__L19_N10  INV_X32   0.162  5.398    3.891  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/CK  ^     m_clk__L19_N10  SDFFR_X1  0.000  5.398    3.891  
      ---------------------------------------------------------------------------------------------------------------
Path 19: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[2]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.182
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.813
  Arrival Time                  4.324
  Slack Time                   -1.489
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[2]                                  ^     port_pad_data_in[2]                     -         -       4.000    5.489  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A354/B       ^     port_pad_data_in[2]                     MUX2_X1   -0.000  4.000    5.489  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A354/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_18  MUX2_X1   0.324   4.324    5.813  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_18  SDFFR_X1  0.000   4.324    5.813  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk          -         -      0.000    -1.489  
      m_clk__I10/A                                          ^     m_clk          BUF_X16   0.000  0.000    -1.489  
      m_clk__I10/Z                                          ^     m_clk__N10     BUF_X16   0.312  0.312    -1.177  
      m_clk__I9/A                                           ^     m_clk__N10     BUF_X16   0.000  0.312    -1.177  
      m_clk__I9/Z                                           ^     m_clk__N9      BUF_X16   0.141  0.453    -1.036  
      m_clk__I8/A                                           ^     m_clk__N9      BUF_X16   0.000  0.453    -1.036  
      m_clk__I8/Z                                           ^     m_clk__N8      BUF_X16   0.132  0.585    -0.904  
      m_clk__I7/A                                           ^     m_clk__N8      BUF_X16   0.000  0.585    -0.904  
      m_clk__I7/Z                                           ^     m_clk__N7      BUF_X16   0.119  0.704    -0.785  
      m_clk__I6/A                                           ^     m_clk__N7      BUF_X16   0.000  0.704    -0.785  
      m_clk__I6/Z                                           ^     m_clk__N6      BUF_X16   0.120  0.824    -0.665  
      m_clk__I5/A                                           ^     m_clk__N6      BUF_X16   0.000  0.824    -0.665  
      m_clk__I5/Z                                           ^     m_clk__N5      BUF_X16   0.114  0.938    -0.551  
      m_clk__I4/A                                           ^     m_clk__N5      BUF_X16   0.000  0.938    -0.551  
      m_clk__I4/Z                                           ^     m_clk__N4      BUF_X16   0.120  1.058    -0.431  
      m_clk__L1_I1/A                                        ^     m_clk__N4      BUF_X16   0.000  1.058    -0.431  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.257  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.257  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.149  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.148  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1   BUF_X32   0.384  1.724    0.236  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1   BUF_X32   0.000  1.724    0.236  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0   BUF_X32   0.404  2.129    0.640  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0   BUF_X32   0.001  2.130    0.641  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0   BUF_X32   0.379  2.509    1.020  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0   BUF_X32   0.000  2.509    1.021  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0   BUF_X32   0.399  2.909    1.420  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0   BUF_X32   0.001  2.910    1.421  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.809  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.810  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0   BUF_X32   0.379  3.678    2.189  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0   INV_X32   0.000  3.678    2.189  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0   INV_X32   0.155  3.833    2.344  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0   INV_X32   0.000  3.833    2.345  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0  INV_X32   0.109  3.942    2.453  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0  INV_X32   0.000  3.942    2.453  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0  INV_X32   0.202  4.144    2.655  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0  INV_X32   0.001  4.145    2.656  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0  INV_X32   0.140  4.285    2.796  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0  INV_X32   0.000  4.285    2.796  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0  INV_X32   0.162  4.447    2.958  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0  INV_X32   0.000  4.447    2.958  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0  INV_X32   0.104  4.551    3.062  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0  INV_X32   0.001  4.551    3.062  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0  INV_X32   0.175  4.726    3.238  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0  INV_X32   0.000  4.726    3.238  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1  INV_X32   0.144  4.871    3.382  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1  INV_X32   0.000  4.871    3.382  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3  INV_X32   0.204  5.075    3.586  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3  INV_X32   0.001  5.075    3.586  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6  INV_X32   0.160  5.235    3.746  
      m_clk__L19_I9/A                                       v     m_clk__L18_N6  INV_X32   0.000  5.236    3.747  
      m_clk__L19_I9/ZN                                      ^     m_clk__L19_N9  INV_X32   0.159  5.394    3.905  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/CK  ^     m_clk__L19_N9  SDFFR_X1  0.000  5.394    3.906  
      -------------------------------------------------------------------------------------------------------------
Path 20: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[6]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.184
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.814
  Arrival Time                  4.329
  Slack Time                   -1.485
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[6]                                  ^     port_pad_data_in[6]                     -         -       4.000    5.485  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A358/B       ^     port_pad_data_in[6]                     MUX2_X1   -0.001  3.999    5.485  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A358/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_14  MUX2_X1   0.329   4.329    5.814  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_14  SDFFR_X1  0.000   4.329    5.814  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.485  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.485  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.173  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.173  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.032  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.032  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.901  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.901  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.782  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.782  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.661  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.661  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.547  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.547  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.427  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.427  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.254  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.254  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.146  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.145  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.239  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.239  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.643  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.644  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.024  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.024  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.423  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.424  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.813  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.813  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.192  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.193  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.348  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.348  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.457  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.457  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.658  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.660  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    2.800  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    2.800  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.962  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.962  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.065  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.066  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.241  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.241  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.386  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.386  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.589  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.590  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6   INV_X32   0.160  5.235    3.750  
      m_clk__L19_I10/A                                      v     m_clk__L18_N6   INV_X32   0.001  5.236    3.750  
      m_clk__L19_I10/ZN                                     ^     m_clk__L19_N10  INV_X32   0.162  5.398    3.912  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/CK  ^     m_clk__L19_N10  SDFFR_X1  0.000  5.398    3.912  
      --------------------------------------------------------------------------------------------------------------
Path 21: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[8]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.815
  Arrival Time                  4.329
  Slack Time                   -1.485
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                          Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[8]                                  ^     port_pad_data_in[8]                     -         -      4.000    5.485  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A360/B       ^     port_pad_data_in[8]                     MUX2_X1   0.001  4.001    5.486  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A360/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_12  MUX2_X1   0.329  4.329    5.815  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_12  SDFFR_X1  0.000  4.329    5.815  
      -------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.485  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.485  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.173  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.173  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -1.032  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -1.032  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.900  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.900  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.781  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.781  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.661  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.661  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.547  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.547  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.427  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.427  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.254  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.253  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.146  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.145  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.239  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.239  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.644  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.645  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.024  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.024  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.423  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.424  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.813  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.813  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.193  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.193  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.348  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.348  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.457  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.457  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.659  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.660  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    2.800  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    2.800  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.962  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.962  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.066  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.066  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.241  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.241  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.386  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.386  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.589  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.590  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6   INV_X32   0.160  5.235    3.750  
      m_clk__L19_I10/A                                      v     m_clk__L18_N6   INV_X32   0.001  5.236    3.751  
      m_clk__L19_I10/ZN                                     ^     m_clk__L19_N10  INV_X32   0.162  5.398    3.912  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/CK  ^     m_clk__L19_N10  SDFFR_X1  0.000  5.398    3.912  
      --------------------------------------------------------------------------------------------------------------
Path 22: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[13]                                 (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.183
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.804
  Arrival Time                  4.322
  Slack Time                   -1.482
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                    Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[13]                                  ^     port_pad_data_in[13]                   -         -       4.000    5.482  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A364/B        ^     port_pad_data_in[13]                   MUX2_X1   -0.000  4.000    5.482  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A364/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_8  MUX2_X1   0.322   4.322    5.804  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_8  SDFFR_X1  0.000   4.322    5.804  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.482  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.482  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.170  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.170  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -1.029  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -1.029  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.897  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.897  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.778  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.778  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.658  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.658  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.544  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.544  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.424  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.424  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.250  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.250  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.143  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.142  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.242  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.242  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.647  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.648  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.027  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.027  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.426  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.427  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.816  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.816  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.196  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.196  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.351  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.351  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.460  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.460  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.662  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.663  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.803  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.803  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.965  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.965  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.069  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.069  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.244  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.244  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.389  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.389  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.592  
      m_clk__L18_I7/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.593  
      m_clk__L18_I7/ZN                                       v     m_clk__L18_N7   INV_X32   0.158  5.233    3.751  
      m_clk__L19_I13/A                                       v     m_clk__L18_N7   INV_X32   0.001  5.234    3.752  
      m_clk__L19_I13/ZN                                      ^     m_clk__L19_N13  INV_X32   0.154  5.388    3.906  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/CK  ^     m_clk__L19_N13  SDFFR_X1  0.000  5.388    3.906  
      ---------------------------------------------------------------------------------------------------------------
Path 23: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[10]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.378
+ Hold                         -0.191
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.787
  Arrival Time                  4.325
  Slack Time                   -1.462
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                            Time     Time  
      ---------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[10]                                  ^     port_pad_data_in[10]                    -         -       4.000    5.462  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A361/B        ^     port_pad_data_in[10]                    MUX2_X1   -0.001  3.999    5.461  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A361/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_11  MUX2_X1   0.326   4.325    5.787  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_11  SDFFR_X1  0.000   4.325    5.787  
      ---------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.462  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.462  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.150  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.150  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -1.008  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -1.008  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.877  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.877  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.758  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.758  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.638  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.638  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.523  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.523  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.403  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.403  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.230  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.230  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.122  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.121  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.263  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.263  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.667  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.668  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.047  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.048  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.447  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.448  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.836  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.837  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.216  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.216  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.372  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.372  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.480  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.480  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.682  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.683  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.823  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.823  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.985  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.985  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.089  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.090  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.265  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.265  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.409  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.409  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.613  
      m_clk__L18_I7/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.613  
      m_clk__L18_I7/ZN                                       v     m_clk__L18_N7   INV_X32   0.158  5.233    3.772  
      m_clk__L19_I12/A                                       v     m_clk__L18_N7   INV_X32   0.001  5.234    3.772  
      m_clk__L19_I12/ZN                                      ^     m_clk__L19_N12  INV_X32   0.144  5.378    3.916  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/CK  ^     m_clk__L19_N12  SDFFR_X1  0.000  5.378    3.916  
      ---------------------------------------------------------------------------------------------------------------
Path 24: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[12]                                 (^) triggered by  leading edge of 'm_ram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.388
+ Hold                         -0.192
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.796
  Arrival Time                  4.335
  Slack Time                   -1.460
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                    Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[12]                                  ^     port_pad_data_in[12]                   -         -       4.000    5.460  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A363/B        ^     port_pad_data_in[12]                   MUX2_X1   -0.000  4.000    5.460  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A363/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_9  MUX2_X1   0.336   4.335    5.796  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_9  SDFFR_X1  0.000   4.335    5.796  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.460  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.460  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.148  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.148  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -1.007  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -1.007  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.875  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.875  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.756  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.756  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.636  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.636  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.522  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.522  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.402  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.402  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.228  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.228  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.120  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.120  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.264  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.264  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.669  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.670  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.049  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.049  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.449  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.450  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.838  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.839  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.218  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.218  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.373  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.373  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.482  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.482  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.684  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.685  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.825  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.825  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.987  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.987  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.091  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.091  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.266  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.266  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.411  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.411  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.615  
      m_clk__L18_I7/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.615  
      m_clk__L18_I7/ZN                                       v     m_clk__L18_N7   INV_X32   0.158  5.233    3.773  
      m_clk__L19_I13/A                                       v     m_clk__L18_N7   INV_X32   0.001  5.234    3.774  
      m_clk__L19_I13/ZN                                      ^     m_clk__L19_N13  INV_X32   0.154  5.388    3.928  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/CK  ^     m_clk__L19_N13  SDFFR_X1  0.000  5.388    3.928  
      ---------------------------------------------------------------------------------------------------------------
Path 25: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[9]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.378
+ Hold                         -0.194
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.784
  Arrival Time                  4.331
  Slack Time                   -1.453
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                          Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[9]                                  ^     port_pad_data_in[9]                     -         -      4.000    5.453  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A/B          ^     port_pad_data_in[9]                     MUX2_X1   0.001  4.001    5.453  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A/Z          ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_24  MUX2_X1   0.331  4.331    5.784  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_24  SDFFR_X1  0.000  4.331    5.784  
      -------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.453  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.453  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.141  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.141  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -0.999  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -0.999  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.868  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.868  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.749  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.749  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.629  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.629  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.514  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.514  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.394  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.394  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.221  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.221  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.113  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.112  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.272  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.272  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.676  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.677  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.056  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.057  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.456  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.457  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.845  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.846  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.225  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.225  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.381  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.381  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.489  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.489  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.691  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.692  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    2.832  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    2.832  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.994  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.994  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.098  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.099  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.274  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.274  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.418  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.418  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.622  
      m_clk__L18_I7/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.622  
      m_clk__L18_I7/ZN                                      v     m_clk__L18_N7   INV_X32   0.158  5.233    3.781  
      m_clk__L19_I12/A                                      v     m_clk__L18_N7   INV_X32   0.001  5.234    3.781  
      m_clk__L19_I12/ZN                                     ^     m_clk__L19_N12  INV_X32   0.144  5.378    3.925  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/CK  ^     m_clk__L19_N12  SDFFR_X1  0.000  5.378    3.925  
      --------------------------------------------------------------------------------------------------------------
Path 26: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[7]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.199
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.799
  Arrival Time                  4.351
  Slack Time                   -1.448
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[7]                                  ^     port_pad_data_in[7]                     -         -       4.000    5.448  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A359/B       ^     port_pad_data_in[7]                     MUX2_X1   -0.001  3.999    5.447  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A359/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_13  MUX2_X1   0.352   4.351    5.799  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_13  SDFFR_X1  0.000   4.351    5.799  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.448  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.448  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.135  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.135  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -0.994  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -0.994  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.863  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.863  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.744  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.744  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.624  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.624  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.509  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.509  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.389  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.389  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.216  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.216  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.108  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.107  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.277  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.277  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.681  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.682  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.061  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.062  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.461  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.462  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.851  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.851  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.230  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.230  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.386  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.386  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.494  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.494  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.696  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.698  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    2.837  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    2.837  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    2.999  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    2.999  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.103  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.104  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.279  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.279  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.423  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.423  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.627  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.627  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6   INV_X32   0.160  5.235    3.788  
      m_clk__L19_I10/A                                      v     m_clk__L18_N6   INV_X32   0.001  5.236    3.788  
      m_clk__L19_I10/ZN                                     ^     m_clk__L19_N10  INV_X32   0.162  5.398    3.950  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/CK  ^     m_clk__L19_N10  SDFFR_X1  0.000  5.398    3.950  
      --------------------------------------------------------------------------------------------------------------
Path 27: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[14]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.391
+ Hold                         -0.197
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.793
  Arrival Time                  4.347
  Slack Time                   -1.447
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[14]                                  ^     port_pad_data_in[14]                    -         -      4.000    5.447  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A350/B        ^     port_pad_data_in[14]                    MUX2_X1   0.001  4.001    5.447  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A350/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_23  MUX2_X1   0.346  4.347    5.793  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_23  SDFFR_X1  0.000  4.347    5.793  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.447  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.446  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.134  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.134  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -0.993  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -0.993  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.862  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.862  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.743  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.743  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.622  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.622  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.508  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.508  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.388  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.388  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.215  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.215  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.107  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.106  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.278  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.278  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.682  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.683  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.063  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.063  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.462  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.463  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.852  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.852  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.231  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.231  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.387  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.387  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.495  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.495  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.697  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.699  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.839  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.839  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    3.001  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    3.001  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.104  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.105  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.280  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.280  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.424  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.424  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.628  
      m_clk__L18_I7/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.629  
      m_clk__L18_I7/ZN                                       v     m_clk__L18_N7   INV_X32   0.158  5.233    3.787  
      m_clk__L19_I14/A                                       v     m_clk__L18_N7   INV_X32   0.001  5.234    3.788  
      m_clk__L19_I14/ZN                                      ^     m_clk__L19_N14  INV_X32   0.157  5.391    3.944  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/CK  ^     m_clk__L19_N14  SDFFR_X1  0.000  5.391    3.944  
      ---------------------------------------------------------------------------------------------------------------
Path 28: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[1]                                 (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.203
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.791
  Arrival Time                  4.358
  Slack Time                   -1.434
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                          Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[1]                                  ^     port_pad_data_in[1]                     -         -      4.000    5.434  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A353/B       ^     port_pad_data_in[1]                     MUX2_X1   0.001  4.001    5.434  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A353/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_19  MUX2_X1   0.357  4.358    5.791  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_19  SDFFR_X1  0.000  4.358    5.791  
      -------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk          -         -      0.000    -1.434  
      m_clk__I10/A                                          ^     m_clk          BUF_X16   0.000  0.000    -1.433  
      m_clk__I10/Z                                          ^     m_clk__N10     BUF_X16   0.312  0.312    -1.121  
      m_clk__I9/A                                           ^     m_clk__N10     BUF_X16   0.000  0.312    -1.121  
      m_clk__I9/Z                                           ^     m_clk__N9      BUF_X16   0.141  0.453    -0.980  
      m_clk__I8/A                                           ^     m_clk__N9      BUF_X16   0.000  0.453    -0.980  
      m_clk__I8/Z                                           ^     m_clk__N8      BUF_X16   0.132  0.585    -0.849  
      m_clk__I7/A                                           ^     m_clk__N8      BUF_X16   0.000  0.585    -0.849  
      m_clk__I7/Z                                           ^     m_clk__N7      BUF_X16   0.119  0.704    -0.730  
      m_clk__I6/A                                           ^     m_clk__N7      BUF_X16   0.000  0.704    -0.730  
      m_clk__I6/Z                                           ^     m_clk__N6      BUF_X16   0.120  0.824    -0.609  
      m_clk__I5/A                                           ^     m_clk__N6      BUF_X16   0.000  0.824    -0.609  
      m_clk__I5/Z                                           ^     m_clk__N5      BUF_X16   0.114  0.938    -0.495  
      m_clk__I4/A                                           ^     m_clk__N5      BUF_X16   0.000  0.938    -0.495  
      m_clk__I4/Z                                           ^     m_clk__N4      BUF_X16   0.120  1.058    -0.375  
      m_clk__L1_I1/A                                        ^     m_clk__N4      BUF_X16   0.000  1.058    -0.375  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.202  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.202  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.094  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.093  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1   BUF_X32   0.384  1.724    0.291  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1   BUF_X32   0.000  1.724    0.291  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0   BUF_X32   0.404  2.129    0.695  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0   BUF_X32   0.001  2.130    0.696  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0   BUF_X32   0.379  2.509    1.076  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0   BUF_X32   0.000  2.509    1.076  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0   BUF_X32   0.399  2.909    1.475  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0   BUF_X32   0.001  2.910    1.476  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.865  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.865  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0   BUF_X32   0.379  3.678    2.244  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0   INV_X32   0.000  3.678    2.244  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0   INV_X32   0.155  3.833    2.400  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0   INV_X32   0.000  3.833    2.400  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0  INV_X32   0.109  3.942    2.508  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0  INV_X32   0.000  3.942    2.508  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0  INV_X32   0.202  4.144    2.710  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0  INV_X32   0.001  4.145    2.712  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0  INV_X32   0.140  4.285    2.852  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0  INV_X32   0.000  4.285    2.852  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0  INV_X32   0.162  4.447    3.014  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0  INV_X32   0.000  4.447    3.014  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0  INV_X32   0.104  4.551    3.117  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0  INV_X32   0.001  4.551    3.118  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0  INV_X32   0.175  4.726    3.293  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0  INV_X32   0.000  4.726    3.293  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1  INV_X32   0.144  4.871    3.437  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1  INV_X32   0.000  4.871    3.437  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3  INV_X32   0.204  5.075    3.641  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3  INV_X32   0.001  5.075    3.642  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6  INV_X32   0.160  5.235    3.802  
      m_clk__L19_I9/A                                       v     m_clk__L18_N6  INV_X32   0.000  5.236    3.802  
      m_clk__L19_I9/ZN                                      ^     m_clk__L19_N9  INV_X32   0.159  5.394    3.961  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/CK  ^     m_clk__L19_N9  SDFFR_X1  0.000  5.394    3.961  
      -------------------------------------------------------------------------------------------------------------
Path 29: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[3]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.218
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.777
  Arrival Time                  4.379
  Slack Time                   -1.398
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[3]                                  ^     port_pad_data_in[3]                     -         -       4.000    5.398  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A355/B       ^     port_pad_data_in[3]                     MUX2_X1   -0.000  4.000    5.397  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A355/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_17  MUX2_X1   0.379   4.379    5.777  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_17  SDFFR_X1  0.000   4.379    5.777  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk          -         -      0.000    -1.398  
      m_clk__I10/A                                          ^     m_clk          BUF_X16   0.000  0.000    -1.397  
      m_clk__I10/Z                                          ^     m_clk__N10     BUF_X16   0.312  0.312    -1.085  
      m_clk__I9/A                                           ^     m_clk__N10     BUF_X16   0.000  0.312    -1.085  
      m_clk__I9/Z                                           ^     m_clk__N9      BUF_X16   0.141  0.453    -0.944  
      m_clk__I8/A                                           ^     m_clk__N9      BUF_X16   0.000  0.453    -0.944  
      m_clk__I8/Z                                           ^     m_clk__N8      BUF_X16   0.132  0.585    -0.813  
      m_clk__I7/A                                           ^     m_clk__N8      BUF_X16   0.000  0.585    -0.813  
      m_clk__I7/Z                                           ^     m_clk__N7      BUF_X16   0.119  0.704    -0.694  
      m_clk__I6/A                                           ^     m_clk__N7      BUF_X16   0.000  0.704    -0.694  
      m_clk__I6/Z                                           ^     m_clk__N6      BUF_X16   0.120  0.824    -0.573  
      m_clk__I5/A                                           ^     m_clk__N6      BUF_X16   0.000  0.824    -0.573  
      m_clk__I5/Z                                           ^     m_clk__N5      BUF_X16   0.114  0.938    -0.459  
      m_clk__I4/A                                           ^     m_clk__N5      BUF_X16   0.000  0.938    -0.459  
      m_clk__I4/Z                                           ^     m_clk__N4      BUF_X16   0.120  1.058    -0.339  
      m_clk__L1_I1/A                                        ^     m_clk__N4      BUF_X16   0.000  1.058    -0.339  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1   BUF_X16   0.173  1.232    -0.166  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1   INV_X32   0.000  1.232    -0.166  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1   INV_X32   0.108  1.340    -0.058  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1   BUF_X32   0.001  1.340    -0.057  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1   BUF_X32   0.384  1.724    0.327  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1   BUF_X32   0.000  1.724    0.327  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0   BUF_X32   0.404  2.129    0.731  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0   BUF_X32   0.001  2.130    0.732  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0   BUF_X32   0.379  2.509    1.112  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0   BUF_X32   0.000  2.509    1.112  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0   BUF_X32   0.399  2.909    1.511  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0   BUF_X32   0.001  2.910    1.512  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0   BUF_X32   0.389  3.298    1.901  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0   BUF_X32   0.000  3.299    1.901  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0   BUF_X32   0.379  3.678    2.280  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0   INV_X32   0.000  3.678    2.280  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0   INV_X32   0.155  3.833    2.436  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0   INV_X32   0.000  3.833    2.436  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0  INV_X32   0.109  3.942    2.544  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0  INV_X32   0.000  3.942    2.544  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0  INV_X32   0.202  4.144    2.746  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0  INV_X32   0.001  4.145    2.748  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0  INV_X32   0.140  4.285    2.888  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0  INV_X32   0.000  4.285    2.888  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0  INV_X32   0.162  4.447    3.050  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0  INV_X32   0.000  4.447    3.050  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0  INV_X32   0.104  4.551    3.153  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0  INV_X32   0.001  4.551    3.154  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0  INV_X32   0.175  4.726    3.329  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0  INV_X32   0.000  4.726    3.329  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1  INV_X32   0.144  4.871    3.473  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1  INV_X32   0.000  4.871    3.473  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3  INV_X32   0.204  5.075    3.677  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3  INV_X32   0.001  5.075    3.678  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6  INV_X32   0.160  5.235    3.838  
      m_clk__L19_I9/A                                       v     m_clk__L18_N6  INV_X32   0.000  5.236    3.838  
      m_clk__L19_I9/ZN                                      ^     m_clk__L19_N9  INV_X32   0.159  5.394    3.997  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/CK  ^     m_clk__L19_N9  SDFFR_X1  0.000  5.394    3.997  
      -------------------------------------------------------------------------------------------------------------
Path 30: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[0]                                 (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.756
  Arrival Time                  4.385
  Slack Time                   -1.371
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                          Time     Time  
      -------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[0]                                  ^     port_pad_data_in[0]                     -         -      4.000    5.371  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A351/B       ^     port_pad_data_in[0]                     MUX2_X1   0.001  4.001    5.372  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A351/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_21  MUX2_X1   0.384  4.385    5.756  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_21  SDFFR_X1  0.000  4.385    5.756  
      -------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.371  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.371  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -1.059  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -1.059  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -0.918  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -0.918  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.786  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.786  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.667  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.667  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.547  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.547  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.433  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.433  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.313  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.313  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.139  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.139  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.031  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.030  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.354  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.354  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.758  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.759  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.138  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.139  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.538  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.539  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.927  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.928  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.307  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.307  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.462  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.463  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.571  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.571  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.773  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.774  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    2.914  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    2.914  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    3.076  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    3.076  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.180  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.180  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.356  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.356  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.500  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.500  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.704  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.704  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6   INV_X32   0.160  5.235    3.864  
      m_clk__L19_I11/A                                      v     m_clk__L18_N6   INV_X32   0.000  5.236    3.865  
      m_clk__L19_I11/ZN                                     ^     m_clk__L19_N11  INV_X32   0.148  5.383    4.012  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/CK  ^     m_clk__L19_N11  SDFFR_X1  0.000  5.383    4.012  
      --------------------------------------------------------------------------------------------------------------
Path 31: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[15]                                 (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.383
+ Hold                         -0.231
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.752
  Arrival Time                  4.391
  Slack Time                   -1.362
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell      Delay  Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[15]                                  ^     port_pad_data_in[15]                    -         -      4.000    5.362  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A352/B        ^     port_pad_data_in[15]                    MUX2_X1   0.001  4.001    5.362  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A352/Z        ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_20  MUX2_X1   0.390  4.391    5.752  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_20  SDFFR_X1  0.000  4.391    5.752  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk           -         -      0.000    -1.362  
      m_clk__I10/A                                           ^     m_clk           BUF_X16   0.000  0.000    -1.362  
      m_clk__I10/Z                                           ^     m_clk__N10      BUF_X16   0.312  0.312    -1.049  
      m_clk__I9/A                                            ^     m_clk__N10      BUF_X16   0.000  0.312    -1.049  
      m_clk__I9/Z                                            ^     m_clk__N9       BUF_X16   0.141  0.453    -0.908  
      m_clk__I8/A                                            ^     m_clk__N9       BUF_X16   0.000  0.453    -0.908  
      m_clk__I8/Z                                            ^     m_clk__N8       BUF_X16   0.132  0.585    -0.777  
      m_clk__I7/A                                            ^     m_clk__N8       BUF_X16   0.000  0.585    -0.777  
      m_clk__I7/Z                                            ^     m_clk__N7       BUF_X16   0.119  0.704    -0.658  
      m_clk__I6/A                                            ^     m_clk__N7       BUF_X16   0.000  0.704    -0.658  
      m_clk__I6/Z                                            ^     m_clk__N6       BUF_X16   0.120  0.824    -0.538  
      m_clk__I5/A                                            ^     m_clk__N6       BUF_X16   0.000  0.824    -0.538  
      m_clk__I5/Z                                            ^     m_clk__N5       BUF_X16   0.114  0.938    -0.423  
      m_clk__I4/A                                            ^     m_clk__N5       BUF_X16   0.000  0.938    -0.423  
      m_clk__I4/Z                                            ^     m_clk__N4       BUF_X16   0.120  1.058    -0.303  
      m_clk__L1_I1/A                                         ^     m_clk__N4       BUF_X16   0.000  1.058    -0.303  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.130  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.130  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1    INV_X32   0.108  1.340    -0.022  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1    BUF_X32   0.001  1.340    -0.021  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.363  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.363  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.767  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.768  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.147  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.148  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.547  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.548  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0    BUF_X32   0.389  3.298    1.937  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0    BUF_X32   0.000  3.299    1.937  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.316  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0    INV_X32   0.000  3.678    2.316  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.472  
      m_clk__L10_I0/A                                        ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.472  
      m_clk__L10_I0/ZN                                       v     m_clk__L10_N0   INV_X32   0.109  3.942    2.580  
      m_clk__L11_I0/A                                        v     m_clk__L10_N0   INV_X32   0.000  3.942    2.580  
      m_clk__L11_I0/ZN                                       ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.782  
      m_clk__L12_I0/A                                        ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.784  
      m_clk__L12_I0/ZN                                       v     m_clk__L12_N0   INV_X32   0.140  4.285    2.923  
      m_clk__L13_I0/A                                        v     m_clk__L12_N0   INV_X32   0.000  4.285    2.923  
      m_clk__L13_I0/ZN                                       ^     m_clk__L13_N0   INV_X32   0.162  4.447    3.085  
      m_clk__L14_I0/A                                        ^     m_clk__L13_N0   INV_X32   0.000  4.447    3.085  
      m_clk__L14_I0/ZN                                       v     m_clk__L14_N0   INV_X32   0.104  4.551    3.189  
      m_clk__L15_I0/A                                        v     m_clk__L14_N0   INV_X32   0.001  4.551    3.190  
      m_clk__L15_I0/ZN                                       ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.365  
      m_clk__L16_I1/A                                        ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.365  
      m_clk__L16_I1/ZN                                       v     m_clk__L16_N1   INV_X32   0.144  4.871    3.509  
      m_clk__L17_I3/A                                        v     m_clk__L16_N1   INV_X32   0.000  4.871    3.509  
      m_clk__L17_I3/ZN                                       ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.713  
      m_clk__L18_I6/A                                        ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.713  
      m_clk__L18_I6/ZN                                       v     m_clk__L18_N6   INV_X32   0.160  5.235    3.874  
      m_clk__L19_I11/A                                       v     m_clk__L18_N6   INV_X32   0.000  5.236    3.874  
      m_clk__L19_I11/ZN                                      ^     m_clk__L19_N11  INV_X32   0.148  5.383    4.022  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/CK  ^     m_clk__L19_N11  SDFFR_X1  0.000  5.383    4.022  
      ---------------------------------------------------------------------------------------------------------------
Path 32: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[5]                                 (^) triggered by  leading edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.398
+ Hold                         -0.196
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.802
  Arrival Time                  4.547
  Slack Time                   -1.255
     Clock Rise Edge                      0.000
     + Input Delay                        4.200
     = Beginpoint Arrival Time            4.200
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[5]                                  ^     port_pad_data_in[5]                     -         -       4.200    5.455  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A357/B       ^     port_pad_data_in[5]                     MUX2_X1   -0.000  4.200    5.454  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A357/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_15  MUX2_X1   0.347   4.547    5.802  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_15  SDFFR_X1  0.000   4.547    5.802  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                                   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk           -         -      0.000    -1.255  
      m_clk__I10/A                                          ^     m_clk           BUF_X16   0.000  0.000    -1.255  
      m_clk__I10/Z                                          ^     m_clk__N10      BUF_X16   0.312  0.312    -0.942  
      m_clk__I9/A                                           ^     m_clk__N10      BUF_X16   0.000  0.312    -0.942  
      m_clk__I9/Z                                           ^     m_clk__N9       BUF_X16   0.141  0.453    -0.801  
      m_clk__I8/A                                           ^     m_clk__N9       BUF_X16   0.000  0.453    -0.801  
      m_clk__I8/Z                                           ^     m_clk__N8       BUF_X16   0.132  0.585    -0.670  
      m_clk__I7/A                                           ^     m_clk__N8       BUF_X16   0.000  0.585    -0.670  
      m_clk__I7/Z                                           ^     m_clk__N7       BUF_X16   0.119  0.704    -0.551  
      m_clk__I6/A                                           ^     m_clk__N7       BUF_X16   0.000  0.704    -0.551  
      m_clk__I6/Z                                           ^     m_clk__N6       BUF_X16   0.120  0.824    -0.431  
      m_clk__I5/A                                           ^     m_clk__N6       BUF_X16   0.000  0.824    -0.431  
      m_clk__I5/Z                                           ^     m_clk__N5       BUF_X16   0.114  0.938    -0.316  
      m_clk__I4/A                                           ^     m_clk__N5       BUF_X16   0.000  0.938    -0.316  
      m_clk__I4/Z                                           ^     m_clk__N4       BUF_X16   0.120  1.058    -0.196  
      m_clk__L1_I1/A                                        ^     m_clk__N4       BUF_X16   0.000  1.058    -0.196  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    -0.023  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    -0.023  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1    INV_X32   0.108  1.340    0.085  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    0.086  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    0.470  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    0.470  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    0.874  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    0.875  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.255  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.255  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    1.654  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    1.655  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    2.044  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    2.044  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    2.423  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0    INV_X32   0.000  3.678    2.423  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    2.579  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    2.579  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0   INV_X32   0.109  3.942    2.687  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0   INV_X32   0.000  3.942    2.687  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0   INV_X32   0.202  4.144    2.889  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0   INV_X32   0.001  4.145    2.891  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0   INV_X32   0.140  4.285    3.031  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0   INV_X32   0.000  4.285    3.031  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0   INV_X32   0.162  4.447    3.193  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0   INV_X32   0.000  4.447    3.193  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0   INV_X32   0.104  4.551    3.296  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0   INV_X32   0.001  4.551    3.297  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0   INV_X32   0.175  4.726    3.472  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0   INV_X32   0.000  4.726    3.472  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1   INV_X32   0.144  4.871    3.616  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1   INV_X32   0.000  4.871    3.616  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3   INV_X32   0.204  5.075    3.820  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3   INV_X32   0.001  5.075    3.821  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6   INV_X32   0.160  5.235    3.981  
      m_clk__L19_I10/A                                      v     m_clk__L18_N6   INV_X32   0.001  5.236    3.981  
      m_clk__L19_I10/ZN                                     ^     m_clk__L19_N10  INV_X32   0.162  5.398    4.143  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/CK  ^     m_clk__L19_N10  SDFFR_X1  0.000  5.398    4.143  
      --------------------------------------------------------------------------------------------------------------
Path 33: VIOLATED Hold Check with Pin SPI_INST/present_state_reg[0]/CK 
Endpoint:   SPI_INST/present_state_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: spi_fs                          (v) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.840
  Arrival Time                  4.881
  Slack Time                   -0.959
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      -----------------------------------------------------------------------------------------
      Pin                              Edge  Net            Cell       Delay  Arrival  Required  
                                                                              Time     Time  
      -----------------------------------------------------------------------------------------
      spi_fs                           v     spi_fs         -          -      4.000    4.959  
      SPI_INST/p8525A/C2               v     spi_fs         OAI211_X1  0.017  4.017    4.976  
      SPI_INST/p8525A/ZN               ^     SPI_INST/n_51  OAI211_X1  0.350  4.368    5.326  
      SPI_INST/p8488A/A                ^     SPI_INST/n_51  AOI21_X1   0.000  4.368    5.326  
      SPI_INST/p8488A/ZN               v     SPI_INST/n_73  AOI21_X1   0.234  4.601    5.560  
      SPI_INST/p8418A/A                v     SPI_INST/n_73  INV_X1     0.000  4.601    5.560  
      SPI_INST/p8418A/ZN               ^     SPI_INST/n_74  INV_X1     0.280  4.881    5.840  
      SPI_INST/present_state_reg[0]/D  ^     SPI_INST/n_74  DFFS_X1    0.000  4.881    5.840  
      -----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ------------------------------------------------------------------------------------------
      Pin                                Edge  Net             Cell     Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z  ^     m_clk           -        -      0.000    -0.959  
      m_clk__I10/A                       ^     m_clk           BUF_X16  0.000  0.000    -0.959  
      m_clk__I10/Z                       ^     m_clk__N10      BUF_X16  0.312  0.312    -0.646  
      m_clk__I9/A                        ^     m_clk__N10      BUF_X16  0.000  0.312    -0.646  
      m_clk__I9/Z                        ^     m_clk__N9       BUF_X16  0.141  0.453    -0.505  
      m_clk__I8/A                        ^     m_clk__N9       BUF_X16  0.000  0.453    -0.505  
      m_clk__I8/Z                        ^     m_clk__N8       BUF_X16  0.132  0.585    -0.374  
      m_clk__I7/A                        ^     m_clk__N8       BUF_X16  0.000  0.585    -0.374  
      m_clk__I7/Z                        ^     m_clk__N7       BUF_X16  0.119  0.704    -0.255  
      m_clk__I6/A                        ^     m_clk__N7       BUF_X16  0.000  0.704    -0.255  
      m_clk__I6/Z                        ^     m_clk__N6       BUF_X16  0.120  0.824    -0.135  
      m_clk__I5/A                        ^     m_clk__N6       BUF_X16  0.000  0.824    -0.135  
      m_clk__I5/Z                        ^     m_clk__N5       BUF_X16  0.114  0.938    -0.020  
      m_clk__I4/A                        ^     m_clk__N5       BUF_X16  0.000  0.938    -0.020  
      m_clk__I4/Z                        ^     m_clk__N4       BUF_X16  0.120  1.058    0.100  
      m_clk__L1_I1/A                     ^     m_clk__N4       BUF_X16  0.000  1.058    0.100  
      m_clk__L1_I1/Z                     ^     m_clk__L1_N1    BUF_X16  0.173  1.232    0.273  
      m_clk__L2_I1/A                     ^     m_clk__L1_N1    INV_X32  0.000  1.232    0.273  
      m_clk__L2_I1/ZN                    v     m_clk__L2_N1    INV_X32  0.108  1.340    0.381  
      m_clk__L3_I1/A                     v     m_clk__L2_N1    BUF_X32  0.001  1.340    0.382  
      m_clk__L3_I1/Z                     v     m_clk__L3_N1    BUF_X32  0.384  1.724    0.766  
      m_clk__L4_I0/A                     v     m_clk__L3_N1    BUF_X32  0.000  1.724    0.766  
      m_clk__L4_I0/Z                     v     m_clk__L4_N0    BUF_X32  0.404  2.129    1.170  
      m_clk__L5_I0/A                     v     m_clk__L4_N0    BUF_X32  0.001  2.130    1.171  
      m_clk__L5_I0/Z                     v     m_clk__L5_N0    BUF_X32  0.379  2.509    1.551  
      m_clk__L6_I0/A                     v     m_clk__L5_N0    BUF_X32  0.000  2.509    1.551  
      m_clk__L6_I0/Z                     v     m_clk__L6_N0    BUF_X32  0.399  2.909    1.950  
      m_clk__L7_I0/A                     v     m_clk__L6_N0    BUF_X32  0.001  2.910    1.951  
      m_clk__L7_I0/Z                     v     m_clk__L7_N0    BUF_X32  0.389  3.298    2.340  
      m_clk__L8_I0/A                     v     m_clk__L7_N0    BUF_X32  0.000  3.299    2.340  
      m_clk__L8_I0/Z                     v     m_clk__L8_N0    BUF_X32  0.379  3.678    2.719  
      m_clk__L9_I0/A                     v     m_clk__L8_N0    INV_X32  0.000  3.678    2.719  
      m_clk__L9_I0/ZN                    ^     m_clk__L9_N0    INV_X32  0.155  3.833    2.875  
      m_clk__L10_I1/A                    ^     m_clk__L9_N0    INV_X32  0.000  3.833    2.875  
      m_clk__L10_I1/ZN                   v     m_clk__L10_N1   INV_X32  0.083  3.917    2.958  
      m_clk__L11_I1/A                    v     m_clk__L10_N1   INV_X32  0.000  3.917    2.958  
      m_clk__L11_I1/ZN                   ^     m_clk__L11_N1   INV_X32  0.116  4.032    3.074  
      m_clk__L12_I1/A                    ^     m_clk__L11_N1   INV_X32  0.000  4.032    3.074  
      m_clk__L12_I1/ZN                   v     m_clk__L12_N1   INV_X32  0.111  4.143    3.185  
      m_clk__L13_I3/A                    v     m_clk__L12_N1   INV_X32  0.002  4.145    3.186  
      m_clk__L13_I3/ZN                   ^     m_clk__L13_N3   INV_X32  0.171  4.316    3.358  
      m_clk__L14_I4/A                    ^     m_clk__L13_N3   INV_X32  0.000  4.316    3.358  
      m_clk__L14_I4/ZN                   v     m_clk__L14_N4   INV_X32  0.129  4.445    3.487  
      m_clk__L15_I8/A                    v     m_clk__L14_N4   INV_X32  0.000  4.445    3.487  
      m_clk__L15_I8/ZN                   ^     m_clk__L15_N8   INV_X32  0.192  4.637    3.678  
      m_clk__L16_I15/A                   ^     m_clk__L15_N8   INV_X32  0.001  4.638    3.679  
      m_clk__L16_I15/ZN                  v     m_clk__L16_N15  INV_X32  0.144  4.782    3.824  
      m_clk__L17_I25/A                   v     m_clk__L16_N15  INV_X32  0.001  4.783    3.825  
      m_clk__L17_I25/ZN                  ^     m_clk__L17_N25  INV_X32  0.199  4.982    4.023  
      m_clk__L18_I41/A                   ^     m_clk__L17_N25  INV_X32  0.001  4.982    4.024  
      m_clk__L18_I41/ZN                  v     m_clk__L18_N41  INV_X32  0.133  5.115    4.156  
      m_clk__L19_I82/A                   v     m_clk__L18_N41  INV_X32  0.000  5.115    4.157  
      m_clk__L19_I82/ZN                  ^     m_clk__L19_N82  INV_X32  0.146  5.261    4.302  
      SPI_INST/present_state_reg[0]/CK   ^     m_clk__L19_N82  DFFS_X1  0.000  5.261    4.303  
      ------------------------------------------------------------------------------------------
Path 34: VIOLATED Hold Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: port_pad_data_in[4]                                 (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.394
+ Hold                         -0.201
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.793
  Arrival Time                  4.853
  Slack Time                   -0.940
     Clock Rise Edge                      0.000
     + Input Delay                        4.500
     = Beginpoint Arrival Time            4.500
     Timing Path:
      --------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                  Edge  Net                                     Cell      Delay   Arrival  Required  
                                                                                                                           Time     Time  
      --------------------------------------------------------------------------------------------------------------------------------------
      port_pad_data_in[4]                                  ^     port_pad_data_in[4]                     -         -       4.500    5.440  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A356/B       ^     port_pad_data_in[4]                     MUX2_X1   -0.001  4.499    5.440  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A356/Z       ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_16  MUX2_X1   0.353   4.853    5.793  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/D  ^     TDSP_CORE_INST/PORT_BUS_MACH_INST/n_16  SDFFR_X1  0.000   4.853    5.793  
      --------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net            Cell      Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                     ^     m_clk          -         -      0.000    -0.940  
      m_clk__I10/A                                          ^     m_clk          BUF_X16   0.000  0.000    -0.940  
      m_clk__I10/Z                                          ^     m_clk__N10     BUF_X16   0.312  0.312    -0.628  
      m_clk__I9/A                                           ^     m_clk__N10     BUF_X16   0.000  0.312    -0.628  
      m_clk__I9/Z                                           ^     m_clk__N9      BUF_X16   0.141  0.453    -0.487  
      m_clk__I8/A                                           ^     m_clk__N9      BUF_X16   0.000  0.453    -0.487  
      m_clk__I8/Z                                           ^     m_clk__N8      BUF_X16   0.132  0.585    -0.356  
      m_clk__I7/A                                           ^     m_clk__N8      BUF_X16   0.000  0.585    -0.356  
      m_clk__I7/Z                                           ^     m_clk__N7      BUF_X16   0.119  0.704    -0.237  
      m_clk__I6/A                                           ^     m_clk__N7      BUF_X16   0.000  0.704    -0.237  
      m_clk__I6/Z                                           ^     m_clk__N6      BUF_X16   0.120  0.824    -0.116  
      m_clk__I5/A                                           ^     m_clk__N6      BUF_X16   0.000  0.824    -0.116  
      m_clk__I5/Z                                           ^     m_clk__N5      BUF_X16   0.114  0.938    -0.002  
      m_clk__I4/A                                           ^     m_clk__N5      BUF_X16   0.000  0.938    -0.002  
      m_clk__I4/Z                                           ^     m_clk__N4      BUF_X16   0.120  1.058    0.118  
      m_clk__L1_I1/A                                        ^     m_clk__N4      BUF_X16   0.000  1.058    0.118  
      m_clk__L1_I1/Z                                        ^     m_clk__L1_N1   BUF_X16   0.173  1.232    0.291  
      m_clk__L2_I1/A                                        ^     m_clk__L1_N1   INV_X32   0.000  1.232    0.291  
      m_clk__L2_I1/ZN                                       v     m_clk__L2_N1   INV_X32   0.108  1.340    0.399  
      m_clk__L3_I1/A                                        v     m_clk__L2_N1   BUF_X32   0.001  1.340    0.400  
      m_clk__L3_I1/Z                                        v     m_clk__L3_N1   BUF_X32   0.384  1.724    0.784  
      m_clk__L4_I0/A                                        v     m_clk__L3_N1   BUF_X32   0.000  1.724    0.784  
      m_clk__L4_I0/Z                                        v     m_clk__L4_N0   BUF_X32   0.404  2.129    1.188  
      m_clk__L5_I0/A                                        v     m_clk__L4_N0   BUF_X32   0.001  2.130    1.189  
      m_clk__L5_I0/Z                                        v     m_clk__L5_N0   BUF_X32   0.379  2.509    1.569  
      m_clk__L6_I0/A                                        v     m_clk__L5_N0   BUF_X32   0.000  2.509    1.569  
      m_clk__L6_I0/Z                                        v     m_clk__L6_N0   BUF_X32   0.399  2.909    1.968  
      m_clk__L7_I0/A                                        v     m_clk__L6_N0   BUF_X32   0.001  2.910    1.969  
      m_clk__L7_I0/Z                                        v     m_clk__L7_N0   BUF_X32   0.389  3.298    2.358  
      m_clk__L8_I0/A                                        v     m_clk__L7_N0   BUF_X32   0.000  3.299    2.358  
      m_clk__L8_I0/Z                                        v     m_clk__L8_N0   BUF_X32   0.379  3.678    2.737  
      m_clk__L9_I0/A                                        v     m_clk__L8_N0   INV_X32   0.000  3.678    2.738  
      m_clk__L9_I0/ZN                                       ^     m_clk__L9_N0   INV_X32   0.155  3.833    2.893  
      m_clk__L10_I0/A                                       ^     m_clk__L9_N0   INV_X32   0.000  3.833    2.893  
      m_clk__L10_I0/ZN                                      v     m_clk__L10_N0  INV_X32   0.109  3.942    3.002  
      m_clk__L11_I0/A                                       v     m_clk__L10_N0  INV_X32   0.000  3.942    3.002  
      m_clk__L11_I0/ZN                                      ^     m_clk__L11_N0  INV_X32   0.202  4.144    3.203  
      m_clk__L12_I0/A                                       ^     m_clk__L11_N0  INV_X32   0.001  4.145    3.205  
      m_clk__L12_I0/ZN                                      v     m_clk__L12_N0  INV_X32   0.140  4.285    3.345  
      m_clk__L13_I0/A                                       v     m_clk__L12_N0  INV_X32   0.000  4.285    3.345  
      m_clk__L13_I0/ZN                                      ^     m_clk__L13_N0  INV_X32   0.162  4.447    3.507  
      m_clk__L14_I0/A                                       ^     m_clk__L13_N0  INV_X32   0.000  4.447    3.507  
      m_clk__L14_I0/ZN                                      v     m_clk__L14_N0  INV_X32   0.104  4.551    3.610  
      m_clk__L15_I0/A                                       v     m_clk__L14_N0  INV_X32   0.001  4.551    3.611  
      m_clk__L15_I0/ZN                                      ^     m_clk__L15_N0  INV_X32   0.175  4.726    3.786  
      m_clk__L16_I1/A                                       ^     m_clk__L15_N0  INV_X32   0.000  4.726    3.786  
      m_clk__L16_I1/ZN                                      v     m_clk__L16_N1  INV_X32   0.144  4.871    3.931  
      m_clk__L17_I3/A                                       v     m_clk__L16_N1  INV_X32   0.000  4.871    3.931  
      m_clk__L17_I3/ZN                                      ^     m_clk__L17_N3  INV_X32   0.204  5.075    4.134  
      m_clk__L18_I6/A                                       ^     m_clk__L17_N3  INV_X32   0.001  5.075    4.135  
      m_clk__L18_I6/ZN                                      v     m_clk__L18_N6  INV_X32   0.160  5.235    4.295  
      m_clk__L19_I9/A                                       v     m_clk__L18_N6  INV_X32   0.000  5.236    4.295  
      m_clk__L19_I9/ZN                                      ^     m_clk__L19_N9  INV_X32   0.159  5.394    4.454  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/CK  ^     m_clk__L19_N9  SDFFR_X1  0.000  5.394    4.454  
      -------------------------------------------------------------------------------------------------------------
Path 35: VIOLATED Hold Check with Pin SPI_INST/present_state_reg[1]/CK 
Endpoint:   SPI_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: spi_fs                          (^) triggered by  leading edge of 'refclk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
+ Hold                         -0.365
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.496
  Arrival Time                  4.833
  Slack Time                   -0.663
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
     Timing Path:
      ----------------------------------------------------------------------------------------
      Pin                              Edge  Net            Cell      Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      spi_fs                           ^     spi_fs         -         -      4.000    4.663  
      SPI_INST/p9110A/A2               ^     spi_fs         NAND2_X1  0.019  4.019    4.682  
      SPI_INST/p9110A/ZN               v     SPI_INST/n_16  NAND2_X1  0.077  4.095    4.759  
      SPI_INST/p9088A/A2               v     SPI_INST/n_16  OAI22_X1  0.000  4.095    4.759  
      SPI_INST/p9088A/ZN               ^     SPI_INST/n_62  OAI22_X1  0.738  4.833    5.496  
      SPI_INST/present_state_reg[1]/D  ^     SPI_INST/n_62  SDFFR_X2  0.000  4.833    5.496  
      ----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------
      Pin                                Edge  Net             Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z  ^     m_clk           -         -      0.000    -0.663  
      m_clk__I10/A                       ^     m_clk           BUF_X16   0.000  0.000    -0.663  
      m_clk__I10/Z                       ^     m_clk__N10      BUF_X16   0.312  0.312    -0.351  
      m_clk__I9/A                        ^     m_clk__N10      BUF_X16   0.000  0.312    -0.351  
      m_clk__I9/Z                        ^     m_clk__N9       BUF_X16   0.141  0.453    -0.210  
      m_clk__I8/A                        ^     m_clk__N9       BUF_X16   0.000  0.453    -0.210  
      m_clk__I8/Z                        ^     m_clk__N8       BUF_X16   0.132  0.585    -0.078  
      m_clk__I7/A                        ^     m_clk__N8       BUF_X16   0.000  0.585    -0.078  
      m_clk__I7/Z                        ^     m_clk__N7       BUF_X16   0.119  0.704    0.041  
      m_clk__I6/A                        ^     m_clk__N7       BUF_X16   0.000  0.704    0.041  
      m_clk__I6/Z                        ^     m_clk__N6       BUF_X16   0.120  0.824    0.161  
      m_clk__I5/A                        ^     m_clk__N6       BUF_X16   0.000  0.824    0.161  
      m_clk__I5/Z                        ^     m_clk__N5       BUF_X16   0.114  0.938    0.275  
      m_clk__I4/A                        ^     m_clk__N5       BUF_X16   0.000  0.938    0.275  
      m_clk__I4/Z                        ^     m_clk__N4       BUF_X16   0.120  1.058    0.395  
      m_clk__L1_I1/A                     ^     m_clk__N4       BUF_X16   0.000  1.058    0.395  
      m_clk__L1_I1/Z                     ^     m_clk__L1_N1    BUF_X16   0.173  1.232    0.569  
      m_clk__L2_I1/A                     ^     m_clk__L1_N1    INV_X32   0.000  1.232    0.569  
      m_clk__L2_I1/ZN                    v     m_clk__L2_N1    INV_X32   0.108  1.340    0.676  
      m_clk__L3_I1/A                     v     m_clk__L2_N1    BUF_X32   0.001  1.340    0.677  
      m_clk__L3_I1/Z                     v     m_clk__L3_N1    BUF_X32   0.384  1.724    1.061  
      m_clk__L4_I0/A                     v     m_clk__L3_N1    BUF_X32   0.000  1.724    1.061  
      m_clk__L4_I0/Z                     v     m_clk__L4_N0    BUF_X32   0.404  2.129    1.466  
      m_clk__L5_I0/A                     v     m_clk__L4_N0    BUF_X32   0.001  2.130    1.467  
      m_clk__L5_I0/Z                     v     m_clk__L5_N0    BUF_X32   0.379  2.509    1.846  
      m_clk__L6_I0/A                     v     m_clk__L5_N0    BUF_X32   0.000  2.509    1.846  
      m_clk__L6_I0/Z                     v     m_clk__L6_N0    BUF_X32   0.399  2.909    2.245  
      m_clk__L7_I0/A                     v     m_clk__L6_N0    BUF_X32   0.001  2.910    2.246  
      m_clk__L7_I0/Z                     v     m_clk__L7_N0    BUF_X32   0.389  3.298    2.635  
      m_clk__L8_I0/A                     v     m_clk__L7_N0    BUF_X32   0.000  3.299    2.635  
      m_clk__L8_I0/Z                     v     m_clk__L8_N0    BUF_X32   0.379  3.678    3.015  
      m_clk__L9_I0/A                     v     m_clk__L8_N0    INV_X32   0.000  3.678    3.015  
      m_clk__L9_I0/ZN                    ^     m_clk__L9_N0    INV_X32   0.155  3.833    3.170  
      m_clk__L10_I1/A                    ^     m_clk__L9_N0    INV_X32   0.000  3.833    3.170  
      m_clk__L10_I1/ZN                   v     m_clk__L10_N1   INV_X32   0.083  3.917    3.253  
      m_clk__L11_I1/A                    v     m_clk__L10_N1   INV_X32   0.000  3.917    3.253  
      m_clk__L11_I1/ZN                   ^     m_clk__L11_N1   INV_X32   0.116  4.032    3.369  
      m_clk__L12_I1/A                    ^     m_clk__L11_N1   INV_X32   0.000  4.032    3.369  
      m_clk__L12_I1/ZN                   v     m_clk__L12_N1   INV_X32   0.111  4.143    3.480  
      m_clk__L13_I3/A                    v     m_clk__L12_N1   INV_X32   0.002  4.145    3.482  
      m_clk__L13_I3/ZN                   ^     m_clk__L13_N3   INV_X32   0.171  4.316    3.653  
      m_clk__L14_I4/A                    ^     m_clk__L13_N3   INV_X32   0.000  4.316    3.653  
      m_clk__L14_I4/ZN                   v     m_clk__L14_N4   INV_X32   0.129  4.445    3.782  
      m_clk__L15_I8/A                    v     m_clk__L14_N4   INV_X32   0.000  4.445    3.782  
      m_clk__L15_I8/ZN                   ^     m_clk__L15_N8   INV_X32   0.192  4.637    3.974  
      m_clk__L16_I15/A                   ^     m_clk__L15_N8   INV_X32   0.001  4.638    3.975  
      m_clk__L16_I15/ZN                  v     m_clk__L16_N15  INV_X32   0.144  4.782    4.119  
      m_clk__L17_I25/A                   v     m_clk__L16_N15  INV_X32   0.001  4.783    4.120  
      m_clk__L17_I25/ZN                  ^     m_clk__L17_N25  INV_X32   0.199  4.982    4.319  
      m_clk__L18_I41/A                   ^     m_clk__L17_N25  INV_X32   0.001  4.982    4.319  
      m_clk__L18_I41/ZN                  v     m_clk__L18_N41  INV_X32   0.133  5.115    4.452  
      m_clk__L19_I82/A                   v     m_clk__L18_N41  INV_X32   0.000  5.115    4.452  
      m_clk__L19_I82/ZN                  ^     m_clk__L19_N82  INV_X32   0.146  5.261    4.598  
      SPI_INST/present_state_reg[1]/CK   ^     m_clk__L19_N82  SDFFR_X2  0.000  5.261    4.598  
      -------------------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RAM_256x16_TEST_INST/RAM_256x16_INST/Q[13]           (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.212
+ Hold                         -0.195
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.617
  Arrival Time                  5.691
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                               Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A89/ZN                    ^     m_dsram_clk                             -            -       0.000    -0.074  
      m_dsram_clk__L1_I0/A                                  ^     m_dsram_clk                             BUF_X32      0.000   0.000    -0.074  
      m_dsram_clk__L1_I0/Z                                  ^     m_dsram_clk__L1_N0                      BUF_X32      1.855   1.855    1.781  
      RAM_256x16_TEST_INST/RAM_256x16_INST/CLK              ^     m_dsram_clk__L1_N0                      ram_256x16A  0.937   2.792    2.718  
      RAM_256x16_TEST_INST/RAM_256x16_INST/Q[13]            ^     RAM_256x16_TEST_INST/ramout[13]         ram_256x16A  1.849   4.641    4.567  
      RAM_256x16_TEST_INST/g426/B1                          ^     RAM_256x16_TEST_INST/ramout[13]         AOI22_X1     -0.010  4.631    4.557  
      RAM_256x16_TEST_INST/g426/ZN                          v     RAM_256x16_TEST_INST/n_216              AOI22_X1     0.103   4.734    4.660  
      RAM_256x16_TEST_INST/Fp11868A315/A                    v     RAM_256x16_TEST_INST/n_216              INV_X2       0.000   4.734    4.660  
      RAM_256x16_TEST_INST/Fp11868A315/ZN                   ^     ds_data[13]                             INV_X2       0.174   4.908    4.834  
      TDSP_MUX/p7267A325/B2                                 ^     ds_data[13]                             AOI22_X1     0.000   4.908    4.834  
      TDSP_MUX/p7267A325/ZN                                 v     TDSP_MUX/n_9                            AOI22_X1     0.155   5.062    4.989  
      TDSP_MUX/Fp7344A324/A                                 v     TDSP_MUX/n_9                            INV_X2       0.000   5.062    4.989  
      TDSP_MUX/Fp7344A324/ZN                                ^     tdsp_data_in[13]                        INV_X2       0.185   5.248    5.174  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A/B            ^     tdsp_data_in[13]                        MUX2_X2      0.000   5.248    5.174  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A/Z            ^     TDSP_CORE_INST/DATA_BUS_MACH_INST/n_71  MUX2_X2      0.443   5.691    5.617  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/D  ^     TDSP_CORE_INST/DATA_BUS_MACH_INST/n_71  SDFFR_X1     0.000   5.691    5.617  
      ------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net              Cell      Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk            -         -      0.000    0.074  
      m_clk__I10/A                                           ^     m_clk            BUF_X16   0.000  0.000    0.074  
      m_clk__I10/Z                                           ^     m_clk__N10       BUF_X16   0.312  0.312    0.386  
      m_clk__I9/A                                            ^     m_clk__N10       BUF_X16   0.000  0.312    0.386  
      m_clk__I9/Z                                            ^     m_clk__N9        BUF_X16   0.141  0.453    0.527  
      m_clk__I8/A                                            ^     m_clk__N9        BUF_X16   0.000  0.453    0.527  
      m_clk__I8/Z                                            ^     m_clk__N8        BUF_X16   0.132  0.585    0.659  
      m_clk__I7/A                                            ^     m_clk__N8        BUF_X16   0.000  0.585    0.659  
      m_clk__I7/Z                                            ^     m_clk__N7        BUF_X16   0.119  0.704    0.778  
      m_clk__I6/A                                            ^     m_clk__N7        BUF_X16   0.000  0.704    0.778  
      m_clk__I6/Z                                            ^     m_clk__N6        BUF_X16   0.120  0.824    0.898  
      m_clk__I5/A                                            ^     m_clk__N6        BUF_X16   0.000  0.824    0.898  
      m_clk__I5/Z                                            ^     m_clk__N5        BUF_X16   0.114  0.938    1.012  
      m_clk__I4/A                                            ^     m_clk__N5        BUF_X16   0.000  0.938    1.012  
      m_clk__I4/Z                                            ^     m_clk__N4        BUF_X16   0.120  1.058    1.132  
      m_clk__L1_I1/A                                         ^     m_clk__N4        BUF_X16   0.000  1.058    1.132  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1     BUF_X16   0.173  1.232    1.305  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1     INV_X32   0.000  1.232    1.306  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1     INV_X32   0.108  1.340    1.413  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1     BUF_X32   0.001  1.340    1.414  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1     BUF_X32   0.384  1.724    1.798  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1     BUF_X32   0.000  1.724    1.798  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0     BUF_X32   0.404  2.129    2.203  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0     BUF_X32   0.001  2.130    2.204  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0     BUF_X32   0.379  2.509    2.583  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0     BUF_X32   0.000  2.509    2.583  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0     BUF_X32   0.399  2.909    2.982  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0     BUF_X32   0.001  2.910    2.983  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0     BUF_X32   0.389  3.298    3.372  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0     BUF_X32   0.000  3.299    3.372  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0     BUF_X32   0.379  3.678    3.752  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0     INV_X32   0.000  3.678    3.752  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0     INV_X32   0.155  3.833    3.907  
      m_clk__L10_I1/A                                        ^     m_clk__L9_N0     INV_X32   0.000  3.833    3.907  
      m_clk__L10_I1/ZN                                       v     m_clk__L10_N1    INV_X32   0.083  3.917    3.990  
      m_clk__L11_I1/A                                        v     m_clk__L10_N1    INV_X32   0.000  3.917    3.990  
      m_clk__L11_I1/ZN                                       ^     m_clk__L11_N1    INV_X32   0.116  4.032    4.106  
      m_clk__L12_I1/A                                        ^     m_clk__L11_N1    INV_X32   0.000  4.032    4.106  
      m_clk__L12_I1/ZN                                       v     m_clk__L12_N1    INV_X32   0.111  4.143    4.217  
      m_clk__L13_I3/A                                        v     m_clk__L12_N1    INV_X32   0.002  4.145    4.219  
      m_clk__L13_I3/ZN                                       ^     m_clk__L13_N3    INV_X32   0.171  4.316    4.390  
      m_clk__L14_I5/A                                        ^     m_clk__L13_N3    INV_X32   0.000  4.316    4.390  
      m_clk__L14_I5/ZN                                       v     m_clk__L14_N5    INV_X32   0.151  4.468    4.541  
      m_clk__L15_I10/A                                       v     m_clk__L14_N5    INV_X32   0.002  4.470    4.544  
      m_clk__L15_I10/ZN                                      ^     m_clk__L15_N10   INV_X32   0.213  4.682    4.756  
      m_clk__L16_I19/A                                       ^     m_clk__L15_N10   INV_X32   0.000  4.682    4.756  
      m_clk__L16_I19/ZN                                      v     m_clk__L16_N19   INV_X32   0.135  4.818    4.891  
      m_clk__L17_I32/A                                       v     m_clk__L16_N19   INV_X32   0.000  4.818    4.891  
      m_clk__L17_I32/ZN                                      ^     m_clk__L17_N32   INV_X32   0.175  4.993    5.066  
      m_clk__L18_I53/A                                       ^     m_clk__L17_N32   INV_X32   0.000  4.993    5.066  
      m_clk__L18_I53/ZN                                      v     m_clk__L18_N53   INV_X32   0.090  5.083    5.157  
      m_clk__L19_I100/A                                      v     m_clk__L18_N53   INV_X32   0.000  5.083    5.157  
      m_clk__L19_I100/ZN                                     ^     m_clk__L19_N100  INV_X32   0.129  5.212    5.286  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/CK  ^     m_clk__L19_N100  SDFFR_X1  0.000  5.212    5.286  
      ----------------------------------------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RAM_256x16_TEST_INST/RAM_256x16_INST/Q[15]           (^) triggered by  leading edge of 'm_dsram_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.212
+ Hold                         -0.213
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.598
  Arrival Time                  5.759
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                   Edge  Net                                     Cell         Delay   Arrival  Required  
                                                                                                                               Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A89/ZN                    ^     m_dsram_clk                             -            -       0.000    -0.161  
      m_dsram_clk__L1_I0/A                                  ^     m_dsram_clk                             BUF_X32      0.000   0.000    -0.161  
      m_dsram_clk__L1_I0/Z                                  ^     m_dsram_clk__L1_N0                      BUF_X32      1.855   1.855    1.694  
      RAM_256x16_TEST_INST/RAM_256x16_INST/CLK              ^     m_dsram_clk__L1_N0                      ram_256x16A  0.937   2.792    2.631  
      RAM_256x16_TEST_INST/RAM_256x16_INST/Q[15]            ^     RAM_256x16_TEST_INST/ramout[15]         ram_256x16A  1.849   4.640    4.479  
      RAM_256x16_TEST_INST/g2/B1                            ^     RAM_256x16_TEST_INST/ramout[15]         AOI22_X1     -0.009  4.631    4.470  
      RAM_256x16_TEST_INST/g2/ZN                            v     RAM_256x16_TEST_INST/n_196              AOI22_X1     0.110   4.740    4.580  
      RAM_256x16_TEST_INST/Fp11868A/A                       v     RAM_256x16_TEST_INST/n_196              INV_X2       0.000   4.741    4.580  
      RAM_256x16_TEST_INST/Fp11868A/ZN                      ^     ds_data[15]                             INV_X2       0.193   4.933    4.772  
      TDSP_MUX/p7267A/B2                                    ^     ds_data[15]                             AOI22_X1     0.000   4.933    4.772  
      TDSP_MUX/p7267A/ZN                                    v     TDSP_MUX/n_31                           AOI22_X1     0.164   5.097    4.936  
      TDSP_MUX/Fp7344A/A                                    v     TDSP_MUX/n_31                           INV_X2       0.000   5.097    4.936  
      TDSP_MUX/Fp7344A/ZN                                   ^     tdsp_data_in[15]                        INV_X2       0.190   5.287    5.126  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A436/B         ^     tdsp_data_in[15]                        MUX2_X2      0.000   5.287    5.126  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A436/Z         ^     TDSP_CORE_INST/DATA_BUS_MACH_INST/n_69  MUX2_X2      0.472   5.759    5.598  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/D  ^     TDSP_CORE_INST/DATA_BUS_MACH_INST/n_69  SDFFR_X1     0.000   5.759    5.598  
      ------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------------------------
      Pin                                                    Edge  Net              Cell      Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z                      ^     m_clk            -         -      0.000    0.161  
      m_clk__I10/A                                           ^     m_clk            BUF_X16   0.000  0.000    0.161  
      m_clk__I10/Z                                           ^     m_clk__N10       BUF_X16   0.312  0.312    0.473  
      m_clk__I9/A                                            ^     m_clk__N10       BUF_X16   0.000  0.312    0.473  
      m_clk__I9/Z                                            ^     m_clk__N9        BUF_X16   0.141  0.453    0.614  
      m_clk__I8/A                                            ^     m_clk__N9        BUF_X16   0.000  0.453    0.614  
      m_clk__I8/Z                                            ^     m_clk__N8        BUF_X16   0.132  0.585    0.746  
      m_clk__I7/A                                            ^     m_clk__N8        BUF_X16   0.000  0.585    0.746  
      m_clk__I7/Z                                            ^     m_clk__N7        BUF_X16   0.119  0.704    0.865  
      m_clk__I6/A                                            ^     m_clk__N7        BUF_X16   0.000  0.704    0.865  
      m_clk__I6/Z                                            ^     m_clk__N6        BUF_X16   0.120  0.824    0.985  
      m_clk__I5/A                                            ^     m_clk__N6        BUF_X16   0.000  0.824    0.985  
      m_clk__I5/Z                                            ^     m_clk__N5        BUF_X16   0.114  0.938    1.099  
      m_clk__I4/A                                            ^     m_clk__N5        BUF_X16   0.000  0.938    1.099  
      m_clk__I4/Z                                            ^     m_clk__N4        BUF_X16   0.120  1.058    1.219  
      m_clk__L1_I1/A                                         ^     m_clk__N4        BUF_X16   0.000  1.058    1.219  
      m_clk__L1_I1/Z                                         ^     m_clk__L1_N1     BUF_X16   0.173  1.232    1.393  
      m_clk__L2_I1/A                                         ^     m_clk__L1_N1     INV_X32   0.000  1.232    1.393  
      m_clk__L2_I1/ZN                                        v     m_clk__L2_N1     INV_X32   0.108  1.340    1.501  
      m_clk__L3_I1/A                                         v     m_clk__L2_N1     BUF_X32   0.001  1.340    1.501  
      m_clk__L3_I1/Z                                         v     m_clk__L3_N1     BUF_X32   0.384  1.724    1.885  
      m_clk__L4_I0/A                                         v     m_clk__L3_N1     BUF_X32   0.000  1.724    1.885  
      m_clk__L4_I0/Z                                         v     m_clk__L4_N0     BUF_X32   0.404  2.129    2.290  
      m_clk__L5_I0/A                                         v     m_clk__L4_N0     BUF_X32   0.001  2.130    2.291  
      m_clk__L5_I0/Z                                         v     m_clk__L5_N0     BUF_X32   0.379  2.509    2.670  
      m_clk__L6_I0/A                                         v     m_clk__L5_N0     BUF_X32   0.000  2.509    2.670  
      m_clk__L6_I0/Z                                         v     m_clk__L6_N0     BUF_X32   0.399  2.909    3.070  
      m_clk__L7_I0/A                                         v     m_clk__L6_N0     BUF_X32   0.001  2.910    3.071  
      m_clk__L7_I0/Z                                         v     m_clk__L7_N0     BUF_X32   0.389  3.298    3.459  
      m_clk__L8_I0/A                                         v     m_clk__L7_N0     BUF_X32   0.000  3.299    3.460  
      m_clk__L8_I0/Z                                         v     m_clk__L8_N0     BUF_X32   0.379  3.678    3.839  
      m_clk__L9_I0/A                                         v     m_clk__L8_N0     INV_X32   0.000  3.678    3.839  
      m_clk__L9_I0/ZN                                        ^     m_clk__L9_N0     INV_X32   0.155  3.833    3.994  
      m_clk__L10_I1/A                                        ^     m_clk__L9_N0     INV_X32   0.000  3.833    3.994  
      m_clk__L10_I1/ZN                                       v     m_clk__L10_N1    INV_X32   0.083  3.917    4.078  
      m_clk__L11_I1/A                                        v     m_clk__L10_N1    INV_X32   0.000  3.917    4.078  
      m_clk__L11_I1/ZN                                       ^     m_clk__L11_N1    INV_X32   0.116  4.032    4.193  
      m_clk__L12_I1/A                                        ^     m_clk__L11_N1    INV_X32   0.000  4.032    4.193  
      m_clk__L12_I1/ZN                                       v     m_clk__L12_N1    INV_X32   0.111  4.143    4.304  
      m_clk__L13_I3/A                                        v     m_clk__L12_N1    INV_X32   0.002  4.145    4.306  
      m_clk__L13_I3/ZN                                       ^     m_clk__L13_N3    INV_X32   0.171  4.316    4.477  
      m_clk__L14_I5/A                                        ^     m_clk__L13_N3    INV_X32   0.000  4.316    4.477  
      m_clk__L14_I5/ZN                                       v     m_clk__L14_N5    INV_X32   0.151  4.468    4.629  
      m_clk__L15_I10/A                                       v     m_clk__L14_N5    INV_X32   0.002  4.470    4.631  
      m_clk__L15_I10/ZN                                      ^     m_clk__L15_N10   INV_X32   0.213  4.682    4.843  
      m_clk__L16_I19/A                                       ^     m_clk__L15_N10   INV_X32   0.000  4.682    4.843  
      m_clk__L16_I19/ZN                                      v     m_clk__L16_N19   INV_X32   0.135  4.818    4.979  
      m_clk__L17_I32/A                                       v     m_clk__L16_N19   INV_X32   0.000  4.818    4.979  
      m_clk__L17_I32/ZN                                      ^     m_clk__L17_N32   INV_X32   0.175  4.993    5.154  
      m_clk__L18_I53/A                                       ^     m_clk__L17_N32   INV_X32   0.000  4.993    5.154  
      m_clk__L18_I53/ZN                                      v     m_clk__L18_N53   INV_X32   0.090  5.083    5.244  
      m_clk__L19_I100/A                                      v     m_clk__L18_N53   INV_X32   0.000  5.083    5.244  
      m_clk__L19_I100/ZN                                     ^     m_clk__L19_N100  INV_X32   0.129  5.212    5.373  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/CK  ^     m_clk__L19_N100  SDFFR_X1  0.000  5.212    5.373  
      ----------------------------------------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[0]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[0]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.224
+ Hold                         -0.897
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.927
  Arrival Time                  5.117
  Slack Time                    0.190
     Clock Fall Edge                      2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net                                      Cell       Delay  Arrival  Required  
                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A98/ZN          v     m_rcc_clk                                -          -      2.000    1.810  
      m_rcc_clk__L1_I0/A                          v     m_rcc_clk                                INV_X32    0.000  2.000    1.810  
      m_rcc_clk__L1_I0/ZN                         ^     m_rcc_clk__L1_N0                         INV_X32    0.470  2.470    2.280  
      m_rcc_clk__L2_I1/A                          ^     m_rcc_clk__L1_N0                         BUF_X32    0.000  2.470    2.280  
      m_rcc_clk__L2_I1/Z                          ^     m_rcc_clk__L2_N1                         BUF_X32    0.385  2.855    2.665  
      m_rcc_clk__L4_I0/A                          ^     m_rcc_clk__L2_N1                         INV_X32    0.000  2.855    2.665  
      m_rcc_clk__L4_I0/ZN                         v     m_rcc_clk__L4_N0                         INV_X32    0.139  2.994    2.804  
      m_rcc_clk__L5_I3/A                          v     m_rcc_clk__L4_N0                         INV_X32    0.006  3.000    2.810  
      m_rcc_clk__L5_I3/ZN                         ^     m_rcc_clk__L5_N3                         INV_X32    0.148  3.148    2.958  
      m_rcc_clk__L6_I3/A                          ^     m_rcc_clk__L5_N3                         INV_X32    0.000  3.148    2.958  
      m_rcc_clk__L6_I3/ZN                         v     m_rcc_clk__L6_N3                         INV_X32    0.080  3.228    3.038  
      RESULTS_CONV_INST/lower1336/p214748365A/A   v     m_rcc_clk__L6_N3                         INV_X32    0.000  3.228    3.038  
      RESULTS_CONV_INST/lower1336/p214748365A/ZN  ^     RESULTS_CONV_INST/lower1336/n_25         INV_X32    0.088  3.316    3.126  
      RESULTS_CONV_INST/lower1336/n_25__L1_I1/A   ^     RESULTS_CONV_INST/lower1336/n_25         BUF_X32    0.000  3.316    3.126  
      RESULTS_CONV_INST/lower1336/n_25__L1_I1/Z   ^     RESULTS_CONV_INST/lower1336/n_25__L1_N1  BUF_X32    0.212  3.528    3.337  
      RESULTS_CONV_INST/lower1336/dout_reg[0]/CK  ^     RESULTS_CONV_INST/lower1336/n_25__L1_N1  SDFF_X2    0.000  3.528    3.337  
      RESULTS_CONV_INST/lower1336/dout_reg[0]/Q   v     RESULTS_CONV_INST/r1336[0]               SDFF_X2    0.883  4.410    4.220  
      RESULTS_CONV_INST/p12566A/A                 v     RESULTS_CONV_INST/r1336[0]               INV_X4     0.000  4.410    4.220  
      RESULTS_CONV_INST/p12566A/ZN                ^     RESULTS_CONV_INST/n_152                  INV_X4     0.321  4.731    4.541  
      RESULTS_CONV_INST/p10357A/B2                ^     RESULTS_CONV_INST/n_152                  OAI221_X1  0.000  4.731    4.541  
      RESULTS_CONV_INST/p10357A/ZN                v     RESULTS_CONV_INST/n_1822                 OAI221_X1  0.386  5.117    4.927  
      RESULTS_CONV_INST/high_mag_reg[0]/D         v     RESULTS_CONV_INST/n_1822                 SDFFR_X2   0.000  5.117    4.927  
      ------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------
      Pin                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                   Time     Time  
      ----------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z     ^     m_clk           -         -      0.000    0.190  
      m_clk__I10/A                          ^     m_clk           BUF_X16   0.000  0.000    0.190  
      m_clk__I10/Z                          ^     m_clk__N10      BUF_X16   0.312  0.312    0.502  
      m_clk__I9/A                           ^     m_clk__N10      BUF_X16   0.000  0.312    0.502  
      m_clk__I9/Z                           ^     m_clk__N9       BUF_X16   0.141  0.453    0.644  
      m_clk__I8/A                           ^     m_clk__N9       BUF_X16   0.000  0.453    0.644  
      m_clk__I8/Z                           ^     m_clk__N8       BUF_X16   0.132  0.585    0.775  
      m_clk__I7/A                           ^     m_clk__N8       BUF_X16   0.000  0.585    0.775  
      m_clk__I7/Z                           ^     m_clk__N7       BUF_X16   0.119  0.704    0.894  
      m_clk__I6/A                           ^     m_clk__N7       BUF_X16   0.000  0.704    0.894  
      m_clk__I6/Z                           ^     m_clk__N6       BUF_X16   0.120  0.824    1.014  
      m_clk__I5/A                           ^     m_clk__N6       BUF_X16   0.000  0.824    1.014  
      m_clk__I5/Z                           ^     m_clk__N5       BUF_X16   0.114  0.938    1.129  
      m_clk__I4/A                           ^     m_clk__N5       BUF_X16   0.000  0.938    1.129  
      m_clk__I4/Z                           ^     m_clk__N4       BUF_X16   0.120  1.058    1.249  
      m_clk__L1_I1/A                        ^     m_clk__N4       BUF_X16   0.000  1.058    1.249  
      m_clk__L1_I1/Z                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    1.422  
      m_clk__L2_I1/A                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    1.422  
      m_clk__L2_I1/ZN                       v     m_clk__L2_N1    INV_X32   0.108  1.340    1.530  
      m_clk__L3_I1/A                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    1.531  
      m_clk__L3_I1/Z                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    1.915  
      m_clk__L4_I0/A                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    1.915  
      m_clk__L4_I0/Z                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    2.319  
      m_clk__L5_I0/A                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    2.320  
      m_clk__L5_I0/Z                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    2.699  
      m_clk__L6_I0/A                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    2.700  
      m_clk__L6_I0/Z                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    3.099  
      m_clk__L7_I0/A                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    3.100  
      m_clk__L7_I0/Z                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    3.488  
      m_clk__L8_I0/A                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    3.489  
      m_clk__L8_I0/Z                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    3.868  
      m_clk__L9_I0/A                        v     m_clk__L8_N0    INV_X32   0.000  3.678    3.868  
      m_clk__L9_I0/ZN                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    4.024  
      m_clk__L10_I1/A                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    4.024  
      m_clk__L10_I1/ZN                      v     m_clk__L10_N1   INV_X32   0.083  3.917    4.107  
      m_clk__L11_I1/A                       v     m_clk__L10_N1   INV_X32   0.000  3.917    4.107  
      m_clk__L11_I1/ZN                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    4.222  
      m_clk__L12_I1/A                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    4.223  
      m_clk__L12_I1/ZN                      v     m_clk__L12_N1   INV_X32   0.111  4.143    4.333  
      m_clk__L13_I3/A                       v     m_clk__L12_N1   INV_X32   0.002  4.145    4.335  
      m_clk__L13_I3/ZN                      ^     m_clk__L13_N3   INV_X32   0.171  4.316    4.506  
      m_clk__L14_I5/A                       ^     m_clk__L13_N3   INV_X32   0.000  4.316    4.506  
      m_clk__L14_I5/ZN                      v     m_clk__L14_N5   INV_X32   0.151  4.468    4.658  
      m_clk__L15_I9/A                       v     m_clk__L14_N5   INV_X32   0.002  4.470    4.660  
      m_clk__L15_I9/ZN                      ^     m_clk__L15_N9   INV_X32   0.184  4.653    4.844  
      m_clk__L16_I17/A                      ^     m_clk__L15_N9   INV_X32   0.000  4.653    4.844  
      m_clk__L16_I17/ZN                     v     m_clk__L16_N17  INV_X32   0.133  4.786    4.977  
      m_clk__L17_I30/A                      v     m_clk__L16_N17  INV_X32   0.000  4.786    4.977  
      m_clk__L17_I30/ZN                     ^     m_clk__L17_N30  INV_X32   0.185  4.971    5.162  
      m_clk__L18_I51/A                      ^     m_clk__L17_N30  INV_X32   0.000  4.972    5.162  
      m_clk__L18_I51/ZN                     v     m_clk__L18_N51  INV_X32   0.108  5.080    5.270  
      m_clk__L19_I97/A                      v     m_clk__L18_N51  INV_X32   0.000  5.080    5.270  
      m_clk__L19_I97/ZN                     ^     m_clk__L19_N97  INV_X32   0.143  5.223    5.414  
      RESULTS_CONV_INST/high_mag_reg[0]/CK  ^     m_clk__L19_N97  SDFFR_X2  0.000  5.224    5.414  
      ----------------------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[1]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[1]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.224
+ Hold                         -0.894
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.930
  Arrival Time                  5.132
  Slack Time                    0.202
     Clock Fall Edge                      2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net                                      Cell       Delay  Arrival  Required  
                                                                                                                   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A98/ZN          v     m_rcc_clk                                -          -      2.000    1.798  
      m_rcc_clk__L1_I0/A                          v     m_rcc_clk                                INV_X32    0.000  2.000    1.798  
      m_rcc_clk__L1_I0/ZN                         ^     m_rcc_clk__L1_N0                         INV_X32    0.470  2.470    2.267  
      m_rcc_clk__L2_I1/A                          ^     m_rcc_clk__L1_N0                         BUF_X32    0.000  2.470    2.267  
      m_rcc_clk__L2_I1/Z                          ^     m_rcc_clk__L2_N1                         BUF_X32    0.385  2.855    2.652  
      m_rcc_clk__L4_I0/A                          ^     m_rcc_clk__L2_N1                         INV_X32    0.000  2.855    2.653  
      m_rcc_clk__L4_I0/ZN                         v     m_rcc_clk__L4_N0                         INV_X32    0.139  2.994    2.792  
      m_rcc_clk__L5_I3/A                          v     m_rcc_clk__L4_N0                         INV_X32    0.006  3.000    2.798  
      m_rcc_clk__L5_I3/ZN                         ^     m_rcc_clk__L5_N3                         INV_X32    0.148  3.148    2.946  
      m_rcc_clk__L6_I3/A                          ^     m_rcc_clk__L5_N3                         INV_X32    0.000  3.148    2.946  
      m_rcc_clk__L6_I3/ZN                         v     m_rcc_clk__L6_N3                         INV_X32    0.080  3.228    3.026  
      RESULTS_CONV_INST/lower1336/p214748365A/A   v     m_rcc_clk__L6_N3                         INV_X32    0.000  3.228    3.026  
      RESULTS_CONV_INST/lower1336/p214748365A/ZN  ^     RESULTS_CONV_INST/lower1336/n_25         INV_X32    0.088  3.316    3.113  
      RESULTS_CONV_INST/lower1336/n_25__L1_I0/A   ^     RESULTS_CONV_INST/lower1336/n_25         BUF_X32    0.000  3.316    3.113  
      RESULTS_CONV_INST/lower1336/n_25__L1_I0/Z   ^     RESULTS_CONV_INST/lower1336/n_25__L1_N0  BUF_X32    0.206  3.522    3.319  
      RESULTS_CONV_INST/lower1336/dout_reg[1]/CK  ^     RESULTS_CONV_INST/lower1336/n_25__L1_N0  SDFF_X2    0.000  3.522    3.319  
      RESULTS_CONV_INST/lower1336/dout_reg[1]/Q   v     RESULTS_CONV_INST/r1336[1]               SDFF_X2    0.966  4.488    4.285  
      RESULTS_CONV_INST/p12398A/A                 v     RESULTS_CONV_INST/r1336[1]               INV_X4     0.000  4.488    4.285  
      RESULTS_CONV_INST/p12398A/ZN                ^     RESULTS_CONV_INST/n_219                  INV_X4     0.288  4.776    4.574  
      RESULTS_CONV_INST/p10356A29076/B2           ^     RESULTS_CONV_INST/n_219                  OAI221_X1  0.000  4.776    4.574  
      RESULTS_CONV_INST/p10356A29076/ZN           v     RESULTS_CONV_INST/n_1815                 OAI221_X1  0.356  5.132    4.930  
      RESULTS_CONV_INST/high_mag_reg[1]/D         v     RESULTS_CONV_INST/n_1815                 SDFFR_X2   0.000  5.132    4.930  
      ------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------
      Pin                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                   Time     Time  
      ----------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z     ^     m_clk           -         -      0.000    0.202  
      m_clk__I10/A                          ^     m_clk           BUF_X16   0.000  0.000    0.202  
      m_clk__I10/Z                          ^     m_clk__N10      BUF_X16   0.312  0.312    0.515  
      m_clk__I9/A                           ^     m_clk__N10      BUF_X16   0.000  0.312    0.515  
      m_clk__I9/Z                           ^     m_clk__N9       BUF_X16   0.141  0.453    0.656  
      m_clk__I8/A                           ^     m_clk__N9       BUF_X16   0.000  0.453    0.656  
      m_clk__I8/Z                           ^     m_clk__N8       BUF_X16   0.132  0.585    0.787  
      m_clk__I7/A                           ^     m_clk__N8       BUF_X16   0.000  0.585    0.787  
      m_clk__I7/Z                           ^     m_clk__N7       BUF_X16   0.119  0.704    0.906  
      m_clk__I6/A                           ^     m_clk__N7       BUF_X16   0.000  0.704    0.906  
      m_clk__I6/Z                           ^     m_clk__N6       BUF_X16   0.120  0.824    1.026  
      m_clk__I5/A                           ^     m_clk__N6       BUF_X16   0.000  0.824    1.026  
      m_clk__I5/Z                           ^     m_clk__N5       BUF_X16   0.114  0.938    1.141  
      m_clk__I4/A                           ^     m_clk__N5       BUF_X16   0.000  0.938    1.141  
      m_clk__I4/Z                           ^     m_clk__N4       BUF_X16   0.120  1.058    1.261  
      m_clk__L1_I1/A                        ^     m_clk__N4       BUF_X16   0.000  1.058    1.261  
      m_clk__L1_I1/Z                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    1.434  
      m_clk__L2_I1/A                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    1.434  
      m_clk__L2_I1/ZN                       v     m_clk__L2_N1    INV_X32   0.108  1.340    1.542  
      m_clk__L3_I1/A                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    1.543  
      m_clk__L3_I1/Z                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    1.927  
      m_clk__L4_I0/A                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    1.927  
      m_clk__L4_I0/Z                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    2.331  
      m_clk__L5_I0/A                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    2.332  
      m_clk__L5_I0/Z                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    2.712  
      m_clk__L6_I0/A                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    2.712  
      m_clk__L6_I0/Z                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    3.111  
      m_clk__L7_I0/A                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    3.112  
      m_clk__L7_I0/Z                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    3.501  
      m_clk__L8_I0/A                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    3.501  
      m_clk__L8_I0/Z                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    3.880  
      m_clk__L9_I0/A                        v     m_clk__L8_N0    INV_X32   0.000  3.678    3.880  
      m_clk__L9_I0/ZN                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    4.036  
      m_clk__L10_I1/A                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    4.036  
      m_clk__L10_I1/ZN                      v     m_clk__L10_N1   INV_X32   0.083  3.917    4.119  
      m_clk__L11_I1/A                       v     m_clk__L10_N1   INV_X32   0.000  3.917    4.119  
      m_clk__L11_I1/ZN                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    4.235  
      m_clk__L12_I1/A                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    4.235  
      m_clk__L12_I1/ZN                      v     m_clk__L12_N1   INV_X32   0.111  4.143    4.346  
      m_clk__L13_I3/A                       v     m_clk__L12_N1   INV_X32   0.002  4.145    4.347  
      m_clk__L13_I3/ZN                      ^     m_clk__L13_N3   INV_X32   0.171  4.316    4.519  
      m_clk__L14_I5/A                       ^     m_clk__L13_N3   INV_X32   0.000  4.316    4.519  
      m_clk__L14_I5/ZN                      v     m_clk__L14_N5   INV_X32   0.151  4.468    4.670  
      m_clk__L15_I9/A                       v     m_clk__L14_N5   INV_X32   0.002  4.470    4.672  
      m_clk__L15_I9/ZN                      ^     m_clk__L15_N9   INV_X32   0.184  4.653    4.856  
      m_clk__L16_I17/A                      ^     m_clk__L15_N9   INV_X32   0.000  4.653    4.856  
      m_clk__L16_I17/ZN                     v     m_clk__L16_N17  INV_X32   0.133  4.786    4.989  
      m_clk__L17_I30/A                      v     m_clk__L16_N17  INV_X32   0.000  4.786    4.989  
      m_clk__L17_I30/ZN                     ^     m_clk__L17_N30  INV_X32   0.185  4.971    5.174  
      m_clk__L18_I51/A                      ^     m_clk__L17_N30  INV_X32   0.000  4.972    5.174  
      m_clk__L18_I51/ZN                     v     m_clk__L18_N51  INV_X32   0.108  5.080    5.282  
      m_clk__L19_I97/A                      v     m_clk__L18_N51  INV_X32   0.000  5.080    5.283  
      m_clk__L19_I97/ZN                     ^     m_clk__L19_N97  INV_X32   0.143  5.223    5.426  
      RESULTS_CONV_INST/high_mag_reg[1]/CK  ^     m_clk__L19_N97  SDFFR_X2  0.000  5.224    5.426  
      ----------------------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin RESULTS_CONV_INST/high_mag_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[7]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/lower1336/dout_reg[7]/Q (v) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.288
+ Hold                         -0.895
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 4.994
  Arrival Time                  5.290
  Slack Time                    0.296
     Clock Fall Edge                      2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------------------------------
      Pin                                                Edge  Net                                              Cell       Delay  Arrival  Required  
                                                                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A98/ZN                 v     m_rcc_clk                                        -          -      2.000    1.704  
      m_rcc_clk__L1_I0/A                                 v     m_rcc_clk                                        INV_X32    0.000  2.000    1.704  
      m_rcc_clk__L1_I0/ZN                                ^     m_rcc_clk__L1_N0                                 INV_X32    0.470  2.470    2.174  
      m_rcc_clk__L2_I1/A                                 ^     m_rcc_clk__L1_N0                                 BUF_X32    0.000  2.470    2.174  
      m_rcc_clk__L2_I1/Z                                 ^     m_rcc_clk__L2_N1                                 BUF_X32    0.385  2.855    2.559  
      m_rcc_clk__L4_I0/A                                 ^     m_rcc_clk__L2_N1                                 INV_X32    0.000  2.855    2.559  
      m_rcc_clk__L4_I0/ZN                                v     m_rcc_clk__L4_N0                                 INV_X32    0.139  2.994    2.698  
      m_rcc_clk__L5_I3/A                                 v     m_rcc_clk__L4_N0                                 INV_X32    0.006  3.000    2.704  
      m_rcc_clk__L5_I3/ZN                                ^     m_rcc_clk__L5_N3                                 INV_X32    0.148  3.148    2.852  
      m_rcc_clk__L6_I3/A                                 ^     m_rcc_clk__L5_N3                                 INV_X32    0.000  3.148    2.852  
      m_rcc_clk__L6_I3/ZN                                v     m_rcc_clk__L6_N3                                 INV_X32    0.080  3.228    2.932  
      RESULTS_CONV_INST/lower1336/p214748365A/A          v     m_rcc_clk__L6_N3                                 INV_X32    0.000  3.228    2.932  
      RESULTS_CONV_INST/lower1336/p214748365A/ZN         ^     RESULTS_CONV_INST/lower1336/n_25                 INV_X32    0.088  3.316    3.020  
      RESULTS_CONV_INST/lower1336/n_25__L1_I1/A          ^     RESULTS_CONV_INST/lower1336/n_25                 BUF_X32    0.000  3.316    3.020  
      RESULTS_CONV_INST/lower1336/n_25__L1_I1/Z          ^     RESULTS_CONV_INST/lower1336/n_25__L1_N1          BUF_X32    0.212  3.528    3.232  
      RESULTS_CONV_INST/lower1336/dout_reg[7]/CK         ^     RESULTS_CONV_INST/lower1336/n_25__L1_N1          SDFF_X2    0.000  3.528    3.232  
      RESULTS_CONV_INST/lower1336/dout_reg[7]/Q          v     RESULTS_CONV_INST/lower1336/FE_OFCN492_r1336_7_  SDFF_X2    0.743  4.271    3.975  
      RESULTS_CONV_INST/lower1336/FE_OFCC492_r1336_7_/A  v     RESULTS_CONV_INST/lower1336/FE_OFCN492_r1336_7_  BUF_X16    0.000  4.271    3.975  
      RESULTS_CONV_INST/lower1336/FE_OFCC492_r1336_7_/Z  v     RESULTS_CONV_INST/r1336[7]                       BUF_X16    0.346  4.617    4.322  
      RESULTS_CONV_INST/p9824A/A                         v     RESULTS_CONV_INST/r1336[7]                       INV_X2     0.001  4.619    4.323  
      RESULTS_CONV_INST/p9824A/ZN                        ^     RESULTS_CONV_INST/n_566                          INV_X2     0.271  4.890    4.594  
      RESULTS_CONV_INST/p10356A29082/B2                  ^     RESULTS_CONV_INST/n_566                          OAI221_X1  0.000  4.890    4.594  
      RESULTS_CONV_INST/p10356A29082/ZN                  v     RESULTS_CONV_INST/n_1806                         OAI221_X1  0.400  5.290    4.994  
      RESULTS_CONV_INST/high_mag_reg[7]/D                v     RESULTS_CONV_INST/n_1806                         SDFFR_X2   0.000  5.290    4.994  
      ---------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------
      Pin                                   Edge  Net             Cell      Delay  Arrival  Required  
                                                                                   Time     Time  
      ----------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z     ^     m_clk           -         -      0.000    0.296  
      m_clk__I10/A                          ^     m_clk           BUF_X16   0.000  0.000    0.296  
      m_clk__I10/Z                          ^     m_clk__N10      BUF_X16   0.312  0.312    0.608  
      m_clk__I9/A                           ^     m_clk__N10      BUF_X16   0.000  0.312    0.608  
      m_clk__I9/Z                           ^     m_clk__N9       BUF_X16   0.141  0.453    0.749  
      m_clk__I8/A                           ^     m_clk__N9       BUF_X16   0.000  0.453    0.749  
      m_clk__I8/Z                           ^     m_clk__N8       BUF_X16   0.132  0.585    0.881  
      m_clk__I7/A                           ^     m_clk__N8       BUF_X16   0.000  0.585    0.881  
      m_clk__I7/Z                           ^     m_clk__N7       BUF_X16   0.119  0.704    1.000  
      m_clk__I6/A                           ^     m_clk__N7       BUF_X16   0.000  0.704    1.000  
      m_clk__I6/Z                           ^     m_clk__N6       BUF_X16   0.120  0.824    1.120  
      m_clk__I5/A                           ^     m_clk__N6       BUF_X16   0.000  0.824    1.120  
      m_clk__I5/Z                           ^     m_clk__N5       BUF_X16   0.114  0.938    1.234  
      m_clk__I4/A                           ^     m_clk__N5       BUF_X16   0.000  0.938    1.234  
      m_clk__I4/Z                           ^     m_clk__N4       BUF_X16   0.120  1.058    1.354  
      m_clk__L1_I1/A                        ^     m_clk__N4       BUF_X16   0.000  1.058    1.354  
      m_clk__L1_I1/Z                        ^     m_clk__L1_N1    BUF_X16   0.173  1.232    1.528  
      m_clk__L2_I1/A                        ^     m_clk__L1_N1    INV_X32   0.000  1.232    1.528  
      m_clk__L2_I1/ZN                       v     m_clk__L2_N1    INV_X32   0.108  1.340    1.636  
      m_clk__L3_I1/A                        v     m_clk__L2_N1    BUF_X32   0.001  1.340    1.636  
      m_clk__L3_I1/Z                        v     m_clk__L3_N1    BUF_X32   0.384  1.724    2.020  
      m_clk__L4_I0/A                        v     m_clk__L3_N1    BUF_X32   0.000  1.724    2.020  
      m_clk__L4_I0/Z                        v     m_clk__L4_N0    BUF_X32   0.404  2.129    2.425  
      m_clk__L5_I0/A                        v     m_clk__L4_N0    BUF_X32   0.001  2.130    2.426  
      m_clk__L5_I0/Z                        v     m_clk__L5_N0    BUF_X32   0.379  2.509    2.805  
      m_clk__L6_I0/A                        v     m_clk__L5_N0    BUF_X32   0.000  2.509    2.805  
      m_clk__L6_I0/Z                        v     m_clk__L6_N0    BUF_X32   0.399  2.909    3.205  
      m_clk__L7_I0/A                        v     m_clk__L6_N0    BUF_X32   0.001  2.910    3.206  
      m_clk__L7_I0/Z                        v     m_clk__L7_N0    BUF_X32   0.389  3.298    3.594  
      m_clk__L8_I0/A                        v     m_clk__L7_N0    BUF_X32   0.000  3.299    3.595  
      m_clk__L8_I0/Z                        v     m_clk__L8_N0    BUF_X32   0.379  3.678    3.974  
      m_clk__L9_I0/A                        v     m_clk__L8_N0    INV_X32   0.000  3.678    3.974  
      m_clk__L9_I0/ZN                       ^     m_clk__L9_N0    INV_X32   0.155  3.833    4.129  
      m_clk__L10_I1/A                       ^     m_clk__L9_N0    INV_X32   0.000  3.833    4.129  
      m_clk__L10_I1/ZN                      v     m_clk__L10_N1   INV_X32   0.083  3.917    4.213  
      m_clk__L11_I1/A                       v     m_clk__L10_N1   INV_X32   0.000  3.917    4.213  
      m_clk__L11_I1/ZN                      ^     m_clk__L11_N1   INV_X32   0.116  4.032    4.328  
      m_clk__L12_I1/A                       ^     m_clk__L11_N1   INV_X32   0.000  4.032    4.328  
      m_clk__L12_I1/ZN                      v     m_clk__L12_N1   INV_X32   0.111  4.143    4.439  
      m_clk__L13_I3/A                       v     m_clk__L12_N1   INV_X32   0.002  4.145    4.441  
      m_clk__L13_I3/ZN                      ^     m_clk__L13_N3   INV_X32   0.171  4.316    4.612  
      m_clk__L14_I5/A                       ^     m_clk__L13_N3   INV_X32   0.000  4.316    4.612  
      m_clk__L14_I5/ZN                      v     m_clk__L14_N5   INV_X32   0.151  4.468    4.764  
      m_clk__L15_I9/A                       v     m_clk__L14_N5   INV_X32   0.002  4.470    4.766  
      m_clk__L15_I9/ZN                      ^     m_clk__L15_N9   INV_X32   0.184  4.653    4.949  
      m_clk__L16_I17/A                      ^     m_clk__L15_N9   INV_X32   0.000  4.653    4.949  
      m_clk__L16_I17/ZN                     v     m_clk__L16_N17  INV_X32   0.133  4.786    5.082  
      m_clk__L17_I29/A                      v     m_clk__L16_N17  INV_X32   0.000  4.786    5.082  
      m_clk__L17_I29/ZN                     ^     m_clk__L17_N29  INV_X32   0.197  4.983    5.279  
      m_clk__L18_I49/A                      ^     m_clk__L17_N29  INV_X32   0.001  4.984    5.280  
      m_clk__L18_I49/ZN                     v     m_clk__L18_N49  INV_X32   0.145  5.129    5.425  
      m_clk__L19_I94/A                      v     m_clk__L18_N49  INV_X32   0.000  5.129    5.425  
      m_clk__L19_I94/ZN                     ^     m_clk__L19_N94  INV_X32   0.160  5.288    5.584  
      RESULTS_CONV_INST/high_mag_reg[7]/CK  ^     m_clk__L19_N94  SDFFR_X2  0.000  5.288    5.584  
      ----------------------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.844
  Arrival Time                  6.144
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                            Time     Time  
      -----------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk                               -        -      0.000    -0.299  
      m_clk__I10/A                                ^     m_clk                               BUF_X16  0.000  0.000    -0.299  
      m_clk__I10/Z                                ^     m_clk__N10                          BUF_X16  0.312  0.312    0.013  
      m_clk__I9/A                                 ^     m_clk__N10                          BUF_X16  0.000  0.312    0.013  
      m_clk__I9/Z                                 ^     m_clk__N9                           BUF_X16  0.141  0.453    0.154  
      m_clk__I8/A                                 ^     m_clk__N9                           BUF_X16  0.000  0.453    0.154  
      m_clk__I8/Z                                 ^     m_clk__N8                           BUF_X16  0.132  0.585    0.285  
      m_clk__I7/A                                 ^     m_clk__N8                           BUF_X16  0.000  0.585    0.285  
      m_clk__I7/Z                                 ^     m_clk__N7                           BUF_X16  0.119  0.704    0.404  
      m_clk__I6/A                                 ^     m_clk__N7                           BUF_X16  0.000  0.704    0.404  
      m_clk__I6/Z                                 ^     m_clk__N6                           BUF_X16  0.120  0.824    0.525  
      m_clk__I5/A                                 ^     m_clk__N6                           BUF_X16  0.000  0.824    0.525  
      m_clk__I5/Z                                 ^     m_clk__N5                           BUF_X16  0.114  0.938    0.639  
      m_clk__I4/A                                 ^     m_clk__N5                           BUF_X16  0.000  0.938    0.639  
      m_clk__I4/Z                                 ^     m_clk__N4                           BUF_X16  0.120  1.058    0.759  
      m_clk__L1_I1/A                              ^     m_clk__N4                           BUF_X16  0.000  1.058    0.759  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.932  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.932  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1                        INV_X32  0.105  1.337    1.037  
      m_clk__L3_I1/A                              v     m_clk__L2_N1                        BUF_X32  0.001  1.338    1.038  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.420  
      m_clk__L4_I0/A                              v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.420  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.798  
      m_clk__L5_I0/A                              v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.798  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.178  
      m_clk__L6_I0/A                              v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.178  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.577  
      m_clk__L7_I0/A                              v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.577  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.966  
      m_clk__L8_I0/A                              v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.966  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.346  
      m_clk__L9_I0/A                              v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.346  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.501  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.501  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.584  
      m_clk__L11_I1/A                             v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.584  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.700  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.700  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.811  
      m_clk__L13_I2/A                             v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.812  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.991  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.991  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3                       INV_X32  0.130  4.421    4.122  
      m_clk__L15_I6/A                             v     m_clk__L14_N3                       INV_X32  0.000  4.421    4.122  
      m_clk__L15_I6/ZN                            ^     m_clk__L15_N6                       INV_X32  0.202  4.623    4.324  
      m_clk__L16_I11/A                            ^     m_clk__L15_N6                       INV_X32  0.000  4.623    4.324  
      m_clk__L16_I11/ZN                           v     m_clk__L16_N11                      INV_X32  0.132  4.756    4.456  
      m_clk__L17_I19/A                            v     m_clk__L16_N11                      INV_X32  0.001  4.757    4.457  
      m_clk__L17_I19/ZN                           ^     m_clk__L17_N19                      INV_X32  0.154  4.911    4.611  
      m_clk__L18_I32/A                            ^     m_clk__L17_N19                      INV_X32  0.000  4.911    4.612  
      m_clk__L18_I32/ZN                           v     m_clk__L18_N32                      INV_X32  0.078  4.989    4.690  
      m_clk__L19_I62/A                            v     m_clk__L18_N32                      INV_X32  0.000  4.989    4.690  
      m_clk__L19_I62/ZN                           ^     m_clk__L19_N62                      INV_X32  0.132  5.121    4.822  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK  ^     m_clk__L19_N62                      SDFF_X2  0.000  5.121    4.822  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1220  SDFF_X2  1.023  6.144    5.844  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1220  SDFF_X2  0.000  6.144    5.844  
      -----------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------------------
      Pin                                         Edge  Net             Cell     Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z           ^     m_clk           -        -      0.000    0.299  
      m_clk__I10/A                                ^     m_clk           BUF_X16  0.000  0.000    0.299  
      m_clk__I10/Z                                ^     m_clk__N10      BUF_X16  0.312  0.312    0.612  
      m_clk__I9/A                                 ^     m_clk__N10      BUF_X16  0.000  0.312    0.612  
      m_clk__I9/Z                                 ^     m_clk__N9       BUF_X16  0.141  0.453    0.753  
      m_clk__I8/A                                 ^     m_clk__N9       BUF_X16  0.000  0.453    0.753  
      m_clk__I8/Z                                 ^     m_clk__N8       BUF_X16  0.132  0.585    0.884  
      m_clk__I7/A                                 ^     m_clk__N8       BUF_X16  0.000  0.585    0.884  
      m_clk__I7/Z                                 ^     m_clk__N7       BUF_X16  0.119  0.704    1.003  
      m_clk__I6/A                                 ^     m_clk__N7       BUF_X16  0.000  0.704    1.003  
      m_clk__I6/Z                                 ^     m_clk__N6       BUF_X16  0.120  0.824    1.123  
      m_clk__I5/A                                 ^     m_clk__N6       BUF_X16  0.000  0.824    1.123  
      m_clk__I5/Z                                 ^     m_clk__N5       BUF_X16  0.114  0.938    1.238  
      m_clk__I4/A                                 ^     m_clk__N5       BUF_X16  0.000  0.938    1.238  
      m_clk__I4/Z                                 ^     m_clk__N4       BUF_X16  0.120  1.058    1.358  
      m_clk__L1_I1/A                              ^     m_clk__N4       BUF_X16  0.000  1.058    1.358  
      m_clk__L1_I1/Z                              ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.531  
      m_clk__L2_I1/A                              ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.531  
      m_clk__L2_I1/ZN                             v     m_clk__L2_N1    INV_X32  0.108  1.340    1.639  
      m_clk__L3_I1/A                              v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.640  
      m_clk__L3_I1/Z                              v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.024  
      m_clk__L4_I0/A                              v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.024  
      m_clk__L4_I0/Z                              v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.428  
      m_clk__L5_I0/A                              v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.429  
      m_clk__L5_I0/Z                              v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.809  
      m_clk__L6_I0/A                              v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.809  
      m_clk__L6_I0/Z                              v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.208  
      m_clk__L7_I0/A                              v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.209  
      m_clk__L7_I0/Z                              v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.598  
      m_clk__L8_I0/A                              v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.598  
      m_clk__L8_I0/Z                              v     m_clk__L8_N0    BUF_X32  0.379  3.678    3.977  
      m_clk__L9_I0/A                              v     m_clk__L8_N0    INV_X32  0.000  3.678    3.977  
      m_clk__L9_I0/ZN                             ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.133  
      m_clk__L10_I1/A                             ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.133  
      m_clk__L10_I1/ZN                            v     m_clk__L10_N1   INV_X32  0.083  3.917    4.216  
      m_clk__L11_I1/A                             v     m_clk__L10_N1   INV_X32  0.000  3.917    4.216  
      m_clk__L11_I1/ZN                            ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.332  
      m_clk__L12_I1/A                             ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.332  
      m_clk__L12_I1/ZN                            v     m_clk__L12_N1   INV_X32  0.111  4.143    4.443  
      m_clk__L13_I2/A                             v     m_clk__L12_N1   INV_X32  0.002  4.145    4.444  
      m_clk__L13_I2/ZN                            ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.623  
      m_clk__L14_I3/A                             ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.624  
      m_clk__L14_I3/ZN                            v     m_clk__L14_N3   INV_X32  0.130  4.455    4.754  
      m_clk__L15_I5/A                             v     m_clk__L14_N3   INV_X32  0.000  4.455    4.754  
      m_clk__L15_I5/ZN                            ^     m_clk__L15_N5   INV_X32  0.186  4.641    4.940  
      m_clk__L16_I9/A                             ^     m_clk__L15_N5   INV_X32  0.001  4.641    4.941  
      m_clk__L16_I9/ZN                            v     m_clk__L16_N9   INV_X32  0.142  4.783    5.083  
      m_clk__L17_I16/A                            v     m_clk__L16_N9   INV_X32  0.001  4.784    5.083  
      m_clk__L17_I16/ZN                           ^     m_clk__L17_N16  INV_X32  0.199  4.983    5.283  
      m_clk__L18_I26/A                            ^     m_clk__L17_N16  INV_X32  0.001  4.984    5.283  
      m_clk__L18_I26/ZN                           v     m_clk__L18_N26  INV_X32  0.156  5.140    5.439  
      m_clk__L19_I46/A                            v     m_clk__L18_N26  INV_X32  0.000  5.140    5.439  
      m_clk__L19_I46/ZN                           ^     m_clk__L19_N46  INV_X32  0.169  5.309    5.609  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK  ^     m_clk__L19_N46  SDFF_X2  0.000  5.309    5.609  
      ---------------------------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.333
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.877
  Arrival Time                  6.187
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                           Time     Time  
      ----------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk                               -        -      0.000    -0.310  
      m_clk__I10/A                               ^     m_clk                               BUF_X16  0.000  0.000    -0.310  
      m_clk__I10/Z                               ^     m_clk__N10                          BUF_X16  0.312  0.312    0.002  
      m_clk__I9/A                                ^     m_clk__N10                          BUF_X16  0.000  0.312    0.002  
      m_clk__I9/Z                                ^     m_clk__N9                           BUF_X16  0.141  0.453    0.143  
      m_clk__I8/A                                ^     m_clk__N9                           BUF_X16  0.000  0.453    0.143  
      m_clk__I8/Z                                ^     m_clk__N8                           BUF_X16  0.132  0.585    0.275  
      m_clk__I7/A                                ^     m_clk__N8                           BUF_X16  0.000  0.585    0.275  
      m_clk__I7/Z                                ^     m_clk__N7                           BUF_X16  0.119  0.704    0.394  
      m_clk__I6/A                                ^     m_clk__N7                           BUF_X16  0.000  0.704    0.394  
      m_clk__I6/Z                                ^     m_clk__N6                           BUF_X16  0.120  0.824    0.514  
      m_clk__I5/A                                ^     m_clk__N6                           BUF_X16  0.000  0.824    0.514  
      m_clk__I5/Z                                ^     m_clk__N5                           BUF_X16  0.114  0.938    0.628  
      m_clk__I4/A                                ^     m_clk__N5                           BUF_X16  0.000  0.938    0.628  
      m_clk__I4/Z                                ^     m_clk__N4                           BUF_X16  0.120  1.058    0.748  
      m_clk__L1_I1/A                             ^     m_clk__N4                           BUF_X16  0.000  1.058    0.748  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.922  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.922  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1                        INV_X32  0.105  1.337    1.027  
      m_clk__L3_I1/A                             v     m_clk__L2_N1                        BUF_X32  0.001  1.338    1.028  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.409  
      m_clk__L4_I0/A                             v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.409  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.787  
      m_clk__L5_I0/A                             v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.788  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.167  
      m_clk__L6_I0/A                             v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.167  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.566  
      m_clk__L7_I0/A                             v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.567  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.956  
      m_clk__L8_I0/A                             v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.956  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.335  
      m_clk__L9_I0/A                             v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.335  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.490  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.490  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.574  
      m_clk__L11_I1/A                            v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.574  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.689  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.689  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.800  
      m_clk__L13_I2/A                            v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.802  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.981  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.981  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3                       INV_X32  0.130  4.421    4.111  
      m_clk__L15_I6/A                            v     m_clk__L14_N3                       INV_X32  0.000  4.421    4.111  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6                       INV_X32  0.202  4.623    4.313  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6                       INV_X32  0.000  4.623    4.313  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11                      INV_X32  0.132  4.756    4.446  
      m_clk__L17_I20/A                           v     m_clk__L16_N11                      INV_X32  0.001  4.757    4.447  
      m_clk__L17_I20/ZN                          ^     m_clk__L17_N20                      INV_X32  0.185  4.942    4.632  
      m_clk__L18_I33/A                           ^     m_clk__L17_N20                      INV_X32  0.000  4.942    4.632  
      m_clk__L18_I33/ZN                          v     m_clk__L18_N33                      INV_X32  0.090  5.032    4.722  
      m_clk__L19_I63/A                           v     m_clk__L18_N33                      INV_X32  0.000  5.032    4.722  
      m_clk__L19_I63/ZN                          ^     m_clk__L19_N63                      INV_X32  0.143  5.175    4.865  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK  ^     m_clk__L19_N63                      SDFF_X2  0.000  5.175    4.865  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1213  SDFF_X2  1.012  6.187    5.877  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1213  SDFF_X2  0.000  6.187    5.877  
      ----------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    0.310  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    0.310  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    0.622  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    0.622  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    0.763  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    0.763  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    0.895  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    0.895  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    1.014  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    1.014  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    1.134  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    1.134  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    1.248  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    1.248  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    1.368  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    1.368  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.542  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.542  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.108  1.340    1.650  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.650  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.034  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.034  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.439  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.440  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.819  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.819  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.219  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.220  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.608  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.609  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.678    3.988  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.678    3.988  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.143  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.143  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.917    4.227  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.917    4.227  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.342  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.342  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.143    4.453  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.145    4.455  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.634  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.634  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.455    4.765  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.455    4.765  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.657    4.967  
      m_clk__L16_I12/A                           ^     m_clk__L15_N6   INV_X32  0.001  4.658    4.968  
      m_clk__L16_I12/ZN                          v     m_clk__L16_N12  INV_X32  0.137  4.794    5.104  
      m_clk__L17_I21/A                           v     m_clk__L16_N12  INV_X32  0.000  4.794    5.104  
      m_clk__L17_I21/ZN                          ^     m_clk__L17_N21  INV_X32  0.208  5.002    5.312  
      m_clk__L18_I35/A                           ^     m_clk__L17_N21  INV_X32  0.000  5.002    5.312  
      m_clk__L18_I35/ZN                          v     m_clk__L18_N35  INV_X32  0.158  5.161    5.471  
      m_clk__L19_I69/A                           v     m_clk__L18_N35  INV_X32  0.000  5.161    5.471  
      m_clk__L19_I69/ZN                          ^     m_clk__L19_N69  INV_X32  0.172  5.333    5.643  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK  ^     m_clk__L19_N69  SDFF_X2  0.000  5.333    5.643  
      --------------------------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin RESULTS_CONV_INST/out_p1_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[0]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/ok_reg/QN        (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.321
+ Hold                         -0.117
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.804
  Arrival Time                  6.118
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------------------------------
      Pin                                 Edge  Net                       Cell      Delay  Arrival  Required  
                                                                                           Time     Time  
      ------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z   ^     m_clk                     -         -      0.000    -0.314  
      m_clk__I10/A                        ^     m_clk                     BUF_X16   0.000  0.000    -0.314  
      m_clk__I10/Z                        ^     m_clk__N10                BUF_X16   0.312  0.312    -0.002  
      m_clk__I9/A                         ^     m_clk__N10                BUF_X16   0.000  0.312    -0.002  
      m_clk__I9/Z                         ^     m_clk__N9                 BUF_X16   0.141  0.453    0.139  
      m_clk__I8/A                         ^     m_clk__N9                 BUF_X16   0.000  0.453    0.139  
      m_clk__I8/Z                         ^     m_clk__N8                 BUF_X16   0.132  0.585    0.271  
      m_clk__I7/A                         ^     m_clk__N8                 BUF_X16   0.000  0.585    0.271  
      m_clk__I7/Z                         ^     m_clk__N7                 BUF_X16   0.119  0.704    0.390  
      m_clk__I6/A                         ^     m_clk__N7                 BUF_X16   0.000  0.704    0.390  
      m_clk__I6/Z                         ^     m_clk__N6                 BUF_X16   0.120  0.824    0.510  
      m_clk__I5/A                         ^     m_clk__N6                 BUF_X16   0.000  0.824    0.510  
      m_clk__I5/Z                         ^     m_clk__N5                 BUF_X16   0.114  0.938    0.624  
      m_clk__I4/A                         ^     m_clk__N5                 BUF_X16   0.000  0.938    0.624  
      m_clk__I4/Z                         ^     m_clk__N4                 BUF_X16   0.120  1.058    0.744  
      m_clk__L1_I1/A                      ^     m_clk__N4                 BUF_X16   0.000  1.058    0.744  
      m_clk__L1_I1/Z                      ^     m_clk__L1_N1              BUF_X16   0.173  1.232    0.917  
      m_clk__L2_I1/A                      ^     m_clk__L1_N1              INV_X32   0.000  1.232    0.917  
      m_clk__L2_I1/ZN                     v     m_clk__L2_N1              INV_X32   0.105  1.337    1.022  
      m_clk__L3_I1/A                      v     m_clk__L2_N1              BUF_X32   0.001  1.338    1.023  
      m_clk__L3_I1/Z                      v     m_clk__L3_N1              BUF_X32   0.381  1.719    1.405  
      m_clk__L4_I0/A                      v     m_clk__L3_N1              BUF_X32   0.000  1.719    1.405  
      m_clk__L4_I0/Z                      v     m_clk__L4_N0              BUF_X32   0.379  2.097    1.783  
      m_clk__L5_I0/A                      v     m_clk__L4_N0              BUF_X32   0.000  2.098    1.784  
      m_clk__L5_I0/Z                      v     m_clk__L5_N0              BUF_X32   0.379  2.477    2.163  
      m_clk__L6_I0/A                      v     m_clk__L5_N0              BUF_X32   0.000  2.477    2.163  
      m_clk__L6_I0/Z                      v     m_clk__L6_N0              BUF_X32   0.399  2.876    2.562  
      m_clk__L7_I0/A                      v     m_clk__L6_N0              BUF_X32   0.000  2.877    2.563  
      m_clk__L7_I0/Z                      v     m_clk__L7_N0              BUF_X32   0.389  3.266    2.951  
      m_clk__L8_I0/A                      v     m_clk__L7_N0              BUF_X32   0.000  3.266    2.952  
      m_clk__L8_I0/Z                      v     m_clk__L8_N0              BUF_X32   0.379  3.645    3.331  
      m_clk__L9_I0/A                      v     m_clk__L8_N0              INV_X32   0.000  3.645    3.331  
      m_clk__L9_I0/ZN                     ^     m_clk__L9_N0              INV_X32   0.155  3.800    3.486  
      m_clk__L10_I1/A                     ^     m_clk__L9_N0              INV_X32   0.000  3.800    3.486  
      m_clk__L10_I1/ZN                    v     m_clk__L10_N1             INV_X32   0.083  3.884    3.569  
      m_clk__L11_I1/A                     v     m_clk__L10_N1             INV_X32   0.000  3.884    3.569  
      m_clk__L11_I1/ZN                    ^     m_clk__L11_N1             INV_X32   0.116  3.999    3.685  
      m_clk__L12_I1/A                     ^     m_clk__L11_N1             INV_X32   0.000  3.999    3.685  
      m_clk__L12_I1/ZN                    v     m_clk__L12_N1             INV_X32   0.111  4.110    3.796  
      m_clk__L13_I3/A                     v     m_clk__L12_N1             INV_X32   0.002  4.112    3.798  
      m_clk__L13_I3/ZN                    ^     m_clk__L13_N3             INV_X32   0.171  4.283    3.969  
      m_clk__L14_I5/A                     ^     m_clk__L13_N3             INV_X32   0.000  4.283    3.969  
      m_clk__L14_I5/ZN                    v     m_clk__L14_N5             INV_X32   0.149  4.432    4.118  
      m_clk__L15_I10/A                    v     m_clk__L14_N5             INV_X32   0.002  4.434    4.120  
      m_clk__L15_I10/ZN                   ^     m_clk__L15_N10            INV_X32   0.209  4.643    4.329  
      m_clk__L16_I18/A                    ^     m_clk__L15_N10            INV_X32   0.000  4.643    4.329  
      m_clk__L16_I18/ZN                   v     m_clk__L16_N18            INV_X32   0.123  4.766    4.452  
      m_clk__L17_I31/A                    v     m_clk__L16_N18            INV_X32   0.000  4.766    4.452  
      m_clk__L17_I31/ZN                   ^     m_clk__L17_N31            INV_X32   0.135  4.901    4.587  
      m_clk__L18_I52/A                    ^     m_clk__L17_N31            INV_X32   0.000  4.901    4.587  
      m_clk__L18_I52/ZN                   v     m_clk__L18_N52            INV_X32   0.091  4.991    4.677  
      m_clk__L19_I98/A                    v     m_clk__L18_N52            INV_X32   0.000  4.991    4.677  
      m_clk__L19_I98/ZN                   ^     m_clk__L19_N98            INV_X32   0.128  5.119    4.805  
      RESULTS_CONV_INST/ok_reg/CK         ^     m_clk__L19_N98            SDFF_X2   0.000  5.119    4.805  
      RESULTS_CONV_INST/ok_reg/QN         ^     RESULTS_CONV_INST/n_2390  SDFF_X2   0.999  6.118    5.804  
      RESULTS_CONV_INST/out_p1_reg[0]/SI  ^     RESULTS_CONV_INST/n_2390  SDFFR_X2  0.000  6.118    5.804  
      ------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------
      Pin                                 Edge  Net             Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z   ^     m_clk           -         -      0.000    0.314  
      m_clk__I10/A                        ^     m_clk           BUF_X16   0.000  0.000    0.314  
      m_clk__I10/Z                        ^     m_clk__N10      BUF_X16   0.312  0.312    0.626  
      m_clk__I9/A                         ^     m_clk__N10      BUF_X16   0.000  0.312    0.626  
      m_clk__I9/Z                         ^     m_clk__N9       BUF_X16   0.141  0.453    0.768  
      m_clk__I8/A                         ^     m_clk__N9       BUF_X16   0.000  0.453    0.768  
      m_clk__I8/Z                         ^     m_clk__N8       BUF_X16   0.132  0.585    0.899  
      m_clk__I7/A                         ^     m_clk__N8       BUF_X16   0.000  0.585    0.899  
      m_clk__I7/Z                         ^     m_clk__N7       BUF_X16   0.119  0.704    1.018  
      m_clk__I6/A                         ^     m_clk__N7       BUF_X16   0.000  0.704    1.018  
      m_clk__I6/Z                         ^     m_clk__N6       BUF_X16   0.120  0.824    1.138  
      m_clk__I5/A                         ^     m_clk__N6       BUF_X16   0.000  0.824    1.138  
      m_clk__I5/Z                         ^     m_clk__N5       BUF_X16   0.114  0.938    1.253  
      m_clk__I4/A                         ^     m_clk__N5       BUF_X16   0.000  0.938    1.253  
      m_clk__I4/Z                         ^     m_clk__N4       BUF_X16   0.120  1.058    1.373  
      m_clk__L1_I1/A                      ^     m_clk__N4       BUF_X16   0.000  1.058    1.373  
      m_clk__L1_I1/Z                      ^     m_clk__L1_N1    BUF_X16   0.173  1.232    1.546  
      m_clk__L2_I1/A                      ^     m_clk__L1_N1    INV_X32   0.000  1.232    1.546  
      m_clk__L2_I1/ZN                     v     m_clk__L2_N1    INV_X32   0.108  1.340    1.654  
      m_clk__L3_I1/A                      v     m_clk__L2_N1    BUF_X32   0.001  1.340    1.655  
      m_clk__L3_I1/Z                      v     m_clk__L3_N1    BUF_X32   0.384  1.724    2.039  
      m_clk__L4_I0/A                      v     m_clk__L3_N1    BUF_X32   0.000  1.724    2.039  
      m_clk__L4_I0/Z                      v     m_clk__L4_N0    BUF_X32   0.404  2.129    2.443  
      m_clk__L5_I0/A                      v     m_clk__L4_N0    BUF_X32   0.001  2.130    2.444  
      m_clk__L5_I0/Z                      v     m_clk__L5_N0    BUF_X32   0.379  2.509    2.823  
      m_clk__L6_I0/A                      v     m_clk__L5_N0    BUF_X32   0.000  2.509    2.824  
      m_clk__L6_I0/Z                      v     m_clk__L6_N0    BUF_X32   0.399  2.909    3.223  
      m_clk__L7_I0/A                      v     m_clk__L6_N0    BUF_X32   0.001  2.910    3.224  
      m_clk__L7_I0/Z                      v     m_clk__L7_N0    BUF_X32   0.389  3.298    3.612  
      m_clk__L8_I0/A                      v     m_clk__L7_N0    BUF_X32   0.000  3.299    3.613  
      m_clk__L8_I0/Z                      v     m_clk__L8_N0    BUF_X32   0.379  3.678    3.992  
      m_clk__L9_I0/A                      v     m_clk__L8_N0    INV_X32   0.000  3.678    3.992  
      m_clk__L9_I0/ZN                     ^     m_clk__L9_N0    INV_X32   0.155  3.833    4.148  
      m_clk__L10_I1/A                     ^     m_clk__L9_N0    INV_X32   0.000  3.833    4.148  
      m_clk__L10_I1/ZN                    v     m_clk__L10_N1   INV_X32   0.083  3.917    4.231  
      m_clk__L11_I1/A                     v     m_clk__L10_N1   INV_X32   0.000  3.917    4.231  
      m_clk__L11_I1/ZN                    ^     m_clk__L11_N1   INV_X32   0.116  4.032    4.346  
      m_clk__L12_I1/A                     ^     m_clk__L11_N1   INV_X32   0.000  4.032    4.347  
      m_clk__L12_I1/ZN                    v     m_clk__L12_N1   INV_X32   0.111  4.143    4.457  
      m_clk__L13_I3/A                     v     m_clk__L12_N1   INV_X32   0.002  4.145    4.459  
      m_clk__L13_I3/ZN                    ^     m_clk__L13_N3   INV_X32   0.171  4.316    4.630  
      m_clk__L14_I4/A                     ^     m_clk__L13_N3   INV_X32   0.000  4.316    4.630  
      m_clk__L14_I4/ZN                    v     m_clk__L14_N4   INV_X32   0.129  4.445    4.759  
      m_clk__L15_I7/A                     v     m_clk__L14_N4   INV_X32   0.000  4.445    4.760  
      m_clk__L15_I7/ZN                    ^     m_clk__L15_N7   INV_X32   0.204  4.649    4.964  
      m_clk__L16_I13/A                    ^     m_clk__L15_N7   INV_X32   0.001  4.650    4.964  
      m_clk__L16_I13/ZN                   v     m_clk__L16_N13  INV_X32   0.154  4.804    5.118  
      m_clk__L17_I23/A                    v     m_clk__L16_N13  INV_X32   0.000  4.804    5.118  
      m_clk__L17_I23/ZN                   ^     m_clk__L17_N23  INV_X32   0.197  5.001    5.315  
      m_clk__L18_I39/A                    ^     m_clk__L17_N23  INV_X32   0.000  5.001    5.315  
      m_clk__L18_I39/ZN                   v     m_clk__L18_N39  INV_X32   0.164  5.165    5.479  
      m_clk__L19_I78/A                    v     m_clk__L18_N39  INV_X32   0.000  5.165    5.479  
      m_clk__L19_I78/ZN                   ^     m_clk__L19_N78  INV_X32   0.156  5.321    5.636  
      RESULTS_CONV_INST/out_p1_reg[0]/CK  ^     m_clk__L19_N78  SDFFR_X2  0.000  5.321    5.636  
      --------------------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.242
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.797
  Arrival Time                  6.143
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                          Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk                               -        -      0.000    -0.346  
      m_clk__I10/A                              ^     m_clk                               BUF_X16  0.000  0.000    -0.346  
      m_clk__I10/Z                              ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.034  
      m_clk__I9/A                               ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.034  
      m_clk__I9/Z                               ^     m_clk__N9                           BUF_X16  0.141  0.453    0.108  
      m_clk__I8/A                               ^     m_clk__N9                           BUF_X16  0.000  0.453    0.108  
      m_clk__I8/Z                               ^     m_clk__N8                           BUF_X16  0.132  0.585    0.239  
      m_clk__I7/A                               ^     m_clk__N8                           BUF_X16  0.000  0.585    0.239  
      m_clk__I7/Z                               ^     m_clk__N7                           BUF_X16  0.119  0.704    0.358  
      m_clk__I6/A                               ^     m_clk__N7                           BUF_X16  0.000  0.704    0.358  
      m_clk__I6/Z                               ^     m_clk__N6                           BUF_X16  0.120  0.824    0.478  
      m_clk__I5/A                               ^     m_clk__N6                           BUF_X16  0.000  0.824    0.478  
      m_clk__I5/Z                               ^     m_clk__N5                           BUF_X16  0.114  0.938    0.593  
      m_clk__I4/A                               ^     m_clk__N5                           BUF_X16  0.000  0.938    0.593  
      m_clk__I4/Z                               ^     m_clk__N4                           BUF_X16  0.120  1.058    0.713  
      m_clk__L1_I1/A                            ^     m_clk__N4                           BUF_X16  0.000  1.058    0.713  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.886  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.886  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.991  
      m_clk__L3_I1/A                            v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.992  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.373  
      m_clk__L4_I0/A                            v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.373  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.752  
      m_clk__L5_I0/A                            v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.752  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.131  
      m_clk__L6_I0/A                            v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.132  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.531  
      m_clk__L7_I0/A                            v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.531  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.920  
      m_clk__L8_I0/A                            v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.920  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.299  
      m_clk__L9_I0/A                            v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.299  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.455  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.455  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.538  
      m_clk__L11_I1/A                           v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.538  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.653  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.654  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.764  
      m_clk__L13_I2/A                           v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.766  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.945  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.945  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2                       INV_X32  0.159  4.450    4.104  
      m_clk__L15_I3/A                           v     m_clk__L14_N2                       INV_X32  0.002  4.453    4.107  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3                       INV_X32  0.211  4.663    4.317  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3                       INV_X32  0.000  4.663    4.317  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7                       INV_X32  0.149  4.812    4.466  
      m_clk__L17_I12/A                          v     m_clk__L16_N7                       INV_X32  0.000  4.812    4.466  
      m_clk__L17_I12/ZN                         ^     m_clk__L17_N12                      INV_X32  0.174  4.986    4.640  
      m_clk__L18_I19/A                          ^     m_clk__L17_N12                      INV_X32  0.000  4.986    4.640  
      m_clk__L18_I19/ZN                         v     m_clk__L18_N19                      INV_X32  0.088  5.074    4.728  
      m_clk__L19_I30/A                          v     m_clk__L18_N19                      INV_X32  0.000  5.074    4.728  
      m_clk__L19_I30/ZN                         ^     m_clk__L19_N30                      INV_X32  0.116  5.190    4.844  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK  ^     m_clk__L19_N30                      SDFF_X1  0.000  5.190    4.844  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1301  SDFF_X1  0.953  6.143    5.797  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1301  SDFF_X1  0.000  6.143    5.797  
      ---------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    0.346  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    0.346  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    0.658  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    0.658  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    0.799  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    0.799  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    0.931  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    0.931  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    1.050  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    1.050  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    1.170  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    1.170  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    1.284  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    1.284  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    1.404  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    1.404  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.577  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.578  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.108  1.340    1.685  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.686  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.070  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.070  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.474  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.475  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.855  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.855  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.254  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.255  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.644  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.644  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.024  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.678    4.024  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.179  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.179  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.917    4.262  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.917    4.262  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.378  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.378  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.143    4.489  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.145    4.491  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.669  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.670  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.161  4.486    4.831  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.488    4.834  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.221  4.709    5.055  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.709    5.055  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7   INV_X32  0.149  4.858    5.204  
      m_clk__L17_I12/A                          v     m_clk__L16_N7   INV_X32  0.000  4.858    5.204  
      m_clk__L17_I12/ZN                         ^     m_clk__L17_N12  INV_X32  0.180  5.038    5.384  
      m_clk__L18_I19/A                          ^     m_clk__L17_N12  INV_X32  0.000  5.038    5.384  
      m_clk__L18_I19/ZN                         v     m_clk__L18_N19  INV_X32  0.088  5.126    5.472  
      m_clk__L19_I30/A                          v     m_clk__L18_N19  INV_X32  0.000  5.126    5.472  
      m_clk__L19_I30/ZN                         ^     m_clk__L19_N30  INV_X32  0.116  5.242    5.587  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK  ^     m_clk__L19_N30  SDFF_X1  0.000  5.242    5.587  
      -------------------------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.307
+ Hold                         -0.089
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.818
  Arrival Time                  6.174
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                          Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk                               -        -      0.000    -0.356  
      m_clk__I10/A                              ^     m_clk                               BUF_X16  0.000  0.000    -0.356  
      m_clk__I10/Z                              ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.044  
      m_clk__I9/A                               ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.044  
      m_clk__I9/Z                               ^     m_clk__N9                           BUF_X16  0.141  0.453    0.097  
      m_clk__I8/A                               ^     m_clk__N9                           BUF_X16  0.000  0.453    0.097  
      m_clk__I8/Z                               ^     m_clk__N8                           BUF_X16  0.132  0.585    0.229  
      m_clk__I7/A                               ^     m_clk__N8                           BUF_X16  0.000  0.585    0.229  
      m_clk__I7/Z                               ^     m_clk__N7                           BUF_X16  0.119  0.704    0.348  
      m_clk__I6/A                               ^     m_clk__N7                           BUF_X16  0.000  0.704    0.348  
      m_clk__I6/Z                               ^     m_clk__N6                           BUF_X16  0.120  0.824    0.468  
      m_clk__I5/A                               ^     m_clk__N6                           BUF_X16  0.000  0.824    0.468  
      m_clk__I5/Z                               ^     m_clk__N5                           BUF_X16  0.114  0.938    0.582  
      m_clk__I4/A                               ^     m_clk__N5                           BUF_X16  0.000  0.938    0.582  
      m_clk__I4/Z                               ^     m_clk__N4                           BUF_X16  0.120  1.058    0.702  
      m_clk__L1_I1/A                            ^     m_clk__N4                           BUF_X16  0.000  1.058    0.702  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.875  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.875  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.980  
      m_clk__L3_I1/A                            v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.981  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.363  
      m_clk__L4_I0/A                            v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.363  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.741  
      m_clk__L5_I0/A                            v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.742  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.121  
      m_clk__L6_I0/A                            v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.121  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.520  
      m_clk__L7_I0/A                            v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.521  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.909  
      m_clk__L8_I0/A                            v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.910  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.289  
      m_clk__L9_I0/A                            v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.289  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.444  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.444  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.527  
      m_clk__L11_I1/A                           v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.527  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.643  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.643  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.754  
      m_clk__L13_I2/A                           v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.756  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.934  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.935  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2                       INV_X32  0.159  4.450    4.094  
      m_clk__L15_I3/A                           v     m_clk__L14_N2                       INV_X32  0.002  4.453    4.096  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3                       INV_X32  0.211  4.663    4.307  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3                       INV_X32  0.000  4.663    4.307  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6                       INV_X32  0.150  4.814    4.457  
      m_clk__L17_I11/A                          v     m_clk__L16_N6                       INV_X32  0.000  4.814    4.458  
      m_clk__L17_I11/ZN                         ^     m_clk__L17_N11                      INV_X32  0.143  4.957    4.601  
      m_clk__L18_I18/A                          ^     m_clk__L17_N11                      INV_X32  0.000  4.957    4.601  
      m_clk__L18_I18/ZN                         v     m_clk__L18_N18                      INV_X32  0.074  5.031    4.675  
      m_clk__L19_I29/A                          v     m_clk__L18_N18                      INV_X32  0.000  5.031    4.675  
      m_clk__L19_I29/ZN                         ^     m_clk__L19_N29                      INV_X32  0.117  5.148    4.792  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK  ^     m_clk__L19_N29                      SDFF_X2  0.000  5.148    4.792  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1304  SDFF_X2  1.026  6.174    5.818  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1304  SDFF_X2  0.000  6.174    5.818  
      ---------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    0.356  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    0.356  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    0.668  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    0.668  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    0.810  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    0.810  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    0.941  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    0.941  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    1.060  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    1.060  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    1.180  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    1.180  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    1.295  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    1.295  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    1.415  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    1.415  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.588  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.588  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.108  1.340    1.696  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.697  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.081  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.081  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.485  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.486  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.865  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.866  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.265  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.266  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.654  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.655  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.034  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.678    4.034  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.190  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.190  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.917    4.273  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.917    4.273  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.388  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.389  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.143    4.499  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.145    4.501  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.680  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.681  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.161  4.486    4.842  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.488    4.844  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.221  4.709    5.065  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.709    5.065  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.860    5.216  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.001  4.860    5.217  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.049    5.405  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.049    5.405  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.169    5.526  
      m_clk__L19_I25/A                          v     m_clk__L18_N16  INV_X32  0.000  5.170    5.526  
      m_clk__L19_I25/ZN                         ^     m_clk__L19_N25  INV_X32  0.137  5.306    5.663  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK  ^     m_clk__L19_N25  SDFF_X2  0.000  5.307    5.663  
      -------------------------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.317
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.866
  Arrival Time                  6.236
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                          Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk                               -        -      0.000    -0.370  
      m_clk__I10/A                              ^     m_clk                               BUF_X16  0.000  0.000    -0.370  
      m_clk__I10/Z                              ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.058  
      m_clk__I9/A                               ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.058  
      m_clk__I9/Z                               ^     m_clk__N9                           BUF_X16  0.141  0.453    0.083  
      m_clk__I8/A                               ^     m_clk__N9                           BUF_X16  0.000  0.453    0.083  
      m_clk__I8/Z                               ^     m_clk__N8                           BUF_X16  0.132  0.585    0.215  
      m_clk__I7/A                               ^     m_clk__N8                           BUF_X16  0.000  0.585    0.215  
      m_clk__I7/Z                               ^     m_clk__N7                           BUF_X16  0.119  0.704    0.334  
      m_clk__I6/A                               ^     m_clk__N7                           BUF_X16  0.000  0.704    0.334  
      m_clk__I6/Z                               ^     m_clk__N6                           BUF_X16  0.120  0.824    0.454  
      m_clk__I5/A                               ^     m_clk__N6                           BUF_X16  0.000  0.824    0.454  
      m_clk__I5/Z                               ^     m_clk__N5                           BUF_X16  0.114  0.938    0.568  
      m_clk__I4/A                               ^     m_clk__N5                           BUF_X16  0.000  0.938    0.568  
      m_clk__I4/Z                               ^     m_clk__N4                           BUF_X16  0.120  1.058    0.688  
      m_clk__L1_I1/A                            ^     m_clk__N4                           BUF_X16  0.000  1.058    0.688  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.862  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.862  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.967  
      m_clk__L3_I1/A                            v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.968  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.349  
      m_clk__L4_I0/A                            v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.349  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.727  
      m_clk__L5_I0/A                            v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.728  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.107  
      m_clk__L6_I0/A                            v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.107  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.506  
      m_clk__L7_I0/A                            v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.507  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.896  
      m_clk__L8_I0/A                            v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.896  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.275  
      m_clk__L9_I0/A                            v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.275  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.430  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.430  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.514  
      m_clk__L11_I1/A                           v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.514  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.629  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.629  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.740  
      m_clk__L13_I2/A                           v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.742  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.921  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.921  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2                       INV_X32  0.159  4.450    4.080  
      m_clk__L15_I3/A                           v     m_clk__L14_N2                       INV_X32  0.002  4.453    4.083  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3                       INV_X32  0.211  4.663    4.293  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3                       INV_X32  0.000  4.663    4.293  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6                       INV_X32  0.150  4.814    4.444  
      m_clk__L17_I10/A                          v     m_clk__L16_N6                       INV_X32  0.000  4.814    4.444  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10                      INV_X32  0.188  5.002    4.632  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10                      INV_X32  0.000  5.002    4.632  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16                      INV_X32  0.121  5.122    4.753  
      m_clk__L19_I25/A                          v     m_clk__L18_N16                      INV_X32  0.000  5.122    4.753  
      m_clk__L19_I25/ZN                         ^     m_clk__L19_N25                      INV_X32  0.137  5.259    4.889  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK  ^     m_clk__L19_N25                      SDFF_X2  0.000  5.259    4.889  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1306  SDFF_X2  0.977  6.236    5.866  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1306  SDFF_X2  0.000  6.236    5.866  
      ---------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    0.370  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    0.370  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    0.682  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    0.682  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    0.823  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    0.823  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    0.955  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    0.955  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    1.074  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    1.074  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    1.194  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    1.194  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    1.308  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    1.308  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    1.428  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    1.428  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.602  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.602  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.108  1.340    1.710  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.710  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.094  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.094  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.499  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.500  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.879  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.879  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.279  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.280  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.668  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.669  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.048  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.678    4.048  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.203  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.203  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.917    4.287  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.917    4.287  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.402  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.402  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.143    4.513  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.145    4.515  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.694  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.694  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.161  4.486    4.856  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.488    4.858  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.221  4.709    5.079  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.709    5.079  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.860    5.230  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.001  4.860    5.230  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.049    5.419  
      m_clk__L18_I16/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.049    5.419  
      m_clk__L18_I16/ZN                         v     m_clk__L18_N16  INV_X32  0.121  5.169    5.539  
      m_clk__L19_I26/A                          v     m_clk__L18_N16  INV_X32  0.000  5.170    5.540  
      m_clk__L19_I26/ZN                         ^     m_clk__L19_N26  INV_X32  0.148  5.317    5.687  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK  ^     m_clk__L19_N26  SDFF_X2  0.000  5.317    5.687  
      -------------------------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.309
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.859
  Arrival Time                  6.231
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                           Time     Time  
      ----------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk                               -        -      0.000    -0.371  
      m_clk__I10/A                               ^     m_clk                               BUF_X16  0.000  0.000    -0.371  
      m_clk__I10/Z                               ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.059  
      m_clk__I9/A                                ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.059  
      m_clk__I9/Z                                ^     m_clk__N9                           BUF_X16  0.141  0.453    0.082  
      m_clk__I8/A                                ^     m_clk__N9                           BUF_X16  0.000  0.453    0.082  
      m_clk__I8/Z                                ^     m_clk__N8                           BUF_X16  0.132  0.585    0.214  
      m_clk__I7/A                                ^     m_clk__N8                           BUF_X16  0.000  0.585    0.214  
      m_clk__I7/Z                                ^     m_clk__N7                           BUF_X16  0.119  0.704    0.333  
      m_clk__I6/A                                ^     m_clk__N7                           BUF_X16  0.000  0.704    0.333  
      m_clk__I6/Z                                ^     m_clk__N6                           BUF_X16  0.120  0.824    0.453  
      m_clk__I5/A                                ^     m_clk__N6                           BUF_X16  0.000  0.824    0.453  
      m_clk__I5/Z                                ^     m_clk__N5                           BUF_X16  0.114  0.938    0.567  
      m_clk__I4/A                                ^     m_clk__N5                           BUF_X16  0.000  0.938    0.567  
      m_clk__I4/Z                                ^     m_clk__N4                           BUF_X16  0.120  1.058    0.687  
      m_clk__L1_I1/A                             ^     m_clk__N4                           BUF_X16  0.000  1.058    0.687  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.860  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.860  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.965  
      m_clk__L3_I1/A                             v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.966  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.348  
      m_clk__L4_I0/A                             v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.348  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.726  
      m_clk__L5_I0/A                             v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.727  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.106  
      m_clk__L6_I0/A                             v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.106  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.505  
      m_clk__L7_I0/A                             v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.506  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.894  
      m_clk__L8_I0/A                             v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.895  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.274  
      m_clk__L9_I0/A                             v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.274  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.429  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.429  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.512  
      m_clk__L11_I1/A                            v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.512  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.628  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.628  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.739  
      m_clk__L13_I2/A                            v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.741  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.919  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.920  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3                       INV_X32  0.130  4.421    4.050  
      m_clk__L15_I5/A                            v     m_clk__L14_N3                       INV_X32  0.000  4.421    4.050  
      m_clk__L15_I5/ZN                           ^     m_clk__L15_N5                       INV_X32  0.186  4.607    4.236  
      m_clk__L16_I10/A                           ^     m_clk__L15_N5                       INV_X32  0.000  4.607    4.236  
      m_clk__L16_I10/ZN                          v     m_clk__L16_N10                      INV_X32  0.146  4.754    4.382  
      m_clk__L17_I17/A                           v     m_clk__L16_N10                      INV_X32  0.001  4.755    4.384  
      m_clk__L17_I17/ZN                          ^     m_clk__L17_N17                      INV_X32  0.199  4.954    4.583  
      m_clk__L18_I28/A                           ^     m_clk__L17_N17                      INV_X32  0.000  4.954    4.583  
      m_clk__L18_I28/ZN                          v     m_clk__L18_N28                      INV_X32  0.153  5.106    4.735  
      m_clk__L19_I52/A                           v     m_clk__L18_N28                      INV_X32  0.000  5.107    4.735  
      m_clk__L19_I52/ZN                          ^     m_clk__L19_N52                      INV_X32  0.145  5.252    4.881  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/CK  ^     m_clk__L19_N52                      SDFF_X2  0.000  5.252    4.881  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1330  SDFF_X2  0.979  6.231    5.859  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1330  SDFF_X2  0.000  6.231    5.859  
      ----------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    0.371  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    0.371  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    0.683  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    0.683  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    0.825  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    0.825  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    0.956  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    0.956  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    1.075  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    1.075  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    1.195  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    1.195  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    1.310  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    1.310  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    1.430  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    1.430  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.603  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.603  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.108  1.340    1.711  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.712  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.096  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.096  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.500  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.501  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.880  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.881  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.280  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.281  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.669  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.670  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.049  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.678    4.049  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.205  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.205  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.917    4.288  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.917    4.288  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.403  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.404  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.143    4.514  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.145    4.516  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.695  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.696  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.455    4.826  
      m_clk__L15_I5/A                            v     m_clk__L14_N3   INV_X32  0.000  4.455    4.826  
      m_clk__L15_I5/ZN                           ^     m_clk__L15_N5   INV_X32  0.186  4.641    5.012  
      m_clk__L16_I10/A                           ^     m_clk__L15_N5   INV_X32  0.001  4.641    5.013  
      m_clk__L16_I10/ZN                          v     m_clk__L16_N10  INV_X32  0.146  4.788    5.159  
      m_clk__L17_I17/A                           v     m_clk__L16_N10  INV_X32  0.001  4.789    5.160  
      m_clk__L17_I17/ZN                          ^     m_clk__L17_N17  INV_X32  0.199  4.988    5.359  
      m_clk__L18_I28/A                           ^     m_clk__L17_N17  INV_X32  0.001  4.988    5.360  
      m_clk__L18_I28/ZN                          v     m_clk__L18_N28  INV_X32  0.153  5.141    5.512  
      m_clk__L19_I53/A                           v     m_clk__L18_N28  INV_X32  0.000  5.141    5.513  
      m_clk__L19_I53/ZN                          ^     m_clk__L19_N53  INV_X32  0.167  5.309    5.680  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/CK  ^     m_clk__L19_N53  SDFF_X2  0.000  5.309    5.680  
      --------------------------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.732
  Arrival Time                  6.106
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                           Time     Time  
      ----------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk                               -        -      0.000    -0.374  
      m_clk__I10/A                               ^     m_clk                               BUF_X16  0.000  0.000    -0.374  
      m_clk__I10/Z                               ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.062  
      m_clk__I9/A                                ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.062  
      m_clk__I9/Z                                ^     m_clk__N9                           BUF_X16  0.141  0.453    0.079  
      m_clk__I8/A                                ^     m_clk__N9                           BUF_X16  0.000  0.453    0.079  
      m_clk__I8/Z                                ^     m_clk__N8                           BUF_X16  0.132  0.585    0.210  
      m_clk__I7/A                                ^     m_clk__N8                           BUF_X16  0.000  0.585    0.210  
      m_clk__I7/Z                                ^     m_clk__N7                           BUF_X16  0.119  0.704    0.329  
      m_clk__I6/A                                ^     m_clk__N7                           BUF_X16  0.000  0.704    0.329  
      m_clk__I6/Z                                ^     m_clk__N6                           BUF_X16  0.120  0.824    0.450  
      m_clk__I5/A                                ^     m_clk__N6                           BUF_X16  0.000  0.824    0.450  
      m_clk__I5/Z                                ^     m_clk__N5                           BUF_X16  0.114  0.938    0.564  
      m_clk__I4/A                                ^     m_clk__N5                           BUF_X16  0.000  0.938    0.564  
      m_clk__I4/Z                                ^     m_clk__N4                           BUF_X16  0.120  1.058    0.684  
      m_clk__L1_I1/A                             ^     m_clk__N4                           BUF_X16  0.000  1.058    0.684  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.857  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.857  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.962  
      m_clk__L3_I1/A                             v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.963  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.345  
      m_clk__L4_I0/A                             v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.345  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.723  
      m_clk__L5_I0/A                             v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.723  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.103  
      m_clk__L6_I0/A                             v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.103  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.502  
      m_clk__L7_I0/A                             v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.503  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.891  
      m_clk__L8_I0/A                             v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.891  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.271  
      m_clk__L9_I0/A                             v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.271  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.426  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.426  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.509  
      m_clk__L11_I1/A                            v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.509  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.625  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.625  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.736  
      m_clk__L13_I2/A                            v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.738  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.916  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.916  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3                       INV_X32  0.130  4.421    4.047  
      m_clk__L15_I6/A                            v     m_clk__L14_N3                       INV_X32  0.000  4.421    4.047  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6                       INV_X32  0.202  4.623    4.249  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6                       INV_X32  0.000  4.623    4.249  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11                      INV_X32  0.132  4.756    4.381  
      m_clk__L17_I19/A                           v     m_clk__L16_N11                      INV_X32  0.001  4.757    4.382  
      m_clk__L17_I19/ZN                          ^     m_clk__L17_N19                      INV_X32  0.154  4.911    4.537  
      m_clk__L18_I32/A                           ^     m_clk__L17_N19                      INV_X32  0.000  4.911    4.537  
      m_clk__L18_I32/ZN                          v     m_clk__L18_N32                      INV_X32  0.078  4.989    4.615  
      m_clk__L19_I62/A                           v     m_clk__L18_N32                      INV_X32  0.000  4.989    4.615  
      m_clk__L19_I62/ZN                          ^     m_clk__L19_N62                      INV_X32  0.132  5.121    4.747  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK  ^     m_clk__L19_N62                      SDFF_X2  0.000  5.121    4.747  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1218  SDFF_X2  0.985  6.106    5.732  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1218  SDFF_X2  0.000  6.106    5.732  
      ----------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------------------
      Pin                                        Edge  Net             Cell     Delay  Arrival  Required  
                                                                                       Time     Time  
      --------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z          ^     m_clk           -        -      0.000    0.374  
      m_clk__I10/A                               ^     m_clk           BUF_X16  0.000  0.000    0.374  
      m_clk__I10/Z                               ^     m_clk__N10      BUF_X16  0.312  0.312    0.687  
      m_clk__I9/A                                ^     m_clk__N10      BUF_X16  0.000  0.312    0.687  
      m_clk__I9/Z                                ^     m_clk__N9       BUF_X16  0.141  0.453    0.828  
      m_clk__I8/A                                ^     m_clk__N9       BUF_X16  0.000  0.453    0.828  
      m_clk__I8/Z                                ^     m_clk__N8       BUF_X16  0.132  0.585    0.959  
      m_clk__I7/A                                ^     m_clk__N8       BUF_X16  0.000  0.585    0.959  
      m_clk__I7/Z                                ^     m_clk__N7       BUF_X16  0.119  0.704    1.078  
      m_clk__I6/A                                ^     m_clk__N7       BUF_X16  0.000  0.704    1.078  
      m_clk__I6/Z                                ^     m_clk__N6       BUF_X16  0.120  0.824    1.198  
      m_clk__I5/A                                ^     m_clk__N6       BUF_X16  0.000  0.824    1.198  
      m_clk__I5/Z                                ^     m_clk__N5       BUF_X16  0.114  0.938    1.313  
      m_clk__I4/A                                ^     m_clk__N5       BUF_X16  0.000  0.938    1.313  
      m_clk__I4/Z                                ^     m_clk__N4       BUF_X16  0.120  1.058    1.433  
      m_clk__L1_I1/A                             ^     m_clk__N4       BUF_X16  0.000  1.058    1.433  
      m_clk__L1_I1/Z                             ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.606  
      m_clk__L2_I1/A                             ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.606  
      m_clk__L2_I1/ZN                            v     m_clk__L2_N1    INV_X32  0.108  1.340    1.714  
      m_clk__L3_I1/A                             v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.715  
      m_clk__L3_I1/Z                             v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.099  
      m_clk__L4_I0/A                             v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.099  
      m_clk__L4_I0/Z                             v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.503  
      m_clk__L5_I0/A                             v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.504  
      m_clk__L5_I0/Z                             v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.883  
      m_clk__L6_I0/A                             v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.884  
      m_clk__L6_I0/Z                             v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.283  
      m_clk__L7_I0/A                             v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.284  
      m_clk__L7_I0/Z                             v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.673  
      m_clk__L8_I0/A                             v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.673  
      m_clk__L8_I0/Z                             v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.052  
      m_clk__L9_I0/A                             v     m_clk__L8_N0    INV_X32  0.000  3.678    4.052  
      m_clk__L9_I0/ZN                            ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.208  
      m_clk__L10_I1/A                            ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.208  
      m_clk__L10_I1/ZN                           v     m_clk__L10_N1   INV_X32  0.083  3.917    4.291  
      m_clk__L11_I1/A                            v     m_clk__L10_N1   INV_X32  0.000  3.917    4.291  
      m_clk__L11_I1/ZN                           ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.406  
      m_clk__L12_I1/A                            ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.407  
      m_clk__L12_I1/ZN                           v     m_clk__L12_N1   INV_X32  0.111  4.143    4.517  
      m_clk__L13_I2/A                            v     m_clk__L12_N1   INV_X32  0.002  4.145    4.519  
      m_clk__L13_I2/ZN                           ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.698  
      m_clk__L14_I3/A                            ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.699  
      m_clk__L14_I3/ZN                           v     m_clk__L14_N3   INV_X32  0.130  4.455    4.829  
      m_clk__L15_I6/A                            v     m_clk__L14_N3   INV_X32  0.000  4.455    4.829  
      m_clk__L15_I6/ZN                           ^     m_clk__L15_N6   INV_X32  0.202  4.657    5.031  
      m_clk__L16_I11/A                           ^     m_clk__L15_N6   INV_X32  0.001  4.658    5.032  
      m_clk__L16_I11/ZN                          v     m_clk__L16_N11  INV_X32  0.151  4.809    5.183  
      m_clk__L17_I19/A                           v     m_clk__L16_N11  INV_X32  0.001  4.810    5.184  
      m_clk__L17_I19/ZN                          ^     m_clk__L17_N19  INV_X32  0.154  4.964    5.339  
      m_clk__L18_I32/A                           ^     m_clk__L17_N19  INV_X32  0.000  4.964    5.339  
      m_clk__L18_I32/ZN                          v     m_clk__L18_N32  INV_X32  0.078  5.043    5.417  
      m_clk__L19_I62/A                           v     m_clk__L18_N32  INV_X32  0.000  5.043    5.417  
      m_clk__L19_I62/ZN                          ^     m_clk__L19_N62  INV_X32  0.132  5.174    5.549  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK  ^     m_clk__L19_N62  SDFF_X2  0.000  5.175    5.549  
      --------------------------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/QN  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.338
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.899
  Arrival Time                  6.274
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                          Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk                               -        -      0.000    -0.376  
      m_clk__I10/A                              ^     m_clk                               BUF_X16  0.000  0.000    -0.376  
      m_clk__I10/Z                              ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.064  
      m_clk__I9/A                               ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.064  
      m_clk__I9/Z                               ^     m_clk__N9                           BUF_X16  0.141  0.453    0.077  
      m_clk__I8/A                               ^     m_clk__N9                           BUF_X16  0.000  0.453    0.077  
      m_clk__I8/Z                               ^     m_clk__N8                           BUF_X16  0.132  0.585    0.209  
      m_clk__I7/A                               ^     m_clk__N8                           BUF_X16  0.000  0.585    0.209  
      m_clk__I7/Z                               ^     m_clk__N7                           BUF_X16  0.119  0.704    0.328  
      m_clk__I6/A                               ^     m_clk__N7                           BUF_X16  0.000  0.704    0.328  
      m_clk__I6/Z                               ^     m_clk__N6                           BUF_X16  0.120  0.824    0.448  
      m_clk__I5/A                               ^     m_clk__N6                           BUF_X16  0.000  0.824    0.448  
      m_clk__I5/Z                               ^     m_clk__N5                           BUF_X16  0.114  0.938    0.562  
      m_clk__I4/A                               ^     m_clk__N5                           BUF_X16  0.000  0.938    0.562  
      m_clk__I4/Z                               ^     m_clk__N4                           BUF_X16  0.120  1.058    0.682  
      m_clk__L1_I1/A                            ^     m_clk__N4                           BUF_X16  0.000  1.058    0.682  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.856  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.856  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.961  
      m_clk__L3_I1/A                            v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.962  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.343  
      m_clk__L4_I0/A                            v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.343  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.722  
      m_clk__L5_I0/A                            v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.722  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.101  
      m_clk__L6_I0/A                            v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.101  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.500  
      m_clk__L7_I0/A                            v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.501  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.890  
      m_clk__L8_I0/A                            v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.890  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.269  
      m_clk__L9_I0/A                            v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.269  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.425  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.425  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.508  
      m_clk__L11_I1/A                           v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.508  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.623  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.623  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.734  
      m_clk__L13_I2/A                           v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.736  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.915  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.915  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2                       INV_X32  0.159  4.450    4.074  
      m_clk__L15_I3/A                           v     m_clk__L14_N2                       INV_X32  0.002  4.453    4.077  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3                       INV_X32  0.211  4.663    4.287  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3                       INV_X32  0.000  4.663    4.287  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7                       INV_X32  0.149  4.812    4.436  
      m_clk__L17_I13/A                          v     m_clk__L16_N7                       INV_X32  0.000  4.812    4.436  
      m_clk__L17_I13/ZN                         ^     m_clk__L17_N13                      INV_X32  0.200  5.012    4.637  
      m_clk__L18_I20/A                          ^     m_clk__L17_N13                      INV_X32  0.000  5.012    4.637  
      m_clk__L18_I20/ZN                         v     m_clk__L18_N20                      INV_X32  0.130  5.143    4.767  
      m_clk__L19_I31/A                          v     m_clk__L18_N20                      INV_X32  0.000  5.143    4.767  
      m_clk__L19_I31/ZN                         ^     m_clk__L19_N31                      INV_X32  0.149  5.291    4.915  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/CK   ^     m_clk__L19_N31                      SDFF_X1  0.000  5.291    4.915  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/QN   ^     TDSP_CORE_INST/EXECUTE_INST/n_1296  SDFF_X1  0.983  6.274    5.899  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1296  SDFF_X1  0.000  6.274    5.899  
      ---------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    0.376  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    0.376  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    0.688  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    0.688  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    0.829  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    0.829  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    0.961  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    0.961  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    1.080  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    1.080  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    1.200  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    1.200  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    1.314  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    1.314  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    1.434  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    1.434  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.608  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.608  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.108  1.340    1.715  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.716  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.100  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.100  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.505  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.506  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.885  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.885  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.284  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.285  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.674  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.674  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.054  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.678    4.054  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.209  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.209  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.917    4.292  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.917    4.292  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.408  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.408  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.143    4.519  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.145    4.521  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.700  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.700  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.161  4.486    4.862  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.488    4.864  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.221  4.709    5.085  
      m_clk__L16_I7/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.709    5.085  
      m_clk__L16_I7/ZN                          v     m_clk__L16_N7   INV_X32  0.149  4.858    5.234  
      m_clk__L17_I13/A                          v     m_clk__L16_N7   INV_X32  0.000  4.858    5.234  
      m_clk__L17_I13/ZN                         ^     m_clk__L17_N13  INV_X32  0.201  5.059    5.435  
      m_clk__L18_I20/A                          ^     m_clk__L17_N13  INV_X32  0.000  5.059    5.435  
      m_clk__L18_I20/ZN                         v     m_clk__L18_N20  INV_X32  0.130  5.189    5.565  
      m_clk__L19_I31/A                          v     m_clk__L18_N20  INV_X32  0.000  5.189    5.565  
      m_clk__L19_I31/ZN                         ^     m_clk__L19_N31  INV_X32  0.149  5.338    5.714  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/CK  ^     m_clk__L19_N31  SDFF_X1  0.000  5.338    5.714  
      -------------------------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.308
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.600
= Required Time                 5.851
  Arrival Time                  6.234
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net                                 Cell     Delay  Arrival  Required  
                                                                                                          Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk                               -        -      0.000    -0.382  
      m_clk__I10/A                              ^     m_clk                               BUF_X16  0.000  0.000    -0.382  
      m_clk__I10/Z                              ^     m_clk__N10                          BUF_X16  0.312  0.312    -0.070  
      m_clk__I9/A                               ^     m_clk__N10                          BUF_X16  0.000  0.312    -0.070  
      m_clk__I9/Z                               ^     m_clk__N9                           BUF_X16  0.141  0.453    0.071  
      m_clk__I8/A                               ^     m_clk__N9                           BUF_X16  0.000  0.453    0.071  
      m_clk__I8/Z                               ^     m_clk__N8                           BUF_X16  0.132  0.585    0.202  
      m_clk__I7/A                               ^     m_clk__N8                           BUF_X16  0.000  0.585    0.202  
      m_clk__I7/Z                               ^     m_clk__N7                           BUF_X16  0.119  0.704    0.321  
      m_clk__I6/A                               ^     m_clk__N7                           BUF_X16  0.000  0.704    0.321  
      m_clk__I6/Z                               ^     m_clk__N6                           BUF_X16  0.120  0.824    0.442  
      m_clk__I5/A                               ^     m_clk__N6                           BUF_X16  0.000  0.824    0.442  
      m_clk__I5/Z                               ^     m_clk__N5                           BUF_X16  0.114  0.938    0.556  
      m_clk__I4/A                               ^     m_clk__N5                           BUF_X16  0.000  0.938    0.556  
      m_clk__I4/Z                               ^     m_clk__N4                           BUF_X16  0.120  1.058    0.676  
      m_clk__L1_I1/A                            ^     m_clk__N4                           BUF_X16  0.000  1.058    0.676  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1                        BUF_X16  0.173  1.232    0.849  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1                        INV_X32  0.000  1.232    0.849  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1                        INV_X32  0.105  1.337    0.954  
      m_clk__L3_I1/A                            v     m_clk__L2_N1                        BUF_X32  0.001  1.338    0.955  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1                        BUF_X32  0.381  1.719    1.337  
      m_clk__L4_I0/A                            v     m_clk__L3_N1                        BUF_X32  0.000  1.719    1.337  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0                        BUF_X32  0.379  2.097    1.715  
      m_clk__L5_I0/A                            v     m_clk__L4_N0                        BUF_X32  0.000  2.098    1.715  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0                        BUF_X32  0.379  2.477    2.095  
      m_clk__L6_I0/A                            v     m_clk__L5_N0                        BUF_X32  0.000  2.477    2.095  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0                        BUF_X32  0.399  2.876    2.494  
      m_clk__L7_I0/A                            v     m_clk__L6_N0                        BUF_X32  0.000  2.877    2.494  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0                        BUF_X32  0.389  3.266    2.883  
      m_clk__L8_I0/A                            v     m_clk__L7_N0                        BUF_X32  0.000  3.266    2.883  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0                        BUF_X32  0.379  3.645    3.263  
      m_clk__L9_I0/A                            v     m_clk__L8_N0                        INV_X32  0.000  3.645    3.263  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0                        INV_X32  0.155  3.800    3.418  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0                        INV_X32  0.000  3.800    3.418  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1                       INV_X32  0.083  3.884    3.501  
      m_clk__L11_I1/A                           v     m_clk__L10_N1                       INV_X32  0.000  3.884    3.501  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1                       INV_X32  0.116  3.999    3.617  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1                       INV_X32  0.000  3.999    3.617  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1                       INV_X32  0.111  4.110    3.728  
      m_clk__L13_I2/A                           v     m_clk__L12_N1                       INV_X32  0.002  4.112    3.729  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2                       INV_X32  0.179  4.291    3.908  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2                       INV_X32  0.000  4.291    3.908  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2                       INV_X32  0.159  4.450    4.068  
      m_clk__L15_I3/A                           v     m_clk__L14_N2                       INV_X32  0.002  4.453    4.070  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3                       INV_X32  0.211  4.663    4.281  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3                       INV_X32  0.000  4.663    4.281  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6                       INV_X32  0.150  4.814    4.431  
      m_clk__L17_I10/A                          v     m_clk__L16_N6                       INV_X32  0.000  4.814    4.431  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10                      INV_X32  0.188  5.002    4.620  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10                      INV_X32  0.000  5.002    4.620  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17                      INV_X32  0.117  5.119    4.736  
      m_clk__L19_I27/A                          v     m_clk__L18_N17                      INV_X32  0.000  5.119    4.736  
      m_clk__L19_I27/ZN                         ^     m_clk__L19_N27                      INV_X32  0.135  5.254    4.872  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK  ^     m_clk__L19_N27                      SDFF_X2  0.000  5.254    4.872  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/QN  ^     TDSP_CORE_INST/EXECUTE_INST/n_1310  SDFF_X2  0.980  6.234    5.851  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/SI  ^     TDSP_CORE_INST/EXECUTE_INST/n_1310  SDFF_X2  0.000  6.234    5.851  
      ---------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------------------------
      Pin                                       Edge  Net             Cell     Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97/Z         ^     m_clk           -        -      0.000    0.382  
      m_clk__I10/A                              ^     m_clk           BUF_X16  0.000  0.000    0.382  
      m_clk__I10/Z                              ^     m_clk__N10      BUF_X16  0.312  0.312    0.695  
      m_clk__I9/A                               ^     m_clk__N10      BUF_X16  0.000  0.312    0.695  
      m_clk__I9/Z                               ^     m_clk__N9       BUF_X16  0.141  0.453    0.836  
      m_clk__I8/A                               ^     m_clk__N9       BUF_X16  0.000  0.453    0.836  
      m_clk__I8/Z                               ^     m_clk__N8       BUF_X16  0.132  0.585    0.967  
      m_clk__I7/A                               ^     m_clk__N8       BUF_X16  0.000  0.585    0.967  
      m_clk__I7/Z                               ^     m_clk__N7       BUF_X16  0.119  0.704    1.086  
      m_clk__I6/A                               ^     m_clk__N7       BUF_X16  0.000  0.704    1.086  
      m_clk__I6/Z                               ^     m_clk__N6       BUF_X16  0.120  0.824    1.206  
      m_clk__I5/A                               ^     m_clk__N6       BUF_X16  0.000  0.824    1.206  
      m_clk__I5/Z                               ^     m_clk__N5       BUF_X16  0.114  0.938    1.321  
      m_clk__I4/A                               ^     m_clk__N5       BUF_X16  0.000  0.938    1.321  
      m_clk__I4/Z                               ^     m_clk__N4       BUF_X16  0.120  1.058    1.441  
      m_clk__L1_I1/A                            ^     m_clk__N4       BUF_X16  0.000  1.058    1.441  
      m_clk__L1_I1/Z                            ^     m_clk__L1_N1    BUF_X16  0.173  1.232    1.614  
      m_clk__L2_I1/A                            ^     m_clk__L1_N1    INV_X32  0.000  1.232    1.614  
      m_clk__L2_I1/ZN                           v     m_clk__L2_N1    INV_X32  0.108  1.340    1.722  
      m_clk__L3_I1/A                            v     m_clk__L2_N1    BUF_X32  0.001  1.340    1.723  
      m_clk__L3_I1/Z                            v     m_clk__L3_N1    BUF_X32  0.384  1.724    2.107  
      m_clk__L4_I0/A                            v     m_clk__L3_N1    BUF_X32  0.000  1.724    2.107  
      m_clk__L4_I0/Z                            v     m_clk__L4_N0    BUF_X32  0.404  2.129    2.511  
      m_clk__L5_I0/A                            v     m_clk__L4_N0    BUF_X32  0.001  2.130    2.512  
      m_clk__L5_I0/Z                            v     m_clk__L5_N0    BUF_X32  0.379  2.509    2.892  
      m_clk__L6_I0/A                            v     m_clk__L5_N0    BUF_X32  0.000  2.509    2.892  
      m_clk__L6_I0/Z                            v     m_clk__L6_N0    BUF_X32  0.399  2.909    3.291  
      m_clk__L7_I0/A                            v     m_clk__L6_N0    BUF_X32  0.001  2.910    3.292  
      m_clk__L7_I0/Z                            v     m_clk__L7_N0    BUF_X32  0.389  3.298    3.681  
      m_clk__L8_I0/A                            v     m_clk__L7_N0    BUF_X32  0.000  3.299    3.681  
      m_clk__L8_I0/Z                            v     m_clk__L8_N0    BUF_X32  0.379  3.678    4.060  
      m_clk__L9_I0/A                            v     m_clk__L8_N0    INV_X32  0.000  3.678    4.060  
      m_clk__L9_I0/ZN                           ^     m_clk__L9_N0    INV_X32  0.155  3.833    4.216  
      m_clk__L10_I1/A                           ^     m_clk__L9_N0    INV_X32  0.000  3.833    4.216  
      m_clk__L10_I1/ZN                          v     m_clk__L10_N1   INV_X32  0.083  3.917    4.299  
      m_clk__L11_I1/A                           v     m_clk__L10_N1   INV_X32  0.000  3.917    4.299  
      m_clk__L11_I1/ZN                          ^     m_clk__L11_N1   INV_X32  0.116  4.032    4.415  
      m_clk__L12_I1/A                           ^     m_clk__L11_N1   INV_X32  0.000  4.032    4.415  
      m_clk__L12_I1/ZN                          v     m_clk__L12_N1   INV_X32  0.111  4.143    4.526  
      m_clk__L13_I2/A                           v     m_clk__L12_N1   INV_X32  0.002  4.145    4.527  
      m_clk__L13_I2/ZN                          ^     m_clk__L13_N2   INV_X32  0.179  4.324    4.706  
      m_clk__L14_I2/A                           ^     m_clk__L13_N2   INV_X32  0.001  4.324    4.707  
      m_clk__L14_I2/ZN                          v     m_clk__L14_N2   INV_X32  0.161  4.486    4.868  
      m_clk__L15_I3/A                           v     m_clk__L14_N2   INV_X32  0.002  4.488    4.871  
      m_clk__L15_I3/ZN                          ^     m_clk__L15_N3   INV_X32  0.221  4.709    5.092  
      m_clk__L16_I6/A                           ^     m_clk__L15_N3   INV_X32  0.000  4.709    5.092  
      m_clk__L16_I6/ZN                          v     m_clk__L16_N6   INV_X32  0.150  4.860    5.242  
      m_clk__L17_I10/A                          v     m_clk__L16_N6   INV_X32  0.001  4.860    5.243  
      m_clk__L17_I10/ZN                         ^     m_clk__L17_N10  INV_X32  0.188  5.049    5.431  
      m_clk__L18_I17/A                          ^     m_clk__L17_N10  INV_X32  0.000  5.049    5.431  
      m_clk__L18_I17/ZN                         v     m_clk__L18_N17  INV_X32  0.117  5.166    5.548  
      m_clk__L19_I28/A                          v     m_clk__L18_N17  INV_X32  0.000  5.166    5.548  
      m_clk__L19_I28/ZN                         ^     m_clk__L19_N28  INV_X32  0.142  5.308    5.690  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK  ^     m_clk__L19_N28  SDFF_X2  0.000  5.308    5.690  
      -------------------------------------------------------------------------------------------------

