<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(MachineInstr *MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(const AMDGPUSubtarget &amp;st)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">AnalyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a35a4255052a36d9667f8db93ae079271">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a66bd77a6c30d00ee1b9c2c297a8a5933">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a>(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a>(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MachineInstr *MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a>(const TargetSubtargetInfo &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a34e6be8b800a187c3fd9f41a99520">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(const std::vector&lt; MachineInstr * &gt; &amp;) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a>(const std::vector&lt; unsigned &gt; &amp;) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a>(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">getIndirectAddrRegClass</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">getInstrLatency</a>(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">getInstrLatency</a>(const InstrItineraryData *ItinData, SDNode *Node) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, unsigned Channels) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(const MachineInstr &amp;MI, unsigned Op) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a>(unsigned Opcode, unsigned Op) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">getPredicationCost</a>(const MachineInstr *) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">getRegisterInfo</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(unsigned Opcode, unsigned SrcIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a>(unsigned Opcode, unsigned SrcNum) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a73d88db130c46f5dc88c3ec0e141fb4f">InsertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a>(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">isMov</a>(unsigned Opcode) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">isPredicable</a>(MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">isPredicated</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">isProfitableToDupForIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#afa61e4b1f587f663e79526dc5e0cae62">isProfitableToIfCvt</a>(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a>(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a>(unsigned opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae2be91ea09daa93728a3e0a28802655d">PredicateInstruction</a>(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a>(int Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo</a>(const AMDGPUSubtarget &amp;st)</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">RemoveBranch</a>(MachineBasicBlock &amp;MBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a>(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MachineInstr *MI, unsigned Op, int64_t Imm) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa3673bcdf9adf0dbcb4c213947393967">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
