#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 12 20:45:42 2023
# Process ID: 8280
# Current directory: C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.runs/synth_1
# Command line: vivado.exe -log Synthesizer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Synthesizer.tcl
# Log file: C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.runs/synth_1/Synthesizer.vds
# Journal file: C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.runs/synth_1\vivado.jou
# Running On: LAPTOP-DKA13, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17095 MB
#-----------------------------------------------------------
source Synthesizer.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.148 ; gain = 162.820
Command: read_checkpoint -auto_incremental -incremental C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/utils_1/imports/synth_1/Channel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/utils_1/imports/synth_1/Channel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Synthesizer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.848 ; gain = 409.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synthesizer' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:16]
INFO: [Synth 8-6157] synthesizing module 'PWMChannel' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWMChannel.v:14]
	Parameter COUNTERTICKS bound to: 2000 - type: integer 
	Parameter DIVISOR bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
	Parameter DIVISOR bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWM_Generator.v:14]
	Parameter COUNTERTICKS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWM_Generator.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PWMChannel' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWMChannel.v:14]
WARNING: [Synth 8-7071] port 'AUD_EN' of module 'PWMChannel' is unconnected for instance 'PWM_Channel_1' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:35]
WARNING: [Synth 8-7023] instance 'PWM_Channel_1' of module 'PWMChannel' has 5 connections declared, but only 4 given [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:35]
INFO: [Synth 8-6157] synthesizing module 'PWMChannel__parameterized0' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWMChannel.v:14]
	Parameter COUNTERTICKS bound to: 2000 - type: integer 
	Parameter DIVISOR bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV__parameterized0' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
	Parameter DIVISOR bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV__parameterized0' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PWMChannel__parameterized0' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/PWMChannel.v:14]
WARNING: [Synth 8-7071] port 'AUD_EN' of module 'PWMChannel' is unconnected for instance 'PWM_Channel_2' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:36]
WARNING: [Synth 8-7023] instance 'PWM_Channel_2' of module 'PWMChannel' has 5 connections declared, but only 4 given [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:36]
INFO: [Synth 8-6157] synthesizing module 'SineChannel' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineChannel.v:27]
	Parameter PHASE_BITS bound to: 5 - type: integer 
	Parameter AMPLITUDE_BITS bound to: 8 - type: integer 
	Parameter DIVISOR bound to: 625 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV__parameterized1' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
	Parameter DIVISOR bound to: 625 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV__parameterized1' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
INFO: [Synth 8-6157] synthesizing module 'SineWaveGen' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineWaveGen.v:34]
	Parameter PHASE_BITS bound to: 5 - type: integer 
	Parameter AMPLITUDE_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/sine_table.mem' is read successfully [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineWaveGen.v:58]
INFO: [Synth 8-6155] done synthesizing module 'SineWaveGen' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineWaveGen.v:34]
INFO: [Synth 8-6155] done synthesizing module 'SineChannel' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineChannel.v:27]
INFO: [Synth 8-6157] synthesizing module 'SineChannel__parameterized0' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineChannel.v:27]
	Parameter PHASE_BITS bound to: 5 - type: integer 
	Parameter AMPLITUDE_BITS bound to: 8 - type: integer 
	Parameter DIVISOR bound to: 6250 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV__parameterized2' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
	Parameter DIVISOR bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV__parameterized2' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v:14]
INFO: [Synth 8-6155] done synthesizing module 'SineChannel__parameterized0' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineChannel.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Synthesizer' (0#1) [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/Synthesizer.v:16]
WARNING: [Synth 8-7137] Register i_reg in module SineWaveGen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineWaveGen.v:68]
WARNING: [Synth 8-7137] Register sine_out_reg in module SineWaveGen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/SineWaveGen.v:69]
WARNING: [Synth 8-7129] Port dutyCycle[11] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[10] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[9] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[8] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[7] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[6] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[5] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[4] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[3] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[2] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[1] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[0] in module PWMChannel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[11] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[10] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[9] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[8] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[7] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[6] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[5] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[4] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[3] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[2] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[1] in module PWMChannel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dutyCycle[0] in module PWMChannel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1372.367 ; gain = 501.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1372.367 ; gain = 501.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1372.367 ; gain = 501.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1372.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'PWM'. [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_EN'. [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Synthesizer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Synthesizer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1464.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/utils_1/imports/synth_1/Channel.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|SineWaveGen | sine       | 32x8          | LUT            | 
|SineWaveGen | p_0_out    | 32x8          | LUT            | 
|SineWaveGen | p_0_out    | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    27|
|3     |LUT1   |     9|
|4     |LUT2   |    21|
|5     |LUT3   |    38|
|6     |LUT4   |    18|
|7     |LUT5   |   104|
|8     |LUT6   |    56|
|9     |FDCE   |   154|
|10    |FDPE   |    19|
|11    |LDC    |    16|
|12    |IBUF   |     2|
|13    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1464.328 ; gain = 501.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.328 ; gain = 593.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1464.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

Synth Design complete | Checksum: 6b5db29c
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 33 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1464.328 ; gain = 991.289
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.runs/synth_1/Synthesizer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Synthesizer_utilization_synth.rpt -pb Synthesizer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 20:47:04 2023...
