<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Mar  7 11:03:18 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.0" DEVICE="7z020" NAME="fpu" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inputStage_0" PORT="clk"/>
        <CONNECTION INSTANCE="flipFlop_0" PORT="clk"/>
        <CONNECTION INSTANCE="flipFlop_1" PORT="clk"/>
        <CONNECTION INSTANCE="multRightShiftUn_0" PORT="clk"/>
        <CONNECTION INSTANCE="multLeftShift_0" PORT="clk"/>
        <CONNECTION INSTANCE="checkMultExponent_0" PORT="clk"/>
        <CONNECTION INSTANCE="controlUnit_0" PORT="clk"/>
        <CONNECTION INSTANCE="outputStage_0" PORT="clk"/>
        <CONNECTION INSTANCE="shiftEquExp_0" PORT="clk"/>
        <CONNECTION INSTANCE="addDiffSign_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="Data_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inputStage_0" PORT="Data1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="Data_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inputStage_0" PORT="Data2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="In_Data_Valid" SIGIS="undef" SIGNAME="External_Ports_In_Data_Valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inputStage_0" PORT="In_Data_Valid"/>
        <CONNECTION INSTANCE="controlUnit_0" PORT="In_Data_Valid"/>
        <CONNECTION INSTANCE="multLeftShift_0" PORT="In_Data_Valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Op" SIGIS="undef" SIGNAME="External_Ports_Op">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inputStage_0" PORT="Op"/>
        <CONNECTION INSTANCE="outputStage_0" PORT="Op"/>
        <CONNECTION INSTANCE="controlUnit_0" PORT="Op"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="outputStage_0_Data_Out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outputStage_0" PORT="Data_Out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Out_Data_Valid" SIGIS="undef" SIGNAME="outputStage_0_Out_Data_Valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="outputStage_0" PORT="Out_Data_Valid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/addDiffSign_0" HWVERSION="1.0" INSTANCE="addDiffSign_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="addDiffSign" VLNV="xilinx.com:module_ref:addDiffSign:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_addDiffSign_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="shiftEquExp_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftEquExp_0" PORT="shift_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Carry" SIGIS="undef" SIGNAME="signAdder_0_Carry">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="Carry"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="signAdder_0_Add_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="Add_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Big_Exp" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_Big_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="Big_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="addDiffSign_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="New_Exp" RIGHT="0" SIGIS="undef" SIGNAME="addDiffSign_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="shift_ready" SIGIS="undef" SIGNAME="addDiffSign_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ans_is_zero" SIGIS="undef" SIGNAME="addDiffSign_0_ans_is_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="Ans_Is_Zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/addSameSign_0" HWVERSION="1.0" INSTANCE="addSameSign_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="addSameSign" VLNV="xilinx.com:module_ref:addSameSign:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_addSameSign_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Carry" SIGIS="undef" SIGNAME="signAdder_0_Carry">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="Carry"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="signAdder_0_Add_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="Add_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Big_Exp" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_Big_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="Big_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="addSameSign_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="New_Exp" RIGHT="0" SIGIS="undef" SIGNAME="addSameSign_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/checkMultExponent_0" HWVERSION="1.0" INSTANCE="checkMultExponent_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="checkMultExponent" VLNV="xilinx.com:module_ref:checkMultExponent:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_checkMultExponent_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="Old_Mult_Exp" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_exp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="exp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Mult_Un_R" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Un_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShiftUn_0" PORT="Mult_Un_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Mult_Norm_R" SIGIS="undef" SIGNAME="mux_3_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Mult_Output_Type" RIGHT="0" SIGIS="undef" SIGNAME="checkMultExponent_0_Mult_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_0" PORT="Sel"/>
            <CONNECTION INSTANCE="outputStage_0" PORT="Mult_Output_Type"/>
            <CONNECTION INSTANCE="mux4_1_1" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MFinal" SIGIS="undef" SIGNAME="checkMultExponent_0_MFinal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="MFinal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controlUnit_0" HWVERSION="1.0" INSTANCE="controlUnit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controlUnit" VLNV="xilinx.com:module_ref:controlUnit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_controlUnit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Op" SIGIS="undef" SIGNAME="External_Ports_Op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="In_Check" SIGIS="undef" SIGNAME="inputStage_0_In_Check">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="In_Check"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="In_Data_Valid" SIGIS="undef" SIGNAME="External_Ports_In_Data_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="In_Data_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Ans_Is_Zero" SIGIS="undef" SIGNAME="addDiffSign_0_ans_is_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="ans_is_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ASrFinal" SIGIS="undef" SIGNAME="mux_0_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MFinal" SIGIS="undef" SIGNAME="checkMultExponent_0_MFinal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="MFinal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Output_Type" RIGHT="0" SIGIS="undef" SIGNAME="controlUnit_0_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Output_Type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Output_En" SIGIS="undef" SIGNAME="controlUnit_0_Output_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Output_En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/flipFlop_0" HWVERSION="1.0" INSTANCE="flipFlop_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="flipFlop" VLNV="xilinx.com:module_ref:flipFlop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="48"/>
        <PARAMETER NAME="ExpWidth" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_flipFlop_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="M" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_mult_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="mult_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="E" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_exp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="exp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="M_new" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_0_M_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multLeftShift_0" PORT="Data_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="E_new" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_0_E_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/flipFlop_1" HWVERSION="1.0" INSTANCE="flipFlop_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="flipFlop" VLNV="xilinx.com:module_ref:flipFlop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="48"/>
        <PARAMETER NAME="ExpWidth" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_flipFlop_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="M" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_mult_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="mult_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="E" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_exp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="exp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="M_new" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_1_M_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShiftUn_0" PORT="Data_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="E_new" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_1_E_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShiftUn_0" PORT="Old_Mult_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/inputStage_0" HWVERSION="1.0" INSTANCE="inputStage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="inputStage" VLNV="xilinx.com:module_ref:inputStage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_inputStage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="In_Data_Valid" SIGIS="undef" SIGNAME="External_Ports_In_Data_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="In_Data_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Op" SIGIS="undef" SIGNAME="External_Ports_Op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="In_Check" SIGIS="undef" SIGNAME="inputStage_0_In_Check">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="In_Check"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Special_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data1_reg" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data1_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="Data1"/>
            <CONNECTION INSTANCE="multiplier_0" PORT="Data1"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data2_reg" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data2_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="Data2"/>
            <CONNECTION INSTANCE="multiplier_0" PORT="Data2"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/multLeftShift_0" HWVERSION="1.0" INSTANCE="multLeftShift_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multLeftShift" VLNV="xilinx.com:module_ref:multLeftShift:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_multLeftShift_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="In_Data_Valid" SIGIS="undef" SIGNAME="External_Ports_In_Data_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="In_Data_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_0_M_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_0" PORT="M_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Old_Exp" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="multLeftShift_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="New_Exp" RIGHT="0" SIGIS="undef" SIGNAME="multLeftShift_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_5" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="shift_ready" SIGIS="undef" SIGNAME="multLeftShift_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/multRightShiftUn_0" HWVERSION="1.0" INSTANCE="multRightShiftUn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multRightShiftUn" VLNV="xilinx.com:module_ref:multRightShiftUn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_multRightShiftUn_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_1_M_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_1" PORT="M_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="Old_Mult_Exp" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_1_E_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_1" PORT="E_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="Mult_Exp_Un" RIGHT="0" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Exp_Un">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Mult_Out_Un" RIGHT="0" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Out_Un">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Mult_Un_R" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Un_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Mult_Un_R"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/multRightShift_0" HWVERSION="1.0" INSTANCE="multRightShift_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multRightShift" VLNV="xilinx.com:module_ref:multRightShift:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_multRightShift_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_mult_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="mult_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Old_Exp" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="multRightShift_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="New_Exp" RIGHT="0" SIGIS="undef" SIGNAME="multRightShift_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_5" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="shift_ready" SIGIS="undef" SIGNAME="multRightShift_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/multiplier_0" HWVERSION="1.0" INSTANCE="multiplier_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplier" VLNV="xilinx.com:module_ref:multiplier:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_multiplier_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data1_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data1_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data2_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data2_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="mult_out" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_mult_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_0" PORT="M"/>
            <CONNECTION INSTANCE="multRightShift_0" PORT="Data_In"/>
            <CONNECTION INSTANCE="flipFlop_1" PORT="M"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="exp_out" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_exp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_0" PORT="E"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="flipFlop_1" PORT="E"/>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Old_Mult_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_1_0" HWVERSION="1.0" INSTANCE="mux4_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4_1" VLNV="xilinx.com:module_ref:mux4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux4_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Sel" RIGHT="0" SIGIS="undef" SIGNAME="checkMultExponent_0_Mult_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Mult_Output_Type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Out_Un">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShiftUn_0" PORT="Mult_Out_Un"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="mux_4_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_4" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_0_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Mult_Mantissa"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_1_1" HWVERSION="1.0" INSTANCE="mux4_1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4_1" VLNV="xilinx.com:module_ref:mux4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux4_1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Sel" RIGHT="0" SIGIS="undef" SIGNAME="checkMultExponent_0_Mult_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Mult_Output_Type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="mux_5_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_5" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_1_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Mult_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="xorGate_0_AsrFinalSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xorGate_0" PORT="AsrFinalSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="shiftEquExp_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftEquExp_0" PORT="shift_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="addDiffSign_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="shift_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="ASrFinal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_1" HWVERSION="1.0" INSTANCE="mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="xorGate_0_AsrFinalSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xorGate_0" PORT="AsrFinalSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="addSameSign_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addSameSign_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="addDiffSign_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Add_Mantissa"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2" HWVERSION="1.0" INSTANCE="mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="xorGate_0_AsrFinalSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xorGate_0" PORT="AsrFinalSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="addSameSign_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addSameSign_0" PORT="New_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="addDiffSign_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="New_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Add_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_3" HWVERSION="1.0" INSTANCE="mux_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="orGate_0_Mult_Shift_Norm_Sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="Mult_Shift_Norm_Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="multLeftShift_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multLeftShift_0" PORT="shift_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="multRightShift_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShift_0" PORT="shift_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_3_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Mult_Norm_R"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_4" HWVERSION="1.0" INSTANCE="mux_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="orGate_0_Mult_Shift_Norm_Sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="Mult_Shift_Norm_Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="multLeftShift_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multLeftShift_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="multRightShift_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShift_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_4_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_5" HWVERSION="1.0" INSTANCE="mux_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Width" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_mux_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="orGate_0_Mult_Shift_Norm_Sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="Mult_Shift_Norm_Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="multLeftShift_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multLeftShift_0" PORT="New_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="multRightShift_0_New_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShift_0" PORT="New_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="MuxOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_5_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_1" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/orGate_0" HWVERSION="1.0" INSTANCE="orGate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="orGate" VLNV="xilinx.com:module_ref:orGate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_orGate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="MultUpIn" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Mult_Shift_Norm_Sel" SIGIS="undef" SIGNAME="orGate_0_Mult_Shift_Norm_Sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_3" PORT="Sel"/>
            <CONNECTION INSTANCE="mux_4" PORT="Sel"/>
            <CONNECTION INSTANCE="mux_5" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/outputStage_0" HWVERSION="1.0" INSTANCE="outputStage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="outputStage" VLNV="xilinx.com:module_ref:outputStage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_outputStage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sA" SIGIS="undef" SIGNAME="preAdder_0_sA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sB" SIGIS="undef" SIGNAME="preAdder_0_sB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Old_Exp_A" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Old_Exp_B" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Add_Mantissa" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Add_Exp" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Mult_Mantissa" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_0_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_0" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Mult_Exp" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_1_MuxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_1" PORT="MuxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Special_Out" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Op" SIGIS="undef" SIGNAME="External_Ports_Op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Carry" SIGIS="undef" SIGNAME="signAdder_0_Carry">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="Carry"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="Output_Type" RIGHT="0" SIGIS="undef" SIGNAME="controlUnit_0_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="Output_Type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="Mult_Output_Type" RIGHT="0" SIGIS="undef" SIGNAME="checkMultExponent_0_Mult_Output_Type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="checkMultExponent_0" PORT="Mult_Output_Type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Output_En" SIGIS="undef" SIGNAME="controlUnit_0_Output_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlUnit_0" PORT="Output_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="outputStage_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Out_Data_Valid" SIGIS="undef" SIGNAME="outputStage_0_Out_Data_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Out_Data_Valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/preAdder_0" HWVERSION="1.0" INSTANCE="preAdder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="preAdder" VLNV="xilinx.com:module_ref:preAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_preAdder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data1_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data1_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data2_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data2_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftEquExp_0" PORT="Data_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Big_Exp" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_Big_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="Big_Exp"/>
            <CONNECTION INSTANCE="addSameSign_0" PORT="Big_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Diff_Exp" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_Diff_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftEquExp_0" PORT="shift_amt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sA" SIGIS="undef" SIGNAME="preAdder_0_sA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="sA"/>
            <CONNECTION INSTANCE="outputStage_0" PORT="sA"/>
            <CONNECTION INSTANCE="xorGate_0" PORT="sA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sB" SIGIS="undef" SIGNAME="preAdder_0_sB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="sB"/>
            <CONNECTION INSTANCE="outputStage_0" PORT="sB"/>
            <CONNECTION INSTANCE="xorGate_0" PORT="sB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/shiftEquExp_0" HWVERSION="1.0" INSTANCE="shiftEquExp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shiftEquExp" VLNV="xilinx.com:module_ref:shiftEquExp:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_shiftEquExp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Data_In" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="shift_amt" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_Diff_Exp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="Diff_Exp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Data_Out" RIGHT="0" SIGIS="undef" SIGNAME="shiftEquExp_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signAdder_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="shift_ready" SIGIS="undef" SIGNAME="shiftEquExp_0_shift_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="En"/>
            <CONNECTION INSTANCE="mux_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/signAdder_0" HWVERSION="1.0" INSTANCE="signAdder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="signAdder" VLNV="xilinx.com:module_ref:signAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_signAdder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sA" SIGIS="undef" SIGNAME="preAdder_0_sA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sB" SIGIS="undef" SIGNAME="preAdder_0_sB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="preAdder_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="shiftEquExp_0_Data_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shiftEquExp_0" PORT="Data_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Add_Out" RIGHT="0" SIGIS="undef" SIGNAME="signAdder_0_Add_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="Data_In"/>
            <CONNECTION INSTANCE="addSameSign_0" PORT="Data_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Carry" SIGIS="undef" SIGNAME="signAdder_0_Carry">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addDiffSign_0" PORT="Carry"/>
            <CONNECTION INSTANCE="addSameSign_0" PORT="Carry"/>
            <CONNECTION INSTANCE="outputStage_0" PORT="Carry"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="24"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="23" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_0" PORT="In1"/>
            <CONNECTION INSTANCE="mux4_1_0" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0xFF"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_1" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="flipFlop_0_E_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="flipFlop_0" PORT="E_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multLeftShift_0" PORT="Old_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_exp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="exp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShift_0" PORT="Old_Exp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="multRightShiftUn_0_Mult_Exp_Un">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multRightShiftUn_0" PORT="Mult_Exp_Un"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1_1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="30"/>
        <PARAMETER NAME="DIN_TO" VALUE="23"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data1_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data1_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Old_Exp_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="30"/>
        <PARAMETER NAME="DIN_TO" VALUE="23"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="inputStage_0_Data2_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputStage_0" PORT="Data2_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="outputStage_0" PORT="Old_Exp_B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="48"/>
        <PARAMETER NAME="DIN_FROM" VALUE="47"/>
        <PARAMETER NAME="DIN_TO" VALUE="46"/>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xlslice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="multiplier_0_mult_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier_0" PORT="mult_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="MultUpIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xorGate_0" HWVERSION="1.0" INSTANCE="xorGate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xorGate" VLNV="xilinx.com:module_ref:xorGate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fpu_xorGate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sA" SIGIS="undef" SIGNAME="preAdder_0_sA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sB" SIGIS="undef" SIGNAME="preAdder_0_sB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="preAdder_0" PORT="sB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AsrFinalSel" SIGIS="undef" SIGNAME="xorGate_0_AsrFinalSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="Sel"/>
            <CONNECTION INSTANCE="mux_2" PORT="Sel"/>
            <CONNECTION INSTANCE="mux_0" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
