#ifndef __TX_ISP_VIC_H__
#define __TX_ISP_VIC_H__

#include <linux/errno.h>
#include <linux/err.h>
#include <linux/list.h>
#include <linux/mutex.h>
#include <linux/spinlock.h>
#include <linux/completion.h>

/* Forward declarations */
struct tx_isp_subdev;
struct tx_isp_config;
struct tx_isp_sensor_attribute;

/* VIC Constants */

extern uint32_t vic_start_ok;  /* Global VIC interrupt enable flag declaration */

/* VIC Functions */
int tx_isp_vic_probe(struct platform_device *pdev);
void tx_isp_vic_remove(struct platform_device *pdev);

/* VIC interrupt enable/disable functions (matching reference driver names) */
void tx_vic_disable_irq(struct tx_isp_vic_device *vic_dev);

/* VIC Operations - Use existing vic_device from tx_isp.h */
int tx_isp_vic_stop(struct tx_isp_subdev *sd);
int tx_isp_vic_set_buffer(struct tx_isp_subdev *sd, dma_addr_t addr, u32 size);
int tx_isp_vic_wait_frame_done(struct tx_isp_subdev *sd, int channel, int timeout_ms);
int tx_isp_vic_activate_subdev(struct tx_isp_subdev *sd);
int tx_isp_vic_slake_subdev(struct tx_isp_subdev *sd);

/* Missing function declaration that caused implicit declaration error */
int tx_isp_subdev_pipo(struct tx_isp_subdev *sd, void *arg);

/* VIC File Operations */
int vic_chardev_open(struct inode *inode, struct file *file);
int vic_chardev_release(struct inode *inode, struct file *file);
long vic_chardev_ioctl(struct file *file, unsigned int cmd, unsigned long arg);

/* VIC Proc Operations - from spec driver */
int isp_vic_frd_show(struct seq_file *seq, void *v);
int dump_isp_vic_frd_open(struct inode *inode, struct file *file);
int vic_event_handler(void *subdev, int event_type, void *data);

// Forward declarations for initialization functions
void isp_core_tuning_deinit(void *core_dev);
int sensor_early_init(void *core_dev);

/* VIC States */
#define VIC_STATE_OFF       0
#define VIC_STATE_IDLE     1
#define VIC_STATE_ACTIVE   2
#define VIC_STATE_ERROR    3

/* VIC Error Flags */
#define VIC_ERR_CONFIG     BIT(0)
#define VIC_ERR_TIMEOUT    BIT(1)
#define VIC_ERR_OVERFLOW   BIT(2)
#define VIC_ERR_HARDWARE   BIT(3)

/* VIC Operation Structures - exported from implementation */
extern struct tx_isp_subdev_ops vic_subdev_ops;
/* Snapshot raw helper */
int vic_snapraw(struct tx_isp_subdev *sd, unsigned int savenum);


/* NV12 snapshot helper */
int vic_snapnv12(struct tx_isp_subdev *sd, unsigned int savenum);

struct vic_buffer_entry {
	struct list_head list;    /* 0x00 (8 bytes on 32-bit) */
	u32 buffer_addr;          /* 0x08 — OEM reads *(entry + 8) / entry[2] */
	u32 reserved;             /* 0x0c */
	u32 buffer_index;         /* 0x10 — OEM reads entry[4] */
	u32 channel;              /* 0x14 */
	u32 buffer_length;        /* 0x18 */
};


/* CRITICAL FIX: VIC device structure with proper MIPS alignment and Binary Ninja compatibility */
struct tx_isp_vic_device {
    /* CRITICAL: Base subdev structure MUST be first for container_of() to work */
    struct tx_isp_subdev sd;                    /* 0x00: Base subdev structure */


    /* CRITICAL: cached VIC mappings. The OEM raw +0xb8 slot lives in the
     * embedded tx_isp_subdev (`sd.base`), not in these wrapper fields.
     */
    void __iomem *vic_regs;                     /* Cached primary VIC mapping (0x133e0000) */
    void __iomem *vic_regs_secondary;           /* Cached coordination mapping (0x10023000) */

    /* Lightweight MDMA snapshot updated on frame-done (no printk) */
    struct {
        u32 ctrl;
        u32 strideY;
        u32 y0;
        u32 uv0;
        u32 uvsh0;
        u32 jiffies_ts;
    } mdma_snap_pri;
    struct {
        u32 ctrl;
        u32 strideY;
        u32 y0;
        u32 uv0;
        u32 uvsh0;
        u32 jiffies_ts;
    } mdma_snap_sec;

    /* CRITICAL: Frame dimensions at expected offsets */
    uint32_t width;                             /* 0xdc: Frame width (Binary Ninja expects this) */
    uint32_t height;                            /* 0xe0: Frame height (Binary Ninja expects this) */

    /* Device properties (properly aligned) */
    u32 stride;                                 /* Line stride */
    uint32_t pixel_format;                      /* Pixel format */

    /* CRITICAL: Sensor attributes with proper alignment */
    struct tx_isp_sensor_attribute sensor_attr __attribute__((aligned(4))); /* Partial 0x4c-byte cache (OEM ispcore_sync_sensor_attr) */

    /* OEM: *(arg1 + 0x110) in tx_isp_vic_start dereferences a POINTER to the
     * FULL sensor_attribute (in the sensor driver), not the 76-byte cache above.
     * Fields beyond 0x4c (mipi_sc crop, sensor_csi_fmt, sensor_frame_mode, etc.)
     * are only accessible through this pointer.
     */
    struct tx_isp_sensor_attribute *sensor_attr_ptr;  /* Pointer to full sensor attrs */

    /* CRITICAL: Synchronization primitives with proper alignment */
    spinlock_t lock __attribute__((aligned(4)));                    /* General spinlock */
    struct mutex mlock __attribute__((aligned(4)));                 /* Main mutex */
    struct mutex state_lock __attribute__((aligned(4)));            /* State mutex */
    struct completion frame_complete __attribute__((aligned(4)));   /* Frame completion */

    /* CRITICAL: Device state (4-byte aligned) */
    int state __attribute__((aligned(4)));                          /* State: 1=init, 2=ready, 3=active, 4=streaming */
    int streaming __attribute__((aligned(4)));                      /* Streaming state */

    /* CRITICAL: Buffer management with proper alignment and expected offsets */
    /* These need to be at specific offsets for Binary Ninja compatibility */
    spinlock_t buffer_mgmt_lock;                /* 0x1f4: Buffer management spinlock */

    int stream_state;                           /* 0x210: Stream state: 0=off, 1=on */
    atomic_t stream_refcount;                   /* Number of channels currently streaming through VIC */

    bool processing;                            /* 0x214: Processing flag */

    uint32_t active_buffer_count;               /* 0x218: Active buffer count */

    /* Additional buffer management */
    uint32_t buffer_count;                      /* General buffer count */
    uint32_t programmed_bank_count;             /* Banks programmed at STREAMON - never decremented */

    /* Error tracking (properly aligned) */
    uint32_t vic_errors[13] __attribute__((aligned(4)));            /* Error array (13 elements) */
    uint32_t total_errors __attribute__((aligned(4)));              /* Total error count */
    uint32_t frame_count __attribute__((aligned(4)));               /* Frame counter */

    /* Buffer management structures (properly aligned) */
    spinlock_t buffer_lock __attribute__((aligned(4)));             /* Buffer lock */
    struct list_head queue_head __attribute__((aligned(4)));        /* Buffer queues */
    struct list_head free_head __attribute__((aligned(4)));
    struct list_head done_head __attribute__((aligned(4)));

    /* Buffer index array for VIC register mapping */
    int buffer_index[5] __attribute__((aligned(4)));                /* Buffer index array (5 buffers max) */

    /* IRQ handling members */
    int irq __attribute__((aligned(4)));                            /* IRQ number - main IRQ member */
    void (*irq_handler)(void *) __attribute__((aligned(4)));
    void (*irq_disable)(void *) __attribute__((aligned(4)));
    void *irq_priv __attribute__((aligned(4)));
    int irq_enabled __attribute__((aligned(4)));
    int irq_number __attribute__((aligned(4)));                     /* IRQ number from platform device */
    irq_handler_t irq_handler_func __attribute__((aligned(4)));     /* IRQ handler function pointer */

    /* CRITICAL FIX: Hardware interrupt enable flag (replaces unsafe offset 0x13c access) */
    int hw_irq_enabled __attribute__((aligned(4)));                 /* Hardware interrupt enable flag - SAFE replacement for offset 0x13c */

    /* OEM offset 0x140/0x144: Snapshot capture buffer (snapraw/saveraw).
     * capture_buf_phys is the physical address stored by vic_mdma_enable;
     * capture_buf_virt is derived as KSEG0(phys) for vfs_write.
     */
    uint32_t capture_buf_phys __attribute__((aligned(4)));  /* 0x140 */
    void *capture_buf_virt __attribute__((aligned(4)));      /* 0x144 */
    uint32_t capture_buf_size __attribute__((aligned(4)));   /* total allocated size */

    /* OEM offset 0x17c: exception handling enable flag.
     * Set to 1 during stream-on, enables ISP pipeline reset on error IRQs. */
    int exception_enable __attribute__((aligned(4)));

    /* Moved from tx_isp_subdev private fields (ABI fix) */
    struct tx_isp_irq_info sd_irq_info;  /* VIC IRQ info (was sd.irq_info) */
    struct mutex vic_frame_end_lock __attribute__((aligned(4)));
    struct completion vic_frame_end_completion[VIC_MAX_CHAN] __attribute__((aligned(4)));
    void *event_callback_struct;
} __attribute__((aligned(4), packed));


#endif /* __TX_ISP_VIC_H__ */
