Analysis & Synthesis report for L2C019
Mon Nov 04 09:04:04 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 18. lpm_mult Parameter Settings by Entity Instance
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 04 09:04:04 2013        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; L2C019                                       ;
; Top-level Entity Name              ; L2C019                                       ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,512                                        ;
;     Total combinational functions  ; 2,512                                        ;
;     Dedicated logic registers      ; 194                                          ;
; Total registers                    ; 194                                          ;
; Total pins                         ; 61                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 4                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C20F484C7       ;                    ;
; Top-level entity name                                        ; L2C019             ; L2C019             ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; L2C019.v                         ; yes             ; Auto-Found Verilog HDL File  ; E:/L2C019/L2C019.v                                                      ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/lpm_divide_8so.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_divide_8so.tdf                                         ;
; db/abs_divider_lbg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/abs_divider_lbg.tdf                                        ;
; db/alt_u_div_m2f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/alt_u_div_m2f.tdf                                          ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/add_sub_lkc.tdf                                            ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/add_sub_mkc.tdf                                            ;
; db/lpm_abs_hq9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_abs_hq9.tdf                                            ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_abs_0s9.tdf                                            ;
; db/lpm_divide_7so.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_divide_7so.tdf                                         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/abs_divider_kbg.tdf                                        ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/alt_u_div_k2f.tdf                                          ;
; db/lpm_abs_gq9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_abs_gq9.tdf                                            ;
; db/lpm_divide_5so.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_divide_5so.tdf                                         ;
; db/abs_divider_ibg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/abs_divider_ibg.tdf                                        ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/alt_u_div_g2f.tdf                                          ;
; db/lpm_abs_eq9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/lpm_abs_eq9.tdf                                            ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/dffpipe.inc             ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/mul_lfrg.tdf            ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_00h.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/add_sub_00h.tdf                                            ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; db/mult_cq01.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/L2C019/db/mult_cq01.tdf                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,512 ;
;                                             ;       ;
; Total combinational functions               ; 2512  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 669   ;
;     -- 3 input functions                    ; 882   ;
;     -- <=2 input functions                  ; 961   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1485  ;
;     -- arithmetic mode                      ; 1027  ;
;                                             ;       ;
; Total registers                             ; 194   ;
;     -- Dedicated logic registers            ; 194   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 61    ;
; Embedded Multiplier 9-bit elements          ; 4     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 162   ;
; Total fan-out                               ; 7924  ;
; Average fan-out                             ; 2.86  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |L2C019                                     ; 2512 (848)        ; 194 (194)    ; 0           ; 4            ; 0       ; 2         ; 61   ; 0            ; |L2C019                                                                                                   ; work         ;
;    |lpm_divide:Div0|                        ; 633 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div0                                                                                   ; work         ;
;       |lpm_divide_8so:auto_generated|       ; 633 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated                                                     ; work         ;
;          |abs_divider_lbg:divider|          ; 633 (60)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider                             ; work         ;
;             |alt_u_div_m2f:divider|         ; 541 (541)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_divide:Div1|                        ; 572 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div1                                                                                   ; work         ;
;       |lpm_divide_7so:auto_generated|       ; 572 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                     ; work         ;
;          |abs_divider_kbg:divider|          ; 572 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                             ; work         ;
;             |alt_u_div_k2f:divider|         ; 478 (478)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_divide:Div2|                        ; 419 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div2                                                                                   ; work         ;
;       |lpm_divide_5so:auto_generated|       ; 419 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated                                                     ; work         ;
;          |abs_divider_ibg:divider|          ; 419 (64)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider                             ; work         ;
;             |alt_u_div_g2f:divider|         ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_mult:Mult0|                         ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0                                                                                    ; work         ;
;       |multcore:mult_core|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;          |mpar_add:padder|                  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;             |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                |add_sub_00h:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_00h:auto_generated ; work         ;
;          |mul_lfrg:$00031|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                 ; work         ;
;          |mul_lfrg:$00035|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                 ; work         ;
;          |mul_lfrg:mul_lfrg_first_mod|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                     ; work         ;
;    |lpm_mult:Mult1|                         ; 23 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |L2C019|lpm_mult:Mult1                                                                                    ; work         ;
;       |mult_cq01:auto_generated|            ; 23 (23)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |L2C019|lpm_mult:Mult1|mult_cq01:auto_generated                                                           ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ledr0                                               ; Equal117            ; yes                    ;
; ledr1                                               ; Equal117            ; yes                    ;
; ledr2                                               ; Equal117            ; yes                    ;
; ledr3                                               ; Equal117            ; yes                    ;
; ledr4                                               ; Equal117            ; yes                    ;
; ledr5                                               ; Equal117            ; yes                    ;
; ledr6                                               ; Equal117            ; yes                    ;
; ledr7                                               ; Equal117            ; yes                    ;
; ledr8                                               ; Equal117            ; yes                    ;
; ledr9                                               ; Equal117            ; yes                    ;
; hex3[0]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex3[1]$latch                                       ; hex3[1]~20          ; no                     ;
; hex3[2]$latch                                       ; hex3[2]~18          ; no                     ;
; hex3[3]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex3[4]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex3[5]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex3[6]$latch                                       ; hex3[2]~18          ; yes                    ;
; hex2[0]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[1]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[2]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[3]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[4]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[5]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex2[6]$latch                                       ; hex3[0]~22          ; yes                    ;
; hex1[0]$latch                                       ; hex3[1]~20          ; yes                    ;
; hex1[1]$latch                                       ; hex3[1]~20          ; no                     ;
; hex1[2]$latch                                       ; hex3[1]~20          ; no                     ;
; hex1[3]$latch                                       ; hex3[1]~20          ; yes                    ;
; hex1[4]$latch                                       ; hex3[1]~20          ; yes                    ;
; hex1[5]$latch                                       ; hex3[1]~20          ; yes                    ;
; hex1[6]$latch                                       ; hex3[1]~20          ; yes                    ;
; hex0[0]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[1]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[2]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[3]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[4]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[5]$latch                                       ; hex0[0]~53          ; yes                    ;
; hex0[6]$latch                                       ; hex0[0]~53          ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; goLeft[1..30]                          ; Merged with goLeft[31]                 ;
; goLeft[31]                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 194   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 162   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; goLeft[0]                              ; 36      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |L2C019|timer[18]          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |L2C019|array[16]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |L2C019|hex3[6]~11         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |L2C019|hex0[4]~18         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |L2C019|hex2[6]~9          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 3          ; Untyped             ;
; LPM_WIDTHB                                     ; 3          ; Untyped             ;
; LPM_WIDTHP                                     ; 6          ; Untyped             ;
; LPM_WIDTHR                                     ; 6          ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 6          ; Untyped             ;
; LPM_WIDTHP                                     ; 38         ; Untyped             ;
; LPM_WIDTHR                                     ; 38         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_cq01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3              ;
;     -- LPM_WIDTHB                     ; 3              ;
;     -- LPM_WIDTHP                     ; 6              ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 38             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 04 09:03:49 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L2C019 -c L2C019
Warning: Can't analyze file -- file E:/L2C019/L2C019/L2C019.v is missing
Warning: Can't analyze file -- file E:/L2C019/Verilog1.v is missing
Warning (10261): Verilog HDL Event Control warning at L2C019.v(245): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at L2C019.v(268): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at L2C019.v(291): Event Control contains a complex event expression
Warning: Using design file L2C019.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: L2C019
Info: Elaborating entity "L2C019" for the top level hierarchy
Warning (10762): Verilog HDL Case Statement warning at L2C019.v(154): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at L2C019.v(154): incomplete case statement has no default case item
Warning (10762): Verilog HDL Case Statement warning at L2C019.v(15): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at L2C019.v(15): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at L2C019.v(13): variable hex in static task or function begTask may have unintended latch behavior
Warning (10762): Verilog HDL Case Statement warning at L2C019.v(206): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at L2C019.v(206): incomplete case statement has no default case item
Warning (10762): Verilog HDL Case Statement warning at L2C019.v(219): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at L2C019.v(219): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "hex3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "hex2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "hex1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "hex0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "ledr9", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "Value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "answer", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "N3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "N2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "N1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable "N0", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "begTask.hex[6]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[5]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[4]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[3]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[2]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[1]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "begTask.hex[0]" at L2C019.v(13) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "ledr9" at L2C019.v(93)
Info (10041): Inferred latch for "ledr8" at L2C019.v(93)
Info (10041): Inferred latch for "ledr7" at L2C019.v(93)
Info (10041): Inferred latch for "ledr6" at L2C019.v(93)
Info (10041): Inferred latch for "ledr5" at L2C019.v(93)
Info (10041): Inferred latch for "ledr4" at L2C019.v(93)
Info (10041): Inferred latch for "ledr3" at L2C019.v(93)
Info (10041): Inferred latch for "ledr2" at L2C019.v(93)
Info (10041): Inferred latch for "ledr1" at L2C019.v(93)
Info (10041): Inferred latch for "ledr0" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[0]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[1]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[2]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[3]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[4]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[5]" at L2C019.v(93)
Info (10041): Inferred latch for "hex0[6]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[0]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[1]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[2]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[3]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[4]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[5]" at L2C019.v(93)
Info (10041): Inferred latch for "hex1[6]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[0]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[1]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[2]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[3]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[4]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[5]" at L2C019.v(93)
Info (10041): Inferred latch for "hex2[6]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[0]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[1]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[2]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[3]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[4]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[5]" at L2C019.v(93)
Info (10041): Inferred latch for "hex3[6]" at L2C019.v(93)
Info: Inferred 5 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "6"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8so.tdf
    Info: Found entity 1: lpm_divide_8so
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info: Found entity 1: abs_divider_lbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info: Found entity 1: alt_u_div_m2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf
    Info: Found entity 1: lpm_abs_hq9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Info: Elaborated megafunction instantiation "lpm_divide:Div1"
Info: Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf
    Info: Found entity 1: lpm_divide_7so
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info: Found entity 1: abs_divider_kbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf
    Info: Found entity 1: lpm_abs_gq9
Info: Elaborated megafunction instantiation "lpm_divide:Div2"
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5so.tdf
    Info: Found entity 1: lpm_divide_5so
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info: Found entity 1: abs_divider_ibg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_eq9.tdf
    Info: Found entity 1: lpm_abs_eq9
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "3"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "6"
    Info: Parameter "LPM_WIDTHR" = "6"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_00h.tdf
    Info: Found entity 1: add_sub_00h
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1"
Info: Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "38"
    Info: Parameter "LPM_WIDTHR" = "38"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_cq01.tdf
    Info: Found entity 1: mult_cq01
Info: Ignored 52 buffer(s)
    Info: Ignored 52 SOFT buffer(s)
Warning: Latch ledr0 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr1 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr2 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr3 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr4 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr5 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr6 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr7 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr8 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch ledr9 has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex3[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex3[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex2[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex2[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex1[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex0[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex0[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex0[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex0[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex0[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and PRE on the latch are fed by the same signal sw[5]
Warning: Latch hex0[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Warning: Latch hex0[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal sw[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal sw[5]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledg[1]" is stuck at GND
    Warning (13410): Pin "ledg[2]" is stuck at GND
    Warning (13410): Pin "ledg[3]" is stuck at GND
    Warning (13410): Pin "ledg[4]" is stuck at GND
    Warning (13410): Pin "ledg[5]" is stuck at GND
    Warning (13410): Pin "ledg[6]" is stuck at GND
    Warning (13410): Pin "ledg[7]" is stuck at GND
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]"
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[3]"
Info: Implemented 2607 device resources after synthesis - the final resource count might be different
    Info: Implemented 15 input pins
    Info: Implemented 46 output pins
    Info: Implemented 2542 logic cells
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Mon Nov 04 09:04:04 2013
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07


