
ST_git_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004448  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004628  08004628  00005628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046ac  080046ac  0000607c  2**0
                  CONTENTS
  4 .ARM          00000008  080046ac  080046ac  000056ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046b4  080046b4  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046b4  080046b4  000056b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046b8  080046b8  000056b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080046bc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  2000007c  08004738  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08004738  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000118f9  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000239d  00000000  00000000  000179a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  00019d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c9e  00000000  00000000  0001ad80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f32f  00000000  00000000  0001ba1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012709  00000000  00000000  0003ad4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7e4e  00000000  00000000  0004d456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001152a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c38  00000000  00000000  001152e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00119f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000007c 	.word	0x2000007c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004610 	.word	0x08004610

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000080 	.word	0x20000080
 800021c:	08004610 	.word	0x08004610

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fc7e 	bl	8000eb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f840 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f8d8 	bl	8000770 <MX_GPIO_Init>
  MX_TIM2_Init();
 80005c0:	f000 f888 	bl	80006d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80005c4:	4819      	ldr	r0, [pc, #100]	@ (800062c <main+0x7c>)
 80005c6:	f001 fe43 	bl	8002250 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f000 fabe 	bl	8000b4c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005d0:	2101      	movs	r1, #1
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 fb1c 	bl	8000c10 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005d8:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <main+0x80>)
 80005da:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005de:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005e0:	4b13      	ldr	r3, [pc, #76]	@ (8000630 <main+0x80>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005e6:	4b12      	ldr	r3, [pc, #72]	@ (8000630 <main+0x80>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005ec:	4b10      	ldr	r3, [pc, #64]	@ (8000630 <main+0x80>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <main+0x80>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80005f8:	490d      	ldr	r1, [pc, #52]	@ (8000630 <main+0x80>)
 80005fa:	2000      	movs	r0, #0
 80005fc:	f000 fb88 	bl	8000d10 <BSP_COM_Init>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <main+0x5a>
  {
    Error_Handler();
 8000606:	f000 f933 	bl	8000870 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 800060a:	480a      	ldr	r0, [pc, #40]	@ (8000634 <main+0x84>)
 800060c:	f003 f992 	bl	8003934 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000610:	2000      	movs	r0, #0
 8000612:	f000 fad1 	bl	8000bb8 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8000616:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <main+0x88>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d1fb      	bne.n	8000616 <main+0x66>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 800061e:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <main+0x88>)
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000624:	2000      	movs	r0, #0
 8000626:	f000 fadd 	bl	8000be4 <BSP_LED_Toggle>
    if (BspButtonState == BUTTON_PRESSED)
 800062a:	e7f4      	b.n	8000616 <main+0x66>
 800062c:	200000ac 	.word	0x200000ac
 8000630:	20000098 	.word	0x20000098
 8000634:	08004628 	.word	0x08004628
 8000638:	200000a8 	.word	0x200000a8

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	2238      	movs	r2, #56	@ 0x38
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f003 f9c7 	bl	80039de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800065e:	2000      	movs	r0, #0
 8000660:	f000 ffbc 	bl	80015dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066e:	2340      	movs	r3, #64	@ 0x40
 8000670:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000672:	2302      	movs	r3, #2
 8000674:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000676:	2302      	movs	r3, #2
 8000678:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800067a:	2304      	movs	r3, #4
 800067c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800067e:	2355      	movs	r3, #85	@ 0x55
 8000680:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000682:	2302      	movs	r3, #2
 8000684:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000686:	2302      	movs	r3, #2
 8000688:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800068a:	2302      	movs	r3, #2
 800068c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068e:	f107 0318 	add.w	r3, r7, #24
 8000692:	4618      	mov	r0, r3
 8000694:	f001 f856 	bl	8001744 <HAL_RCC_OscConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800069e:	f000 f8e7 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a2:	230f      	movs	r3, #15
 80006a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	2303      	movs	r3, #3
 80006a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2104      	movs	r1, #4
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fb54 	bl	8001d68 <HAL_RCC_ClockConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006c6:	f000 f8d3 	bl	8000870 <Error_Handler>
  }
}
 80006ca:	bf00      	nop
 80006cc:	3750      	adds	r7, #80	@ 0x50
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006da:	f107 0310 	add.w	r3, r7, #16
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006f2:	4b1e      	ldr	r3, [pc, #120]	@ (800076c <MX_TIM2_Init+0x98>)
 80006f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80006fa:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <MX_TIM2_Init+0x98>)
 80006fc:	22a9      	movs	r2, #169	@ 0xa9
 80006fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000700:	4b1a      	ldr	r3, [pc, #104]	@ (800076c <MX_TIM2_Init+0x98>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000706:	4b19      	ldr	r3, [pc, #100]	@ (800076c <MX_TIM2_Init+0x98>)
 8000708:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800070c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800070e:	4b17      	ldr	r3, [pc, #92]	@ (800076c <MX_TIM2_Init+0x98>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000714:	4b15      	ldr	r3, [pc, #84]	@ (800076c <MX_TIM2_Init+0x98>)
 8000716:	2200      	movs	r2, #0
 8000718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800071a:	4814      	ldr	r0, [pc, #80]	@ (800076c <MX_TIM2_Init+0x98>)
 800071c:	f001 fd40 	bl	80021a0 <HAL_TIM_Base_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000726:	f000 f8a3 	bl	8000870 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800072a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	4619      	mov	r1, r3
 8000736:	480d      	ldr	r0, [pc, #52]	@ (800076c <MX_TIM2_Init+0x98>)
 8000738:	f001 ff44 	bl	80025c4 <HAL_TIM_ConfigClockSource>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000742:	f000 f895 	bl	8000870 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	4619      	mov	r1, r3
 8000752:	4806      	ldr	r0, [pc, #24]	@ (800076c <MX_TIM2_Init+0x98>)
 8000754:	f002 f990 	bl	8002a78 <HAL_TIMEx_MasterConfigSynchronization>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800075e:	f000 f887 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	3720      	adds	r7, #32
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000ac 	.word	0x200000ac

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	@ 0x28
 8000774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]
 8000784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	4b23      	ldr	r3, [pc, #140]	@ (8000814 <MX_GPIO_Init+0xa4>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078a:	4a22      	ldr	r2, [pc, #136]	@ (8000814 <MX_GPIO_Init+0xa4>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <MX_GPIO_Init+0xa4>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800079e:	4b1d      	ldr	r3, [pc, #116]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007a4:	f043 0320 	orr.w	r3, r3, #32
 80007a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ae:	f003 0320 	and.w	r3, r3, #32
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ba:	4a16      	ldr	r2, [pc, #88]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c2:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d2:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <MX_GPIO_Init+0xa4>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2102      	movs	r1, #2
 80007ea:	480b      	ldr	r0, [pc, #44]	@ (8000818 <MX_GPIO_Init+0xa8>)
 80007ec:	f000 fec4 	bl	8001578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007f0:	2302      	movs	r3, #2
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	4804      	ldr	r0, [pc, #16]	@ (8000818 <MX_GPIO_Init+0xa8>)
 8000808:	f000 fd34 	bl	8001274 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800080c:	bf00      	nop
 800080e:	3728      	adds	r7, #40	@ 0x28
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40021000 	.word	0x40021000
 8000818:	48000800 	.word	0x48000800

0800081c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){ //Timer中斷
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	if (htim -> Instance == TIM2){ //當Timer4完成一個Counter Period
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800082c:	d104      	bne.n	8000838 <HAL_TIM_PeriodElapsedCallback+0x1c>
		ms++; //ms加一(加一毫秒)
 800082e:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	3301      	adds	r3, #1
 8000834:	4a03      	ldr	r2, [pc, #12]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000836:	6013      	str	r3, [r2, #0]
	}
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	200000f8 	.word	0x200000f8

08000848 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d102      	bne.n	800085e <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <BSP_PB_Callback+0x24>)
 800085a:	2201      	movs	r2, #1
 800085c:	601a      	str	r2, [r3, #0]
  }
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	200000a8 	.word	0x200000a8

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <HAL_MspInit+0x44>)
 8000884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000886:	4a0e      	ldr	r2, [pc, #56]	@ (80008c0 <HAL_MspInit+0x44>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	6613      	str	r3, [r2, #96]	@ 0x60
 800088e:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <HAL_MspInit+0x44>)
 8000890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <HAL_MspInit+0x44>)
 800089c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800089e:	4a08      	ldr	r2, [pc, #32]	@ (80008c0 <HAL_MspInit+0x44>)
 80008a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80008a6:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <HAL_MspInit+0x44>)
 80008a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ae:	603b      	str	r3, [r7, #0]
 80008b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008b2:	f000 ff37 	bl	8001724 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40021000 	.word	0x40021000

080008c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008d4:	d113      	bne.n	80008fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <HAL_TIM_Base_MspInit+0x44>)
 80008d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008da:	4a0b      	ldr	r2, [pc, #44]	@ (8000908 <HAL_TIM_Base_MspInit+0x44>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008e2:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <HAL_TIM_Base_MspInit+0x44>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	201c      	movs	r0, #28
 80008f4:	f000 fc29 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008f8:	201c      	movs	r0, #28
 80008fa:	f000 fc40 	bl	800117e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008fe:	bf00      	nop
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40021000 	.word	0x40021000

0800090c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <NMI_Handler+0x4>

08000914 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <HardFault_Handler+0x4>

0800091c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <MemManage_Handler+0x4>

08000924 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <BusFault_Handler+0x4>

0800092c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <UsageFault_Handler+0x4>

08000934 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr

08000942 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000962:	f000 faf9 	bl	8000f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000970:	4802      	ldr	r0, [pc, #8]	@ (800097c <TIM2_IRQHandler+0x10>)
 8000972:	f001 fcd7 	bl	8002324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200000ac 	.word	0x200000ac

08000980 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000984:	2000      	movs	r0, #0
 8000986:	f000 f9b1 	bl	8000cec <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}

0800098e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	60b9      	str	r1, [r7, #8]
 8000998:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
 800099e:	e00a      	b.n	80009b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009a0:	f3af 8000 	nop.w
 80009a4:	4601      	mov	r1, r0
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	60ba      	str	r2, [r7, #8]
 80009ac:	b2ca      	uxtb	r2, r1
 80009ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	3301      	adds	r3, #1
 80009b4:	617b      	str	r3, [r7, #20]
 80009b6:	697a      	ldr	r2, [r7, #20]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	dbf0      	blt.n	80009a0 <_read+0x12>
  }

  return len;
 80009be:	687b      	ldr	r3, [r7, #4]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	e009      	b.n	80009ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	1c5a      	adds	r2, r3, #1
 80009de:	60ba      	str	r2, [r7, #8]
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 f9f6 	bl	8000dd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	3301      	adds	r3, #1
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	697a      	ldr	r2, [r7, #20]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	429a      	cmp	r2, r3
 80009f4:	dbf1      	blt.n	80009da <_write+0x12>
  }
  return len;
 80009f6:	687b      	ldr	r3, [r7, #4]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <_close>:

int _close(int file)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a28:	605a      	str	r2, [r3, #4]
  return 0;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <_isatty>:

int _isatty(int file)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a40:	2301      	movs	r3, #1
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b085      	sub	sp, #20
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a5a:	2300      	movs	r3, #0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a70:	4a14      	ldr	r2, [pc, #80]	@ (8000ac4 <_sbrk+0x5c>)
 8000a72:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <_sbrk+0x60>)
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <_sbrk+0x64>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d102      	bne.n	8000a8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a84:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <_sbrk+0x64>)
 8000a86:	4a12      	ldr	r2, [pc, #72]	@ (8000ad0 <_sbrk+0x68>)
 8000a88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8a:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <_sbrk+0x64>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4413      	add	r3, r2
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d207      	bcs.n	8000aa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a98:	f002 fff0 	bl	8003a7c <__errno>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa6:	e009      	b.n	8000abc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa8:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aae:	4b07      	ldr	r3, [pc, #28]	@ (8000acc <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	4a05      	ldr	r2, [pc, #20]	@ (8000acc <_sbrk+0x64>)
 8000ab8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aba:	68fb      	ldr	r3, [r7, #12]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20008000 	.word	0x20008000
 8000ac8:	00000400 	.word	0x00000400
 8000acc:	200000fc 	.word	0x200000fc
 8000ad0:	200002f0 	.word	0x200002f0

08000ad4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <SystemInit+0x20>)
 8000ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ade:	4a05      	ldr	r2, [pc, #20]	@ (8000af4 <SystemInit+0x20>)
 8000ae0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ae4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000af8:	480d      	ldr	r0, [pc, #52]	@ (8000b30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000afa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000afc:	f7ff ffea 	bl	8000ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b00:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b02:	490d      	ldr	r1, [pc, #52]	@ (8000b38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b04:	4a0d      	ldr	r2, [pc, #52]	@ (8000b3c <LoopForever+0xe>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b08:	e002      	b.n	8000b10 <LoopCopyDataInit>

08000b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0e:	3304      	adds	r3, #4

08000b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b14:	d3f9      	bcc.n	8000b0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b16:	4a0a      	ldr	r2, [pc, #40]	@ (8000b40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b18:	4c0a      	ldr	r4, [pc, #40]	@ (8000b44 <LoopForever+0x16>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b1c:	e001      	b.n	8000b22 <LoopFillZerobss>

08000b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b20:	3204      	adds	r2, #4

08000b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b24:	d3fb      	bcc.n	8000b1e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000b26:	f002 ffaf 	bl	8003a88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b2a:	f7ff fd41 	bl	80005b0 <main>

08000b2e <LoopForever>:

LoopForever:
    b LoopForever
 8000b2e:	e7fe      	b.n	8000b2e <LoopForever>
  ldr   r0, =_estack
 8000b30:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b38:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000b3c:	080046bc 	.word	0x080046bc
  ldr r2, =_sbss
 8000b40:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000b44:	200002f0 	.word	0x200002f0

08000b48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b48:	e7fe      	b.n	8000b48 <ADC1_2_IRQHandler>
	...

08000b4c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000b56:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <BSP_LED_Init+0x64>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4a15      	ldr	r2, [pc, #84]	@ (8000bb0 <BSP_LED_Init+0x64>)
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4b13      	ldr	r3, [pc, #76]	@ (8000bb0 <BSP_LED_Init+0x64>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000b6e:	2320      	movs	r3, #32
 8000b70:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b72:	2301      	movs	r3, #1
 8000b74:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	4a0c      	ldr	r2, [pc, #48]	@ (8000bb4 <BSP_LED_Init+0x68>)
 8000b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b86:	f107 020c 	add.w	r2, r7, #12
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f000 fb71 	bl	8001274 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	4a07      	ldr	r2, [pc, #28]	@ (8000bb4 <BSP_LED_Init+0x68>)
 8000b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b9a:	2120      	movs	r1, #32
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 fcea 	bl	8001578 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3720      	adds	r7, #32
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	20000004 	.word	0x20000004

08000bb8 <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <BSP_LED_On+0x28>)
 8000bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bca:	2120      	movs	r1, #32
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fcd2 	bl	8001578 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000004 	.word	0x20000004

08000be4 <BSP_LED_Toggle>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	4a06      	ldr	r2, [pc, #24]	@ (8000c0c <BSP_LED_Toggle+0x28>)
 8000bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 fcd4 	bl	80015a8 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000004 	.word	0x20000004

08000c10 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b088      	sub	sp, #32
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	460a      	mov	r2, r1
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000c20:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <BSP_PB_Init+0xc4>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c24:	4a2b      	ldr	r2, [pc, #172]	@ (8000cd4 <BSP_PB_Init+0xc4>)
 8000c26:	f043 0304 	orr.w	r3, r3, #4
 8000c2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <BSP_PB_Init+0xc4>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c30:	f003 0304 	and.w	r3, r3, #4
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c3c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c42:	2302      	movs	r3, #2
 8000c44:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c46:	79bb      	ldrb	r3, [r7, #6]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d10c      	bne.n	8000c66 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	4a21      	ldr	r2, [pc, #132]	@ (8000cd8 <BSP_PB_Init+0xc8>)
 8000c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c58:	f107 020c 	add.w	r2, r7, #12
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fb08 	bl	8001274 <HAL_GPIO_Init>
 8000c64:	e031      	b.n	8000cca <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c66:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c6a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000cd8 <BSP_PB_Init+0xc8>)
 8000c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c74:	f107 020c 	add.w	r2, r7, #12
 8000c78:	4611      	mov	r1, r2
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 fafa 	bl	8001274 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4a15      	ldr	r2, [pc, #84]	@ (8000cdc <BSP_PB_Init+0xcc>)
 8000c86:	441a      	add	r2, r3
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	4915      	ldr	r1, [pc, #84]	@ (8000ce0 <BSP_PB_Init+0xd0>)
 8000c8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c90:	4619      	mov	r1, r3
 8000c92:	4610      	mov	r0, r2
 8000c94:	f000 faaa 	bl	80011ec <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8000cdc <BSP_PB_Init+0xcc>)
 8000c9e:	1898      	adds	r0, r3, r2
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	4a10      	ldr	r2, [pc, #64]	@ (8000ce4 <BSP_PB_Init+0xd4>)
 8000ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	2100      	movs	r1, #0
 8000cac:	f000 fa81 	bl	80011b2 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000cb0:	2028      	movs	r0, #40	@ 0x28
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000ce8 <BSP_PB_Init+0xd8>)
 8000cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f000 fa44 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000cc2:	2328      	movs	r3, #40	@ 0x28
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fa5a 	bl	800117e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cca:	2300      	movs	r3, #0
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3720      	adds	r7, #32
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	20000100 	.word	0x20000100
 8000ce0:	0800465c 	.word	0x0800465c
 8000ce4:	20000010 	.word	0x20000010
 8000ce8:	20000014 	.word	0x20000014

08000cec <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	4a04      	ldr	r2, [pc, #16]	@ (8000d0c <BSP_PB_IRQHandler+0x20>)
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 fa88 	bl	8001214 <HAL_EXTI_IRQHandler>
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000100 	.word	0x20000100

08000d10 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	6039      	str	r1, [r7, #0]
 8000d1a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d903      	bls.n	8000d2e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d26:	f06f 0301 	mvn.w	r3, #1
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	e018      	b.n	8000d60 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	2294      	movs	r2, #148	@ 0x94
 8000d32:	fb02 f303 	mul.w	r3, r2, r3
 8000d36:	4a0d      	ldr	r2, [pc, #52]	@ (8000d6c <BSP_COM_Init+0x5c>)
 8000d38:	4413      	add	r3, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 f86e 	bl	8000e1c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	2294      	movs	r2, #148	@ 0x94
 8000d44:	fb02 f303 	mul.w	r3, r2, r3
 8000d48:	4a08      	ldr	r2, [pc, #32]	@ (8000d6c <BSP_COM_Init+0x5c>)
 8000d4a:	4413      	add	r3, r2
 8000d4c:	6839      	ldr	r1, [r7, #0]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f80e 	bl	8000d70 <MX_LPUART1_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000d5a:	f06f 0303 	mvn.w	r3, #3
 8000d5e:	e000      	b.n	8000d62 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000d60:	68fb      	ldr	r3, [r7, #12]
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000108 	.word	0x20000108

08000d70 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <MX_LPUART1_Init+0x60>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	220c      	movs	r2, #12
 8000d8e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	895b      	ldrh	r3, [r3, #10]
 8000d94:	461a      	mov	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	891b      	ldrh	r3, [r3, #8]
 8000da6:	461a      	mov	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	899b      	ldrh	r3, [r3, #12]
 8000db0:	461a      	mov	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000dbc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f001 ff22 	bl	8002c08 <HAL_UART_Init>
 8000dc4:	4603      	mov	r3, r0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	2000000c 	.word	0x2000000c

08000dd4 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000ddc:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <__io_putchar+0x30>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	2394      	movs	r3, #148	@ 0x94
 8000de4:	fb02 f303 	mul.w	r3, r2, r3
 8000de8:	4a07      	ldr	r2, [pc, #28]	@ (8000e08 <__io_putchar+0x34>)
 8000dea:	1898      	adds	r0, r3, r2
 8000dec:	1d39      	adds	r1, r7, #4
 8000dee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df2:	2201      	movs	r2, #1
 8000df4:	f001 ff62 	bl	8002cbc <HAL_UART_Transmit>
  return ch;
 8000df8:	687b      	ldr	r3, [r7, #4]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	2000019c 	.word	0x2000019c
 8000e08:	20000108 	.word	0x20000108

08000e0c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fd19 	bl	8000848 <BSP_PB_Callback>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	@ 0x28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e24:	4b22      	ldr	r3, [pc, #136]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e28:	4a21      	ldr	r2, [pc, #132]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e30:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e40:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e42:	f043 0301 	orr.w	r3, r3, #1
 8000e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e48:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4c:	f003 0301 	and.w	r3, r3, #1
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e54:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e58:	4a15      	ldr	r2, [pc, #84]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e60:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <COM1_MspInit+0x94>)
 8000e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000e70:	2302      	movs	r3, #2
 8000e72:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000e74:	2302      	movs	r3, #2
 8000e76:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e8a:	f000 f9f3 	bl	8001274 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000e8e:	2308      	movs	r3, #8
 8000e90:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000e96:	230c      	movs	r3, #12
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea4:	f000 f9e6 	bl	8001274 <HAL_GPIO_Init>
}
 8000ea8:	bf00      	nop
 8000eaa:	3728      	adds	r7, #40	@ 0x28
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebe:	2003      	movs	r0, #3
 8000ec0:	f000 f938 	bl	8001134 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 f80d 	bl	8000ee4 <HAL_InitTick>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	71fb      	strb	r3, [r7, #7]
 8000ed4:	e001      	b.n	8000eda <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ed6:	f7ff fcd1 	bl	800087c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eda:	79fb      	ldrb	r3, [r7, #7]

}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eec:	2300      	movs	r3, #0
 8000eee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ef0:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <HAL_InitTick+0x68>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d022      	beq.n	8000f3e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ef8:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <HAL_InitTick+0x6c>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <HAL_InitTick+0x68>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f944 	bl	800119a <HAL_SYSTICK_Config>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10f      	bne.n	8000f38 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b0f      	cmp	r3, #15
 8000f1c:	d809      	bhi.n	8000f32 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	f04f 30ff 	mov.w	r0, #4294967295
 8000f26:	f000 f910 	bl	800114a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <HAL_InitTick+0x70>)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	e007      	b.n	8000f42 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	73fb      	strb	r3, [r7, #15]
 8000f36:	e004      	b.n	8000f42 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
 8000f3c:	e001      	b.n	8000f42 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2000001c 	.word	0x2000001c
 8000f50:	20000000 	.word	0x20000000
 8000f54:	20000018 	.word	0x20000018

08000f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f5c:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <HAL_IncTick+0x1c>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <HAL_IncTick+0x20>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a03      	ldr	r2, [pc, #12]	@ (8000f74 <HAL_IncTick+0x1c>)
 8000f68:	6013      	str	r3, [r2, #0]
}
 8000f6a:	bf00      	nop
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	200001a0 	.word	0x200001a0
 8000f78:	2000001c 	.word	0x2000001c

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	200001a0 	.word	0x200001a0

08000f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fc6:	4a04      	ldr	r2, [pc, #16]	@ (8000fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	60d3      	str	r3, [r2, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe0:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	0a1b      	lsrs	r3, r3, #8
 8000fe6:	f003 0307 	and.w	r3, r3, #7
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	2b00      	cmp	r3, #0
 8001008:	db0b      	blt.n	8001022 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	f003 021f 	and.w	r2, r3, #31
 8001010:	4907      	ldr	r1, [pc, #28]	@ (8001030 <__NVIC_EnableIRQ+0x38>)
 8001012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001016:	095b      	lsrs	r3, r3, #5
 8001018:	2001      	movs	r0, #1
 800101a:	fa00 f202 	lsl.w	r2, r0, r2
 800101e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000e100 	.word	0xe000e100

08001034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001044:	2b00      	cmp	r3, #0
 8001046:	db0a      	blt.n	800105e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	b2da      	uxtb	r2, r3
 800104c:	490c      	ldr	r1, [pc, #48]	@ (8001080 <__NVIC_SetPriority+0x4c>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	0112      	lsls	r2, r2, #4
 8001054:	b2d2      	uxtb	r2, r2
 8001056:	440b      	add	r3, r1
 8001058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800105c:	e00a      	b.n	8001074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4908      	ldr	r1, [pc, #32]	@ (8001084 <__NVIC_SetPriority+0x50>)
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	f003 030f 	and.w	r3, r3, #15
 800106a:	3b04      	subs	r3, #4
 800106c:	0112      	lsls	r2, r2, #4
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	440b      	add	r3, r1
 8001072:	761a      	strb	r2, [r3, #24]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000e100 	.word	0xe000e100
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	@ 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f1c3 0307 	rsb	r3, r3, #7
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	bf28      	it	cs
 80010a6:	2304      	movcs	r3, #4
 80010a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3304      	adds	r3, #4
 80010ae:	2b06      	cmp	r3, #6
 80010b0:	d902      	bls.n	80010b8 <NVIC_EncodePriority+0x30>
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3b03      	subs	r3, #3
 80010b6:	e000      	b.n	80010ba <NVIC_EncodePriority+0x32>
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010bc:	f04f 32ff 	mov.w	r2, #4294967295
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43da      	mvns	r2, r3
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	401a      	ands	r2, r3
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d0:	f04f 31ff 	mov.w	r1, #4294967295
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	fa01 f303 	lsl.w	r3, r1, r3
 80010da:	43d9      	mvns	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e0:	4313      	orrs	r3, r2
         );
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3724      	adds	r7, #36	@ 0x24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001100:	d301      	bcc.n	8001106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001102:	2301      	movs	r3, #1
 8001104:	e00f      	b.n	8001126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <SysTick_Config+0x40>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3b01      	subs	r3, #1
 800110c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110e:	210f      	movs	r1, #15
 8001110:	f04f 30ff 	mov.w	r0, #4294967295
 8001114:	f7ff ff8e 	bl	8001034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <SysTick_Config+0x40>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <SysTick_Config+0x40>)
 8001120:	2207      	movs	r2, #7
 8001122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	e000e010 	.word	0xe000e010

08001134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff29 	bl	8000f94 <__NVIC_SetPriorityGrouping>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b086      	sub	sp, #24
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001158:	f7ff ff40 	bl	8000fdc <__NVIC_GetPriorityGrouping>
 800115c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	6978      	ldr	r0, [r7, #20]
 8001164:	f7ff ff90 	bl	8001088 <NVIC_EncodePriority>
 8001168:	4602      	mov	r2, r0
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	4611      	mov	r1, r2
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff5f 	bl	8001034 <__NVIC_SetPriority>
}
 8001176:	bf00      	nop
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff33 	bl	8000ff8 <__NVIC_EnableIRQ>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ffa4 	bl	80010f0 <SysTick_Config>
 80011a8:	4603      	mov	r3, r0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	460b      	mov	r3, r1
 80011bc:	607a      	str	r2, [r7, #4]
 80011be:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80011c4:	7afb      	ldrb	r3, [r7, #11]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d103      	bne.n	80011d2 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	605a      	str	r2, [r3, #4]
      break;
 80011d0:	e005      	b.n	80011de <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	2200      	movs	r2, #0
 80011d6:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	75fb      	strb	r3, [r7, #23]
      break;
 80011dc:	bf00      	nop
  }

  return status;
 80011de:	7dfb      	ldrb	r3, [r7, #23]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	371c      	adds	r7, #28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d101      	bne.n	8001200 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e003      	b.n	8001208 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	683a      	ldr	r2, [r7, #0]
 8001204:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001206:	2300      	movs	r3, #0
  }
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	0c1b      	lsrs	r3, r3, #16
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 031f 	and.w	r3, r3, #31
 8001230:	2201      	movs	r2, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	015a      	lsls	r2, r3, #5
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <HAL_EXTI_IRQHandler+0x5c>)
 800123e:	4413      	add	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d009      	beq.n	8001266 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	4798      	blx	r3
    }
  }
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40010414 	.word	0x40010414

08001274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001274:	b480      	push	{r7}
 8001276:	b087      	sub	sp, #28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001282:	e15a      	b.n	800153a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	2101      	movs	r1, #1
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	fa01 f303 	lsl.w	r3, r1, r3
 8001290:	4013      	ands	r3, r2
 8001292:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2b00      	cmp	r3, #0
 8001298:	f000 814c 	beq.w	8001534 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 0303 	and.w	r3, r3, #3
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d005      	beq.n	80012b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d130      	bne.n	8001316 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	2203      	movs	r2, #3
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	68da      	ldr	r2, [r3, #12]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012ea:	2201      	movs	r2, #1
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	091b      	lsrs	r3, r3, #4
 8001300:	f003 0201 	and.w	r2, r3, #1
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4313      	orrs	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	2b03      	cmp	r3, #3
 8001320:	d017      	beq.n	8001352 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	2203      	movs	r2, #3
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f003 0303 	and.w	r3, r3, #3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d123      	bne.n	80013a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	08da      	lsrs	r2, r3, #3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3208      	adds	r2, #8
 8001366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800136a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	220f      	movs	r2, #15
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	691a      	ldr	r2, [r3, #16]
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f003 0307 	and.w	r3, r3, #7
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	4313      	orrs	r3, r2
 8001396:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	08da      	lsrs	r2, r3, #3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3208      	adds	r2, #8
 80013a0:	6939      	ldr	r1, [r7, #16]
 80013a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	2203      	movs	r2, #3
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	43db      	mvns	r3, r3
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	4013      	ands	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f003 0203 	and.w	r2, r3, #3
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 80a6 	beq.w	8001534 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e8:	4b5b      	ldr	r3, [pc, #364]	@ (8001558 <HAL_GPIO_Init+0x2e4>)
 80013ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ec:	4a5a      	ldr	r2, [pc, #360]	@ (8001558 <HAL_GPIO_Init+0x2e4>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80013f4:	4b58      	ldr	r3, [pc, #352]	@ (8001558 <HAL_GPIO_Init+0x2e4>)
 80013f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001400:	4a56      	ldr	r2, [pc, #344]	@ (800155c <HAL_GPIO_Init+0x2e8>)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	3302      	adds	r3, #2
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f003 0303 	and.w	r3, r3, #3
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	220f      	movs	r2, #15
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	4013      	ands	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800142a:	d01f      	beq.n	800146c <HAL_GPIO_Init+0x1f8>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4a4c      	ldr	r2, [pc, #304]	@ (8001560 <HAL_GPIO_Init+0x2ec>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d019      	beq.n	8001468 <HAL_GPIO_Init+0x1f4>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a4b      	ldr	r2, [pc, #300]	@ (8001564 <HAL_GPIO_Init+0x2f0>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d013      	beq.n	8001464 <HAL_GPIO_Init+0x1f0>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a4a      	ldr	r2, [pc, #296]	@ (8001568 <HAL_GPIO_Init+0x2f4>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d00d      	beq.n	8001460 <HAL_GPIO_Init+0x1ec>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a49      	ldr	r2, [pc, #292]	@ (800156c <HAL_GPIO_Init+0x2f8>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d007      	beq.n	800145c <HAL_GPIO_Init+0x1e8>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4a48      	ldr	r2, [pc, #288]	@ (8001570 <HAL_GPIO_Init+0x2fc>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d101      	bne.n	8001458 <HAL_GPIO_Init+0x1e4>
 8001454:	2305      	movs	r3, #5
 8001456:	e00a      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 8001458:	2306      	movs	r3, #6
 800145a:	e008      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 800145c:	2304      	movs	r3, #4
 800145e:	e006      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 8001460:	2303      	movs	r3, #3
 8001462:	e004      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 8001464:	2302      	movs	r3, #2
 8001466:	e002      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_GPIO_Init+0x1fa>
 800146c:	2300      	movs	r3, #0
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	f002 0203 	and.w	r2, r2, #3
 8001474:	0092      	lsls	r2, r2, #2
 8001476:	4093      	lsls	r3, r2
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800147e:	4937      	ldr	r1, [pc, #220]	@ (800155c <HAL_GPIO_Init+0x2e8>)
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	089b      	lsrs	r3, r3, #2
 8001484:	3302      	adds	r3, #2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800148c:	4b39      	ldr	r3, [pc, #228]	@ (8001574 <HAL_GPIO_Init+0x300>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	43db      	mvns	r3, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014b0:	4a30      	ldr	r2, [pc, #192]	@ (8001574 <HAL_GPIO_Init+0x300>)
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001574 <HAL_GPIO_Init+0x300>)
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	43db      	mvns	r3, r3
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4013      	ands	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014da:	4a26      	ldr	r2, [pc, #152]	@ (8001574 <HAL_GPIO_Init+0x300>)
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80014e0:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <HAL_GPIO_Init+0x300>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4013      	ands	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4313      	orrs	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001504:	4a1b      	ldr	r2, [pc, #108]	@ (8001574 <HAL_GPIO_Init+0x300>)
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800150a:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <HAL_GPIO_Init+0x300>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	43db      	mvns	r3, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4313      	orrs	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800152e:	4a11      	ldr	r2, [pc, #68]	@ (8001574 <HAL_GPIO_Init+0x300>)
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	3301      	adds	r3, #1
 8001538:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	f47f ae9d 	bne.w	8001284 <HAL_GPIO_Init+0x10>
  }
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	40021000 	.word	0x40021000
 800155c:	40010000 	.word	0x40010000
 8001560:	48000400 	.word	0x48000400
 8001564:	48000800 	.word	0x48000800
 8001568:	48000c00 	.word	0x48000c00
 800156c:	48001000 	.word	0x48001000
 8001570:	48001400 	.word	0x48001400
 8001574:	40010400 	.word	0x40010400

08001578 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
 8001584:	4613      	mov	r3, r2
 8001586:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001588:	787b      	ldrb	r3, [r7, #1]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800158e:	887a      	ldrh	r2, [r7, #2]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001594:	e002      	b.n	800159c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001596:	887a      	ldrh	r2, [r7, #2]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015ba:	887a      	ldrh	r2, [r7, #2]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4013      	ands	r3, r2
 80015c0:	041a      	lsls	r2, r3, #16
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	43d9      	mvns	r1, r3
 80015c6:	887b      	ldrh	r3, [r7, #2]
 80015c8:	400b      	ands	r3, r1
 80015ca:	431a      	orrs	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	619a      	str	r2, [r3, #24]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d141      	bne.n	800166e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80015ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015f6:	d131      	bne.n	800165c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015f8:	4b47      	ldr	r3, [pc, #284]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015fe:	4a46      	ldr	r2, [pc, #280]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001604:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001608:	4b43      	ldr	r3, [pc, #268]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001610:	4a41      	ldr	r2, [pc, #260]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001612:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001616:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001618:	4b40      	ldr	r3, [pc, #256]	@ (800171c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2232      	movs	r2, #50	@ 0x32
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	4a3f      	ldr	r2, [pc, #252]	@ (8001720 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001624:	fba2 2303 	umull	r2, r3, r2, r3
 8001628:	0c9b      	lsrs	r3, r3, #18
 800162a:	3301      	adds	r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800162e:	e002      	b.n	8001636 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	3b01      	subs	r3, #1
 8001634:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001636:	4b38      	ldr	r3, [pc, #224]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001642:	d102      	bne.n	800164a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f2      	bne.n	8001630 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800164a:	4b33      	ldr	r3, [pc, #204]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001656:	d158      	bne.n	800170a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e057      	b.n	800170c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800165c:	4b2e      	ldr	r3, [pc, #184]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800165e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001662:	4a2d      	ldr	r2, [pc, #180]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001668:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800166c:	e04d      	b.n	800170a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001674:	d141      	bne.n	80016fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001676:	4b28      	ldr	r3, [pc, #160]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800167e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001682:	d131      	bne.n	80016e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001684:	4b24      	ldr	r3, [pc, #144]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800168a:	4a23      	ldr	r2, [pc, #140]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800168c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001690:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001694:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800169c:	4a1e      	ldr	r2, [pc, #120]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800169e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2232      	movs	r2, #50	@ 0x32
 80016aa:	fb02 f303 	mul.w	r3, r2, r3
 80016ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001720 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80016b0:	fba2 2303 	umull	r2, r3, r2, r3
 80016b4:	0c9b      	lsrs	r3, r3, #18
 80016b6:	3301      	adds	r3, #1
 80016b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016ba:	e002      	b.n	80016c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	3b01      	subs	r3, #1
 80016c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016c2:	4b15      	ldr	r3, [pc, #84]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ce:	d102      	bne.n	80016d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f2      	bne.n	80016bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d8:	695b      	ldr	r3, [r3, #20]
 80016da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016e2:	d112      	bne.n	800170a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e011      	b.n	800170c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80016f8:	e007      	b.n	800170a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016fa:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001702:	4a05      	ldr	r2, [pc, #20]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001704:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001708:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	40007000 	.word	0x40007000
 800171c:	20000000 	.word	0x20000000
 8001720:	431bde83 	.word	0x431bde83

08001724 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001728:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	4a04      	ldr	r2, [pc, #16]	@ (8001740 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800172e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001732:	6093      	str	r3, [r2, #8]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40007000 	.word	0x40007000

08001744 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e2fe      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	d075      	beq.n	800184e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001762:	4b97      	ldr	r3, [pc, #604]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800176c:	4b94      	ldr	r3, [pc, #592]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	2b0c      	cmp	r3, #12
 800177a:	d102      	bne.n	8001782 <HAL_RCC_OscConfig+0x3e>
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	2b03      	cmp	r3, #3
 8001780:	d002      	beq.n	8001788 <HAL_RCC_OscConfig+0x44>
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	2b08      	cmp	r3, #8
 8001786:	d10b      	bne.n	80017a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001788:	4b8d      	ldr	r3, [pc, #564]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d05b      	beq.n	800184c <HAL_RCC_OscConfig+0x108>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d157      	bne.n	800184c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e2d9      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a8:	d106      	bne.n	80017b8 <HAL_RCC_OscConfig+0x74>
 80017aa:	4b85      	ldr	r3, [pc, #532]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a84      	ldr	r2, [pc, #528]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e01d      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017c0:	d10c      	bne.n	80017dc <HAL_RCC_OscConfig+0x98>
 80017c2:	4b7f      	ldr	r3, [pc, #508]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a7e      	ldr	r2, [pc, #504]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b7c      	ldr	r3, [pc, #496]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a7b      	ldr	r2, [pc, #492]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017dc:	4b78      	ldr	r3, [pc, #480]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a77      	ldr	r2, [pc, #476]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b75      	ldr	r3, [pc, #468]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a74      	ldr	r2, [pc, #464]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d013      	beq.n	8001824 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f7ff fbbe 	bl	8000f7c <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001804:	f7ff fbba 	bl	8000f7c <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b64      	cmp	r3, #100	@ 0x64
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e29e      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001816:	4b6a      	ldr	r3, [pc, #424]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f0      	beq.n	8001804 <HAL_RCC_OscConfig+0xc0>
 8001822:	e014      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001824:	f7ff fbaa 	bl	8000f7c <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fba6 	bl	8000f7c <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	@ 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e28a      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800183e:	4b60      	ldr	r3, [pc, #384]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0xe8>
 800184a:	e000      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d075      	beq.n	8001946 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800185a:	4b59      	ldr	r3, [pc, #356]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001864:	4b56      	ldr	r3, [pc, #344]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	2b0c      	cmp	r3, #12
 8001872:	d102      	bne.n	800187a <HAL_RCC_OscConfig+0x136>
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d002      	beq.n	8001880 <HAL_RCC_OscConfig+0x13c>
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b04      	cmp	r3, #4
 800187e:	d11f      	bne.n	80018c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001880:	4b4f      	ldr	r3, [pc, #316]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <HAL_RCC_OscConfig+0x154>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e25d      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001898:	4b49      	ldr	r3, [pc, #292]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	061b      	lsls	r3, r3, #24
 80018a6:	4946      	ldr	r1, [pc, #280]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80018a8:	4313      	orrs	r3, r2
 80018aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018ac:	4b45      	ldr	r3, [pc, #276]	@ (80019c4 <HAL_RCC_OscConfig+0x280>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fb17 	bl	8000ee4 <HAL_InitTick>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d043      	beq.n	8001944 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e249      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d023      	beq.n	8001910 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018c8:	4b3d      	ldr	r3, [pc, #244]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a3c      	ldr	r2, [pc, #240]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80018ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d4:	f7ff fb52 	bl	8000f7c <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018dc:	f7ff fb4e 	bl	8000f7c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e232      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ee:	4b34      	ldr	r3, [pc, #208]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fa:	4b31      	ldr	r3, [pc, #196]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	061b      	lsls	r3, r3, #24
 8001908:	492d      	ldr	r1, [pc, #180]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800190a:	4313      	orrs	r3, r2
 800190c:	604b      	str	r3, [r1, #4]
 800190e:	e01a      	b.n	8001946 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001910:	4b2b      	ldr	r3, [pc, #172]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a2a      	ldr	r2, [pc, #168]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001916:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800191a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191c:	f7ff fb2e 	bl	8000f7c <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001924:	f7ff fb2a 	bl	8000f7c <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e20e      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001936:	4b22      	ldr	r3, [pc, #136]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x1e0>
 8001942:	e000      	b.n	8001946 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001944:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d041      	beq.n	80019d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d01c      	beq.n	8001994 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800195a:	4b19      	ldr	r3, [pc, #100]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800195c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001960:	4a17      	ldr	r2, [pc, #92]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800196a:	f7ff fb07 	bl	8000f7c <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001972:	f7ff fb03 	bl	8000f7c <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1e7      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001984:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0ef      	beq.n	8001972 <HAL_RCC_OscConfig+0x22e>
 8001992:	e020      	b.n	80019d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001994:	4b0a      	ldr	r3, [pc, #40]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 8001996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800199a:	4a09      	ldr	r2, [pc, #36]	@ (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800199c:	f023 0301 	bic.w	r3, r3, #1
 80019a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a4:	f7ff faea 	bl	8000f7c <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019aa:	e00d      	b.n	80019c8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ac:	f7ff fae6 	bl	8000f7c <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d906      	bls.n	80019c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e1ca      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000
 80019c4:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019c8:	4b8c      	ldr	r3, [pc, #560]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 80019ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1ea      	bne.n	80019ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 80a6 	beq.w	8001b30 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019e4:	2300      	movs	r3, #0
 80019e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80019e8:	4b84      	ldr	r3, [pc, #528]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 80019ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_RCC_OscConfig+0x2b4>
 80019f4:	2301      	movs	r3, #1
 80019f6:	e000      	b.n	80019fa <HAL_RCC_OscConfig+0x2b6>
 80019f8:	2300      	movs	r3, #0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d00d      	beq.n	8001a1a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b7f      	ldr	r3, [pc, #508]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	4a7e      	ldr	r2, [pc, #504]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a0a:	4b7c      	ldr	r3, [pc, #496]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a16:	2301      	movs	r3, #1
 8001a18:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a1a:	4b79      	ldr	r3, [pc, #484]	@ (8001c00 <HAL_RCC_OscConfig+0x4bc>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d118      	bne.n	8001a58 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a26:	4b76      	ldr	r3, [pc, #472]	@ (8001c00 <HAL_RCC_OscConfig+0x4bc>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a75      	ldr	r2, [pc, #468]	@ (8001c00 <HAL_RCC_OscConfig+0x4bc>)
 8001a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a32:	f7ff faa3 	bl	8000f7c <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a38:	e008      	b.n	8001a4c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3a:	f7ff fa9f 	bl	8000f7c <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d901      	bls.n	8001a4c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e183      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a4c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c00 <HAL_RCC_OscConfig+0x4bc>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0f0      	beq.n	8001a3a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d108      	bne.n	8001a72 <HAL_RCC_OscConfig+0x32e>
 8001a60:	4b66      	ldr	r3, [pc, #408]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a66:	4a65      	ldr	r2, [pc, #404]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a70:	e024      	b.n	8001abc <HAL_RCC_OscConfig+0x378>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	d110      	bne.n	8001a9c <HAL_RCC_OscConfig+0x358>
 8001a7a:	4b60      	ldr	r3, [pc, #384]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a80:	4a5e      	ldr	r2, [pc, #376]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a8a:	4b5c      	ldr	r3, [pc, #368]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a90:	4a5a      	ldr	r2, [pc, #360]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a9a:	e00f      	b.n	8001abc <HAL_RCC_OscConfig+0x378>
 8001a9c:	4b57      	ldr	r3, [pc, #348]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa2:	4a56      	ldr	r2, [pc, #344]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aac:	4b53      	ldr	r3, [pc, #332]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab2:	4a52      	ldr	r2, [pc, #328]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001ab4:	f023 0304 	bic.w	r3, r3, #4
 8001ab8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d016      	beq.n	8001af2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac4:	f7ff fa5a 	bl	8000f7c <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aca:	e00a      	b.n	8001ae2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001acc:	f7ff fa56 	bl	8000f7c <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e138      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ae2:	4b46      	ldr	r3, [pc, #280]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0ed      	beq.n	8001acc <HAL_RCC_OscConfig+0x388>
 8001af0:	e015      	b.n	8001b1e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af2:	f7ff fa43 	bl	8000f7c <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af8:	e00a      	b.n	8001b10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7ff fa3f 	bl	8000f7c <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e121      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b10:	4b3a      	ldr	r3, [pc, #232]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1ed      	bne.n	8001afa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b1e:	7ffb      	ldrb	r3, [r7, #31]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d105      	bne.n	8001b30 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b24:	4b35      	ldr	r3, [pc, #212]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b28:	4a34      	ldr	r2, [pc, #208]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0320 	and.w	r3, r3, #32
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d03c      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d01c      	beq.n	8001b7e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b44:	4b2d      	ldr	r3, [pc, #180]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b54:	f7ff fa12 	bl	8000f7c <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b5c:	f7ff fa0e 	bl	8000f7c <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e0f2      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b6e:	4b23      	ldr	r3, [pc, #140]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0ef      	beq.n	8001b5c <HAL_RCC_OscConfig+0x418>
 8001b7c:	e01b      	b.n	8001bb6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b84:	4a1d      	ldr	r2, [pc, #116]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8e:	f7ff f9f5 	bl	8000f7c <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b94:	e008      	b.n	8001ba8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b96:	f7ff f9f1 	bl	8000f7c <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e0d5      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ba8:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001baa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1ef      	bne.n	8001b96 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 80c9 	beq.w	8001d52 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 030c 	and.w	r3, r3, #12
 8001bc8:	2b0c      	cmp	r3, #12
 8001bca:	f000 8083 	beq.w	8001cd4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d15e      	bne.n	8001c94 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a08      	ldr	r2, [pc, #32]	@ (8001bfc <HAL_RCC_OscConfig+0x4b8>)
 8001bdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be2:	f7ff f9cb 	bl	8000f7c <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001be8:	e00c      	b.n	8001c04 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bea:	f7ff f9c7 	bl	8000f7c <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d905      	bls.n	8001c04 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e0ab      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c04:	4b55      	ldr	r3, [pc, #340]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1ec      	bne.n	8001bea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c10:	4b52      	ldr	r3, [pc, #328]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	4b52      	ldr	r3, [pc, #328]	@ (8001d60 <HAL_RCC_OscConfig+0x61c>)
 8001c16:	4013      	ands	r3, r2
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6a11      	ldr	r1, [r2, #32]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c20:	3a01      	subs	r2, #1
 8001c22:	0112      	lsls	r2, r2, #4
 8001c24:	4311      	orrs	r1, r2
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c2a:	0212      	lsls	r2, r2, #8
 8001c2c:	4311      	orrs	r1, r2
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c32:	0852      	lsrs	r2, r2, #1
 8001c34:	3a01      	subs	r2, #1
 8001c36:	0552      	lsls	r2, r2, #21
 8001c38:	4311      	orrs	r1, r2
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c3e:	0852      	lsrs	r2, r2, #1
 8001c40:	3a01      	subs	r2, #1
 8001c42:	0652      	lsls	r2, r2, #25
 8001c44:	4311      	orrs	r1, r2
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c4a:	06d2      	lsls	r2, r2, #27
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	4943      	ldr	r1, [pc, #268]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c54:	4b41      	ldr	r3, [pc, #260]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a40      	ldr	r2, [pc, #256]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c5e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c60:	4b3e      	ldr	r3, [pc, #248]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	4a3d      	ldr	r2, [pc, #244]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c6a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6c:	f7ff f986 	bl	8000f7c <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c74:	f7ff f982 	bl	8000f7c <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e066      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c86:	4b35      	ldr	r3, [pc, #212]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f0      	beq.n	8001c74 <HAL_RCC_OscConfig+0x530>
 8001c92:	e05e      	b.n	8001d52 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c94:	4b31      	ldr	r3, [pc, #196]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a30      	ldr	r2, [pc, #192]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001c9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca0:	f7ff f96c 	bl	8000f7c <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ca8:	f7ff f968 	bl	8000f7c <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e04c      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cba:	4b28      	ldr	r3, [pc, #160]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f0      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001cc6:	4b25      	ldr	r3, [pc, #148]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001cc8:	68da      	ldr	r2, [r3, #12]
 8001cca:	4924      	ldr	r1, [pc, #144]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001ccc:	4b25      	ldr	r3, [pc, #148]	@ (8001d64 <HAL_RCC_OscConfig+0x620>)
 8001cce:	4013      	ands	r3, r2
 8001cd0:	60cb      	str	r3, [r1, #12]
 8001cd2:	e03e      	b.n	8001d52 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e039      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d5c <HAL_RCC_OscConfig+0x618>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0203 	and.w	r2, r3, #3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d12c      	bne.n	8001d4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d123      	bne.n	8001d4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d10:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d11b      	bne.n	8001d4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d20:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d113      	bne.n	8001d4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	085b      	lsrs	r3, r3, #1
 8001d32:	3b01      	subs	r3, #1
 8001d34:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d109      	bne.n	8001d4e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d44:	085b      	lsrs	r3, r3, #1
 8001d46:	3b01      	subs	r3, #1
 8001d48:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3720      	adds	r7, #32
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	019f800c 	.word	0x019f800c
 8001d64:	feeefffc 	.word	0xfeeefffc

08001d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e11e      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d80:	4b91      	ldr	r3, [pc, #580]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d910      	bls.n	8001db0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4b8e      	ldr	r3, [pc, #568]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 020f 	bic.w	r2, r3, #15
 8001d96:	498c      	ldr	r1, [pc, #560]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b8a      	ldr	r3, [pc, #552]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e106      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d073      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d129      	bne.n	8001e18 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc4:	4b81      	ldr	r3, [pc, #516]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e0f4      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001dd4:	f000 f99e 	bl	8002114 <RCC_GetSysClockFreqFromPLLSource>
 8001dd8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4a7c      	ldr	r2, [pc, #496]	@ (8001fd0 <HAL_RCC_ClockConfig+0x268>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d93f      	bls.n	8001e62 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001de2:	4b7a      	ldr	r3, [pc, #488]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d009      	beq.n	8001e02 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d033      	beq.n	8001e62 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d12f      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e02:	4b72      	ldr	r3, [pc, #456]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e0a:	4a70      	ldr	r2, [pc, #448]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e10:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e12:	2380      	movs	r3, #128	@ 0x80
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	e024      	b.n	8001e62 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d107      	bne.n	8001e30 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e20:	4b6a      	ldr	r3, [pc, #424]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d109      	bne.n	8001e40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0c6      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e30:	4b66      	ldr	r3, [pc, #408]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e0be      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e40:	f000 f8ce 	bl	8001fe0 <HAL_RCC_GetSysClockFreq>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	4a61      	ldr	r2, [pc, #388]	@ (8001fd0 <HAL_RCC_ClockConfig+0x268>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d909      	bls.n	8001e62 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e4e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e56:	4a5d      	ldr	r2, [pc, #372]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e5c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001e5e:	2380      	movs	r3, #128	@ 0x80
 8001e60:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e62:	4b5a      	ldr	r3, [pc, #360]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f023 0203 	bic.w	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4957      	ldr	r1, [pc, #348]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e74:	f7ff f882 	bl	8000f7c <HAL_GetTick>
 8001e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	e00a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7c:	f7ff f87e 	bl	8000f7c <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e095      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	4b4e      	ldr	r3, [pc, #312]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 020c 	and.w	r2, r3, #12
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d1eb      	bne.n	8001e7c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d023      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ebc:	4b43      	ldr	r3, [pc, #268]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	4a42      	ldr	r2, [pc, #264]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ec2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ec6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d007      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ed4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001edc:	4a3b      	ldr	r2, [pc, #236]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ede:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ee2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee4:	4b39      	ldr	r3, [pc, #228]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	4936      	ldr	r1, [pc, #216]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	608b      	str	r3, [r1, #8]
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2b80      	cmp	r3, #128	@ 0x80
 8001efc:	d105      	bne.n	8001f0a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001efe:	4b33      	ldr	r3, [pc, #204]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	4a32      	ldr	r2, [pc, #200]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f08:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d21d      	bcs.n	8001f54 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f18:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f023 020f 	bic.w	r2, r3, #15
 8001f20:	4929      	ldr	r1, [pc, #164]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f28:	f7ff f828 	bl	8000f7c <HAL_GetTick>
 8001f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2e:	e00a      	b.n	8001f46 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f30:	f7ff f824 	bl	8000f7c <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e03b      	b.n	8001fbe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f46:	4b20      	ldr	r3, [pc, #128]	@ (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 030f 	and.w	r3, r3, #15
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d1ed      	bne.n	8001f30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d008      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f60:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4917      	ldr	r1, [pc, #92]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d009      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f7e:	4b13      	ldr	r3, [pc, #76]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	490f      	ldr	r1, [pc, #60]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f92:	f000 f825 	bl	8001fe0 <HAL_RCC_GetSysClockFreq>
 8001f96:	4602      	mov	r2, r0
 8001f98:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <HAL_RCC_ClockConfig+0x264>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	091b      	lsrs	r3, r3, #4
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	490c      	ldr	r1, [pc, #48]	@ (8001fd4 <HAL_RCC_ClockConfig+0x26c>)
 8001fa4:	5ccb      	ldrb	r3, [r1, r3]
 8001fa6:	f003 031f 	and.w	r3, r3, #31
 8001faa:	fa22 f303 	lsr.w	r3, r2, r3
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe ff94 	bl	8000ee4 <HAL_InitTick>
 8001fbc:	4603      	mov	r3, r0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40022000 	.word	0x40022000
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	04c4b400 	.word	0x04c4b400
 8001fd4:	08004644 	.word	0x08004644
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	20000018 	.word	0x20000018

08001fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	d102      	bne.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800209c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	e047      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001ff8:	4b27      	ldr	r3, [pc, #156]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
 8002000:	2b08      	cmp	r3, #8
 8002002:	d102      	bne.n	800200a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002004:	4b26      	ldr	r3, [pc, #152]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	e03e      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800200a:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b0c      	cmp	r3, #12
 8002014:	d136      	bne.n	8002084 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002016:	4b20      	ldr	r3, [pc, #128]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002020:	4b1d      	ldr	r3, [pc, #116]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	3301      	adds	r3, #1
 800202c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2b03      	cmp	r3, #3
 8002032:	d10c      	bne.n	800204e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002034:	4a1a      	ldr	r2, [pc, #104]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	fbb2 f3f3 	udiv	r3, r2, r3
 800203c:	4a16      	ldr	r2, [pc, #88]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 800203e:	68d2      	ldr	r2, [r2, #12]
 8002040:	0a12      	lsrs	r2, r2, #8
 8002042:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002046:	fb02 f303 	mul.w	r3, r2, r3
 800204a:	617b      	str	r3, [r7, #20]
      break;
 800204c:	e00c      	b.n	8002068 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800204e:	4a13      	ldr	r2, [pc, #76]	@ (800209c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	fbb2 f3f3 	udiv	r3, r2, r3
 8002056:	4a10      	ldr	r2, [pc, #64]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002058:	68d2      	ldr	r2, [r2, #12]
 800205a:	0a12      	lsrs	r2, r2, #8
 800205c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002060:	fb02 f303 	mul.w	r3, r2, r3
 8002064:	617b      	str	r3, [r7, #20]
      break;
 8002066:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <HAL_RCC_GetSysClockFreq+0xb8>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	0e5b      	lsrs	r3, r3, #25
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	3301      	adds	r3, #1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	e001      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002088:	693b      	ldr	r3, [r7, #16]
}
 800208a:	4618      	mov	r0, r3
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000
 800209c:	00f42400 	.word	0x00f42400
 80020a0:	016e3600 	.word	0x016e3600

080020a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a8:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	20000000 	.word	0x20000000

080020bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020c0:	f7ff fff0 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020c4:	4602      	mov	r2, r0
 80020c6:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	0a1b      	lsrs	r3, r3, #8
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	4904      	ldr	r1, [pc, #16]	@ (80020e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020d2:	5ccb      	ldrb	r3, [r1, r3]
 80020d4:	f003 031f 	and.w	r3, r3, #31
 80020d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020dc:	4618      	mov	r0, r3
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40021000 	.word	0x40021000
 80020e4:	08004654 	.word	0x08004654

080020e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020ec:	f7ff ffda 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020f0:	4602      	mov	r2, r0
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_RCC_GetPCLK2Freq+0x24>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	0adb      	lsrs	r3, r3, #11
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	4904      	ldr	r1, [pc, #16]	@ (8002110 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020fe:	5ccb      	ldrb	r3, [r1, r3]
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002108:	4618      	mov	r0, r3
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40021000 	.word	0x40021000
 8002110:	08004654 	.word	0x08004654

08002114 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800211a:	4b1e      	ldr	r3, [pc, #120]	@ (8002194 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002124:	4b1b      	ldr	r3, [pc, #108]	@ (8002194 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	3301      	adds	r3, #1
 8002130:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2b03      	cmp	r3, #3
 8002136:	d10c      	bne.n	8002152 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002138:	4a17      	ldr	r2, [pc, #92]	@ (8002198 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002140:	4a14      	ldr	r2, [pc, #80]	@ (8002194 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002142:	68d2      	ldr	r2, [r2, #12]
 8002144:	0a12      	lsrs	r2, r2, #8
 8002146:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800214a:	fb02 f303 	mul.w	r3, r2, r3
 800214e:	617b      	str	r3, [r7, #20]
    break;
 8002150:	e00c      	b.n	800216c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002152:	4a12      	ldr	r2, [pc, #72]	@ (800219c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	fbb2 f3f3 	udiv	r3, r2, r3
 800215a:	4a0e      	ldr	r2, [pc, #56]	@ (8002194 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800215c:	68d2      	ldr	r2, [r2, #12]
 800215e:	0a12      	lsrs	r2, r2, #8
 8002160:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002164:	fb02 f303 	mul.w	r3, r2, r3
 8002168:	617b      	str	r3, [r7, #20]
    break;
 800216a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	0e5b      	lsrs	r3, r3, #25
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	3301      	adds	r3, #1
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	fbb2 f3f3 	udiv	r3, r2, r3
 8002184:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002186:	687b      	ldr	r3, [r7, #4]
}
 8002188:	4618      	mov	r0, r3
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	40021000 	.word	0x40021000
 8002198:	016e3600 	.word	0x016e3600
 800219c:	00f42400 	.word	0x00f42400

080021a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e049      	b.n	8002246 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d106      	bne.n	80021cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7fe fb7c 	bl	80008c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2202      	movs	r2, #2
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3304      	adds	r3, #4
 80021dc:	4619      	mov	r1, r3
 80021de:	4610      	mov	r0, r2
 80021e0:	f000 fb12 	bl	8002808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b01      	cmp	r3, #1
 8002262:	d001      	beq.n	8002268 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e04a      	b.n	80022fe <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a21      	ldr	r2, [pc, #132]	@ (800230c <HAL_TIM_Base_Start_IT+0xbc>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d018      	beq.n	80022bc <HAL_TIM_Base_Start_IT+0x6c>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002292:	d013      	beq.n	80022bc <HAL_TIM_Base_Start_IT+0x6c>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a1d      	ldr	r2, [pc, #116]	@ (8002310 <HAL_TIM_Base_Start_IT+0xc0>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d00e      	beq.n	80022bc <HAL_TIM_Base_Start_IT+0x6c>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <HAL_TIM_Base_Start_IT+0xc4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d009      	beq.n	80022bc <HAL_TIM_Base_Start_IT+0x6c>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002318 <HAL_TIM_Base_Start_IT+0xc8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d004      	beq.n	80022bc <HAL_TIM_Base_Start_IT+0x6c>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a19      	ldr	r2, [pc, #100]	@ (800231c <HAL_TIM_Base_Start_IT+0xcc>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d115      	bne.n	80022e8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HAL_TIM_Base_Start_IT+0xd0>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2b06      	cmp	r3, #6
 80022cc:	d015      	beq.n	80022fa <HAL_TIM_Base_Start_IT+0xaa>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d4:	d011      	beq.n	80022fa <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0201 	orr.w	r2, r2, #1
 80022e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022e6:	e008      	b.n	80022fa <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f042 0201 	orr.w	r2, r2, #1
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	e000      	b.n	80022fc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40012c00 	.word	0x40012c00
 8002310:	40000400 	.word	0x40000400
 8002314:	40000800 	.word	0x40000800
 8002318:	40013400 	.word	0x40013400
 800231c:	40014000 	.word	0x40014000
 8002320:	00010007 	.word	0x00010007

08002324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d020      	beq.n	8002388 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d01b      	beq.n	8002388 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f06f 0202 	mvn.w	r2, #2
 8002358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 fa2c 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 8002374:	e005      	b.n	8002382 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 fa1e 	bl	80027b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 fa2f 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	2b00      	cmp	r3, #0
 8002390:	d020      	beq.n	80023d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	2b00      	cmp	r3, #0
 800239a:	d01b      	beq.n	80023d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f06f 0204 	mvn.w	r2, #4
 80023a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2202      	movs	r2, #2
 80023aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 fa06 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 80023c0:	e005      	b.n	80023ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f9f8 	bl	80027b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 fa09 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d020      	beq.n	8002420 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01b      	beq.n	8002420 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f06f 0208 	mvn.w	r2, #8
 80023f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2204      	movs	r2, #4
 80023f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 f9e0 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 800240c:	e005      	b.n	800241a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f9d2 	bl	80027b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f000 f9e3 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	2b00      	cmp	r3, #0
 8002428:	d020      	beq.n	800246c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f003 0310 	and.w	r3, r3, #16
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01b      	beq.n	800246c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0210 	mvn.w	r2, #16
 800243c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2208      	movs	r2, #8
 8002442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f9ba 	bl	80027cc <HAL_TIM_IC_CaptureCallback>
 8002458:	e005      	b.n	8002466 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f9ac 	bl	80027b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 f9bd 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00c      	beq.n	8002490 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f003 0301 	and.w	r3, r3, #1
 800247c:	2b00      	cmp	r3, #0
 800247e:	d007      	beq.n	8002490 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0201 	mvn.w	r2, #1
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe f9c6 	bl	800081c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002496:	2b00      	cmp	r3, #0
 8002498:	d104      	bne.n	80024a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00c      	beq.n	80024be <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d007      	beq.n	80024be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80024b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 fb69 	bl	8002b90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00c      	beq.n	80024e2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80024da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 fb61 	bl	8002ba4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00c      	beq.n	8002506 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d007      	beq.n	8002506 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80024fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f977 	bl	80027f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00c      	beq.n	800252a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	d007      	beq.n	800252a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f06f 0220 	mvn.w	r2, #32
 8002522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f000 fb29 	bl	8002b7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d00c      	beq.n	800254e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 fb35 	bl	8002bb8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00c      	beq.n	8002572 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800256a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 fb2d 	bl	8002bcc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00c      	beq.n	8002596 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d007      	beq.n	8002596 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800258e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 fb25 	bl	8002be0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00c      	beq.n	80025ba <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d007      	beq.n	80025ba <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80025b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fb1d 	bl	8002bf4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025ba:	bf00      	nop
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_TIM_ConfigClockSource+0x1c>
 80025dc:	2302      	movs	r3, #2
 80025de:	e0de      	b.n	800279e <HAL_TIM_ConfigClockSource+0x1da>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80025fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800260a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a63      	ldr	r2, [pc, #396]	@ (80027a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	f000 80a9 	beq.w	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 8002620:	4a61      	ldr	r2, [pc, #388]	@ (80027a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	f200 80ae 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002628:	4a60      	ldr	r2, [pc, #384]	@ (80027ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	f000 80a1 	beq.w	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 8002630:	4a5e      	ldr	r2, [pc, #376]	@ (80027ac <HAL_TIM_ConfigClockSource+0x1e8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	f200 80a6 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002638:	4a5d      	ldr	r2, [pc, #372]	@ (80027b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800263a:	4293      	cmp	r3, r2
 800263c:	f000 8099 	beq.w	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 8002640:	4a5b      	ldr	r2, [pc, #364]	@ (80027b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002642:	4293      	cmp	r3, r2
 8002644:	f200 809e 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002648:	4a5a      	ldr	r2, [pc, #360]	@ (80027b4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	f000 8091 	beq.w	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 8002650:	4a58      	ldr	r2, [pc, #352]	@ (80027b4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	f200 8096 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002658:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800265c:	f000 8089 	beq.w	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 8002660:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002664:	f200 808e 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800266c:	d03e      	beq.n	80026ec <HAL_TIM_ConfigClockSource+0x128>
 800266e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002672:	f200 8087 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800267a:	f000 8086 	beq.w	800278a <HAL_TIM_ConfigClockSource+0x1c6>
 800267e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002682:	d87f      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002684:	2b70      	cmp	r3, #112	@ 0x70
 8002686:	d01a      	beq.n	80026be <HAL_TIM_ConfigClockSource+0xfa>
 8002688:	2b70      	cmp	r3, #112	@ 0x70
 800268a:	d87b      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 800268c:	2b60      	cmp	r3, #96	@ 0x60
 800268e:	d050      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0x16e>
 8002690:	2b60      	cmp	r3, #96	@ 0x60
 8002692:	d877      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 8002694:	2b50      	cmp	r3, #80	@ 0x50
 8002696:	d03c      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x14e>
 8002698:	2b50      	cmp	r3, #80	@ 0x50
 800269a:	d873      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 800269c:	2b40      	cmp	r3, #64	@ 0x40
 800269e:	d058      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x18e>
 80026a0:	2b40      	cmp	r3, #64	@ 0x40
 80026a2:	d86f      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 80026a4:	2b30      	cmp	r3, #48	@ 0x30
 80026a6:	d064      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 80026a8:	2b30      	cmp	r3, #48	@ 0x30
 80026aa:	d86b      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 80026ac:	2b20      	cmp	r3, #32
 80026ae:	d060      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 80026b0:	2b20      	cmp	r3, #32
 80026b2:	d867      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d05c      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 80026b8:	2b10      	cmp	r3, #16
 80026ba:	d05a      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x1ae>
 80026bc:	e062      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ce:	f000 f9b3 	bl	8002a38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	609a      	str	r2, [r3, #8]
      break;
 80026ea:	e04f      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026fc:	f000 f99c 	bl	8002a38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800270e:	609a      	str	r2, [r3, #8]
      break;
 8002710:	e03c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	461a      	mov	r2, r3
 8002720:	f000 f90e 	bl	8002940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2150      	movs	r1, #80	@ 0x50
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f967 	bl	80029fe <TIM_ITRx_SetConfig>
      break;
 8002730:	e02c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f92d 	bl	800299e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2160      	movs	r1, #96	@ 0x60
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f957 	bl	80029fe <TIM_ITRx_SetConfig>
      break;
 8002750:	e01c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800275e:	461a      	mov	r2, r3
 8002760:	f000 f8ee 	bl	8002940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2140      	movs	r1, #64	@ 0x40
 800276a:	4618      	mov	r0, r3
 800276c:	f000 f947 	bl	80029fe <TIM_ITRx_SetConfig>
      break;
 8002770:	e00c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4619      	mov	r1, r3
 800277c:	4610      	mov	r0, r2
 800277e:	f000 f93e 	bl	80029fe <TIM_ITRx_SetConfig>
      break;
 8002782:	e003      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
      break;
 8002788:	e000      	b.n	800278c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800278a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800279c:	7bfb      	ldrb	r3, [r7, #15]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	00100070 	.word	0x00100070
 80027ac:	00100040 	.word	0x00100040
 80027b0:	00100030 	.word	0x00100030
 80027b4:	00100020 	.word	0x00100020

080027b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a42      	ldr	r2, [pc, #264]	@ (8002924 <TIM_Base_SetConfig+0x11c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d00f      	beq.n	8002840 <TIM_Base_SetConfig+0x38>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002826:	d00b      	beq.n	8002840 <TIM_Base_SetConfig+0x38>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a3f      	ldr	r2, [pc, #252]	@ (8002928 <TIM_Base_SetConfig+0x120>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d007      	beq.n	8002840 <TIM_Base_SetConfig+0x38>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a3e      	ldr	r2, [pc, #248]	@ (800292c <TIM_Base_SetConfig+0x124>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d003      	beq.n	8002840 <TIM_Base_SetConfig+0x38>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a3d      	ldr	r2, [pc, #244]	@ (8002930 <TIM_Base_SetConfig+0x128>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d108      	bne.n	8002852 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a33      	ldr	r2, [pc, #204]	@ (8002924 <TIM_Base_SetConfig+0x11c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d01b      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002860:	d017      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a30      	ldr	r2, [pc, #192]	@ (8002928 <TIM_Base_SetConfig+0x120>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d013      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a2f      	ldr	r2, [pc, #188]	@ (800292c <TIM_Base_SetConfig+0x124>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d00f      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a2e      	ldr	r2, [pc, #184]	@ (8002930 <TIM_Base_SetConfig+0x128>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00b      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a2d      	ldr	r2, [pc, #180]	@ (8002934 <TIM_Base_SetConfig+0x12c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d007      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a2c      	ldr	r2, [pc, #176]	@ (8002938 <TIM_Base_SetConfig+0x130>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d003      	beq.n	8002892 <TIM_Base_SetConfig+0x8a>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a2b      	ldr	r2, [pc, #172]	@ (800293c <TIM_Base_SetConfig+0x134>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d108      	bne.n	80028a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a16      	ldr	r2, [pc, #88]	@ (8002924 <TIM_Base_SetConfig+0x11c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d00f      	beq.n	80028f0 <TIM_Base_SetConfig+0xe8>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a17      	ldr	r2, [pc, #92]	@ (8002930 <TIM_Base_SetConfig+0x128>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d00b      	beq.n	80028f0 <TIM_Base_SetConfig+0xe8>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a16      	ldr	r2, [pc, #88]	@ (8002934 <TIM_Base_SetConfig+0x12c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d007      	beq.n	80028f0 <TIM_Base_SetConfig+0xe8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a15      	ldr	r2, [pc, #84]	@ (8002938 <TIM_Base_SetConfig+0x130>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d003      	beq.n	80028f0 <TIM_Base_SetConfig+0xe8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a14      	ldr	r2, [pc, #80]	@ (800293c <TIM_Base_SetConfig+0x134>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d103      	bne.n	80028f8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b01      	cmp	r3, #1
 8002908:	d105      	bne.n	8002916 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f023 0201 	bic.w	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	611a      	str	r2, [r3, #16]
  }
}
 8002916:	bf00      	nop
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40012c00 	.word	0x40012c00
 8002928:	40000400 	.word	0x40000400
 800292c:	40000800 	.word	0x40000800
 8002930:	40013400 	.word	0x40013400
 8002934:	40014000 	.word	0x40014000
 8002938:	40014400 	.word	0x40014400
 800293c:	40014800 	.word	0x40014800

08002940 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002940:	b480      	push	{r7}
 8002942:	b087      	sub	sp, #28
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	f023 0201 	bic.w	r2, r3, #1
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800296a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f023 030a 	bic.w	r3, r3, #10
 800297c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4313      	orrs	r3, r2
 8002984:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	621a      	str	r2, [r3, #32]
}
 8002992:	bf00      	nop
 8002994:	371c      	adds	r7, #28
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800299e:	b480      	push	{r7}
 80029a0:	b087      	sub	sp, #28
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	f023 0210 	bic.w	r2, r3, #16
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80029c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	031b      	lsls	r3, r3, #12
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80029da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	621a      	str	r2, [r3, #32]
}
 80029f2:	bf00      	nop
 80029f4:	371c      	adds	r7, #28
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b085      	sub	sp, #20
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002a14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	f043 0307 	orr.w	r3, r3, #7
 8002a24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	609a      	str	r2, [r3, #8]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	021a      	lsls	r2, r3, #8
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	609a      	str	r2, [r3, #8]
}
 8002a6c:	bf00      	nop
 8002a6e:	371c      	adds	r7, #28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e065      	b.n	8002b5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a2c      	ldr	r2, [pc, #176]	@ (8002b68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d004      	beq.n	8002ac4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a2b      	ldr	r2, [pc, #172]	@ (8002b6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d108      	bne.n	8002ad6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002aca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002adc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ae0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d018      	beq.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b06:	d013      	beq.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a18      	ldr	r2, [pc, #96]	@ (8002b70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00e      	beq.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a17      	ldr	r2, [pc, #92]	@ (8002b74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d009      	beq.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a12      	ldr	r2, [pc, #72]	@ (8002b6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d004      	beq.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a13      	ldr	r2, [pc, #76]	@ (8002b78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d10c      	bne.n	8002b4a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	40012c00 	.word	0x40012c00
 8002b6c:	40013400 	.word	0x40013400
 8002b70:	40000400 	.word	0x40000400
 8002b74:	40000800 	.word	0x40000800
 8002b78:	40014000 	.word	0x40014000

08002b7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e042      	b.n	8002ca0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d106      	bne.n	8002c32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f83b 	bl	8002ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2224      	movs	r2, #36	@ 0x24
 8002c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fb8c 	bl	8003370 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f8bd 	bl	8002dd8 <UART_SetConfig>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e01b      	b.n	8002ca0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fc0b 	bl	80034b4 <UART_CheckIdleState>
 8002c9e:	4603      	mov	r3, r0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b08a      	sub	sp, #40	@ 0x28
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d17b      	bne.n	8002dce <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <HAL_UART_Transmit+0x26>
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e074      	b.n	8002dd0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2221      	movs	r2, #33	@ 0x21
 8002cf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cf6:	f7fe f941 	bl	8000f7c <HAL_GetTick>
 8002cfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	88fa      	ldrh	r2, [r7, #6]
 8002d00:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	88fa      	ldrh	r2, [r7, #6]
 8002d08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d14:	d108      	bne.n	8002d28 <HAL_UART_Transmit+0x6c>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d104      	bne.n	8002d28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	e003      	b.n	8002d30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d30:	e030      	b.n	8002d94 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2180      	movs	r1, #128	@ 0x80
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 fc63 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e03d      	b.n	8002dd0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10b      	bne.n	8002d72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	3302      	adds	r3, #2
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	e007      	b.n	8002d82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	781a      	ldrb	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1c8      	bne.n	8002d32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2200      	movs	r2, #0
 8002da8:	2140      	movs	r1, #64	@ 0x40
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 fc2c 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d005      	beq.n	8002dc2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e006      	b.n	8002dd0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	e000      	b.n	8002dd0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002dce:	2302      	movs	r3, #2
  }
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3720      	adds	r7, #32
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ddc:	b08c      	sub	sp, #48	@ 0x30
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002de2:	2300      	movs	r3, #0
 8002de4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	431a      	orrs	r2, r3
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4bab      	ldr	r3, [pc, #684]	@ (80030b4 <UART_SetConfig+0x2dc>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	6812      	ldr	r2, [r2, #0]
 8002e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e10:	430b      	orrs	r3, r1
 8002e12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4aa0      	ldr	r2, [pc, #640]	@ (80030b8 <UART_SetConfig+0x2e0>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d004      	beq.n	8002e44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e40:	4313      	orrs	r3, r2
 8002e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002e4e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e58:	430b      	orrs	r3, r1
 8002e5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	f023 010f 	bic.w	r1, r3, #15
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a91      	ldr	r2, [pc, #580]	@ (80030bc <UART_SetConfig+0x2e4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d125      	bne.n	8002ec8 <UART_SetConfig+0xf0>
 8002e7c:	4b90      	ldr	r3, [pc, #576]	@ (80030c0 <UART_SetConfig+0x2e8>)
 8002e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d81a      	bhi.n	8002ec0 <UART_SetConfig+0xe8>
 8002e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e90 <UART_SetConfig+0xb8>)
 8002e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e90:	08002ea1 	.word	0x08002ea1
 8002e94:	08002eb1 	.word	0x08002eb1
 8002e98:	08002ea9 	.word	0x08002ea9
 8002e9c:	08002eb9 	.word	0x08002eb9
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ea6:	e0d6      	b.n	8003056 <UART_SetConfig+0x27e>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eae:	e0d2      	b.n	8003056 <UART_SetConfig+0x27e>
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eb6:	e0ce      	b.n	8003056 <UART_SetConfig+0x27e>
 8002eb8:	2308      	movs	r3, #8
 8002eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ebe:	e0ca      	b.n	8003056 <UART_SetConfig+0x27e>
 8002ec0:	2310      	movs	r3, #16
 8002ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ec6:	e0c6      	b.n	8003056 <UART_SetConfig+0x27e>
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a7d      	ldr	r2, [pc, #500]	@ (80030c4 <UART_SetConfig+0x2ec>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d138      	bne.n	8002f44 <UART_SetConfig+0x16c>
 8002ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80030c0 <UART_SetConfig+0x2e8>)
 8002ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed8:	f003 030c 	and.w	r3, r3, #12
 8002edc:	2b0c      	cmp	r3, #12
 8002ede:	d82d      	bhi.n	8002f3c <UART_SetConfig+0x164>
 8002ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <UART_SetConfig+0x110>)
 8002ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee6:	bf00      	nop
 8002ee8:	08002f1d 	.word	0x08002f1d
 8002eec:	08002f3d 	.word	0x08002f3d
 8002ef0:	08002f3d 	.word	0x08002f3d
 8002ef4:	08002f3d 	.word	0x08002f3d
 8002ef8:	08002f2d 	.word	0x08002f2d
 8002efc:	08002f3d 	.word	0x08002f3d
 8002f00:	08002f3d 	.word	0x08002f3d
 8002f04:	08002f3d 	.word	0x08002f3d
 8002f08:	08002f25 	.word	0x08002f25
 8002f0c:	08002f3d 	.word	0x08002f3d
 8002f10:	08002f3d 	.word	0x08002f3d
 8002f14:	08002f3d 	.word	0x08002f3d
 8002f18:	08002f35 	.word	0x08002f35
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f22:	e098      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f24:	2302      	movs	r3, #2
 8002f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f2a:	e094      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f32:	e090      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f34:	2308      	movs	r3, #8
 8002f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f3a:	e08c      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f3c:	2310      	movs	r3, #16
 8002f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f42:	e088      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a5f      	ldr	r2, [pc, #380]	@ (80030c8 <UART_SetConfig+0x2f0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d125      	bne.n	8002f9a <UART_SetConfig+0x1c2>
 8002f4e:	4b5c      	ldr	r3, [pc, #368]	@ (80030c0 <UART_SetConfig+0x2e8>)
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f58:	2b30      	cmp	r3, #48	@ 0x30
 8002f5a:	d016      	beq.n	8002f8a <UART_SetConfig+0x1b2>
 8002f5c:	2b30      	cmp	r3, #48	@ 0x30
 8002f5e:	d818      	bhi.n	8002f92 <UART_SetConfig+0x1ba>
 8002f60:	2b20      	cmp	r3, #32
 8002f62:	d00a      	beq.n	8002f7a <UART_SetConfig+0x1a2>
 8002f64:	2b20      	cmp	r3, #32
 8002f66:	d814      	bhi.n	8002f92 <UART_SetConfig+0x1ba>
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <UART_SetConfig+0x19a>
 8002f6c:	2b10      	cmp	r3, #16
 8002f6e:	d008      	beq.n	8002f82 <UART_SetConfig+0x1aa>
 8002f70:	e00f      	b.n	8002f92 <UART_SetConfig+0x1ba>
 8002f72:	2300      	movs	r3, #0
 8002f74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f78:	e06d      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f80:	e069      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f82:	2304      	movs	r3, #4
 8002f84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f88:	e065      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f8a:	2308      	movs	r3, #8
 8002f8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f90:	e061      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f92:	2310      	movs	r3, #16
 8002f94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f98:	e05d      	b.n	8003056 <UART_SetConfig+0x27e>
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a4b      	ldr	r2, [pc, #300]	@ (80030cc <UART_SetConfig+0x2f4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d125      	bne.n	8002ff0 <UART_SetConfig+0x218>
 8002fa4:	4b46      	ldr	r3, [pc, #280]	@ (80030c0 <UART_SetConfig+0x2e8>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002faa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fae:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fb0:	d016      	beq.n	8002fe0 <UART_SetConfig+0x208>
 8002fb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fb4:	d818      	bhi.n	8002fe8 <UART_SetConfig+0x210>
 8002fb6:	2b80      	cmp	r3, #128	@ 0x80
 8002fb8:	d00a      	beq.n	8002fd0 <UART_SetConfig+0x1f8>
 8002fba:	2b80      	cmp	r3, #128	@ 0x80
 8002fbc:	d814      	bhi.n	8002fe8 <UART_SetConfig+0x210>
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <UART_SetConfig+0x1f0>
 8002fc2:	2b40      	cmp	r3, #64	@ 0x40
 8002fc4:	d008      	beq.n	8002fd8 <UART_SetConfig+0x200>
 8002fc6:	e00f      	b.n	8002fe8 <UART_SetConfig+0x210>
 8002fc8:	2300      	movs	r3, #0
 8002fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fce:	e042      	b.n	8003056 <UART_SetConfig+0x27e>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fd6:	e03e      	b.n	8003056 <UART_SetConfig+0x27e>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fde:	e03a      	b.n	8003056 <UART_SetConfig+0x27e>
 8002fe0:	2308      	movs	r3, #8
 8002fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fe6:	e036      	b.n	8003056 <UART_SetConfig+0x27e>
 8002fe8:	2310      	movs	r3, #16
 8002fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fee:	e032      	b.n	8003056 <UART_SetConfig+0x27e>
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a30      	ldr	r2, [pc, #192]	@ (80030b8 <UART_SetConfig+0x2e0>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d12a      	bne.n	8003050 <UART_SetConfig+0x278>
 8002ffa:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <UART_SetConfig+0x2e8>)
 8002ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003000:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003004:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003008:	d01a      	beq.n	8003040 <UART_SetConfig+0x268>
 800300a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800300e:	d81b      	bhi.n	8003048 <UART_SetConfig+0x270>
 8003010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003014:	d00c      	beq.n	8003030 <UART_SetConfig+0x258>
 8003016:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800301a:	d815      	bhi.n	8003048 <UART_SetConfig+0x270>
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <UART_SetConfig+0x250>
 8003020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003024:	d008      	beq.n	8003038 <UART_SetConfig+0x260>
 8003026:	e00f      	b.n	8003048 <UART_SetConfig+0x270>
 8003028:	2300      	movs	r3, #0
 800302a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800302e:	e012      	b.n	8003056 <UART_SetConfig+0x27e>
 8003030:	2302      	movs	r3, #2
 8003032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003036:	e00e      	b.n	8003056 <UART_SetConfig+0x27e>
 8003038:	2304      	movs	r3, #4
 800303a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800303e:	e00a      	b.n	8003056 <UART_SetConfig+0x27e>
 8003040:	2308      	movs	r3, #8
 8003042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003046:	e006      	b.n	8003056 <UART_SetConfig+0x27e>
 8003048:	2310      	movs	r3, #16
 800304a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800304e:	e002      	b.n	8003056 <UART_SetConfig+0x27e>
 8003050:	2310      	movs	r3, #16
 8003052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a17      	ldr	r2, [pc, #92]	@ (80030b8 <UART_SetConfig+0x2e0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	f040 80a8 	bne.w	80031b2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003062:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003066:	2b08      	cmp	r3, #8
 8003068:	d834      	bhi.n	80030d4 <UART_SetConfig+0x2fc>
 800306a:	a201      	add	r2, pc, #4	@ (adr r2, 8003070 <UART_SetConfig+0x298>)
 800306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003070:	08003095 	.word	0x08003095
 8003074:	080030d5 	.word	0x080030d5
 8003078:	0800309d 	.word	0x0800309d
 800307c:	080030d5 	.word	0x080030d5
 8003080:	080030a3 	.word	0x080030a3
 8003084:	080030d5 	.word	0x080030d5
 8003088:	080030d5 	.word	0x080030d5
 800308c:	080030d5 	.word	0x080030d5
 8003090:	080030ab 	.word	0x080030ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003094:	f7ff f812 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 8003098:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800309a:	e021      	b.n	80030e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800309c:	4b0c      	ldr	r3, [pc, #48]	@ (80030d0 <UART_SetConfig+0x2f8>)
 800309e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80030a0:	e01e      	b.n	80030e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030a2:	f7fe ff9d 	bl	8001fe0 <HAL_RCC_GetSysClockFreq>
 80030a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030a8:	e01a      	b.n	80030e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80030b0:	e016      	b.n	80030e0 <UART_SetConfig+0x308>
 80030b2:	bf00      	nop
 80030b4:	cfff69f3 	.word	0xcfff69f3
 80030b8:	40008000 	.word	0x40008000
 80030bc:	40013800 	.word	0x40013800
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40004400 	.word	0x40004400
 80030c8:	40004800 	.word	0x40004800
 80030cc:	40004c00 	.word	0x40004c00
 80030d0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80030de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 812a 	beq.w	800333c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	4a9e      	ldr	r2, [pc, #632]	@ (8003368 <UART_SetConfig+0x590>)
 80030ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030f2:	461a      	mov	r2, r3
 80030f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	4413      	add	r3, r2
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	429a      	cmp	r2, r3
 800310a:	d305      	bcc.n	8003118 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	429a      	cmp	r2, r3
 8003116:	d903      	bls.n	8003120 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800311e:	e10d      	b.n	800333c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	2200      	movs	r2, #0
 8003124:	60bb      	str	r3, [r7, #8]
 8003126:	60fa      	str	r2, [r7, #12]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312c:	4a8e      	ldr	r2, [pc, #568]	@ (8003368 <UART_SetConfig+0x590>)
 800312e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003132:	b29b      	uxth	r3, r3
 8003134:	2200      	movs	r2, #0
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	607a      	str	r2, [r7, #4]
 800313a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800313e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003142:	f7fd f8bd 	bl	80002c0 <__aeabi_uldivmod>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4610      	mov	r0, r2
 800314c:	4619      	mov	r1, r3
 800314e:	f04f 0200 	mov.w	r2, #0
 8003152:	f04f 0300 	mov.w	r3, #0
 8003156:	020b      	lsls	r3, r1, #8
 8003158:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800315c:	0202      	lsls	r2, r0, #8
 800315e:	6979      	ldr	r1, [r7, #20]
 8003160:	6849      	ldr	r1, [r1, #4]
 8003162:	0849      	lsrs	r1, r1, #1
 8003164:	2000      	movs	r0, #0
 8003166:	460c      	mov	r4, r1
 8003168:	4605      	mov	r5, r0
 800316a:	eb12 0804 	adds.w	r8, r2, r4
 800316e:	eb43 0905 	adc.w	r9, r3, r5
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	469a      	mov	sl, r3
 800317a:	4693      	mov	fp, r2
 800317c:	4652      	mov	r2, sl
 800317e:	465b      	mov	r3, fp
 8003180:	4640      	mov	r0, r8
 8003182:	4649      	mov	r1, r9
 8003184:	f7fd f89c 	bl	80002c0 <__aeabi_uldivmod>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4613      	mov	r3, r2
 800318e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003196:	d308      	bcc.n	80031aa <UART_SetConfig+0x3d2>
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800319e:	d204      	bcs.n	80031aa <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6a3a      	ldr	r2, [r7, #32]
 80031a6:	60da      	str	r2, [r3, #12]
 80031a8:	e0c8      	b.n	800333c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80031b0:	e0c4      	b.n	800333c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ba:	d167      	bne.n	800328c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80031bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d828      	bhi.n	8003216 <UART_SetConfig+0x43e>
 80031c4:	a201      	add	r2, pc, #4	@ (adr r2, 80031cc <UART_SetConfig+0x3f4>)
 80031c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ca:	bf00      	nop
 80031cc:	080031f1 	.word	0x080031f1
 80031d0:	080031f9 	.word	0x080031f9
 80031d4:	08003201 	.word	0x08003201
 80031d8:	08003217 	.word	0x08003217
 80031dc:	08003207 	.word	0x08003207
 80031e0:	08003217 	.word	0x08003217
 80031e4:	08003217 	.word	0x08003217
 80031e8:	08003217 	.word	0x08003217
 80031ec:	0800320f 	.word	0x0800320f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f0:	f7fe ff64 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80031f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031f6:	e014      	b.n	8003222 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031f8:	f7fe ff76 	bl	80020e8 <HAL_RCC_GetPCLK2Freq>
 80031fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031fe:	e010      	b.n	8003222 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003200:	4b5a      	ldr	r3, [pc, #360]	@ (800336c <UART_SetConfig+0x594>)
 8003202:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003204:	e00d      	b.n	8003222 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003206:	f7fe feeb 	bl	8001fe0 <HAL_RCC_GetSysClockFreq>
 800320a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800320c:	e009      	b.n	8003222 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800320e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003214:	e005      	b.n	8003222 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003220:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 8089 	beq.w	800333c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	4a4e      	ldr	r2, [pc, #312]	@ (8003368 <UART_SetConfig+0x590>)
 8003230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003234:	461a      	mov	r2, r3
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	fbb3 f3f2 	udiv	r3, r3, r2
 800323c:	005a      	lsls	r2, r3, #1
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	085b      	lsrs	r3, r3, #1
 8003244:	441a      	add	r2, r3
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	2b0f      	cmp	r3, #15
 8003254:	d916      	bls.n	8003284 <UART_SetConfig+0x4ac>
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800325c:	d212      	bcs.n	8003284 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	b29b      	uxth	r3, r3
 8003262:	f023 030f 	bic.w	r3, r3, #15
 8003266:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	085b      	lsrs	r3, r3, #1
 800326c:	b29b      	uxth	r3, r3
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	b29a      	uxth	r2, r3
 8003274:	8bfb      	ldrh	r3, [r7, #30]
 8003276:	4313      	orrs	r3, r2
 8003278:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	8bfa      	ldrh	r2, [r7, #30]
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	e05b      	b.n	800333c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800328a:	e057      	b.n	800333c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800328c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003290:	2b08      	cmp	r3, #8
 8003292:	d828      	bhi.n	80032e6 <UART_SetConfig+0x50e>
 8003294:	a201      	add	r2, pc, #4	@ (adr r2, 800329c <UART_SetConfig+0x4c4>)
 8003296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329a:	bf00      	nop
 800329c:	080032c1 	.word	0x080032c1
 80032a0:	080032c9 	.word	0x080032c9
 80032a4:	080032d1 	.word	0x080032d1
 80032a8:	080032e7 	.word	0x080032e7
 80032ac:	080032d7 	.word	0x080032d7
 80032b0:	080032e7 	.word	0x080032e7
 80032b4:	080032e7 	.word	0x080032e7
 80032b8:	080032e7 	.word	0x080032e7
 80032bc:	080032df 	.word	0x080032df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032c0:	f7fe fefc 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80032c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032c6:	e014      	b.n	80032f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032c8:	f7fe ff0e 	bl	80020e8 <HAL_RCC_GetPCLK2Freq>
 80032cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032ce:	e010      	b.n	80032f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d0:	4b26      	ldr	r3, [pc, #152]	@ (800336c <UART_SetConfig+0x594>)
 80032d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80032d4:	e00d      	b.n	80032f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032d6:	f7fe fe83 	bl	8001fe0 <HAL_RCC_GetSysClockFreq>
 80032da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032dc:	e009      	b.n	80032f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80032e4:	e005      	b.n	80032f2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80032f0:	bf00      	nop
    }

    if (pclk != 0U)
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d021      	beq.n	800333c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003368 <UART_SetConfig+0x590>)
 80032fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003302:	461a      	mov	r2, r3
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	fbb3 f2f2 	udiv	r2, r3, r2
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	085b      	lsrs	r3, r3, #1
 8003310:	441a      	add	r2, r3
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	fbb2 f3f3 	udiv	r3, r2, r3
 800331a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	2b0f      	cmp	r3, #15
 8003320:	d909      	bls.n	8003336 <UART_SetConfig+0x55e>
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003328:	d205      	bcs.n	8003336 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	b29a      	uxth	r2, r3
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60da      	str	r2, [r3, #12]
 8003334:	e002      	b.n	800333c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2201      	movs	r2, #1
 8003340:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2201      	movs	r2, #1
 8003348:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	2200      	movs	r2, #0
 8003350:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2200      	movs	r2, #0
 8003356:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003358:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800335c:	4618      	mov	r0, r3
 800335e:	3730      	adds	r7, #48	@ 0x30
 8003360:	46bd      	mov	sp, r7
 8003362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003366:	bf00      	nop
 8003368:	08004660 	.word	0x08004660
 800336c:	00f42400 	.word	0x00f42400

08003370 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337c:	f003 0308 	and.w	r3, r3, #8
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00a      	beq.n	800339a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00a      	beq.n	80033de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00a      	beq.n	8003422 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003426:	f003 0320 	and.w	r3, r3, #32
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01a      	beq.n	8003486 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800346e:	d10a      	bne.n	8003486 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b098      	sub	sp, #96	@ 0x60
 80034b8:	af02      	add	r7, sp, #8
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034c4:	f7fd fd5a 	bl	8000f7c <HAL_GetTick>
 80034c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b08      	cmp	r3, #8
 80034d6:	d12f      	bne.n	8003538 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e0:	2200      	movs	r2, #0
 80034e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f88e 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d022      	beq.n	8003538 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034fa:	e853 3f00 	ldrex	r3, [r3]
 80034fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003506:	653b      	str	r3, [r7, #80]	@ 0x50
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003510:	647b      	str	r3, [r7, #68]	@ 0x44
 8003512:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003514:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003518:	e841 2300 	strex	r3, r2, [r1]
 800351c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800351e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1e6      	bne.n	80034f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2220      	movs	r2, #32
 8003528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e063      	b.n	8003600 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0304 	and.w	r3, r3, #4
 8003542:	2b04      	cmp	r3, #4
 8003544:	d149      	bne.n	80035da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003546:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800354e:	2200      	movs	r2, #0
 8003550:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f857 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d03c      	beq.n	80035da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	e853 3f00 	ldrex	r3, [r3]
 800356c:	623b      	str	r3, [r7, #32]
   return(result);
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003574:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800357e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003580:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003582:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003586:	e841 2300 	strex	r3, r2, [r1]
 800358a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800358c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1e6      	bne.n	8003560 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	3308      	adds	r3, #8
 8003598:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	e853 3f00 	ldrex	r3, [r3]
 80035a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	3308      	adds	r3, #8
 80035b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035b2:	61fa      	str	r2, [r7, #28]
 80035b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	69fa      	ldr	r2, [r7, #28]
 80035ba:	e841 2300 	strex	r3, r2, [r1]
 80035be:	617b      	str	r3, [r7, #20]
   return(result);
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1e5      	bne.n	8003592 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2220      	movs	r2, #32
 80035ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e012      	b.n	8003600 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3758      	adds	r7, #88	@ 0x58
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	603b      	str	r3, [r7, #0]
 8003614:	4613      	mov	r3, r2
 8003616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003618:	e04f      	b.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003620:	d04b      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003622:	f7fd fcab 	bl	8000f7c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <UART_WaitOnFlagUntilTimeout+0x30>
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e04e      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	d037      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2b80      	cmp	r3, #128	@ 0x80
 800364e:	d034      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2b40      	cmp	r3, #64	@ 0x40
 8003654:	d031      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b08      	cmp	r3, #8
 8003662:	d110      	bne.n	8003686 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2208      	movs	r2, #8
 800366a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 f838 	bl	80036e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2208      	movs	r2, #8
 8003676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e029      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003694:	d111      	bne.n	80036ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800369e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f81e 	bl	80036e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2220      	movs	r2, #32
 80036aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e00f      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69da      	ldr	r2, [r3, #28]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	4013      	ands	r3, r2
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	bf0c      	ite	eq
 80036ca:	2301      	moveq	r3, #1
 80036cc:	2300      	movne	r3, #0
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	461a      	mov	r2, r3
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d0a0      	beq.n	800361a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b095      	sub	sp, #84	@ 0x54
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f2:	e853 3f00 	ldrex	r3, [r3]
 80036f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003708:	643b      	str	r3, [r7, #64]	@ 0x40
 800370a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800370e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003710:	e841 2300 	strex	r3, r2, [r1]
 8003714:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1e6      	bne.n	80036ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	3308      	adds	r3, #8
 8003722:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	e853 3f00 	ldrex	r3, [r3]
 800372a:	61fb      	str	r3, [r7, #28]
   return(result);
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003732:	f023 0301 	bic.w	r3, r3, #1
 8003736:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	3308      	adds	r3, #8
 800373e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003740:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003742:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003746:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003748:	e841 2300 	strex	r3, r2, [r1]
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1e3      	bne.n	800371c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003758:	2b01      	cmp	r3, #1
 800375a:	d118      	bne.n	800378e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	e853 3f00 	ldrex	r3, [r3]
 8003768:	60bb      	str	r3, [r7, #8]
   return(result);
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	f023 0310 	bic.w	r3, r3, #16
 8003770:	647b      	str	r3, [r7, #68]	@ 0x44
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377a:	61bb      	str	r3, [r7, #24]
 800377c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377e:	6979      	ldr	r1, [r7, #20]
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	e841 2300 	strex	r3, r2, [r1]
 8003786:	613b      	str	r3, [r7, #16]
   return(result);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1e6      	bne.n	800375c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2220      	movs	r2, #32
 8003792:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80037a2:	bf00      	nop
 80037a4:	3754      	adds	r7, #84	@ 0x54
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <std>:
 80037b0:	2300      	movs	r3, #0
 80037b2:	b510      	push	{r4, lr}
 80037b4:	4604      	mov	r4, r0
 80037b6:	e9c0 3300 	strd	r3, r3, [r0]
 80037ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037be:	6083      	str	r3, [r0, #8]
 80037c0:	8181      	strh	r1, [r0, #12]
 80037c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80037c4:	81c2      	strh	r2, [r0, #14]
 80037c6:	6183      	str	r3, [r0, #24]
 80037c8:	4619      	mov	r1, r3
 80037ca:	2208      	movs	r2, #8
 80037cc:	305c      	adds	r0, #92	@ 0x5c
 80037ce:	f000 f906 	bl	80039de <memset>
 80037d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003808 <std+0x58>)
 80037d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80037d6:	4b0d      	ldr	r3, [pc, #52]	@ (800380c <std+0x5c>)
 80037d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80037da:	4b0d      	ldr	r3, [pc, #52]	@ (8003810 <std+0x60>)
 80037dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80037de:	4b0d      	ldr	r3, [pc, #52]	@ (8003814 <std+0x64>)
 80037e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80037e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003818 <std+0x68>)
 80037e4:	6224      	str	r4, [r4, #32]
 80037e6:	429c      	cmp	r4, r3
 80037e8:	d006      	beq.n	80037f8 <std+0x48>
 80037ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80037ee:	4294      	cmp	r4, r2
 80037f0:	d002      	beq.n	80037f8 <std+0x48>
 80037f2:	33d0      	adds	r3, #208	@ 0xd0
 80037f4:	429c      	cmp	r4, r3
 80037f6:	d105      	bne.n	8003804 <std+0x54>
 80037f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80037fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003800:	f000 b966 	b.w	8003ad0 <__retarget_lock_init_recursive>
 8003804:	bd10      	pop	{r4, pc}
 8003806:	bf00      	nop
 8003808:	08003959 	.word	0x08003959
 800380c:	0800397b 	.word	0x0800397b
 8003810:	080039b3 	.word	0x080039b3
 8003814:	080039d7 	.word	0x080039d7
 8003818:	200001a4 	.word	0x200001a4

0800381c <stdio_exit_handler>:
 800381c:	4a02      	ldr	r2, [pc, #8]	@ (8003828 <stdio_exit_handler+0xc>)
 800381e:	4903      	ldr	r1, [pc, #12]	@ (800382c <stdio_exit_handler+0x10>)
 8003820:	4803      	ldr	r0, [pc, #12]	@ (8003830 <stdio_exit_handler+0x14>)
 8003822:	f000 b869 	b.w	80038f8 <_fwalk_sglue>
 8003826:	bf00      	nop
 8003828:	20000020 	.word	0x20000020
 800382c:	08004371 	.word	0x08004371
 8003830:	20000030 	.word	0x20000030

08003834 <cleanup_stdio>:
 8003834:	6841      	ldr	r1, [r0, #4]
 8003836:	4b0c      	ldr	r3, [pc, #48]	@ (8003868 <cleanup_stdio+0x34>)
 8003838:	4299      	cmp	r1, r3
 800383a:	b510      	push	{r4, lr}
 800383c:	4604      	mov	r4, r0
 800383e:	d001      	beq.n	8003844 <cleanup_stdio+0x10>
 8003840:	f000 fd96 	bl	8004370 <_fflush_r>
 8003844:	68a1      	ldr	r1, [r4, #8]
 8003846:	4b09      	ldr	r3, [pc, #36]	@ (800386c <cleanup_stdio+0x38>)
 8003848:	4299      	cmp	r1, r3
 800384a:	d002      	beq.n	8003852 <cleanup_stdio+0x1e>
 800384c:	4620      	mov	r0, r4
 800384e:	f000 fd8f 	bl	8004370 <_fflush_r>
 8003852:	68e1      	ldr	r1, [r4, #12]
 8003854:	4b06      	ldr	r3, [pc, #24]	@ (8003870 <cleanup_stdio+0x3c>)
 8003856:	4299      	cmp	r1, r3
 8003858:	d004      	beq.n	8003864 <cleanup_stdio+0x30>
 800385a:	4620      	mov	r0, r4
 800385c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003860:	f000 bd86 	b.w	8004370 <_fflush_r>
 8003864:	bd10      	pop	{r4, pc}
 8003866:	bf00      	nop
 8003868:	200001a4 	.word	0x200001a4
 800386c:	2000020c 	.word	0x2000020c
 8003870:	20000274 	.word	0x20000274

08003874 <global_stdio_init.part.0>:
 8003874:	b510      	push	{r4, lr}
 8003876:	4b0b      	ldr	r3, [pc, #44]	@ (80038a4 <global_stdio_init.part.0+0x30>)
 8003878:	4c0b      	ldr	r4, [pc, #44]	@ (80038a8 <global_stdio_init.part.0+0x34>)
 800387a:	4a0c      	ldr	r2, [pc, #48]	@ (80038ac <global_stdio_init.part.0+0x38>)
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	4620      	mov	r0, r4
 8003880:	2200      	movs	r2, #0
 8003882:	2104      	movs	r1, #4
 8003884:	f7ff ff94 	bl	80037b0 <std>
 8003888:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800388c:	2201      	movs	r2, #1
 800388e:	2109      	movs	r1, #9
 8003890:	f7ff ff8e 	bl	80037b0 <std>
 8003894:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003898:	2202      	movs	r2, #2
 800389a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800389e:	2112      	movs	r1, #18
 80038a0:	f7ff bf86 	b.w	80037b0 <std>
 80038a4:	200002dc 	.word	0x200002dc
 80038a8:	200001a4 	.word	0x200001a4
 80038ac:	0800381d 	.word	0x0800381d

080038b0 <__sfp_lock_acquire>:
 80038b0:	4801      	ldr	r0, [pc, #4]	@ (80038b8 <__sfp_lock_acquire+0x8>)
 80038b2:	f000 b90e 	b.w	8003ad2 <__retarget_lock_acquire_recursive>
 80038b6:	bf00      	nop
 80038b8:	200002e5 	.word	0x200002e5

080038bc <__sfp_lock_release>:
 80038bc:	4801      	ldr	r0, [pc, #4]	@ (80038c4 <__sfp_lock_release+0x8>)
 80038be:	f000 b909 	b.w	8003ad4 <__retarget_lock_release_recursive>
 80038c2:	bf00      	nop
 80038c4:	200002e5 	.word	0x200002e5

080038c8 <__sinit>:
 80038c8:	b510      	push	{r4, lr}
 80038ca:	4604      	mov	r4, r0
 80038cc:	f7ff fff0 	bl	80038b0 <__sfp_lock_acquire>
 80038d0:	6a23      	ldr	r3, [r4, #32]
 80038d2:	b11b      	cbz	r3, 80038dc <__sinit+0x14>
 80038d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d8:	f7ff bff0 	b.w	80038bc <__sfp_lock_release>
 80038dc:	4b04      	ldr	r3, [pc, #16]	@ (80038f0 <__sinit+0x28>)
 80038de:	6223      	str	r3, [r4, #32]
 80038e0:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <__sinit+0x2c>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f5      	bne.n	80038d4 <__sinit+0xc>
 80038e8:	f7ff ffc4 	bl	8003874 <global_stdio_init.part.0>
 80038ec:	e7f2      	b.n	80038d4 <__sinit+0xc>
 80038ee:	bf00      	nop
 80038f0:	08003835 	.word	0x08003835
 80038f4:	200002dc 	.word	0x200002dc

080038f8 <_fwalk_sglue>:
 80038f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038fc:	4607      	mov	r7, r0
 80038fe:	4688      	mov	r8, r1
 8003900:	4614      	mov	r4, r2
 8003902:	2600      	movs	r6, #0
 8003904:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003908:	f1b9 0901 	subs.w	r9, r9, #1
 800390c:	d505      	bpl.n	800391a <_fwalk_sglue+0x22>
 800390e:	6824      	ldr	r4, [r4, #0]
 8003910:	2c00      	cmp	r4, #0
 8003912:	d1f7      	bne.n	8003904 <_fwalk_sglue+0xc>
 8003914:	4630      	mov	r0, r6
 8003916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800391a:	89ab      	ldrh	r3, [r5, #12]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d907      	bls.n	8003930 <_fwalk_sglue+0x38>
 8003920:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003924:	3301      	adds	r3, #1
 8003926:	d003      	beq.n	8003930 <_fwalk_sglue+0x38>
 8003928:	4629      	mov	r1, r5
 800392a:	4638      	mov	r0, r7
 800392c:	47c0      	blx	r8
 800392e:	4306      	orrs	r6, r0
 8003930:	3568      	adds	r5, #104	@ 0x68
 8003932:	e7e9      	b.n	8003908 <_fwalk_sglue+0x10>

08003934 <iprintf>:
 8003934:	b40f      	push	{r0, r1, r2, r3}
 8003936:	b507      	push	{r0, r1, r2, lr}
 8003938:	4906      	ldr	r1, [pc, #24]	@ (8003954 <iprintf+0x20>)
 800393a:	ab04      	add	r3, sp, #16
 800393c:	6808      	ldr	r0, [r1, #0]
 800393e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003942:	6881      	ldr	r1, [r0, #8]
 8003944:	9301      	str	r3, [sp, #4]
 8003946:	f000 f9e9 	bl	8003d1c <_vfiprintf_r>
 800394a:	b003      	add	sp, #12
 800394c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003950:	b004      	add	sp, #16
 8003952:	4770      	bx	lr
 8003954:	2000002c 	.word	0x2000002c

08003958 <__sread>:
 8003958:	b510      	push	{r4, lr}
 800395a:	460c      	mov	r4, r1
 800395c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003960:	f000 f868 	bl	8003a34 <_read_r>
 8003964:	2800      	cmp	r0, #0
 8003966:	bfab      	itete	ge
 8003968:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800396a:	89a3      	ldrhlt	r3, [r4, #12]
 800396c:	181b      	addge	r3, r3, r0
 800396e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003972:	bfac      	ite	ge
 8003974:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003976:	81a3      	strhlt	r3, [r4, #12]
 8003978:	bd10      	pop	{r4, pc}

0800397a <__swrite>:
 800397a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800397e:	461f      	mov	r7, r3
 8003980:	898b      	ldrh	r3, [r1, #12]
 8003982:	05db      	lsls	r3, r3, #23
 8003984:	4605      	mov	r5, r0
 8003986:	460c      	mov	r4, r1
 8003988:	4616      	mov	r6, r2
 800398a:	d505      	bpl.n	8003998 <__swrite+0x1e>
 800398c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003990:	2302      	movs	r3, #2
 8003992:	2200      	movs	r2, #0
 8003994:	f000 f83c 	bl	8003a10 <_lseek_r>
 8003998:	89a3      	ldrh	r3, [r4, #12]
 800399a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800399e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039a2:	81a3      	strh	r3, [r4, #12]
 80039a4:	4632      	mov	r2, r6
 80039a6:	463b      	mov	r3, r7
 80039a8:	4628      	mov	r0, r5
 80039aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039ae:	f000 b853 	b.w	8003a58 <_write_r>

080039b2 <__sseek>:
 80039b2:	b510      	push	{r4, lr}
 80039b4:	460c      	mov	r4, r1
 80039b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039ba:	f000 f829 	bl	8003a10 <_lseek_r>
 80039be:	1c43      	adds	r3, r0, #1
 80039c0:	89a3      	ldrh	r3, [r4, #12]
 80039c2:	bf15      	itete	ne
 80039c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80039c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80039ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80039ce:	81a3      	strheq	r3, [r4, #12]
 80039d0:	bf18      	it	ne
 80039d2:	81a3      	strhne	r3, [r4, #12]
 80039d4:	bd10      	pop	{r4, pc}

080039d6 <__sclose>:
 80039d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039da:	f000 b809 	b.w	80039f0 <_close_r>

080039de <memset>:
 80039de:	4402      	add	r2, r0
 80039e0:	4603      	mov	r3, r0
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d100      	bne.n	80039e8 <memset+0xa>
 80039e6:	4770      	bx	lr
 80039e8:	f803 1b01 	strb.w	r1, [r3], #1
 80039ec:	e7f9      	b.n	80039e2 <memset+0x4>
	...

080039f0 <_close_r>:
 80039f0:	b538      	push	{r3, r4, r5, lr}
 80039f2:	4d06      	ldr	r5, [pc, #24]	@ (8003a0c <_close_r+0x1c>)
 80039f4:	2300      	movs	r3, #0
 80039f6:	4604      	mov	r4, r0
 80039f8:	4608      	mov	r0, r1
 80039fa:	602b      	str	r3, [r5, #0]
 80039fc:	f7fd f800 	bl	8000a00 <_close>
 8003a00:	1c43      	adds	r3, r0, #1
 8003a02:	d102      	bne.n	8003a0a <_close_r+0x1a>
 8003a04:	682b      	ldr	r3, [r5, #0]
 8003a06:	b103      	cbz	r3, 8003a0a <_close_r+0x1a>
 8003a08:	6023      	str	r3, [r4, #0]
 8003a0a:	bd38      	pop	{r3, r4, r5, pc}
 8003a0c:	200002e0 	.word	0x200002e0

08003a10 <_lseek_r>:
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	4d07      	ldr	r5, [pc, #28]	@ (8003a30 <_lseek_r+0x20>)
 8003a14:	4604      	mov	r4, r0
 8003a16:	4608      	mov	r0, r1
 8003a18:	4611      	mov	r1, r2
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	602a      	str	r2, [r5, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f7fd f815 	bl	8000a4e <_lseek>
 8003a24:	1c43      	adds	r3, r0, #1
 8003a26:	d102      	bne.n	8003a2e <_lseek_r+0x1e>
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	b103      	cbz	r3, 8003a2e <_lseek_r+0x1e>
 8003a2c:	6023      	str	r3, [r4, #0]
 8003a2e:	bd38      	pop	{r3, r4, r5, pc}
 8003a30:	200002e0 	.word	0x200002e0

08003a34 <_read_r>:
 8003a34:	b538      	push	{r3, r4, r5, lr}
 8003a36:	4d07      	ldr	r5, [pc, #28]	@ (8003a54 <_read_r+0x20>)
 8003a38:	4604      	mov	r4, r0
 8003a3a:	4608      	mov	r0, r1
 8003a3c:	4611      	mov	r1, r2
 8003a3e:	2200      	movs	r2, #0
 8003a40:	602a      	str	r2, [r5, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f7fc ffa3 	bl	800098e <_read>
 8003a48:	1c43      	adds	r3, r0, #1
 8003a4a:	d102      	bne.n	8003a52 <_read_r+0x1e>
 8003a4c:	682b      	ldr	r3, [r5, #0]
 8003a4e:	b103      	cbz	r3, 8003a52 <_read_r+0x1e>
 8003a50:	6023      	str	r3, [r4, #0]
 8003a52:	bd38      	pop	{r3, r4, r5, pc}
 8003a54:	200002e0 	.word	0x200002e0

08003a58 <_write_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4d07      	ldr	r5, [pc, #28]	@ (8003a78 <_write_r+0x20>)
 8003a5c:	4604      	mov	r4, r0
 8003a5e:	4608      	mov	r0, r1
 8003a60:	4611      	mov	r1, r2
 8003a62:	2200      	movs	r2, #0
 8003a64:	602a      	str	r2, [r5, #0]
 8003a66:	461a      	mov	r2, r3
 8003a68:	f7fc ffae 	bl	80009c8 <_write>
 8003a6c:	1c43      	adds	r3, r0, #1
 8003a6e:	d102      	bne.n	8003a76 <_write_r+0x1e>
 8003a70:	682b      	ldr	r3, [r5, #0]
 8003a72:	b103      	cbz	r3, 8003a76 <_write_r+0x1e>
 8003a74:	6023      	str	r3, [r4, #0]
 8003a76:	bd38      	pop	{r3, r4, r5, pc}
 8003a78:	200002e0 	.word	0x200002e0

08003a7c <__errno>:
 8003a7c:	4b01      	ldr	r3, [pc, #4]	@ (8003a84 <__errno+0x8>)
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	2000002c 	.word	0x2000002c

08003a88 <__libc_init_array>:
 8003a88:	b570      	push	{r4, r5, r6, lr}
 8003a8a:	4d0d      	ldr	r5, [pc, #52]	@ (8003ac0 <__libc_init_array+0x38>)
 8003a8c:	4c0d      	ldr	r4, [pc, #52]	@ (8003ac4 <__libc_init_array+0x3c>)
 8003a8e:	1b64      	subs	r4, r4, r5
 8003a90:	10a4      	asrs	r4, r4, #2
 8003a92:	2600      	movs	r6, #0
 8003a94:	42a6      	cmp	r6, r4
 8003a96:	d109      	bne.n	8003aac <__libc_init_array+0x24>
 8003a98:	4d0b      	ldr	r5, [pc, #44]	@ (8003ac8 <__libc_init_array+0x40>)
 8003a9a:	4c0c      	ldr	r4, [pc, #48]	@ (8003acc <__libc_init_array+0x44>)
 8003a9c:	f000 fdb8 	bl	8004610 <_init>
 8003aa0:	1b64      	subs	r4, r4, r5
 8003aa2:	10a4      	asrs	r4, r4, #2
 8003aa4:	2600      	movs	r6, #0
 8003aa6:	42a6      	cmp	r6, r4
 8003aa8:	d105      	bne.n	8003ab6 <__libc_init_array+0x2e>
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ab0:	4798      	blx	r3
 8003ab2:	3601      	adds	r6, #1
 8003ab4:	e7ee      	b.n	8003a94 <__libc_init_array+0xc>
 8003ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aba:	4798      	blx	r3
 8003abc:	3601      	adds	r6, #1
 8003abe:	e7f2      	b.n	8003aa6 <__libc_init_array+0x1e>
 8003ac0:	080046b4 	.word	0x080046b4
 8003ac4:	080046b4 	.word	0x080046b4
 8003ac8:	080046b4 	.word	0x080046b4
 8003acc:	080046b8 	.word	0x080046b8

08003ad0 <__retarget_lock_init_recursive>:
 8003ad0:	4770      	bx	lr

08003ad2 <__retarget_lock_acquire_recursive>:
 8003ad2:	4770      	bx	lr

08003ad4 <__retarget_lock_release_recursive>:
 8003ad4:	4770      	bx	lr
	...

08003ad8 <_free_r>:
 8003ad8:	b538      	push	{r3, r4, r5, lr}
 8003ada:	4605      	mov	r5, r0
 8003adc:	2900      	cmp	r1, #0
 8003ade:	d041      	beq.n	8003b64 <_free_r+0x8c>
 8003ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ae4:	1f0c      	subs	r4, r1, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	bfb8      	it	lt
 8003aea:	18e4      	addlt	r4, r4, r3
 8003aec:	f000 f8e0 	bl	8003cb0 <__malloc_lock>
 8003af0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b68 <_free_r+0x90>)
 8003af2:	6813      	ldr	r3, [r2, #0]
 8003af4:	b933      	cbnz	r3, 8003b04 <_free_r+0x2c>
 8003af6:	6063      	str	r3, [r4, #4]
 8003af8:	6014      	str	r4, [r2, #0]
 8003afa:	4628      	mov	r0, r5
 8003afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b00:	f000 b8dc 	b.w	8003cbc <__malloc_unlock>
 8003b04:	42a3      	cmp	r3, r4
 8003b06:	d908      	bls.n	8003b1a <_free_r+0x42>
 8003b08:	6820      	ldr	r0, [r4, #0]
 8003b0a:	1821      	adds	r1, r4, r0
 8003b0c:	428b      	cmp	r3, r1
 8003b0e:	bf01      	itttt	eq
 8003b10:	6819      	ldreq	r1, [r3, #0]
 8003b12:	685b      	ldreq	r3, [r3, #4]
 8003b14:	1809      	addeq	r1, r1, r0
 8003b16:	6021      	streq	r1, [r4, #0]
 8003b18:	e7ed      	b.n	8003af6 <_free_r+0x1e>
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	b10b      	cbz	r3, 8003b24 <_free_r+0x4c>
 8003b20:	42a3      	cmp	r3, r4
 8003b22:	d9fa      	bls.n	8003b1a <_free_r+0x42>
 8003b24:	6811      	ldr	r1, [r2, #0]
 8003b26:	1850      	adds	r0, r2, r1
 8003b28:	42a0      	cmp	r0, r4
 8003b2a:	d10b      	bne.n	8003b44 <_free_r+0x6c>
 8003b2c:	6820      	ldr	r0, [r4, #0]
 8003b2e:	4401      	add	r1, r0
 8003b30:	1850      	adds	r0, r2, r1
 8003b32:	4283      	cmp	r3, r0
 8003b34:	6011      	str	r1, [r2, #0]
 8003b36:	d1e0      	bne.n	8003afa <_free_r+0x22>
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	6053      	str	r3, [r2, #4]
 8003b3e:	4408      	add	r0, r1
 8003b40:	6010      	str	r0, [r2, #0]
 8003b42:	e7da      	b.n	8003afa <_free_r+0x22>
 8003b44:	d902      	bls.n	8003b4c <_free_r+0x74>
 8003b46:	230c      	movs	r3, #12
 8003b48:	602b      	str	r3, [r5, #0]
 8003b4a:	e7d6      	b.n	8003afa <_free_r+0x22>
 8003b4c:	6820      	ldr	r0, [r4, #0]
 8003b4e:	1821      	adds	r1, r4, r0
 8003b50:	428b      	cmp	r3, r1
 8003b52:	bf04      	itt	eq
 8003b54:	6819      	ldreq	r1, [r3, #0]
 8003b56:	685b      	ldreq	r3, [r3, #4]
 8003b58:	6063      	str	r3, [r4, #4]
 8003b5a:	bf04      	itt	eq
 8003b5c:	1809      	addeq	r1, r1, r0
 8003b5e:	6021      	streq	r1, [r4, #0]
 8003b60:	6054      	str	r4, [r2, #4]
 8003b62:	e7ca      	b.n	8003afa <_free_r+0x22>
 8003b64:	bd38      	pop	{r3, r4, r5, pc}
 8003b66:	bf00      	nop
 8003b68:	200002ec 	.word	0x200002ec

08003b6c <sbrk_aligned>:
 8003b6c:	b570      	push	{r4, r5, r6, lr}
 8003b6e:	4e0f      	ldr	r6, [pc, #60]	@ (8003bac <sbrk_aligned+0x40>)
 8003b70:	460c      	mov	r4, r1
 8003b72:	6831      	ldr	r1, [r6, #0]
 8003b74:	4605      	mov	r5, r0
 8003b76:	b911      	cbnz	r1, 8003b7e <sbrk_aligned+0x12>
 8003b78:	f000 fcb6 	bl	80044e8 <_sbrk_r>
 8003b7c:	6030      	str	r0, [r6, #0]
 8003b7e:	4621      	mov	r1, r4
 8003b80:	4628      	mov	r0, r5
 8003b82:	f000 fcb1 	bl	80044e8 <_sbrk_r>
 8003b86:	1c43      	adds	r3, r0, #1
 8003b88:	d103      	bne.n	8003b92 <sbrk_aligned+0x26>
 8003b8a:	f04f 34ff 	mov.w	r4, #4294967295
 8003b8e:	4620      	mov	r0, r4
 8003b90:	bd70      	pop	{r4, r5, r6, pc}
 8003b92:	1cc4      	adds	r4, r0, #3
 8003b94:	f024 0403 	bic.w	r4, r4, #3
 8003b98:	42a0      	cmp	r0, r4
 8003b9a:	d0f8      	beq.n	8003b8e <sbrk_aligned+0x22>
 8003b9c:	1a21      	subs	r1, r4, r0
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	f000 fca2 	bl	80044e8 <_sbrk_r>
 8003ba4:	3001      	adds	r0, #1
 8003ba6:	d1f2      	bne.n	8003b8e <sbrk_aligned+0x22>
 8003ba8:	e7ef      	b.n	8003b8a <sbrk_aligned+0x1e>
 8003baa:	bf00      	nop
 8003bac:	200002e8 	.word	0x200002e8

08003bb0 <_malloc_r>:
 8003bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bb4:	1ccd      	adds	r5, r1, #3
 8003bb6:	f025 0503 	bic.w	r5, r5, #3
 8003bba:	3508      	adds	r5, #8
 8003bbc:	2d0c      	cmp	r5, #12
 8003bbe:	bf38      	it	cc
 8003bc0:	250c      	movcc	r5, #12
 8003bc2:	2d00      	cmp	r5, #0
 8003bc4:	4606      	mov	r6, r0
 8003bc6:	db01      	blt.n	8003bcc <_malloc_r+0x1c>
 8003bc8:	42a9      	cmp	r1, r5
 8003bca:	d904      	bls.n	8003bd6 <_malloc_r+0x26>
 8003bcc:	230c      	movs	r3, #12
 8003bce:	6033      	str	r3, [r6, #0]
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003cac <_malloc_r+0xfc>
 8003bda:	f000 f869 	bl	8003cb0 <__malloc_lock>
 8003bde:	f8d8 3000 	ldr.w	r3, [r8]
 8003be2:	461c      	mov	r4, r3
 8003be4:	bb44      	cbnz	r4, 8003c38 <_malloc_r+0x88>
 8003be6:	4629      	mov	r1, r5
 8003be8:	4630      	mov	r0, r6
 8003bea:	f7ff ffbf 	bl	8003b6c <sbrk_aligned>
 8003bee:	1c43      	adds	r3, r0, #1
 8003bf0:	4604      	mov	r4, r0
 8003bf2:	d158      	bne.n	8003ca6 <_malloc_r+0xf6>
 8003bf4:	f8d8 4000 	ldr.w	r4, [r8]
 8003bf8:	4627      	mov	r7, r4
 8003bfa:	2f00      	cmp	r7, #0
 8003bfc:	d143      	bne.n	8003c86 <_malloc_r+0xd6>
 8003bfe:	2c00      	cmp	r4, #0
 8003c00:	d04b      	beq.n	8003c9a <_malloc_r+0xea>
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	4639      	mov	r1, r7
 8003c06:	4630      	mov	r0, r6
 8003c08:	eb04 0903 	add.w	r9, r4, r3
 8003c0c:	f000 fc6c 	bl	80044e8 <_sbrk_r>
 8003c10:	4581      	cmp	r9, r0
 8003c12:	d142      	bne.n	8003c9a <_malloc_r+0xea>
 8003c14:	6821      	ldr	r1, [r4, #0]
 8003c16:	1a6d      	subs	r5, r5, r1
 8003c18:	4629      	mov	r1, r5
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	f7ff ffa6 	bl	8003b6c <sbrk_aligned>
 8003c20:	3001      	adds	r0, #1
 8003c22:	d03a      	beq.n	8003c9a <_malloc_r+0xea>
 8003c24:	6823      	ldr	r3, [r4, #0]
 8003c26:	442b      	add	r3, r5
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	f8d8 3000 	ldr.w	r3, [r8]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	bb62      	cbnz	r2, 8003c8c <_malloc_r+0xdc>
 8003c32:	f8c8 7000 	str.w	r7, [r8]
 8003c36:	e00f      	b.n	8003c58 <_malloc_r+0xa8>
 8003c38:	6822      	ldr	r2, [r4, #0]
 8003c3a:	1b52      	subs	r2, r2, r5
 8003c3c:	d420      	bmi.n	8003c80 <_malloc_r+0xd0>
 8003c3e:	2a0b      	cmp	r2, #11
 8003c40:	d917      	bls.n	8003c72 <_malloc_r+0xc2>
 8003c42:	1961      	adds	r1, r4, r5
 8003c44:	42a3      	cmp	r3, r4
 8003c46:	6025      	str	r5, [r4, #0]
 8003c48:	bf18      	it	ne
 8003c4a:	6059      	strne	r1, [r3, #4]
 8003c4c:	6863      	ldr	r3, [r4, #4]
 8003c4e:	bf08      	it	eq
 8003c50:	f8c8 1000 	streq.w	r1, [r8]
 8003c54:	5162      	str	r2, [r4, r5]
 8003c56:	604b      	str	r3, [r1, #4]
 8003c58:	4630      	mov	r0, r6
 8003c5a:	f000 f82f 	bl	8003cbc <__malloc_unlock>
 8003c5e:	f104 000b 	add.w	r0, r4, #11
 8003c62:	1d23      	adds	r3, r4, #4
 8003c64:	f020 0007 	bic.w	r0, r0, #7
 8003c68:	1ac2      	subs	r2, r0, r3
 8003c6a:	bf1c      	itt	ne
 8003c6c:	1a1b      	subne	r3, r3, r0
 8003c6e:	50a3      	strne	r3, [r4, r2]
 8003c70:	e7af      	b.n	8003bd2 <_malloc_r+0x22>
 8003c72:	6862      	ldr	r2, [r4, #4]
 8003c74:	42a3      	cmp	r3, r4
 8003c76:	bf0c      	ite	eq
 8003c78:	f8c8 2000 	streq.w	r2, [r8]
 8003c7c:	605a      	strne	r2, [r3, #4]
 8003c7e:	e7eb      	b.n	8003c58 <_malloc_r+0xa8>
 8003c80:	4623      	mov	r3, r4
 8003c82:	6864      	ldr	r4, [r4, #4]
 8003c84:	e7ae      	b.n	8003be4 <_malloc_r+0x34>
 8003c86:	463c      	mov	r4, r7
 8003c88:	687f      	ldr	r7, [r7, #4]
 8003c8a:	e7b6      	b.n	8003bfa <_malloc_r+0x4a>
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	42a3      	cmp	r3, r4
 8003c92:	d1fb      	bne.n	8003c8c <_malloc_r+0xdc>
 8003c94:	2300      	movs	r3, #0
 8003c96:	6053      	str	r3, [r2, #4]
 8003c98:	e7de      	b.n	8003c58 <_malloc_r+0xa8>
 8003c9a:	230c      	movs	r3, #12
 8003c9c:	6033      	str	r3, [r6, #0]
 8003c9e:	4630      	mov	r0, r6
 8003ca0:	f000 f80c 	bl	8003cbc <__malloc_unlock>
 8003ca4:	e794      	b.n	8003bd0 <_malloc_r+0x20>
 8003ca6:	6005      	str	r5, [r0, #0]
 8003ca8:	e7d6      	b.n	8003c58 <_malloc_r+0xa8>
 8003caa:	bf00      	nop
 8003cac:	200002ec 	.word	0x200002ec

08003cb0 <__malloc_lock>:
 8003cb0:	4801      	ldr	r0, [pc, #4]	@ (8003cb8 <__malloc_lock+0x8>)
 8003cb2:	f7ff bf0e 	b.w	8003ad2 <__retarget_lock_acquire_recursive>
 8003cb6:	bf00      	nop
 8003cb8:	200002e4 	.word	0x200002e4

08003cbc <__malloc_unlock>:
 8003cbc:	4801      	ldr	r0, [pc, #4]	@ (8003cc4 <__malloc_unlock+0x8>)
 8003cbe:	f7ff bf09 	b.w	8003ad4 <__retarget_lock_release_recursive>
 8003cc2:	bf00      	nop
 8003cc4:	200002e4 	.word	0x200002e4

08003cc8 <__sfputc_r>:
 8003cc8:	6893      	ldr	r3, [r2, #8]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	b410      	push	{r4}
 8003cd0:	6093      	str	r3, [r2, #8]
 8003cd2:	da08      	bge.n	8003ce6 <__sfputc_r+0x1e>
 8003cd4:	6994      	ldr	r4, [r2, #24]
 8003cd6:	42a3      	cmp	r3, r4
 8003cd8:	db01      	blt.n	8003cde <__sfputc_r+0x16>
 8003cda:	290a      	cmp	r1, #10
 8003cdc:	d103      	bne.n	8003ce6 <__sfputc_r+0x1e>
 8003cde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ce2:	f000 bb6d 	b.w	80043c0 <__swbuf_r>
 8003ce6:	6813      	ldr	r3, [r2, #0]
 8003ce8:	1c58      	adds	r0, r3, #1
 8003cea:	6010      	str	r0, [r2, #0]
 8003cec:	7019      	strb	r1, [r3, #0]
 8003cee:	4608      	mov	r0, r1
 8003cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <__sfputs_r>:
 8003cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf8:	4606      	mov	r6, r0
 8003cfa:	460f      	mov	r7, r1
 8003cfc:	4614      	mov	r4, r2
 8003cfe:	18d5      	adds	r5, r2, r3
 8003d00:	42ac      	cmp	r4, r5
 8003d02:	d101      	bne.n	8003d08 <__sfputs_r+0x12>
 8003d04:	2000      	movs	r0, #0
 8003d06:	e007      	b.n	8003d18 <__sfputs_r+0x22>
 8003d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d0c:	463a      	mov	r2, r7
 8003d0e:	4630      	mov	r0, r6
 8003d10:	f7ff ffda 	bl	8003cc8 <__sfputc_r>
 8003d14:	1c43      	adds	r3, r0, #1
 8003d16:	d1f3      	bne.n	8003d00 <__sfputs_r+0xa>
 8003d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d1c <_vfiprintf_r>:
 8003d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d20:	460d      	mov	r5, r1
 8003d22:	b09d      	sub	sp, #116	@ 0x74
 8003d24:	4614      	mov	r4, r2
 8003d26:	4698      	mov	r8, r3
 8003d28:	4606      	mov	r6, r0
 8003d2a:	b118      	cbz	r0, 8003d34 <_vfiprintf_r+0x18>
 8003d2c:	6a03      	ldr	r3, [r0, #32]
 8003d2e:	b90b      	cbnz	r3, 8003d34 <_vfiprintf_r+0x18>
 8003d30:	f7ff fdca 	bl	80038c8 <__sinit>
 8003d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d36:	07d9      	lsls	r1, r3, #31
 8003d38:	d405      	bmi.n	8003d46 <_vfiprintf_r+0x2a>
 8003d3a:	89ab      	ldrh	r3, [r5, #12]
 8003d3c:	059a      	lsls	r2, r3, #22
 8003d3e:	d402      	bmi.n	8003d46 <_vfiprintf_r+0x2a>
 8003d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d42:	f7ff fec6 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 8003d46:	89ab      	ldrh	r3, [r5, #12]
 8003d48:	071b      	lsls	r3, r3, #28
 8003d4a:	d501      	bpl.n	8003d50 <_vfiprintf_r+0x34>
 8003d4c:	692b      	ldr	r3, [r5, #16]
 8003d4e:	b99b      	cbnz	r3, 8003d78 <_vfiprintf_r+0x5c>
 8003d50:	4629      	mov	r1, r5
 8003d52:	4630      	mov	r0, r6
 8003d54:	f000 fb72 	bl	800443c <__swsetup_r>
 8003d58:	b170      	cbz	r0, 8003d78 <_vfiprintf_r+0x5c>
 8003d5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d5c:	07dc      	lsls	r4, r3, #31
 8003d5e:	d504      	bpl.n	8003d6a <_vfiprintf_r+0x4e>
 8003d60:	f04f 30ff 	mov.w	r0, #4294967295
 8003d64:	b01d      	add	sp, #116	@ 0x74
 8003d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d6a:	89ab      	ldrh	r3, [r5, #12]
 8003d6c:	0598      	lsls	r0, r3, #22
 8003d6e:	d4f7      	bmi.n	8003d60 <_vfiprintf_r+0x44>
 8003d70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d72:	f7ff feaf 	bl	8003ad4 <__retarget_lock_release_recursive>
 8003d76:	e7f3      	b.n	8003d60 <_vfiprintf_r+0x44>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d7c:	2320      	movs	r3, #32
 8003d7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d82:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d86:	2330      	movs	r3, #48	@ 0x30
 8003d88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003f38 <_vfiprintf_r+0x21c>
 8003d8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d90:	f04f 0901 	mov.w	r9, #1
 8003d94:	4623      	mov	r3, r4
 8003d96:	469a      	mov	sl, r3
 8003d98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d9c:	b10a      	cbz	r2, 8003da2 <_vfiprintf_r+0x86>
 8003d9e:	2a25      	cmp	r2, #37	@ 0x25
 8003da0:	d1f9      	bne.n	8003d96 <_vfiprintf_r+0x7a>
 8003da2:	ebba 0b04 	subs.w	fp, sl, r4
 8003da6:	d00b      	beq.n	8003dc0 <_vfiprintf_r+0xa4>
 8003da8:	465b      	mov	r3, fp
 8003daa:	4622      	mov	r2, r4
 8003dac:	4629      	mov	r1, r5
 8003dae:	4630      	mov	r0, r6
 8003db0:	f7ff ffa1 	bl	8003cf6 <__sfputs_r>
 8003db4:	3001      	adds	r0, #1
 8003db6:	f000 80a7 	beq.w	8003f08 <_vfiprintf_r+0x1ec>
 8003dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dbc:	445a      	add	r2, fp
 8003dbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8003dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 809f 	beq.w	8003f08 <_vfiprintf_r+0x1ec>
 8003dca:	2300      	movs	r3, #0
 8003dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dd4:	f10a 0a01 	add.w	sl, sl, #1
 8003dd8:	9304      	str	r3, [sp, #16]
 8003dda:	9307      	str	r3, [sp, #28]
 8003ddc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003de0:	931a      	str	r3, [sp, #104]	@ 0x68
 8003de2:	4654      	mov	r4, sl
 8003de4:	2205      	movs	r2, #5
 8003de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dea:	4853      	ldr	r0, [pc, #332]	@ (8003f38 <_vfiprintf_r+0x21c>)
 8003dec:	f7fc fa18 	bl	8000220 <memchr>
 8003df0:	9a04      	ldr	r2, [sp, #16]
 8003df2:	b9d8      	cbnz	r0, 8003e2c <_vfiprintf_r+0x110>
 8003df4:	06d1      	lsls	r1, r2, #27
 8003df6:	bf44      	itt	mi
 8003df8:	2320      	movmi	r3, #32
 8003dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dfe:	0713      	lsls	r3, r2, #28
 8003e00:	bf44      	itt	mi
 8003e02:	232b      	movmi	r3, #43	@ 0x2b
 8003e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e08:	f89a 3000 	ldrb.w	r3, [sl]
 8003e0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e0e:	d015      	beq.n	8003e3c <_vfiprintf_r+0x120>
 8003e10:	9a07      	ldr	r2, [sp, #28]
 8003e12:	4654      	mov	r4, sl
 8003e14:	2000      	movs	r0, #0
 8003e16:	f04f 0c0a 	mov.w	ip, #10
 8003e1a:	4621      	mov	r1, r4
 8003e1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e20:	3b30      	subs	r3, #48	@ 0x30
 8003e22:	2b09      	cmp	r3, #9
 8003e24:	d94b      	bls.n	8003ebe <_vfiprintf_r+0x1a2>
 8003e26:	b1b0      	cbz	r0, 8003e56 <_vfiprintf_r+0x13a>
 8003e28:	9207      	str	r2, [sp, #28]
 8003e2a:	e014      	b.n	8003e56 <_vfiprintf_r+0x13a>
 8003e2c:	eba0 0308 	sub.w	r3, r0, r8
 8003e30:	fa09 f303 	lsl.w	r3, r9, r3
 8003e34:	4313      	orrs	r3, r2
 8003e36:	9304      	str	r3, [sp, #16]
 8003e38:	46a2      	mov	sl, r4
 8003e3a:	e7d2      	b.n	8003de2 <_vfiprintf_r+0xc6>
 8003e3c:	9b03      	ldr	r3, [sp, #12]
 8003e3e:	1d19      	adds	r1, r3, #4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	9103      	str	r1, [sp, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	bfbb      	ittet	lt
 8003e48:	425b      	neglt	r3, r3
 8003e4a:	f042 0202 	orrlt.w	r2, r2, #2
 8003e4e:	9307      	strge	r3, [sp, #28]
 8003e50:	9307      	strlt	r3, [sp, #28]
 8003e52:	bfb8      	it	lt
 8003e54:	9204      	strlt	r2, [sp, #16]
 8003e56:	7823      	ldrb	r3, [r4, #0]
 8003e58:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e5a:	d10a      	bne.n	8003e72 <_vfiprintf_r+0x156>
 8003e5c:	7863      	ldrb	r3, [r4, #1]
 8003e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e60:	d132      	bne.n	8003ec8 <_vfiprintf_r+0x1ac>
 8003e62:	9b03      	ldr	r3, [sp, #12]
 8003e64:	1d1a      	adds	r2, r3, #4
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	9203      	str	r2, [sp, #12]
 8003e6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e6e:	3402      	adds	r4, #2
 8003e70:	9305      	str	r3, [sp, #20]
 8003e72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003f48 <_vfiprintf_r+0x22c>
 8003e76:	7821      	ldrb	r1, [r4, #0]
 8003e78:	2203      	movs	r2, #3
 8003e7a:	4650      	mov	r0, sl
 8003e7c:	f7fc f9d0 	bl	8000220 <memchr>
 8003e80:	b138      	cbz	r0, 8003e92 <_vfiprintf_r+0x176>
 8003e82:	9b04      	ldr	r3, [sp, #16]
 8003e84:	eba0 000a 	sub.w	r0, r0, sl
 8003e88:	2240      	movs	r2, #64	@ 0x40
 8003e8a:	4082      	lsls	r2, r0
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	3401      	adds	r4, #1
 8003e90:	9304      	str	r3, [sp, #16]
 8003e92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e96:	4829      	ldr	r0, [pc, #164]	@ (8003f3c <_vfiprintf_r+0x220>)
 8003e98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e9c:	2206      	movs	r2, #6
 8003e9e:	f7fc f9bf 	bl	8000220 <memchr>
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d03f      	beq.n	8003f26 <_vfiprintf_r+0x20a>
 8003ea6:	4b26      	ldr	r3, [pc, #152]	@ (8003f40 <_vfiprintf_r+0x224>)
 8003ea8:	bb1b      	cbnz	r3, 8003ef2 <_vfiprintf_r+0x1d6>
 8003eaa:	9b03      	ldr	r3, [sp, #12]
 8003eac:	3307      	adds	r3, #7
 8003eae:	f023 0307 	bic.w	r3, r3, #7
 8003eb2:	3308      	adds	r3, #8
 8003eb4:	9303      	str	r3, [sp, #12]
 8003eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003eb8:	443b      	add	r3, r7
 8003eba:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ebc:	e76a      	b.n	8003d94 <_vfiprintf_r+0x78>
 8003ebe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ec2:	460c      	mov	r4, r1
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	e7a8      	b.n	8003e1a <_vfiprintf_r+0xfe>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	3401      	adds	r4, #1
 8003ecc:	9305      	str	r3, [sp, #20]
 8003ece:	4619      	mov	r1, r3
 8003ed0:	f04f 0c0a 	mov.w	ip, #10
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003eda:	3a30      	subs	r2, #48	@ 0x30
 8003edc:	2a09      	cmp	r2, #9
 8003ede:	d903      	bls.n	8003ee8 <_vfiprintf_r+0x1cc>
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0c6      	beq.n	8003e72 <_vfiprintf_r+0x156>
 8003ee4:	9105      	str	r1, [sp, #20]
 8003ee6:	e7c4      	b.n	8003e72 <_vfiprintf_r+0x156>
 8003ee8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003eec:	4604      	mov	r4, r0
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e7f0      	b.n	8003ed4 <_vfiprintf_r+0x1b8>
 8003ef2:	ab03      	add	r3, sp, #12
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	462a      	mov	r2, r5
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <_vfiprintf_r+0x228>)
 8003efa:	a904      	add	r1, sp, #16
 8003efc:	4630      	mov	r0, r6
 8003efe:	f3af 8000 	nop.w
 8003f02:	4607      	mov	r7, r0
 8003f04:	1c78      	adds	r0, r7, #1
 8003f06:	d1d6      	bne.n	8003eb6 <_vfiprintf_r+0x19a>
 8003f08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f0a:	07d9      	lsls	r1, r3, #31
 8003f0c:	d405      	bmi.n	8003f1a <_vfiprintf_r+0x1fe>
 8003f0e:	89ab      	ldrh	r3, [r5, #12]
 8003f10:	059a      	lsls	r2, r3, #22
 8003f12:	d402      	bmi.n	8003f1a <_vfiprintf_r+0x1fe>
 8003f14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f16:	f7ff fddd 	bl	8003ad4 <__retarget_lock_release_recursive>
 8003f1a:	89ab      	ldrh	r3, [r5, #12]
 8003f1c:	065b      	lsls	r3, r3, #25
 8003f1e:	f53f af1f 	bmi.w	8003d60 <_vfiprintf_r+0x44>
 8003f22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f24:	e71e      	b.n	8003d64 <_vfiprintf_r+0x48>
 8003f26:	ab03      	add	r3, sp, #12
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	462a      	mov	r2, r5
 8003f2c:	4b05      	ldr	r3, [pc, #20]	@ (8003f44 <_vfiprintf_r+0x228>)
 8003f2e:	a904      	add	r1, sp, #16
 8003f30:	4630      	mov	r0, r6
 8003f32:	f000 f879 	bl	8004028 <_printf_i>
 8003f36:	e7e4      	b.n	8003f02 <_vfiprintf_r+0x1e6>
 8003f38:	08004678 	.word	0x08004678
 8003f3c:	08004682 	.word	0x08004682
 8003f40:	00000000 	.word	0x00000000
 8003f44:	08003cf7 	.word	0x08003cf7
 8003f48:	0800467e 	.word	0x0800467e

08003f4c <_printf_common>:
 8003f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f50:	4616      	mov	r6, r2
 8003f52:	4698      	mov	r8, r3
 8003f54:	688a      	ldr	r2, [r1, #8]
 8003f56:	690b      	ldr	r3, [r1, #16]
 8003f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	bfb8      	it	lt
 8003f60:	4613      	movlt	r3, r2
 8003f62:	6033      	str	r3, [r6, #0]
 8003f64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f68:	4607      	mov	r7, r0
 8003f6a:	460c      	mov	r4, r1
 8003f6c:	b10a      	cbz	r2, 8003f72 <_printf_common+0x26>
 8003f6e:	3301      	adds	r3, #1
 8003f70:	6033      	str	r3, [r6, #0]
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	0699      	lsls	r1, r3, #26
 8003f76:	bf42      	ittt	mi
 8003f78:	6833      	ldrmi	r3, [r6, #0]
 8003f7a:	3302      	addmi	r3, #2
 8003f7c:	6033      	strmi	r3, [r6, #0]
 8003f7e:	6825      	ldr	r5, [r4, #0]
 8003f80:	f015 0506 	ands.w	r5, r5, #6
 8003f84:	d106      	bne.n	8003f94 <_printf_common+0x48>
 8003f86:	f104 0a19 	add.w	sl, r4, #25
 8003f8a:	68e3      	ldr	r3, [r4, #12]
 8003f8c:	6832      	ldr	r2, [r6, #0]
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	42ab      	cmp	r3, r5
 8003f92:	dc26      	bgt.n	8003fe2 <_printf_common+0x96>
 8003f94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f98:	6822      	ldr	r2, [r4, #0]
 8003f9a:	3b00      	subs	r3, #0
 8003f9c:	bf18      	it	ne
 8003f9e:	2301      	movne	r3, #1
 8003fa0:	0692      	lsls	r2, r2, #26
 8003fa2:	d42b      	bmi.n	8003ffc <_printf_common+0xb0>
 8003fa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003fa8:	4641      	mov	r1, r8
 8003faa:	4638      	mov	r0, r7
 8003fac:	47c8      	blx	r9
 8003fae:	3001      	adds	r0, #1
 8003fb0:	d01e      	beq.n	8003ff0 <_printf_common+0xa4>
 8003fb2:	6823      	ldr	r3, [r4, #0]
 8003fb4:	6922      	ldr	r2, [r4, #16]
 8003fb6:	f003 0306 	and.w	r3, r3, #6
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	bf02      	ittt	eq
 8003fbe:	68e5      	ldreq	r5, [r4, #12]
 8003fc0:	6833      	ldreq	r3, [r6, #0]
 8003fc2:	1aed      	subeq	r5, r5, r3
 8003fc4:	68a3      	ldr	r3, [r4, #8]
 8003fc6:	bf0c      	ite	eq
 8003fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fcc:	2500      	movne	r5, #0
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	bfc4      	itt	gt
 8003fd2:	1a9b      	subgt	r3, r3, r2
 8003fd4:	18ed      	addgt	r5, r5, r3
 8003fd6:	2600      	movs	r6, #0
 8003fd8:	341a      	adds	r4, #26
 8003fda:	42b5      	cmp	r5, r6
 8003fdc:	d11a      	bne.n	8004014 <_printf_common+0xc8>
 8003fde:	2000      	movs	r0, #0
 8003fe0:	e008      	b.n	8003ff4 <_printf_common+0xa8>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	4652      	mov	r2, sl
 8003fe6:	4641      	mov	r1, r8
 8003fe8:	4638      	mov	r0, r7
 8003fea:	47c8      	blx	r9
 8003fec:	3001      	adds	r0, #1
 8003fee:	d103      	bne.n	8003ff8 <_printf_common+0xac>
 8003ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff8:	3501      	adds	r5, #1
 8003ffa:	e7c6      	b.n	8003f8a <_printf_common+0x3e>
 8003ffc:	18e1      	adds	r1, r4, r3
 8003ffe:	1c5a      	adds	r2, r3, #1
 8004000:	2030      	movs	r0, #48	@ 0x30
 8004002:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004006:	4422      	add	r2, r4
 8004008:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800400c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004010:	3302      	adds	r3, #2
 8004012:	e7c7      	b.n	8003fa4 <_printf_common+0x58>
 8004014:	2301      	movs	r3, #1
 8004016:	4622      	mov	r2, r4
 8004018:	4641      	mov	r1, r8
 800401a:	4638      	mov	r0, r7
 800401c:	47c8      	blx	r9
 800401e:	3001      	adds	r0, #1
 8004020:	d0e6      	beq.n	8003ff0 <_printf_common+0xa4>
 8004022:	3601      	adds	r6, #1
 8004024:	e7d9      	b.n	8003fda <_printf_common+0x8e>
	...

08004028 <_printf_i>:
 8004028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800402c:	7e0f      	ldrb	r7, [r1, #24]
 800402e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004030:	2f78      	cmp	r7, #120	@ 0x78
 8004032:	4691      	mov	r9, r2
 8004034:	4680      	mov	r8, r0
 8004036:	460c      	mov	r4, r1
 8004038:	469a      	mov	sl, r3
 800403a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800403e:	d807      	bhi.n	8004050 <_printf_i+0x28>
 8004040:	2f62      	cmp	r7, #98	@ 0x62
 8004042:	d80a      	bhi.n	800405a <_printf_i+0x32>
 8004044:	2f00      	cmp	r7, #0
 8004046:	f000 80d2 	beq.w	80041ee <_printf_i+0x1c6>
 800404a:	2f58      	cmp	r7, #88	@ 0x58
 800404c:	f000 80b9 	beq.w	80041c2 <_printf_i+0x19a>
 8004050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004054:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004058:	e03a      	b.n	80040d0 <_printf_i+0xa8>
 800405a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800405e:	2b15      	cmp	r3, #21
 8004060:	d8f6      	bhi.n	8004050 <_printf_i+0x28>
 8004062:	a101      	add	r1, pc, #4	@ (adr r1, 8004068 <_printf_i+0x40>)
 8004064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004068:	080040c1 	.word	0x080040c1
 800406c:	080040d5 	.word	0x080040d5
 8004070:	08004051 	.word	0x08004051
 8004074:	08004051 	.word	0x08004051
 8004078:	08004051 	.word	0x08004051
 800407c:	08004051 	.word	0x08004051
 8004080:	080040d5 	.word	0x080040d5
 8004084:	08004051 	.word	0x08004051
 8004088:	08004051 	.word	0x08004051
 800408c:	08004051 	.word	0x08004051
 8004090:	08004051 	.word	0x08004051
 8004094:	080041d5 	.word	0x080041d5
 8004098:	080040ff 	.word	0x080040ff
 800409c:	0800418f 	.word	0x0800418f
 80040a0:	08004051 	.word	0x08004051
 80040a4:	08004051 	.word	0x08004051
 80040a8:	080041f7 	.word	0x080041f7
 80040ac:	08004051 	.word	0x08004051
 80040b0:	080040ff 	.word	0x080040ff
 80040b4:	08004051 	.word	0x08004051
 80040b8:	08004051 	.word	0x08004051
 80040bc:	08004197 	.word	0x08004197
 80040c0:	6833      	ldr	r3, [r6, #0]
 80040c2:	1d1a      	adds	r2, r3, #4
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6032      	str	r2, [r6, #0]
 80040c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040d0:	2301      	movs	r3, #1
 80040d2:	e09d      	b.n	8004210 <_printf_i+0x1e8>
 80040d4:	6833      	ldr	r3, [r6, #0]
 80040d6:	6820      	ldr	r0, [r4, #0]
 80040d8:	1d19      	adds	r1, r3, #4
 80040da:	6031      	str	r1, [r6, #0]
 80040dc:	0606      	lsls	r6, r0, #24
 80040de:	d501      	bpl.n	80040e4 <_printf_i+0xbc>
 80040e0:	681d      	ldr	r5, [r3, #0]
 80040e2:	e003      	b.n	80040ec <_printf_i+0xc4>
 80040e4:	0645      	lsls	r5, r0, #25
 80040e6:	d5fb      	bpl.n	80040e0 <_printf_i+0xb8>
 80040e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040ec:	2d00      	cmp	r5, #0
 80040ee:	da03      	bge.n	80040f8 <_printf_i+0xd0>
 80040f0:	232d      	movs	r3, #45	@ 0x2d
 80040f2:	426d      	negs	r5, r5
 80040f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040f8:	4859      	ldr	r0, [pc, #356]	@ (8004260 <_printf_i+0x238>)
 80040fa:	230a      	movs	r3, #10
 80040fc:	e011      	b.n	8004122 <_printf_i+0xfa>
 80040fe:	6821      	ldr	r1, [r4, #0]
 8004100:	6833      	ldr	r3, [r6, #0]
 8004102:	0608      	lsls	r0, r1, #24
 8004104:	f853 5b04 	ldr.w	r5, [r3], #4
 8004108:	d402      	bmi.n	8004110 <_printf_i+0xe8>
 800410a:	0649      	lsls	r1, r1, #25
 800410c:	bf48      	it	mi
 800410e:	b2ad      	uxthmi	r5, r5
 8004110:	2f6f      	cmp	r7, #111	@ 0x6f
 8004112:	4853      	ldr	r0, [pc, #332]	@ (8004260 <_printf_i+0x238>)
 8004114:	6033      	str	r3, [r6, #0]
 8004116:	bf14      	ite	ne
 8004118:	230a      	movne	r3, #10
 800411a:	2308      	moveq	r3, #8
 800411c:	2100      	movs	r1, #0
 800411e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004122:	6866      	ldr	r6, [r4, #4]
 8004124:	60a6      	str	r6, [r4, #8]
 8004126:	2e00      	cmp	r6, #0
 8004128:	bfa2      	ittt	ge
 800412a:	6821      	ldrge	r1, [r4, #0]
 800412c:	f021 0104 	bicge.w	r1, r1, #4
 8004130:	6021      	strge	r1, [r4, #0]
 8004132:	b90d      	cbnz	r5, 8004138 <_printf_i+0x110>
 8004134:	2e00      	cmp	r6, #0
 8004136:	d04b      	beq.n	80041d0 <_printf_i+0x1a8>
 8004138:	4616      	mov	r6, r2
 800413a:	fbb5 f1f3 	udiv	r1, r5, r3
 800413e:	fb03 5711 	mls	r7, r3, r1, r5
 8004142:	5dc7      	ldrb	r7, [r0, r7]
 8004144:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004148:	462f      	mov	r7, r5
 800414a:	42bb      	cmp	r3, r7
 800414c:	460d      	mov	r5, r1
 800414e:	d9f4      	bls.n	800413a <_printf_i+0x112>
 8004150:	2b08      	cmp	r3, #8
 8004152:	d10b      	bne.n	800416c <_printf_i+0x144>
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	07df      	lsls	r7, r3, #31
 8004158:	d508      	bpl.n	800416c <_printf_i+0x144>
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	6861      	ldr	r1, [r4, #4]
 800415e:	4299      	cmp	r1, r3
 8004160:	bfde      	ittt	le
 8004162:	2330      	movle	r3, #48	@ 0x30
 8004164:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004168:	f106 36ff 	addle.w	r6, r6, #4294967295
 800416c:	1b92      	subs	r2, r2, r6
 800416e:	6122      	str	r2, [r4, #16]
 8004170:	f8cd a000 	str.w	sl, [sp]
 8004174:	464b      	mov	r3, r9
 8004176:	aa03      	add	r2, sp, #12
 8004178:	4621      	mov	r1, r4
 800417a:	4640      	mov	r0, r8
 800417c:	f7ff fee6 	bl	8003f4c <_printf_common>
 8004180:	3001      	adds	r0, #1
 8004182:	d14a      	bne.n	800421a <_printf_i+0x1f2>
 8004184:	f04f 30ff 	mov.w	r0, #4294967295
 8004188:	b004      	add	sp, #16
 800418a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	f043 0320 	orr.w	r3, r3, #32
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	4833      	ldr	r0, [pc, #204]	@ (8004264 <_printf_i+0x23c>)
 8004198:	2778      	movs	r7, #120	@ 0x78
 800419a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800419e:	6823      	ldr	r3, [r4, #0]
 80041a0:	6831      	ldr	r1, [r6, #0]
 80041a2:	061f      	lsls	r7, r3, #24
 80041a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80041a8:	d402      	bmi.n	80041b0 <_printf_i+0x188>
 80041aa:	065f      	lsls	r7, r3, #25
 80041ac:	bf48      	it	mi
 80041ae:	b2ad      	uxthmi	r5, r5
 80041b0:	6031      	str	r1, [r6, #0]
 80041b2:	07d9      	lsls	r1, r3, #31
 80041b4:	bf44      	itt	mi
 80041b6:	f043 0320 	orrmi.w	r3, r3, #32
 80041ba:	6023      	strmi	r3, [r4, #0]
 80041bc:	b11d      	cbz	r5, 80041c6 <_printf_i+0x19e>
 80041be:	2310      	movs	r3, #16
 80041c0:	e7ac      	b.n	800411c <_printf_i+0xf4>
 80041c2:	4827      	ldr	r0, [pc, #156]	@ (8004260 <_printf_i+0x238>)
 80041c4:	e7e9      	b.n	800419a <_printf_i+0x172>
 80041c6:	6823      	ldr	r3, [r4, #0]
 80041c8:	f023 0320 	bic.w	r3, r3, #32
 80041cc:	6023      	str	r3, [r4, #0]
 80041ce:	e7f6      	b.n	80041be <_printf_i+0x196>
 80041d0:	4616      	mov	r6, r2
 80041d2:	e7bd      	b.n	8004150 <_printf_i+0x128>
 80041d4:	6833      	ldr	r3, [r6, #0]
 80041d6:	6825      	ldr	r5, [r4, #0]
 80041d8:	6961      	ldr	r1, [r4, #20]
 80041da:	1d18      	adds	r0, r3, #4
 80041dc:	6030      	str	r0, [r6, #0]
 80041de:	062e      	lsls	r6, r5, #24
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	d501      	bpl.n	80041e8 <_printf_i+0x1c0>
 80041e4:	6019      	str	r1, [r3, #0]
 80041e6:	e002      	b.n	80041ee <_printf_i+0x1c6>
 80041e8:	0668      	lsls	r0, r5, #25
 80041ea:	d5fb      	bpl.n	80041e4 <_printf_i+0x1bc>
 80041ec:	8019      	strh	r1, [r3, #0]
 80041ee:	2300      	movs	r3, #0
 80041f0:	6123      	str	r3, [r4, #16]
 80041f2:	4616      	mov	r6, r2
 80041f4:	e7bc      	b.n	8004170 <_printf_i+0x148>
 80041f6:	6833      	ldr	r3, [r6, #0]
 80041f8:	1d1a      	adds	r2, r3, #4
 80041fa:	6032      	str	r2, [r6, #0]
 80041fc:	681e      	ldr	r6, [r3, #0]
 80041fe:	6862      	ldr	r2, [r4, #4]
 8004200:	2100      	movs	r1, #0
 8004202:	4630      	mov	r0, r6
 8004204:	f7fc f80c 	bl	8000220 <memchr>
 8004208:	b108      	cbz	r0, 800420e <_printf_i+0x1e6>
 800420a:	1b80      	subs	r0, r0, r6
 800420c:	6060      	str	r0, [r4, #4]
 800420e:	6863      	ldr	r3, [r4, #4]
 8004210:	6123      	str	r3, [r4, #16]
 8004212:	2300      	movs	r3, #0
 8004214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004218:	e7aa      	b.n	8004170 <_printf_i+0x148>
 800421a:	6923      	ldr	r3, [r4, #16]
 800421c:	4632      	mov	r2, r6
 800421e:	4649      	mov	r1, r9
 8004220:	4640      	mov	r0, r8
 8004222:	47d0      	blx	sl
 8004224:	3001      	adds	r0, #1
 8004226:	d0ad      	beq.n	8004184 <_printf_i+0x15c>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	079b      	lsls	r3, r3, #30
 800422c:	d413      	bmi.n	8004256 <_printf_i+0x22e>
 800422e:	68e0      	ldr	r0, [r4, #12]
 8004230:	9b03      	ldr	r3, [sp, #12]
 8004232:	4298      	cmp	r0, r3
 8004234:	bfb8      	it	lt
 8004236:	4618      	movlt	r0, r3
 8004238:	e7a6      	b.n	8004188 <_printf_i+0x160>
 800423a:	2301      	movs	r3, #1
 800423c:	4632      	mov	r2, r6
 800423e:	4649      	mov	r1, r9
 8004240:	4640      	mov	r0, r8
 8004242:	47d0      	blx	sl
 8004244:	3001      	adds	r0, #1
 8004246:	d09d      	beq.n	8004184 <_printf_i+0x15c>
 8004248:	3501      	adds	r5, #1
 800424a:	68e3      	ldr	r3, [r4, #12]
 800424c:	9903      	ldr	r1, [sp, #12]
 800424e:	1a5b      	subs	r3, r3, r1
 8004250:	42ab      	cmp	r3, r5
 8004252:	dcf2      	bgt.n	800423a <_printf_i+0x212>
 8004254:	e7eb      	b.n	800422e <_printf_i+0x206>
 8004256:	2500      	movs	r5, #0
 8004258:	f104 0619 	add.w	r6, r4, #25
 800425c:	e7f5      	b.n	800424a <_printf_i+0x222>
 800425e:	bf00      	nop
 8004260:	08004689 	.word	0x08004689
 8004264:	0800469a 	.word	0x0800469a

08004268 <__sflush_r>:
 8004268:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800426c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004270:	0716      	lsls	r6, r2, #28
 8004272:	4605      	mov	r5, r0
 8004274:	460c      	mov	r4, r1
 8004276:	d454      	bmi.n	8004322 <__sflush_r+0xba>
 8004278:	684b      	ldr	r3, [r1, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	dc02      	bgt.n	8004284 <__sflush_r+0x1c>
 800427e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004280:	2b00      	cmp	r3, #0
 8004282:	dd48      	ble.n	8004316 <__sflush_r+0xae>
 8004284:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004286:	2e00      	cmp	r6, #0
 8004288:	d045      	beq.n	8004316 <__sflush_r+0xae>
 800428a:	2300      	movs	r3, #0
 800428c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004290:	682f      	ldr	r7, [r5, #0]
 8004292:	6a21      	ldr	r1, [r4, #32]
 8004294:	602b      	str	r3, [r5, #0]
 8004296:	d030      	beq.n	80042fa <__sflush_r+0x92>
 8004298:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800429a:	89a3      	ldrh	r3, [r4, #12]
 800429c:	0759      	lsls	r1, r3, #29
 800429e:	d505      	bpl.n	80042ac <__sflush_r+0x44>
 80042a0:	6863      	ldr	r3, [r4, #4]
 80042a2:	1ad2      	subs	r2, r2, r3
 80042a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80042a6:	b10b      	cbz	r3, 80042ac <__sflush_r+0x44>
 80042a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80042aa:	1ad2      	subs	r2, r2, r3
 80042ac:	2300      	movs	r3, #0
 80042ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042b0:	6a21      	ldr	r1, [r4, #32]
 80042b2:	4628      	mov	r0, r5
 80042b4:	47b0      	blx	r6
 80042b6:	1c43      	adds	r3, r0, #1
 80042b8:	89a3      	ldrh	r3, [r4, #12]
 80042ba:	d106      	bne.n	80042ca <__sflush_r+0x62>
 80042bc:	6829      	ldr	r1, [r5, #0]
 80042be:	291d      	cmp	r1, #29
 80042c0:	d82b      	bhi.n	800431a <__sflush_r+0xb2>
 80042c2:	4a2a      	ldr	r2, [pc, #168]	@ (800436c <__sflush_r+0x104>)
 80042c4:	410a      	asrs	r2, r1
 80042c6:	07d6      	lsls	r6, r2, #31
 80042c8:	d427      	bmi.n	800431a <__sflush_r+0xb2>
 80042ca:	2200      	movs	r2, #0
 80042cc:	6062      	str	r2, [r4, #4]
 80042ce:	04d9      	lsls	r1, r3, #19
 80042d0:	6922      	ldr	r2, [r4, #16]
 80042d2:	6022      	str	r2, [r4, #0]
 80042d4:	d504      	bpl.n	80042e0 <__sflush_r+0x78>
 80042d6:	1c42      	adds	r2, r0, #1
 80042d8:	d101      	bne.n	80042de <__sflush_r+0x76>
 80042da:	682b      	ldr	r3, [r5, #0]
 80042dc:	b903      	cbnz	r3, 80042e0 <__sflush_r+0x78>
 80042de:	6560      	str	r0, [r4, #84]	@ 0x54
 80042e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042e2:	602f      	str	r7, [r5, #0]
 80042e4:	b1b9      	cbz	r1, 8004316 <__sflush_r+0xae>
 80042e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042ea:	4299      	cmp	r1, r3
 80042ec:	d002      	beq.n	80042f4 <__sflush_r+0x8c>
 80042ee:	4628      	mov	r0, r5
 80042f0:	f7ff fbf2 	bl	8003ad8 <_free_r>
 80042f4:	2300      	movs	r3, #0
 80042f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80042f8:	e00d      	b.n	8004316 <__sflush_r+0xae>
 80042fa:	2301      	movs	r3, #1
 80042fc:	4628      	mov	r0, r5
 80042fe:	47b0      	blx	r6
 8004300:	4602      	mov	r2, r0
 8004302:	1c50      	adds	r0, r2, #1
 8004304:	d1c9      	bne.n	800429a <__sflush_r+0x32>
 8004306:	682b      	ldr	r3, [r5, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0c6      	beq.n	800429a <__sflush_r+0x32>
 800430c:	2b1d      	cmp	r3, #29
 800430e:	d001      	beq.n	8004314 <__sflush_r+0xac>
 8004310:	2b16      	cmp	r3, #22
 8004312:	d11e      	bne.n	8004352 <__sflush_r+0xea>
 8004314:	602f      	str	r7, [r5, #0]
 8004316:	2000      	movs	r0, #0
 8004318:	e022      	b.n	8004360 <__sflush_r+0xf8>
 800431a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800431e:	b21b      	sxth	r3, r3
 8004320:	e01b      	b.n	800435a <__sflush_r+0xf2>
 8004322:	690f      	ldr	r7, [r1, #16]
 8004324:	2f00      	cmp	r7, #0
 8004326:	d0f6      	beq.n	8004316 <__sflush_r+0xae>
 8004328:	0793      	lsls	r3, r2, #30
 800432a:	680e      	ldr	r6, [r1, #0]
 800432c:	bf08      	it	eq
 800432e:	694b      	ldreq	r3, [r1, #20]
 8004330:	600f      	str	r7, [r1, #0]
 8004332:	bf18      	it	ne
 8004334:	2300      	movne	r3, #0
 8004336:	eba6 0807 	sub.w	r8, r6, r7
 800433a:	608b      	str	r3, [r1, #8]
 800433c:	f1b8 0f00 	cmp.w	r8, #0
 8004340:	dde9      	ble.n	8004316 <__sflush_r+0xae>
 8004342:	6a21      	ldr	r1, [r4, #32]
 8004344:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004346:	4643      	mov	r3, r8
 8004348:	463a      	mov	r2, r7
 800434a:	4628      	mov	r0, r5
 800434c:	47b0      	blx	r6
 800434e:	2800      	cmp	r0, #0
 8004350:	dc08      	bgt.n	8004364 <__sflush_r+0xfc>
 8004352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800435a:	81a3      	strh	r3, [r4, #12]
 800435c:	f04f 30ff 	mov.w	r0, #4294967295
 8004360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004364:	4407      	add	r7, r0
 8004366:	eba8 0800 	sub.w	r8, r8, r0
 800436a:	e7e7      	b.n	800433c <__sflush_r+0xd4>
 800436c:	dfbffffe 	.word	0xdfbffffe

08004370 <_fflush_r>:
 8004370:	b538      	push	{r3, r4, r5, lr}
 8004372:	690b      	ldr	r3, [r1, #16]
 8004374:	4605      	mov	r5, r0
 8004376:	460c      	mov	r4, r1
 8004378:	b913      	cbnz	r3, 8004380 <_fflush_r+0x10>
 800437a:	2500      	movs	r5, #0
 800437c:	4628      	mov	r0, r5
 800437e:	bd38      	pop	{r3, r4, r5, pc}
 8004380:	b118      	cbz	r0, 800438a <_fflush_r+0x1a>
 8004382:	6a03      	ldr	r3, [r0, #32]
 8004384:	b90b      	cbnz	r3, 800438a <_fflush_r+0x1a>
 8004386:	f7ff fa9f 	bl	80038c8 <__sinit>
 800438a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f3      	beq.n	800437a <_fflush_r+0xa>
 8004392:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004394:	07d0      	lsls	r0, r2, #31
 8004396:	d404      	bmi.n	80043a2 <_fflush_r+0x32>
 8004398:	0599      	lsls	r1, r3, #22
 800439a:	d402      	bmi.n	80043a2 <_fflush_r+0x32>
 800439c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800439e:	f7ff fb98 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 80043a2:	4628      	mov	r0, r5
 80043a4:	4621      	mov	r1, r4
 80043a6:	f7ff ff5f 	bl	8004268 <__sflush_r>
 80043aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043ac:	07da      	lsls	r2, r3, #31
 80043ae:	4605      	mov	r5, r0
 80043b0:	d4e4      	bmi.n	800437c <_fflush_r+0xc>
 80043b2:	89a3      	ldrh	r3, [r4, #12]
 80043b4:	059b      	lsls	r3, r3, #22
 80043b6:	d4e1      	bmi.n	800437c <_fflush_r+0xc>
 80043b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043ba:	f7ff fb8b 	bl	8003ad4 <__retarget_lock_release_recursive>
 80043be:	e7dd      	b.n	800437c <_fflush_r+0xc>

080043c0 <__swbuf_r>:
 80043c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c2:	460e      	mov	r6, r1
 80043c4:	4614      	mov	r4, r2
 80043c6:	4605      	mov	r5, r0
 80043c8:	b118      	cbz	r0, 80043d2 <__swbuf_r+0x12>
 80043ca:	6a03      	ldr	r3, [r0, #32]
 80043cc:	b90b      	cbnz	r3, 80043d2 <__swbuf_r+0x12>
 80043ce:	f7ff fa7b 	bl	80038c8 <__sinit>
 80043d2:	69a3      	ldr	r3, [r4, #24]
 80043d4:	60a3      	str	r3, [r4, #8]
 80043d6:	89a3      	ldrh	r3, [r4, #12]
 80043d8:	071a      	lsls	r2, r3, #28
 80043da:	d501      	bpl.n	80043e0 <__swbuf_r+0x20>
 80043dc:	6923      	ldr	r3, [r4, #16]
 80043de:	b943      	cbnz	r3, 80043f2 <__swbuf_r+0x32>
 80043e0:	4621      	mov	r1, r4
 80043e2:	4628      	mov	r0, r5
 80043e4:	f000 f82a 	bl	800443c <__swsetup_r>
 80043e8:	b118      	cbz	r0, 80043f2 <__swbuf_r+0x32>
 80043ea:	f04f 37ff 	mov.w	r7, #4294967295
 80043ee:	4638      	mov	r0, r7
 80043f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	6922      	ldr	r2, [r4, #16]
 80043f6:	1a98      	subs	r0, r3, r2
 80043f8:	6963      	ldr	r3, [r4, #20]
 80043fa:	b2f6      	uxtb	r6, r6
 80043fc:	4283      	cmp	r3, r0
 80043fe:	4637      	mov	r7, r6
 8004400:	dc05      	bgt.n	800440e <__swbuf_r+0x4e>
 8004402:	4621      	mov	r1, r4
 8004404:	4628      	mov	r0, r5
 8004406:	f7ff ffb3 	bl	8004370 <_fflush_r>
 800440a:	2800      	cmp	r0, #0
 800440c:	d1ed      	bne.n	80043ea <__swbuf_r+0x2a>
 800440e:	68a3      	ldr	r3, [r4, #8]
 8004410:	3b01      	subs	r3, #1
 8004412:	60a3      	str	r3, [r4, #8]
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	6022      	str	r2, [r4, #0]
 800441a:	701e      	strb	r6, [r3, #0]
 800441c:	6962      	ldr	r2, [r4, #20]
 800441e:	1c43      	adds	r3, r0, #1
 8004420:	429a      	cmp	r2, r3
 8004422:	d004      	beq.n	800442e <__swbuf_r+0x6e>
 8004424:	89a3      	ldrh	r3, [r4, #12]
 8004426:	07db      	lsls	r3, r3, #31
 8004428:	d5e1      	bpl.n	80043ee <__swbuf_r+0x2e>
 800442a:	2e0a      	cmp	r6, #10
 800442c:	d1df      	bne.n	80043ee <__swbuf_r+0x2e>
 800442e:	4621      	mov	r1, r4
 8004430:	4628      	mov	r0, r5
 8004432:	f7ff ff9d 	bl	8004370 <_fflush_r>
 8004436:	2800      	cmp	r0, #0
 8004438:	d0d9      	beq.n	80043ee <__swbuf_r+0x2e>
 800443a:	e7d6      	b.n	80043ea <__swbuf_r+0x2a>

0800443c <__swsetup_r>:
 800443c:	b538      	push	{r3, r4, r5, lr}
 800443e:	4b29      	ldr	r3, [pc, #164]	@ (80044e4 <__swsetup_r+0xa8>)
 8004440:	4605      	mov	r5, r0
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	460c      	mov	r4, r1
 8004446:	b118      	cbz	r0, 8004450 <__swsetup_r+0x14>
 8004448:	6a03      	ldr	r3, [r0, #32]
 800444a:	b90b      	cbnz	r3, 8004450 <__swsetup_r+0x14>
 800444c:	f7ff fa3c 	bl	80038c8 <__sinit>
 8004450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004454:	0719      	lsls	r1, r3, #28
 8004456:	d422      	bmi.n	800449e <__swsetup_r+0x62>
 8004458:	06da      	lsls	r2, r3, #27
 800445a:	d407      	bmi.n	800446c <__swsetup_r+0x30>
 800445c:	2209      	movs	r2, #9
 800445e:	602a      	str	r2, [r5, #0]
 8004460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004464:	81a3      	strh	r3, [r4, #12]
 8004466:	f04f 30ff 	mov.w	r0, #4294967295
 800446a:	e033      	b.n	80044d4 <__swsetup_r+0x98>
 800446c:	0758      	lsls	r0, r3, #29
 800446e:	d512      	bpl.n	8004496 <__swsetup_r+0x5a>
 8004470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004472:	b141      	cbz	r1, 8004486 <__swsetup_r+0x4a>
 8004474:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004478:	4299      	cmp	r1, r3
 800447a:	d002      	beq.n	8004482 <__swsetup_r+0x46>
 800447c:	4628      	mov	r0, r5
 800447e:	f7ff fb2b 	bl	8003ad8 <_free_r>
 8004482:	2300      	movs	r3, #0
 8004484:	6363      	str	r3, [r4, #52]	@ 0x34
 8004486:	89a3      	ldrh	r3, [r4, #12]
 8004488:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800448c:	81a3      	strh	r3, [r4, #12]
 800448e:	2300      	movs	r3, #0
 8004490:	6063      	str	r3, [r4, #4]
 8004492:	6923      	ldr	r3, [r4, #16]
 8004494:	6023      	str	r3, [r4, #0]
 8004496:	89a3      	ldrh	r3, [r4, #12]
 8004498:	f043 0308 	orr.w	r3, r3, #8
 800449c:	81a3      	strh	r3, [r4, #12]
 800449e:	6923      	ldr	r3, [r4, #16]
 80044a0:	b94b      	cbnz	r3, 80044b6 <__swsetup_r+0x7a>
 80044a2:	89a3      	ldrh	r3, [r4, #12]
 80044a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80044a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ac:	d003      	beq.n	80044b6 <__swsetup_r+0x7a>
 80044ae:	4621      	mov	r1, r4
 80044b0:	4628      	mov	r0, r5
 80044b2:	f000 f84f 	bl	8004554 <__smakebuf_r>
 80044b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ba:	f013 0201 	ands.w	r2, r3, #1
 80044be:	d00a      	beq.n	80044d6 <__swsetup_r+0x9a>
 80044c0:	2200      	movs	r2, #0
 80044c2:	60a2      	str	r2, [r4, #8]
 80044c4:	6962      	ldr	r2, [r4, #20]
 80044c6:	4252      	negs	r2, r2
 80044c8:	61a2      	str	r2, [r4, #24]
 80044ca:	6922      	ldr	r2, [r4, #16]
 80044cc:	b942      	cbnz	r2, 80044e0 <__swsetup_r+0xa4>
 80044ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044d2:	d1c5      	bne.n	8004460 <__swsetup_r+0x24>
 80044d4:	bd38      	pop	{r3, r4, r5, pc}
 80044d6:	0799      	lsls	r1, r3, #30
 80044d8:	bf58      	it	pl
 80044da:	6962      	ldrpl	r2, [r4, #20]
 80044dc:	60a2      	str	r2, [r4, #8]
 80044de:	e7f4      	b.n	80044ca <__swsetup_r+0x8e>
 80044e0:	2000      	movs	r0, #0
 80044e2:	e7f7      	b.n	80044d4 <__swsetup_r+0x98>
 80044e4:	2000002c 	.word	0x2000002c

080044e8 <_sbrk_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4d06      	ldr	r5, [pc, #24]	@ (8004504 <_sbrk_r+0x1c>)
 80044ec:	2300      	movs	r3, #0
 80044ee:	4604      	mov	r4, r0
 80044f0:	4608      	mov	r0, r1
 80044f2:	602b      	str	r3, [r5, #0]
 80044f4:	f7fc fab8 	bl	8000a68 <_sbrk>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_sbrk_r+0x1a>
 80044fc:	682b      	ldr	r3, [r5, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_sbrk_r+0x1a>
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	200002e0 	.word	0x200002e0

08004508 <__swhatbuf_r>:
 8004508:	b570      	push	{r4, r5, r6, lr}
 800450a:	460c      	mov	r4, r1
 800450c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004510:	2900      	cmp	r1, #0
 8004512:	b096      	sub	sp, #88	@ 0x58
 8004514:	4615      	mov	r5, r2
 8004516:	461e      	mov	r6, r3
 8004518:	da0d      	bge.n	8004536 <__swhatbuf_r+0x2e>
 800451a:	89a3      	ldrh	r3, [r4, #12]
 800451c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004520:	f04f 0100 	mov.w	r1, #0
 8004524:	bf14      	ite	ne
 8004526:	2340      	movne	r3, #64	@ 0x40
 8004528:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800452c:	2000      	movs	r0, #0
 800452e:	6031      	str	r1, [r6, #0]
 8004530:	602b      	str	r3, [r5, #0]
 8004532:	b016      	add	sp, #88	@ 0x58
 8004534:	bd70      	pop	{r4, r5, r6, pc}
 8004536:	466a      	mov	r2, sp
 8004538:	f000 f848 	bl	80045cc <_fstat_r>
 800453c:	2800      	cmp	r0, #0
 800453e:	dbec      	blt.n	800451a <__swhatbuf_r+0x12>
 8004540:	9901      	ldr	r1, [sp, #4]
 8004542:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004546:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800454a:	4259      	negs	r1, r3
 800454c:	4159      	adcs	r1, r3
 800454e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004552:	e7eb      	b.n	800452c <__swhatbuf_r+0x24>

08004554 <__smakebuf_r>:
 8004554:	898b      	ldrh	r3, [r1, #12]
 8004556:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004558:	079d      	lsls	r5, r3, #30
 800455a:	4606      	mov	r6, r0
 800455c:	460c      	mov	r4, r1
 800455e:	d507      	bpl.n	8004570 <__smakebuf_r+0x1c>
 8004560:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	6123      	str	r3, [r4, #16]
 8004568:	2301      	movs	r3, #1
 800456a:	6163      	str	r3, [r4, #20]
 800456c:	b003      	add	sp, #12
 800456e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004570:	ab01      	add	r3, sp, #4
 8004572:	466a      	mov	r2, sp
 8004574:	f7ff ffc8 	bl	8004508 <__swhatbuf_r>
 8004578:	9f00      	ldr	r7, [sp, #0]
 800457a:	4605      	mov	r5, r0
 800457c:	4639      	mov	r1, r7
 800457e:	4630      	mov	r0, r6
 8004580:	f7ff fb16 	bl	8003bb0 <_malloc_r>
 8004584:	b948      	cbnz	r0, 800459a <__smakebuf_r+0x46>
 8004586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800458a:	059a      	lsls	r2, r3, #22
 800458c:	d4ee      	bmi.n	800456c <__smakebuf_r+0x18>
 800458e:	f023 0303 	bic.w	r3, r3, #3
 8004592:	f043 0302 	orr.w	r3, r3, #2
 8004596:	81a3      	strh	r3, [r4, #12]
 8004598:	e7e2      	b.n	8004560 <__smakebuf_r+0xc>
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	6020      	str	r0, [r4, #0]
 800459e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045a2:	81a3      	strh	r3, [r4, #12]
 80045a4:	9b01      	ldr	r3, [sp, #4]
 80045a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80045aa:	b15b      	cbz	r3, 80045c4 <__smakebuf_r+0x70>
 80045ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045b0:	4630      	mov	r0, r6
 80045b2:	f000 f81d 	bl	80045f0 <_isatty_r>
 80045b6:	b128      	cbz	r0, 80045c4 <__smakebuf_r+0x70>
 80045b8:	89a3      	ldrh	r3, [r4, #12]
 80045ba:	f023 0303 	bic.w	r3, r3, #3
 80045be:	f043 0301 	orr.w	r3, r3, #1
 80045c2:	81a3      	strh	r3, [r4, #12]
 80045c4:	89a3      	ldrh	r3, [r4, #12]
 80045c6:	431d      	orrs	r5, r3
 80045c8:	81a5      	strh	r5, [r4, #12]
 80045ca:	e7cf      	b.n	800456c <__smakebuf_r+0x18>

080045cc <_fstat_r>:
 80045cc:	b538      	push	{r3, r4, r5, lr}
 80045ce:	4d07      	ldr	r5, [pc, #28]	@ (80045ec <_fstat_r+0x20>)
 80045d0:	2300      	movs	r3, #0
 80045d2:	4604      	mov	r4, r0
 80045d4:	4608      	mov	r0, r1
 80045d6:	4611      	mov	r1, r2
 80045d8:	602b      	str	r3, [r5, #0]
 80045da:	f7fc fa1d 	bl	8000a18 <_fstat>
 80045de:	1c43      	adds	r3, r0, #1
 80045e0:	d102      	bne.n	80045e8 <_fstat_r+0x1c>
 80045e2:	682b      	ldr	r3, [r5, #0]
 80045e4:	b103      	cbz	r3, 80045e8 <_fstat_r+0x1c>
 80045e6:	6023      	str	r3, [r4, #0]
 80045e8:	bd38      	pop	{r3, r4, r5, pc}
 80045ea:	bf00      	nop
 80045ec:	200002e0 	.word	0x200002e0

080045f0 <_isatty_r>:
 80045f0:	b538      	push	{r3, r4, r5, lr}
 80045f2:	4d06      	ldr	r5, [pc, #24]	@ (800460c <_isatty_r+0x1c>)
 80045f4:	2300      	movs	r3, #0
 80045f6:	4604      	mov	r4, r0
 80045f8:	4608      	mov	r0, r1
 80045fa:	602b      	str	r3, [r5, #0]
 80045fc:	f7fc fa1c 	bl	8000a38 <_isatty>
 8004600:	1c43      	adds	r3, r0, #1
 8004602:	d102      	bne.n	800460a <_isatty_r+0x1a>
 8004604:	682b      	ldr	r3, [r5, #0]
 8004606:	b103      	cbz	r3, 800460a <_isatty_r+0x1a>
 8004608:	6023      	str	r3, [r4, #0]
 800460a:	bd38      	pop	{r3, r4, r5, pc}
 800460c:	200002e0 	.word	0x200002e0

08004610 <_init>:
 8004610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004612:	bf00      	nop
 8004614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004616:	bc08      	pop	{r3}
 8004618:	469e      	mov	lr, r3
 800461a:	4770      	bx	lr

0800461c <_fini>:
 800461c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461e:	bf00      	nop
 8004620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004622:	bc08      	pop	{r3}
 8004624:	469e      	mov	lr, r3
 8004626:	4770      	bx	lr
