<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			GW2A_18PBGA484-7 (GoWin)

Click here to go to specific block report:
<a href="rpt_top_areasrr.htm#top"><h5 align="center">top</h5></a><br><a href="rpt_top_areasrr.htm#top.uart_top"><h5 align="center">uart_top</h5></a><br><a href="rpt_top_areasrr.htm#uart_top.uart_data_gen"><h5 align="center">uart_data_gen</h5></a><br><a href="rpt_top_areasrr.htm#uart_top.uart_tx_434_0_1_2_3_4"><h5 align="center">uart_tx_434_0_1_2_3_4</h5></a><br><a href="rpt_top_areasrr.htm#uart_top.uart_rx_434_0_1_2_3_4"><h5 align="center">uart_rx_434_0_1_2_3_4</h5></a><br><a href="rpt_top_areasrr.htm#top.key_ctl"><h5 align="center">key_ctl</h5></a><br><a href="rpt_top_areasrr.htm#key_ctl.btn_deb_1"><h5 align="center">btn_deb_1</h5></a><br><a href="rpt_top_areasrr.htm#top.led"><h5 align="center">led</h5></a><br><a href="rpt_top_areasrr.htm#top.hdmi_out_top"><h5 align="center">hdmi_out_top</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.TMDS_pll"><h5 align="center">TMDS_pll</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.lcd_pll"><h5 align="center">lcd_pll</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.btn_ctl_1"><h5 align="center">btn_ctl_1</h5></a><br><a href="rpt_top_areasrr.htm#btn_ctl_1.btn_deb_2_0"><h5 align="center">btn_deb_2_0</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.btn_ctl_0"><h5 align="center">btn_ctl_0</h5></a><br><a href="rpt_top_areasrr.htm#btn_ctl_0.btn_deb_2_1"><h5 align="center">btn_deb_2_1</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.sync_vg_Z1"><h5 align="center">sync_vg_Z1</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.pattern_vg_8_12_12_12_1280_720"><h5 align="center">pattern_vg_8_12_12_12_1280_720</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.sync_vg_Z2"><h5 align="center">sync_vg_Z2</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.pattern_vg_8_12_12_12_800_480"><h5 align="center">pattern_vg_8_12_12_12_800_480</h5></a><br><a href="rpt_top_areasrr.htm#hdmi_out_top.rgb2dvi"><h5 align="center">rgb2dvi</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.outputserdes_10s_3"><h5 align="center">outputserdes_10s_3</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.tmds_encoder_2"><h5 align="center">tmds_encoder_2</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.tmds_encoder"><h5 align="center">tmds_encoder</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.tmds_encoder_1"><h5 align="center">tmds_encoder_1</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.outputserdes_10s"><h5 align="center">outputserdes_10s</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.outputserdes_10s_0"><h5 align="center">outputserdes_10s_0</h5></a><br><a href="rpt_top_areasrr.htm#rgb2dvi.outputserdes_10s_1"><h5 align="center">outputserdes_10s_1</h5></a><br><a name=top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     595                100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block top:	595 (30.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          898                100 %                
MUX2_LUT5     41                 100 %                
MUX2_LUT6     13                 100 %                
ALU           267                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block top:	1219 (62.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.hdmi_out_top>
------------------------------------------------------------------
########   Utilization report for  cell:   hdmi_out_top   ########
Instance path:   top.hdmi_out_top                                 
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     424                71.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block top.hdmi_out_top:	424 (21.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          730                81.3 %               
MUX2_LUT5     31                 75.6 %               
MUX2_LUT6     10                 76.9 %               
ALU           160                59.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.hdmi_out_top:	931 (47.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.TMDS_pll>
--------------------------------------------------------------
########   Utilization report for  cell:   TMDS_pll   ########
Instance path:   hdmi_out_top.TMDS_pll                        
==============================================================
<a name=hdmi_out_top.btn_ctl_0>
---------------------------------------------------------------
########   Utilization report for  cell:   btn_ctl_0   ########
Instance path:   hdmi_out_top.btn_ctl_0                        
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 5.88 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.btn_ctl_0:	35 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     17                 1.89 %               
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.btn_ctl_0:	35 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=btn_ctl_0.btn_deb_2_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   btn_deb_2_1   ########
Instance path:   btn_ctl_0.btn_deb_2_1                           
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 3.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block btn_ctl_0.btn_deb_2_1:	20 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.6680 %             
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block btn_ctl_0.btn_deb_2_1:	24 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.btn_ctl_1>
---------------------------------------------------------------
########   Utilization report for  cell:   btn_ctl_1   ########
Instance path:   hdmi_out_top.btn_ctl_1                        
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 5.88 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.btn_ctl_1:	35 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     17                 1.89 %               
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.btn_ctl_1:	35 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=btn_ctl_1.btn_deb_2_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   btn_deb_2_0   ########
Instance path:   btn_ctl_1.btn_deb_2_0                           
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 3.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block btn_ctl_1.btn_deb_2_0:	20 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.6680 %             
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block btn_ctl_1.btn_deb_2_0:	24 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.lcd_pll>
-------------------------------------------------------------
########   Utilization report for  cell:   lcd_pll   ########
Instance path:   hdmi_out_top.lcd_pll                        
=============================================================
<a name=hdmi_out_top.pattern_vg_8_12_12_12_1280_720>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   pattern_vg_8_12_12_12_1280_720   ########
Instance path:   hdmi_out_top.pattern_vg_8_12_12_12_1280_720                        
====================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     46                 7.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.pattern_vg_8_12_12_12_1280_720:	46 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     93                 10.4 %               
ALU      20                 7.49 %               
=================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.pattern_vg_8_12_12_12_1280_720:	113 (5.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.pattern_vg_8_12_12_12_800_480>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   pattern_vg_8_12_12_12_800_480   ########
Instance path:   hdmi_out_top.pattern_vg_8_12_12_12_800_480                        
===================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     45                 7.56 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.pattern_vg_8_12_12_12_800_480:	45 (2.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     14                 1.56 %               
ALU      19                 7.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.pattern_vg_8_12_12_12_800_480:	33 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.rgb2dvi>
-------------------------------------------------------------
########   Utilization report for  cell:   rgb2dvi   ########
Instance path:   hdmi_out_top.rgb2dvi                        
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     149                25 %                 
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.rgb2dvi:	149 (7.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          367                40.9 %               
MUX2_LUT5     10                 24.4 %               
MUX2_LUT6     2                  15.4 %               
ALU           15                 5.62 %               
======================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.rgb2dvi:	394 (20.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.outputserdes_10s>
----------------------------------------------------------------------
########   Utilization report for  cell:   outputserdes_10s   ########
Instance path:   rgb2dvi.outputserdes_10s                             
======================================================================
<a name=rgb2dvi.outputserdes_10s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   outputserdes_10s_0   ########
Instance path:   rgb2dvi.outputserdes_10s_0                             
========================================================================
<a name=rgb2dvi.outputserdes_10s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   outputserdes_10s_1   ########
Instance path:   rgb2dvi.outputserdes_10s_1                             
========================================================================
<a name=rgb2dvi.outputserdes_10s_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   outputserdes_10s_3   ########
Instance path:   rgb2dvi.outputserdes_10s_3                             
========================================================================
<a name=rgb2dvi.tmds_encoder>
------------------------------------------------------------------
########   Utilization report for  cell:   tmds_encoder   ########
Instance path:   rgb2dvi.tmds_encoder                             
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     46                 7.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.tmds_encoder:	46 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          111                12.4 %               
MUX2_LUT5     1                  2.44 %               
ALU           5                  1.87 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.tmds_encoder:	117 (5.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.tmds_encoder_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   tmds_encoder_1   ########
Instance path:   rgb2dvi.tmds_encoder_1                             
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     46                 7.73 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.tmds_encoder_1:	46 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          104                11.6 %               
MUX2_LUT5     1                  2.44 %               
ALU           5                  1.87 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.tmds_encoder_1:	110 (5.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.tmds_encoder_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   tmds_encoder_2   ########
Instance path:   rgb2dvi.tmds_encoder_2                             
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     57                 9.58 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.tmds_encoder_2:	57 (2.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          152                16.9 %               
MUX2_LUT5     8                  19.5 %               
MUX2_LUT6     2                  15.4 %               
ALU           5                  1.87 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.tmds_encoder_2:	167 (8.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.sync_vg_Z1>
----------------------------------------------------------------
########   Utilization report for  cell:   sync_vg_Z1   ########
Instance path:   hdmi_out_top.sync_vg_Z1                        
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     59                 9.92 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.sync_vg_Z1:	59 (3.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          60                 6.68 %               
MUX2_LUT5     3                  7.32 %               
ALU           35                 13.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.sync_vg_Z1:	98 (5.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=hdmi_out_top.sync_vg_Z2>
----------------------------------------------------------------
########   Utilization report for  cell:   sync_vg_Z2   ########
Instance path:   hdmi_out_top.sync_vg_Z2                        
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     55                 9.24 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hdmi_out_top.sync_vg_Z2:	55 (2.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          162                18 %                 
MUX2_LUT5     18                 43.9 %               
MUX2_LUT6     8                  61.5 %               
ALU           35                 13.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block hdmi_out_top.sync_vg_Z2:	223 (11.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.key_ctl>
-------------------------------------------------------------
########   Utilization report for  cell:   key_ctl   ########
Instance path:   top.key_ctl                                 
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 3.7 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block top.key_ctl:	22 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     8                  0.8910 %             
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.key_ctl:	26 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=key_ctl.btn_deb_1>
---------------------------------------------------------------
########   Utilization report for  cell:   btn_deb_1   ########
Instance path:   key_ctl.btn_deb_1                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     19                 3.19 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block key_ctl.btn_deb_1:	19 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.6680 %             
ALU      18                 6.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block key_ctl.btn_deb_1:	24 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.led>
---------------------------------------------------------
########   Utilization report for  cell:   led   ########
Instance path:   top.led                                 
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     31                 5.21 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block top.led:	31 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          44                 4.9 %                
MUX2_LUT5     5                  12.2 %               
MUX2_LUT6     2                  15.4 %               
ALU           25                 9.36 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.led:	76 (3.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.uart_top>
--------------------------------------------------------------
########   Utilization report for  cell:   uart_top   ########
Instance path:   top.uart_top                                 
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     118                19.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block top.uart_top:	118 (6.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          113                12.6 %               
MUX2_LUT5     5                  12.2 %               
MUX2_LUT6     1                  7.69 %               
ALU           64                 24 %                 
======================================================
Total COMBINATIONAL LOGIC in the block top.uart_top:	183 (9.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=uart_top.uart_data_gen>
-------------------------------------------------------------------
########   Utilization report for  cell:   uart_data_gen   ########
Instance path:   uart_top.uart_data_gen                            
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     45                 7.56 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block uart_top.uart_data_gen:	45 (2.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          45                 5.01 %               
MUX2_LUT5     3                  7.32 %               
ALU           32                 12 %                 
======================================================
Total COMBINATIONAL LOGIC in the block uart_top.uart_data_gen:	80 (4.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=uart_top.uart_rx_434_0_1_2_3_4>
---------------------------------------------------------------------------
########   Utilization report for  cell:   uart_rx_434_0_1_2_3_4   ########
Instance path:   uart_top.uart_rx_434_0_1_2_3_4                            
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     40                 6.72 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block uart_top.uart_rx_434_0_1_2_3_4:	40 (2.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     37                 4.12 %               
ALU      16                 5.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block uart_top.uart_rx_434_0_1_2_3_4:	53 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=uart_top.uart_tx_434_0_1_2_3_4>
---------------------------------------------------------------------------
########   Utilization report for  cell:   uart_tx_434_0_1_2_3_4   ########
Instance path:   uart_top.uart_tx_434_0_1_2_3_4                            
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     25                 4.2 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block uart_top.uart_tx_434_0_1_2_3_4:	25 (1.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          31                 3.45 %               
MUX2_LUT5     2                  4.88 %               
MUX2_LUT6     1                  7.69 %               
ALU           16                 5.99 %               
======================================================
Total COMBINATIONAL LOGIC in the block uart_top.uart_tx_434_0_1_2_3_4:	50 (2.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
