
5. Printing statistics.

=== cosecant_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== cosine_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== cotangent_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== dividor ===

   Number of wires:                  6
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mod_32                         1
     $sdff_32                        1

=== secant_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== sine_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== tangent_lut ===

   Number of wires:                105
   Number of wire bits:            325
   Number of public wires:           6
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $dff_64                         1
     $eq_2                           2
     $eq_32                         90
     $logic_not_32                   1
     $logic_or_1                     1
     $mux_1                          3
     $mux_63                         1
     $pmux_63                        1
     $reduce_or_91                   1

=== top ===

   Number of wires:                 86
   Number of wire bits:           1127
   Number of public wires:          22
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $dff_2                          1
     $dff_32                         1
     $dff_64                         1
     $dffe_32                        1
     $eq_3                           5
     $eq_32                          4
     $gt_32                          7
     $logic_and_1                    4
     $logic_not_3                    1
     $logic_or_1                     4
     $lt_32                          4
     $mux_2                          7
     $mux_32                         7
     $not_1                          7
     $pmux_64                        1
     $reduce_and_2                   1
     $reduce_or_2                    6
     $sdff_1                         6
     $sub_32                         6
     cosecant_lut                    1
     cosine_lut                      1
     cotangent_lut                   1
     dividor                         1
     secant_lut                      1
     sine_lut                        1
     tangent_lut                     1

=== design hierarchy ===

   top                               1
     cosecant_lut                    1
     cosine_lut                      1
     cotangent_lut                   1
     dividor                         1
     secant_lut                      1
     sine_lut                        1
     tangent_lut                     1

   Number of wires:                722
   Number of wire bits:           3207
   Number of public wires:          63
   Number of public wire bits:    1294
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                682
     $dff_2                          1
     $dff_32                         1
     $dff_64                         7
     $dffe_32                        1
     $eq_2                          12
     $eq_3                           5
     $eq_32                        544
     $gt_32                          7
     $logic_and_1                    4
     $logic_not_3                    1
     $logic_not_32                   6
     $logic_or_1                    10
     $lt_32                          4
     $mod_32                         1
     $mux_1                         18
     $mux_2                          7
     $mux_32                         7
     $mux_63                         6
     $not_1                          7
     $pmux_63                        6
     $pmux_64                        1
     $reduce_and_2                   1
     $reduce_or_2                    6
     $reduce_or_91                   6
     $sdff_1                         6
     $sdff_32                        1
     $sub_32                         6

