// Seed: 3771861370
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  type_6(
      1, id_3, id_0
  );
  assign id_2 = id_1;
  assign id_3 = id_1;
  logic id_4;
endmodule
