// Seed: 308552795
module module_0;
  logic id_1;
  bit   id_2 = 1;
  assign id_1 = id_2;
  always @(posedge -1) id_2 <= 1;
  localparam id_3 = 1'd0;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input tri id_12
);
  assign id_3 = id_10;
  logic [(  -1  ==  1  )  +  -1 : 1 'b0] id_14;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always @(-1);
endmodule
