Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-3CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : uart_test

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" into library work
Parsing module <uart_test>.
Analyzing Verilog file "/home/juandiegoocampo/Downloads/uart-master/uart.v" into library work
Parsing module <uart>.
INFO:HDLCompiler:693 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 25. parameter declaration becomes local in uart with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 22: Port rx_avail is not connected to this instance

Elaborating module <uart_test>.

Elaborating module <uart>.
WARNING:HDLCompiler:413 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 40: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 137: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/juandiegoocampo/Downloads/uart-master/uart.v" Line 140: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 31: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 35: Assignment to leer ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 11: Net <wr> does not have a driver.
WARNING:HDLCompiler:634 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 17: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:552 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" Line 22: Input port rx_ack is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "/home/juandiegoocampo/Downloads/uart-master/uart_test.v".
WARNING:Xst:2898 - Port 'rx_ack', unconnected in block instance 'periferico', is tied to GND.
INFO:Xst:3210 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" line 22: Output port <rx_avail> of the instance <periferico> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" line 22: Output port <rx_error> of the instance <periferico> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" line 22: Output port <rx_busy> of the instance <periferico> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/juandiegoocampo/Downloads/uart-master/uart_test.v" line 22: Output port <tx_busy> of the instance <periferico> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <uart_test> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/juandiegoocampo/Downloads/uart-master/uart.v".
        freq_hz = 50000000
        baud = 115200
    Found 1-bit register for signal <uart_rxd1>.
    Found 1-bit register for signal <uart_rxd2>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <rx_avail>.
    Found 1-bit register for signal <rx_error>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rxd_reg>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_txd>.
    Found 4-bit register for signal <tx_count16>.
    Found 8-bit register for signal <txd_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 16-bit register for signal <enable16_counter>.
    Found 4-bit adder for signal <rx_count16[3]_GND_2_o_add_11_OUT> created at line 88.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_2_o_add_13_OUT> created at line 91.
    Found 4-bit adder for signal <tx_count16[3]_GND_2_o_add_44_OUT> created at line 137.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_2_o_add_46_OUT> created at line 140.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_3_OUT<15:0>> created at line 40.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 16-bit subtractor                                     : 1
 4-bit adder                                           : 4
# Registers                                            : 15
 1-bit register                                        : 7
 16-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 3
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <tx_busy> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txd_reg_7> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_6> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_5> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_4> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_3> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_2> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_1> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txd_reg_0> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_txd> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_bitcount_0> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_bitcount_1> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_bitcount_2> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_bitcount_3> (without init value) has a constant value of 0 in block <periferico>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <txd_reg<7:0>> (without init value) have a constant value of 0 in block <uart>.

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <enable16_counter>: 1 register on signal <enable16_counter>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 16-bit down counter                                   : 1
 4-bit up counter                                      : 4
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tx_busy> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_txd> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_test> ...

Optimizing unit <uart> ...
WARNING:Xst:2677 - Node <periferico/rx_avail> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <periferico/rx_error> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:1710 - FF/Latch <periferico/enable16_counter_15> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_13> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_12> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_14> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_11> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_10> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_9> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_8> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_5> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <periferico/enable16_counter_7> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block uart_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 40
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 5
#      LUT5                        : 3
#      LUT6                        : 13
#      MUXCY                       : 4
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 32
#      FD                          : 5
#      FDE                         : 16
#      FDR                         : 6
#      FDRE                        : 2
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  126800     0%  
 Number of Slice LUTs:                   29  out of  63400     0%  
    Number used as Logic:                29  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     34
   Number with an unused Flip Flop:      11  out of     34    32%  
   Number with an unused LUT:             5  out of     34    14%  
   Number of fully used LUT-FF pairs:    18  out of     34    52%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    210     5%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.398ns (Maximum Frequency: 416.979MHz)
   Minimum input arrival time before clock: 1.492ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.398ns (frequency: 416.979MHz)
  Total number of paths / destination ports: 452 / 53
-------------------------------------------------------------------------
Delay:               2.398ns (Levels of Logic = 3)
  Source:            periferico/enable16_counter_4 (FF)
  Destination:       periferico/rx_data_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: periferico/enable16_counter_4 to periferico/rx_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.361   0.711  periferico/enable16_counter_4 (periferico/enable16_counter_4)
     LUT5:I0->O            7   0.097   0.323  periferico/enable16<15>1 (periferico/enable16)
     LUT6:I5->O            3   0.097   0.305  periferico/_n03661 (periferico/_n0366)
     LUT6:I5->O            8   0.097   0.311  periferico/_n0288_inv1 (periferico/_n0288_inv)
     FDE:CE                    0.095          periferico/rxd_reg_0
    ----------------------------------------
    Total                      2.398ns (0.747ns logic, 1.651ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.492ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       periferico/enable16_counter_2 (FF)
  Destination Clock: clk rising

  Data Path: reset to periferico/enable16_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  periferico/enable16_01 (periferico/enable16_0)
     FDR:R                     0.349          periferico/enable16_counter_0
    ----------------------------------------
    Total                      1.492ns (0.447ns logic, 1.045ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            periferico/rx_data_7 (FF)
  Destination:       rx_led<7> (PAD)
  Source Clock:      clk rising

  Data Path: periferico/rx_data_7 to rx_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  periferico/rx_data_7 (periferico/rx_data_7)
     OBUF:I->O                 0.000          rx_led_7_OBUF (rx_led<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.398|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.27 secs
 
--> 


Total memory usage is 502232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    4 (   0 filtered)

