// Seed: 2342836861
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  always @(negedge 1 or 1) begin : LABEL_0
    assert (id_3);
  end
  wire id_7;
  assign module_1.id_4 = 0;
  wire id_8 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3
    , id_11,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9
);
  supply1 id_12;
  initial id_12 = id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
