// Seed: 1702427514
`define pp_13 0
`define pp_14 0
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12
);
  assign id_8 = id_12;
  assign {1}  = id_7 - 1;
  logic id_13;
endmodule
