# A Multilevel Analytical Placement for 3D ICs
1. bump 位置限制
  In 3D IC structures, TS vias are usually placed at the whitespace between the macro blocks or cells, so the number of TS vias will not only affect the routing resource but also affect the overall chip or package areas.
  bump 和 macro 及其他单元之间的位置关系，可能存在的constraint。
2. 