INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/relu_conv_2d.hlsrun_impl_summary, at Mon Jul 15 13:35:26 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d -config /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:35:27 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-113-generic) on Mon Jul 15 13:35:28 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.cpp' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.h' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/ReLUConv1TestBench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/ReLUConv1TestBench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=relu_conv_2d' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:35:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/hls_data.json outdir=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip srcdir=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/misc
INFO: Copied 15 verilog file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/verilog
INFO: Copied 15 vhdl file(s) to /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/vhdl
Generating 3 subcores in /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/ip.tmp:
impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/verilog
INFO: Generating relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/hdl/vhdl/relu_conv_2d.vhd (relu_conv_2d)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface image_r
INFO: Add data interface weights
INFO: Add data interface biases
INFO: Add data interface output_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/component.xml
INFO: Created IP archive /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip/xilinx_com_hls_relu_conv_2d_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:35:37 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:35:41 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module relu_conv_2d
## set language verilog
## set family zynquplus
## set device xczu9eg
## set package -ffvb1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:relu_conv_2d:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project relu_conv_2d
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "relu_conv_2d"
# dict set report_options funcmodules {relu_conv_2d_relu_conv_2d_Pipeline_1 relu_conv_2d_relu_conv_2d_Pipeline_2 relu_conv_2d_relu_conv_2d_Pipeline_3 relu_conv_2d_relu_conv_2d_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_66_3_VITIS_LOOP_70_4_VITIS_LOOP relu_conv_2d_relu_conv_2d_Pipeline_5}
# dict set report_options bindmodules {relu_conv_2d_flow_control_loop_pipe_sequential_init relu_conv_2d_fadd_32ns_32ns_32_4_full_dsp_1 relu_conv_2d_fmul_32ns_32ns_32_3_max_dsp_1 relu_conv_2d_fcmp_32ns_32ns_1_2_no_dsp_1 relu_conv_2d_mul_8ns_10ns_17_1_1 relu_conv_2d_image_to_convolve_RAM_AUTO_1R1W relu_conv_2d_output_buffer_RAM_AUTO_1R1W relu_conv_2d_weight_buffer_RAM_AUTO_1R1W relu_conv_2d_biases_buffer_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-07-15 13:35:51 NZST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jul 15 13:35:51 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jul 15 13:35:52 2024] Launched synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Jul 15 13:35:52 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:36:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46253
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 22 day(s)
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70675
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.277 ; gain = 311.777 ; free physical = 17119 ; free virtual = 26160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-70629-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-70629-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.246 ; gain = 391.746 ; free physical = 16955 ; free virtual = 26001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.215 ; gain = 394.715 ; free physical = 16955 ; free virtual = 26001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.215 ; gain = 394.715 ; free physical = 16955 ; free virtual = 26001
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.215 ; gain = 0.000 ; free physical = 16955 ; free virtual = 26001
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.879 ; gain = 0.000 ; free physical = 16947 ; free virtual = 25989
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.879 ; gain = 0.000 ; free physical = 16947 ; free virtual = 25989
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.879 ; gain = 470.379 ; free physical = 16934 ; free virtual = 25993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2851.883 ; gain = 478.383 ; free physical = 16934 ; free virtual = 25993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2851.883 ; gain = 478.383 ; free physical = 16934 ; free virtual = 25993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2851.883 ; gain = 478.383 ; free physical = 16932 ; free virtual = 25991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2851.883 ; gain = 478.383 ; free physical = 16933 ; free virtual = 25989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3316.008 ; gain = 942.508 ; free physical = 16540 ; free virtual = 25590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3317.008 ; gain = 943.508 ; free physical = 16540 ; free virtual = 25590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3326.023 ; gain = 952.523 ; free physical = 16532 ; free virtual = 25582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16540 ; free virtual = 25586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3339.898 ; gain = 890.734 ; free physical = 16598 ; free virtual = 25645
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3339.898 ; gain = 966.398 ; free physical = 16598 ; free virtual = 25645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.898 ; gain = 0.000 ; free physical = 16598 ; free virtual = 25645
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.898 ; gain = 0.000 ; free physical = 16894 ; free virtual = 25938
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 90cd2a91
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3339.898 ; gain = 1883.695 ; free physical = 16895 ; free virtual = 25939
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2464.668; main = 2464.668; forked = 395.620
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3881.402; main = 3266.199; forked = 1029.516
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:37:07 2024...
[Mon Jul 15 13:37:10 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1789.910 ; gain = 0.000 ; free physical = 19114 ; free virtual = 28158
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-07-15 13:37:10 NZST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2703.266 ; gain = 0.000 ; free physical = 18123 ; free virtual = 27175
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/relu_conv_2d.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.270 ; gain = 0.000 ; free physical = 17927 ; free virtual = 26970
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.270 ; gain = 1179.359 ; free physical = 17927 ; free virtual = 26970
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-07-15 13:37:21 NZST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/relu_conv_2d_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/relu_conv_2d_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/relu_conv_2d_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4246.137 ; gain = 1276.867 ; free physical = 16774 ; free virtual = 25826
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/relu_conv_2d_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/relu_conv_2d_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/relu_conv_2d_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu9eg-ffvb1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.45%  | OK     |
#  | FD                                                        | 50%       | 0.15%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.08%  | OK     |
#  | CARRY8                                                    | 25%       | 0.08%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.24%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 10.25% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 5.25%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 5139      | 29     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.93   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/report/relu_conv_2d_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-07-15 13:37:38 NZST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-07-15 13:37:38 NZST
HLS EXTRACTION: synth area_totals:  0 274080 548160 2520 1824 0 0
HLS EXTRACTION: synth area_current: 0 1242 820 6 187 0 13 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 274080 LUT 1242 AVAIL_FF 548160 FF 820 AVAIL_DSP 2520 DSP 6 AVAIL_BRAM 1824 BRAM 187 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 13 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/report/verilog/relu_conv_2d_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             relu_conv_2d
Solution:            hls
Device target:       xczu9eg-ffvb1156-2-e
Report date:         Mon Jul 15 13:37:38 NZST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1242
FF:             820
DSP:              6
BRAM:           187
URAM:             0
LATCH:            0
SRL:             13
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.854
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-07-15 13:37:38 NZST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16764 ; free virtual = 25812
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Jul 15 13:37:38 2024] Launched impl_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/runme.log
[Mon Jul 15 13:37:38 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:37:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46253
Command: open_checkpoint /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2367.508 ; gain = 0.000 ; free physical = 15421 ; free virtual = 24467
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.508 ; gain = 0.000 ; free physical = 15335 ; free virtual = 24386
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.426 ; gain = 0.000 ; free physical = 14659 ; free virtual = 23701
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.426 ; gain = 1769.277 ; free physical = 14659 ; free virtual = 23701
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3330.055 ; gain = 103.656 ; free physical = 14684 ; free virtual = 23726

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3330.055 ; gain = 0.000 ; free physical = 14612 ; free virtual = 23660

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343
Phase 1 Initialization | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343
Phase 2 Timer Update And Timing Data Collection | Checksum: 16b4ad39b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3624.719 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23343

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15984fdab

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3648.730 ; gain = 24.012 ; free physical = 14296 ; free virtual = 23343
Retarget | Checksum: 15984fdab
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 28 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 22 load pin(s).
Phase 4 Constant propagation | Checksum: 17231f187

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3648.730 ; gain = 24.012 ; free physical = 14296 ; free virtual = 23343
Constant propagation | Checksum: 17231f187
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 6 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1593eee3d

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3648.730 ; gain = 24.012 ; free physical = 14295 ; free virtual = 23342
Sweep | Checksum: 1593eee3d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1593eee3d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342
BUFG optimization | Checksum: 1593eee3d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1593eee3d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342
Shift Register Optimization | Checksum: 1593eee3d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1593eee3d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342
Post Processing Netlist | Checksum: 1593eee3d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16c40fece

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3680.746 ; gain = 0.000 ; free physical = 14295 ; free virtual = 23342
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16c40fece

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342
Phase 9 Finalization | Checksum: 16c40fece

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              24  |              28  |                                              0  |
|  Constant propagation         |               1  |               6  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16c40fece

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3680.746 ; gain = 56.027 ; free physical = 14295 ; free virtual = 23342

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 94 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 188
Ending PowerOpt Patch Enables Task | Checksum: 16c40fece

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14119 ; free virtual = 23164
Ending Power Optimization Task | Checksum: 16c40fece

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4045.434 ; gain = 364.688 ; free physical = 14119 ; free virtual = 23164

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16c40fece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14119 ; free virtual = 23164

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14119 ; free virtual = 23164
Ending Netlist Obfuscation Task | Checksum: 16c40fece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14119 ; free virtual = 23164
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4045.434 ; gain = 831.008 ; free physical = 14119 ; free virtual = 23164
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14042 ; free virtual = 23096
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14043 ; free virtual = 23092
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7d1155a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14043 ; free virtual = 23092
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4045.434 ; gain = 0.000 ; free physical = 14043 ; free virtual = 23092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9081ea8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4469.539 ; gain = 424.105 ; free physical = 13608 ; free virtual = 22655

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10d811a0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13544 ; free virtual = 22590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d811a0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13544 ; free virtual = 22590
Phase 1 Placer Initialization | Checksum: 10d811a0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13544 ; free virtual = 22590

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 12c6008af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13538 ; free virtual = 22582

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12c6008af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13538 ; free virtual = 22582

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1ae96a84f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4501.555 ; gain = 456.121 ; free physical = 13537 ; free virtual = 22582

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1ae96a84f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4736.539 ; gain = 691.105 ; free physical = 13204 ; free virtual = 22258

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: e0600826

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4736.539 ; gain = 691.105 ; free physical = 13204 ; free virtual = 22258

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1bb01a0f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13205 ; free virtual = 22258

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1bb01a0f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13205 ; free virtual = 22258
Phase 2.1.1 Partition Driven Placement | Checksum: 1bb01a0f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13205 ; free virtual = 22258
Phase 2.1 Floorplanning | Checksum: 13fd132ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13205 ; free virtual = 22258

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13fd132ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13205 ; free virtual = 22259

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13fd132ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4768.555 ; gain = 723.121 ; free physical = 13207 ; free virtual = 22259

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c2f8de8d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13111 ; free virtual = 22158

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 238 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 117 nets or LUTs. Breaked 0 LUT, combined 117 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.559 ; gain = 0.000 ; free physical = 13111 ; free virtual = 22158
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4855.559 ; gain = 0.000 ; free physical = 13111 ; free virtual = 22159

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            117  |                   117  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            117  |                   118  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e49df551

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13111 ; free virtual = 22159
Phase 2.4 Global Placement Core | Checksum: 22bd5e977

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13110 ; free virtual = 22166
Phase 2 Global Placement | Checksum: 22bd5e977

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13110 ; free virtual = 22166

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17bf6190c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13113 ; free virtual = 22161

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1de6bf393

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13113 ; free virtual = 22161

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 22852318c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22162

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 279e2a99d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22161
Phase 3.3.2 Slice Area Swap | Checksum: 279e2a99d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22163
Phase 3.3 Small Shape DP | Checksum: 2b3e96d7d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22163

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 25a23d2c2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22163

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 173cab003

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22163
Phase 3 Detail Placement | Checksum: 173cab003

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13108 ; free virtual = 22163

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126898058

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.931 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 9f8dac3d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4855.559 ; gain = 0.000 ; free physical = 13102 ; free virtual = 22151
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12cb1c0f7

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4855.559 ; gain = 0.000 ; free physical = 13102 ; free virtual = 22151
Phase 4.1.1.1 BUFG Insertion | Checksum: 126898058

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13102 ; free virtual = 22151

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.931. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 131b417ae

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13102 ; free virtual = 22151

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13102 ; free virtual = 22151
Phase 4.1 Post Commit Optimization | Checksum: 131b417ae

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4855.559 ; gain = 810.125 ; free physical = 13102 ; free virtual = 22151

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131b417ae

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 13010 ; free virtual = 22059

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 131b417ae

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 13004 ; free virtual = 22054
Phase 4.3 Placer Reporting | Checksum: 131b417ae

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 12998 ; free virtual = 22047

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 12998 ; free virtual = 22047

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 12998 ; free virtual = 22047
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15440987e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 13017 ; free virtual = 22066
Ending Placer Task | Checksum: ffef7f49

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 13016 ; free virtual = 22065
79 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 4898.539 ; gain = 853.105 ; free physical = 13016 ; free virtual = 22065
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13013 ; free virtual = 22063
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13013 ; free virtual = 22063
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13013 ; free virtual = 22063
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22067
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22067
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22067
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22067
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22068
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4898.539 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22068
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13014 ; free virtual = 22069
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.929 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13014 ; free virtual = 22069
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13008 ; free virtual = 22070
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13008 ; free virtual = 22070
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13005 ; free virtual = 22070
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4922.551 ; gain = 0.000 ; free physical = 13005 ; free virtual = 22070
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5dad8bf1 ConstDB: 0 ShapeSum: 29a4e8b0 RouteDB: 789d0aa8
Nodegraph reading from file.  Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13008 ; free virtual = 22068
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "biases[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "biases[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: bdff51eb | NumContArr: e3c01336 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 327115a5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13075 ; free virtual = 22125

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 327115a5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13075 ; free virtual = 22125

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 327115a5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13075 ; free virtual = 22125

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 327115a5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13075 ; free virtual = 22125

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 31cb24225

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13074 ; free virtual = 22124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.979  | TNS=0.000  | WHS=0.011  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3413
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2920
  Number of Partially Routed Nets     = 493
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d2bf315f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13079 ; free virtual = 22129

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2d2bf315f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13062 ; free virtual = 22112

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 252e128e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22068
Phase 4 Initial Routing | Checksum: 1da6a63dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13009 ; free virtual = 22068

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.653  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 22f355774

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1c331b6cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066
Phase 5 Rip-up And Reroute | Checksum: 1c331b6cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1c331b6cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c331b6cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066
Phase 6 Delay and Skew Optimization | Checksum: 1c331b6cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.653  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1eb063593

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066
Phase 7 Post Hold Fix | Checksum: 1eb063593

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.246828 %
  Global Horizontal Routing Utilization  = 0.21142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13011 ; free virtual = 22066

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13007 ; free virtual = 22061

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13004 ; free virtual = 22059

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13002 ; free virtual = 22056

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.653  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1eb063593

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13000 ; free virtual = 22055
Total Elapsed time in route_design: 5.98 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: e25ce146

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13014 ; free virtual = 22069
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e25ce146

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 0.000 ; free physical = 13014 ; free virtual = 22069

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.555 ; gain = 8.004 ; free physical = 13015 ; free virtual = 22069
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4986.582 ; gain = 56.027 ; free physical = 12999 ; free virtual = 22058
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12999 ; free virtual = 22058
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12993 ; free virtual = 22056
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12993 ; free virtual = 22056
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12992 ; free virtual = 22056
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12992 ; free virtual = 22057
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12989 ; free virtual = 22056
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4986.582 ; gain = 0.000 ; free physical = 12989 ; free virtual = 22056
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:39:06 2024...
[Mon Jul 15 13:39:12 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.69 ; elapsed = 00:01:34 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16768 ; free virtual = 25824
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-07-15 13:39:12 NZST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16703 ; free virtual = 25768
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16702 ; free virtual = 25768
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16704 ; free virtual = 25764
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16702 ; free virtual = 25763
Read PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25762
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25762
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25762
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25763
Restored from archive | CPU: 0.160000 secs | Memory: 6.677795 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25763
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4310.168 ; gain = 0.000 ; free physical = 16697 ; free virtual = 25763
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-07-15 13:39:15 NZST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/relu_conv_2d_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/relu_conv_2d_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/relu_conv_2d_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/relu_conv_2d_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/relu_conv_2d_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/relu_conv_2d_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/relu_conv_2d_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu9eg-ffvb1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.40%  | OK     |
#  | FD                                                        | 50%       | 0.15%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.24%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 10.25% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 5.25%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 5139      | 28     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.77   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/report/relu_conv_2d_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-07-15 13:39:23 NZST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-07-15 13:39:23 NZST
HLS EXTRACTION: impl area_totals:  0 274080 548160 2520 1824 34260 0
HLS EXTRACTION: impl area_current: 0 1083 817 6 187 0 13 290 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 274080 LUT 1083 AVAIL_FF 548160 FF 817 AVAIL_DSP 2520 DSP 6 AVAIL_BRAM 1824 BRAM 187 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 13 AVAIL_CLB 34260 CLB 290
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/relu_conv_2d/hls/impl/report/verilog/relu_conv_2d_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             relu_conv_2d
Solution:            hls
Device target:       xczu9eg-ffvb1156-2-e
Report date:         Mon Jul 15 13:39:23 NZST 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1083
FF:             817
DSP:              6
BRAM:           187
URAM:             0
LATCH:            0
SRL:             13
CLB:            290

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.854
CP achieved post-implementation: 5.327
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-07-15 13:39:23 NZST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=4.673379, worst hold slack (WHS)=0.036776, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-07-15 13:39:23 NZST
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:39:23 2024...
INFO: [HLS 200-802] Generated output file relu_conv_2d/relu_conv_2d.zip
INFO: [HLS 200-112] Total CPU user time: 148.27 seconds. Total CPU system time: 5.37 seconds. Total elapsed time: 239.52 seconds; peak allocated memory: 339.465 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 4m 2s
