// Seed: 801641717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_8(
      id_5, 1'b0, 1, id_5 - 1, id_5 - id_6
  );
endmodule
module module_1;
  logic id_8;
  logic id_9 = id_7;
  assign id_7 = id_6;
  logic id_10;
endmodule
