connect_debug_port u_ila_0/probe0 [get_nets [list {top_axi_inst/port_inst_0/tx_len_in[0]} {top_axi_inst/port_inst_0/tx_len_in[1]} {top_axi_inst/port_inst_0/tx_len_in[2]} {top_axi_inst/port_inst_0/tx_len_in[3]} {top_axi_inst/port_inst_0/tx_len_in[4]} {top_axi_inst/port_inst_0/tx_len_in[5]} {top_axi_inst/port_inst_0/tx_len_in[6]} {top_axi_inst/port_inst_0/tx_len_in[7]} {top_axi_inst/port_inst_0/tx_len_in[8]} {top_axi_inst/port_inst_0/tx_len_in[9]} {top_axi_inst/port_inst_0/tx_len_in[10]} {top_axi_inst/port_inst_0/tx_len_in[11]} {top_axi_inst/port_inst_0/tx_len_in[12]} {top_axi_inst/port_inst_0/tx_len_in[13]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_axi_inst/port_inst_0/tx_data_in[0]} {top_axi_inst/port_inst_0/tx_data_in[1]} {top_axi_inst/port_inst_0/tx_data_in[2]} {top_axi_inst/port_inst_0/tx_data_in[3]} {top_axi_inst/port_inst_0/tx_data_in[4]} {top_axi_inst/port_inst_0/tx_data_in[5]} {top_axi_inst/port_inst_0/tx_data_in[6]} {top_axi_inst/port_inst_0/tx_data_in[7]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_axi_inst/fifo_matrix_tx_index[0]} {top_axi_inst/fifo_matrix_tx_index[1]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_axi_inst/fifo_matrix_tx_counter[0]} {top_axi_inst/fifo_matrix_tx_counter[1]} {top_axi_inst/fifo_matrix_tx_counter[2]} {top_axi_inst/fifo_matrix_tx_counter[3]} {top_axi_inst/fifo_matrix_tx_counter[4]} {top_axi_inst/fifo_matrix_tx_counter[5]} {top_axi_inst/fifo_matrix_tx_counter[6]} {top_axi_inst/fifo_matrix_tx_counter[7]} {top_axi_inst/fifo_matrix_tx_counter[8]} {top_axi_inst/fifo_matrix_tx_counter[9]} {top_axi_inst/fifo_matrix_tx_counter[10]} {top_axi_inst/fifo_matrix_tx_counter[11]} {top_axi_inst/fifo_matrix_tx_counter[12]} {top_axi_inst/fifo_matrix_tx_counter[13]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_axi_inst/port_inst_1/tx_len_in[0]} {top_axi_inst/port_inst_1/tx_len_in[1]} {top_axi_inst/port_inst_1/tx_len_in[2]} {top_axi_inst/port_inst_1/tx_len_in[3]} {top_axi_inst/port_inst_1/tx_len_in[4]} {top_axi_inst/port_inst_1/tx_len_in[5]} {top_axi_inst/port_inst_1/tx_len_in[6]} {top_axi_inst/port_inst_1/tx_len_in[7]} {top_axi_inst/port_inst_1/tx_len_in[8]} {top_axi_inst/port_inst_1/tx_len_in[9]} {top_axi_inst/port_inst_1/tx_len_in[10]} {top_axi_inst/port_inst_1/tx_len_in[11]} {top_axi_inst/port_inst_1/tx_len_in[12]} {top_axi_inst/port_inst_1/tx_len_in[13]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_axi_inst/port_inst_1/fifo_matrix_tx_length[0]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[1]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[2]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[3]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[4]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[5]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[6]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[7]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[8]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[9]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[10]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[11]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[12]} {top_axi_inst/port_inst_1/fifo_matrix_tx_length[13]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_axi_inst/port_inst_1/tx_data_in[0]} {top_axi_inst/port_inst_1/tx_data_in[1]} {top_axi_inst/port_inst_1/tx_data_in[2]} {top_axi_inst/port_inst_1/tx_data_in[3]} {top_axi_inst/port_inst_1/tx_data_in[4]} {top_axi_inst/port_inst_1/tx_data_in[5]} {top_axi_inst/port_inst_1/tx_data_in[6]} {top_axi_inst/port_inst_1/tx_data_in[7]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_axi_inst/port_inst_1/fifo_matrix_tx_index[0]} {top_axi_inst/port_inst_1/fifo_matrix_tx_index[1]} {top_axi_inst/port_inst_1/fifo_matrix_tx_index[2]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {top_axi_inst/port_inst_0/fifo_matrix_tx_length[0]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[1]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[2]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[3]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[4]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[5]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[6]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[7]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[8]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[9]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[10]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[11]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[12]} {top_axi_inst/port_inst_0/fifo_matrix_tx_length[13]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {top_axi_inst/port_inst_0/fifo_matrix_tx_index[0]} {top_axi_inst/port_inst_0/fifo_matrix_tx_index[1]} {top_axi_inst/port_inst_0/fifo_matrix_tx_index[2]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list top_axi_inst/os_txd_tready]]
connect_debug_port u_ila_0/probe26 [get_nets [list top_axi_inst/port_inst_0/tx_data_full]]
connect_debug_port u_ila_0/probe27 [get_nets [list top_axi_inst/port_inst_1/tx_data_full]]
connect_debug_port u_ila_0/probe28 [get_nets [list top_axi_inst/port_inst_0/tx_data_wen]]
connect_debug_port u_ila_0/probe29 [get_nets [list top_axi_inst/port_inst_1/tx_data_wen]]
connect_debug_port u_ila_0/probe30 [get_nets [list top_axi_inst/port_inst_0/tx_len_busy]]
connect_debug_port u_ila_0/probe31 [get_nets [list top_axi_inst/port_inst_1/tx_len_busy]]
connect_debug_port u_ila_0/probe32 [get_nets [list top_axi_inst/port_inst_0/tx_len_full]]
connect_debug_port u_ila_0/probe33 [get_nets [list top_axi_inst/port_inst_1/tx_len_full]]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_axi_inst/port_inst_0/tx_data_out[0]} {top_axi_inst/port_inst_0/tx_data_out[1]} {top_axi_inst/port_inst_0/tx_data_out[2]} {top_axi_inst/port_inst_0/tx_data_out[3]} {top_axi_inst/port_inst_0/tx_data_out[4]} {top_axi_inst/port_inst_0/tx_data_out[5]} {top_axi_inst/port_inst_0/tx_data_out[6]} {top_axi_inst/port_inst_0/tx_data_out[7]}]]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_axi_inst/port_inst_0/tx_len_out[0]} {top_axi_inst/port_inst_0/tx_len_out[1]} {top_axi_inst/port_inst_0/tx_len_out[2]} {top_axi_inst/port_inst_0/tx_len_out[3]} {top_axi_inst/port_inst_0/tx_len_out[4]} {top_axi_inst/port_inst_0/tx_len_out[5]} {top_axi_inst/port_inst_0/tx_len_out[6]} {top_axi_inst/port_inst_0/tx_len_out[7]} {top_axi_inst/port_inst_0/tx_len_out[8]} {top_axi_inst/port_inst_0/tx_len_out[9]} {top_axi_inst/port_inst_0/tx_len_out[10]} {top_axi_inst/port_inst_0/tx_len_out[11]} {top_axi_inst/port_inst_0/tx_len_out[12]} {top_axi_inst/port_inst_0/tx_len_out[13]}]]
connect_debug_port u_ila_1/probe2 [get_nets [list {top_axi_inst/port_inst_1/tx_data_out[0]} {top_axi_inst/port_inst_1/tx_data_out[1]} {top_axi_inst/port_inst_1/tx_data_out[2]} {top_axi_inst/port_inst_1/tx_data_out[3]} {top_axi_inst/port_inst_1/tx_data_out[4]} {top_axi_inst/port_inst_1/tx_data_out[5]} {top_axi_inst/port_inst_1/tx_data_out[6]} {top_axi_inst/port_inst_1/tx_data_out[7]}]]
connect_debug_port u_ila_1/probe3 [get_nets [list {top_axi_inst/port_inst_1/tx_len_out[0]} {top_axi_inst/port_inst_1/tx_len_out[1]} {top_axi_inst/port_inst_1/tx_len_out[2]} {top_axi_inst/port_inst_1/tx_len_out[3]} {top_axi_inst/port_inst_1/tx_len_out[4]} {top_axi_inst/port_inst_1/tx_len_out[5]} {top_axi_inst/port_inst_1/tx_len_out[6]} {top_axi_inst/port_inst_1/tx_len_out[7]} {top_axi_inst/port_inst_1/tx_len_out[8]} {top_axi_inst/port_inst_1/tx_len_out[9]} {top_axi_inst/port_inst_1/tx_len_out[10]} {top_axi_inst/port_inst_1/tx_len_out[11]} {top_axi_inst/port_inst_1/tx_len_out[12]} {top_axi_inst/port_inst_1/tx_len_out[13]}]]
connect_debug_port u_ila_1/probe6 [get_nets [list top_axi_inst/port_inst_0/tx_len_empty]]
connect_debug_port u_ila_1/probe7 [get_nets [list top_axi_inst/port_inst_1/tx_len_empty]]
connect_debug_port u_ila_1/probe8 [get_nets [list top_axi_inst/port_inst_1/tx_len_ren]]
connect_debug_port u_ila_1/probe9 [get_nets [list top_axi_inst/port_inst_0/tx_len_ren]]

