#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 28 18:58:59 2021
# Process ID: 20260
# Current directory: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17176 E:\FEKT VUT\FEKT VUT 4\BPC-DE1\Git\Digital-electronics-1\Labs\07-ffs\flip_flops\flip_flops.xpr
# Log file: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/vivado.log
# Journal file: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_latch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_d_latch.tcl
close_sim
move_files [get_files  {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/jk_ff_rst.vhd}}]
close [ open {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_d_ff_rst.vhd} w ]
add_files {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_d_ff_rst.vhd}}
update_compile_order -fileset sources_1
close [ open {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_t_ff_rst.vhd} w ]
add_files {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_t_ff_rst.vhd}}
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_d_ff_rst.vhd}}]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_rst.vhd} w ]
add_files -fileset sim_1 {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_rst.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/p_t_ff_rst.vhd} w ]
add_files -fileset sim_1 {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/p_t_ff_rst.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/p_t_ff_rst.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/p_t_ff_rst.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd} w ]
add_files -fileset sim_1 {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_t_ff_rst.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
move_files [get_files  {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_d_ff_rst.vhd}}]
move_files -fileset sim_1 [get_files  {{E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sources_1/new/p_t_ff_rst.vhd}}]
launch_simulation
source tb_d_ff_rst.tcl
close_sim
launch_simulation
source tb_d_ff_rst.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_t_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_t_ff_rst.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_j_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_j_ff_rst.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_d_ff_arst.tcl
close_sim
launch_simulation
source tb_d_ff_arst.tcl
close_sim
