pwd
# /mnt/d/Documents/University/Year_3/Project/Solution/Microprocessor/Software/Components/ALU_advanced
vlog ALU_advanced.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:42 on Nov 13,2019
# vlog -reportprogress 300 ALU_advanced.sv 
# -- Compiling module ALU_advanced
# ** Error: ALU_advanced.sv(52): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(57): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(67): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(72): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(78): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(111): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(116): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(126): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(131): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(137): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(164): (vlog-2110) Illegal reference to net "overflow_flag".
# ** Error: ALU_advanced.sv(190): (vlog-2110) Illegal reference to net "overflow_flag".
# End time: 17:57:42 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog ALU_advanced.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Nov 13,2019
# vlog -reportprogress 300 ALU_advanced.sv 
# -- Compiling module ALU_advanced
# 
# Top level modules:
# 	ALU_advanced
# End time: 17:58:02 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ALU_advanced.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:30 on Nov 13,2019
# vlog -reportprogress 300 ALU_advanced.sv 
# -- Compiling module ALU_advanced
# 
# Top level modules:
# 	ALU_advanced
# End time: 17:59:30 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ALU_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 13,2019
# vlog -reportprogress 300 ALU_tb_1.sv 
# -- Compiling module ALU_tb_1
# 
# Top level modules:
# 	ALU_tb_1
# End time: 17:59:41 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim qork.ALU_tb_1
# vsim qork.ALU_tb_1 
# Start time: 17:59:49 on Nov 13,2019
# ** Error (suppressible): (vsim-19) Failed to access library 'qork' at "qork".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 17:59:49 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ALU_tb_1
# vsim work.ALU_tb_1 
# Start time: 17:59:52 on Nov 13,2019
# Loading sv_std.std
# Loading work.ALU_tb_1
# Loading work.ALU_advanced
add wave -position insertpoint  \
sim:/ALU_tb_1/clk \
sim:/ALU_tb_1/src_a \
sim:/ALU_tb_1/src_b \
sim:/ALU_tb_1/ALU_Control \
sim:/ALU_tb_1/ALU_out \
sim:/ALU_tb_1/zero_flag \
sim:/ALU_tb_1/carry_flag \
sim:/ALU_tb_1/sign_flag \
sim:/ALU_tb_1/overflow_flag
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog ALU_advanced.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Nov 13,2019
# vlog -reportprogress 300 ALU_advanced.sv 
# -- Compiling module ALU_advanced
# 
# Top level modules:
# 	ALU_advanced
# End time: 18:01:58 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ALU_tb_1
# End time: 18:02:13 on Nov 13,2019, Elapsed time: 0:02:21
# Errors: 0, Warnings: 1
# vsim work.ALU_tb_1 
# Start time: 18:02:13 on Nov 13,2019
# Loading sv_std.std
# Loading work.ALU_tb_1
# Loading work.ALU_advanced
add wave -position insertpoint  \
sim:/ALU_tb_1/clk \
sim:/ALU_tb_1/src_a \
sim:/ALU_tb_1/src_b \
sim:/ALU_tb_1/ALU_Control \
sim:/ALU_tb_1/ALU_out \
sim:/ALU_tb_1/zero_flag \
sim:/ALU_tb_1/carry_flag \
sim:/ALU_tb_1/sign_flag \
sim:/ALU_tb_1/overflow_flag
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100

run 100

run 100
run 100

run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100

run 100
vlog ALU_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:10 on Nov 13,2019
# vlog -reportprogress 300 ALU_tb_2.sv 
# -- Compiling module ALU_tb_2
# 
# Top level modules:
# 	ALU_tb_2
# End time: 18:08:10 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ALU_tb_2
# End time: 18:08:25 on Nov 13,2019, Elapsed time: 0:06:12
# Errors: 0, Warnings: 1
# vsim work.ALU_tb_2 
# Start time: 18:08:25 on Nov 13,2019
# Loading sv_std.std
# Loading work.ALU_tb_2
# Loading work.ALU_advanced
add wave -position insertpoint  \
sim:/ALU_tb_2/clk \
sim:/ALU_tb_2/src_a \
sim:/ALU_tb_2/src_b \
sim:/ALU_tb_2/ALU_Control \
sim:/ALU_tb_2/ALU_out \
sim:/ALU_tb_2/zero_flag \
sim:/ALU_tb_2/carry_flag \
sim:/ALU_tb_2/sign_flag \
sim:/ALU_tb_2/overflow_flag
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
exit
# End time: 18:19:10 on Nov 13,2019, Elapsed time: 0:10:45
# Errors: 0, Warnings: 1
