#
# Synplify QuickLogic Technology Mapper, version 7.1, Build 191R
# Copyright (C) 1994-1995, Synplicity Inc.  All Rights Reserved
#
# File written on: Wed Oct 22 11:13:32 2003
QDIF 3
file ql3025
package pq208
tools
  design 3000
  logic optimizer 0
    option IgnorePack boolean false
  delay modeler 0
    option SpeedGrade string 0
end
library QDIF
 gates 35
 terms 237
 ports 780
 gate Q_BUF1 cell LOGIC
   term A port A5 end
   term Z port AZ end
   term VCC port A3 port A1 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_DFF cell LOGIC
   term QC port QC end
   term QD port E1 end
   term QR port QR end
   term QS port QS end
   term QZ port QZ end
   term VCC port F5 port F3 port F1 port D2 port C2 port B2 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port D1 port C1 port B1 port A6 port A4 port A2 end
 end
 gate Q_INV cell LOGIC
   term A port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A4 port A2 end
 end
 gate Q_OR2I2 cell LOGIC
   term A port F1 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X3 cell LOGIC
   term A port D2 end
   term B port E2 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_OR2I1 cell LOGIC
   term A port F2 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 end
 end
 gate Q_MUX2X0 cell LOGIC
   term A port D1 end
   term B port E1 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port E2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_AND2I2 cell LOGIC
   term A port A4 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A2 end
 end
 gate Q_AND2I1 cell LOGIC
   term A port A1 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND port A4 port A2 end
 end
 gate Q_OR2I0 cell LOGIC
   term A port F2 end
   term B port F4 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F3 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 end
 end
 gate Q_AND2I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_DECX cell LOGIC
   term A port E2 port D1 end
   term E1 port F2 end
   term E2 port F4 end
   term E3 port F6 end
   term NE4 port F1 end
   term NE5 port F3 end
   term S port NZ end
   term VCC port F5 port E1 end
   term GND port D2 port C2 port C1 port B2 port B1 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate dffp cell LOGIC
   term CLK port QC end
   term D port E1 end
   term PRE port QS end
   term Q port QZ end
   term VCC port F1 port F3 port F5 port A1 port A3 port A5 port B1 port C1 port D1 end
   term GND port F2 port F4 port F6 port A2 port A4 port A6 port QR port B2 port C2 port D2 port E2 end
 end
 gate and5i4 cell LOGIC
   term A port F1 end
   term B port E2 end
   term C port F2 end
   term D port F4 end
   term E port F6 end
   term Q port NZ end
   term VCC port F3 port F5 port B1 port C1 port D2 port E1 port A1 port A3 port A5 end
   term GND port B2 port C2 port D1 port A2 port A4 port A6 end
 end
 gate dnfxbit cell LOGIC
   term CLK port QC end
   term CLR port QR end
   term D port E1 port D1 end
   term ENG port F5 end
   term ENP port F1 end
   term ENT port F3 end
   term LOAD port A5 end
   term Q port QZ port C2 port B1 end
   term Q0 port F2 end
   term Q1 port F4 end
   term Q2 port F6 end
   term VCC port C1 port A1 port A3 end
   term GND port QS port B2 port D2 port E2 port A2 port A4 port A6 end
 end
 gate bipadff cell BIDIR
   term A2 port I2 end
   term EN port IE end
   term FFCLK port IC end
   term FFCLR port IR end
   term FFEN port IQE end
   term FFQ port IQ end
   term P port IP end
   term Q port IZ end
   term VCC port I1 end
 end
 gate hddpad cell INPUT
   term P port IP end
   term Q0 port IN end
   term Q1 port IZ end
 end
 gate triipad cell BIDIR
   term A port I1 end
   term EN port IE end
   term P port IP end
   term GND port I2 end
 end
 gate tripad cell BIDIR
   term A port I2 end
   term EN port IE end
   term P port IP end
   term VCC port I1 end
 end
 gate inpadff cell BIDIR
   term FFCLK port IC end
   term FFCLR port IR end
   term FFEN port IQE end
   term FFQ port IQ end
   term P port IP end
   term Q port IZ end
   term VCC port I1 end
   term GND port I2 port IE end
 end
 gate hddpadff cell INPUT
   term FFCLK port IC end
   term FFCLR port IR end
   term FFEN port IQE end
   term FFQ port IQ end
   term P port IP end
   term Q0 port IN end
   term Q1 port IZ end
 end
 gate GCLKBUFF cell HSCK
   term A port IC end
   term Z port IZ end
   term VCC end
   term GND end
 end
 gate inpad cell BIDIR
   term P port IP end
   term Q port IZ end
   term VCC port I2 end
   term GND port I1 port IE end
 end
 gate ckpadff cell CLOCK
   term FFCLK port IQC end
   term FFCLR port IR end
   term FFEN port IQE end
   term FFQ port IQ end
   term P port IP end
   term Q1 port IC end
 end
 gate ibuff cell LOGIC
   term A port A2 end
   term Q port AZ end
   term VCC port A1 port A3 port A5 end
   term GND port A4 port A6 end
 end
 gate and2i1 cell LOGIC
   term A port A1 end
   term B port A2 end
   term Q port AZ end
   term VCC port A3 port A5 end
   term GND port A4 port A6 end
 end
 gate Q_AND3I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term Q port AZ end
   term VCC end
   term GND port A6 port A4 port A2 end
 end
 gate and5i5 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port A2 end
   term E port A4 end
   term Q port OZ end
   term VCC port A1 port A3 port A5 port F1 port F3 port F5 port B2 port C2 port D2 port E1 end
   term GND port A6 port B1 port C1 port D1 port E2 end
 end
 gate or3i0 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term Q port NZ end
   term VCC port F1 port F3 port F5 port B1 port C1 port D1 port E2 port A1 port A3 port A5 end
   term GND port B2 port C2 port D2 port E1 port A2 port A4 port A6 end
 end
 gate or4i0 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port E1 end
   term Q port NZ end
   term VCC port F1 port F3 port F5 port B1 port C1 port D1 port A1 port A3 port A5 end
   term GND port B2 port C2 port D2 port E2 port A2 port A4 port A6 end
 end
 gate and2i2 cell LOGIC
   term A port A2 end
   term B port A4 end
   term Q port AZ end
   term VCC port A1 port A3 port A5 end
   term GND port A6 end
 end
 gate and3i3 cell LOGIC
   term A port A2 end
   term B port A4 end
   term C port A6 end
   term Q port AZ end
   term VCC port A1 port A3 port A5 end
 end
 gate mux4x0 cell LOGIC
   term A port B1 end
   term B port C1 end
   term C port D1 end
   term D port E1 end
   term Q port OZ end
   term S0 port F1 end
   term S1 port A1 end
   term VCC port A3 port A5 port F3 port F5 end
   term GND port A2 port A4 port A6 port F2 port F4 port F6 port B2 port C2 port D2 port E2 end
 end
 gate buff cell LOGIC
   term A port A1 end
   term Q port AZ end
   term VCC port A3 port A5 end
   term GND port A2 port A4 port A6 end
 end
 gate LOGIC2 cell LOGIC
   term A1 port A1 end
   term A2 port A2 end
   term A3 port A3 end
   term A4 port A4 end
   term A5 port A5 end
   term A6 port A6 end
   term B1 port B1 end
   term B2 port B2 end
   term C1 port C1 end
   term C2 port C2 end
   term D1 port D1 end
   term D2 port D2 end
   term E1 port E1 end
   term E2 port E2 end
   term F1 port F1 end
   term F2 port F2 end
   term F3 port F3 end
   term F4 port F4 end
   term F5 port F5 end
   term F6 port F6 end
   term MP port MP end
   term MS port MS end
   term NP port NP end
   term NS port NS end
   term OP port OP end
   term OS port OS end
   term QC port QC end
   term QR port QR end
   term QS port QS end
   term AZ port AZ end
   term FZ port FZ end
   term NZ port NZ end
   term OZ port OZ end
   term QZ port QZ end
   term VCC end
   term GND end
 end
end
logical QDIF
  gates 610
  nets 1003
  # instances
  gate CELL1 master LOGIC2 end
  gate BUFF0 master buff end
  gate BUFF1 master buff end
  gate BUFF2 master buff end
  gate BUFF3 master buff end
  gate CELL2 master LOGIC2 end
  gate CELL3 master LOGIC2 end
  gate MUX_0 master mux4x0 pack end
  gate MUX_1 master mux4x0 pack end
  gate MUX_2 master mux4x0 pack end
  gate MUX_3 master mux4x0 pack end
  gate MUX_4 master mux4x0 pack end
  gate MUX_5 master mux4x0 pack end
  gate MUX_6 master mux4x0 pack end
  gate MUX_7 master mux4x0 pack end
  gate MUX_8 master mux4x0 pack end
  gate MUX_9 master mux4x0 pack end
  gate MUX_10 master mux4x0 pack end
  gate MUX_11 master mux4x0 pack end
  gate AND_2 master and3i3 pack end
  gate AND_3 master and2i2 pack end
  gate AND_0 master LOGIC2 end
  gate BUFF4 master buff end
  gate BUFF5 master buff end
  gate BUFF6 master buff end
  gate BUFF7 master buff end
  gate BUFF8 master buff end
  gate CELL14 master LOGIC2 end
  gate OR_1 master or4i0 pack end
  gate CELL15 master LOGIC2 end
  gate CELL16 master LOGIC2 end
  gate OR_2 master or3i0 pack end
  gate AND_4 master and5i5 pack end
  gate OR_3 master or3i0 pack end
  gate CELL30 master LOGIC2 end
  gate CELL12 master LOGIC2 end
  gate CELL13 master LOGIC2 end
  gate BUFF13 master buff end
  gate BUFF14 master buff end
  gate BUFF15 master buff end
  gate BUFF16 master buff end
  gate BUFF21 master buff end
  gate BUFF22 master buff end
  gate BUFF23 master buff end
  gate BUFF24 master buff end
  gate CELL7 master LOGIC2 end
  gate CELL8 master LOGIC2 end
  gate CELL9 master LOGIC2 end
  gate OR_0 master or3i0 pack end
  gate CELL17 master LOGIC2 end
  gate CELL18 master LOGIC2 end
  gate CELL19 master LOGIC2 end
  gate CELL20 master LOGIC2 end
  gate CELL21 master LOGIC2 end
  gate CELL22 master LOGIC2 end
  gate AND_5 master Q_AND3I0 end
  gate AND_6 master and2i1 pack end
  gate IBUFF25 master ibuff end
  gate IBUFF26 master ibuff end
  gate IBUFF27 master ibuff end
  gate GB_0 master ckpadff end
  gate IN_0 master inpad end
  gate GB_1 master GCLKBUFF end
  gate IN_1 master inpad end
  gate IN_2 master inpad end
  gate HDIP_0 master hddpadff end
  gate IN_50 master inpad end
  gate IN_51 master inpad end
  gate BUFF28 master ibuff end
  gate BUFF29 master ibuff end
  gate BUFF30 master ibuff end
  gate BUFF31 master ibuff end
  gate IN_3 master hddpadff end
  gate IN_4 master inpadff end
  gate IN_5 master inpad end
  gate IN_6 master inpad end
  gate IN_7 master inpad end
  gate IN_8 master inpad end
  gate IN_9 master inpad end
  gate IN_10 master inpad end
  gate IN_11 master inpad end
  gate IN_12 master inpad end
  gate IN_13 master inpad end
  gate IN_14 master inpad end
  gate IN_15 master inpad end
  gate IN_16 master inpad end
  gate IN_17 master inpad end
  gate IN_18 master inpad end
  gate OUT_0 master tripad end
  gate OUTI_0 master triipad end
  gate OUTI_1 master triipad end
  gate OUTI_2 master triipad end
  gate OUTI_3 master triipad end
  gate OUTI_4 master triipad end
  gate OUTI_5 master triipad end
  gate IN_19 master hddpad end
  gate IN_60 master inpad end
  gate IN_61 master inpad end
  gate IN_20 master inpad end
  gate IN_21 master inpadff end
  gate IN_22 master inpadff end
  gate IN_23 master inpadff end
  gate IN_24 master inpadff end
  gate IN_25 master inpadff end
  gate IN_26 master inpadff end
  gate IN_27 master inpadff end
  gate IN_28 master inpadff end
  gate IN_29 master inpadff end
  gate IN_30 master inpadff end
  gate IN_31 master inpadff end
  gate OUTI_6 master triipad end
  gate OUTI_7 master triipad end
  gate OUTI_8 master triipad end
  gate OUT_2 master tripad end
  gate OUT_3 master tripad end
  gate OUTI_9 master triipad end
  gate OUTI_10 master triipad end
  gate OUTI_11 master triipad end
  gate OUTI_12 master triipad end
  gate OUTI_13 master triipad end
  gate IN_32 master inpad end
  gate OUT_4 master tripad end
  gate OUT_5 master tripad end
  gate OUT_6 master tripad end
  gate IN_33 master inpad end
  gate IN_34 master inpad end
  gate OUT_7 master tripad end
  gate OUT8_0.QL1 master tripad end
  gate OUT8_0.QL2 master tripad end
  gate OUT8_0.QL3 master tripad end
  gate OUT8_0.QL4 master tripad end
  gate OUT8_0.QL5 master tripad end
  gate OUT8_0.QL6 master tripad end
  gate OUT8_0.QL7 master tripad end
  gate OUT8_0.QL8 master tripad end
  gate BDP3_7.QL0 master bipadff end
  gate BDP3_7.QL1 master bipadff end
  gate BDP3_7.QL2 master bipadff end
  gate BDP3_6.QL0 master bipadff end
  gate BDP3_6.QL1 master bipadff end
  gate BDP3_6.QL2 master bipadff end
  gate BDP4_9.QL0 master bipadff end
  gate BDP4_9.QL1 master bipadff end
  gate BDP4_9.QL2 master bipadff end
  gate BDP4_9.QL3 master bipadff end
  gate BDP4_8.QL0 master bipadff end
  gate BDP4_8.QL1 master bipadff end
  gate BDP4_8.QL2 master bipadff end
  gate BDP4_8.QL3 master bipadff end
  gate BDP3_5.QL0 master bipadff end
  gate BDP3_5.QL1 master bipadff end
  gate BDP3_5.QL2 master bipadff end
  gate BDP4_7.QL0 master bipadff end
  gate BDP4_7.QL1 master bipadff end
  gate BDP4_7.QL2 master bipadff end
  gate BDP4_7.QL3 master bipadff end
  gate BDP3_4.QL0 master bipadff end
  gate BDP3_4.QL1 master bipadff end
  gate BDP3_4.QL2 master bipadff end
  gate BDP4_6.QL0 master bipadff end
  gate BDP4_6.QL1 master bipadff end
  gate BDP4_6.QL2 master bipadff end
  gate BDP4_6.QL3 master bipadff end
  gate BDP4_5.QL0 master bipadff end
  gate BDP4_5.QL1 master bipadff end
  gate BDP4_5.QL2 master bipadff end
  gate BDP4_5.QL3 master bipadff end
  gate BDP3_3.QL0 master bipadff end
  gate BDP3_3.QL1 master bipadff end
  gate BDP3_3.QL2 master bipadff end
  gate BDP3_2.QL0 master bipadff end
  gate BDP3_2.QL1 master bipadff end
  gate BDP3_2.QL2 master bipadff end
  gate BDP4_4.QL0 master bipadff end
  gate BDP4_4.QL1 master bipadff end
  gate BDP4_4.QL2 master bipadff end
  gate BDP4_4.QL3 master bipadff end
  gate BDP4_3.QL0 master bipadff end
  gate BDP4_3.QL1 master bipadff end
  gate BDP4_3.QL2 master bipadff end
  gate BDP4_3.QL3 master bipadff end
  gate BDP3_1.QL0 master bipadff end
  gate BDP3_1.QL1 master bipadff end
  gate BDP3_1.QL2 master bipadff end
  gate BDP4_2.QL0 master bipadff end
  gate BDP4_2.QL1 master bipadff end
  gate BDP4_2.QL2 master bipadff end
  gate BDP4_2.QL3 master bipadff end
  gate BDP3_0.QL0 master bipadff end
  gate BDP3_0.QL1 master bipadff end
  gate BDP3_0.QL2 master bipadff end
  gate BDP4_1.QL0 master bipadff end
  gate BDP4_1.QL1 master bipadff end
  gate BDP4_1.QL2 master bipadff end
  gate BDP4_1.QL3 master bipadff end
  gate BDP4_0.QL0 master bipadff end
  gate BDP4_0.QL1 master bipadff end
  gate BDP4_0.QL2 master bipadff end
  gate BDP4_0.QL3 master bipadff end
  gate DCNT_1.QL1.QL5 master and2i2 pack end
  gate DCNT_1.QL1.QL4 master dnfxbit end
  gate DCNT_1.QL1.QL3 master dnfxbit end
  gate DCNT_1.QL1.QL2 master dnfxbit end
  gate DCNT_1.QL1.QL1 master dnfxbit end
  gate DCNT_1.QL2.QL4 master dnfxbit end
  gate DCNT_1.QL2.QL3 master dnfxbit end
  gate DCNT_1.QL2.QL2 master dnfxbit end
  gate DCNT_1.QL2.QL1 master dnfxbit end
  gate DCNT_1.QL3.QL5 master and5i4 pack end
  gate DCNT_1.QL3.QL4 master dnfxbit end
  gate DCNT_1.QL3.QL3 master dnfxbit end
  gate DCNT_1.QL3.QL2 master dnfxbit end
  gate DCNT_1.QL3.QL1 master dnfxbit end
  gate DCNT_1.QL4.QL4 master dffp pack end
  gate DCNT_1.QL4.QL3 master mux4x0 pack end
  gate DCNT_1.QL4.QL2 master and2i2 pack end
  gate DCNT_1.QL4.QL1 master and2i1 pack end
  gate MUXFF4.MUXFF8.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF7.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF6.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF5.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF4.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF3.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF2.QL1 master LOGIC2 end
  gate MUXFF4.MUXFF1.QL1 master LOGIC2 end
  gate MUXFF3.MUXFF3.QL1 master LOGIC2 end
  gate MUXFF3.MUXFF2.QL1 master LOGIC2 end
  gate MUXFF3.MUXFF1.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF7.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF6.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF5.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF4.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF3.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF2.QL1 master LOGIC2 end
  gate MUXFF2.MUXFF1.QL1 master LOGIC2 end
  gate MUXFF1.MUXFF4.QL1 master LOGIC2 end
  gate MUXFF1.MUXFF3.QL1 master LOGIC2 end
  gate MUXFF1.MUXFF2.QL1 master LOGIC2 end
  gate MUXFF1.MUXFF1.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF10.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF9.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF8.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF7.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF6.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF5.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF4.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF3.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF2.QL1 master LOGIC2 end
  gate MUXFF0.MUXFF1.QL1 master LOGIC2 end
  gate I_1 master Q_DECX end
  gate I_2 master Q_DECX end
  gate I_3 master Q_DECX end
  gate I_15 master Q_DECX end
  gate I_16 master Q_DECX end
  gate dmabp_xfer_term master Q_AND2I0 end
  gate tci_xfer_term master Q_AND2I0 end
  gate tci_ready master Q_AND2I0 end
  gate tci_pio_sel master Q_OR2I0 end
  gate pre_address master Q_AND2I1 end
  gate plx_dreq_ready master Q_AND2I0 end
  gate testid_en master Q_AND2I0 end
  gate unused_inputs master Q_AND2I0 end
  gate timer_int master Q_AND2I0 end
  gate unrec_addr_int master Q_AND2I0 end
  gate timeout_int master Q_AND2I0 end
  gate dma_error_reg_3 master Q_OR2I0 end
  gate un4_tci_get_data_reg master Q_AND2I1 end
  gate dma_xfer_dly1_3 master Q_AND2I1 end
  gate un4_tci_ready master Q_AND2I2 end
  gate un5_tci_pio_sel master Q_AND2I1 end
  gate un3_dma_req_cnt master Q_AND2I1 end
  gate un11_dma_req_cnt master Q_AND2I1 end
  gate un4_lbb_read_data_mux[0] master Q_MUX2X0 end
  gate un4_lbb_read_data_mux[1] master Q_MUX2X0 end
  gate un11_lbb_intstat_reg[0] master Q_AND2I0 end
  gate un11_lbb_intstat_reg[1] master Q_AND2I0 end
  gate un11_lbb_intstat_reg[2] master Q_AND2I0 end
  gate un11_lbb_intstat_reg[3] master Q_AND2I0 end
  gate un11_lbb_intstat_reg[4] master Q_AND2I0 end
  gate un8_tci_blk_sel_reg[0] master Q_AND2I0 end
  gate un8_tci_blk_sel_reg[1] master Q_AND2I0 end
  gate un8_tci_blk_sel_reg[2] master Q_AND2I0 end
  gate un8_tci_blk_sel_reg[3] master Q_AND2I0 end
  gate un8_tci_blk_sel_reg[4] master Q_AND2I0 end
  gate unrec_address_3 master Q_AND2I1 end
  gate dma_xfer_reg_3 master Q_AND2I0 end
  gate un2_dma_int master Q_OR2I0 end
  gate un4_dma_int master Q_OR2I0 end
  gate un4_lbb_intstat_reg[0] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[1] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[2] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[3] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[4] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[5] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[6] master Q_AND2I1 end
  gate un4_lbb_intstat_reg[7] master Q_AND2I1 end
  gate un2_plx_dreq_ready[0] master Q_AND2I1 end
  gate un2_plx_dreq_ready[1] master Q_AND2I1 end
  gate un2_plx_dreq_ready[2] master Q_AND2I1 end
  gate un2_plx_dreq_ready[3] master Q_AND2I1 end
  gate un2_plx_dreq_ready[4] master Q_AND2I1 end
  gate tci_get_data_reg_3 master Q_OR2I0 end
  gate xfer_timeout_3 master Q_AND2I0 end
  gate un1_dma_int master Q_AND2I0 end
  gate un4_tci_blk_sel_reg[0] master Q_AND2I0 end
  gate un4_tci_blk_sel_reg[1] master Q_AND2I0 end
  gate un4_tci_blk_sel_reg[2] master Q_AND2I0 end
  gate un4_tci_blk_sel_reg[3] master Q_AND2I0 end
  gate un4_tci_blk_sel_reg[4] master Q_AND2I0 end
  gate un8_lbb_intstat_reg[0] master Q_OR2I1 end
  gate un8_lbb_intstat_reg[1] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[2] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[3] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[4] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[5] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[6] master Q_OR2I0 end
  gate un8_lbb_intstat_reg[7] master Q_OR2I0 end
  gate un26_lbb_read_data_mux_0_and2[3] master Q_AND2I0 end
  gate plx_ad_out_reg_5[11] master Q_MUX2X0 end
  gate un3_tci_pio_sel master Q_AND2I0 end
  gate un1_plx_dreq_ready master Q_OR2I0 end
  gate tci_blk_sel_reg_3[0] master Q_OR2I0 end
  gate tci_blk_sel_reg_3[1] master Q_OR2I0 end
  gate tci_blk_sel_reg_3[2] master Q_OR2I0 end
  gate tci_blk_sel_reg_3[3] master Q_OR2I0 end
  gate tci_blk_sel_reg_3[4] master Q_OR2I0 end
  gate lbb_intstat_reg_3[0] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[1] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[2] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[3] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[4] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[5] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[6] master Q_MUX2X0 end
  gate lbb_intstat_reg_3[7] master Q_MUX2X0 end
  gate plx_int_3 master Q_OR2I0 end
  gate un1_tci_pio_sel master Q_AND2I1 end
  gate dma_req_cnt_3_f1[0] master Q_OR2I0 end
  gate dma_req_cnt_3_f1[2] master Q_OR2I0 end
  gate plx_ad_out_reg_7[0] master Q_MUX2X0 end
  gate plx_ad_out_reg_7[1] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[0] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[0] master Q_AND2I0 end
  gate plx_ad_out_reg_7[2] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[1] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[1] master Q_AND2I0 end
  gate plx_ad_out_reg_7[3] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[2] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[2] master Q_AND2I0 end
  gate plx_ad_out_reg_7[4] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[3] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[3] master Q_AND2I0 end
  gate plx_ad_out_reg_7[5] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[4] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[4] master Q_AND2I0 end
  gate plx_ad_out_reg_7[6] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_0[5] master Q_MUX2X0 end
  gate un17_lbb_read_data_mux_1_and2[5] master Q_AND2I0 end
  gate plx_ad_out_reg_7[7] master Q_MUX2X0 end
  gate tci_xfer_wait_0[0] master Q_MUX2X0 end
  gate tci_xfer_wait_0[1] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[0] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[1] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[2] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[3] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[4] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[5] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[6] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[7] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[8] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[9] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[10] master Q_MUX2X0 end
  gate timeout_cnt_reg_0[11] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[0] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[1] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[2] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[3] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[4] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[5] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[6] master Q_MUX2X0 end
  gate lbb_intmask_reg_0[7] master Q_MUX2X0 end
  gate dma_blk_sel_0[0] master Q_MUX2X0 end
  gate dma_blk_sel_0[1] master Q_MUX2X0 end
  gate dma_blk_sel_0[2] master Q_MUX2X0 end
  gate dma_blk_sel_0[3] master Q_MUX2X0 end
  gate dma_blk_sel_0[4] master Q_MUX2X0 end
  gate lbb_idprom_reg_0[0] master Q_MUX2X0 end
  gate lbb_idprom_reg_0[1] master Q_MUX2X0 end
  gate lbb_idprom_reg_0[2] master Q_MUX2X0 end
  gate plx_int_3_1 master Q_OR2I0 end
  gate plx_int_3_2 master Q_OR2I1 end
  gate plx_int_3_3 master Q_OR2I0 end
  gate tci_ready_1 master Q_AND2I1 end
  gate xfer_timeout_3_1 master Q_AND2I1 end
  gate xfer_timeout_3_2 master Q_AND2I2 end
  gate xfer_timeout_3_3 master Q_AND2I2 end
  gate xfer_timeout_3_4 master Q_AND2I2 end
  gate xfer_timeout_3_5 master Q_AND2I2 end
  gate xfer_timeout_3_6 master Q_AND2I2 end
  gate xfer_timeout_3_7 master Q_AND2I0 end
  gate xfer_timeout_3_8 master Q_AND2I0 end
  gate xfer_timeout_3_9 master Q_AND2I0 end
  gate xfer_timeout_3_10 master Q_AND2I0 end
  gate un3_tci_pio_sel_1 master Q_AND2I0 end
  gate un3_tci_pio_sel_2 master Q_AND2I2 end
  gate un1_plx_dreq_ready_1 master Q_OR2I0 end
  gate un1_plx_dreq_ready_2 master Q_OR2I0 end
  gate un1_plx_dreq_ready_3 master Q_OR2I0 end
  gate w_reg_intstat_3_1 master Q_AND2I0 end
  gate w_reg_intstat_3_3 master Q_AND2I0 end
  gate w_reg_intmask_3_1 master Q_AND2I0 end
  gate w_reg_intmask_3_3 master Q_AND2I0 end
  gate w_reg_idprom_3_1 master Q_AND2I0 end
  gate w_reg_idprom_3_2 master Q_AND2I0 end
  gate w_reg_idprom_3_3 master Q_AND2I0 end
  gate w_reg_timeout_3_1 master Q_AND2I0 end
  gate w_reg_timeout_3_3 master Q_AND2I0 end
  gate unused_inputs_1 master Q_AND2I0 end
  gate unused_inputs_2 master Q_AND2I0 end
  gate unused_inputs_3 master Q_AND2I0 end
  gate unused_inputs_4 master Q_AND2I0 end
  gate unused_inputs_5 master Q_AND2I0 end
  gate unused_inputs_6 master Q_AND2I0 end
  gate unused_inputs_7 master Q_AND2I0 end
  gate unused_inputs_8 master Q_AND2I0 end
  gate unused_inputs_9 master Q_AND2I0 end
  gate unused_inputs_10 master Q_AND2I0 end
  gate unused_inputs_11 master Q_AND2I0 end
  gate unused_inputs_12 master Q_AND2I0 end
  gate dmabp_blk_sel_1[2] master Q_AND2I0 end
  gate un11_dma_req_cnt_1 master Q_AND2I2 end
  gate unrec_address_3_1 master Q_AND2I2 end
  gate unrec_address_3_2 master Q_AND2I2 end
  gate unrec_address_3_3 master Q_AND2I0 end
  gate dma_xfer_reg_3_1 master Q_AND2I0 end
  gate un2_dma_int_1 master Q_OR2I0 end
  gate un2_dma_int_2 master Q_OR2I0 end
  gate un2_dma_int_3 master Q_OR2I0 end
  gate un4_dma_int_1 master Q_OR2I0 end
  gate un4_dma_int_2 master Q_OR2I0 end
  gate un4_dma_int_3 master Q_OR2I0 end
  gate w_reg_setup_3_1 master Q_AND2I0 end
  gate w_reg_setup_3_3 master Q_AND2I0 end
  gate dma_xfer_dly1_3_1 master Q_AND2I1 end
  gate dmabp_blk_sel_1[4] master Q_AND2I0 end
  gate plx_ad_out_reg_6_0[10] master Q_MUX2X3 end
  gate N_62_i master Q_AND2I2 end
  gate plx_ad_out_reg_6_0[9] master Q_MUX2X3 end
  gate N_64_i master Q_AND2I2 end
  gate plx_ad_out_reg_6_0[8] master Q_MUX2X3 end
  gate N_66_i master Q_AND2I2 end
  gate dma_req_cnt_1[1] master Q_AND2I0 end
  gate reset_xfer master Q_OR2I2 end
  gate plx_ad_out_reg_5_0_and2[12] master Q_AND2I1 end
  gate plx_ad_out_reg_5_0_and2[13] master Q_AND2I1 end
  gate plx_ad_out_reg_5_0_and2[14] master Q_AND2I1 end
  gate plx_ad_out_reg_5_0_and2[15] master Q_AND2I1 end
  gate plx_ad_out_reg_5_0_and2[16] master Q_AND2I1 end
  gate plx_ad_out_reg_5_0_and2[17] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[22] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[23] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[24] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[25] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[26] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[27] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[28] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[29] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[30] master Q_AND2I1 end
  gate plx_ad_out_reg_3_0_and2[31] master Q_AND2I1 end
  gate plx_ad_out_reg_4_0_and2[18] master Q_AND2I1 end
  gate plx_ad_out_reg_4_0_and2[19] master Q_AND2I1 end
  gate plx_ad_out_reg_4_0_and2[20] master Q_AND2I1 end
  gate plx_ad_out_reg_4_0_and2[21] master Q_AND2I1 end
  gate dmabp_blk_sel_1[1] master Q_AND2I1 end
  gate dmabp_blk_sel_1[3] master Q_AND2I1 end
  gate w_reg_intmask_3_2 master Q_AND2I1 end
  gate dma_req_cnt_3_f0[2] master Q_AND2I1 end
  gate dma_req_cnt_3_f0[0] master Q_AND2I1 end
  gate un13_dma_req_cnt master Q_AND2I1 end
  gate un12_dma_req_cnt master Q_AND2I2 end
  gate tci_xfer_wait23 master Q_AND2I1 end
  gate un1_tci_xfer_wait_1[1] master Q_AND2I1 end
  gate un1_tci_xfer_wait_1[0] master Q_AND2I1 end
  gate w_reg_setup_3_2 master Q_AND2I2 end
  gate w_reg_intstat_3_2 master Q_AND2I1 end
  gate w_reg_timeout_3 master Q_AND2I1 end
  gate plx_ad_out_reg_6_i_and2[10] master Q_AND2I1 end
  gate w_reg_idprom_3 master Q_AND2I1 end
  gate w_reg_intmask_3 master Q_AND2I1 end
  gate w_reg_intstat_3 master Q_AND2I1 end
  gate w_reg_setup_3 master Q_AND2I1 end
  gate dma_req_reset master Q_OR2I2 end
  gate dma_xfer_reg_3_2 master Q_AND2I2 end
  gate dmabp_rdy_dly3_3 master Q_AND2I1 end
  gate dmabp_rdy_dly2_3 master Q_AND2I1 end
  gate dmabp_blk_sel[0] master Q_AND2I1 end
  gate dmabp_blk_sel[1] master Q_AND2I1 end
  gate dmabp_blk_sel[2] master Q_AND2I1 end
  gate dmabp_blk_sel_1[0] master Q_AND2I1 end
  gate dmabp_blk_sel[3] master Q_AND2I1 end
  gate dmabp_blk_sel[4] master Q_AND2I1 end
  gate I_47 master Q_INV end
  gate I_48 master Q_INV end
  gate plx_ad_out_reg[20] master Q_DFF end
  gate plx_ad_out_reg[21] master Q_DFF end
  gate plx_ad_out_reg[22] master Q_DFF end
  gate plx_ad_out_reg[23] master Q_DFF end
  gate plx_ad_out_reg[24] master Q_DFF end
  gate plx_ad_out_reg[25] master Q_DFF end
  gate plx_ad_out_reg[26] master Q_DFF end
  gate plx_ad_out_reg[27] master Q_DFF end
  gate plx_ad_out_reg[28] master Q_DFF end
  gate plx_ad_out_reg[29] master Q_DFF end
  gate plx_ad_out_reg[30] master Q_DFF end
  gate plx_ad_out_reg[31] master Q_DFF end
  gate plx_ad_out_reg[5] master Q_DFF end
  gate plx_ad_out_reg[6] master Q_DFF end
  gate plx_ad_out_reg[7] master Q_DFF end
  gate plx_ad_out_reg[8] master Q_DFF end
  gate plx_ad_out_reg[9] master Q_DFF end
  gate plx_ad_out_reg[10] master Q_DFF end
  gate plx_ad_out_reg[11] master Q_DFF end
  gate plx_ad_out_reg[12] master Q_DFF end
  gate plx_ad_out_reg[13] master Q_DFF end
  gate plx_ad_out_reg[14] master Q_DFF end
  gate plx_ad_out_reg[15] master Q_DFF end
  gate plx_ad_out_reg[16] master Q_DFF end
  gate plx_ad_out_reg[17] master Q_DFF end
  gate plx_ad_out_reg[18] master Q_DFF end
  gate plx_ad_out_reg[19] master Q_DFF end
  gate lbb_intstat_reg[1] master Q_DFF end
  gate lbb_intstat_reg[2] master Q_DFF end
  gate lbb_intstat_reg[3] master Q_DFF end
  gate lbb_intstat_reg[4] master Q_DFF end
  gate lbb_intstat_reg[5] master Q_DFF end
  gate lbb_intstat_reg[6] master Q_DFF end
  gate lbb_intstat_reg[7] master Q_DFF end
  gate dma_req_cnt[0] master Q_DFF end
  gate dma_req_cnt[1] master Q_DFF end
  gate dma_req_cnt[2] master Q_DFF end
  gate plx_ad_out_reg[0] master Q_DFF end
  gate plx_ad_out_reg[1] master Q_DFF end
  gate plx_ad_out_reg[2] master Q_DFF end
  gate plx_ad_out_reg[3] master Q_DFF end
  gate plx_ad_out_reg[4] master Q_DFF end
  gate lbb_intmask_reg[7] master Q_DFF end
  gate dma_blk_sel[0] master Q_DFF end
  gate dma_blk_sel[1] master Q_DFF end
  gate dma_blk_sel[2] master Q_DFF end
  gate dma_blk_sel[3] master Q_DFF end
  gate dma_blk_sel[4] master Q_DFF end
  gate lbb_idprom_reg[0] master Q_DFF end
  gate lbb_idprom_reg[1] master Q_DFF end
  gate lbb_idprom_reg[2] master Q_DFF end
  gate tci_blk_sel_reg[0] master Q_DFF end
  gate tci_blk_sel_reg[1] master Q_DFF end
  gate tci_blk_sel_reg[2] master Q_DFF end
  gate tci_blk_sel_reg[3] master Q_DFF end
  gate tci_blk_sel_reg[4] master Q_DFF end
  gate lbb_intstat_reg[0] master Q_DFF end
  gate timeout_cnt_reg[4] master Q_DFF end
  gate timeout_cnt_reg[5] master Q_DFF end
  gate timeout_cnt_reg[6] master Q_DFF end
  gate timeout_cnt_reg[7] master Q_DFF end
  gate timeout_cnt_reg[8] master Q_DFF end
  gate timeout_cnt_reg[9] master Q_DFF end
  gate timeout_cnt_reg[10] master Q_DFF end
  gate timeout_cnt_reg[11] master Q_DFF end
  gate lbb_intmask_reg[0] master Q_DFF end
  gate lbb_intmask_reg[1] master Q_DFF end
  gate lbb_intmask_reg[2] master Q_DFF end
  gate lbb_intmask_reg[3] master Q_DFF end
  gate lbb_intmask_reg[4] master Q_DFF end
  gate lbb_intmask_reg[5] master Q_DFF end
  gate lbb_intmask_reg[6] master Q_DFF end
  gate tci_xfer_wait[0] master Q_DFF end
  gate tci_xfer_wait[1] master Q_DFF end
  gate timeout_cnt_reg[0] master Q_DFF end
  gate timeout_cnt_reg[1] master Q_DFF end
  gate timeout_cnt_reg[2] master Q_DFF end
  gate timeout_cnt_reg[3] master Q_DFF end
  gate tci_get_data_reg master Q_DFF end
  gate tci_rdy_dly master Q_DFF end
  gate xfer_timeout master Q_DFF end
  gate tci_addr_reg master Q_DFF end
  gate plx_int master Q_DFF end
  gate tci_pio_sel_reg master Q_DFF end
  gate pio_select_dly1 master Q_DFF end
  gate hold_slave_dly_n master Q_DFF end
  gate plx_dreq_dly2 master Q_DFF end
  gate dma_error_reg master Q_DFF end
  gate dmabp_rdy_dly2 master Q_DFF end
  gate dmabp_rdy_dly3 master Q_DFF end
  gate dma_xfer_dly1 master Q_DFF end
  gate plx_dreq master Q_DFF end
  gate dma_xfer_reg master Q_DFF end
  gate unrec_address master Q_DFF end
  gate w_reg_idprom master Q_DFF end
  gate w_reg_intmask master Q_DFF end
  gate w_reg_intstat master Q_DFF end
  gate w_reg_setup master Q_DFF end
  gate w_reg_timeout master Q_DFF end
  gate dma_xfer_dly2 master Q_DFF end
  gate hold_ack master Q_DFF end
  gate plx_dma_eot master Q_DFF end
  gate plx_rdyout_dly master Q_DFF end
  gate dmabp_rdy_dly1 master Q_DFF end
  gate dma_xfer_dly3 master Q_DFF end
  gate plx_dreq_dly1 master Q_DFF end
  gate I_49 master Q_BUF1 pack end
  gate I_50 master Q_BUF1 pack end
  # Port nets
  net I_LCLK direction input
    gate GB_0 term P end
  end
  net IN_RESET direction input
    gate IN_0 term P end
  end
  net I_LHOLD direction input
    gate IN_1 term P end
  end
  net I_LDSHOLD direction input
    gate IN_2 term P end
  end
  net IN_ADS direction input
    gate HDIP_0 term P end
  end
  net IN_ADS_A direction input
    gate IN_50 term P end
  end
  net IN_ADS_B direction input
    gate IN_51 term P end
  end
  net IN_LWR direction input
    gate IN_3 term P end
  end
  net IN_DTR direction input
    gate IN_4 term P end
  end
  net IN_DEN direction input
    gate IN_5 term P end
  end
  net IN_LLOCKo direction input
    gate IN_6 term P end
  end
  net IN_WAITo direction input
    gate IN_7 term P end
  end
  net IN_READYo direction input
    gate IN_8 term P end
  end
  net IN_BLAST direction input
    gate IN_9 term P end
  end
  net IN_DACK direction input
    gate IN_10 term P end
  end
  net IN_LINTo direction input
    gate IN_11 term P end
  end
  net IN_LSERR direction input
    gate IN_12 term P end
  end
  net O_LHOLDA direction output
    gate OUT_0 term P end
  end
  net ON_READYi direction output
    gate OUTI_0 term P end
  end
  net ON_BTERM direction output
    gate OUTI_1 term P end
  end
  net ON_EOT direction output
    gate OUTI_2 term P end
  end
  net ON_DREQ direction output
    gate OUTI_3 term P end
  end
  net ON_LINTi direction output
    gate OUTI_4 term P end
  end
  net ON_S direction output
    gate OUTI_5 term P end
  end
  net I_LABS3 direction input
    gate IN_13 term P end
  end
  net I_LABS2 direction input
    gate IN_14 term P end
  end
  net IN_LBE[0] direction input
    gate IN_18 term P end
  end
  net IN_LBE[1] direction input
    gate IN_17 term P end
  end
  net IN_LBE[2] direction input
    gate IN_16 term P end
  end
  net IN_LBE[3] direction input
    gate IN_15 term P end
  end
  net B_LAD[0] direction bidir
    gate BDP4_0.QL0 term P end
  end
  net B_LAD[1] direction bidir
    gate BDP4_0.QL1 term P end
  end
  net B_LAD[2] direction bidir
    gate BDP4_0.QL2 term P end
  end
  net B_LAD[3] direction bidir
    gate BDP4_0.QL3 term P end
  end
  net B_LAD[4] direction bidir
    gate BDP4_1.QL0 term P end
  end
  net B_LAD[5] direction bidir
    gate BDP4_1.QL1 term P end
  end
  net B_LAD[6] direction bidir
    gate BDP4_1.QL2 term P end
  end
  net B_LAD[7] direction bidir
    gate BDP4_1.QL3 term P end
  end
  net B_LAD[8] direction bidir
    gate BDP3_0.QL0 term P end
  end
  net B_LAD[9] direction bidir
    gate BDP3_0.QL1 term P end
  end
  net B_LAD[10] direction bidir
    gate BDP3_0.QL2 term P end
  end
  net B_LAD[11] direction bidir
    gate BDP4_2.QL0 term P end
  end
  net B_LAD[12] direction bidir
    gate BDP4_2.QL1 term P end
  end
  net B_LAD[13] direction bidir
    gate BDP4_2.QL2 term P end
  end
  net B_LAD[14] direction bidir
    gate BDP4_2.QL3 term P end
  end
  net B_LAD[15] direction bidir
    gate BDP3_1.QL0 term P end
  end
  net B_LAD[16] direction bidir
    gate BDP3_1.QL1 term P end
  end
  net B_LAD[17] direction bidir
    gate BDP3_1.QL2 term P end
  end
  net B_LAD[18] direction bidir
    gate BDP4_3.QL0 term P end
  end
  net B_LAD[19] direction bidir
    gate BDP4_3.QL1 term P end
  end
  net B_LAD[20] direction bidir
    gate BDP4_3.QL2 term P end
  end
  net B_LAD[21] direction bidir
    gate BDP4_3.QL3 term P end
  end
  net B_LAD[22] direction bidir
    gate BDP4_4.QL0 term P end
  end
  net B_LAD[23] direction bidir
    gate BDP4_4.QL1 term P end
  end
  net B_LAD[24] direction bidir
    gate BDP4_4.QL2 term P end
  end
  net B_LAD[25] direction bidir
    gate BDP4_4.QL3 term P end
  end
  net B_LAD[26] direction bidir
    gate BDP3_2.QL0 term P end
  end
  net B_LAD[27] direction bidir
    gate BDP3_2.QL1 term P end
  end
  net B_LAD[28] direction bidir
    gate BDP3_2.QL2 term P end
  end
  net B_LAD[29] direction bidir
    gate BDP3_3.QL0 term P end
  end
  net B_LAD[30] direction bidir
    gate BDP3_3.QL1 term P end
  end
  net B_LAD[31] direction bidir
    gate BDP3_3.QL2 term P end
  end
  net IN_TCI_VALID direction input
    gate IN_19 term P end
  end
  net IN_TCI_VALID_A direction input
    gate IN_60 term P end
  end
  net IN_TCI_VALID_B direction input
    gate IN_61 term P end
  end
  net IN_TCI_TIMER_INT direction input
    gate IN_20 term P end
  end
  net IN_TCI_PIO_READY direction input
    gate IN_21 term P end
  end
  net IN_TCI_DMA0_REQ[0] direction input
    gate IN_22 term P end
  end
  net IN_TCI_DMA0_REQ[1] direction input
    gate IN_23 term P end
  end
  net IN_TCI_DMA1_REQ[0] direction input
    gate IN_24 term P end
  end
  net IN_TCI_DMA1_REQ[1] direction input
    gate IN_25 term P end
  end
  net IN_TCI_DMA2_REQ[0] direction input
    gate IN_26 term P end
  end
  net IN_TCI_DMA2_REQ[1] direction input
    gate IN_27 term P end
  end
  net IN_TCI_DMA3_REQ[0] direction input
    gate IN_28 term P end
  end
  net IN_TCI_DMA3_REQ[1] direction input
    gate IN_29 term P end
  end
  net IN_TCI_DMA4_REQ[0] direction input
    gate IN_30 term P end
  end
  net IN_TCI_DMA4_REQ[1] direction input
    gate IN_31 term P end
  end
  net ON_TCI_GET_REG direction output
    gate OUTI_6 term P end
  end
  net ON_TCI_GET_DATA direction output
    gate OUTI_7 term P end
  end
  net ON_TCI_PIO_SELECT direction output
    gate OUTI_8 term P end
  end
  net O_TCI_ADDR_DATAN direction output
    gate OUT_2 term P end
  end
  net O_TCI_READ_WRITEN direction output
    gate OUT_3 term P end
  end
  net ON_TCI_BLOCK_SEL[0] direction output
    gate OUTI_9 term P end
  end
  net ON_TCI_BLOCK_SEL[1] direction output
    gate OUTI_10 term P end
  end
  net ON_TCI_BLOCK_SEL[2] direction output
    gate OUTI_11 term P end
  end
  net ON_TCI_BLOCK_SEL[3] direction output
    gate OUTI_12 term P end
  end
  net ON_TCI_BLOCK_SEL[4] direction output
    gate OUTI_13 term P end
  end
  net B_TCI_AD[0] direction bidir
    gate BDP4_5.QL0 term P end
  end
  net B_TCI_AD[1] direction bidir
    gate BDP4_5.QL1 term P end
  end
  net B_TCI_AD[2] direction bidir
    gate BDP4_5.QL2 term P end
  end
  net B_TCI_AD[3] direction bidir
    gate BDP4_5.QL3 term P end
  end
  net B_TCI_AD[4] direction bidir
    gate BDP4_6.QL0 term P end
  end
  net B_TCI_AD[5] direction bidir
    gate BDP4_6.QL1 term P end
  end
  net B_TCI_AD[6] direction bidir
    gate BDP4_6.QL2 term P end
  end
  net B_TCI_AD[7] direction bidir
    gate BDP4_6.QL3 term P end
  end
  net B_TCI_AD[8] direction bidir
    gate BDP3_4.QL0 term P end
  end
  net B_TCI_AD[9] direction bidir
    gate BDP3_4.QL1 term P end
  end
  net B_TCI_AD[10] direction bidir
    gate BDP3_4.QL2 term P end
  end
  net B_TCI_AD[11] direction bidir
    gate BDP4_7.QL0 term P end
  end
  net B_TCI_AD[12] direction bidir
    gate BDP4_7.QL1 term P end
  end
  net B_TCI_AD[13] direction bidir
    gate BDP4_7.QL2 term P end
  end
  net B_TCI_AD[14] direction bidir
    gate BDP4_7.QL3 term P end
  end
  net B_TCI_AD[15] direction bidir
    gate BDP3_5.QL0 term P end
  end
  net B_TCI_AD[16] direction bidir
    gate BDP3_5.QL1 term P end
  end
  net B_TCI_AD[17] direction bidir
    gate BDP3_5.QL2 term P end
  end
  net B_TCI_AD[18] direction bidir
    gate BDP4_8.QL0 term P end
  end
  net B_TCI_AD[19] direction bidir
    gate BDP4_8.QL1 term P end
  end
  net B_TCI_AD[20] direction bidir
    gate BDP4_8.QL2 term P end
  end
  net B_TCI_AD[21] direction bidir
    gate BDP4_8.QL3 term P end
  end
  net B_TCI_AD[22] direction bidir
    gate BDP4_9.QL0 term P end
  end
  net B_TCI_AD[23] direction bidir
    gate BDP4_9.QL1 term P end
  end
  net B_TCI_AD[24] direction bidir
    gate BDP4_9.QL2 term P end
  end
  net B_TCI_AD[25] direction bidir
    gate BDP4_9.QL3 term P end
  end
  net B_TCI_AD[26] direction bidir
    gate BDP3_6.QL0 term P end
  end
  net B_TCI_AD[27] direction bidir
    gate BDP3_6.QL1 term P end
  end
  net B_TCI_AD[28] direction bidir
    gate BDP3_6.QL2 term P end
  end
  net B_TCI_AD[29] direction bidir
    gate BDP3_7.QL0 term P end
  end
  net B_TCI_AD[30] direction bidir
    gate BDP3_7.QL1 term P end
  end
  net B_TCI_AD[31] direction bidir
    gate BDP3_7.QL2 term P end
  end
  net I_IDPROM_DO direction input
    gate IN_32 term P end
  end
  net O_IDPROM_DI direction output
    gate OUT_4 term P end
  end
  net O_IDPROM_SK direction output
    gate OUT_5 term P end
  end
  net O_IDPROM_CE direction output
    gate OUT_6 term P end
  end
  net I_TEST_TS direction input
    gate IN_33 term P end
  end
  net I_TESTID_EN direction input
    gate IN_34 term P end
  end
  net O_TESTID[0] direction output
    gate OUT8_0.QL8 term P end
  end
  net O_TESTID[1] direction output
    gate OUT8_0.QL7 term P end
  end
  net O_TESTID[2] direction output
    gate OUT8_0.QL6 term P end
  end
  net O_TESTID[3] direction output
    gate OUT8_0.QL5 term P end
  end
  net O_TESTID[4] direction output
    gate OUT8_0.QL4 term P end
  end
  net O_TESTID[5] direction output
    gate OUT8_0.QL3 term P end
  end
  net O_TESTID[6] direction output
    gate OUT8_0.QL2 term P end
  end
  net O_TESTID[7] direction output
    gate OUT8_0.QL1 term P end
  end
  net O_UUINPUTS direction output
    gate OUT_7 term P end
  end
  # Internal nets
  net addr_strb
    gate HDIP_0 term Q0 end
    gate un1_tci_xfer_wait_1[0] term B end
    gate un1_tci_xfer_wait_1[1] term B end
    gate tci_xfer_wait23 term B end
    gate dma_xfer_reg_3_1 term A end
    gate BDP3_0.QL0 term FFEN end
    gate BDP3_0.QL1 term FFEN end
    gate BDP3_0.QL2 term FFEN end
    gate BDP4_3.QL0 term FFEN end
    gate BDP4_3.QL1 term FFEN end
    gate BDP4_3.QL2 term FFEN end
    gate BDP4_3.QL3 term FFEN end
    gate CELL1 term A1 end
    gate CELL2 term A1 end
  end
  net plx_ad_in[21]
    gate BDP4_3.QL3 term Q end
    gate CELL1 term A2 end
    gate CELL2 term A2 end
    gate CELL3 term A2 end
    gate CELL3 term F3 end
    gate MUXFF1.MUXFF4.QL1 term B1 end
  end
  net plx_ad_in[20]
    gate BDP4_3.QL2 term Q end
    gate CELL1 term A3 end
    gate CELL2 term A3 end
    gate CELL3 term A3 end
    gate MUXFF1.MUXFF3.QL1 term B1 end
  end
  net plx_ad_in[19]
    gate BDP4_3.QL1 term Q end
    gate CELL1 term A4 end
    gate CELL2 term A4 end
    gate CELL3 term A4 end
    gate MUXFF1.MUXFF2.QL1 term B1 end
  end
  net hold_slave
    gate IN_2 term Q end
    gate I_47 term A end
    gate dma_xfer_reg_3_2 term B end
    gate AND_6 term B end
    gate CELL1 term A5 end
    gate CELL2 term A5 end
    gate CELL3 term A1 end
    gate CELL3 term F1 end
  end
  net plx_ad_in[18]
    gate BDP4_3.QL0 term Q end
    gate CELL1 term A6 end
    gate CELL2 term A6 end
    gate CELL3 term A5 end
    gate MUXFF1.MUXFF1.QL1 term B1 end
  end
  net plx_ad_in[10]
    gate BDP3_0.QL2 term Q end
    gate timeout_cnt_reg_0[10] term B end
    gate CELL1 term F2 end
    gate CELL2 term F2 end
    gate MUXFF3.MUXFF3.QL1 term B1 end
  end
  net plx_ad_in[9]
    gate BDP3_0.QL1 term Q end
    gate timeout_cnt_reg_0[9] term B end
    gate CELL1 term F4 end
    gate CELL2 term F4 end
    gate MUXFF3.MUXFF2.QL1 term B1 end
  end
  net plx_ad_in[8]
    gate BDP3_0.QL0 term Q end
    gate timeout_cnt_reg_0[8] term B end
    gate CELL1 term F6 end
    gate CELL2 term F6 end
    gate MUXFF3.MUXFF1.QL1 term B1 end
  end
  net plx_ad_in[2]
    gate BDP4_0.QL2 term Q end
    gate lbb_idprom_reg_0[2] term B end
    gate dma_blk_sel_0[2] term B end
    gate lbb_intmask_reg_0[2] term B end
    gate timeout_cnt_reg_0[2] term B end
    gate un4_lbb_intstat_reg[2] term B end
    gate CELL1 term D2 end
    gate CELL2 term D1 end
    gate MUXFF4.MUXFF3.QL1 term B1 end
  end
  net clk33
    gate GB_0 term Q1 end
    gate plx_dreq_dly1 term QC end
    gate dma_xfer_dly3 term QC end
    gate dmabp_rdy_dly1 term QC end
    gate plx_rdyout_dly term QC end
    gate plx_dma_eot term QC end
    gate hold_ack term QC end
    gate dma_xfer_dly2 term QC end
    gate w_reg_timeout term QC end
    gate w_reg_setup term QC end
    gate w_reg_intstat term QC end
    gate w_reg_intmask term QC end
    gate w_reg_idprom term QC end
    gate unrec_address term QC end
    gate dma_xfer_reg term QC end
    gate plx_dreq term QC end
    gate dma_xfer_dly1 term QC end
    gate dmabp_rdy_dly3 term QC end
    gate dmabp_rdy_dly2 term QC end
    gate dma_error_reg term QC end
    gate plx_dreq_dly2 term QC end
    gate hold_slave_dly_n term QC end
    gate pio_select_dly1 term QC end
    gate tci_pio_sel_reg term QC end
    gate plx_int term QC end
    gate tci_addr_reg term QC end
    gate xfer_timeout term QC end
    gate tci_rdy_dly term QC end
    gate tci_get_data_reg term QC end
    gate timeout_cnt_reg[3] term QC end
    gate timeout_cnt_reg[2] term QC end
    gate timeout_cnt_reg[1] term QC end
    gate timeout_cnt_reg[0] term QC end
    gate tci_xfer_wait[1] term QC end
    gate tci_xfer_wait[0] term QC end
    gate lbb_intmask_reg[6] term QC end
    gate lbb_intmask_reg[5] term QC end
    gate lbb_intmask_reg[4] term QC end
    gate lbb_intmask_reg[3] term QC end
    gate lbb_intmask_reg[2] term QC end
    gate lbb_intmask_reg[1] term QC end
    gate lbb_intmask_reg[0] term QC end
    gate timeout_cnt_reg[11] term QC end
    gate timeout_cnt_reg[10] term QC end
    gate timeout_cnt_reg[9] term QC end
    gate timeout_cnt_reg[8] term QC end
    gate timeout_cnt_reg[7] term QC end
    gate timeout_cnt_reg[6] term QC end
    gate timeout_cnt_reg[5] term QC end
    gate timeout_cnt_reg[4] term QC end
    gate lbb_intstat_reg[0] term QC end
    gate tci_blk_sel_reg[4] term QC end
    gate tci_blk_sel_reg[3] term QC end
    gate tci_blk_sel_reg[2] term QC end
    gate tci_blk_sel_reg[1] term QC end
    gate tci_blk_sel_reg[0] term QC end
    gate lbb_idprom_reg[2] term QC end
    gate lbb_idprom_reg[1] term QC end
    gate lbb_idprom_reg[0] term QC end
    gate dma_blk_sel[4] term QC end
    gate dma_blk_sel[3] term QC end
    gate dma_blk_sel[2] term QC end
    gate dma_blk_sel[1] term QC end
    gate dma_blk_sel[0] term QC end
    gate lbb_intmask_reg[7] term QC end
    gate plx_ad_out_reg[4] term QC end
    gate plx_ad_out_reg[3] term QC end
    gate plx_ad_out_reg[2] term QC end
    gate plx_ad_out_reg[1] term QC end
    gate plx_ad_out_reg[0] term QC end
    gate dma_req_cnt[2] term QC end
    gate dma_req_cnt[1] term QC end
    gate dma_req_cnt[0] term QC end
    gate lbb_intstat_reg[7] term QC end
    gate lbb_intstat_reg[6] term QC end
    gate lbb_intstat_reg[5] term QC end
    gate lbb_intstat_reg[4] term QC end
    gate lbb_intstat_reg[3] term QC end
    gate lbb_intstat_reg[2] term QC end
    gate lbb_intstat_reg[1] term QC end
    gate plx_ad_out_reg[19] term QC end
    gate plx_ad_out_reg[18] term QC end
    gate plx_ad_out_reg[17] term QC end
    gate plx_ad_out_reg[16] term QC end
    gate plx_ad_out_reg[15] term QC end
    gate plx_ad_out_reg[14] term QC end
    gate plx_ad_out_reg[13] term QC end
    gate plx_ad_out_reg[12] term QC end
    gate plx_ad_out_reg[11] term QC end
    gate plx_ad_out_reg[10] term QC end
    gate plx_ad_out_reg[9] term QC end
    gate plx_ad_out_reg[8] term QC end
    gate plx_ad_out_reg[7] term QC end
    gate plx_ad_out_reg[6] term QC end
    gate plx_ad_out_reg[5] term QC end
    gate plx_ad_out_reg[31] term QC end
    gate plx_ad_out_reg[30] term QC end
    gate plx_ad_out_reg[29] term QC end
    gate plx_ad_out_reg[28] term QC end
    gate plx_ad_out_reg[27] term QC end
    gate plx_ad_out_reg[26] term QC end
    gate plx_ad_out_reg[25] term QC end
    gate plx_ad_out_reg[24] term QC end
    gate plx_ad_out_reg[23] term QC end
    gate plx_ad_out_reg[22] term QC end
    gate plx_ad_out_reg[21] term QC end
    gate plx_ad_out_reg[20] term QC end
    gate AND_0 term QC end
    gate BDP3_0.QL0 term FFCLK end
    gate BDP3_0.QL1 term FFCLK end
    gate BDP3_0.QL2 term FFCLK end
    gate BDP3_1.QL0 term FFCLK end
    gate BDP3_1.QL1 term FFCLK end
    gate BDP3_1.QL2 term FFCLK end
    gate BDP3_2.QL0 term FFCLK end
    gate BDP3_2.QL1 term FFCLK end
    gate BDP3_2.QL2 term FFCLK end
    gate BDP3_3.QL0 term FFCLK end
    gate BDP3_3.QL1 term FFCLK end
    gate BDP3_3.QL2 term FFCLK end
    gate BDP3_4.QL0 term FFCLK end
    gate BDP3_4.QL1 term FFCLK end
    gate BDP3_4.QL2 term FFCLK end
    gate BDP3_5.QL0 term FFCLK end
    gate BDP3_5.QL1 term FFCLK end
    gate BDP3_5.QL2 term FFCLK end
    gate BDP3_6.QL0 term FFCLK end
    gate BDP3_6.QL1 term FFCLK end
    gate BDP3_6.QL2 term FFCLK end
    gate BDP3_7.QL0 term FFCLK end
    gate BDP3_7.QL1 term FFCLK end
    gate BDP3_7.QL2 term FFCLK end
    gate BDP4_0.QL0 term FFCLK end
    gate BDP4_0.QL1 term FFCLK end
    gate BDP4_0.QL2 term FFCLK end
    gate BDP4_0.QL3 term FFCLK end
    gate BDP4_1.QL0 term FFCLK end
    gate BDP4_1.QL1 term FFCLK end
    gate BDP4_1.QL2 term FFCLK end
    gate BDP4_1.QL3 term FFCLK end
    gate BDP4_2.QL0 term FFCLK end
    gate BDP4_2.QL1 term FFCLK end
    gate BDP4_2.QL2 term FFCLK end
    gate BDP4_2.QL3 term FFCLK end
    gate BDP4_3.QL0 term FFCLK end
    gate BDP4_3.QL1 term FFCLK end
    gate BDP4_3.QL2 term FFCLK end
    gate BDP4_3.QL3 term FFCLK end
    gate BDP4_4.QL0 term FFCLK end
    gate BDP4_4.QL1 term FFCLK end
    gate BDP4_4.QL2 term FFCLK end
    gate BDP4_4.QL3 term FFCLK end
    gate BDP4_5.QL0 term FFCLK end
    gate BDP4_5.QL1 term FFCLK end
    gate BDP4_5.QL2 term FFCLK end
    gate BDP4_5.QL3 term FFCLK end
    gate BDP4_6.QL0 term FFCLK end
    gate BDP4_6.QL1 term FFCLK end
    gate BDP4_6.QL2 term FFCLK end
    gate BDP4_6.QL3 term FFCLK end
    gate BDP4_7.QL0 term FFCLK end
    gate BDP4_7.QL1 term FFCLK end
    gate BDP4_7.QL2 term FFCLK end
    gate BDP4_7.QL3 term FFCLK end
    gate BDP4_8.QL0 term FFCLK end
    gate BDP4_8.QL1 term FFCLK end
    gate BDP4_8.QL2 term FFCLK end
    gate BDP4_8.QL3 term FFCLK end
    gate BDP4_9.QL0 term FFCLK end
    gate BDP4_9.QL1 term FFCLK end
    gate BDP4_9.QL2 term FFCLK end
    gate BDP4_9.QL3 term FFCLK end
    gate CELL1 term QC end
    gate CELL2 term QC end
    gate CELL3 term QC end
    gate CELL12 term QC end
    gate CELL14 term QC end
    gate CELL30 term QC end
    gate DCNT_1.QL1.QL1 term CLK end
    gate DCNT_1.QL1.QL2 term CLK end
    gate DCNT_1.QL1.QL3 term CLK end
    gate DCNT_1.QL1.QL4 term CLK end
    gate DCNT_1.QL2.QL1 term CLK end
    gate DCNT_1.QL2.QL2 term CLK end
    gate DCNT_1.QL2.QL3 term CLK end
    gate DCNT_1.QL2.QL4 term CLK end
    gate DCNT_1.QL3.QL1 term CLK end
    gate DCNT_1.QL3.QL2 term CLK end
    gate DCNT_1.QL3.QL3 term CLK end
    gate DCNT_1.QL3.QL4 term CLK end
    gate DCNT_1.QL4.QL4 term CLK end
    gate HDIP_0 term FFCLK end
    gate IN_3 term FFCLK end
    gate IN_4 term FFCLK end
    gate IN_21 term FFCLK end
    gate IN_22 term FFCLK end
    gate IN_23 term FFCLK end
    gate IN_24 term FFCLK end
    gate IN_25 term FFCLK end
    gate IN_26 term FFCLK end
    gate IN_27 term FFCLK end
    gate IN_28 term FFCLK end
    gate IN_29 term FFCLK end
    gate IN_30 term FFCLK end
    gate IN_31 term FFCLK end
    gate MUXFF0.MUXFF1.QL1 term QC end
    gate MUXFF0.MUXFF2.QL1 term QC end
    gate MUXFF0.MUXFF3.QL1 term QC end
    gate MUXFF0.MUXFF4.QL1 term QC end
    gate MUXFF0.MUXFF5.QL1 term QC end
    gate MUXFF0.MUXFF6.QL1 term QC end
    gate MUXFF0.MUXFF7.QL1 term QC end
    gate MUXFF0.MUXFF8.QL1 term QC end
    gate MUXFF0.MUXFF9.QL1 term QC end
    gate MUXFF0.MUXFF10.QL1 term QC end
    gate MUXFF1.MUXFF1.QL1 term QC end
    gate MUXFF1.MUXFF2.QL1 term QC end
    gate MUXFF1.MUXFF3.QL1 term QC end
    gate MUXFF1.MUXFF4.QL1 term QC end
    gate MUXFF2.MUXFF1.QL1 term QC end
    gate MUXFF2.MUXFF2.QL1 term QC end
    gate MUXFF2.MUXFF3.QL1 term QC end
    gate MUXFF2.MUXFF4.QL1 term QC end
    gate MUXFF2.MUXFF5.QL1 term QC end
    gate MUXFF2.MUXFF6.QL1 term QC end
    gate MUXFF2.MUXFF7.QL1 term QC end
    gate MUXFF3.MUXFF1.QL1 term QC end
    gate MUXFF3.MUXFF2.QL1 term QC end
    gate MUXFF3.MUXFF3.QL1 term QC end
    gate MUXFF4.MUXFF1.QL1 term QC end
    gate MUXFF4.MUXFF2.QL1 term QC end
    gate MUXFF4.MUXFF3.QL1 term QC end
    gate MUXFF4.MUXFF4.QL1 term QC end
    gate MUXFF4.MUXFF5.QL1 term QC end
    gate MUXFF4.MUXFF6.QL1 term QC end
    gate MUXFF4.MUXFF7.QL1 term QC end
    gate MUXFF4.MUXFF8.QL1 term QC end
  end
  net reset
    gate GB_1 term Z end
    gate plx_dreq_dly1 term QR end
    gate dma_xfer_dly3 term QR end
    gate dmabp_rdy_dly1 term QR end
    gate plx_rdyout_dly term QS end
    gate plx_dma_eot term QR end
    gate hold_ack term QR end
    gate dma_xfer_dly2 term QR end
    gate w_reg_timeout term QR end
    gate w_reg_setup term QR end
    gate w_reg_intstat term QR end
    gate w_reg_intmask term QR end
    gate w_reg_idprom term QR end
    gate unrec_address term QR end
    gate dma_xfer_reg term QR end
    gate dma_xfer_dly1 term QR end
    gate dmabp_rdy_dly3 term QR end
    gate dmabp_rdy_dly2 term QR end
    gate dma_error_reg term QR end
    gate plx_dreq_dly2 term QR end
    gate hold_slave_dly_n term QR end
    gate pio_select_dly1 term QR end
    gate tci_pio_sel_reg term QR end
    gate plx_int term QR end
    gate tci_addr_reg term QR end
    gate xfer_timeout term QR end
    gate tci_rdy_dly term QR end
    gate tci_get_data_reg term QR end
    gate timeout_cnt_reg[3] term QR end
    gate timeout_cnt_reg[2] term QR end
    gate timeout_cnt_reg[1] term QR end
    gate timeout_cnt_reg[0] term QR end
    gate tci_xfer_wait[1] term QR end
    gate tci_xfer_wait[0] term QR end
    gate lbb_intmask_reg[6] term QR end
    gate lbb_intmask_reg[5] term QR end
    gate lbb_intmask_reg[4] term QR end
    gate lbb_intmask_reg[3] term QR end
    gate lbb_intmask_reg[2] term QR end
    gate lbb_intmask_reg[1] term QR end
    gate lbb_intmask_reg[0] term QR end
    gate timeout_cnt_reg[11] term QR end
    gate timeout_cnt_reg[10] term QR end
    gate timeout_cnt_reg[9] term QR end
    gate timeout_cnt_reg[8] term QS end
    gate timeout_cnt_reg[7] term QS end
    gate timeout_cnt_reg[6] term QS end
    gate timeout_cnt_reg[5] term QS end
    gate timeout_cnt_reg[4] term QS end
    gate lbb_intstat_reg[0] term QR end
    gate tci_blk_sel_reg[4] term QR end
    gate tci_blk_sel_reg[3] term QR end
    gate tci_blk_sel_reg[2] term QR end
    gate tci_blk_sel_reg[1] term QR end
    gate tci_blk_sel_reg[0] term QR end
    gate lbb_idprom_reg[2] term QR end
    gate lbb_idprom_reg[1] term QR end
    gate lbb_idprom_reg[0] term QR end
    gate dma_blk_sel[4] term QR end
    gate dma_blk_sel[3] term QR end
    gate dma_blk_sel[2] term QR end
    gate dma_blk_sel[1] term QS end
    gate dma_blk_sel[0] term QR end
    gate lbb_intmask_reg[7] term QS end
    gate plx_ad_out_reg[4] term QR end
    gate plx_ad_out_reg[3] term QR end
    gate plx_ad_out_reg[2] term QR end
    gate plx_ad_out_reg[1] term QR end
    gate plx_ad_out_reg[0] term QR end
    gate dma_req_cnt[2] term QR end
    gate dma_req_cnt[1] term QR end
    gate dma_req_cnt[0] term QR end
    gate lbb_intstat_reg[7] term QR end
    gate lbb_intstat_reg[6] term QR end
    gate lbb_intstat_reg[5] term QR end
    gate lbb_intstat_reg[4] term QR end
    gate lbb_intstat_reg[3] term QR end
    gate lbb_intstat_reg[2] term QR end
    gate lbb_intstat_reg[1] term QR end
    gate plx_ad_out_reg[19] term QR end
    gate plx_ad_out_reg[18] term QR end
    gate plx_ad_out_reg[17] term QR end
    gate plx_ad_out_reg[16] term QR end
    gate plx_ad_out_reg[15] term QR end
    gate plx_ad_out_reg[14] term QR end
    gate plx_ad_out_reg[13] term QR end
    gate plx_ad_out_reg[12] term QR end
    gate plx_ad_out_reg[11] term QR end
    gate plx_ad_out_reg[10] term QR end
    gate plx_ad_out_reg[9] term QR end
    gate plx_ad_out_reg[8] term QR end
    gate plx_ad_out_reg[7] term QR end
    gate plx_ad_out_reg[6] term QR end
    gate plx_ad_out_reg[5] term QR end
    gate plx_ad_out_reg[31] term QR end
    gate plx_ad_out_reg[30] term QR end
    gate plx_ad_out_reg[29] term QR end
    gate plx_ad_out_reg[28] term QR end
    gate plx_ad_out_reg[27] term QR end
    gate plx_ad_out_reg[26] term QR end
    gate plx_ad_out_reg[25] term QR end
    gate plx_ad_out_reg[24] term QR end
    gate plx_ad_out_reg[23] term QR end
    gate plx_ad_out_reg[22] term QR end
    gate plx_ad_out_reg[21] term QR end
    gate plx_ad_out_reg[20] term QR end
    gate BDP3_4.QL0 term FFCLR end
    gate BDP3_4.QL1 term FFCLR end
    gate BDP3_4.QL2 term FFCLR end
    gate BDP3_5.QL0 term FFCLR end
    gate BDP3_5.QL1 term FFCLR end
    gate BDP3_5.QL2 term FFCLR end
    gate BDP3_6.QL0 term FFCLR end
    gate BDP3_6.QL1 term FFCLR end
    gate BDP3_6.QL2 term FFCLR end
    gate BDP3_7.QL0 term FFCLR end
    gate BDP3_7.QL1 term FFCLR end
    gate BDP3_7.QL2 term FFCLR end
    gate BDP4_5.QL0 term FFCLR end
    gate BDP4_5.QL1 term FFCLR end
    gate BDP4_5.QL2 term FFCLR end
    gate BDP4_5.QL3 term FFCLR end
    gate BDP4_6.QL0 term FFCLR end
    gate BDP4_6.QL1 term FFCLR end
    gate BDP4_6.QL2 term FFCLR end
    gate BDP4_6.QL3 term FFCLR end
    gate BDP4_7.QL0 term FFCLR end
    gate BDP4_7.QL1 term FFCLR end
    gate BDP4_7.QL2 term FFCLR end
    gate BDP4_7.QL3 term FFCLR end
    gate BDP4_8.QL0 term FFCLR end
    gate BDP4_8.QL1 term FFCLR end
    gate BDP4_8.QL2 term FFCLR end
    gate BDP4_8.QL3 term FFCLR end
    gate BDP4_9.QL0 term FFCLR end
    gate BDP4_9.QL1 term FFCLR end
    gate BDP4_9.QL2 term FFCLR end
    gate BDP4_9.QL3 term FFCLR end
    gate CELL1 term QR end
    gate CELL12 term QR end
    gate CELL14 term QS end
    gate CELL30 term QR end
    gate DCNT_1.QL1.QL1 term CLR end
    gate DCNT_1.QL1.QL2 term CLR end
    gate DCNT_1.QL1.QL3 term CLR end
    gate DCNT_1.QL1.QL4 term CLR end
    gate DCNT_1.QL2.QL1 term CLR end
    gate DCNT_1.QL2.QL2 term CLR end
    gate DCNT_1.QL2.QL3 term CLR end
    gate DCNT_1.QL2.QL4 term CLR end
    gate DCNT_1.QL3.QL1 term CLR end
    gate DCNT_1.QL3.QL2 term CLR end
    gate DCNT_1.QL3.QL3 term CLR end
    gate DCNT_1.QL3.QL4 term CLR end
    gate DCNT_1.QL4.QL4 term PRE end
    gate MUXFF0.MUXFF1.QL1 term QR end
    gate MUXFF0.MUXFF2.QL1 term QR end
    gate MUXFF0.MUXFF3.QL1 term QR end
    gate MUXFF0.MUXFF4.QL1 term QR end
    gate MUXFF0.MUXFF5.QL1 term QR end
    gate MUXFF0.MUXFF6.QL1 term QR end
    gate MUXFF0.MUXFF7.QL1 term QR end
    gate MUXFF0.MUXFF8.QL1 term QR end
    gate MUXFF0.MUXFF9.QL1 term QR end
    gate MUXFF0.MUXFF10.QL1 term QR end
    gate MUXFF1.MUXFF1.QL1 term QR end
    gate MUXFF1.MUXFF2.QL1 term QR end
    gate MUXFF1.MUXFF3.QL1 term QR end
    gate MUXFF1.MUXFF4.QL1 term QR end
    gate MUXFF2.MUXFF1.QL1 term QR end
    gate MUXFF2.MUXFF2.QL1 term QR end
    gate MUXFF2.MUXFF3.QL1 term QR end
    gate MUXFF2.MUXFF4.QL1 term QR end
    gate MUXFF2.MUXFF5.QL1 term QR end
    gate MUXFF2.MUXFF6.QL1 term QR end
    gate MUXFF2.MUXFF7.QL1 term QR end
    gate MUXFF3.MUXFF1.QL1 term QR end
    gate MUXFF3.MUXFF2.QL1 term QR end
    gate MUXFF3.MUXFF3.QL1 term QR end
    gate MUXFF4.MUXFF1.QL1 term QR end
    gate MUXFF4.MUXFF2.QL1 term QR end
    gate MUXFF4.MUXFF3.QL1 term QR end
    gate MUXFF4.MUXFF4.QL1 term QR end
    gate MUXFF4.MUXFF5.QL1 term QR end
    gate MUXFF4.MUXFF6.QL1 term QR end
    gate MUXFF4.MUXFF7.QL1 term QR end
    gate MUXFF4.MUXFF8.QL1 term QR end
  end
  net lbb_xfer_reg
    gate CELL1 term QZ end
    gate w_reg_setup_3_1 term A end
    gate unrec_address_3_2 term B end
    gate w_reg_timeout_3_1 term A end
    gate w_reg_idprom_3_1 term A end
    gate w_reg_intmask_3_1 term A end
    gate w_reg_intstat_3_1 term A end
    gate AND_4 term B end
    gate BUFF0 term A end
    gate BUFF1 term A end
    gate BUFF2 term A end
    gate BUFF3 term A end
    gate OR_2 term A end
  end
  net lbb_xfer_reg0
    gate BUFF0 term Q end
    gate plx_ad_out_reg_3_0_and2[31] term B end
    gate plx_ad_out_reg_3_0_and2[30] term B end
    gate plx_ad_out_reg_3_0_and2[29] term B end
    gate plx_ad_out_reg_3_0_and2[28] term B end
    gate plx_ad_out_reg_3_0_and2[27] term B end
    gate plx_ad_out_reg_3_0_and2[26] term B end
    gate plx_ad_out_reg_3_0_and2[25] term B end
    gate plx_ad_out_reg_3_0_and2[24] term B end
    gate plx_ad_out_reg_3_0_and2[23] term B end
    gate plx_ad_out_reg_3_0_and2[22] term B end
  end
  net lbb_xfer_reg1
    gate BUFF1 term Q end
    gate plx_ad_out_reg_6_i_and2[10] term A end
    gate plx_ad_out_reg_4_0_and2[21] term B end
    gate plx_ad_out_reg_4_0_and2[20] term B end
    gate plx_ad_out_reg_4_0_and2[19] term B end
    gate plx_ad_out_reg_4_0_and2[18] term B end
    gate plx_ad_out_reg_6_0[8] term S end
    gate plx_ad_out_reg_6_0[9] term S end
    gate plx_ad_out_reg_6_0[10] term S end
  end
  net lbb_xfer_reg2
    gate BUFF2 term Q end
    gate plx_ad_out_reg_7[7] term S end
    gate plx_ad_out_reg_7[6] term S end
    gate plx_ad_out_reg_7[5] term S end
    gate plx_ad_out_reg_7[4] term S end
    gate plx_ad_out_reg_7[3] term S end
    gate plx_ad_out_reg_7[2] term S end
    gate plx_ad_out_reg_7[1] term S end
    gate plx_ad_out_reg_7[0] term S end
  end
  net lbb_xfer_reg3
    gate BUFF3 term Q end
    gate plx_ad_out_reg_5_0_and2[17] term B end
    gate plx_ad_out_reg_5_0_and2[16] term B end
    gate plx_ad_out_reg_5_0_and2[15] term B end
    gate plx_ad_out_reg_5_0_and2[14] term B end
    gate plx_ad_out_reg_5_0_and2[13] term B end
    gate plx_ad_out_reg_5_0_and2[12] term B end
    gate plx_ad_out_reg_5[11] term S end
  end
  net dmabp_xfer_term
    gate dmabp_xfer_term term Q end
    gate CELL2 term C1 end
    gate CELL2 term B1 end
  end
  net reset_xfer
    gate reset_xfer term Q end
    gate CELL2 term QR end
    gate CELL3 term QR end
  end
  net addr_strb_n
    gate HDIP_0 term Q1 end
    gate tci_xfer_term term A end
    gate dmabp_xfer_term term A end
    gate CELL3 term F2 end
    gate CELL3 term A6 end
    gate CELL14 term D1 end
    gate CELL14 term E1 end
  end
  net tci_xfer_term
    gate tci_xfer_term term Q end
    gate CELL3 term B1 end
  end
  net tci_xfer_reg
    gate CELL3 term QZ end
    gate tci_ready_1 term A end
    gate unrec_address_3 term B end
    gate tci_xfer_term term B end
    gate AND_4 term C end
    gate CELL15 term F1 end
    gate CELL30 term D1 end
  end
  net dma_blk_sel[0]
    gate dma_blk_sel[0] term QZ end
    gate dma_blk_sel_0[0] term A end
    gate un2_plx_dreq_ready[0] term A end
    gate un8_tci_blk_sel_reg[0] term A end
    gate un11_lbb_intstat_reg[0] term A end
    gate CELL17 term A1 end
    gate CELL20 term A1 end
    gate MUX_0 term A end
  end
  net lbb_intstat_reg[0]
    gate lbb_intstat_reg[0] term QZ end
    gate un8_lbb_intstat_reg[0] term A end
    gate un4_lbb_intstat_reg[0] term A end
    gate timer_int term B end
    gate MUX_0 term B end
  end
  net lbb_intmask_reg[0]
    gate lbb_intmask_reg[0] term QZ end
    gate lbb_intmask_reg_0[0] term A end
    gate timer_int term A end
    gate MUX_0 term C end
  end
  net prom_DO
    gate IN_32 term Q end
    gate MUX_0 term D end
  end
  net pre_read_mux[0]
    gate MUX_0 term Q end
    gate MUX_10 term B end
  end
  net plx_addr_reg[2]
    gate BDP4_0.QL2 term FFQ end
    gate w_reg_setup_3_2 term B end
    gate w_reg_intmask_3_2 term B end
    gate w_reg_idprom_3_1 term B end
    gate w_reg_intstat_3_1 term B end
    gate MUXFF4.MUXFF3.QL1 term C1 end
    gate MUX_0 term S0 end
    gate MUX_1 term S0 end
    gate MUX_2 term S0 end
    gate MUX_3 term S0 end
    gate MUX_4 term S0 end
    gate MUX_5 term S0 end
    gate MUX_6 term S0 end
    gate MUX_7 term S0 end
  end
  net plx_addr_reg[3]
    gate BDP4_0.QL3 term FFQ end
    gate w_reg_timeout_3 term B end
    gate w_reg_intstat_3_2 term B end
    gate w_reg_setup_3_2 term A end
    gate w_reg_idprom_3_2 term A end
    gate w_reg_intmask_3_1 term B end
    gate MUXFF4.MUXFF4.QL1 term C1 end
    gate MUX_0 term S1 end
    gate MUX_1 term S1 end
    gate MUX_2 term S1 end
    gate MUX_3 term S1 end
    gate MUX_4 term S1 end
    gate MUX_5 term S1 end
    gate MUX_6 term S1 end
    gate MUX_7 term S1 end
  end
  net dma_blk_sel[1]
    gate dma_blk_sel[1] term QZ end
    gate dma_blk_sel_0[1] term A end
    gate un2_plx_dreq_ready[1] term A end
    gate un8_tci_blk_sel_reg[1] term A end
    gate un11_lbb_intstat_reg[1] term A end
    gate CELL17 term F1 end
    gate CELL20 term F1 end
    gate MUX_1 term A end
  end
  net lbb_intstat_reg[1]
    gate lbb_intstat_reg[1] term QZ end
    gate un2_dma_int_1 term A end
    gate un8_lbb_intstat_reg[1] term A end
    gate un4_lbb_intstat_reg[1] term A end
    gate MUX_1 term B end
  end
  net lbb_intmask_reg[1]
    gate lbb_intmask_reg[1] term QZ end
    gate un4_dma_int_1 term A end
    gate lbb_intmask_reg_0[1] term A end
    gate MUX_1 term C end
  end
  net lbb_idprom_reg[1]
    gate lbb_idprom_reg[1] term QZ end
    gate lbb_idprom_reg_0[1] term A end
    gate MUX_1 term D end
    gate OUT_5 term A end
  end
  net pre_read_mux[1]
    gate MUX_1 term Q end
    gate MUX_11 term B end
  end
  net dma_blk_sel[2]
    gate dma_blk_sel[2] term QZ end
    gate dma_blk_sel_0[2] term A end
    gate un2_plx_dreq_ready[2] term A end
    gate un8_tci_blk_sel_reg[2] term A end
    gate un11_lbb_intstat_reg[2] term A end
    gate CELL17 term B1 end
    gate CELL21 term A1 end
    gate MUX_2 term A end
  end
  net lbb_intstat_reg[2]
    gate lbb_intstat_reg[2] term QZ end
    gate un2_dma_int_1 term B end
    gate un8_lbb_intstat_reg[2] term A end
    gate un4_lbb_intstat_reg[2] term A end
    gate MUX_2 term B end
  end
  net lbb_intmask_reg[2]
    gate lbb_intmask_reg[2] term QZ end
    gate un4_dma_int_1 term B end
    gate lbb_intmask_reg_0[2] term A end
    gate MUX_2 term C end
  end
  net lbb_idprom_reg[2]
    gate lbb_idprom_reg[2] term QZ end
    gate lbb_idprom_reg_0[2] term A end
    gate MUX_2 term D end
    gate OUT_6 term A end
  end
  net pre_read_mux[2]
    gate MUX_2 term Q end
    gate un17_lbb_read_data_mux_0[0] term A end
  end
  net dma_blk_sel[3]
    gate dma_blk_sel[3] term QZ end
    gate dma_blk_sel_0[3] term A end
    gate un2_plx_dreq_ready[3] term A end
    gate un8_tci_blk_sel_reg[3] term A end
    gate un11_lbb_intstat_reg[3] term A end
    gate CELL18 term A1 end
    gate CELL21 term F1 end
    gate MUX_3 term A end
  end
  net lbb_intstat_reg[3]
    gate lbb_intstat_reg[3] term QZ end
    gate un2_dma_int_2 term A end
    gate un8_lbb_intstat_reg[3] term A end
    gate un4_lbb_intstat_reg[3] term A end
    gate MUX_3 term B end
  end
  net lbb_intmask_reg[3]
    gate lbb_intmask_reg[3] term QZ end
    gate un4_dma_int_2 term A end
    gate lbb_intmask_reg_0[3] term A end
    gate MUX_3 term C end
  end
  net pre_read_mux[3]
    gate MUX_3 term Q end
    gate un17_lbb_read_data_mux_0[1] term A end
  end
  net dma_blk_sel[4]
    gate dma_blk_sel[4] term QZ end
    gate dma_blk_sel_0[4] term A end
    gate un2_plx_dreq_ready[4] term A end
    gate un8_tci_blk_sel_reg[4] term A end
    gate un11_lbb_intstat_reg[4] term A end
    gate CELL18 term F1 end
    gate CELL22 term A1 end
    gate MUX_4 term A end
  end
  net lbb_intstat_reg[4]
    gate lbb_intstat_reg[4] term QZ end
    gate un2_dma_int_2 term B end
    gate un8_lbb_intstat_reg[4] term A end
    gate un4_lbb_intstat_reg[4] term A end
    gate MUX_4 term B end
  end
  net lbb_intmask_reg[4]
    gate lbb_intmask_reg[4] term QZ end
    gate un4_dma_int_2 term B end
    gate lbb_intmask_reg_0[4] term A end
    gate MUX_4 term C end
  end
  net pre_read_mux[4]
    gate MUX_4 term Q end
    gate un17_lbb_read_data_mux_0[2] term A end
  end
  net lbb_intstat_reg[5]
    gate lbb_intstat_reg[5] term QZ end
    gate un8_lbb_intstat_reg[5] term A end
    gate un4_lbb_intstat_reg[5] term A end
    gate un2_dma_int term A end
    gate MUX_5 term B end
  end
  net lbb_intmask_reg[5]
    gate lbb_intmask_reg[5] term QZ end
    gate lbb_intmask_reg_0[5] term A end
    gate un4_dma_int term A end
    gate MUX_5 term C end
  end
  net pre_read_mux[5]
    gate MUX_5 term Q end
    gate un17_lbb_read_data_mux_0[3] term A end
  end
  net lbb_intstat_reg[6]
    gate lbb_intstat_reg[6] term QZ end
    gate un8_lbb_intstat_reg[6] term A end
    gate un4_lbb_intstat_reg[6] term A end
    gate unrec_addr_int term B end
    gate MUX_6 term B end
  end
  net lbb_intmask_reg[6]
    gate lbb_intmask_reg[6] term QZ end
    gate lbb_intmask_reg_0[6] term A end
    gate unrec_addr_int term A end
    gate MUX_6 term C end
  end
  net pre_read_mux[6]
    gate MUX_6 term Q end
    gate un17_lbb_read_data_mux_0[4] term A end
  end
  net lbb_intstat_reg[7]
    gate lbb_intstat_reg[7] term QZ end
    gate un8_lbb_intstat_reg[7] term A end
    gate un4_lbb_intstat_reg[7] term A end
    gate timeout_int term B end
    gate MUX_7 term B end
  end
  net lbb_intmask_reg[7]
    gate lbb_intmask_reg[7] term QZ end
    gate lbb_intmask_reg_0[7] term A end
    gate timeout_int term A end
    gate MUX_7 term C end
  end
  net pre_read_mux[7]
    gate MUX_7 term Q end
    gate un17_lbb_read_data_mux_0[5] term A end
  end
  net tci_dreq0[3]
    gate IN_28 term FFQ end
    gate CELL8 term F6 end
    gate CELL18 term A2 end
    gate CELL21 term F3 end
    gate MUX_8 term A end
  end
  net tci_dreq0[4]
    gate IN_30 term FFQ end
    gate CELL9 term F6 end
    gate CELL18 term F2 end
    gate CELL22 term A3 end
    gate MUX_8 term B end
  end
  net tci_dreq0[1]
    gate IN_24 term FFQ end
    gate CELL7 term F6 end
    gate CELL17 term F2 end
    gate CELL20 term F3 end
    gate MUX_8 term C end
  end
  net tci_dreq0[2]
    gate IN_26 term FFQ end
    gate CELL8 term A6 end
    gate CELL17 term B2 end
    gate CELL21 term A3 end
    gate MUX_8 term D end
  end
  net dreq_read_mux[0]
    gate MUX_8 term Q end
    gate MUX_10 term C end
    gate MUX_10 term A end
  end
  net plx_addr_reg[8]
    gate BDP3_0.QL0 term FFQ end
    gate dmabp_blk_sel_1[0] term A end
    gate dmabp_blk_sel_1[3] term B end
    gate dmabp_blk_sel_1[1] term B end
    gate dmabp_blk_sel_1[4] term A end
    gate dmabp_blk_sel_1[2] term A end
    gate AND_2 term A end
    gate CELL7 term A1 end
    gate CELL7 term F2 end
    gate CELL8 term F2 end
    gate CELL8 term A1 end
    gate CELL9 term F3 end
    gate MUXFF3.MUXFF1.QL1 term C1 end
    gate MUX_8 term S0 end
    gate MUX_9 term S0 end
    gate MUX_10 term S1 end
    gate MUX_11 term S1 end
  end
  net plx_addr_reg[9]
    gate BDP3_0.QL1 term FFQ end
    gate dmabp_blk_sel[4] term B end
    gate dmabp_blk_sel[3] term B end
    gate dmabp_blk_sel_1[0] term B end
    gate dmabp_blk_sel_1[1] term A end
    gate dmabp_blk_sel_1[2] term B end
    gate AND_2 term B end
    gate AND_3 term A end
    gate CELL7 term A2 end
    gate CELL7 term F1 end
    gate CELL8 term A3 end
    gate CELL8 term F4 end
    gate CELL9 term F2 end
    gate MUXFF3.MUXFF2.QL1 term C1 end
    gate MUX_8 term S1 end
    gate MUX_9 term S1 end
  end
  net tci_dreq1[3]
    gate IN_29 term FFQ end
    gate un2_plx_dreq_ready[3] term B end
    gate CELL8 term F5 end
    gate MUX_9 term A end
  end
  net tci_dreq1[4]
    gate IN_31 term FFQ end
    gate un2_plx_dreq_ready[4] term B end
    gate CELL9 term F5 end
    gate MUX_9 term B end
  end
  net tci_dreq1[1]
    gate IN_25 term FFQ end
    gate un2_plx_dreq_ready[1] term B end
    gate CELL7 term F5 end
    gate MUX_9 term C end
  end
  net tci_dreq1[2]
    gate IN_27 term FFQ end
    gate un2_plx_dreq_ready[2] term B end
    gate CELL8 term A5 end
    gate MUX_9 term D end
  end
  net dreq_read_mux[1]
    gate MUX_9 term Q end
    gate MUX_11 term C end
    gate MUX_11 term A end
  end
  net tci_dreq0[0]
    gate IN_22 term FFQ end
    gate CELL7 term A6 end
    gate CELL17 term A2 end
    gate CELL20 term A3 end
    gate MUX_10 term D end
  end
  net pre_rmux01[0]
    gate MUX_10 term Q end
    gate un4_lbb_read_data_mux[0] term A end
  end
  net zero_9_10
    gate AND_3 term Q end
    gate MUX_10 term S0 end
    gate MUX_11 term S0 end
  end
  net tci_dreq1[0]
    gate IN_23 term FFQ end
    gate un2_plx_dreq_ready[0] term B end
    gate CELL7 term A5 end
    gate MUX_11 term D end
  end
  net pre_rmux01[1]
    gate MUX_11 term Q end
    gate un4_lbb_read_data_mux[1] term A end
  end
  net plx_addr_reg[10]
    gate BDP3_0.QL2 term FFQ end
    gate dmabp_blk_sel[2] term B end
    gate dmabp_blk_sel[1] term B end
    gate dmabp_blk_sel[0] term B end
    gate dmabp_blk_sel_1[3] term A end
    gate dmabp_blk_sel_1[4] term B end
    gate AND_2 term C end
    gate AND_3 term B end
    gate CELL7 term A4 end
    gate CELL7 term F4 end
    gate CELL8 term A2 end
    gate CELL8 term F1 end
    gate CELL9 term F1 end
    gate MUXFF3.MUXFF3.QL1 term C1 end
  end
  net zero_8_9_10
    gate AND_2 term Q end
    gate un17_lbb_read_data_mux_1_and2[5] term B end
    gate un17_lbb_read_data_mux_1_and2[4] term B end
    gate un17_lbb_read_data_mux_1_and2[3] term B end
    gate un17_lbb_read_data_mux_1_and2[2] term B end
    gate un17_lbb_read_data_mux_1_and2[1] term B end
    gate un17_lbb_read_data_mux_1_and2[0] term B end
  end
  net plx_rdy_out
    gate CELL14 term QZ end
    gate plx_rdyout_dly term QD end
    gate AND_0 term F1 end
    gate CELL14 term OS end
    gate OUTI_0 term A end
  end
  net plx_transmit
    gate IN_4 term FFQ end
    gate AND_0 term F2 end
  end
  net plx_rdyout_dly
    gate plx_rdyout_dly term QZ end
    gate AND_0 term F4 end
  end
  net test_mode
    gate IN_33 term Q end
    gate testid_en term B end
    gate AND_0 term F6 end
    gate CELL12 term A4 end
    gate CELL12 term F4 end
    gate CELL13 term A2 end
    gate CELL13 term F2 end
    gate IBUFF25 term A end
    gate IBUFF26 term A end
    gate IBUFF27 term A end
  end
  net plx_data_en
    gate AND_0 term FZ end
    gate BUFF4 term A end
    gate BUFF5 term A end
    gate BUFF6 term A end
    gate BUFF7 term A end
    gate BUFF8 term A end
  end
  net plx_data_en_r
    gate AND_0 term QZ end
    gate AND_0 term QR end
  end
  net plx_data_en0a
    gate BUFF4 term Q end
    gate BDP4_4.QL0 term EN end
    gate BDP4_4.QL1 term EN end
    gate BDP4_4.QL2 term EN end
    gate BDP4_4.QL3 term EN end
  end
  net plx_data_en0b
    gate BUFF5 term Q end
    gate BDP3_2.QL0 term EN end
    gate BDP3_2.QL1 term EN end
    gate BDP3_2.QL2 term EN end
    gate BDP3_3.QL0 term EN end
    gate BDP3_3.QL1 term EN end
    gate BDP3_3.QL2 term EN end
  end
  net plx_data_en1
    gate BUFF6 term Q end
    gate BDP3_0.QL0 term EN end
    gate BDP3_0.QL1 term EN end
    gate BDP3_0.QL2 term EN end
    gate BDP4_3.QL0 term EN end
    gate BDP4_3.QL1 term EN end
    gate BDP4_3.QL2 term EN end
    gate BDP4_3.QL3 term EN end
  end
  net plx_data_en2
    gate BUFF7 term Q end
    gate BDP4_0.QL0 term EN end
    gate BDP4_0.QL1 term EN end
    gate BDP4_0.QL2 term EN end
    gate BDP4_0.QL3 term EN end
    gate BDP4_1.QL0 term EN end
    gate BDP4_1.QL1 term EN end
    gate BDP4_1.QL2 term EN end
    gate BDP4_1.QL3 term EN end
  end
  net plx_data_en3
    gate BUFF8 term Q end
    gate BDP3_1.QL0 term EN end
    gate BDP3_1.QL1 term EN end
    gate BDP3_1.QL2 term EN end
    gate BDP4_2.QL0 term EN end
    gate BDP4_2.QL1 term EN end
    gate BDP4_2.QL2 term EN end
    gate BDP4_2.QL3 term EN end
  end
  net dmabp_xfer_rdy
    gate OR_0 term Q end
    gate dmabp_rdy_dly1 term QD end
    gate un4_tci_blk_sel_reg[4] term B end
    gate un4_tci_blk_sel_reg[3] term B end
    gate un4_tci_blk_sel_reg[2] term B end
    gate un4_tci_blk_sel_reg[1] term B end
    gate un4_tci_blk_sel_reg[0] term B end
    gate un4_tci_get_data_reg term A end
    gate CELL12 term A1 end
    gate CELL14 term F1 end
    gate CELL30 term A2 end
  end
  net plx_write
    gate IN_3 term FFQ end
    gate dmabp_rdy_dly2_3 term B end
    gate dmabp_rdy_dly3_3 term B end
    gate w_reg_intstat_3_2 term A end
    gate w_reg_intmask_3_2 term A end
    gate w_reg_setup_3_1 term B end
    gate w_reg_idprom_3_2 term B end
    gate AND_5 term C end
    gate CELL12 term A3 end
    gate CELL12 term F3 end
    gate CELL14 term F3 end
    gate CELL15 term F2 end
    gate CELL15 term B2 end
    gate CELL16 term A3 end
    gate CELL16 term F3 end
    gate CELL19 term A2 end
    gate CELL30 term B2 end
    gate CELL30 term E2 end
    gate CELL30 term C2 end
    gate CELL30 term D2 end
  end
  net pre_plxrdy
    gate OR_1 term Q end
    gate CELL14 term B1 end
  end
  net pre_plxrdy1
    gate CELL15 term OZ end
    gate OR_1 term A end
  end
  net pre_plxrdy2
    gate CELL16 term OZ end
    gate OR_1 term B end
  end
  net pre_plxrdy3
    gate OR_2 term Q end
    gate OR_1 term C end
  end
  net xfer_timeout
    gate xfer_timeout term QZ end
    gate un3_tci_pio_sel_2 term B end
    gate un8_lbb_intstat_reg[7] term B end
    gate CELL7 term E2 end
    gate CELL7 term D2 end
    gate CELL7 term C2 end
    gate CELL8 term D2 end
    gate CELL8 term C2 end
    gate CELL8 term E2 end
    gate CELL9 term C2 end
    gate OR_1 term D end
  end
  net tci_valid
    gate IN_19 term Q0 end
    gate CELL15 term F3 end
  end
  net dma_xfer_dly3
    gate dma_xfer_dly3 term QZ end
    gate CELL15 term B1 end
  end
  net dma_xfer_reg
    gate dma_xfer_reg term QZ end
    gate dma_xfer_dly1_3_1 term A end
    gate unrec_address_3_1 term B end
    gate un8_tci_blk_sel_reg[4] term B end
    gate un8_tci_blk_sel_reg[3] term B end
    gate un8_tci_blk_sel_reg[2] term B end
    gate un8_tci_blk_sel_reg[1] term B end
    gate un8_tci_blk_sel_reg[0] term B end
    gate AND_4 term E end
    gate AND_5 term B end
    gate CELL12 term F1 end
    gate CELL16 term A1 end
    gate CELL19 term A1 end
    gate CELL30 term F1 end
  end
  net tci_ready
    gate tci_ready term Q end
    gate tci_rdy_dly term QD end
    gate pre_address term A end
    gate CELL16 term F1 end
  end
  net hold
    gate IN_1 term Q end
    gate hold_ack term QD end
    gate reset_xfer term B end
    gate dma_xfer_reg_3_1 term B end
    gate CELL16 term B2 end
  end
  net dmabp_rdy_dly3
    gate dmabp_rdy_dly3 term QZ end
    gate OR_2 term B end
  end
  net pre_unrecaddr
    gate AND_4 term Q end
    gate OR_2 term C end
  end
  net dma_xfer_dly1
    gate dma_xfer_dly1 term QZ end
    gate dma_xfer_dly2 term QD end
    gate OR_3 term A end
  end
  net dma_xfer_dly2
    gate dma_xfer_dly2 term QZ end
    gate dma_xfer_dly3 term QD end
    gate OR_3 term B end
  end
  net dmabp_rdy_dly2
    gate dmabp_rdy_dly2 term QZ end
    gate dmabp_rdy_dly3_3 term A end
    gate OR_3 term C end
  end
  net pre_reador
    gate OR_3 term Q end
    gate CELL30 term A6 end
  end
  net dmabp_rdy_dly1
    gate dmabp_rdy_dly1 term QZ end
    gate dmabp_rdy_dly2_3 term A end
    gate un4_tci_get_data_reg term B end
    gate CELL12 term A2 end
    gate CELL30 term A4 end
  end
  net dma_read_err
    gate CELL19 term OZ end
    gate dma_xfer_dly1_3_1 term B end
    gate dma_error_reg_3 term A end
    gate CELL30 term F2 end
  end
  net dma_write_err
    gate AND_5 term Q end
    gate dma_xfer_dly1_3 term B end
    gate dma_error_reg_3 term B end
    gate CELL12 term F2 end
    gate CELL30 term F4 end
  end
  net tci_read_reg
    gate CELL30 term QZ end
    gate un5_tci_pio_sel term B end
    gate CELL13 term A4 end
    gate OUT_3 term A end
  end
  net plx_ad_in[22]
    gate BDP4_4.QL0 term Q end
    gate MUXFF0.MUXFF1.QL1 term B1 end
  end
  net plx_ad_in[23]
    gate BDP4_4.QL1 term Q end
    gate MUXFF0.MUXFF2.QL1 term B1 end
  end
  net plx_ad_in[24]
    gate BDP4_4.QL2 term Q end
    gate MUXFF0.MUXFF3.QL1 term B1 end
  end
  net plx_ad_in[25]
    gate BDP4_4.QL3 term Q end
    gate MUXFF0.MUXFF4.QL1 term B1 end
  end
  net plx_ad_in[26]
    gate BDP3_2.QL0 term Q end
    gate MUXFF0.MUXFF5.QL1 term B1 end
  end
  net plx_ad_in[27]
    gate BDP3_2.QL1 term Q end
    gate MUXFF0.MUXFF6.QL1 term B1 end
  end
  net plx_ad_in[28]
    gate BDP3_2.QL2 term Q end
    gate MUXFF0.MUXFF7.QL1 term B1 end
  end
  net plx_ad_in[29]
    gate BDP3_3.QL0 term Q end
    gate MUXFF0.MUXFF8.QL1 term B1 end
  end
  net plx_ad_in[30]
    gate BDP3_3.QL1 term Q end
    gate MUXFF0.MUXFF9.QL1 term B1 end
  end
  net plx_ad_in[31]
    gate BDP3_3.QL2 term Q end
    gate MUXFF0.MUXFF10.QL1 term B1 end
  end
  net plx_addr_reg[22]
    gate BDP4_4.QL0 term FFQ end
    gate MUXFF0.MUXFF1.QL1 term C1 end
  end
  net plx_addr_reg[23]
    gate BDP4_4.QL1 term FFQ end
    gate MUXFF0.MUXFF2.QL1 term C1 end
  end
  net plx_addr_reg[24]
    gate BDP4_4.QL2 term FFQ end
    gate MUXFF0.MUXFF3.QL1 term C1 end
  end
  net plx_addr_reg[25]
    gate BDP4_4.QL3 term FFQ end
    gate MUXFF0.MUXFF4.QL1 term C1 end
  end
  net plx_addr_reg[26]
    gate BDP3_2.QL0 term FFQ end
    gate MUXFF0.MUXFF5.QL1 term C1 end
  end
  net plx_addr_reg[27]
    gate BDP3_2.QL1 term FFQ end
    gate MUXFF0.MUXFF6.QL1 term C1 end
  end
  net plx_addr_reg[28]
    gate BDP3_2.QL2 term FFQ end
    gate MUXFF0.MUXFF7.QL1 term C1 end
  end
  net plx_addr_reg[29]
    gate BDP3_3.QL0 term FFQ end
    gate MUXFF0.MUXFF8.QL1 term C1 end
  end
  net plx_addr_reg[30]
    gate BDP3_3.QL1 term FFQ end
    gate MUXFF0.MUXFF9.QL1 term C1 end
  end
  net plx_addr_reg[31]
    gate BDP3_3.QL2 term FFQ end
    gate MUXFF0.MUXFF10.QL1 term C1 end
  end
  net pre_address0
    gate BUFF21 term Q end
    gate MUXFF0.MUXFF1.QL1 term MS end
    gate MUXFF0.MUXFF2.QL1 term MS end
    gate MUXFF0.MUXFF3.QL1 term MS end
    gate MUXFF0.MUXFF4.QL1 term MS end
    gate MUXFF0.MUXFF5.QL1 term MS end
    gate MUXFF0.MUXFF6.QL1 term MS end
    gate MUXFF0.MUXFF7.QL1 term MS end
    gate MUXFF0.MUXFF8.QL1 term MS end
    gate MUXFF0.MUXFF9.QL1 term MS end
    gate MUXFF0.MUXFF10.QL1 term MS end
  end
  net tci_ad_out_reg[22]
    gate MUXFF0.MUXFF1.QL1 term QZ end
    gate BDP4_9.QL0 term A2 end
  end
  net tci_ad_out_reg[23]
    gate MUXFF0.MUXFF2.QL1 term QZ end
    gate BDP4_9.QL1 term A2 end
  end
  net tci_ad_out_reg[24]
    gate MUXFF0.MUXFF3.QL1 term QZ end
    gate BDP4_9.QL2 term A2 end
  end
  net tci_ad_out_reg[25]
    gate MUXFF0.MUXFF4.QL1 term QZ end
    gate BDP4_9.QL3 term A2 end
  end
  net tci_ad_out_reg[26]
    gate MUXFF0.MUXFF5.QL1 term QZ end
    gate BDP3_6.QL0 term A2 end
  end
  net tci_ad_out_reg[27]
    gate MUXFF0.MUXFF6.QL1 term QZ end
    gate BDP3_6.QL1 term A2 end
  end
  net tci_ad_out_reg[28]
    gate MUXFF0.MUXFF7.QL1 term QZ end
    gate BDP3_6.QL2 term A2 end
  end
  net tci_ad_out_reg[29]
    gate MUXFF0.MUXFF8.QL1 term QZ end
    gate BDP3_7.QL0 term A2 end
  end
  net tci_ad_out_reg[30]
    gate MUXFF0.MUXFF9.QL1 term QZ end
    gate BDP3_7.QL1 term A2 end
  end
  net tci_ad_out_reg[31]
    gate MUXFF0.MUXFF10.QL1 term QZ end
    gate BDP3_7.QL2 term A2 end
  end
  net plx_addr_reg[18]
    gate BDP4_3.QL0 term FFQ end
    gate MUXFF1.MUXFF1.QL1 term C1 end
  end
  net plx_addr_reg[19]
    gate BDP4_3.QL1 term FFQ end
    gate MUXFF1.MUXFF2.QL1 term C1 end
  end
  net plx_addr_reg[20]
    gate BDP4_3.QL2 term FFQ end
    gate MUXFF1.MUXFF3.QL1 term C1 end
  end
  net plx_addr_reg[21]
    gate BDP4_3.QL3 term FFQ end
    gate MUXFF1.MUXFF4.QL1 term C1 end
  end
  net pre_address1
    gate BUFF22 term Q end
    gate MUXFF1.MUXFF1.QL1 term MS end
    gate MUXFF1.MUXFF2.QL1 term MS end
    gate MUXFF1.MUXFF3.QL1 term MS end
    gate MUXFF1.MUXFF4.QL1 term MS end
    gate MUXFF3.MUXFF1.QL1 term MS end
    gate MUXFF3.MUXFF2.QL1 term MS end
    gate MUXFF3.MUXFF3.QL1 term MS end
  end
  net tci_ad_out_reg[18]
    gate MUXFF1.MUXFF1.QL1 term QZ end
    gate BDP4_8.QL0 term A2 end
  end
  net tci_ad_out_reg[19]
    gate MUXFF1.MUXFF2.QL1 term QZ end
    gate BDP4_8.QL1 term A2 end
  end
  net tci_ad_out_reg[20]
    gate MUXFF1.MUXFF3.QL1 term QZ end
    gate BDP4_8.QL2 term A2 end
  end
  net tci_ad_out_reg[21]
    gate MUXFF1.MUXFF4.QL1 term QZ end
    gate BDP4_8.QL3 term A2 end
  end
  net plx_ad_in[11]
    gate BDP4_2.QL0 term Q end
    gate timeout_cnt_reg_0[11] term B end
    gate MUXFF2.MUXFF1.QL1 term B1 end
  end
  net plx_ad_in[12]
    gate BDP4_2.QL1 term Q end
    gate MUXFF2.MUXFF2.QL1 term B1 end
  end
  net plx_ad_in[13]
    gate BDP4_2.QL2 term Q end
    gate MUXFF2.MUXFF3.QL1 term B1 end
  end
  net plx_ad_in[14]
    gate BDP4_2.QL3 term Q end
    gate MUXFF2.MUXFF4.QL1 term B1 end
  end
  net plx_ad_in[15]
    gate BDP3_1.QL0 term Q end
    gate MUXFF2.MUXFF5.QL1 term B1 end
  end
  net plx_ad_in[16]
    gate BDP3_1.QL1 term Q end
    gate MUXFF2.MUXFF6.QL1 term B1 end
  end
  net plx_ad_in[17]
    gate BDP3_1.QL2 term Q end
    gate MUXFF2.MUXFF7.QL1 term B1 end
  end
  net plx_addr_reg[11]
    gate BDP4_2.QL0 term FFQ end
    gate MUXFF2.MUXFF1.QL1 term C1 end
  end
  net plx_addr_reg[12]
    gate BDP4_2.QL1 term FFQ end
    gate MUXFF2.MUXFF2.QL1 term C1 end
  end
  net plx_addr_reg[13]
    gate BDP4_2.QL2 term FFQ end
    gate MUXFF2.MUXFF3.QL1 term C1 end
  end
  net plx_addr_reg[14]
    gate BDP4_2.QL3 term FFQ end
    gate MUXFF2.MUXFF4.QL1 term C1 end
  end
  net plx_addr_reg[15]
    gate BDP3_1.QL0 term FFQ end
    gate MUXFF2.MUXFF5.QL1 term C1 end
  end
  net plx_addr_reg[16]
    gate BDP3_1.QL1 term FFQ end
    gate MUXFF2.MUXFF6.QL1 term C1 end
  end
  net plx_addr_reg[17]
    gate BDP3_1.QL2 term FFQ end
    gate MUXFF2.MUXFF7.QL1 term C1 end
  end
  net pre_address3
    gate BUFF24 term Q end
    gate MUXFF2.MUXFF1.QL1 term MS end
    gate MUXFF2.MUXFF2.QL1 term MS end
    gate MUXFF2.MUXFF3.QL1 term MS end
    gate MUXFF2.MUXFF4.QL1 term MS end
    gate MUXFF2.MUXFF5.QL1 term MS end
    gate MUXFF2.MUXFF6.QL1 term MS end
    gate MUXFF2.MUXFF7.QL1 term MS end
  end
  net tci_ad_out_reg[11]
    gate MUXFF2.MUXFF1.QL1 term QZ end
    gate BDP4_7.QL0 term A2 end
  end
  net tci_ad_out_reg[12]
    gate MUXFF2.MUXFF2.QL1 term QZ end
    gate BDP4_7.QL1 term A2 end
  end
  net tci_ad_out_reg[13]
    gate MUXFF2.MUXFF3.QL1 term QZ end
    gate BDP4_7.QL2 term A2 end
  end
  net tci_ad_out_reg[14]
    gate MUXFF2.MUXFF4.QL1 term QZ end
    gate BDP4_7.QL3 term A2 end
  end
  net tci_ad_out_reg[15]
    gate MUXFF2.MUXFF5.QL1 term QZ end
    gate BDP3_5.QL0 term A2 end
  end
  net tci_ad_out_reg[16]
    gate MUXFF2.MUXFF6.QL1 term QZ end
    gate BDP3_5.QL1 term A2 end
  end
  net tci_ad_out_reg[17]
    gate MUXFF2.MUXFF7.QL1 term QZ end
    gate BDP3_5.QL2 term A2 end
  end
  net tci_ad_out_reg[8]
    gate MUXFF3.MUXFF1.QL1 term QZ end
    gate BDP3_4.QL0 term A2 end
  end
  net tci_ad_out_reg[9]
    gate MUXFF3.MUXFF2.QL1 term QZ end
    gate BDP3_4.QL1 term A2 end
  end
  net tci_ad_out_reg[10]
    gate MUXFF3.MUXFF3.QL1 term QZ end
    gate BDP3_4.QL2 term A2 end
  end
  net plx_ad_in[0]
    gate BDP4_0.QL0 term Q end
    gate lbb_idprom_reg_0[0] term B end
    gate dma_blk_sel_0[0] term B end
    gate lbb_intmask_reg_0[0] term B end
    gate timeout_cnt_reg_0[0] term B end
    gate un4_lbb_intstat_reg[0] term B end
    gate MUXFF4.MUXFF1.QL1 term B1 end
  end
  net plx_ad_in[1]
    gate BDP4_0.QL1 term Q end
    gate lbb_idprom_reg_0[1] term B end
    gate dma_blk_sel_0[1] term B end
    gate lbb_intmask_reg_0[1] term B end
    gate timeout_cnt_reg_0[1] term B end
    gate un4_lbb_intstat_reg[1] term B end
    gate MUXFF4.MUXFF2.QL1 term B1 end
  end
  net plx_ad_in[3]
    gate BDP4_0.QL3 term Q end
    gate dma_blk_sel_0[3] term B end
    gate lbb_intmask_reg_0[3] term B end
    gate timeout_cnt_reg_0[3] term B end
    gate un4_lbb_intstat_reg[3] term B end
    gate MUXFF4.MUXFF4.QL1 term B1 end
  end
  net plx_ad_in[4]
    gate BDP4_1.QL0 term Q end
    gate dma_blk_sel_0[4] term B end
    gate lbb_intmask_reg_0[4] term B end
    gate timeout_cnt_reg_0[4] term B end
    gate un4_lbb_intstat_reg[4] term B end
    gate MUXFF4.MUXFF5.QL1 term B1 end
  end
  net plx_ad_in[5]
    gate BDP4_1.QL1 term Q end
    gate lbb_intmask_reg_0[5] term B end
    gate timeout_cnt_reg_0[5] term B end
    gate un4_lbb_intstat_reg[5] term B end
    gate MUXFF4.MUXFF6.QL1 term B1 end
  end
  net plx_ad_in[6]
    gate BDP4_1.QL2 term Q end
    gate lbb_intmask_reg_0[6] term B end
    gate timeout_cnt_reg_0[6] term B end
    gate un4_lbb_intstat_reg[6] term B end
    gate MUXFF4.MUXFF7.QL1 term B1 end
  end
  net plx_ad_in[7]
    gate BDP4_1.QL3 term Q end
    gate lbb_intmask_reg_0[7] term B end
    gate timeout_cnt_reg_0[7] term B end
    gate un4_lbb_intstat_reg[7] term B end
    gate MUXFF4.MUXFF8.QL1 term B1 end
  end
  net plx_addr_reg[0]
    gate BDP4_0.QL0 term FFQ end
    gate MUXFF4.MUXFF1.QL1 term C1 end
  end
  net plx_addr_reg[1]
    gate BDP4_0.QL1 term FFQ end
    gate MUXFF4.MUXFF2.QL1 term C1 end
  end
  net plx_addr_reg[4]
    gate BDP4_1.QL0 term FFQ end
    gate w_reg_setup_3 term B end
    gate w_reg_intstat_3 term B end
    gate w_reg_intmask_3 term B end
    gate w_reg_idprom_3 term B end
    gate plx_ad_out_reg_6_i_and2[10] term B end
    gate w_reg_timeout_3_1 term B end
    gate un17_lbb_read_data_mux_0[5] term S end
    gate un17_lbb_read_data_mux_0[4] term S end
    gate un17_lbb_read_data_mux_0[3] term S end
    gate un17_lbb_read_data_mux_0[2] term S end
    gate un17_lbb_read_data_mux_0[1] term S end
    gate un17_lbb_read_data_mux_0[0] term S end
    gate un26_lbb_read_data_mux_0_and2[3] term A end
    gate un4_lbb_read_data_mux[1] term S end
    gate un4_lbb_read_data_mux[0] term S end
    gate MUXFF4.MUXFF5.QL1 term C1 end
  end
  net plx_addr_reg[5]
    gate BDP4_1.QL1 term FFQ end
    gate MUXFF4.MUXFF6.QL1 term C1 end
  end
  net plx_addr_reg[6]
    gate BDP4_1.QL2 term FFQ end
    gate MUXFF4.MUXFF7.QL1 term C1 end
  end
  net plx_addr_reg[7]
    gate BDP4_1.QL3 term FFQ end
    gate MUXFF4.MUXFF8.QL1 term C1 end
  end
  net pre_address2
    gate BUFF23 term Q end
    gate MUXFF4.MUXFF1.QL1 term MS end
    gate MUXFF4.MUXFF2.QL1 term MS end
    gate MUXFF4.MUXFF3.QL1 term MS end
    gate MUXFF4.MUXFF4.QL1 term MS end
    gate MUXFF4.MUXFF5.QL1 term MS end
    gate MUXFF4.MUXFF6.QL1 term MS end
    gate MUXFF4.MUXFF7.QL1 term MS end
    gate MUXFF4.MUXFF8.QL1 term MS end
  end
  net tci_ad_out_reg[0]
    gate MUXFF4.MUXFF1.QL1 term QZ end
    gate BDP4_5.QL0 term A2 end
  end
  net tci_ad_out_reg[1]
    gate MUXFF4.MUXFF2.QL1 term QZ end
    gate BDP4_5.QL1 term A2 end
  end
  net tci_ad_out_reg[2]
    gate MUXFF4.MUXFF3.QL1 term QZ end
    gate BDP4_5.QL2 term A2 end
  end
  net tci_ad_out_reg[3]
    gate MUXFF4.MUXFF4.QL1 term QZ end
    gate BDP4_5.QL3 term A2 end
  end
  net tci_ad_out_reg[4]
    gate MUXFF4.MUXFF5.QL1 term QZ end
    gate BDP4_6.QL0 term A2 end
  end
  net tci_ad_out_reg[5]
    gate MUXFF4.MUXFF6.QL1 term QZ end
    gate BDP4_6.QL1 term A2 end
  end
  net tci_ad_out_reg[6]
    gate MUXFF4.MUXFF7.QL1 term QZ end
    gate BDP4_6.QL2 term A2 end
  end
  net tci_ad_out_reg[7]
    gate MUXFF4.MUXFF8.QL1 term QZ end
    gate BDP4_6.QL3 term A2 end
  end
  net pre_tad_oe
    gate CELL13 term OZ end
    gate CELL12 term B1 end
  end
  net tci_ad_oe_reg
    gate CELL12 term QZ end
    gate BUFF13 term A end
    gate BUFF14 term A end
    gate BUFF15 term A end
    gate BUFF16 term A end
  end
  net tci_pio_sel
    gate tci_pio_sel term Q end
    gate tci_pio_sel_reg term QD end
    gate CELL13 term F1 end
    gate CELL13 term A1 end
  end
  net pre_address
    gate pre_address term Q end
    gate tci_addr_reg term QD end
    gate un1_tci_pio_sel term A end
    gate BUFF21 term A end
    gate BUFF22 term A end
    gate BUFF23 term A end
    gate BUFF24 term A end
    gate CELL13 term F3 end
  end
  net tci_ad_oe_reg0
    gate BUFF13 term Q end
    gate I_50 term A end
    gate I_49 term A end
  end
  net tci_ad_oe_reg1
    gate BUFF14 term Q end
    gate BDP3_4.QL0 term EN end
    gate BDP3_4.QL1 term EN end
    gate BDP3_4.QL2 term EN end
    gate BDP4_8.QL0 term EN end
    gate BDP4_8.QL1 term EN end
    gate BDP4_8.QL2 term EN end
    gate BDP4_8.QL3 term EN end
  end
  net tci_ad_oe_reg2
    gate BUFF15 term Q end
    gate BDP4_5.QL0 term EN end
    gate BDP4_5.QL1 term EN end
    gate BDP4_5.QL2 term EN end
    gate BDP4_5.QL3 term EN end
    gate BDP4_6.QL0 term EN end
    gate BDP4_6.QL1 term EN end
    gate BDP4_6.QL2 term EN end
    gate BDP4_6.QL3 term EN end
  end
  net tci_ad_oe_reg3
    gate BUFF16 term Q end
    gate BDP3_5.QL0 term EN end
    gate BDP3_5.QL1 term EN end
    gate BDP3_5.QL2 term EN end
    gate BDP4_7.QL0 term EN end
    gate BDP4_7.QL1 term EN end
    gate BDP4_7.QL2 term EN end
    gate BDP4_7.QL3 term EN end
  end
  net timeout_cnt_reg[0]
    gate timeout_cnt_reg[0] term QZ end
    gate timeout_cnt_reg_0[0] term A end
    gate un4_lbb_read_data_mux[0] term B end
    gate DCNT_1.QL1.QL1 term D end
    gate DCNT_1.QL4.QL2 term A end
  end
  net timeout_cnt_reg[1]
    gate timeout_cnt_reg[1] term QZ end
    gate timeout_cnt_reg_0[1] term A end
    gate un4_lbb_read_data_mux[1] term B end
    gate DCNT_1.QL1.QL2 term D end
    gate DCNT_1.QL4.QL2 term B end
  end
  net timeout_cnt_reg[2]
    gate timeout_cnt_reg[2] term QZ end
    gate timeout_cnt_reg_0[2] term A end
    gate un17_lbb_read_data_mux_0[0] term B end
    gate DCNT_1.QL1.QL3 term D end
  end
  net timeout_cnt_reg[3]
    gate timeout_cnt_reg[3] term QZ end
    gate timeout_cnt_reg_0[3] term A end
    gate un17_lbb_read_data_mux_0[1] term B end
    gate DCNT_1.QL1.QL4 term D end
  end
  net timeout_cnt_reg[4]
    gate timeout_cnt_reg[4] term QZ end
    gate timeout_cnt_reg_0[4] term A end
    gate un17_lbb_read_data_mux_0[2] term B end
    gate DCNT_1.QL3.QL1 term D end
  end
  net timeout_cnt_reg[5]
    gate timeout_cnt_reg[5] term QZ end
    gate timeout_cnt_reg_0[5] term A end
    gate un17_lbb_read_data_mux_0[3] term B end
    gate DCNT_1.QL3.QL2 term D end
  end
  net timeout_cnt_reg[6]
    gate timeout_cnt_reg[6] term QZ end
    gate timeout_cnt_reg_0[6] term A end
    gate un17_lbb_read_data_mux_0[4] term B end
    gate DCNT_1.QL3.QL3 term D end
  end
  net timeout_cnt_reg[7]
    gate timeout_cnt_reg[7] term QZ end
    gate timeout_cnt_reg_0[7] term A end
    gate un17_lbb_read_data_mux_0[5] term B end
    gate DCNT_1.QL3.QL4 term D end
  end
  net timeout_cnt_reg[8]
    gate timeout_cnt_reg[8] term QZ end
    gate plx_ad_out_reg_6_0[8] term B end
    gate timeout_cnt_reg_0[8] term A end
    gate DCNT_1.QL2.QL1 term D end
  end
  net timeout_cnt_reg[9]
    gate timeout_cnt_reg[9] term QZ end
    gate plx_ad_out_reg_6_0[9] term B end
    gate timeout_cnt_reg_0[9] term A end
    gate DCNT_1.QL2.QL2 term D end
  end
  net timeout_cnt_reg[10]
    gate timeout_cnt_reg[10] term QZ end
    gate plx_ad_out_reg_6_0[10] term B end
    gate timeout_cnt_reg_0[10] term A end
    gate DCNT_1.QL2.QL3 term D end
  end
  net timeout_cnt_reg[11]
    gate timeout_cnt_reg[11] term QZ end
    gate timeout_cnt_reg_0[11] term A end
    gate un26_lbb_read_data_mux_0_and2[3] term B end
    gate DCNT_1.QL2.QL4 term D end
  end
  net hold_slave_dly_n
    gate hold_slave_dly_n term QZ end
    gate DCNT_1.QL1.QL1 term LOAD end
    gate DCNT_1.QL1.QL2 term LOAD end
    gate DCNT_1.QL1.QL3 term LOAD end
    gate DCNT_1.QL1.QL4 term LOAD end
    gate DCNT_1.QL2.QL1 term LOAD end
    gate DCNT_1.QL2.QL2 term LOAD end
    gate DCNT_1.QL2.QL3 term LOAD end
    gate DCNT_1.QL2.QL4 term LOAD end
    gate DCNT_1.QL3.QL1 term LOAD end
    gate DCNT_1.QL3.QL2 term LOAD end
    gate DCNT_1.QL3.QL3 term LOAD end
    gate DCNT_1.QL3.QL4 term LOAD end
    gate DCNT_1.QL4.QL3 term S1 end
  end
  net timeout_cnt[0]
    gate DCNT_1.QL1.QL1 term Q end
    gate xfer_timeout_3_1 term A end
    gate DCNT_1.QL1.QL2 term Q0 end
    gate DCNT_1.QL1.QL3 term Q0 end
    gate DCNT_1.QL1.QL4 term Q0 end
    gate DCNT_1.QL4.QL1 term A end
  end
  net timeout_cnt[1]
    gate DCNT_1.QL1.QL2 term Q end
    gate xfer_timeout_3_1 term B end
    gate DCNT_1.QL1.QL3 term Q1 end
    gate DCNT_1.QL1.QL4 term Q1 end
    gate DCNT_1.QL4.QL1 term B end
  end
  net timeout_cnt[3]
    gate DCNT_1.QL1.QL4 term Q end
    gate xfer_timeout_3_2 term B end
    gate DCNT_1.QL1.QL5 term B end
  end
  net timeout_cnt[5]
    gate DCNT_1.QL3.QL2 term Q end
    gate xfer_timeout_3_3 term B end
    gate DCNT_1.QL3.QL3 term Q1 end
    gate DCNT_1.QL3.QL4 term Q1 end
    gate DCNT_1.QL3.QL5 term C end
  end
  net timeout_cnt[7]
    gate DCNT_1.QL3.QL4 term Q end
    gate xfer_timeout_3_4 term B end
    gate DCNT_1.QL3.QL5 term E end
  end
  net timeout_cnt[9]
    gate DCNT_1.QL2.QL2 term Q end
    gate xfer_timeout_3_5 term B end
    gate DCNT_1.QL2.QL3 term Q1 end
    gate DCNT_1.QL2.QL4 term Q1 end
  end
  net timeout_cnt[11]
    gate DCNT_1.QL2.QL4 term Q end
    gate xfer_timeout_3_6 term B end
  end
  net pre_dbp_rdy1
    gate CELL7 term OZ end
    gate OR_0 term A end
  end
  net pre_dbp_rdy2
    gate CELL8 term OZ end
    gate OR_0 term B end
  end
  net pre_dbp_rdy3
    gate CELL9 term OZ end
    gate OR_0 term C end
  end
  net pre_dmarerr0
    gate CELL17 term OZ end
    gate CELL19 term F1 end
  end
  net pre_dmarerr1
    gate CELL18 term OZ end
    gate CELL19 term D1 end
  end
  net pre_dmawerr0
    gate CELL20 term OZ end
    gate CELL22 term B1 end
  end
  net pre_dmawerr1
    gate CELL21 term OZ end
    gate CELL22 term F1 end
  end
  net pre_dmawerr
    gate CELL22 term OZ end
    gate AND_5 term A end
  end
  net plx_dreq_ready
    gate plx_dreq_ready term Q end
    gate AND_6 term A end
  end
  net pre_plx_dreq
    gate AND_6 term Q end
    gate plx_dreq term QD end
  end
  net test_moden0
    gate IBUFF25 term Q end
    gate OUTI_0 term EN end
    gate OUTI_9 term EN end
    gate OUTI_10 term EN end
    gate OUTI_11 term EN end
    gate OUTI_12 term EN end
    gate OUTI_13 term EN end
    gate OUT_0 term EN end
  end
  net test_moden1
    gate IBUFF26 term Q end
    gate OUTI_1 term EN end
    gate OUTI_2 term EN end
    gate OUTI_3 term EN end
    gate OUTI_4 term EN end
    gate OUTI_5 term EN end
    gate OUTI_6 term EN end
  end
  net test_moden2
    gate IBUFF27 term Q end
    gate OUTI_7 term EN end
    gate OUTI_8 term EN end
    gate OUT_2 term EN end
    gate OUT_3 term EN end
    gate OUT_4 term EN end
    gate OUT_5 term EN end
    gate OUT_6 term EN end
    gate OUT_7 term EN end
  end
  net int_reset
    gate IN_0 term Q end
    gate I_48 term A end
    gate dma_req_reset term B end
    gate reset_xfer term A end
  end
  net addr_strban
    gate IN_50 term Q end
    gate BUFF28 term A end
    gate BUFF29 term A end
  end
  net addr_strbbn
    gate IN_51 term Q end
    gate BUFF30 term A end
    gate BUFF31 term A end
  end
  net addr_strba1
    gate BUFF28 term Q end
    gate BDP4_4.QL0 term FFEN end
    gate BDP4_4.QL1 term FFEN end
    gate BDP4_4.QL2 term FFEN end
    gate BDP4_4.QL3 term FFEN end
  end
  net addr_strba2
    gate BUFF29 term Q end
    gate BDP3_2.QL0 term FFEN end
    gate BDP3_2.QL1 term FFEN end
    gate BDP3_2.QL2 term FFEN end
    gate BDP3_3.QL0 term FFEN end
    gate BDP3_3.QL1 term FFEN end
    gate BDP3_3.QL2 term FFEN end
  end
  net addr_strbb1
    gate BUFF30 term Q end
    gate BDP4_0.QL0 term FFEN end
    gate BDP4_0.QL1 term FFEN end
    gate BDP4_0.QL2 term FFEN end
    gate BDP4_0.QL3 term FFEN end
    gate BDP4_1.QL0 term FFEN end
    gate BDP4_1.QL1 term FFEN end
    gate BDP4_1.QL2 term FFEN end
    gate BDP4_1.QL3 term FFEN end
  end
  net addr_strbb2
    gate BUFF31 term Q end
    gate BDP3_1.QL0 term FFEN end
    gate BDP3_1.QL1 term FFEN end
    gate BDP3_1.QL2 term FFEN end
    gate BDP4_2.QL0 term FFEN end
    gate BDP4_2.QL1 term FFEN end
    gate BDP4_2.QL2 term FFEN end
    gate BDP4_2.QL3 term FFEN end
  end
  net plx_den_n
    gate IN_5 term Q end
    gate unused_inputs_1 term B end
  end
  net plx_llock
    gate IN_6 term Q end
    gate unused_inputs_5 term A end
  end
  net plx_wait
    gate IN_7 term Q end
    gate unused_inputs_6 term A end
  end
  net plx_rdy_in
    gate IN_8 term Q end
    gate unused_inputs_5 term B end
  end
  net plx_blast_n
    gate IN_9 term Q end
    gate unused_inputs_1 term A end
  end
  net plx_dma_ack_n
    gate IN_10 term Q end
    gate dma_xfer_reg_3_2 term A end
    gate dma_req_reset term A end
  end
  net int_from_plx_n
    gate IN_11 term Q end
    gate plx_int_3_2 term B end
  end
  net sys_err_int
    gate IN_12 term Q end
    gate unused_inputs_6 term B end
  end
  net plx_labs_in3
    gate IN_13 term Q end
    gate unused_inputs_2 term B end
  end
  net plx_labs_in2
    gate IN_14 term Q end
    gate unused_inputs_2 term A end
  end
  net plx_lbe_in[3]
    gate IN_15 term Q end
    gate unused_inputs_4 term B end
  end
  net plx_lbe_in[2]
    gate IN_16 term Q end
    gate unused_inputs_4 term A end
  end
  net plx_lbe_in[1]
    gate IN_17 term Q end
    gate unused_inputs_3 term B end
  end
  net plx_lbe_in[0]
    gate IN_18 term Q end
    gate unused_inputs_3 term A end
  end
  net hold_ack
    gate hold_ack term QZ end
    gate OUT_0 term A end
  end
  net plx_dma_eot
    gate plx_dma_eot term QZ end
    gate OUTI_2 term A end
  end
  net plx_dreq
    gate plx_dreq term QZ end
    gate plx_dreq_dly1 term QD end
    gate OUTI_3 term A end
  end
  net plx_int
    gate plx_int term QZ end
    gate OUTI_4 term A end
  end
  net plx_ad_out_reg[0]
    gate plx_ad_out_reg[0] term QZ end
    gate BDP4_0.QL0 term A2 end
  end
  net plx_ad_out_reg[1]
    gate plx_ad_out_reg[1] term QZ end
    gate BDP4_0.QL1 term A2 end
  end
  net plx_ad_out_reg[2]
    gate plx_ad_out_reg[2] term QZ end
    gate BDP4_0.QL2 term A2 end
  end
  net plx_ad_out_reg[3]
    gate plx_ad_out_reg[3] term QZ end
    gate BDP4_0.QL3 term A2 end
  end
  net plx_ad_out_reg[4]
    gate plx_ad_out_reg[4] term QZ end
    gate BDP4_1.QL0 term A2 end
  end
  net plx_ad_out_reg[5]
    gate plx_ad_out_reg[5] term QZ end
    gate BDP4_1.QL1 term A2 end
  end
  net plx_ad_out_reg[6]
    gate plx_ad_out_reg[6] term QZ end
    gate BDP4_1.QL2 term A2 end
  end
  net plx_ad_out_reg[7]
    gate plx_ad_out_reg[7] term QZ end
    gate BDP4_1.QL3 term A2 end
  end
  net plx_ad_out_reg[8]
    gate plx_ad_out_reg[8] term QZ end
    gate BDP3_0.QL0 term A2 end
  end
  net plx_ad_out_reg[9]
    gate plx_ad_out_reg[9] term QZ end
    gate BDP3_0.QL1 term A2 end
  end
  net plx_ad_out_reg[10]
    gate plx_ad_out_reg[10] term QZ end
    gate BDP3_0.QL2 term A2 end
  end
  net plx_ad_out_reg[11]
    gate plx_ad_out_reg[11] term QZ end
    gate BDP4_2.QL0 term A2 end
  end
  net plx_ad_out_reg[12]
    gate plx_ad_out_reg[12] term QZ end
    gate BDP4_2.QL1 term A2 end
  end
  net plx_ad_out_reg[13]
    gate plx_ad_out_reg[13] term QZ end
    gate BDP4_2.QL2 term A2 end
  end
  net plx_ad_out_reg[14]
    gate plx_ad_out_reg[14] term QZ end
    gate BDP4_2.QL3 term A2 end
  end
  net plx_ad_out_reg[15]
    gate plx_ad_out_reg[15] term QZ end
    gate BDP3_1.QL0 term A2 end
  end
  net plx_ad_out_reg[16]
    gate plx_ad_out_reg[16] term QZ end
    gate BDP3_1.QL1 term A2 end
  end
  net plx_ad_out_reg[17]
    gate plx_ad_out_reg[17] term QZ end
    gate BDP3_1.QL2 term A2 end
  end
  net plx_ad_out_reg[18]
    gate plx_ad_out_reg[18] term QZ end
    gate BDP4_3.QL0 term A2 end
  end
  net plx_ad_out_reg[19]
    gate plx_ad_out_reg[19] term QZ end
    gate BDP4_3.QL1 term A2 end
  end
  net plx_ad_out_reg[20]
    gate plx_ad_out_reg[20] term QZ end
    gate BDP4_3.QL2 term A2 end
  end
  net plx_ad_out_reg[21]
    gate plx_ad_out_reg[21] term QZ end
    gate BDP4_3.QL3 term A2 end
  end
  net plx_ad_out_reg[22]
    gate plx_ad_out_reg[22] term QZ end
    gate BDP4_4.QL0 term A2 end
  end
  net plx_ad_out_reg[23]
    gate plx_ad_out_reg[23] term QZ end
    gate BDP4_4.QL1 term A2 end
  end
  net plx_ad_out_reg[24]
    gate plx_ad_out_reg[24] term QZ end
    gate BDP4_4.QL2 term A2 end
  end
  net plx_ad_out_reg[25]
    gate plx_ad_out_reg[25] term QZ end
    gate BDP4_4.QL3 term A2 end
  end
  net plx_ad_out_reg[26]
    gate plx_ad_out_reg[26] term QZ end
    gate BDP3_2.QL0 term A2 end
  end
  net plx_ad_out_reg[27]
    gate plx_ad_out_reg[27] term QZ end
    gate BDP3_2.QL1 term A2 end
  end
  net plx_ad_out_reg[28]
    gate plx_ad_out_reg[28] term QZ end
    gate BDP3_2.QL2 term A2 end
  end
  net plx_ad_out_reg[29]
    gate plx_ad_out_reg[29] term QZ end
    gate BDP3_3.QL0 term A2 end
  end
  net plx_ad_out_reg[30]
    gate plx_ad_out_reg[30] term QZ end
    gate BDP3_3.QL1 term A2 end
  end
  net plx_ad_out_reg[31]
    gate plx_ad_out_reg[31] term QZ end
    gate BDP3_3.QL2 term A2 end
  end
  net tci_valid_n
    gate IN_19 term Q1 end
    gate un3_tci_pio_sel_1 term B end
  end
  net tci_valida_n
    gate IN_60 term Q end
    gate unused_inputs_7 term A end
  end
  net tci_validb_n
    gate IN_61 term Q end
    gate unused_inputs_7 term B end
  end
  net tci_timer_int
    gate IN_20 term Q end
    gate un8_lbb_intstat_reg[0] term B end
  end
  net pio_ready_n
    gate IN_21 term FFQ end
    gate tci_ready_1 term B end
  end
  net tci_get_data_reg
    gate tci_get_data_reg term QZ end
    gate OUTI_7 term A end
  end
  net tci_pio_sel_reg
    gate tci_pio_sel_reg term QZ end
    gate pio_select_dly1 term QD end
    gate un3_tci_pio_sel_1 term A end
    gate un1_tci_pio_sel term B end
    gate OUTI_8 term A end
  end
  net tci_addr_reg
    gate tci_addr_reg term QZ end
    gate OUT_2 term A end
  end
  net tci_blk_sel_reg[0]
    gate tci_blk_sel_reg[0] term QZ end
    gate OUTI_9 term A end
  end
  net tci_blk_sel_reg[1]
    gate tci_blk_sel_reg[1] term QZ end
    gate OUTI_10 term A end
  end
  net tci_blk_sel_reg[2]
    gate tci_blk_sel_reg[2] term QZ end
    gate OUTI_11 term A end
  end
  net tci_blk_sel_reg[3]
    gate tci_blk_sel_reg[3] term QZ end
    gate OUTI_12 term A end
  end
  net tci_blk_sel_reg[4]
    gate tci_blk_sel_reg[4] term QZ end
    gate OUTI_13 term A end
  end
  net tci_ad_in[0]
    gate BDP4_5.QL0 term Q end
    gate plx_ad_out_reg_7[0] term A end
  end
  net tci_ad_in[1]
    gate BDP4_5.QL1 term Q end
    gate plx_ad_out_reg_7[1] term A end
  end
  net tci_ad_in[2]
    gate BDP4_5.QL2 term Q end
    gate plx_ad_out_reg_7[2] term A end
  end
  net tci_ad_in[3]
    gate BDP4_5.QL3 term Q end
    gate plx_ad_out_reg_7[3] term A end
  end
  net tci_ad_in[4]
    gate BDP4_6.QL0 term Q end
    gate plx_ad_out_reg_7[4] term A end
  end
  net tci_ad_in[5]
    gate BDP4_6.QL1 term Q end
    gate plx_ad_out_reg_7[5] term A end
  end
  net tci_ad_in[6]
    gate BDP4_6.QL2 term Q end
    gate plx_ad_out_reg_7[6] term A end
  end
  net tci_ad_in[7]
    gate BDP4_6.QL3 term Q end
    gate plx_ad_out_reg_7[7] term A end
  end
  net tci_ad_in[8]
    gate BDP3_4.QL0 term Q end
    gate plx_ad_out_reg_6_0[8] term A end
  end
  net tci_ad_in[9]
    gate BDP3_4.QL1 term Q end
    gate plx_ad_out_reg_6_0[9] term A end
  end
  net tci_ad_in[10]
    gate BDP3_4.QL2 term Q end
    gate plx_ad_out_reg_6_0[10] term A end
  end
  net tci_ad_in[11]
    gate BDP4_7.QL0 term Q end
    gate plx_ad_out_reg_5[11] term A end
  end
  net tci_ad_in[12]
    gate BDP4_7.QL1 term Q end
    gate plx_ad_out_reg_5_0_and2[12] term A end
  end
  net tci_ad_in[13]
    gate BDP4_7.QL2 term Q end
    gate plx_ad_out_reg_5_0_and2[13] term A end
  end
  net tci_ad_in[14]
    gate BDP4_7.QL3 term Q end
    gate plx_ad_out_reg_5_0_and2[14] term A end
  end
  net tci_ad_in[15]
    gate BDP3_5.QL0 term Q end
    gate plx_ad_out_reg_5_0_and2[15] term A end
  end
  net tci_ad_in[16]
    gate BDP3_5.QL1 term Q end
    gate plx_ad_out_reg_5_0_and2[16] term A end
  end
  net tci_ad_in[17]
    gate BDP3_5.QL2 term Q end
    gate plx_ad_out_reg_5_0_and2[17] term A end
  end
  net tci_ad_in[18]
    gate BDP4_8.QL0 term Q end
    gate plx_ad_out_reg_4_0_and2[18] term A end
  end
  net tci_ad_in[19]
    gate BDP4_8.QL1 term Q end
    gate plx_ad_out_reg_4_0_and2[19] term A end
  end
  net tci_ad_in[20]
    gate BDP4_8.QL2 term Q end
    gate plx_ad_out_reg_4_0_and2[20] term A end
  end
  net tci_ad_in[21]
    gate BDP4_8.QL3 term Q end
    gate plx_ad_out_reg_4_0_and2[21] term A end
  end
  net tci_ad_in[22]
    gate BDP4_9.QL0 term Q end
    gate plx_ad_out_reg_3_0_and2[22] term A end
  end
  net tci_ad_in[23]
    gate BDP4_9.QL1 term Q end
    gate plx_ad_out_reg_3_0_and2[23] term A end
  end
  net tci_ad_in[24]
    gate BDP4_9.QL2 term Q end
    gate plx_ad_out_reg_3_0_and2[24] term A end
  end
  net tci_ad_in[25]
    gate BDP4_9.QL3 term Q end
    gate plx_ad_out_reg_3_0_and2[25] term A end
  end
  net tci_ad_in[26]
    gate BDP3_6.QL0 term Q end
    gate plx_ad_out_reg_3_0_and2[26] term A end
  end
  net tci_ad_in[27]
    gate BDP3_6.QL1 term Q end
    gate plx_ad_out_reg_3_0_and2[27] term A end
  end
  net tci_ad_in[28]
    gate BDP3_6.QL2 term Q end
    gate plx_ad_out_reg_3_0_and2[28] term A end
  end
  net tci_ad_in[29]
    gate BDP3_7.QL0 term Q end
    gate plx_ad_out_reg_3_0_and2[29] term A end
  end
  net tci_ad_in[30]
    gate BDP3_7.QL1 term Q end
    gate plx_ad_out_reg_3_0_and2[30] term A end
  end
  net tci_ad_in[31]
    gate BDP3_7.QL2 term Q end
    gate plx_ad_out_reg_3_0_and2[31] term A end
  end
  net lbb_idprom_reg[0]
    gate lbb_idprom_reg[0] term QZ end
    gate lbb_idprom_reg_0[0] term A end
    gate OUT_4 term A end
  end
  net read_testid
    gate IN_34 term Q end
    gate testid_en term A end
  end
  net testid_en
    gate testid_en term Q end
    gate OUT8_0.QL1 term EN end
    gate OUT8_0.QL2 term EN end
    gate OUT8_0.QL3 term EN end
    gate OUT8_0.QL4 term EN end
    gate OUT8_0.QL5 term EN end
    gate OUT8_0.QL6 term EN end
    gate OUT8_0.QL7 term EN end
    gate OUT8_0.QL8 term EN end
  end
  net unused_inputs
    gate unused_inputs term Q end
    gate OUT_7 term A end
  end
  net tci_xfer_wait[1]
    gate tci_xfer_wait[1] term QZ end
    gate un1_tci_xfer_wait_1[1] term A end
    gate tci_xfer_wait_0[1] term B end
    gate un4_tci_ready term B end
  end
  net tci_rdy_dly
    gate tci_rdy_dly term QZ end
    gate pre_address term B end
  end
  net plx_dreq_dly1
    gate plx_dreq_dly1 term QZ end
    gate plx_dreq_dly2 term QD end
    gate un3_dma_req_cnt term B end
  end
  net dma_req_cnt[1]
    gate dma_req_cnt[1] term QZ end
    gate un11_dma_req_cnt_1 term B end
    gate I_2 term A end
    gate I_3 term E1 end
  end
  net dma_req_cnt[2]
    gate dma_req_cnt[2] term QZ end
    gate un11_dma_req_cnt term B end
    gate I_3 term A end
  end
  net dma_error_reg
    gate dma_error_reg term QZ end
    gate plx_dma_eot term QD end
    gate un11_lbb_intstat_reg[4] term B end
    gate un11_lbb_intstat_reg[3] term B end
    gate un11_lbb_intstat_reg[2] term B end
    gate un11_lbb_intstat_reg[1] term B end
    gate un11_lbb_intstat_reg[0] term B end
  end
  net timer_int
    gate timer_int term Q end
    gate plx_int_3_1 term B end
  end
  net unrec_addr_int
    gate unrec_addr_int term Q end
    gate plx_int_3 term B end
  end
  net timeout_int
    gate timeout_int term Q end
    gate plx_int_3_1 term A end
  end
  net plx_dreq_dly2
    gate plx_dreq_dly2 term QZ end
    gate un3_dma_req_cnt term A end
  end
  net dma_error_reg_3
    gate dma_error_reg_3 term Q end
    gate dma_error_reg term QD end
  end
  net un4_tci_get_data_reg
    gate un4_tci_get_data_reg term Q end
    gate tci_get_data_reg_3 term B end
  end
  net dma_xfer_dly1_3
    gate dma_xfer_dly1_3 term Q end
    gate dma_xfer_dly1 term QD end
    gate tci_get_data_reg_3 term A end
  end
  net un4_tci_ready
    gate un4_tci_ready term Q end
    gate tci_xfer_wait23 term A end
    gate tci_ready term B end
  end
  net pio_select_dly1
    gate pio_select_dly1 term QZ end
    gate un5_tci_pio_sel term A end
  end
  net dmabp_blk_sel[4]
    gate dmabp_blk_sel[4] term Q end
    gate un4_tci_blk_sel_reg[4] term A end
  end
  net dmabp_blk_sel[3]
    gate dmabp_blk_sel[3] term Q end
    gate un4_tci_blk_sel_reg[3] term A end
  end
  net dmabp_blk_sel[2]
    gate dmabp_blk_sel[2] term Q end
    gate un4_tci_blk_sel_reg[2] term A end
  end
  net dmabp_blk_sel[1]
    gate dmabp_blk_sel[1] term Q end
    gate un4_tci_blk_sel_reg[1] term A end
  end
  net dmabp_blk_sel[0]
    gate dmabp_blk_sel[0] term Q end
    gate un4_tci_blk_sel_reg[0] term A end
  end
  net dmabp_rdy_dly2_3
    gate dmabp_rdy_dly2_3 term Q end
    gate dmabp_rdy_dly2 term QD end
  end
  net dmabp_rdy_dly3_3
    gate dmabp_rdy_dly3_3 term Q end
    gate dmabp_rdy_dly3 term QD end
  end
  net dma_req_reset
    gate dma_req_reset term Q end
    gate plx_dreq term QR end
  end
  net un3_dma_req_cnt
    gate un3_dma_req_cnt term Q end
    gate un12_dma_req_cnt term A end
    gate un13_dma_req_cnt term B end
    gate dma_req_cnt_3_f1[2] term A end
    gate dma_req_cnt_3_f1[0] term A end
  end
  net un11_dma_req_cnt
    gate un11_dma_req_cnt term Q end
    gate un12_dma_req_cnt term B end
    gate un13_dma_req_cnt term A end
    gate plx_dreq_ready term B end
  end
  net un4_lbb_read_data_mux[0]
    gate un4_lbb_read_data_mux[0] term Q end
    gate plx_ad_out_reg_7[0] term B end
  end
  net un4_lbb_read_data_mux[1]
    gate un4_lbb_read_data_mux[1] term Q end
    gate plx_ad_out_reg_7[1] term B end
  end
  net un11_lbb_intstat_reg[0]
    gate un11_lbb_intstat_reg[0] term Q end
    gate un8_lbb_intstat_reg[1] term B end
  end
  net un11_lbb_intstat_reg[1]
    gate un11_lbb_intstat_reg[1] term Q end
    gate un8_lbb_intstat_reg[2] term B end
  end
  net un11_lbb_intstat_reg[2]
    gate un11_lbb_intstat_reg[2] term Q end
    gate un8_lbb_intstat_reg[3] term B end
  end
  net un11_lbb_intstat_reg[3]
    gate un11_lbb_intstat_reg[3] term Q end
    gate un8_lbb_intstat_reg[4] term B end
  end
  net un11_lbb_intstat_reg[4]
    gate un11_lbb_intstat_reg[4] term Q end
    gate un8_lbb_intstat_reg[5] term B end
  end
  net un8_tci_blk_sel_reg[0]
    gate un8_tci_blk_sel_reg[0] term Q end
    gate tci_blk_sel_reg_3[0] term B end
  end
  net un8_tci_blk_sel_reg[1]
    gate un8_tci_blk_sel_reg[1] term Q end
    gate tci_blk_sel_reg_3[1] term B end
  end
  net un8_tci_blk_sel_reg[2]
    gate un8_tci_blk_sel_reg[2] term Q end
    gate tci_blk_sel_reg_3[2] term B end
  end
  net un8_tci_blk_sel_reg[3]
    gate un8_tci_blk_sel_reg[3] term Q end
    gate tci_blk_sel_reg_3[3] term B end
  end
  net un8_tci_blk_sel_reg[4]
    gate un8_tci_blk_sel_reg[4] term Q end
    gate tci_blk_sel_reg_3[4] term B end
  end
  net unrec_address_3
    gate unrec_address_3 term Q end
    gate unrec_address term QD end
  end
  net dma_xfer_reg_3
    gate dma_xfer_reg_3 term Q end
    gate dma_xfer_reg term QD end
  end
  net un2_dma_int
    gate un2_dma_int term Q end
    gate un1_dma_int term A end
  end
  net un4_dma_int
    gate un4_dma_int term Q end
    gate un1_dma_int term B end
  end
  net w_reg_setup_3
    gate w_reg_setup_3 term Q end
    gate w_reg_setup term QD end
  end
  net w_reg_intstat_3
    gate w_reg_intstat_3 term Q end
    gate w_reg_intstat term QD end
  end
  net w_reg_intmask_3
    gate w_reg_intmask_3 term Q end
    gate w_reg_intmask term QD end
  end
  net w_reg_idprom_3
    gate w_reg_idprom_3 term Q end
    gate w_reg_idprom term QD end
  end
  net w_reg_timeout_3
    gate w_reg_timeout_3 term Q end
    gate w_reg_timeout term QD end
  end
  net un4_lbb_intstat_reg[0]
    gate un4_lbb_intstat_reg[0] term Q end
    gate lbb_intstat_reg_3[0] term B end
  end
  net un4_lbb_intstat_reg[1]
    gate un4_lbb_intstat_reg[1] term Q end
    gate lbb_intstat_reg_3[1] term B end
  end
  net un4_lbb_intstat_reg[2]
    gate un4_lbb_intstat_reg[2] term Q end
    gate lbb_intstat_reg_3[2] term B end
  end
  net un4_lbb_intstat_reg[3]
    gate un4_lbb_intstat_reg[3] term Q end
    gate lbb_intstat_reg_3[3] term B end
  end
  net un4_lbb_intstat_reg[4]
    gate un4_lbb_intstat_reg[4] term Q end
    gate lbb_intstat_reg_3[4] term B end
  end
  net un4_lbb_intstat_reg[5]
    gate un4_lbb_intstat_reg[5] term Q end
    gate lbb_intstat_reg_3[5] term B end
  end
  net un4_lbb_intstat_reg[6]
    gate un4_lbb_intstat_reg[6] term Q end
    gate lbb_intstat_reg_3[6] term B end
  end
  net un4_lbb_intstat_reg[7]
    gate un4_lbb_intstat_reg[7] term Q end
    gate lbb_intstat_reg_3[7] term B end
  end
  net un1_tci_xfer_wait_1[0]
    gate un1_tci_xfer_wait_1[0] term Q end
    gate I_15 term A end
    gate I_16 term E1 end
  end
  net un1_tci_xfer_wait_1[1]
    gate un1_tci_xfer_wait_1[1] term Q end
    gate I_16 term A end
  end
  net un2_plx_dreq_ready[0]
    gate un2_plx_dreq_ready[0] term Q end
    gate un1_plx_dreq_ready_1 term A end
  end
  net un2_plx_dreq_ready[1]
    gate un2_plx_dreq_ready[1] term Q end
    gate un1_plx_dreq_ready_1 term B end
  end
  net un2_plx_dreq_ready[2]
    gate un2_plx_dreq_ready[2] term Q end
    gate un1_plx_dreq_ready_2 term A end
  end
  net un2_plx_dreq_ready[3]
    gate un2_plx_dreq_ready[3] term Q end
    gate un1_plx_dreq_ready_2 term B end
  end
  net un2_plx_dreq_ready[4]
    gate un2_plx_dreq_ready[4] term Q end
    gate un1_plx_dreq_ready term B end
  end
  net unrec_address
    gate unrec_address term QZ end
    gate un8_lbb_intstat_reg[6] term B end
  end
  net w_reg_idprom
    gate w_reg_idprom term QZ end
    gate lbb_idprom_reg_0[2] term S end
    gate lbb_idprom_reg_0[1] term S end
    gate lbb_idprom_reg_0[0] term S end
  end
  net w_reg_intmask
    gate w_reg_intmask term QZ end
    gate lbb_intmask_reg_0[7] term S end
    gate lbb_intmask_reg_0[6] term S end
    gate lbb_intmask_reg_0[5] term S end
    gate lbb_intmask_reg_0[4] term S end
    gate lbb_intmask_reg_0[3] term S end
    gate lbb_intmask_reg_0[2] term S end
    gate lbb_intmask_reg_0[1] term S end
    gate lbb_intmask_reg_0[0] term S end
  end
  net w_reg_intstat
    gate w_reg_intstat term QZ end
    gate lbb_intstat_reg_3[7] term S end
    gate lbb_intstat_reg_3[6] term S end
    gate lbb_intstat_reg_3[5] term S end
    gate lbb_intstat_reg_3[4] term S end
    gate lbb_intstat_reg_3[3] term S end
    gate lbb_intstat_reg_3[2] term S end
    gate lbb_intstat_reg_3[1] term S end
    gate lbb_intstat_reg_3[0] term S end
  end
  net w_reg_setup
    gate w_reg_setup term QZ end
    gate dma_blk_sel_0[4] term S end
    gate dma_blk_sel_0[3] term S end
    gate dma_blk_sel_0[2] term S end
    gate dma_blk_sel_0[1] term S end
    gate dma_blk_sel_0[0] term S end
  end
  net w_reg_timeout
    gate w_reg_timeout term QZ end
    gate timeout_cnt_reg_0[11] term S end
    gate timeout_cnt_reg_0[10] term S end
    gate timeout_cnt_reg_0[9] term S end
    gate timeout_cnt_reg_0[8] term S end
    gate timeout_cnt_reg_0[7] term S end
    gate timeout_cnt_reg_0[6] term S end
    gate timeout_cnt_reg_0[5] term S end
    gate timeout_cnt_reg_0[4] term S end
    gate timeout_cnt_reg_0[3] term S end
    gate timeout_cnt_reg_0[2] term S end
    gate timeout_cnt_reg_0[1] term S end
    gate timeout_cnt_reg_0[0] term S end
  end
  net tci_get_data_reg_3
    gate tci_get_data_reg_3 term Q end
    gate tci_get_data_reg term QD end
  end
  net tci_xfer_wait23
    gate tci_xfer_wait23 term Q end
    gate tci_xfer_wait_0[1] term S end
    gate tci_xfer_wait_0[0] term S end
  end
  net xfer_timeout_3
    gate xfer_timeout_3 term Q end
    gate xfer_timeout term QD end
  end
  net un12_dma_req_cnt
    gate un12_dma_req_cnt term Q end
    gate dma_req_cnt_1[1] term A end
  end
  net un13_dma_req_cnt
    gate un13_dma_req_cnt term Q end
    gate dma_req_cnt_3_f0[0] term B end
    gate dma_req_cnt_3_f0[2] term B end
  end
  net un1_dma_int
    gate un1_dma_int term Q end
    gate plx_int_3_2 term A end
  end
  net un4_tci_blk_sel_reg[0]
    gate un4_tci_blk_sel_reg[0] term Q end
    gate tci_blk_sel_reg_3[0] term A end
  end
  net un4_tci_blk_sel_reg[1]
    gate un4_tci_blk_sel_reg[1] term Q end
    gate tci_blk_sel_reg_3[1] term A end
  end
  net un4_tci_blk_sel_reg[2]
    gate un4_tci_blk_sel_reg[2] term Q end
    gate tci_blk_sel_reg_3[2] term A end
  end
  net un4_tci_blk_sel_reg[3]
    gate un4_tci_blk_sel_reg[3] term Q end
    gate tci_blk_sel_reg_3[3] term A end
  end
  net un4_tci_blk_sel_reg[4]
    gate un4_tci_blk_sel_reg[4] term Q end
    gate tci_blk_sel_reg_3[4] term A end
  end
  net un8_lbb_intstat_reg[0]
    gate un8_lbb_intstat_reg[0] term Q end
    gate lbb_intstat_reg_3[0] term A end
  end
  net un8_lbb_intstat_reg[1]
    gate un8_lbb_intstat_reg[1] term Q end
    gate lbb_intstat_reg_3[1] term A end
  end
  net un8_lbb_intstat_reg[2]
    gate un8_lbb_intstat_reg[2] term Q end
    gate lbb_intstat_reg_3[2] term A end
  end
  net un8_lbb_intstat_reg[3]
    gate un8_lbb_intstat_reg[3] term Q end
    gate lbb_intstat_reg_3[3] term A end
  end
  net un8_lbb_intstat_reg[4]
    gate un8_lbb_intstat_reg[4] term Q end
    gate lbb_intstat_reg_3[4] term A end
  end
  net un8_lbb_intstat_reg[5]
    gate un8_lbb_intstat_reg[5] term Q end
    gate lbb_intstat_reg_3[5] term A end
  end
  net un8_lbb_intstat_reg[6]
    gate un8_lbb_intstat_reg[6] term Q end
    gate lbb_intstat_reg_3[6] term A end
  end
  net un8_lbb_intstat_reg[7]
    gate un8_lbb_intstat_reg[7] term Q end
    gate lbb_intstat_reg_3[7] term A end
  end
  net plx_ad_out_reg_5[11]
    gate plx_ad_out_reg_5[11] term Q end
    gate plx_ad_out_reg[11] term QD end
  end
  net un3_tci_pio_sel
    gate un3_tci_pio_sel term Q end
    gate tci_pio_sel term B end
  end
  net un16_dma_req_cnt[0]
    gate I_1 term S end
    gate dma_req_cnt_3_f1[0] term B end
  end
  net un16_dma_req_cnt[1]
    gate I_2 term S end
    gate dma_req_cnt_1[1] term B end
  end
  net un16_dma_req_cnt[2]
    gate I_3 term S end
    gate dma_req_cnt_3_f1[2] term B end
  end
  net un1_plx_dreq_ready
    gate un1_plx_dreq_ready term Q end
    gate plx_dreq_ready term A end
  end
  net tci_blk_sel_reg_3[0]
    gate tci_blk_sel_reg_3[0] term Q end
    gate tci_blk_sel_reg[0] term QD end
  end
  net tci_blk_sel_reg_3[1]
    gate tci_blk_sel_reg_3[1] term Q end
    gate tci_blk_sel_reg[1] term QD end
  end
  net tci_blk_sel_reg_3[2]
    gate tci_blk_sel_reg_3[2] term Q end
    gate tci_blk_sel_reg[2] term QD end
  end
  net tci_blk_sel_reg_3[3]
    gate tci_blk_sel_reg_3[3] term Q end
    gate tci_blk_sel_reg[3] term QD end
  end
  net tci_blk_sel_reg_3[4]
    gate tci_blk_sel_reg_3[4] term Q end
    gate tci_blk_sel_reg[4] term QD end
  end
  net tci_xfer_wait_3[0]
    gate I_15 term S end
    gate tci_xfer_wait_0[0] term A end
  end
  net tci_xfer_wait_3[1]
    gate I_16 term S end
    gate tci_xfer_wait_0[1] term A end
  end
  net lbb_intstat_reg_3[0]
    gate lbb_intstat_reg_3[0] term Q end
    gate lbb_intstat_reg[0] term QD end
  end
  net lbb_intstat_reg_3[1]
    gate lbb_intstat_reg_3[1] term Q end
    gate lbb_intstat_reg[1] term QD end
  end
  net lbb_intstat_reg_3[2]
    gate lbb_intstat_reg_3[2] term Q end
    gate lbb_intstat_reg[2] term QD end
  end
  net lbb_intstat_reg_3[3]
    gate lbb_intstat_reg_3[3] term Q end
    gate lbb_intstat_reg[3] term QD end
  end
  net lbb_intstat_reg_3[4]
    gate lbb_intstat_reg_3[4] term Q end
    gate lbb_intstat_reg[4] term QD end
  end
  net lbb_intstat_reg_3[5]
    gate lbb_intstat_reg_3[5] term Q end
    gate lbb_intstat_reg[5] term QD end
  end
  net lbb_intstat_reg_3[6]
    gate lbb_intstat_reg_3[6] term Q end
    gate lbb_intstat_reg[6] term QD end
  end
  net lbb_intstat_reg_3[7]
    gate lbb_intstat_reg_3[7] term Q end
    gate lbb_intstat_reg[7] term QD end
  end
  net plx_int_3
    gate plx_int_3 term Q end
    gate plx_int term QD end
  end
  net un1_tci_pio_sel
    gate un1_tci_pio_sel term Q end
    gate tci_pio_sel term A end
  end
  net dma_req_cnt_3[0]
    gate dma_req_cnt_3_f0[0] term Q end
    gate dma_req_cnt[0] term QD end
  end
  net dma_req_cnt_3[2]
    gate dma_req_cnt_3_f0[2] term Q end
    gate dma_req_cnt[2] term QD end
  end
  net plx_ad_out_reg_7[0]
    gate plx_ad_out_reg_7[0] term Q end
    gate plx_ad_out_reg[0] term QD end
  end
  net plx_ad_out_reg_7[1]
    gate plx_ad_out_reg_7[1] term Q end
    gate plx_ad_out_reg[1] term QD end
  end
  net plx_ad_out_reg_7[2]
    gate plx_ad_out_reg_7[2] term Q end
    gate plx_ad_out_reg[2] term QD end
  end
  net plx_ad_out_reg_7[3]
    gate plx_ad_out_reg_7[3] term Q end
    gate plx_ad_out_reg[3] term QD end
  end
  net plx_ad_out_reg_7[4]
    gate plx_ad_out_reg_7[4] term Q end
    gate plx_ad_out_reg[4] term QD end
  end
  net plx_ad_out_reg_7[5]
    gate plx_ad_out_reg_7[5] term Q end
    gate plx_ad_out_reg[5] term QD end
  end
  net plx_ad_out_reg_7[6]
    gate plx_ad_out_reg_7[6] term Q end
    gate plx_ad_out_reg[6] term QD end
  end
  net plx_ad_out_reg_7[7]
    gate plx_ad_out_reg_7[7] term Q end
    gate plx_ad_out_reg[7] term QD end
  end
  net VCC
    gate AND_0 term NP end
    gate AND_0 term MP end
    gate AND_0 term F5 end
    gate AND_0 term F3 end
    gate AND_0 term E1 end
    gate AND_0 term D2 end
    gate AND_0 term OS end
    gate CELL1 term F3 end
    gate CELL1 term F1 end
    gate CELL1 term E1 end
    gate CELL1 term D1 end
    gate CELL1 term C2 end
    gate CELL1 term B2 end
    gate CELL1 term MP end
    gate CELL1 term F5 end
    gate CELL1 term OP end
    gate CELL1 term NP end
    gate CELL2 term F5 end
    gate CELL2 term MP end
    gate CELL2 term F3 end
    gate CELL2 term F1 end
    gate CELL2 term E2 end
    gate CELL2 term OP end
    gate CELL2 term NP end
    gate CELL3 term D1 end
    gate CELL3 term E1 end
    gate CELL3 term NP end
    gate CELL3 term C1 end
    gate CELL3 term OP end
    gate CELL3 term MP end
    gate CELL3 term F5 end
    gate CELL7 term MP end
    gate CELL7 term OP end
    gate CELL7 term NP end
    gate CELL7 term B2 end
    gate CELL7 term A3 end
    gate CELL7 term F3 end
    gate CELL8 term B2 end
    gate CELL8 term NP end
    gate CELL8 term F3 end
    gate CELL8 term OP end
    gate CELL8 term MP end
    gate CELL9 term D2 end
    gate CELL9 term B2 end
    gate CELL9 term NP end
    gate CELL9 term MP end
    gate CELL9 term E2 end
    gate CELL12 term D1 end
    gate CELL12 term OP end
    gate CELL12 term C1 end
    gate CELL12 term A5 end
    gate CELL12 term F5 end
    gate CELL12 term MP end
    gate CELL12 term NP end
    gate CELL12 term E1 end
    gate CELL13 term A5 end
    gate CELL13 term A3 end
    gate CELL13 term OP end
    gate CELL13 term F5 end
    gate CELL13 term C1 end
    gate CELL13 term D1 end
    gate CELL13 term E1 end
    gate CELL13 term B2 end
    gate CELL13 term MP end
    gate CELL13 term NP end
    gate CELL14 term A5 end
    gate CELL14 term A3 end
    gate CELL14 term MP end
    gate CELL14 term A1 end
    gate CELL14 term C1 end
    gate CELL14 term NP end
    gate CELL14 term F5 end
    gate CELL15 term F5 end
    gate CELL15 term A2 end
    gate CELL15 term NP end
    gate CELL15 term E1 end
    gate CELL15 term D1 end
    gate CELL15 term MP end
    gate CELL15 term A4 end
    gate CELL15 term A6 end
    gate CELL15 term C1 end
    gate CELL15 term OP end
    gate CELL16 term C1 end
    gate CELL16 term A5 end
    gate CELL16 term MP end
    gate CELL16 term B1 end
    gate CELL16 term F5 end
    gate CELL16 term OP end
    gate CELL16 term NP end
    gate CELL16 term E1 end
    gate CELL16 term D1 end
    gate CELL17 term A5 end
    gate CELL17 term OP end
    gate CELL17 term C1 end
    gate CELL17 term F5 end
    gate CELL17 term MP end
    gate CELL17 term NP end
    gate CELL17 term E1 end
    gate CELL17 term D1 end
    gate CELL17 term F3 end
    gate CELL17 term A3 end
    gate CELL18 term E1 end
    gate CELL18 term F5 end
    gate CELL18 term F3 end
    gate CELL18 term A3 end
    gate CELL18 term MP end
    gate CELL18 term A5 end
    gate CELL18 term OP end
    gate CELL18 term NP end
    gate CELL18 term C1 end
    gate CELL18 term B2 end
    gate CELL18 term D1 end
    gate CELL19 term F5 end
    gate CELL19 term A5 end
    gate CELL19 term MP end
    gate CELL19 term C2 end
    gate CELL19 term B2 end
    gate CELL19 term NP end
    gate CELL19 term A3 end
    gate CELL19 term E1 end
    gate CELL19 term OP end
    gate CELL19 term F3 end
    gate CELL20 term MP end
    gate CELL20 term A5 end
    gate CELL20 term NP end
    gate CELL20 term D1 end
    gate CELL20 term OP end
    gate CELL20 term E1 end
    gate CELL20 term F5 end
    gate CELL20 term C1 end
    gate CELL20 term B2 end
    gate CELL21 term C1 end
    gate CELL21 term D1 end
    gate CELL21 term A5 end
    gate CELL21 term NP end
    gate CELL21 term E1 end
    gate CELL21 term F5 end
    gate CELL21 term MP end
    gate CELL21 term OP end
    gate CELL21 term B2 end
    gate CELL22 term F5 end
    gate CELL22 term NP end
    gate CELL22 term E1 end
    gate CELL22 term D1 end
    gate CELL22 term A5 end
    gate CELL22 term OP end
    gate CELL22 term C1 end
    gate CELL22 term MP end
    gate CELL22 term F3 end
    gate CELL30 term NP end
    gate CELL30 term MP end
    gate CELL30 term OP end
    gate CELL30 term E1 end
    gate CELL30 term F3 end
    gate CELL30 term A3 end
    gate CELL30 term A1 end
    gate CELL30 term B1 end
    gate CELL30 term A5 end
    gate CELL30 term C1 end
    gate CELL30 term F5 end
    gate DCNT_1.QL1.QL1 term ENT end
    gate DCNT_1.QL1.QL1 term ENP end
    gate DCNT_1.QL1.QL1 term ENG end
    gate DCNT_1.QL1.QL2 term ENP end
    gate DCNT_1.QL1.QL2 term ENT end
    gate DCNT_1.QL1.QL2 term ENG end
    gate DCNT_1.QL1.QL3 term ENT end
    gate DCNT_1.QL1.QL3 term ENP end
    gate DCNT_1.QL1.QL3 term ENG end
    gate DCNT_1.QL1.QL4 term ENG end
    gate DCNT_1.QL1.QL4 term ENP end
    gate DCNT_1.QL1.QL4 term ENT end
    gate DCNT_1.QL2.QL1 term ENG end
    gate DCNT_1.QL2.QL2 term ENG end
    gate DCNT_1.QL2.QL3 term ENG end
    gate DCNT_1.QL2.QL4 term ENG end
    gate DCNT_1.QL3.QL1 term ENG end
    gate DCNT_1.QL3.QL2 term ENG end
    gate DCNT_1.QL3.QL3 term ENG end
    gate DCNT_1.QL3.QL4 term ENG end
    gate DCNT_1.QL4.QL3 term S0 end
    gate HDIP_0 term FFEN end
    gate IN_3 term FFEN end
    gate IN_4 term FFEN end
    gate IN_21 term FFEN end
    gate IN_22 term FFEN end
    gate IN_23 term FFEN end
    gate IN_24 term FFEN end
    gate IN_25 term FFEN end
    gate IN_26 term FFEN end
    gate IN_27 term FFEN end
    gate IN_28 term FFEN end
    gate IN_29 term FFEN end
    gate IN_30 term FFEN end
    gate IN_31 term FFEN end
    gate I_1 term NE5 end
    gate I_1 term NE4 end
    gate I_2 term NE4 end
    gate I_2 term NE5 end
    gate I_3 term NE4 end
    gate I_3 term NE5 end
    gate I_15 term NE5 end
    gate I_15 term NE4 end
    gate I_16 term NE4 end
    gate I_16 term NE5 end
    gate MUXFF0.MUXFF1.QL1 term A4 end
    gate MUXFF0.MUXFF1.QL1 term A2 end
    gate MUXFF0.MUXFF1.QL1 term E1 end
    gate MUXFF0.MUXFF1.QL1 term F2 end
    gate MUXFF0.MUXFF1.QL1 term D1 end
    gate MUXFF0.MUXFF1.QL1 term F6 end
    gate MUXFF0.MUXFF1.QL1 term F4 end
    gate MUXFF0.MUXFF1.QL1 term A6 end
    gate MUXFF0.MUXFF2.QL1 term D1 end
    gate MUXFF0.MUXFF2.QL1 term A6 end
    gate MUXFF0.MUXFF2.QL1 term F4 end
    gate MUXFF0.MUXFF2.QL1 term F6 end
    gate MUXFF0.MUXFF2.QL1 term F2 end
    gate MUXFF0.MUXFF2.QL1 term A4 end
    gate MUXFF0.MUXFF2.QL1 term A2 end
    gate MUXFF0.MUXFF2.QL1 term E1 end
    gate MUXFF0.MUXFF3.QL1 term F6 end
    gate MUXFF0.MUXFF3.QL1 term F4 end
    gate MUXFF0.MUXFF3.QL1 term F2 end
    gate MUXFF0.MUXFF3.QL1 term A2 end
    gate MUXFF0.MUXFF3.QL1 term A4 end
    gate MUXFF0.MUXFF3.QL1 term A6 end
    gate MUXFF0.MUXFF3.QL1 term D1 end
    gate MUXFF0.MUXFF3.QL1 term E1 end
    gate MUXFF0.MUXFF4.QL1 term A6 end
    gate MUXFF0.MUXFF4.QL1 term A4 end
    gate MUXFF0.MUXFF4.QL1 term F4 end
    gate MUXFF0.MUXFF4.QL1 term F6 end
    gate MUXFF0.MUXFF4.QL1 term E1 end
    gate MUXFF0.MUXFF4.QL1 term F2 end
    gate MUXFF0.MUXFF4.QL1 term D1 end
    gate MUXFF0.MUXFF4.QL1 term A2 end
    gate MUXFF0.MUXFF5.QL1 term A2 end
    gate MUXFF0.MUXFF5.QL1 term A4 end
    gate MUXFF0.MUXFF5.QL1 term F2 end
    gate MUXFF0.MUXFF5.QL1 term F4 end
    gate MUXFF0.MUXFF5.QL1 term F6 end
    gate MUXFF0.MUXFF5.QL1 term D1 end
    gate MUXFF0.MUXFF5.QL1 term E1 end
    gate MUXFF0.MUXFF5.QL1 term A6 end
    gate MUXFF0.MUXFF6.QL1 term A4 end
    gate MUXFF0.MUXFF6.QL1 term A6 end
    gate MUXFF0.MUXFF6.QL1 term F4 end
    gate MUXFF0.MUXFF6.QL1 term F6 end
    gate MUXFF0.MUXFF6.QL1 term E1 end
    gate MUXFF0.MUXFF6.QL1 term A2 end
    gate MUXFF0.MUXFF6.QL1 term D1 end
    gate MUXFF0.MUXFF6.QL1 term F2 end
    gate MUXFF0.MUXFF7.QL1 term A2 end
    gate MUXFF0.MUXFF7.QL1 term F4 end
    gate MUXFF0.MUXFF7.QL1 term F6 end
    gate MUXFF0.MUXFF7.QL1 term A6 end
    gate MUXFF0.MUXFF7.QL1 term A4 end
    gate MUXFF0.MUXFF7.QL1 term E1 end
    gate MUXFF0.MUXFF7.QL1 term F2 end
    gate MUXFF0.MUXFF7.QL1 term D1 end
    gate MUXFF0.MUXFF8.QL1 term A4 end
    gate MUXFF0.MUXFF8.QL1 term A2 end
    gate MUXFF0.MUXFF8.QL1 term F4 end
    gate MUXFF0.MUXFF8.QL1 term F6 end
    gate MUXFF0.MUXFF8.QL1 term E1 end
    gate MUXFF0.MUXFF8.QL1 term A6 end
    gate MUXFF0.MUXFF8.QL1 term D1 end
    gate MUXFF0.MUXFF8.QL1 term F2 end
    gate MUXFF0.MUXFF9.QL1 term A2 end
    gate MUXFF0.MUXFF9.QL1 term D1 end
    gate MUXFF0.MUXFF9.QL1 term E1 end
    gate MUXFF0.MUXFF9.QL1 term F2 end
    gate MUXFF0.MUXFF9.QL1 term F6 end
    gate MUXFF0.MUXFF9.QL1 term F4 end
    gate MUXFF0.MUXFF9.QL1 term A4 end
    gate MUXFF0.MUXFF9.QL1 term A6 end
    gate MUXFF0.MUXFF10.QL1 term D1 end
    gate MUXFF0.MUXFF10.QL1 term F4 end
    gate MUXFF0.MUXFF10.QL1 term F6 end
    gate MUXFF0.MUXFF10.QL1 term E1 end
    gate MUXFF0.MUXFF10.QL1 term A6 end
    gate MUXFF0.MUXFF10.QL1 term A4 end
    gate MUXFF0.MUXFF10.QL1 term F2 end
    gate MUXFF0.MUXFF10.QL1 term A2 end
    gate MUXFF1.MUXFF1.QL1 term A2 end
    gate MUXFF1.MUXFF1.QL1 term F6 end
    gate MUXFF1.MUXFF1.QL1 term F4 end
    gate MUXFF1.MUXFF1.QL1 term A4 end
    gate MUXFF1.MUXFF1.QL1 term A6 end
    gate MUXFF1.MUXFF1.QL1 term F2 end
    gate MUXFF1.MUXFF1.QL1 term D1 end
    gate MUXFF1.MUXFF1.QL1 term E1 end
    gate MUXFF1.MUXFF2.QL1 term A4 end
    gate MUXFF1.MUXFF2.QL1 term F4 end
    gate MUXFF1.MUXFF2.QL1 term F6 end
    gate MUXFF1.MUXFF2.QL1 term E1 end
    gate MUXFF1.MUXFF2.QL1 term F2 end
    gate MUXFF1.MUXFF2.QL1 term D1 end
    gate MUXFF1.MUXFF2.QL1 term A6 end
    gate MUXFF1.MUXFF2.QL1 term A2 end
    gate MUXFF1.MUXFF3.QL1 term A4 end
    gate MUXFF1.MUXFF3.QL1 term A2 end
    gate MUXFF1.MUXFF3.QL1 term F4 end
    gate MUXFF1.MUXFF3.QL1 term F6 end
    gate MUXFF1.MUXFF3.QL1 term F2 end
    gate MUXFF1.MUXFF3.QL1 term E1 end
    gate MUXFF1.MUXFF3.QL1 term A6 end
    gate MUXFF1.MUXFF3.QL1 term D1 end
    gate MUXFF1.MUXFF4.QL1 term A6 end
    gate MUXFF1.MUXFF4.QL1 term F4 end
    gate MUXFF1.MUXFF4.QL1 term F6 end
    gate MUXFF1.MUXFF4.QL1 term E1 end
    gate MUXFF1.MUXFF4.QL1 term A2 end
    gate MUXFF1.MUXFF4.QL1 term D1 end
    gate MUXFF1.MUXFF4.QL1 term A4 end
    gate MUXFF1.MUXFF4.QL1 term F2 end
    gate MUXFF2.MUXFF1.QL1 term F4 end
    gate MUXFF2.MUXFF1.QL1 term A2 end
    gate MUXFF2.MUXFF1.QL1 term A6 end
    gate MUXFF2.MUXFF1.QL1 term A4 end
    gate MUXFF2.MUXFF1.QL1 term F6 end
    gate MUXFF2.MUXFF1.QL1 term F2 end
    gate MUXFF2.MUXFF1.QL1 term D1 end
    gate MUXFF2.MUXFF1.QL1 term E1 end
    gate MUXFF2.MUXFF2.QL1 term A2 end
    gate MUXFF2.MUXFF2.QL1 term F4 end
    gate MUXFF2.MUXFF2.QL1 term F6 end
    gate MUXFF2.MUXFF2.QL1 term E1 end
    gate MUXFF2.MUXFF2.QL1 term A6 end
    gate MUXFF2.MUXFF2.QL1 term D1 end
    gate MUXFF2.MUXFF2.QL1 term F2 end
    gate MUXFF2.MUXFF2.QL1 term A4 end
    gate MUXFF2.MUXFF3.QL1 term A2 end
    gate MUXFF2.MUXFF3.QL1 term D1 end
    gate MUXFF2.MUXFF3.QL1 term E1 end
    gate MUXFF2.MUXFF3.QL1 term A6 end
    gate MUXFF2.MUXFF3.QL1 term F6 end
    gate MUXFF2.MUXFF3.QL1 term F4 end
    gate MUXFF2.MUXFF3.QL1 term A4 end
    gate MUXFF2.MUXFF3.QL1 term F2 end
    gate MUXFF2.MUXFF4.QL1 term A6 end
    gate MUXFF2.MUXFF4.QL1 term F2 end
    gate MUXFF2.MUXFF4.QL1 term F4 end
    gate MUXFF2.MUXFF4.QL1 term E1 end
    gate MUXFF2.MUXFF4.QL1 term A4 end
    gate MUXFF2.MUXFF4.QL1 term A2 end
    gate MUXFF2.MUXFF4.QL1 term D1 end
    gate MUXFF2.MUXFF4.QL1 term F6 end
    gate MUXFF2.MUXFF5.QL1 term F6 end
    gate MUXFF2.MUXFF5.QL1 term F2 end
    gate MUXFF2.MUXFF5.QL1 term F4 end
    gate MUXFF2.MUXFF5.QL1 term A2 end
    gate MUXFF2.MUXFF5.QL1 term A4 end
    gate MUXFF2.MUXFF5.QL1 term E1 end
    gate MUXFF2.MUXFF5.QL1 term A6 end
    gate MUXFF2.MUXFF5.QL1 term D1 end
    gate MUXFF2.MUXFF6.QL1 term A4 end
    gate MUXFF2.MUXFF6.QL1 term F2 end
    gate MUXFF2.MUXFF6.QL1 term F4 end
    gate MUXFF2.MUXFF6.QL1 term F6 end
    gate MUXFF2.MUXFF6.QL1 term E1 end
    gate MUXFF2.MUXFF6.QL1 term A6 end
    gate MUXFF2.MUXFF6.QL1 term D1 end
    gate MUXFF2.MUXFF6.QL1 term A2 end
    gate MUXFF2.MUXFF7.QL1 term A2 end
    gate MUXFF2.MUXFF7.QL1 term E1 end
    gate MUXFF2.MUXFF7.QL1 term F2 end
    gate MUXFF2.MUXFF7.QL1 term F4 end
    gate MUXFF2.MUXFF7.QL1 term F6 end
    gate MUXFF2.MUXFF7.QL1 term D1 end
    gate MUXFF2.MUXFF7.QL1 term A4 end
    gate MUXFF2.MUXFF7.QL1 term A6 end
    gate MUXFF3.MUXFF1.QL1 term A4 end
    gate MUXFF3.MUXFF1.QL1 term F2 end
    gate MUXFF3.MUXFF1.QL1 term F4 end
    gate MUXFF3.MUXFF1.QL1 term F6 end
    gate MUXFF3.MUXFF1.QL1 term A2 end
    gate MUXFF3.MUXFF1.QL1 term A6 end
    gate MUXFF3.MUXFF1.QL1 term D1 end
    gate MUXFF3.MUXFF1.QL1 term E1 end
    gate MUXFF3.MUXFF2.QL1 term F2 end
    gate MUXFF3.MUXFF2.QL1 term F4 end
    gate MUXFF3.MUXFF2.QL1 term F6 end
    gate MUXFF3.MUXFF2.QL1 term A2 end
    gate MUXFF3.MUXFF2.QL1 term D1 end
    gate MUXFF3.MUXFF2.QL1 term A4 end
    gate MUXFF3.MUXFF2.QL1 term A6 end
    gate MUXFF3.MUXFF2.QL1 term E1 end
    gate MUXFF3.MUXFF3.QL1 term A2 end
    gate MUXFF3.MUXFF3.QL1 term F2 end
    gate MUXFF3.MUXFF3.QL1 term F4 end
    gate MUXFF3.MUXFF3.QL1 term F6 end
    gate MUXFF3.MUXFF3.QL1 term A4 end
    gate MUXFF3.MUXFF3.QL1 term A6 end
    gate MUXFF3.MUXFF3.QL1 term D1 end
    gate MUXFF3.MUXFF3.QL1 term E1 end
    gate MUXFF4.MUXFF1.QL1 term A6 end
    gate MUXFF4.MUXFF1.QL1 term D1 end
    gate MUXFF4.MUXFF1.QL1 term E1 end
    gate MUXFF4.MUXFF1.QL1 term F6 end
    gate MUXFF4.MUXFF1.QL1 term F4 end
    gate MUXFF4.MUXFF1.QL1 term F2 end
    gate MUXFF4.MUXFF1.QL1 term A2 end
    gate MUXFF4.MUXFF1.QL1 term A4 end
    gate MUXFF4.MUXFF2.QL1 term A6 end
    gate MUXFF4.MUXFF2.QL1 term F4 end
    gate MUXFF4.MUXFF2.QL1 term F6 end
    gate MUXFF4.MUXFF2.QL1 term F2 end
    gate MUXFF4.MUXFF2.QL1 term A4 end
    gate MUXFF4.MUXFF2.QL1 term D1 end
    gate MUXFF4.MUXFF2.QL1 term E1 end
    gate MUXFF4.MUXFF2.QL1 term A2 end
    gate MUXFF4.MUXFF3.QL1 term F4 end
    gate MUXFF4.MUXFF3.QL1 term F6 end
    gate MUXFF4.MUXFF3.QL1 term A2 end
    gate MUXFF4.MUXFF3.QL1 term A4 end
    gate MUXFF4.MUXFF3.QL1 term F2 end
    gate MUXFF4.MUXFF3.QL1 term A6 end
    gate MUXFF4.MUXFF3.QL1 term D1 end
    gate MUXFF4.MUXFF3.QL1 term E1 end
    gate MUXFF4.MUXFF4.QL1 term A2 end
    gate MUXFF4.MUXFF4.QL1 term F4 end
    gate MUXFF4.MUXFF4.QL1 term F6 end
    gate MUXFF4.MUXFF4.QL1 term E1 end
    gate MUXFF4.MUXFF4.QL1 term A6 end
    gate MUXFF4.MUXFF4.QL1 term D1 end
    gate MUXFF4.MUXFF4.QL1 term F2 end
    gate MUXFF4.MUXFF4.QL1 term A4 end
    gate MUXFF4.MUXFF5.QL1 term A2 end
    gate MUXFF4.MUXFF5.QL1 term F2 end
    gate MUXFF4.MUXFF5.QL1 term F4 end
    gate MUXFF4.MUXFF5.QL1 term E1 end
    gate MUXFF4.MUXFF5.QL1 term F6 end
    gate MUXFF4.MUXFF5.QL1 term A4 end
    gate MUXFF4.MUXFF5.QL1 term A6 end
    gate MUXFF4.MUXFF5.QL1 term D1 end
    gate MUXFF4.MUXFF6.QL1 term F2 end
    gate MUXFF4.MUXFF6.QL1 term F4 end
    gate MUXFF4.MUXFF6.QL1 term F6 end
    gate MUXFF4.MUXFF6.QL1 term A4 end
    gate MUXFF4.MUXFF6.QL1 term A6 end
    gate MUXFF4.MUXFF6.QL1 term D1 end
    gate MUXFF4.MUXFF6.QL1 term E1 end
    gate MUXFF4.MUXFF6.QL1 term A2 end
    gate MUXFF4.MUXFF7.QL1 term F2 end
    gate MUXFF4.MUXFF7.QL1 term F6 end
    gate MUXFF4.MUXFF7.QL1 term A2 end
    gate MUXFF4.MUXFF7.QL1 term F4 end
    gate MUXFF4.MUXFF7.QL1 term A4 end
    gate MUXFF4.MUXFF7.QL1 term A6 end
    gate MUXFF4.MUXFF7.QL1 term D1 end
    gate MUXFF4.MUXFF7.QL1 term E1 end
    gate MUXFF4.MUXFF8.QL1 term F2 end
    gate MUXFF4.MUXFF8.QL1 term F4 end
    gate MUXFF4.MUXFF8.QL1 term F6 end
    gate MUXFF4.MUXFF8.QL1 term A4 end
    gate MUXFF4.MUXFF8.QL1 term A6 end
    gate MUXFF4.MUXFF8.QL1 term D1 end
    gate MUXFF4.MUXFF8.QL1 term E1 end
    gate MUXFF4.MUXFF8.QL1 term A2 end
    gate OUT8_0.QL2 term A end
    gate OUT8_0.QL3 term A end
    gate OUT8_0.QL7 term A end
  end
  net GND
    gate plx_dreq_dly1 term QS end
    gate dma_xfer_dly3 term QS end
    gate dmabp_rdy_dly1 term QS end
    gate plx_rdyout_dly term QR end
    gate plx_dma_eot term QS end
    gate hold_ack term QS end
    gate dma_xfer_dly2 term QS end
    gate w_reg_timeout term QS end
    gate w_reg_setup term QS end
    gate w_reg_intstat term QS end
    gate w_reg_intmask term QS end
    gate w_reg_idprom term QS end
    gate unrec_address term QS end
    gate dma_xfer_reg term QS end
    gate plx_dreq term QS end
    gate dma_xfer_dly1 term QS end
    gate dmabp_rdy_dly3 term QS end
    gate dmabp_rdy_dly2 term QS end
    gate dma_error_reg term QS end
    gate plx_dreq_dly2 term QS end
    gate hold_slave_dly_n term QS end
    gate pio_select_dly1 term QS end
    gate tci_pio_sel_reg term QS end
    gate plx_int term QS end
    gate tci_addr_reg term QS end
    gate xfer_timeout term QS end
    gate tci_rdy_dly term QS end
    gate tci_get_data_reg term QS end
    gate timeout_cnt_reg[3] term QS end
    gate timeout_cnt_reg[2] term QS end
    gate timeout_cnt_reg[1] term QS end
    gate timeout_cnt_reg[0] term QS end
    gate tci_xfer_wait[1] term QS end
    gate tci_xfer_wait[0] term QS end
    gate lbb_intmask_reg[6] term QS end
    gate lbb_intmask_reg[5] term QS end
    gate lbb_intmask_reg[4] term QS end
    gate lbb_intmask_reg[3] term QS end
    gate lbb_intmask_reg[2] term QS end
    gate lbb_intmask_reg[1] term QS end
    gate lbb_intmask_reg[0] term QS end
    gate timeout_cnt_reg[11] term QS end
    gate timeout_cnt_reg[10] term QS end
    gate timeout_cnt_reg[9] term QS end
    gate timeout_cnt_reg[8] term QR end
    gate timeout_cnt_reg[7] term QR end
    gate timeout_cnt_reg[6] term QR end
    gate timeout_cnt_reg[5] term QR end
    gate timeout_cnt_reg[4] term QR end
    gate lbb_intstat_reg[0] term QS end
    gate tci_blk_sel_reg[4] term QS end
    gate tci_blk_sel_reg[3] term QS end
    gate tci_blk_sel_reg[2] term QS end
    gate tci_blk_sel_reg[1] term QS end
    gate tci_blk_sel_reg[0] term QS end
    gate lbb_idprom_reg[2] term QS end
    gate lbb_idprom_reg[1] term QS end
    gate lbb_idprom_reg[0] term QS end
    gate dma_blk_sel[4] term QS end
    gate dma_blk_sel[3] term QS end
    gate dma_blk_sel[2] term QS end
    gate dma_blk_sel[1] term QR end
    gate dma_blk_sel[0] term QS end
    gate lbb_intmask_reg[7] term QR end
    gate plx_ad_out_reg[4] term QS end
    gate plx_ad_out_reg[3] term QS end
    gate plx_ad_out_reg[2] term QS end
    gate plx_ad_out_reg[1] term QS end
    gate plx_ad_out_reg[0] term QS end
    gate dma_req_cnt[2] term QS end
    gate dma_req_cnt[1] term QS end
    gate dma_req_cnt[0] term QS end
    gate lbb_intstat_reg[7] term QS end
    gate lbb_intstat_reg[6] term QS end
    gate lbb_intstat_reg[5] term QS end
    gate lbb_intstat_reg[4] term QS end
    gate lbb_intstat_reg[3] term QS end
    gate lbb_intstat_reg[2] term QS end
    gate lbb_intstat_reg[1] term QS end
    gate plx_ad_out_reg[19] term QS end
    gate plx_ad_out_reg[18] term QS end
    gate plx_ad_out_reg[17] term QS end
    gate plx_ad_out_reg[16] term QS end
    gate plx_ad_out_reg[15] term QS end
    gate plx_ad_out_reg[14] term QS end
    gate plx_ad_out_reg[13] term QS end
    gate plx_ad_out_reg[12] term QS end
    gate plx_ad_out_reg[11] term QS end
    gate plx_ad_out_reg[10] term QS end
    gate plx_ad_out_reg[9] term QS end
    gate plx_ad_out_reg[8] term QS end
    gate plx_ad_out_reg[7] term QS end
    gate plx_ad_out_reg[6] term QS end
    gate plx_ad_out_reg[5] term QS end
    gate plx_ad_out_reg[31] term QS end
    gate plx_ad_out_reg[30] term QS end
    gate plx_ad_out_reg[29] term QS end
    gate plx_ad_out_reg[28] term QS end
    gate plx_ad_out_reg[27] term QS end
    gate plx_ad_out_reg[26] term QS end
    gate plx_ad_out_reg[25] term QS end
    gate plx_ad_out_reg[24] term QS end
    gate plx_ad_out_reg[23] term QS end
    gate plx_ad_out_reg[22] term QS end
    gate plx_ad_out_reg[21] term QS end
    gate plx_ad_out_reg[20] term QS end
    gate AND_0 term A1 end
    gate AND_0 term QS end
    gate AND_0 term OP end
    gate AND_0 term NS end
    gate AND_0 term MS end
    gate AND_0 term E2 end
    gate AND_0 term D1 end
    gate AND_0 term C2 end
    gate AND_0 term B2 end
    gate AND_0 term B1 end
    gate AND_0 term A6 end
    gate AND_0 term A5 end
    gate AND_0 term A4 end
    gate AND_0 term A3 end
    gate AND_0 term A2 end
    gate AND_0 term C1 end
    gate BDP3_0.QL0 term FFCLR end
    gate BDP3_0.QL1 term FFCLR end
    gate BDP3_0.QL2 term FFCLR end
    gate BDP3_1.QL0 term FFCLR end
    gate BDP3_1.QL1 term FFCLR end
    gate BDP3_1.QL2 term FFCLR end
    gate BDP3_2.QL0 term FFCLR end
    gate BDP3_2.QL1 term FFCLR end
    gate BDP3_2.QL2 term FFCLR end
    gate BDP3_3.QL0 term FFCLR end
    gate BDP3_3.QL1 term FFCLR end
    gate BDP3_3.QL2 term FFCLR end
    gate BDP3_4.QL0 term FFEN end
    gate BDP3_4.QL1 term FFEN end
    gate BDP3_4.QL2 term FFEN end
    gate BDP3_5.QL0 term FFEN end
    gate BDP3_5.QL1 term FFEN end
    gate BDP3_5.QL2 term FFEN end
    gate BDP3_6.QL0 term FFEN end
    gate BDP3_6.QL1 term FFEN end
    gate BDP3_6.QL2 term FFEN end
    gate BDP3_7.QL0 term FFEN end
    gate BDP3_7.QL1 term FFEN end
    gate BDP3_7.QL2 term FFEN end
    gate BDP4_0.QL0 term FFCLR end
    gate BDP4_0.QL1 term FFCLR end
    gate BDP4_0.QL2 term FFCLR end
    gate BDP4_0.QL3 term FFCLR end
    gate BDP4_1.QL0 term FFCLR end
    gate BDP4_1.QL1 term FFCLR end
    gate BDP4_1.QL2 term FFCLR end
    gate BDP4_1.QL3 term FFCLR end
    gate BDP4_2.QL0 term FFCLR end
    gate BDP4_2.QL1 term FFCLR end
    gate BDP4_2.QL2 term FFCLR end
    gate BDP4_2.QL3 term FFCLR end
    gate BDP4_3.QL0 term FFCLR end
    gate BDP4_3.QL1 term FFCLR end
    gate BDP4_3.QL2 term FFCLR end
    gate BDP4_3.QL3 term FFCLR end
    gate BDP4_4.QL0 term FFCLR end
    gate BDP4_4.QL1 term FFCLR end
    gate BDP4_4.QL2 term FFCLR end
    gate BDP4_4.QL3 term FFCLR end
    gate BDP4_5.QL0 term FFEN end
    gate BDP4_5.QL1 term FFEN end
    gate BDP4_5.QL2 term FFEN end
    gate BDP4_5.QL3 term FFEN end
    gate BDP4_6.QL0 term FFEN end
    gate BDP4_6.QL1 term FFEN end
    gate BDP4_6.QL2 term FFEN end
    gate BDP4_6.QL3 term FFEN end
    gate BDP4_7.QL0 term FFEN end
    gate BDP4_7.QL1 term FFEN end
    gate BDP4_7.QL2 term FFEN end
    gate BDP4_7.QL3 term FFEN end
    gate BDP4_8.QL0 term FFEN end
    gate BDP4_8.QL1 term FFEN end
    gate BDP4_8.QL2 term FFEN end
    gate BDP4_8.QL3 term FFEN end
    gate BDP4_9.QL0 term FFEN end
    gate BDP4_9.QL1 term FFEN end
    gate BDP4_9.QL2 term FFEN end
    gate BDP4_9.QL3 term FFEN end
    gate CELL1 term NS end
    gate CELL1 term MS end
    gate CELL1 term E2 end
    gate CELL1 term C1 end
    gate CELL1 term B1 end
    gate CELL1 term QS end
    gate CELL1 term OS end
    gate CELL2 term QS end
    gate CELL2 term NS end
    gate CELL2 term MS end
    gate CELL2 term E1 end
    gate CELL2 term B2 end
    gate CELL2 term C2 end
    gate CELL2 term D2 end
    gate CELL2 term OS end
    gate CELL3 term C2 end
    gate CELL3 term B2 end
    gate CELL3 term F4 end
    gate CELL3 term QS end
    gate CELL3 term E2 end
    gate CELL3 term D2 end
    gate CELL3 term NS end
    gate CELL3 term MS end
    gate CELL3 term F6 end
    gate CELL3 term OS end
    gate CELL7 term QS end
    gate CELL7 term B1 end
    gate CELL7 term QR end
    gate CELL7 term QC end
    gate CELL7 term OS end
    gate CELL7 term MS end
    gate CELL7 term NS end
    gate CELL8 term NS end
    gate CELL8 term MS end
    gate CELL8 term A4 end
    gate CELL8 term QR end
    gate CELL8 term QS end
    gate CELL8 term B1 end
    gate CELL8 term OS end
    gate CELL8 term QC end
    gate CELL9 term D1 end
    gate CELL9 term B1 end
    gate CELL9 term QS end
    gate CELL9 term QR end
    gate CELL9 term A6 end
    gate CELL9 term E1 end
    gate CELL9 term A2 end
    gate CELL9 term A3 end
    gate CELL9 term A4 end
    gate CELL9 term QC end
    gate CELL9 term OS end
    gate CELL9 term MS end
    gate CELL9 term OP end
    gate CELL9 term NS end
    gate CELL9 term A1 end
    gate CELL9 term F4 end
    gate CELL9 term A5 end
    gate CELL12 term D2 end
    gate CELL12 term A6 end
    gate CELL12 term C2 end
    gate CELL12 term B2 end
    gate CELL12 term QS end
    gate CELL12 term NS end
    gate CELL12 term MS end
    gate CELL12 term F6 end
    gate CELL12 term E2 end
    gate CELL12 term OS end
    gate CELL13 term F6 end
    gate CELL13 term OS end
    gate CELL13 term QR end
    gate CELL13 term A6 end
    gate CELL13 term D2 end
    gate CELL13 term NS end
    gate CELL13 term E2 end
    gate CELL13 term F4 end
    gate CELL13 term QC end
    gate CELL13 term QS end
    gate CELL13 term C2 end
    gate CELL13 term B1 end
    gate CELL13 term MS end
    gate CELL14 term OP end
    gate CELL14 term NS end
    gate CELL14 term QR end
    gate CELL14 term C2 end
    gate CELL14 term D2 end
    gate CELL14 term B2 end
    gate CELL14 term A4 end
    gate CELL14 term A2 end
    gate CELL14 term F2 end
    gate CELL14 term E2 end
    gate CELL14 term A6 end
    gate CELL14 term F6 end
    gate CELL14 term F4 end
    gate CELL14 term MS end
    gate CELL15 term D2 end
    gate CELL15 term QC end
    gate CELL15 term OS end
    gate CELL15 term QS end
    gate CELL15 term NS end
    gate CELL15 term C2 end
    gate CELL15 term A1 end
    gate CELL15 term A3 end
    gate CELL15 term A5 end
    gate CELL15 term E2 end
    gate CELL15 term F4 end
    gate CELL15 term QR end
    gate CELL15 term F6 end
    gate CELL15 term MS end
    gate CELL16 term OS end
    gate CELL16 term F2 end
    gate CELL16 term A6 end
    gate CELL16 term C2 end
    gate CELL16 term F4 end
    gate CELL16 term D2 end
    gate CELL16 term MS end
    gate CELL16 term QS end
    gate CELL16 term QR end
    gate CELL16 term QC end
    gate CELL16 term A4 end
    gate CELL16 term F6 end
    gate CELL16 term NS end
    gate CELL16 term A2 end
    gate CELL16 term E2 end
    gate CELL17 term F6 end
    gate CELL17 term F4 end
    gate CELL17 term C2 end
    gate CELL17 term D2 end
    gate CELL17 term E2 end
    gate CELL17 term QR end
    gate CELL17 term MS end
    gate CELL17 term QC end
    gate CELL17 term QS end
    gate CELL17 term NS end
    gate CELL17 term OS end
    gate CELL17 term A4 end
    gate CELL17 term A6 end
    gate CELL18 term QC end
    gate CELL18 term QS end
    gate CELL18 term A4 end
    gate CELL18 term A6 end
    gate CELL18 term E2 end
    gate CELL18 term QR end
    gate CELL18 term F6 end
    gate CELL18 term MS end
    gate CELL18 term NS end
    gate CELL18 term D2 end
    gate CELL18 term C2 end
    gate CELL18 term B1 end
    gate CELL18 term F4 end
    gate CELL18 term OS end
    gate CELL19 term MS end
    gate CELL19 term OS end
    gate CELL19 term E2 end
    gate CELL19 term D2 end
    gate CELL19 term F4 end
    gate CELL19 term QR end
    gate CELL19 term F2 end
    gate CELL19 term QC end
    gate CELL19 term A4 end
    gate CELL19 term NS end
    gate CELL19 term A6 end
    gate CELL19 term C1 end
    gate CELL19 term B1 end
    gate CELL19 term F6 end
    gate CELL19 term QS end
    gate CELL20 term F6 end
    gate CELL20 term D2 end
    gate CELL20 term B1 end
    gate CELL20 term A2 end
    gate CELL20 term A6 end
    gate CELL20 term OS end
    gate CELL20 term A4 end
    gate CELL20 term QC end
    gate CELL20 term NS end
    gate CELL20 term C2 end
    gate CELL20 term E2 end
    gate CELL20 term F2 end
    gate CELL20 term QS end
    gate CELL20 term MS end
    gate CELL20 term QR end
    gate CELL20 term F4 end
    gate CELL21 term OS end
    gate CELL21 term MS end
    gate CELL21 term QC end
    gate CELL21 term NS end
    gate CELL21 term A2 end
    gate CELL21 term D2 end
    gate CELL21 term QR end
    gate CELL21 term F6 end
    gate CELL21 term F2 end
    gate CELL21 term E2 end
    gate CELL21 term F4 end
    gate CELL21 term QS end
    gate CELL21 term A4 end
    gate CELL21 term C2 end
    gate CELL21 term B1 end
    gate CELL21 term A6 end
    gate CELL22 term F4 end
    gate CELL22 term MS end
    gate CELL22 term QC end
    gate CELL22 term OS end
    gate CELL22 term F2 end
    gate CELL22 term A4 end
    gate CELL22 term F6 end
    gate CELL22 term A2 end
    gate CELL22 term QR end
    gate CELL22 term QS end
    gate CELL22 term D2 end
    gate CELL22 term NS end
    gate CELL22 term E2 end
    gate CELL22 term B2 end
    gate CELL22 term C2 end
    gate CELL22 term A6 end
    gate CELL30 term MS end
    gate CELL30 term F6 end
    gate CELL30 term QS end
    gate CELL30 term OS end
    gate CELL30 term NS end
    gate DCNT_1.QL1.QL1 term Q2 end
    gate DCNT_1.QL1.QL1 term Q1 end
    gate DCNT_1.QL1.QL1 term Q0 end
    gate DCNT_1.QL1.QL2 term Q1 end
    gate DCNT_1.QL1.QL2 term Q2 end
    gate DCNT_1.QL1.QL3 term Q2 end
    gate DCNT_1.QL2.QL1 term Q2 end
    gate DCNT_1.QL2.QL1 term Q1 end
    gate DCNT_1.QL2.QL1 term Q0 end
    gate DCNT_1.QL2.QL2 term Q1 end
    gate DCNT_1.QL2.QL2 term Q2 end
    gate DCNT_1.QL2.QL3 term Q2 end
    gate DCNT_1.QL3.QL1 term Q2 end
    gate DCNT_1.QL3.QL1 term Q1 end
    gate DCNT_1.QL3.QL1 term Q0 end
    gate DCNT_1.QL3.QL2 term Q1 end
    gate DCNT_1.QL3.QL2 term Q2 end
    gate DCNT_1.QL3.QL3 term Q2 end
    gate GB_0 term FFCLK end
    gate GB_0 term FFCLR end
    gate GB_0 term FFEN end
    gate HDIP_0 term FFCLR end
    gate IN_3 term FFCLR end
    gate IN_4 term FFCLR end
    gate IN_21 term FFCLR end
    gate IN_22 term FFCLR end
    gate IN_23 term FFCLR end
    gate IN_24 term FFCLR end
    gate IN_25 term FFCLR end
    gate IN_26 term FFCLR end
    gate IN_27 term FFCLR end
    gate IN_28 term FFCLR end
    gate IN_29 term FFCLR end
    gate IN_30 term FFCLR end
    gate IN_31 term FFCLR end
    gate I_1 term E2 end
    gate I_1 term E1 end
    gate I_1 term E3 end
    gate I_2 term E2 end
    gate I_2 term E3 end
    gate I_3 term E3 end
    gate I_15 term E1 end
    gate I_15 term E3 end
    gate I_15 term E2 end
    gate I_16 term E2 end
    gate I_16 term E3 end
    gate MUXFF0.MUXFF1.QL1 term E2 end
    gate MUXFF0.MUXFF1.QL1 term D2 end
    gate MUXFF0.MUXFF1.QL1 term A1 end
    gate MUXFF0.MUXFF1.QL1 term A3 end
    gate MUXFF0.MUXFF1.QL1 term A5 end
    gate MUXFF0.MUXFF1.QL1 term B2 end
    gate MUXFF0.MUXFF1.QL1 term C2 end
    gate MUXFF0.MUXFF1.QL1 term NS end
    gate MUXFF0.MUXFF1.QL1 term OP end
    gate MUXFF0.MUXFF1.QL1 term F1 end
    gate MUXFF0.MUXFF1.QL1 term F3 end
    gate MUXFF0.MUXFF1.QL1 term F5 end
    gate MUXFF0.MUXFF1.QL1 term MP end
    gate MUXFF0.MUXFF1.QL1 term NP end
    gate MUXFF0.MUXFF1.QL1 term QS end
    gate MUXFF0.MUXFF1.QL1 term OS end
    gate MUXFF0.MUXFF2.QL1 term F5 end
    gate MUXFF0.MUXFF2.QL1 term F3 end
    gate MUXFF0.MUXFF2.QL1 term A1 end
    gate MUXFF0.MUXFF2.QL1 term A3 end
    gate MUXFF0.MUXFF2.QL1 term A5 end
    gate MUXFF0.MUXFF2.QL1 term F1 end
    gate MUXFF0.MUXFF2.QL1 term E2 end
    gate MUXFF0.MUXFF2.QL1 term D2 end
    gate MUXFF0.MUXFF2.QL1 term QS end
    gate MUXFF0.MUXFF2.QL1 term NS end
    gate MUXFF0.MUXFF2.QL1 term MP end
    gate MUXFF0.MUXFF2.QL1 term NP end
    gate MUXFF0.MUXFF2.QL1 term C2 end
    gate MUXFF0.MUXFF2.QL1 term OP end
    gate MUXFF0.MUXFF2.QL1 term OS end
    gate MUXFF0.MUXFF2.QL1 term B2 end
    gate MUXFF0.MUXFF3.QL1 term F1 end
    gate MUXFF0.MUXFF3.QL1 term A1 end
    gate MUXFF0.MUXFF3.QL1 term E2 end
    gate MUXFF0.MUXFF3.QL1 term B2 end
    gate MUXFF0.MUXFF3.QL1 term A3 end
    gate MUXFF0.MUXFF3.QL1 term A5 end
    gate MUXFF0.MUXFF3.QL1 term D2 end
    gate MUXFF0.MUXFF3.QL1 term OP end
    gate MUXFF0.MUXFF3.QL1 term OS end
    gate MUXFF0.MUXFF3.QL1 term F3 end
    gate MUXFF0.MUXFF3.QL1 term F5 end
    gate MUXFF0.MUXFF3.QL1 term MP end
    gate MUXFF0.MUXFF3.QL1 term NP end
    gate MUXFF0.MUXFF3.QL1 term NS end
    gate MUXFF0.MUXFF3.QL1 term C2 end
    gate MUXFF0.MUXFF3.QL1 term QS end
    gate MUXFF0.MUXFF4.QL1 term F3 end
    gate MUXFF0.MUXFF4.QL1 term F1 end
    gate MUXFF0.MUXFF4.QL1 term A3 end
    gate MUXFF0.MUXFF4.QL1 term A5 end
    gate MUXFF0.MUXFF4.QL1 term A1 end
    gate MUXFF0.MUXFF4.QL1 term E2 end
    gate MUXFF0.MUXFF4.QL1 term D2 end
    gate MUXFF0.MUXFF4.QL1 term OS end
    gate MUXFF0.MUXFF4.QL1 term QS end
    gate MUXFF0.MUXFF4.QL1 term F5 end
    gate MUXFF0.MUXFF4.QL1 term MP end
    gate MUXFF0.MUXFF4.QL1 term NP end
    gate MUXFF0.MUXFF4.QL1 term NS end
    gate MUXFF0.MUXFF4.QL1 term OP end
    gate MUXFF0.MUXFF4.QL1 term C2 end
    gate MUXFF0.MUXFF4.QL1 term B2 end
    gate MUXFF0.MUXFF5.QL1 term D2 end
    gate MUXFF0.MUXFF5.QL1 term C2 end
    gate MUXFF0.MUXFF5.QL1 term A5 end
    gate MUXFF0.MUXFF5.QL1 term A1 end
    gate MUXFF0.MUXFF5.QL1 term A3 end
    gate MUXFF0.MUXFF5.QL1 term B2 end
    gate MUXFF0.MUXFF5.QL1 term NP end
    gate MUXFF0.MUXFF5.QL1 term NS end
    gate MUXFF0.MUXFF5.QL1 term E2 end
    gate MUXFF0.MUXFF5.QL1 term F1 end
    gate MUXFF0.MUXFF5.QL1 term F3 end
    gate MUXFF0.MUXFF5.QL1 term F5 end
    gate MUXFF0.MUXFF5.QL1 term MP end
    gate MUXFF0.MUXFF5.QL1 term OS end
    gate MUXFF0.MUXFF5.QL1 term QS end
    gate MUXFF0.MUXFF5.QL1 term OP end
    gate MUXFF0.MUXFF6.QL1 term F5 end
    gate MUXFF0.MUXFF6.QL1 term MP end
    gate MUXFF0.MUXFF6.QL1 term A1 end
    gate MUXFF0.MUXFF6.QL1 term A3 end
    gate MUXFF0.MUXFF6.QL1 term F3 end
    gate MUXFF0.MUXFF6.QL1 term E2 end
    gate MUXFF0.MUXFF6.QL1 term F1 end
    gate MUXFF0.MUXFF6.QL1 term D2 end
    gate MUXFF0.MUXFF6.QL1 term NS end
    gate MUXFF0.MUXFF6.QL1 term OP end
    gate MUXFF0.MUXFF6.QL1 term NP end
    gate MUXFF0.MUXFF6.QL1 term QS end
    gate MUXFF0.MUXFF6.QL1 term C2 end
    gate MUXFF0.MUXFF6.QL1 term OS end
    gate MUXFF0.MUXFF6.QL1 term B2 end
    gate MUXFF0.MUXFF6.QL1 term A5 end
    gate MUXFF0.MUXFF7.QL1 term F3 end
    gate MUXFF0.MUXFF7.QL1 term F1 end
    gate MUXFF0.MUXFF7.QL1 term A1 end
    gate MUXFF0.MUXFF7.QL1 term A3 end
    gate MUXFF0.MUXFF7.QL1 term A5 end
    gate MUXFF0.MUXFF7.QL1 term B2 end
    gate MUXFF0.MUXFF7.QL1 term E2 end
    gate MUXFF0.MUXFF7.QL1 term OS end
    gate MUXFF0.MUXFF7.QL1 term QS end
    gate MUXFF0.MUXFF7.QL1 term F5 end
    gate MUXFF0.MUXFF7.QL1 term MP end
    gate MUXFF0.MUXFF7.QL1 term NP end
    gate MUXFF0.MUXFF7.QL1 term NS end
    gate MUXFF0.MUXFF7.QL1 term OP end
    gate MUXFF0.MUXFF7.QL1 term D2 end
    gate MUXFF0.MUXFF7.QL1 term C2 end
    gate MUXFF0.MUXFF8.QL1 term F5 end
    gate MUXFF0.MUXFF8.QL1 term F3 end
    gate MUXFF0.MUXFF8.QL1 term A5 end
    gate MUXFF0.MUXFF8.QL1 term A1 end
    gate MUXFF0.MUXFF8.QL1 term A3 end
    gate MUXFF0.MUXFF8.QL1 term F1 end
    gate MUXFF0.MUXFF8.QL1 term E2 end
    gate MUXFF0.MUXFF8.QL1 term QS end
    gate MUXFF0.MUXFF8.QL1 term NS end
    gate MUXFF0.MUXFF8.QL1 term MP end
    gate MUXFF0.MUXFF8.QL1 term NP end
    gate MUXFF0.MUXFF8.QL1 term D2 end
    gate MUXFF0.MUXFF8.QL1 term OP end
    gate MUXFF0.MUXFF8.QL1 term OS end
    gate MUXFF0.MUXFF8.QL1 term B2 end
    gate MUXFF0.MUXFF8.QL1 term C2 end
    gate MUXFF0.MUXFF9.QL1 term D2 end
    gate MUXFF0.MUXFF9.QL1 term C2 end
    gate MUXFF0.MUXFF9.QL1 term A1 end
    gate MUXFF0.MUXFF9.QL1 term A3 end
    gate MUXFF0.MUXFF9.QL1 term A5 end
    gate MUXFF0.MUXFF9.QL1 term B2 end
    gate MUXFF0.MUXFF9.QL1 term NP end
    gate MUXFF0.MUXFF9.QL1 term NS end
    gate MUXFF0.MUXFF9.QL1 term E2 end
    gate MUXFF0.MUXFF9.QL1 term F1 end
    gate MUXFF0.MUXFF9.QL1 term F3 end
    gate MUXFF0.MUXFF9.QL1 term F5 end
    gate MUXFF0.MUXFF9.QL1 term MP end
    gate MUXFF0.MUXFF9.QL1 term OS end
    gate MUXFF0.MUXFF9.QL1 term QS end
    gate MUXFF0.MUXFF9.QL1 term OP end
    gate MUXFF0.MUXFF10.QL1 term F1 end
    gate MUXFF0.MUXFF10.QL1 term F3 end
    gate MUXFF0.MUXFF10.QL1 term A1 end
    gate MUXFF0.MUXFF10.QL1 term A3 end
    gate MUXFF0.MUXFF10.QL1 term E2 end
    gate MUXFF0.MUXFF10.QL1 term D2 end
    gate MUXFF0.MUXFF10.QL1 term C2 end
    gate MUXFF0.MUXFF10.QL1 term OS end
    gate MUXFF0.MUXFF10.QL1 term QS end
    gate MUXFF0.MUXFF10.QL1 term F5 end
    gate MUXFF0.MUXFF10.QL1 term MP end
    gate MUXFF0.MUXFF10.QL1 term NP end
    gate MUXFF0.MUXFF10.QL1 term NS end
    gate MUXFF0.MUXFF10.QL1 term OP end
    gate MUXFF0.MUXFF10.QL1 term B2 end
    gate MUXFF0.MUXFF10.QL1 term A5 end
    gate MUXFF1.MUXFF1.QL1 term E2 end
    gate MUXFF1.MUXFF1.QL1 term D2 end
    gate MUXFF1.MUXFF1.QL1 term A5 end
    gate MUXFF1.MUXFF1.QL1 term A1 end
    gate MUXFF1.MUXFF1.QL1 term A3 end
    gate MUXFF1.MUXFF1.QL1 term C2 end
    gate MUXFF1.MUXFF1.QL1 term NS end
    gate MUXFF1.MUXFF1.QL1 term OP end
    gate MUXFF1.MUXFF1.QL1 term F1 end
    gate MUXFF1.MUXFF1.QL1 term F3 end
    gate MUXFF1.MUXFF1.QL1 term F5 end
    gate MUXFF1.MUXFF1.QL1 term MP end
    gate MUXFF1.MUXFF1.QL1 term NP end
    gate MUXFF1.MUXFF1.QL1 term QS end
    gate MUXFF1.MUXFF1.QL1 term OS end
    gate MUXFF1.MUXFF1.QL1 term B2 end
    gate MUXFF1.MUXFF2.QL1 term F1 end
    gate MUXFF1.MUXFF2.QL1 term A1 end
    gate MUXFF1.MUXFF2.QL1 term A3 end
    gate MUXFF1.MUXFF2.QL1 term E2 end
    gate MUXFF1.MUXFF2.QL1 term D2 end
    gate MUXFF1.MUXFF2.QL1 term C2 end
    gate MUXFF1.MUXFF2.QL1 term OP end
    gate MUXFF1.MUXFF2.QL1 term OS end
    gate MUXFF1.MUXFF2.QL1 term F3 end
    gate MUXFF1.MUXFF2.QL1 term F5 end
    gate MUXFF1.MUXFF2.QL1 term MP end
    gate MUXFF1.MUXFF2.QL1 term NP end
    gate MUXFF1.MUXFF2.QL1 term NS end
    gate MUXFF1.MUXFF2.QL1 term B2 end
    gate MUXFF1.MUXFF2.QL1 term QS end
    gate MUXFF1.MUXFF2.QL1 term A5 end
    gate MUXFF1.MUXFF3.QL1 term C2 end
    gate MUXFF1.MUXFF3.QL1 term B2 end
    gate MUXFF1.MUXFF3.QL1 term A3 end
    gate MUXFF1.MUXFF3.QL1 term A1 end
    gate MUXFF1.MUXFF3.QL1 term A5 end
    gate MUXFF1.MUXFF3.QL1 term MP end
    gate MUXFF1.MUXFF3.QL1 term NP end
    gate MUXFF1.MUXFF3.QL1 term D2 end
    gate MUXFF1.MUXFF3.QL1 term E2 end
    gate MUXFF1.MUXFF3.QL1 term F1 end
    gate MUXFF1.MUXFF3.QL1 term F3 end
    gate MUXFF1.MUXFF3.QL1 term F5 end
    gate MUXFF1.MUXFF3.QL1 term OP end
    gate MUXFF1.MUXFF3.QL1 term OS end
    gate MUXFF1.MUXFF3.QL1 term NS end
    gate MUXFF1.MUXFF3.QL1 term QS end
    gate MUXFF1.MUXFF4.QL1 term F3 end
    gate MUXFF1.MUXFF4.QL1 term F5 end
    gate MUXFF1.MUXFF4.QL1 term A1 end
    gate MUXFF1.MUXFF4.QL1 term F1 end
    gate MUXFF1.MUXFF4.QL1 term D2 end
    gate MUXFF1.MUXFF4.QL1 term E2 end
    gate MUXFF1.MUXFF4.QL1 term C2 end
    gate MUXFF1.MUXFF4.QL1 term QS end
    gate MUXFF1.MUXFF4.QL1 term NS end
    gate MUXFF1.MUXFF4.QL1 term MP end
    gate MUXFF1.MUXFF4.QL1 term NP end
    gate MUXFF1.MUXFF4.QL1 term B2 end
    gate MUXFF1.MUXFF4.QL1 term OP end
    gate MUXFF1.MUXFF4.QL1 term OS end
    gate MUXFF1.MUXFF4.QL1 term A3 end
    gate MUXFF1.MUXFF4.QL1 term A5 end
    gate MUXFF2.MUXFF1.QL1 term F1 end
    gate MUXFF2.MUXFF1.QL1 term E2 end
    gate MUXFF2.MUXFF1.QL1 term A1 end
    gate MUXFF2.MUXFF1.QL1 term A3 end
    gate MUXFF2.MUXFF1.QL1 term A5 end
    gate MUXFF2.MUXFF1.QL1 term D2 end
    gate MUXFF2.MUXFF1.QL1 term OP end
    gate MUXFF2.MUXFF1.QL1 term OS end
    gate MUXFF2.MUXFF1.QL1 term F3 end
    gate MUXFF2.MUXFF1.QL1 term F5 end
    gate MUXFF2.MUXFF1.QL1 term MP end
    gate MUXFF2.MUXFF1.QL1 term NP end
    gate MUXFF2.MUXFF1.QL1 term NS end
    gate MUXFF2.MUXFF1.QL1 term C2 end
    gate MUXFF2.MUXFF1.QL1 term QS end
    gate MUXFF2.MUXFF1.QL1 term B2 end
    gate MUXFF2.MUXFF2.QL1 term F3 end
    gate MUXFF2.MUXFF2.QL1 term F1 end
    gate MUXFF2.MUXFF2.QL1 term A3 end
    gate MUXFF2.MUXFF2.QL1 term A1 end
    gate MUXFF2.MUXFF2.QL1 term E2 end
    gate MUXFF2.MUXFF2.QL1 term D2 end
    gate MUXFF2.MUXFF2.QL1 term OS end
    gate MUXFF2.MUXFF2.QL1 term QS end
    gate MUXFF2.MUXFF2.QL1 term F5 end
    gate MUXFF2.MUXFF2.QL1 term MP end
    gate MUXFF2.MUXFF2.QL1 term NP end
    gate MUXFF2.MUXFF2.QL1 term NS end
    gate MUXFF2.MUXFF2.QL1 term OP end
    gate MUXFF2.MUXFF2.QL1 term C2 end
    gate MUXFF2.MUXFF2.QL1 term A5 end
    gate MUXFF2.MUXFF2.QL1 term B2 end
    gate MUXFF2.MUXFF3.QL1 term B2 end
    gate MUXFF2.MUXFF3.QL1 term C2 end
    gate MUXFF2.MUXFF3.QL1 term A1 end
    gate MUXFF2.MUXFF3.QL1 term A3 end
    gate MUXFF2.MUXFF3.QL1 term A5 end
    gate MUXFF2.MUXFF3.QL1 term MP end
    gate MUXFF2.MUXFF3.QL1 term NP end
    gate MUXFF2.MUXFF3.QL1 term D2 end
    gate MUXFF2.MUXFF3.QL1 term E2 end
    gate MUXFF2.MUXFF3.QL1 term F1 end
    gate MUXFF2.MUXFF3.QL1 term F3 end
    gate MUXFF2.MUXFF3.QL1 term F5 end
    gate MUXFF2.MUXFF3.QL1 term OP end
    gate MUXFF2.MUXFF3.QL1 term OS end
    gate MUXFF2.MUXFF3.QL1 term NS end
    gate MUXFF2.MUXFF3.QL1 term QS end
    gate MUXFF2.MUXFF4.QL1 term E2 end
    gate MUXFF2.MUXFF4.QL1 term F1 end
    gate MUXFF2.MUXFF4.QL1 term A1 end
    gate MUXFF2.MUXFF4.QL1 term D2 end
    gate MUXFF2.MUXFF4.QL1 term C2 end
    gate MUXFF2.MUXFF4.QL1 term B2 end
    gate MUXFF2.MUXFF4.QL1 term OP end
    gate MUXFF2.MUXFF4.QL1 term OS end
    gate MUXFF2.MUXFF4.QL1 term F3 end
    gate MUXFF2.MUXFF4.QL1 term F5 end
    gate MUXFF2.MUXFF4.QL1 term MP end
    gate MUXFF2.MUXFF4.QL1 term NP end
    gate MUXFF2.MUXFF4.QL1 term NS end
    gate MUXFF2.MUXFF4.QL1 term A5 end
    gate MUXFF2.MUXFF4.QL1 term QS end
    gate MUXFF2.MUXFF4.QL1 term A3 end
    gate MUXFF2.MUXFF5.QL1 term D2 end
    gate MUXFF2.MUXFF5.QL1 term C2 end
    gate MUXFF2.MUXFF5.QL1 term A3 end
    gate MUXFF2.MUXFF5.QL1 term A1 end
    gate MUXFF2.MUXFF5.QL1 term B2 end
    gate MUXFF2.MUXFF5.QL1 term NP end
    gate MUXFF2.MUXFF5.QL1 term NS end
    gate MUXFF2.MUXFF5.QL1 term E2 end
    gate MUXFF2.MUXFF5.QL1 term F1 end
    gate MUXFF2.MUXFF5.QL1 term F3 end
    gate MUXFF2.MUXFF5.QL1 term F5 end
    gate MUXFF2.MUXFF5.QL1 term MP end
    gate MUXFF2.MUXFF5.QL1 term OS end
    gate MUXFF2.MUXFF5.QL1 term QS end
    gate MUXFF2.MUXFF5.QL1 term OP end
    gate MUXFF2.MUXFF5.QL1 term A5 end
    gate MUXFF2.MUXFF6.QL1 term E2 end
    gate MUXFF2.MUXFF6.QL1 term A1 end
    gate MUXFF2.MUXFF6.QL1 term D2 end
    gate MUXFF2.MUXFF6.QL1 term C2 end
    gate MUXFF2.MUXFF6.QL1 term B2 end
    gate MUXFF2.MUXFF6.QL1 term NS end
    gate MUXFF2.MUXFF6.QL1 term OP end
    gate MUXFF2.MUXFF6.QL1 term F1 end
    gate MUXFF2.MUXFF6.QL1 term F3 end
    gate MUXFF2.MUXFF6.QL1 term F5 end
    gate MUXFF2.MUXFF6.QL1 term MP end
    gate MUXFF2.MUXFF6.QL1 term NP end
    gate MUXFF2.MUXFF6.QL1 term QS end
    gate MUXFF2.MUXFF6.QL1 term OS end
    gate MUXFF2.MUXFF6.QL1 term A5 end
    gate MUXFF2.MUXFF6.QL1 term A3 end
    gate MUXFF2.MUXFF7.QL1 term B2 end
    gate MUXFF2.MUXFF7.QL1 term A1 end
    gate MUXFF2.MUXFF7.QL1 term A5 end
    gate MUXFF2.MUXFF7.QL1 term A3 end
    gate MUXFF2.MUXFF7.QL1 term F5 end
    gate MUXFF2.MUXFF7.QL1 term MP end
    gate MUXFF2.MUXFF7.QL1 term C2 end
    gate MUXFF2.MUXFF7.QL1 term D2 end
    gate MUXFF2.MUXFF7.QL1 term E2 end
    gate MUXFF2.MUXFF7.QL1 term F1 end
    gate MUXFF2.MUXFF7.QL1 term F3 end
    gate MUXFF2.MUXFF7.QL1 term NS end
    gate MUXFF2.MUXFF7.QL1 term OP end
    gate MUXFF2.MUXFF7.QL1 term NP end
    gate MUXFF2.MUXFF7.QL1 term QS end
    gate MUXFF2.MUXFF7.QL1 term OS end
    gate MUXFF3.MUXFF1.QL1 term F3 end
    gate MUXFF3.MUXFF1.QL1 term F1 end
    gate MUXFF3.MUXFF1.QL1 term E2 end
    gate MUXFF3.MUXFF1.QL1 term C2 end
    gate MUXFF3.MUXFF1.QL1 term D2 end
    gate MUXFF3.MUXFF1.QL1 term B2 end
    gate MUXFF3.MUXFF1.QL1 term OS end
    gate MUXFF3.MUXFF1.QL1 term QS end
    gate MUXFF3.MUXFF1.QL1 term F5 end
    gate MUXFF3.MUXFF1.QL1 term MP end
    gate MUXFF3.MUXFF1.QL1 term NP end
    gate MUXFF3.MUXFF1.QL1 term NS end
    gate MUXFF3.MUXFF1.QL1 term OP end
    gate MUXFF3.MUXFF1.QL1 term A5 end
    gate MUXFF3.MUXFF1.QL1 term A1 end
    gate MUXFF3.MUXFF1.QL1 term A3 end
    gate MUXFF3.MUXFF2.QL1 term D2 end
    gate MUXFF3.MUXFF2.QL1 term E2 end
    gate MUXFF3.MUXFF2.QL1 term A1 end
    gate MUXFF3.MUXFF2.QL1 term A3 end
    gate MUXFF3.MUXFF2.QL1 term C2 end
    gate MUXFF3.MUXFF2.QL1 term NS end
    gate MUXFF3.MUXFF2.QL1 term OP end
    gate MUXFF3.MUXFF2.QL1 term F1 end
    gate MUXFF3.MUXFF2.QL1 term F3 end
    gate MUXFF3.MUXFF2.QL1 term F5 end
    gate MUXFF3.MUXFF2.QL1 term MP end
    gate MUXFF3.MUXFF2.QL1 term NP end
    gate MUXFF3.MUXFF2.QL1 term QS end
    gate MUXFF3.MUXFF2.QL1 term OS end
    gate MUXFF3.MUXFF2.QL1 term B2 end
    gate MUXFF3.MUXFF2.QL1 term A5 end
    gate MUXFF3.MUXFF3.QL1 term F1 end
    gate MUXFF3.MUXFF3.QL1 term A1 end
    gate MUXFF3.MUXFF3.QL1 term E2 end
    gate MUXFF3.MUXFF3.QL1 term D2 end
    gate MUXFF3.MUXFF3.QL1 term C2 end
    gate MUXFF3.MUXFF3.QL1 term OP end
    gate MUXFF3.MUXFF3.QL1 term OS end
    gate MUXFF3.MUXFF3.QL1 term F3 end
    gate MUXFF3.MUXFF3.QL1 term F5 end
    gate MUXFF3.MUXFF3.QL1 term MP end
    gate MUXFF3.MUXFF3.QL1 term NP end
    gate MUXFF3.MUXFF3.QL1 term NS end
    gate MUXFF3.MUXFF3.QL1 term B2 end
    gate MUXFF3.MUXFF3.QL1 term A3 end
    gate MUXFF3.MUXFF3.QL1 term QS end
    gate MUXFF3.MUXFF3.QL1 term A5 end
    gate MUXFF4.MUXFF1.QL1 term A5 end
    gate MUXFF4.MUXFF1.QL1 term B2 end
    gate MUXFF4.MUXFF1.QL1 term A1 end
    gate MUXFF4.MUXFF1.QL1 term A3 end
    gate MUXFF4.MUXFF1.QL1 term F5 end
    gate MUXFF4.MUXFF1.QL1 term MP end
    gate MUXFF4.MUXFF1.QL1 term C2 end
    gate MUXFF4.MUXFF1.QL1 term D2 end
    gate MUXFF4.MUXFF1.QL1 term E2 end
    gate MUXFF4.MUXFF1.QL1 term F1 end
    gate MUXFF4.MUXFF1.QL1 term F3 end
    gate MUXFF4.MUXFF1.QL1 term NS end
    gate MUXFF4.MUXFF1.QL1 term OP end
    gate MUXFF4.MUXFF1.QL1 term NP end
    gate MUXFF4.MUXFF1.QL1 term QS end
    gate MUXFF4.MUXFF1.QL1 term OS end
    gate MUXFF4.MUXFF2.QL1 term E2 end
    gate MUXFF4.MUXFF2.QL1 term D2 end
    gate MUXFF4.MUXFF2.QL1 term C2 end
    gate MUXFF4.MUXFF2.QL1 term B2 end
    gate MUXFF4.MUXFF2.QL1 term A5 end
    gate MUXFF4.MUXFF2.QL1 term NS end
    gate MUXFF4.MUXFF2.QL1 term OP end
    gate MUXFF4.MUXFF2.QL1 term F1 end
    gate MUXFF4.MUXFF2.QL1 term F3 end
    gate MUXFF4.MUXFF2.QL1 term F5 end
    gate MUXFF4.MUXFF2.QL1 term MP end
    gate MUXFF4.MUXFF2.QL1 term NP end
    gate MUXFF4.MUXFF2.QL1 term QS end
    gate MUXFF4.MUXFF2.QL1 term OS end
    gate MUXFF4.MUXFF2.QL1 term A3 end
    gate MUXFF4.MUXFF2.QL1 term A1 end
    gate MUXFF4.MUXFF3.QL1 term C2 end
    gate MUXFF4.MUXFF3.QL1 term A1 end
    gate MUXFF4.MUXFF3.QL1 term B2 end
    gate MUXFF4.MUXFF3.QL1 term A5 end
    gate MUXFF4.MUXFF3.QL1 term MP end
    gate MUXFF4.MUXFF3.QL1 term NP end
    gate MUXFF4.MUXFF3.QL1 term D2 end
    gate MUXFF4.MUXFF3.QL1 term E2 end
    gate MUXFF4.MUXFF3.QL1 term F1 end
    gate MUXFF4.MUXFF3.QL1 term F3 end
    gate MUXFF4.MUXFF3.QL1 term F5 end
    gate MUXFF4.MUXFF3.QL1 term OP end
    gate MUXFF4.MUXFF3.QL1 term OS end
    gate MUXFF4.MUXFF3.QL1 term NS end
    gate MUXFF4.MUXFF3.QL1 term A3 end
    gate MUXFF4.MUXFF3.QL1 term QS end
    gate MUXFF4.MUXFF4.QL1 term D2 end
    gate MUXFF4.MUXFF4.QL1 term C2 end
    gate MUXFF4.MUXFF4.QL1 term B2 end
    gate MUXFF4.MUXFF4.QL1 term A5 end
    gate MUXFF4.MUXFF4.QL1 term NP end
    gate MUXFF4.MUXFF4.QL1 term NS end
    gate MUXFF4.MUXFF4.QL1 term E2 end
    gate MUXFF4.MUXFF4.QL1 term F1 end
    gate MUXFF4.MUXFF4.QL1 term F3 end
    gate MUXFF4.MUXFF4.QL1 term F5 end
    gate MUXFF4.MUXFF4.QL1 term MP end
    gate MUXFF4.MUXFF4.QL1 term OS end
    gate MUXFF4.MUXFF4.QL1 term QS end
    gate MUXFF4.MUXFF4.QL1 term OP end
    gate MUXFF4.MUXFF4.QL1 term A3 end
    gate MUXFF4.MUXFF4.QL1 term A1 end
    gate MUXFF4.MUXFF5.QL1 term A5 end
    gate MUXFF4.MUXFF5.QL1 term A3 end
    gate MUXFF4.MUXFF5.QL1 term A1 end
    gate MUXFF4.MUXFF5.QL1 term F3 end
    gate MUXFF4.MUXFF5.QL1 term F5 end
    gate MUXFF4.MUXFF5.QL1 term B2 end
    gate MUXFF4.MUXFF5.QL1 term C2 end
    gate MUXFF4.MUXFF5.QL1 term D2 end
    gate MUXFF4.MUXFF5.QL1 term E2 end
    gate MUXFF4.MUXFF5.QL1 term F1 end
    gate MUXFF4.MUXFF5.QL1 term QS end
    gate MUXFF4.MUXFF5.QL1 term NS end
    gate MUXFF4.MUXFF5.QL1 term MP end
    gate MUXFF4.MUXFF5.QL1 term NP end
    gate MUXFF4.MUXFF5.QL1 term OP end
    gate MUXFF4.MUXFF5.QL1 term OS end
    gate MUXFF4.MUXFF6.QL1 term F1 end
    gate MUXFF4.MUXFF6.QL1 term E2 end
    gate MUXFF4.MUXFF6.QL1 term B2 end
    gate MUXFF4.MUXFF6.QL1 term C2 end
    gate MUXFF4.MUXFF6.QL1 term A5 end
    gate MUXFF4.MUXFF6.QL1 term OP end
    gate MUXFF4.MUXFF6.QL1 term OS end
    gate MUXFF4.MUXFF6.QL1 term F3 end
    gate MUXFF4.MUXFF6.QL1 term F5 end
    gate MUXFF4.MUXFF6.QL1 term MP end
    gate MUXFF4.MUXFF6.QL1 term NP end
    gate MUXFF4.MUXFF6.QL1 term NS end
    gate MUXFF4.MUXFF6.QL1 term A3 end
    gate MUXFF4.MUXFF6.QL1 term D2 end
    gate MUXFF4.MUXFF6.QL1 term QS end
    gate MUXFF4.MUXFF6.QL1 term A1 end
    gate MUXFF4.MUXFF7.QL1 term C2 end
    gate MUXFF4.MUXFF7.QL1 term D2 end
    gate MUXFF4.MUXFF7.QL1 term A1 end
    gate MUXFF4.MUXFF7.QL1 term B2 end
    gate MUXFF4.MUXFF7.QL1 term NP end
    gate MUXFF4.MUXFF7.QL1 term NS end
    gate MUXFF4.MUXFF7.QL1 term E2 end
    gate MUXFF4.MUXFF7.QL1 term F1 end
    gate MUXFF4.MUXFF7.QL1 term F3 end
    gate MUXFF4.MUXFF7.QL1 term F5 end
    gate MUXFF4.MUXFF7.QL1 term MP end
    gate MUXFF4.MUXFF7.QL1 term OS end
    gate MUXFF4.MUXFF7.QL1 term QS end
    gate MUXFF4.MUXFF7.QL1 term OP end
    gate MUXFF4.MUXFF7.QL1 term A5 end
    gate MUXFF4.MUXFF7.QL1 term A3 end
    gate MUXFF4.MUXFF8.QL1 term E2 end
    gate MUXFF4.MUXFF8.QL1 term D2 end
    gate MUXFF4.MUXFF8.QL1 term C2 end
    gate MUXFF4.MUXFF8.QL1 term B2 end
    gate MUXFF4.MUXFF8.QL1 term NS end
    gate MUXFF4.MUXFF8.QL1 term OP end
    gate MUXFF4.MUXFF8.QL1 term F1 end
    gate MUXFF4.MUXFF8.QL1 term F3 end
    gate MUXFF4.MUXFF8.QL1 term F5 end
    gate MUXFF4.MUXFF8.QL1 term MP end
    gate MUXFF4.MUXFF8.QL1 term NP end
    gate MUXFF4.MUXFF8.QL1 term QS end
    gate MUXFF4.MUXFF8.QL1 term A1 end
    gate MUXFF4.MUXFF8.QL1 term OS end
    gate MUXFF4.MUXFF8.QL1 term A5 end
    gate MUXFF4.MUXFF8.QL1 term A3 end
    gate MUX_3 term D end
    gate MUX_4 term D end
    gate MUX_5 term D end
    gate MUX_5 term A end
    gate MUX_6 term D end
    gate MUX_6 term A end
    gate MUX_7 term D end
    gate MUX_7 term A end
    gate OUT8_0.QL1 term A end
    gate OUT8_0.QL4 term A end
    gate OUT8_0.QL5 term A end
    gate OUT8_0.QL6 term A end
    gate OUT8_0.QL8 term A end
    gate OUTI_1 term A end
    gate OUTI_5 term A end
    gate OUTI_6 term A end
  end
  net N_1
    gate tci_xfer_wait_0[0] term Q end
    gate tci_xfer_wait[0] term QD end
  end
  net N_2
    gate tci_xfer_wait_0[1] term Q end
    gate tci_xfer_wait[1] term QD end
  end
  net N_3
    gate timeout_cnt_reg_0[0] term Q end
    gate timeout_cnt_reg[0] term QD end
  end
  net N_4
    gate timeout_cnt_reg_0[1] term Q end
    gate timeout_cnt_reg[1] term QD end
  end
  net N_5
    gate timeout_cnt_reg_0[2] term Q end
    gate timeout_cnt_reg[2] term QD end
  end
  net N_6
    gate timeout_cnt_reg_0[3] term Q end
    gate timeout_cnt_reg[3] term QD end
  end
  net N_7
    gate timeout_cnt_reg_0[4] term Q end
    gate timeout_cnt_reg[4] term QD end
  end
  net N_8
    gate timeout_cnt_reg_0[5] term Q end
    gate timeout_cnt_reg[5] term QD end
  end
  net N_9
    gate timeout_cnt_reg_0[6] term Q end
    gate timeout_cnt_reg[6] term QD end
  end
  net N_10
    gate timeout_cnt_reg_0[7] term Q end
    gate timeout_cnt_reg[7] term QD end
  end
  net N_11
    gate timeout_cnt_reg_0[8] term Q end
    gate timeout_cnt_reg[8] term QD end
  end
  net N_12
    gate timeout_cnt_reg_0[9] term Q end
    gate timeout_cnt_reg[9] term QD end
  end
  net N_13
    gate timeout_cnt_reg_0[10] term Q end
    gate timeout_cnt_reg[10] term QD end
  end
  net N_14
    gate timeout_cnt_reg_0[11] term Q end
    gate timeout_cnt_reg[11] term QD end
  end
  net N_15
    gate lbb_intmask_reg_0[0] term Q end
    gate lbb_intmask_reg[0] term QD end
  end
  net N_16
    gate lbb_intmask_reg_0[1] term Q end
    gate lbb_intmask_reg[1] term QD end
  end
  net N_17
    gate lbb_intmask_reg_0[2] term Q end
    gate lbb_intmask_reg[2] term QD end
  end
  net N_18
    gate lbb_intmask_reg_0[3] term Q end
    gate lbb_intmask_reg[3] term QD end
  end
  net N_19
    gate lbb_intmask_reg_0[4] term Q end
    gate lbb_intmask_reg[4] term QD end
  end
  net N_20
    gate lbb_intmask_reg_0[5] term Q end
    gate lbb_intmask_reg[5] term QD end
  end
  net N_21
    gate lbb_intmask_reg_0[6] term Q end
    gate lbb_intmask_reg[6] term QD end
  end
  net N_22
    gate lbb_intmask_reg_0[7] term Q end
    gate lbb_intmask_reg[7] term QD end
  end
  net N_23
    gate dma_blk_sel_0[0] term Q end
    gate dma_blk_sel[0] term QD end
  end
  net N_24
    gate dma_blk_sel_0[1] term Q end
    gate dma_blk_sel[1] term QD end
  end
  net N_25
    gate dma_blk_sel_0[2] term Q end
    gate dma_blk_sel[2] term QD end
  end
  net N_26
    gate dma_blk_sel_0[3] term Q end
    gate dma_blk_sel[3] term QD end
  end
  net N_27
    gate dma_blk_sel_0[4] term Q end
    gate dma_blk_sel[4] term QD end
  end
  net N_28
    gate lbb_idprom_reg_0[0] term Q end
    gate lbb_idprom_reg[0] term QD end
  end
  net N_29
    gate lbb_idprom_reg_0[1] term Q end
    gate lbb_idprom_reg[1] term QD end
  end
  net N_30
    gate lbb_idprom_reg_0[2] term Q end
    gate lbb_idprom_reg[2] term QD end
  end
  net DCNT_1.N_1
    gate DCNT_1.QL4.QL4 term Q end
    gate DCNT_1.QL2.QL1 term ENP end
    gate DCNT_1.QL2.QL2 term ENP end
    gate DCNT_1.QL2.QL3 term ENP end
    gate DCNT_1.QL2.QL4 term ENP end
    gate DCNT_1.QL3.QL1 term ENP end
    gate DCNT_1.QL3.QL2 term ENP end
    gate DCNT_1.QL3.QL3 term ENP end
    gate DCNT_1.QL3.QL4 term ENP end
    gate DCNT_1.QL4.QL3 term A end
  end
  net DCNT_1.N_2
    gate DCNT_1.QL1.QL5 term Q end
    gate DCNT_1.QL3.QL1 term ENT end
    gate DCNT_1.QL3.QL2 term ENT end
    gate DCNT_1.QL3.QL3 term ENT end
    gate DCNT_1.QL3.QL4 term ENT end
    gate DCNT_1.QL3.QL5 term A end
  end
  net DCNT_1.N_3
    gate DCNT_1.QL3.QL5 term Q end
    gate DCNT_1.QL2.QL1 term ENT end
    gate DCNT_1.QL2.QL2 term ENT end
    gate DCNT_1.QL2.QL3 term ENT end
    gate DCNT_1.QL2.QL4 term ENT end
  end
  net DCNT_1.QL4.N_1
    gate DCNT_1.QL4.QL3 term Q end
    gate DCNT_1.QL4.QL4 term D end
  end
  net DCNT_1.QL4.N_3
    gate DCNT_1.QL4.QL1 term Q end
    gate DCNT_1.QL4.QL3 term B end
  end
  net DCNT_1.QL4.N_2
    gate DCNT_1.QL4.QL2 term Q end
    gate DCNT_1.QL4.QL3 term D end
    gate DCNT_1.QL4.QL3 term C end
  end
  net dma_req_cnt_3_f1[0]
    gate dma_req_cnt_3_f1[0] term Q end
    gate dma_req_cnt_3_f0[0] term A end
  end
  net dma_req_cnt_3_f1[2]
    gate dma_req_cnt_3_f1[2] term Q end
    gate dma_req_cnt_3_f0[2] term A end
  end
  net N_32
    gate un17_lbb_read_data_mux_0[0] term Q end
    gate un17_lbb_read_data_mux_1_and2[0] term A end
  end
  net N_33
    gate un17_lbb_read_data_mux_0[1] term Q end
    gate un17_lbb_read_data_mux_1_and2[1] term A end
  end
  net N_34
    gate un17_lbb_read_data_mux_0[2] term Q end
    gate un17_lbb_read_data_mux_1_and2[2] term A end
  end
  net N_35
    gate un17_lbb_read_data_mux_0[3] term Q end
    gate un17_lbb_read_data_mux_1_and2[3] term A end
  end
  net N_36
    gate un17_lbb_read_data_mux_0[4] term Q end
    gate un17_lbb_read_data_mux_1_and2[4] term A end
  end
  net N_37
    gate un17_lbb_read_data_mux_0[5] term Q end
    gate un17_lbb_read_data_mux_1_and2[5] term A end
  end
  net plx_int_3_1
    gate plx_int_3_1 term Q end
    gate plx_int_3_3 term A end
  end
  net plx_int_3_2
    gate plx_int_3_2 term Q end
    gate plx_int_3_3 term B end
  end
  net plx_int_3_3
    gate plx_int_3_3 term Q end
    gate plx_int_3 term A end
  end
  net tci_ready_1
    gate tci_ready_1 term Q end
    gate tci_ready term A end
  end
  net xfer_timeout_3_1
    gate xfer_timeout_3_1 term Q end
    gate xfer_timeout_3_7 term A end
  end
  net xfer_timeout_3_2
    gate xfer_timeout_3_2 term Q end
    gate xfer_timeout_3_7 term B end
  end
  net xfer_timeout_3_3
    gate xfer_timeout_3_3 term Q end
    gate xfer_timeout_3_8 term A end
  end
  net xfer_timeout_3_4
    gate xfer_timeout_3_4 term Q end
    gate xfer_timeout_3_8 term B end
  end
  net xfer_timeout_3_5
    gate xfer_timeout_3_5 term Q end
    gate xfer_timeout_3_9 term A end
  end
  net xfer_timeout_3_6
    gate xfer_timeout_3_6 term Q end
    gate xfer_timeout_3_9 term B end
  end
  net xfer_timeout_3_7
    gate xfer_timeout_3_7 term Q end
    gate xfer_timeout_3_10 term A end
  end
  net xfer_timeout_3_8
    gate xfer_timeout_3_8 term Q end
    gate xfer_timeout_3_10 term B end
  end
  net xfer_timeout_3_9
    gate xfer_timeout_3_9 term Q end
    gate xfer_timeout_3 term A end
  end
  net xfer_timeout_3_10
    gate xfer_timeout_3_10 term Q end
    gate xfer_timeout_3 term B end
  end
  net un3_tci_pio_sel_1
    gate un3_tci_pio_sel_1 term Q end
    gate un3_tci_pio_sel term A end
  end
  net un3_tci_pio_sel_2
    gate un3_tci_pio_sel_2 term Q end
    gate un3_tci_pio_sel term B end
  end
  net un1_plx_dreq_ready_1
    gate un1_plx_dreq_ready_1 term Q end
    gate un1_plx_dreq_ready_3 term A end
  end
  net un1_plx_dreq_ready_2
    gate un1_plx_dreq_ready_2 term Q end
    gate un1_plx_dreq_ready_3 term B end
  end
  net un1_plx_dreq_ready_3
    gate un1_plx_dreq_ready_3 term Q end
    gate un1_plx_dreq_ready term A end
  end
  net w_reg_intstat_3_1
    gate w_reg_intstat_3_1 term Q end
    gate w_reg_intstat_3_3 term A end
  end
  net w_reg_intstat_3_2
    gate w_reg_intstat_3_2 term Q end
    gate w_reg_intstat_3_3 term B end
  end
  net w_reg_intstat_3_3
    gate w_reg_intstat_3_3 term Q end
    gate w_reg_intstat_3 term A end
  end
  net w_reg_intmask_3_1
    gate w_reg_intmask_3_1 term Q end
    gate w_reg_intmask_3_3 term A end
  end
  net w_reg_intmask_3_3
    gate w_reg_intmask_3_3 term Q end
    gate w_reg_intmask_3 term A end
  end
  net w_reg_idprom_3_1
    gate w_reg_idprom_3_1 term Q end
    gate w_reg_idprom_3_3 term A end
  end
  net w_reg_idprom_3_2
    gate w_reg_idprom_3_2 term Q end
    gate w_reg_idprom_3_3 term B end
  end
  net w_reg_idprom_3_3
    gate w_reg_idprom_3_3 term Q end
    gate w_reg_idprom_3 term A end
  end
  net w_reg_timeout_3_1
    gate w_reg_timeout_3_1 term Q end
    gate w_reg_timeout_3_3 term A end
  end
  net w_reg_timeout_3_3
    gate w_reg_timeout_3_3 term Q end
    gate w_reg_timeout_3 term A end
  end
  net unused_inputs_1
    gate unused_inputs_1 term Q end
    gate unused_inputs_8 term A end
  end
  net unused_inputs_2
    gate unused_inputs_2 term Q end
    gate unused_inputs_8 term B end
  end
  net unused_inputs_3
    gate unused_inputs_3 term Q end
    gate unused_inputs_9 term A end
  end
  net unused_inputs_4
    gate unused_inputs_4 term Q end
    gate unused_inputs_9 term B end
  end
  net unused_inputs_5
    gate unused_inputs_5 term Q end
    gate unused_inputs_10 term A end
  end
  net unused_inputs_6
    gate unused_inputs_6 term Q end
    gate unused_inputs_10 term B end
  end
  net unused_inputs_7
    gate unused_inputs_7 term Q end
    gate unused_inputs_12 term A end
  end
  net unused_inputs_8
    gate unused_inputs_8 term Q end
    gate unused_inputs_11 term A end
  end
  net unused_inputs_9
    gate unused_inputs_9 term Q end
    gate unused_inputs_11 term B end
  end
  net unused_inputs_10
    gate unused_inputs_10 term Q end
    gate unused_inputs_12 term B end
  end
  net unused_inputs_11
    gate unused_inputs_11 term Q end
    gate unused_inputs term A end
  end
  net unused_inputs_12
    gate unused_inputs_12 term Q end
    gate unused_inputs term B end
  end
  net dmabp_blk_sel_1[3]
    gate dmabp_blk_sel_1[3] term Q end
    gate dmabp_blk_sel[3] term A end
  end
  net dmabp_blk_sel_1[2]
    gate dmabp_blk_sel_1[2] term Q end
    gate dmabp_blk_sel[2] term A end
  end
  net dmabp_blk_sel_1[1]
    gate dmabp_blk_sel_1[1] term Q end
    gate dmabp_blk_sel[1] term A end
  end
  net dmabp_blk_sel_1[0]
    gate dmabp_blk_sel_1[0] term Q end
    gate dmabp_blk_sel[0] term A end
  end
  net un11_dma_req_cnt_1
    gate un11_dma_req_cnt_1 term Q end
    gate un11_dma_req_cnt term A end
  end
  net unrec_address_3_1
    gate unrec_address_3_1 term Q end
    gate unrec_address_3_3 term A end
  end
  net unrec_address_3_2
    gate unrec_address_3_2 term Q end
    gate unrec_address_3_3 term B end
  end
  net unrec_address_3_3
    gate unrec_address_3_3 term Q end
    gate unrec_address_3 term A end
  end
  net dma_xfer_reg_3_1
    gate dma_xfer_reg_3_1 term Q end
    gate dma_xfer_reg_3 term A end
  end
  net dma_xfer_reg_3_2
    gate dma_xfer_reg_3_2 term Q end
    gate dma_xfer_reg_3 term B end
  end
  net un2_dma_int_1
    gate un2_dma_int_1 term Q end
    gate un2_dma_int_3 term A end
  end
  net un2_dma_int_2
    gate un2_dma_int_2 term Q end
    gate un2_dma_int_3 term B end
  end
  net un2_dma_int_3
    gate un2_dma_int_3 term Q end
    gate un2_dma_int term B end
  end
  net un4_dma_int_1
    gate un4_dma_int_1 term Q end
    gate un4_dma_int_3 term A end
  end
  net un4_dma_int_2
    gate un4_dma_int_2 term Q end
    gate un4_dma_int_3 term B end
  end
  net un4_dma_int_3
    gate un4_dma_int_3 term Q end
    gate un4_dma_int term B end
  end
  net w_reg_setup_3_1
    gate w_reg_setup_3_1 term Q end
    gate w_reg_setup_3_3 term A end
  end
  net w_reg_setup_3_2
    gate w_reg_setup_3_2 term Q end
    gate w_reg_setup_3_3 term B end
  end
  net w_reg_setup_3_3
    gate w_reg_setup_3_3 term Q end
    gate w_reg_setup_3 term A end
  end
  net dma_xfer_dly1_3_1
    gate dma_xfer_dly1_3_1 term Q end
    gate dma_xfer_dly1_3 term A end
  end
  net dmabp_blk_sel_1[4]
    gate dmabp_blk_sel_1[4] term Q end
    gate dmabp_blk_sel[4] term A end
  end
  net N_62
    gate N_62_i term Q end
    gate plx_ad_out_reg[10] term QD end
  end
  net N_64
    gate N_64_i term Q end
    gate plx_ad_out_reg[9] term QD end
  end
  net N_66
    gate N_66_i term Q end
    gate plx_ad_out_reg[8] term QD end
  end
  net N_68
    gate un26_lbb_read_data_mux_0_and2[3] term Q end
    gate plx_ad_out_reg_5[11] term B end
  end
  net N_73
    gate plx_ad_out_reg_6_i_and2[10] term Q end
    gate N_66_i term B end
    gate N_64_i term B end
    gate N_62_i term B end
  end
  net plx_ad_out_reg_4[21]
    gate plx_ad_out_reg_4_0_and2[21] term Q end
    gate plx_ad_out_reg[21] term QD end
  end
  net plx_ad_out_reg_4[20]
    gate plx_ad_out_reg_4_0_and2[20] term Q end
    gate plx_ad_out_reg[20] term QD end
  end
  net plx_ad_out_reg_4[19]
    gate plx_ad_out_reg_4_0_and2[19] term Q end
    gate plx_ad_out_reg[19] term QD end
  end
  net plx_ad_out_reg_4[18]
    gate plx_ad_out_reg_4_0_and2[18] term Q end
    gate plx_ad_out_reg[18] term QD end
  end
  net N_80
    gate un17_lbb_read_data_mux_1_and2[0] term Q end
    gate plx_ad_out_reg_7[2] term B end
  end
  net N_81
    gate un17_lbb_read_data_mux_1_and2[1] term Q end
    gate plx_ad_out_reg_7[3] term B end
  end
  net N_82
    gate un17_lbb_read_data_mux_1_and2[2] term Q end
    gate plx_ad_out_reg_7[4] term B end
  end
  net N_83
    gate un17_lbb_read_data_mux_1_and2[3] term Q end
    gate plx_ad_out_reg_7[5] term B end
  end
  net N_84
    gate un17_lbb_read_data_mux_1_and2[4] term Q end
    gate plx_ad_out_reg_7[6] term B end
  end
  net N_85
    gate un17_lbb_read_data_mux_1_and2[5] term Q end
    gate plx_ad_out_reg_7[7] term B end
  end
  net plx_ad_out_reg_3[31]
    gate plx_ad_out_reg_3_0_and2[31] term Q end
    gate plx_ad_out_reg[31] term QD end
  end
  net plx_ad_out_reg_3[30]
    gate plx_ad_out_reg_3_0_and2[30] term Q end
    gate plx_ad_out_reg[30] term QD end
  end
  net plx_ad_out_reg_3[29]
    gate plx_ad_out_reg_3_0_and2[29] term Q end
    gate plx_ad_out_reg[29] term QD end
  end
  net plx_ad_out_reg_3[28]
    gate plx_ad_out_reg_3_0_and2[28] term Q end
    gate plx_ad_out_reg[28] term QD end
  end
  net plx_ad_out_reg_3[27]
    gate plx_ad_out_reg_3_0_and2[27] term Q end
    gate plx_ad_out_reg[27] term QD end
  end
  net plx_ad_out_reg_3[26]
    gate plx_ad_out_reg_3_0_and2[26] term Q end
    gate plx_ad_out_reg[26] term QD end
  end
  net plx_ad_out_reg_3[25]
    gate plx_ad_out_reg_3_0_and2[25] term Q end
    gate plx_ad_out_reg[25] term QD end
  end
  net plx_ad_out_reg_3[24]
    gate plx_ad_out_reg_3_0_and2[24] term Q end
    gate plx_ad_out_reg[24] term QD end
  end
  net plx_ad_out_reg_3[23]
    gate plx_ad_out_reg_3_0_and2[23] term Q end
    gate plx_ad_out_reg[23] term QD end
  end
  net plx_ad_out_reg_3[22]
    gate plx_ad_out_reg_3_0_and2[22] term Q end
    gate plx_ad_out_reg[22] term QD end
  end
  net plx_ad_out_reg_5[17]
    gate plx_ad_out_reg_5_0_and2[17] term Q end
    gate plx_ad_out_reg[17] term QD end
  end
  net plx_ad_out_reg_5[16]
    gate plx_ad_out_reg_5_0_and2[16] term Q end
    gate plx_ad_out_reg[16] term QD end
  end
  net plx_ad_out_reg_5[15]
    gate plx_ad_out_reg_5_0_and2[15] term Q end
    gate plx_ad_out_reg[15] term QD end
  end
  net plx_ad_out_reg_5[14]
    gate plx_ad_out_reg_5_0_and2[14] term Q end
    gate plx_ad_out_reg[14] term QD end
  end
  net plx_ad_out_reg_5[13]
    gate plx_ad_out_reg_5_0_and2[13] term Q end
    gate plx_ad_out_reg[13] term QD end
  end
  net plx_ad_out_reg_5[12]
    gate plx_ad_out_reg_5_0_and2[12] term Q end
    gate plx_ad_out_reg[12] term QD end
  end
  net dma_req_cnt_1[1]
    gate dma_req_cnt_1[1] term Q end
    gate dma_req_cnt[1] term QD end
  end
  net int_reset_i
    gate I_48 term Q end
    gate GB_1 term A end
  end
  net hold_slave_i
    gate I_47 term Q end
    gate hold_slave_dly_n term QD end
  end
  net un5_tci_pio_sel_i_i
    gate un5_tci_pio_sel term Q end
    gate un3_tci_pio_sel_2 term A end
  end
  net N_49_i_0
    gate plx_ad_out_reg_6_0[10] term Q end
    gate N_62_i term A end
  end
  net N_48_i_0
    gate plx_ad_out_reg_6_0[9] term Q end
    gate N_64_i term A end
  end
  net N_47_i_0
    gate plx_ad_out_reg_6_0[8] term Q end
    gate N_66_i term A end
  end
  net tci_xfer_wait_i_i[0]
    gate tci_xfer_wait[0] term QZ end
    gate un1_tci_xfer_wait_1[0] term A end
    gate tci_xfer_wait_0[0] term B end
    gate un4_tci_ready term A end
  end
  net timeout_cnt_i_i[2]
    gate DCNT_1.QL1.QL3 term Q end
    gate DCNT_1.QL1.QL5 term A end
    gate DCNT_1.QL1.QL4 term Q2 end
    gate xfer_timeout_3_2 term A end
  end
  net timeout_cnt_i_i[4]
    gate DCNT_1.QL3.QL1 term Q end
    gate DCNT_1.QL3.QL5 term B end
    gate DCNT_1.QL3.QL4 term Q0 end
    gate DCNT_1.QL3.QL3 term Q0 end
    gate DCNT_1.QL3.QL2 term Q0 end
    gate xfer_timeout_3_3 term A end
  end
  net timeout_cnt_i_i[6]
    gate DCNT_1.QL3.QL3 term Q end
    gate DCNT_1.QL3.QL5 term D end
    gate DCNT_1.QL3.QL4 term Q2 end
    gate xfer_timeout_3_4 term A end
  end
  net timeout_cnt_i_i[8]
    gate DCNT_1.QL2.QL1 term Q end
    gate DCNT_1.QL2.QL4 term Q0 end
    gate DCNT_1.QL2.QL3 term Q0 end
    gate DCNT_1.QL2.QL2 term Q0 end
    gate xfer_timeout_3_5 term A end
  end
  net timeout_cnt_i_i[10]
    gate DCNT_1.QL2.QL3 term Q end
    gate DCNT_1.QL2.QL4 term Q2 end
    gate xfer_timeout_3_6 term A end
  end
  net dma_req_cnt_i_i[0]
    gate dma_req_cnt[0] term QZ end
    gate I_3 term E2 end
    gate I_2 term E1 end
    gate I_1 term A end
    gate un11_dma_req_cnt_1 term A end
  end
  net addr_strb_n_dly1_i_i
    gate HDIP_0 term FFQ end
    gate AND_4 term A end
    gate unrec_address_3_1 term A end
  end
  net dmabp_xfer_reg_i_i
    gate CELL2 term QZ end
    gate CELL9 term C1 end
    gate CELL8 term E1 end
    gate CELL8 term C1 end
    gate CELL8 term D1 end
    gate CELL7 term C1 end
    gate CELL7 term D1 end
    gate CELL7 term E1 end
    gate AND_4 term D end
    gate dmabp_xfer_term term B end
    gate unrec_address_3_2 term A end
  end
  net w_reg_timeout_3_2
    gate w_reg_intmask_3_2 term Q end
    gate w_reg_timeout_3_3 term B end
    gate w_reg_intmask_3_3 term B end
  end
  net tci_ad_oe_reg0_buf0
    gate I_50 term Z end
    gate BDP4_9.QL0 term EN end
    gate BDP3_7.QL2 term EN end
    gate BDP3_7.QL1 term EN end
    gate BDP3_7.QL0 term EN end
    gate BDP3_6.QL2 term EN end
    gate BDP3_6.QL1 term EN end
    gate BDP3_6.QL0 term EN end
  end
  net tci_ad_oe_reg0_buf1
    gate I_49 term Z end
    gate BDP4_9.QL3 term EN end
    gate BDP4_9.QL2 term EN end
    gate BDP4_9.QL1 term EN end
  end
end
