

================================================================
== Vitis HLS Report for 'dense_4'
================================================================
* Date:           Thu Aug 29 18:13:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.603 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15109|    15109|  0.151 ms|  0.151 ms|  15109|  15109|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2  |    15107|    15107|         5|          1|          1|  15104|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    215|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        7|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|     261|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    1|     269|    408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_7s_24s_24_4_1_U32  |mac_muladd_16s_7s_24s_24_4_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |                 Module                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_biases_4_V_U   |dense_4_dense_biases_4_V_ROM_AUTO_1R   |        0|  8|   2|    0|     16|    8|     1|          128|
    |dense_weights_4_V_U  |dense_4_dense_weights_4_V_ROM_AUTO_1R  |        7|  0|   0|    0|  15104|    7|     1|       105728|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                                       |        7|  8|   2|    0|  15120|   15|     2|       105856|
    +---------------------+---------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_191_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_165_p2         |         +|   0|  0|  21|          14|           1|
    |add_ln51_fu_233_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln52_fu_222_p2         |         +|   0|  0|  21|          14|          14|
    |add_ln7_fu_322_p2          |         +|   0|  0|  22|          15|          15|
    |x_V_fu_316_p2              |         +|   0|  0|  23|          16|          16|
    |ap_condition_178           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_328_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln49_fu_159_p2        |      icmp|   0|  0|  12|          14|          12|
    |icmp_ln51_fu_177_p2        |      icmp|   0|  0|  11|          10|           8|
    |ifzero_fu_239_p2           |      icmp|   0|  0|  11|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  15|           1|          15|
    |select_ln49_1_fu_197_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln49_2_fu_275_p3    |    select|   0|  0|  16|           1|           1|
    |select_ln49_fu_183_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 215|         131|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_lhs_load             |  14|          3|   16|         48|
    |i_fu_76                               |   9|          2|    5|         10|
    |indvar_flatten_fu_80                  |   9|          2|   14|         28|
    |j_fu_72                               |   9|          2|   10|         20|
    |lhs_fu_68                             |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|   92|        200|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |i_fu_76                           |   5|   0|    5|          0|
    |icmp_ln51_reg_390                 |   1|   0|    1|          0|
    |ifzero_reg_410                    |   1|   0|    1|          0|
    |indvar_flatten_fu_80              |  14|   0|   14|          0|
    |j_fu_72                           |  10|   0|   10|          0|
    |lhs_fu_68                         |  16|   0|   16|          0|
    |select_ln49_1_reg_395             |   5|   0|    5|          0|
    |zext_ln49_reg_424                 |   5|   0|   64|         59|
    |icmp_ln51_reg_390                 |  64|  32|    1|          0|
    |ifzero_reg_410                    |  64|  32|    1|          0|
    |select_ln49_1_reg_395             |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 261|  96|  135|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       dense_4|  return value|
|input_r_address0   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    4|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   15|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln49 = store i14 0, i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln49 = store i5 0, i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 13 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln49 = store i10 0, i10 %j" [vitis_test/nnet/core.cpp:49]   --->   Operation 14 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body4" [vitis_test/nnet/core.cpp:49]   --->   Operation 16 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.03ns)   --->   "%icmp_ln49 = icmp_eq  i14 %indvar_flatten_load, i14 15104" [vitis_test/nnet/core.cpp:49]   --->   Operation 19 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln49 = add i14 %indvar_flatten_load, i14 1" [vitis_test/nnet/core.cpp:49]   --->   Operation 20 'add' 'add_ln49' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.end, void %for.end15" [vitis_test/nnet/core.cpp:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [vitis_test/nnet/core.cpp:51]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.91ns)   --->   "%icmp_ln51 = icmp_eq  i10 %j_load, i10 944" [vitis_test/nnet/core.cpp:51]   --->   Operation 24 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i10 0, i10 %j_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 25 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %i_load, i5 1" [vitis_test/nnet/core.cpp:49]   --->   Operation 26 'add' 'add_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.41ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i5 %add_ln49_1, i5 %i_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 27 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %select_ln49_1" [vitis_test/nnet/core.cpp:49]   --->   Operation 28 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_cast2 = zext i10 %select_ln49" [vitis_test/nnet/core.cpp:49]   --->   Operation 29 'zext' 'j_cast2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln49, i4 0" [vitis_test/nnet/core.cpp:52]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.83ns)   --->   "%add_ln52 = add i14 %shl_ln, i14 %zext_ln49_1" [vitis_test/nnet/core.cpp:52]   --->   Operation 31 'add' 'add_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i14 %add_ln52"   --->   Operation 32 'zext' 'zext_ln1271' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %j_cast2"   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%r_V = load i10 %input_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 944> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_weights_4_V_addr = getelementptr i7 %dense_weights_4_V, i64 0, i64 %zext_ln1271"   --->   Operation 35 'getelementptr' 'dense_weights_4_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%dense_weights_4_V_load = load i14 %dense_weights_4_V_addr"   --->   Operation 36 'load' 'dense_weights_4_V_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 15104> <ROM>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln51 = add i10 %select_ln49, i10 1" [vitis_test/nnet/core.cpp:51]   --->   Operation 37 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.91ns)   --->   "%ifzero = icmp_eq  i10 %add_ln51, i10 944" [vitis_test/nnet/core.cpp:51]   --->   Operation 38 'icmp' 'ifzero' <Predicate = (!icmp_ln49)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %ifzero, void %ifFalse, void %ifTrue" [vitis_test/nnet/core.cpp:51]   --->   Operation 39 'br' 'br_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln49 = store i14 %add_ln49, i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 40 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln49 = store i5 %select_ln49_1, i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 41 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln51 = store i10 %add_ln51, i10 %j" [vitis_test/nnet/core.cpp:51]   --->   Operation 42 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%r_V = load i10 %input_addr"   --->   Operation 43 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 944> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %r_V"   --->   Operation 44 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%dense_weights_4_V_load = load i14 %dense_weights_4_V_addr"   --->   Operation 45 'load' 'dense_weights_4_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 15104> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i7 %dense_weights_4_V_load"   --->   Operation 46 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 47 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 48 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 0, i16 %lhs" [vitis_test/nnet/core.cpp:49]   --->   Operation 15 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs" [vitis_test/nnet/core.cpp:49]   --->   Operation 49 'load' 'lhs_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %select_ln49_1" [vitis_test/nnet/core.cpp:49]   --->   Operation 50 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 51 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.35ns)   --->   "%select_ln49_2 = select i1 %icmp_ln51, i16 0, i16 %lhs_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 52 'select' 'select_ln49_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln49_2, i8 0"   --->   Operation 53 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%sext_ln813 = sext i23 %r_V_4"   --->   Operation 54 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %sext_ln813"   --->   Operation 55 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%dense_biases_4_V_addr = getelementptr i8 %dense_biases_4_V, i64 0, i64 %zext_ln49"   --->   Operation 56 'getelementptr' 'dense_biases_4_V_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.67ns)   --->   "%dense_biases_4_V_load = load i4 %dense_biases_4_V_addr"   --->   Operation 57 'load' 'dense_biases_4_V_load' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [vitis_test/nnet/core.cpp:56]   --->   Operation 77 'ret' 'ret_ln56' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15104, i64 15104, i64 15104"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [vitis_test/nnet/core.cpp:50]   --->   Operation 61 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %sext_ln813"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sum_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 63 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.67ns)   --->   "%dense_biases_4_V_load = load i4 %dense_biases_4_V_addr"   --->   Operation 64 'load' 'dense_biases_4_V_load' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%dense_biases_4_V_load_cast = sext i8 %dense_biases_4_V_load"   --->   Operation 65 'sext' 'dense_biases_4_V_load_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %ret_V, i32 8, i32 22"   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i8 %dense_biases_4_V_load"   --->   Operation 67 'sext' 'sext_ln813_2' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.85ns)   --->   "%x_V = add i16 %sum_V, i16 %dense_biases_4_V_load_cast"   --->   Operation 68 'add' 'x_V' <Predicate = (ifzero)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln7 = add i15 %trunc_ln, i15 %sext_ln813_2" [vitis_test/nnet/core.cpp:7]   --->   Operation 69 'add' 'add_ln7' <Predicate = (ifzero)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %x_V, i16 0"   --->   Operation 70 'icmp' 'icmp_ln1649' <Predicate = (ifzero)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln9 = select i1 %icmp_ln1649, i15 %add_ln7, i15 0" [vitis_test/nnet/core.cpp:9]   --->   Operation 71 'select' 'select_ln9' <Predicate = (ifzero)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %zext_ln49" [vitis_test/nnet/core.cpp:54]   --->   Operation 72 'getelementptr' 'output_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln54 = store i15 %select_ln9, i4 %output_addr" [vitis_test/nnet/core.cpp:54]   --->   Operation 73 'store' 'store_ln54' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 74 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln818 = store i16 %sum_V, i16 %lhs"   --->   Operation 75 'store' 'store_ln818' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_biases_4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                        (alloca           ) [ 011111]
j                          (alloca           ) [ 010000]
i                          (alloca           ) [ 010000]
indvar_flatten             (alloca           ) [ 010000]
store_ln49                 (store            ) [ 000000]
store_ln49                 (store            ) [ 000000]
store_ln49                 (store            ) [ 000000]
store_ln49                 (store            ) [ 000000]
br_ln49                    (br               ) [ 000000]
indvar_flatten_load        (load             ) [ 000000]
specpipeline_ln0           (specpipeline     ) [ 000000]
icmp_ln49                  (icmp             ) [ 011110]
add_ln49                   (add              ) [ 000000]
br_ln49                    (br               ) [ 000000]
j_load                     (load             ) [ 000000]
i_load                     (load             ) [ 000000]
icmp_ln51                  (icmp             ) [ 011110]
select_ln49                (select           ) [ 000000]
add_ln49_1                 (add              ) [ 000000]
select_ln49_1              (select           ) [ 011110]
zext_ln49_1                (zext             ) [ 000000]
j_cast2                    (zext             ) [ 000000]
shl_ln                     (bitconcatenate   ) [ 000000]
add_ln52                   (add              ) [ 000000]
zext_ln1271                (zext             ) [ 000000]
input_addr                 (getelementptr    ) [ 011000]
dense_weights_4_V_addr     (getelementptr    ) [ 011000]
add_ln51                   (add              ) [ 000000]
ifzero                     (icmp             ) [ 011111]
br_ln51                    (br               ) [ 000000]
store_ln49                 (store            ) [ 000000]
store_ln49                 (store            ) [ 000000]
store_ln51                 (store            ) [ 000000]
r_V                        (load             ) [ 000000]
sext_ln1270                (sext             ) [ 010110]
dense_weights_4_V_load     (load             ) [ 000000]
sext_ln1273                (sext             ) [ 010110]
lhs_load                   (load             ) [ 000000]
zext_ln49                  (zext             ) [ 010001]
r_V_4                      (mul              ) [ 000000]
select_ln49_2              (select           ) [ 000000]
lhs_1                      (bitconcatenate   ) [ 010001]
sext_ln813                 (sext             ) [ 010001]
dense_biases_4_V_addr      (getelementptr    ) [ 010001]
specloopname_ln0           (specloopname     ) [ 000000]
empty                      (speclooptripcount) [ 000000]
specpipeline_ln0           (specpipeline     ) [ 000000]
specloopname_ln50          (specloopname     ) [ 000000]
ret_V                      (add              ) [ 000000]
sum_V                      (partselect       ) [ 000000]
dense_biases_4_V_load      (load             ) [ 000000]
dense_biases_4_V_load_cast (sext             ) [ 000000]
trunc_ln                   (partselect       ) [ 000000]
sext_ln813_2               (sext             ) [ 000000]
x_V                        (add              ) [ 000000]
add_ln7                    (add              ) [ 000000]
icmp_ln1649                (icmp             ) [ 000000]
select_ln9                 (select           ) [ 000000]
output_addr                (getelementptr    ) [ 000000]
store_ln54                 (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
store_ln818                (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
ret_ln56                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_biases_4_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases_4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_weights_4_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_49_1_VITIS_LOOP_51_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="lhs_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="dense_weights_4_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="14" slack="0"/>
<pin id="101" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_4_V_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_4_V_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dense_biases_4_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_4_V_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_biases_4_V_load/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="1"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln54_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln49_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="14" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln49_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln49_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln49_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="3"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln49_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln49_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln51_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="10" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln49_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln49_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln49_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln49_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_cast2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shl_ln_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln52_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln1271_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln51_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="ifzero_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln49_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="14" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln49_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln51_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1270_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1273_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lhs_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="3"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln49_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="3"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln49_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="3"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="0"/>
<pin id="279" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lhs_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="dense_biases_4_V_load_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dense_biases_4_V_load_cast/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln813_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_2/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln1649_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln9_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="15" slack="0"/>
<pin id="337" dir="0" index="2" bw="15" slack="0"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln818_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="4"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln818/5 "/>
</bind>
</comp>

<comp id="348" class="1007" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/2 sext_ln813/4 ret_V/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="lhs_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="3"/>
<pin id="360" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="365" class="1005" name="j_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="379" class="1005" name="indvar_flatten_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln49_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="3"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln51_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="3"/>
<pin id="392" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln49_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="3"/>
<pin id="397" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln49_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="input_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="dense_weights_4_V_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="1"/>
<pin id="407" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_4_V_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="ifzero_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="3"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="414" class="1005" name="sext_ln1270_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="1"/>
<pin id="416" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="419" class="1005" name="sext_ln1273_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="1"/>
<pin id="421" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="424" class="1005" name="zext_ln49_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="429" class="1005" name="lhs_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="1"/>
<pin id="431" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="dense_biases_4_V_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_4_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="171" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="174" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="177" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="174" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="183" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="183" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="205" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="237"><net_src comp="183" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="165" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="197" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="233" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="91" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="104" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="302"><net_src comp="117" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="315"><net_src comp="117" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="290" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="299" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="303" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="312" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="334" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="347"><net_src comp="290" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="260" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="264" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="282" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="357"><net_src comp="348" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="361"><net_src comp="68" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="368"><net_src comp="72" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="375"><net_src comp="76" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="382"><net_src comp="80" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="389"><net_src comp="159" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="177" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="398"><net_src comp="197" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="403"><net_src comp="84" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="408"><net_src comp="97" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="413"><net_src comp="239" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="260" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="422"><net_src comp="264" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="427"><net_src comp="271" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="432"><net_src comp="282" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="437"><net_src comp="110" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
	Port: dense_biases_4_V | {}
	Port: dense_weights_4_V | {}
 - Input state : 
	Port: dense_4 : input_r | {1 2 }
	Port: dense_4 : dense_biases_4_V | {4 5 }
	Port: dense_4 : dense_weights_4_V | {1 2 }
  - Chain level:
	State 1
		store_ln49 : 1
		store_ln49 : 1
		store_ln49 : 1
		indvar_flatten_load : 1
		icmp_ln49 : 2
		add_ln49 : 2
		br_ln49 : 3
		j_load : 1
		i_load : 1
		icmp_ln51 : 2
		select_ln49 : 3
		add_ln49_1 : 2
		select_ln49_1 : 3
		zext_ln49_1 : 4
		j_cast2 : 4
		shl_ln : 4
		add_ln52 : 5
		zext_ln1271 : 6
		input_addr : 5
		r_V : 6
		dense_weights_4_V_addr : 7
		dense_weights_4_V_load : 8
		add_ln51 : 4
		ifzero : 5
		br_ln51 : 6
		store_ln49 : 3
		store_ln49 : 4
		store_ln51 : 5
	State 2
		sext_ln1270 : 1
		sext_ln1273 : 1
		r_V_4 : 2
	State 3
	State 4
		select_ln49_2 : 1
		lhs_1 : 2
		sext_ln813 : 1
		ret_V : 3
		dense_biases_4_V_addr : 1
		dense_biases_4_V_load : 2
	State 5
		sum_V : 1
		dense_biases_4_V_load_cast : 1
		trunc_ln : 1
		sext_ln813_2 : 1
		x_V : 2
		add_ln7 : 2
		icmp_ln1649 : 3
		select_ln9 : 4
		store_ln54 : 5
		store_ln818 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln49_fu_165          |    0    |    0    |    21   |
|          |         add_ln49_1_fu_191         |    0    |    0    |    12   |
|    add   |          add_ln52_fu_222          |    0    |    0    |    21   |
|          |          add_ln51_fu_233          |    0    |    0    |    17   |
|          |             x_V_fu_316            |    0    |    0    |    23   |
|          |           add_ln7_fu_322          |    0    |    0    |    22   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln49_fu_159         |    0    |    0    |    12   |
|   icmp   |          icmp_ln51_fu_177         |    0    |    0    |    11   |
|          |           ifzero_fu_239           |    0    |    0    |    11   |
|          |         icmp_ln1649_fu_328        |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln49_fu_183        |    0    |    0    |    10   |
|  select  |        select_ln49_1_fu_197       |    0    |    0    |    5    |
|          |        select_ln49_2_fu_275       |    0    |    0    |    16   |
|          |         select_ln9_fu_334         |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_348            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln49_1_fu_205        |    0    |    0    |    0    |
|   zext   |           j_cast2_fu_209          |    0    |    0    |    0    |
|          |         zext_ln1271_fu_228        |    0    |    0    |    0    |
|          |          zext_ln49_fu_271         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_214           |    0    |    0    |    0    |
|          |            lhs_1_fu_282           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sext_ln1270_fu_260        |    0    |    0    |    0    |
|   sext   |         sext_ln1273_fu_264        |    0    |    0    |    0    |
|          | dense_biases_4_V_load_cast_fu_299 |    0    |    0    |    0    |
|          |        sext_ln813_2_fu_312        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|            sum_V_fu_290           |    0    |    0    |    0    |
|          |          trunc_ln_fu_303          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   209   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| dense_biases_4_V_addr_reg_434|    4   |
|dense_weights_4_V_addr_reg_405|   14   |
|           i_reg_372          |    5   |
|       icmp_ln49_reg_386      |    1   |
|       icmp_ln51_reg_390      |    1   |
|        ifzero_reg_410        |    1   |
|    indvar_flatten_reg_379    |   14   |
|      input_addr_reg_400      |   10   |
|           j_reg_365          |   10   |
|         lhs_1_reg_429        |   24   |
|          lhs_reg_358         |   16   |
|     select_ln49_1_reg_395    |    5   |
|      sext_ln1270_reg_414     |   23   |
|      sext_ln1273_reg_419     |   23   |
|       zext_ln49_reg_424      |   64   |
+------------------------------+--------+
|             Total            |   215  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_104 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_348    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_348    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   118  ||  2.184  ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   209  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   50   |
|  Register |    -   |    -   |   215  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   215  |   259  |
+-----------+--------+--------+--------+--------+
