
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.642018                       # Number of seconds simulated
sim_ticks                                2642017697000                       # Number of ticks simulated
final_tick                               2642017697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1374939                       # Simulator instruction rate (inst/s)
host_op_rate                                  1374939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            40297073823                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453100                       # Number of bytes of host memory used
host_seconds                                    65.56                       # Real time elapsed on the host
sim_insts                                    90145783                       # Number of instructions simulated
sim_ops                                      90145783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        81763520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       184436224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          266204416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     81763520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81763520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30369728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33202112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1277555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2881816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4159444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        474527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             518783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           30947378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           69808853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100757999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      30947378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30947378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11494900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1072053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12566953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11494900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          30947378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          69808853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1073822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113324952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4159444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     518783                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4159444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   518783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              263975616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2228800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32825920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               266204416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33202112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  34825                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           28                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            273096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            224233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            229481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            230785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            212684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            291081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            266473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            249796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           264832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           393432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           272640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           302500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           270328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            69105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30113                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        41                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2642017651000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4159444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               518783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4124547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    116                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1058797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.318074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.387439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.848420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       431034     40.71%     40.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       275922     26.06%     66.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88708      8.38%     75.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55597      5.25%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40277      3.80%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23146      2.19%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17476      1.65%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12712      1.20%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113925     10.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1058797                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.258805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5910.765709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30493    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.819866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.712813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.238260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30155     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           160      0.52%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            78      0.26%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            44      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            16      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            16      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30494                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29681021750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            107017628000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20623095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7196.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25946.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        99.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3232634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  346086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     564747.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2123528740250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     88222680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    430263631000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3088743840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4915753920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1685326500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2682207000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14681737200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            17490080400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1293142320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2030482080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        172563562080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        172563562080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        290846013480                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        309587694705                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1330080940500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1313640869250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1814239465920                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1822910649435                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.687789                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.969824                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3847416                       # Transaction distribution
system.membus.trans_dist::ReadResp            3847416                       # Transaction distribution
system.membus.trans_dist::WriteReq              10594                       # Transaction distribution
system.membus.trans_dist::WriteResp             10594                       # Transaction distribution
system.membus.trans_dist::Writeback            474527                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              28                       # Transaction distribution
system.membus.trans_dist::ReadExReq            319693                       # Transaction distribution
system.membus.trans_dist::ReadExResp           319693                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2555168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2555168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6238215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6274345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8918307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2837056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2837056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     81763520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     81763520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        48047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    214805952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    214853999                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               299454575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              194                       # Total snoops (count)
system.membus.snoop_fanout::samples           4678490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4678490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4678490                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28659000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8828767000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46188217                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11942400997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26856865221                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.401124                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2575781757000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.401124                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.025070                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.025070                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400393                       # Number of tag accesses
system.iocache.tags.data_accesses              400393                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           26                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           26                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     31016854                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     31016854                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     31016854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     31016854                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     31016854                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     31016854                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44282                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44282                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000587                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000587                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       148406                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       148406                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       148406                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       148406                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       148406                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       148406                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     20138354                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20138354                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2937523743                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2937523743                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     20138354                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     20138354                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     20138354                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     20138354                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999413                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999413                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 96355.760766                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 96355.760766                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66375.717259                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66375.717259                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 96355.760766                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 96355.760766                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 96355.760766                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 96355.760766                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     15893111                       # DTB read hits
system.cpu.dtb.read_misses                      12457                       # DTB read misses
system.cpu.dtb.read_acv                            99                       # DTB read access violations
system.cpu.dtb.read_accesses                   871697                       # DTB read accesses
system.cpu.dtb.write_hits                     8214570                       # DTB write hits
system.cpu.dtb.write_misses                      1314                       # DTB write misses
system.cpu.dtb.write_acv                          170                       # DTB write access violations
system.cpu.dtb.write_accesses                  352725                       # DTB write accesses
system.cpu.dtb.data_hits                     24107681                       # DTB hits
system.cpu.dtb.data_misses                      13771                       # DTB misses
system.cpu.dtb.data_acv                           269                       # DTB access violations
system.cpu.dtb.data_accesses                  1224422                       # DTB accesses
system.cpu.itb.fetch_hits                     5916959                       # ITB hits
system.cpu.itb.fetch_misses                      6171                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5923130                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                       2642017697                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    90145783                       # Number of instructions committed
system.cpu.committedOps                      90145783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              87206305                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 392690                       # Number of float alu accesses
system.cpu.num_func_calls                     2803682                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     11354130                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     87206305                       # number of integer instructions
system.cpu.num_fp_insts                        392690                       # number of float instructions
system.cpu.num_int_register_reads           119764908                       # number of times the integer registers were read
system.cpu.num_int_register_writes           66457184                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               177263                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              180174                       # number of times the floating registers were written
system.cpu.num_mem_refs                      24166568                       # number of memory refs
system.cpu.num_load_insts                    15934420                       # Number of load instructions
system.cpu.num_store_insts                    8232148                       # Number of store instructions
system.cpu.num_idle_cycles               2192669204.499170                       # Number of idle cycles
system.cpu.num_busy_cycles               449348492.500830                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.170078                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.829922                       # Percentage of idle cycles
system.cpu.Branches                          14768902                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1599901      1.77%      1.77% # Class of executed instruction
system.cpu.op_class::IntAlu                  62596504     69.43%     71.20% # Class of executed instruction
system.cpu.op_class::IntMult                   153401      0.17%     71.37% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                   84939      0.09%     71.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4185      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.47% # Class of executed instruction
system.cpu.op_class::MemRead                 16325269     18.11%     89.58% # Class of executed instruction
system.cpu.op_class::MemWrite                 8306598      9.21%     98.79% # Class of executed instruction
system.cpu.op_class::IprAccess                1089026      1.21%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   90159823                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7133                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     238867                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82710     39.93%     39.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     39.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2625      1.27%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  121686     58.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207141                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81173     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2625      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81173     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165091                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2475196528000     93.69%     93.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               185137000      0.01%     93.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1744835000      0.07%     93.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            164888725000      6.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2642015225000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981417                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.796998                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4489      2.08%      2.08% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.11% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.11% # number of callpals executed
system.cpu.kern.callpal::swpipl                198156     91.78%     93.89% # number of callpals executed
system.cpu.kern.callpal::rdps                    6125      2.84%     96.73% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::rti                     6239      2.89%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 215908                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6931                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1987                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2303                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2047                      
system.cpu.kern.mode_good::user                  1987                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.295340                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026053                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.364852                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       344805148000     13.05%     13.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          13675568000      0.52%     13.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2283534500000     86.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4490                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7680                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7680                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54824                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54850                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           26                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  125060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        48047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2885687                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5779000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15607000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1889000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398861314                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25536000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45140783                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1276883                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.277656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            88714587                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1276883                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.477460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       95779104500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.277656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.990777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         181597261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        181597261                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     88882211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        88882211                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      88882211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         88882211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     88882211                       # number of overall hits
system.cpu.icache.overall_hits::total        88882211                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1277613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1277613                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1277613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1277613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1277613                       # number of overall misses
system.cpu.icache.overall_misses::total       1277613                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  69327518997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  69327518997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  69327518997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  69327518997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  69327518997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  69327518997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     90159824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     90159824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     90159824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     90159824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     90159824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     90159824                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.014171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014171                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.014171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.014171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014171                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54263.316824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54263.316824                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54263.316824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54263.316824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54263.316824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54263.316824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1277613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1277613                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1277613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1277613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1277613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1277613                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  63329299003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  63329299003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  63329299003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  63329299003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  63329299003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  63329299003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014171                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49568.452264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49568.452264                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49568.452264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49568.452264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49568.452264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49568.452264                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2880635                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.931160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21217810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2880635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.365671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         186231750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.931160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51138250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51138250                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     13124368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13124368                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7645707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7645707                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       227902                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       227902                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       248396                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       248396                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      20770075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20770075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     20770075                       # number of overall hits
system.cpu.dcache.overall_hits::total        20770075                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2540427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2540427                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       319721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319721                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        21696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        21696                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2860148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2860148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2860148                       # number of overall misses
system.cpu.dcache.overall_misses::total       2860148                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 130319140499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 130319140499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16691394222                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16691394222                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1245634500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1245634500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 147010534721                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 147010534721                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 147010534721                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 147010534721                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     15664795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     15664795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7965428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7965428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       249598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       249598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       248396                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       248396                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23630223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23630223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23630223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23630223                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.162174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.162174                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.040139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040139                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.086924                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086924                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.121038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.121038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121038                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51298.124488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51298.124488                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52206.124158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52206.124158                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 57413.094580                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57413.094580                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51399.625027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51399.625027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51399.625027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51399.625027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       474527                       # number of writebacks
system.cpu.dcache.writebacks::total            474527                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2540427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2540427                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       319721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       319721                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        21696                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        21696                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2860148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2860148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2860148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2860148                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 118583967501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 118583967501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15216093778                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15216093778                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1138817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1138817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 133800061279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 133800061279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 133800061279                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 133800061279                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1389952000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1389952000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2027728000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2027728000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3417680000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3417680000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.162174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.162174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.040139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.086924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.121038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.121038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121038                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46678.754202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46678.754202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47591.787146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47591.787146                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 52489.744653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52489.744653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46780.817384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46780.817384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46780.817384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46780.817384                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.166533                       # Number of seconds simulated
sim_ticks                                166533414000                       # Number of ticks simulated
final_tick                               2808551111000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4524035                       # Simulator instruction rate (inst/s)
host_op_rate                                  4524033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5000644189                       # Simulator tick rate (ticks/s)
host_mem_usage                                 454124                       # Number of bytes of host memory used
host_seconds                                    33.30                       # Real time elapsed on the host
sim_insts                                   150661065                       # Number of instructions simulated
sim_ops                                     150661065                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4902592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        10036864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14939712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4902592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4902592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4749760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6183360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            76603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           156826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         74215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           29439089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60269370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89709997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      29439089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29439089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28521363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8608483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37129846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28521363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          29439089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60269370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8610020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126839842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      233433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96615                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14681664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  258048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6166784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14939712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6183360                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4032                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   260                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5137                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  166533414000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     79                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        96739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.511014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.317843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.244452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41245     42.64%     42.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29593     30.59%     73.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10103     10.44%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4823      4.99%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2750      2.84%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1637      1.69%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1236      1.28%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          831      0.86%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4521      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        96739                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.825770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.581472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5368     95.53%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          166      2.95%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           37      0.66%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           21      0.37%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            7      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5619                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.148247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.003722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.434416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3348     59.58%     59.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2088     37.16%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            63      1.12%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            35      0.62%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            26      0.46%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             8      0.14%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.09%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            17      0.30%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            12      0.21%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             4      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.07%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5619                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2385703500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6686972250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1147005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10399.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29149.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   152771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     504573.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    72477162750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5560880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     88494320500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3410716680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5325090120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1861006125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2905555125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15464007000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18497083800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1586297520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2361713760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        183440643360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        183440643360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        336672401805                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        355780412910                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1389801772500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1373040359250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1932236844990                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1941350858325                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           687.984416                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           691.229515                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              190157                       # Transaction distribution
system.membus.trans_dist::ReadResp             190157                       # Transaction distribution
system.membus.trans_dist::WriteReq               1104                       # Transaction distribution
system.membus.trans_dist::WriteResp              1104                       # Transaction distribution
system.membus.trans_dist::Writeback             74215                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44298                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44298                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       153207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       153207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       387871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       392001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14786624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14791283                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21127731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoop_fanout::samples            330142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  330142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              330142                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3169000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1103073250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23010478                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          716710000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1468638498                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.iocache.tags.replacements                22463                       # number of replacements
system.iocache.tags.tagsinuse               15.999248                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22463                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.999248                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999953                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999953                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202344                       # Number of tag accesses
system.iocache.tags.data_accesses              202344                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           21                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           21                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6959209                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6959209                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6959209                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6959209                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6959209                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6959209                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22421                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22421                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000937                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000937                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 108737.640625                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 108737.640625                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 108737.640625                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 108737.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 108737.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 108737.640625                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3628709                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3628709                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1510500965                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1510500965                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3628709                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3628709                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3628709                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3628709                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999063                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999063                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 56698.578125                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 56698.578125                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67433.078795                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67433.078795                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 56698.578125                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 56698.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 56698.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 56698.578125                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11823780                       # DTB read hits
system.cpu.dtb.read_misses                       2251                       # DTB read misses
system.cpu.dtb.read_acv                            39                       # DTB read access violations
system.cpu.dtb.read_accesses                 11265662                       # DTB read accesses
system.cpu.dtb.write_hits                     4213486                       # DTB write hits
system.cpu.dtb.write_misses                       509                       # DTB write misses
system.cpu.dtb.write_acv                           72                       # DTB write access violations
system.cpu.dtb.write_accesses                 3731507                       # DTB write accesses
system.cpu.dtb.data_hits                     16037266                       # DTB hits
system.cpu.dtb.data_misses                       2760                       # DTB misses
system.cpu.dtb.data_acv                           111                       # DTB access violations
system.cpu.dtb.data_accesses                 14997169                       # DTB accesses
system.cpu.itb.fetch_hits                    57661851                       # ITB hits
system.cpu.itb.fetch_misses                      1407                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                57663258                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        166533414                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    60515282                       # Number of instructions committed
system.cpu.committedOps                      60515282                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              59728559                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 128806                       # Number of float alu accesses
system.cpu.num_func_calls                      479783                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6110278                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     59728559                       # number of integer instructions
system.cpu.num_fp_insts                        128806                       # number of float instructions
system.cpu.num_int_register_reads            86485104                       # number of times the integer registers were read
system.cpu.num_int_register_writes           49147793                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                85258                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               84686                       # number of times the floating registers were written
system.cpu.num_mem_refs                      16044715                       # number of memory refs
system.cpu.num_load_insts                    11829407                       # Number of load instructions
system.cpu.num_store_insts                    4215308                       # Number of store instructions
system.cpu.num_idle_cycles               105459.999999                       # Number of idle cycles
system.cpu.num_busy_cycles               166427954.000001                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999367                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000633                       # Percentage of idle cycles
system.cpu.Branches                           7186471                       # Number of branches fetched
system.cpu.op_class::No_OpClass                101955      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                  43714261     72.23%     72.40% # Class of executed instruction
system.cpu.op_class::IntMult                   490786      0.81%     73.21% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                   42529      0.07%     73.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     73.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     73.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     73.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                    8360      0.01%     73.30% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.30% # Class of executed instruction
system.cpu.op_class::MemRead                 11852979     19.59%     92.88% # Class of executed instruction
system.cpu.op_class::MemWrite                 4217169      6.97%     99.85% # Class of executed instruction
system.cpu.op_class::IprAccess                  90114      0.15%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   60518153                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      124                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16135                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3863     36.10%     36.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.48%     36.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     170      1.59%     38.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6617     61.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10701                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3854     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.64%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      170      2.14%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3854     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7929                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             161227669000     96.81%     96.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82325000      0.05%     96.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               159695000      0.10%     96.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5063641000      3.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         166533330000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582439                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   357      3.07%      3.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.25%      3.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9631     82.77%     86.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     573      4.92%     91.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     91.04% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     91.06% # number of callpals executed
system.cpu.kern.callpal::rti                      849      7.30%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.56%     99.92% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11636                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1202                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 778                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 780                      
system.cpu.kern.mode_good::user                   778                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.648918                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.786290                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        15435953000      9.27%      9.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         151006384000     90.68%     99.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             90993000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      357                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1025                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23483                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23504                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           21                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1438771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               555000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201790152                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3026000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22541522                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             76602                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.995960                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60404170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            788.545599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.995960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         121112910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        121112910                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     60441549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60441549                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      60441549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60441549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     60441549                       # number of overall hits
system.cpu.icache.overall_hits::total        60441549                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        76604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         76604                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        76604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          76604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        76604                       # number of overall misses
system.cpu.icache.overall_misses::total         76604                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4288872000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4288872000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4288872000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4288872000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4288872000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4288872000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     60518153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     60518153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     60518153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     60518153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     60518153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     60518153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001266                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001266                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001266                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55987.572451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55987.572451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55987.572451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55987.572451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55987.572451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55987.572451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        76604                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        76604                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        76604                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        76604                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        76604                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        76604                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3927908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3927908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3927908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3927908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3927908000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3927908000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001266                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001266                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001266                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001266                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51275.494752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51275.494752                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51275.494752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51275.494752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51275.494752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51275.494752                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            156802                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.908234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15887617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            156802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.322796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.908234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          32234682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         32234682                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11701929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11701929                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4155915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4155915                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11699                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11699                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        12557                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12557                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15857844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15857844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15857844                       # number of overall hits
system.cpu.dcache.overall_hits::total        15857844                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       111483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111483                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        44299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44299                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1045                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1045                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       155782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       155782                       # number of overall misses
system.cpu.dcache.overall_misses::total        155782                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6196987750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6196987750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2343887749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2343887749                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     65902000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65902000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         7999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         7999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8540875499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8540875499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8540875499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8540875499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11813412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11813412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4200214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4200214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        12744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        12558                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12558                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     16013626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16013626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     16013626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16013626                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009437                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010547                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.081999                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081999                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000080                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000080                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009728                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55586.840595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55586.840595                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52910.624371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52910.624371                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63064.114833                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63064.114833                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54825.817482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54825.817482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54825.817482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54825.817482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        74215                       # number of writebacks
system.cpu.dcache.writebacks::total             74215                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111483                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        44299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44299                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1045                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1045                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       155782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       155782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       155782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       155782                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5670046250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5670046250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2140386251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2140386251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     60686000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60686000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7810432501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7810432501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7810432501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7810432501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    168292000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    168292000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    179958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    179958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    348250000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    348250000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.081999                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081999                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000080                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009728                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50860.187203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50860.187203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48316.807400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48316.807400                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 58072.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58072.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50136.938164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50136.938164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50136.938164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50136.938164                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.562807                       # Number of seconds simulated
sim_ticks                                562806637000                       # Number of ticks simulated
final_tick                               3371357748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3047723                       # Simulator instruction rate (inst/s)
host_op_rate                                  3047722                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5604704292                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455148                       # Number of bytes of host memory used
host_seconds                                   100.42                       # Real time elapsed on the host
sim_insts                                   306042585                       # Number of instructions simulated
sim_ops                                     306042585                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4748736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       195064128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          199812928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4748736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4748736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     83940480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84780160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            74199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3047877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3122077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1311570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1324690                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8437598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          346591734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             355029445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8437598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8437598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       149146216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1491951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150638167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       149146216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8437598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         346591734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1492065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            505667612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3122077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1324690                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3122077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1324690                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              196820992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2991936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82606528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               199812928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84780160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  46749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33964                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            194527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            223612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            183890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            179788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            192195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            185885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           192069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           199918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           194983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           212581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           191328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             77375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            82412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78740                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  562806637000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3122077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1324690                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3075327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  40637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  74778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  74895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  75112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  75295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  75456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  75544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  75461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  75491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  75750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  75809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  75794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1057935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.124507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.206864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.327230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       472416     44.65%     44.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       241788     22.85%     67.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103083      9.74%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50171      4.74%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30685      2.90%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25282      2.39%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24536      2.32%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16833      1.59%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        93141      8.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1057935                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        75475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.746525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.193932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          67951     90.03%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         7149      9.47%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          268      0.36%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           57      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           18      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         75475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        75475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.101385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.069585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         34669     45.93%     45.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         40700     53.93%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         75475                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26407834250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             84070234250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15376640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8587.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27337.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       349.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       146.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    355.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2323530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  984586                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     126565.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7068436500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     18793320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    536944209000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7336700280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9397042200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4003159875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5127354375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27292613400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            30655965600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5702400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6609418560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        220200377280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        220200377280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        667784566755                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        686386232325                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1437035909250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1420718658750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2369355726840                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2379095049090                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.790741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.679588                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2414519                       # Transaction distribution
system.membus.trans_dist::ReadResp            2414519                       # Transaction distribution
system.membus.trans_dist::WriteReq               2284                       # Transaction distribution
system.membus.trans_dist::WriteResp              2284                       # Transaction distribution
system.membus.trans_dist::Writeback           1311570                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            711316                       # Transaction distribution
system.membus.trans_dist::ReadExResp           711316                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       148399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       148399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        12020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7407326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7419346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7594018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4748736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4748736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11317                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    279004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    279015925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284604405                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               32                       # Total snoops (count)
system.membus.snoop_fanout::samples           4446810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4446810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4446810                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8294000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15044334750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13422491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          697962500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28411847499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.0                       # Layer utilization (%)
system.iocache.tags.replacements                13152                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13152                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118384                       # Number of tag accesses
system.iocache.tags.data_accesses              118384                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3412731                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3412731                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3412731                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3412731                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3412731                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3412731                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 106647.843750                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 106647.843750                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 106647.843750                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 106647.843750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 106647.843750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 106647.843750                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1747231                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1747231                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    879945368                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    879945368                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1747231                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1747231                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1747231                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1747231                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 54600.968750                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 54600.968750                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67069.006707                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67069.006707                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 54600.968750                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 54600.968750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 54600.968750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 54600.968750                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     34445894                       # DTB read hits
system.cpu.dtb.read_misses                     443007                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                 33758791                       # DTB read accesses
system.cpu.dtb.write_hits                     8389418                       # DTB write hits
system.cpu.dtb.write_misses                    292476                       # DTB write misses
system.cpu.dtb.write_acv                           43                       # DTB write access violations
system.cpu.dtb.write_accesses                 6943788                       # DTB write accesses
system.cpu.dtb.data_hits                     42835312                       # DTB hits
system.cpu.dtb.data_misses                     735483                       # DTB misses
system.cpu.dtb.data_acv                            69                       # DTB access violations
system.cpu.dtb.data_accesses                 40702579                       # DTB accesses
system.cpu.itb.fetch_hits                   149361429                       # ITB hits
system.cpu.itb.fetch_misses                       907                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               149362336                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        562806637                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   155381520                       # Number of instructions committed
system.cpu.committedOps                     155381520                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             108335994                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               79742362                       # Number of float alu accesses
system.cpu.num_func_calls                      275923                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6809684                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    108335994                       # number of integer instructions
system.cpu.num_fp_insts                      79742362                       # number of float instructions
system.cpu.num_int_register_reads           240058340                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64702411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             98132591                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            72521510                       # number of times the floating registers were written
system.cpu.num_mem_refs                      43643346                       # number of memory refs
system.cpu.num_load_insts                    34960045                       # Number of load instructions
system.cpu.num_store_insts                    8683301                       # Number of store instructions
system.cpu.num_idle_cycles               45600.000000                       # Number of idle cycles
system.cpu.num_busy_cycles                  562761037                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999919                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000081                       # Percentage of idle cycles
system.cpu.Branches                           7171013                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1973453      1.26%      1.26% # Class of executed instruction
system.cpu.op_class::IntAlu                  57727342     36.98%     38.24% # Class of executed instruction
system.cpu.op_class::IntMult                    14846      0.01%     38.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     38.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                31870279     20.41%     58.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                 1823778      1.17%     59.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                  297354      0.19%     60.02% # Class of executed instruction
system.cpu.op_class::FloatMult                9385360      6.01%     66.04% # Class of executed instruction
system.cpu.op_class::FloatDiv                 1820596      1.17%     67.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      1      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.20% # Class of executed instruction
system.cpu.op_class::MemRead                 35013013     22.43%     89.63% # Class of executed instruction
system.cpu.op_class::MemWrite                 8686390      5.56%     95.19% # Class of executed instruction
system.cpu.op_class::IprAccess                7504660      4.81%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  156117072                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     767269                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10533     37.88%     37.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.25%     38.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     577      2.08%     40.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16628     59.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                27807                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10530     48.51%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.32%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      577      2.66%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10530     48.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21706                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             549311587000     97.60%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                91317000      0.02%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               806767000      0.14%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12596887000      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         562806558000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999715                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.633269                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.780595                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   262      0.87%      0.87% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.04%      0.91% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24217     80.28%     81.20% # number of callpals executed
system.cpu.kern.callpal::rdps                    1298      4.30%     85.50% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     85.51% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     85.51% # number of callpals executed
system.cpu.kern.callpal::rti                     2944      9.76%     95.27% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      3.49%     98.76% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     98.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  30164                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3206                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2841                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2841                      
system.cpu.kern.mode_good::user                  2841                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.886151                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.939639                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        37488240000      6.66%      6.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         525318318000     93.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      262                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3758                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3758                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15402                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15404                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11317                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   851253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1299000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118163090                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9736000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13189509                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             74197                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           156099351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2103.849900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         312308344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        312308344                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    156042872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       156042872                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     156042872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        156042872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    156042872                       # number of overall hits
system.cpu.icache.overall_hits::total       156042872                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        74200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         74200                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        74200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          74200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        74200                       # number of overall misses
system.cpu.icache.overall_misses::total         74200                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4364279500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4364279500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4364279500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4364279500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4364279500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4364279500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    156117072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    156117072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    156117072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    156117072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    156117072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    156117072                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000475                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000475                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58817.783019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58817.783019                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58817.783019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58817.783019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58817.783019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58817.783019                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        74200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        74200                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        74200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        74200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        74200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        74200                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4007154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4007154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4007154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4007154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4007154500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4007154500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54004.777628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54004.777628                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54004.777628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54004.777628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54004.777628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54004.777628                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3047857                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.982159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39851495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3047857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.075251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.982159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          88845557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         88845557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     32148430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32148430                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7643168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7643168                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        28295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        28295                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        31069                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        31069                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      39791598                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39791598                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     39791598                       # number of overall hits
system.cpu.dcache.overall_hits::total        39791598                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2332696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2332696                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711317                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3865                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3865                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3044013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3044013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3044013                       # number of overall misses
system.cpu.dcache.overall_misses::total       3044013                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 124302293250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 124302293250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  37948623749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37948623749                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    244347500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    244347500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 162250916999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162250916999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 162250916999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162250916999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     34481126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34481126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8354485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8354485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        32160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        32160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        31069                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        31069                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42835611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42835611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42835611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42835611                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067651                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.085142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085142                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.120180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.120180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.071063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53286.966347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53286.966347                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53349.805711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53349.805711                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63220.569211                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63220.569211                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53301.650485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53301.650485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53301.650485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53301.650485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1311570                       # number of writebacks
system.cpu.dcache.writebacks::total           1311570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2332696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2332696                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711317                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         3865                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3865                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3044013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3044013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044013                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 113498524750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 113498524750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  34637774251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34637774251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    225018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    225018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 148136299001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 148136299001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 148136299001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 148136299001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    740682000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    740682000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    441418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    441418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1182100000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1182100000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.085142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.120180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.120180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48655.514799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48655.514799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48695.271238                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48695.271238                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 58219.534282                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58219.534282                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48664.804980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48664.804980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48664.804980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48664.804980                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.199990                       # Number of seconds simulated
sim_ticks                                199990231000                       # Number of ticks simulated
final_tick                               3571347979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5246244                       # Simulator instruction rate (inst/s)
host_op_rate                                  5246241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2740829894                       # Simulator tick rate (ticks/s)
host_mem_usage                                 456172                       # Number of bytes of host memory used
host_seconds                                    72.97                       # Real time elapsed on the host
sim_insts                                   382802518                       # Number of instructions simulated
sim_ops                                     382802518                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5361856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13800384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19162368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5361856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5361856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7262016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8642368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            83779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           215631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              299412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        113469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26810590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           69005291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95816520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26810590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26810590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36311854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6902097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43213951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36311854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26810590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          69005291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6902737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139030471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      299412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    299412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18997632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8609984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19162368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8642368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2574                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   503                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9660                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  199990231000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                299412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  296835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     50                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.122898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.634945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.409660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48248     42.84%     42.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33158     29.44%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8687      7.71%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4576      4.06%     84.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3644      3.24%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2053      1.82%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1849      1.64%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1720      1.53%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8695      7.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.619392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.058758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7792     98.76%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           80      1.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           11      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.050824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.958607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.462357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4569     57.91%     57.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3139     39.78%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            70      0.89%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            31      0.39%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            21      0.27%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      0.20%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            10      0.13%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            15      0.19%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7890                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3163326500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8729039000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1484190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10656.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29406.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        94.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   206020                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     460330.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    80404725250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6678100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    112907482750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7665605640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9919665000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4182622125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5412515625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28234338600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32029576800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6096085920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7087597200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        233262740880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        233262740880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        720892218015                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        753770553030                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1510444149000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1481603504250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2510777760180                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2523086152785                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.034636                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.481069                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              222169                       # Transaction distribution
system.membus.trans_dist::ReadResp             222169                       # Transaction distribution
system.membus.trans_dist::WriteReq               2174                       # Transaction distribution
system.membus.trans_dist::WriteResp              2174                       # Transaction distribution
system.membus.trans_dist::Writeback            113469                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80786                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80786                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       167559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       167559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       544733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       556043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 766803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5361856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5361856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21062400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21071612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27813948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoop_fanout::samples            434528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  434528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              434528                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7829000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1514830000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22157234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          784306500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2023281499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                21631                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21631                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194767                       # Number of tag accesses
system.iocache.tags.data_accesses              194767                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           11                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           11                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6874960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6874960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6874960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6874960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6874960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6874960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21579                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21579                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000510                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000510                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 109126.349206                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109126.349206                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 109126.349206                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109126.349206                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 109126.349206                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109126.349206                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3596960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3596960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1457095818                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1457095818                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3596960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3596960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3596960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3596960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999490                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999490                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57094.603175                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57094.603175                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67558.225983                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67558.225983                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57094.603175                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57094.603175                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57094.603175                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57094.603175                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     10866101                       # DTB read hits
system.cpu.dtb.read_misses                       2701                       # DTB read misses
system.cpu.dtb.read_acv                            39                       # DTB read access violations
system.cpu.dtb.read_accesses                 10100163                       # DTB read accesses
system.cpu.dtb.write_hits                     3369831                       # DTB write hits
system.cpu.dtb.write_misses                       833                       # DTB write misses
system.cpu.dtb.write_acv                           69                       # DTB write access violations
system.cpu.dtb.write_accesses                 2574494                       # DTB write accesses
system.cpu.dtb.data_hits                     14235932                       # DTB hits
system.cpu.dtb.data_misses                       3534                       # DTB misses
system.cpu.dtb.data_acv                           108                       # DTB access violations
system.cpu.dtb.data_accesses                 12674657                       # DTB accesses
system.cpu.itb.fetch_hits                    72537944                       # ITB hits
system.cpu.itb.fetch_misses                      1451                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                72539395                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        199990231                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    76759933                       # Number of instructions committed
system.cpu.committedOps                      76759933                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              60347051                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               14200886                       # Number of float alu accesses
system.cpu.num_func_calls                      825229                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9391780                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     60347051                       # number of integer instructions
system.cpu.num_fp_insts                      14200886                       # number of float instructions
system.cpu.num_int_register_reads           103463297                       # number of times the integer registers were read
system.cpu.num_int_register_writes           41533841                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             14670377                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            13187662                       # number of times the floating registers were written
system.cpu.num_mem_refs                      14244480                       # number of memory refs
system.cpu.num_load_insts                    10872438                       # Number of load instructions
system.cpu.num_store_insts                    3372042                       # Number of store instructions
system.cpu.num_idle_cycles               96000.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               199894231.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999520                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000480                       # Percentage of idle cycles
system.cpu.Branches                          10579062                       # Number of branches fetched
system.cpu.op_class::No_OpClass               8473285     11.04%     11.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  46073841     60.02%     71.06% # Class of executed instruction
system.cpu.op_class::IntMult                   289945      0.38%     71.44% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                 4320346      5.63%     77.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                  327687      0.43%     77.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.49% # Class of executed instruction
system.cpu.op_class::FloatMult                2676755      3.49%     80.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                  196413      0.26%     81.23% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.23% # Class of executed instruction
system.cpu.op_class::MemRead                 10908878     14.21%     95.45% # Class of executed instruction
system.cpu.op_class::MemWrite                 3374217      4.40%     99.84% # Class of executed instruction
system.cpu.op_class::IprAccess                 122208      0.16%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   76763575                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      22404                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     6134     38.32%     38.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     102      0.64%     38.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     205      1.28%     40.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9566     59.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16007                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6124     48.78%     48.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      102      0.81%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      205      1.63%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6124     48.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12555                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             192399374000     96.20%     96.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               141396000      0.07%     96.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               183596000      0.09%     96.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7265944000      3.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         199990310000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998370                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.640184                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.784344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   368      2.16%      2.16% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.16%      2.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14554     85.59%     87.91% # number of callpals executed
system.cpu.kern.callpal::rdps                     701      4.12%     92.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     92.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     92.07% # number of callpals executed
system.cpu.kern.callpal::rti                     1146      6.74%     98.81% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.15%     99.96% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  17004                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1514                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1019                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1019                      
system.cpu.kern.mode_good::user                  1019                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.673052                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.804580                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22343083000     11.17%     11.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         177647227000     88.83%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      368                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3544                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3544                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23731                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23742                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           11                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1390068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               672000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194287012                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9136000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21700766                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             83779                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            76703455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            915.545125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.997091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         153610930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        153610930                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     76679795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        76679795                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      76679795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         76679795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     76679795                       # number of overall hits
system.cpu.icache.overall_hits::total        76679795                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        83780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83780                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        83780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        83780                       # number of overall misses
system.cpu.icache.overall_misses::total         83780                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4700561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4700561500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4700561500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4700561500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4700561500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4700561500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     76763575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     76763575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     76763575                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     76763575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     76763575                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     76763575                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001091                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001091                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56106.009788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56106.009788                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56106.009788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56106.009788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56106.009788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56106.009788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        83780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83780                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        83780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        83780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83780                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4304868500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4304868500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4304868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4304868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4304868500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4304868500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001091                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51383.009071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51383.009071                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51383.009071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51383.009071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51383.009071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51383.009071                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            215603                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.886835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14009056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            215603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.976165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.886835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28683701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28683701                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10714450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10714450                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3269596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3269596                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        16922                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16922                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        17435                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17435                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13984046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13984046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13984046                       # number of overall hits
system.cpu.dcache.overall_hits::total        13984046                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       133402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133402                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        80787                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80787                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1443                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       214189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         214189                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       214189                       # number of overall misses
system.cpu.dcache.overall_misses::total        214189                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7599801750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7599801750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4324676249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4324676249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     88225500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     88225500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11924477999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11924477999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11924477999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11924477999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10847852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10847852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3350383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3350383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        18365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        18365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        17435                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17435                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14198235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14198235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14198235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14198235                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012298                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024113                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.078573                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078573                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015086                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56969.174000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56969.174000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53531.833698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53531.833698                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 61140.332640                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 61140.332640                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55672.690937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55672.690937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55672.690937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55672.690937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       113469                       # number of writebacks
system.cpu.dcache.writebacks::total            113469                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       133402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       133402                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80787                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1443                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1443                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       214189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       214189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       214189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       214189                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6970184250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6970184250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3951955751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3951955751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     81104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     81104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10922140001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10922140001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10922140001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10922140001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    677962000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    677962000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    397148000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    397148000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1075110000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1075110000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.078573                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078573                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015086                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52249.473396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52249.473396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48918.213958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48918.213958                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56205.474705                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56205.474705                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50993.001513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50993.001513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50993.001513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50993.001513                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.050469                       # Number of seconds simulated
sim_ticks                                 50469237000                       # Number of ticks simulated
final_tick                               3621817216000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20479192                       # Simulator instruction rate (inst/s)
host_op_rate                                 20479161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2587032300                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457196                       # Number of bytes of host memory used
host_seconds                                    19.51                       # Real time elapsed on the host
sim_insts                                   399518103                       # Number of instructions simulated
sim_ops                                     399518103                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2629568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5490432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2629568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2629568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3472512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4209792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            41087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            85788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         54258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65778                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           52102393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          108787696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160893893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      52102393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52102393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        68804527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       14608503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83413030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        68804527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          52102393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         108787696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       14612307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            244306923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      126878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8034752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4204736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8120192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4209792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1335                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    74                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4354                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   50469237000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  125540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.331065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.686797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.728466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17431     36.51%     36.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15665     32.81%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4577      9.59%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2408      5.04%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1450      3.04%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          942      1.97%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          745      1.56%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          605      1.27%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3926      8.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.977076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.567315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3833     97.63%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           68      1.73%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.31%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.734335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.108274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2814     71.68%     71.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1041     26.52%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            25      0.64%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.28%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.36%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.18%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3926                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1291229500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3645160750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  627715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10285.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29035.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       159.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    160.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    89444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     261965.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    29371107500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1685320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     19413277000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7827639120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10118636640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4271033250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5521081500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28692112800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32551092600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6304456800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7304955840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        236559226800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        236559226800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        733145824935                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        765925433100                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1529977654500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1501223612250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2546777948205                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2559204038730                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.177575                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.608478                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               88426                       # Transaction distribution
system.membus.trans_dist::ReadResp              88426                       # Transaction distribution
system.membus.trans_dist::WriteReq               1583                       # Transaction distribution
system.membus.trans_dist::WriteResp              1583                       # Transaction distribution
system.membus.trans_dist::Writeback             54258                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41745                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41745                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        82175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        82175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       225836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       235528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 340778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2629568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2629568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8962944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8969367                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12336407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples            192695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  192695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              192695                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6429000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           718921750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11822990                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          384738500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          809001499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.iocache.tags.replacements                11552                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11552                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103968                       # Number of tag accesses
system.iocache.tags.data_accesses              103968                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3542233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3542233                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3542233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3542233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3542233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3542233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110694.781250                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110694.781250                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110694.781250                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110694.781250                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110694.781250                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110694.781250                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1873733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1873733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    767940570                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    767940570                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1873733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1873733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1873733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1873733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 58554.156250                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 58554.156250                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66661.507812                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66661.507812                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 58554.156250                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 58554.156250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 58554.156250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 58554.156250                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2724909                       # DTB read hits
system.cpu.dtb.read_misses                       1640                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                  2288567                       # DTB read accesses
system.cpu.dtb.write_hits                     1730833                       # DTB write hits
system.cpu.dtb.write_misses                       663                       # DTB write misses
system.cpu.dtb.write_acv                           43                       # DTB write access violations
system.cpu.dtb.write_accesses                 1306261                       # DTB write accesses
system.cpu.dtb.data_hits                      4455742                       # DTB hits
system.cpu.dtb.data_misses                       2303                       # DTB misses
system.cpu.dtb.data_acv                            69                       # DTB access violations
system.cpu.dtb.data_accesses                  3594828                       # DTB accesses
system.cpu.itb.fetch_hits                    14360124                       # ITB hits
system.cpu.itb.fetch_misses                       867                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                14360991                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         50469237                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    16715585                       # Number of instructions committed
system.cpu.committedOps                      16715585                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              12961072                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                5634319                       # Number of float alu accesses
system.cpu.num_func_calls                      406517                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1226524                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     12961072                       # number of integer instructions
system.cpu.num_fp_insts                       5634319                       # number of float instructions
system.cpu.num_int_register_reads            24591466                       # number of times the integer registers were read
system.cpu.num_int_register_writes            8285299                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              6893652                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4585821                       # number of times the floating registers were written
system.cpu.num_mem_refs                       4461410                       # number of memory refs
system.cpu.num_load_insts                     2729090                       # Number of load instructions
system.cpu.num_store_insts                    1732320                       # Number of store instructions
system.cpu.num_idle_cycles               40799.999999                       # Number of idle cycles
system.cpu.num_busy_cycles               50428437.000001                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999192                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000808                       # Percentage of idle cycles
system.cpu.Branches                           1738644                       # Number of branches fetched
system.cpu.op_class::No_OpClass                558232      3.34%      3.34% # Class of executed instruction
system.cpu.op_class::IntAlu                   8365984     50.04%     53.38% # Class of executed instruction
system.cpu.op_class::IntMult                    36779      0.22%     53.60% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.60% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1785026     10.68%     64.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                   97454      0.58%     64.86% # Class of executed instruction
system.cpu.op_class::FloatCvt                  142624      0.85%     65.71% # Class of executed instruction
system.cpu.op_class::FloatMult                1138410      6.81%     72.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                   35072      0.21%     72.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::MemRead                  2752694     16.47%     89.20% # Class of executed instruction
system.cpu.op_class::MemWrite                 1733466     10.37%     99.57% # Class of executed instruction
system.cpu.op_class::IprAccess                  72216      0.43%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   16717957                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12987                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3761     41.89%     41.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.77%     42.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      51      0.57%     43.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5097     56.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8978                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3758     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.90%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       51      0.67%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3758     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7636                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              46091531000     91.33%     91.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85004000      0.17%     91.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                51717000      0.10%     91.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4241027000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          50469279000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999202                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.737296                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.850524                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   243      2.52%      2.52% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.14%      2.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8230     85.48%     88.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     237      2.46%     90.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.62% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.64% # number of callpals executed
system.cpu.kern.callpal::rti                      628      6.52%     97.16% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.36%     98.53% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.59% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.40%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9628                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               871                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 546                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 546                      
system.cpu.kern.mode_good::user                   546                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.626866                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.770642                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        12112218000     24.00%     24.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          38357061000     76.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      243                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3295                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3295                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13103                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13103                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6423                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743959                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               239000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103757293                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8109000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11588010                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             41086                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.986322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16606221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41086                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            404.181984                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.986322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33477002                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33477002                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     16676869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16676869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16676869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16676869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16676869                       # number of overall hits
system.cpu.icache.overall_hits::total        16676869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41088                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41088                       # number of overall misses
system.cpu.icache.overall_misses::total         41088                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2313679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2313679500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2313679500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2313679500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2313679500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2313679500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16717957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16717957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16717957                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16717957                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16717957                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16717957                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002458                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002458                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56310.346086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56310.346086                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56310.346086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56310.346086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56310.346086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56310.346086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41088                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41088                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41088                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41088                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41088                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2119434500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2119434500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2119434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2119434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2119434500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2119434500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002458                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51582.810066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51582.810066                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51582.810066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51582.810066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51582.810066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51582.810066                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             85783                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.984900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4374235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.991863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.984900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8992914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8992914                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2669814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2669814                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1677647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1677647                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10009                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10009                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4347461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4347461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4347461                       # number of overall hits
system.cpu.dcache.overall_hits::total         4347461                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        43398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43398                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        41746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41746                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          645                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          645                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        85144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          85144                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        85144                       # number of overall misses
system.cpu.dcache.overall_misses::total         85144                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2414350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2414350000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2258625499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2258625499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     40212000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     40212000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4672975499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4672975499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4672975499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4672975499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2713212                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2713212                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1719393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1719393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10009                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10009                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4432605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4432605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4432605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4432605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015995                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024279                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.058909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019209                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55632.748053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55632.748053                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54103.997964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54103.997964                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 62344.186047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62344.186047                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54883.203737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54883.203737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54883.203737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54883.203737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        54258                       # number of writebacks
system.cpu.dcache.writebacks::total             54258                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        43398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43398                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41746                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          645                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          645                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        85144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        85144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        85144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        85144                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2210476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2210476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2064966501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2064966501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     36990000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     36990000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4275442501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4275442501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4275442501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4275442501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    648416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    648416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    301916000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    301916000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    950332000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    950332000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.058909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019209                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50934.973962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50934.973962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49465.014636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49465.014636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 57348.837209                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57348.837209                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50214.254686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50214.254686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50214.254686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50214.254686                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.149645                       # Number of seconds simulated
sim_ticks                                1149644687000                       # Number of ticks simulated
final_tick                               4771461903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1931560                       # Simulator instruction rate (inst/s)
host_op_rate                                  1931560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2572525902                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457196                       # Number of bytes of host memory used
host_seconds                                   446.89                       # Real time elapsed on the host
sim_insts                                   863201146                       # Number of instructions simulated
sim_ops                                     863201146                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        31949184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5453504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37402880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     31949184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31949184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2605952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3126144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           499206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            85211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              584420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         40718                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27790485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4743643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32534296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27790485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27790485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2266746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         452481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2719226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2266746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27790485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4743643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         452648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35253522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      584420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48846                       # Number of write requests accepted
system.mem_ctrls.readBursts                    584420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               37105856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  297024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2994240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37402880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3126144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4641                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2069                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             91838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4872                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1149644687000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                584420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  579777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       167103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.981137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.717358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.546855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57854     34.62%     34.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49554     29.65%     64.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27142     16.24%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9980      5.97%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7147      4.28%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4260      2.55%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2601      1.56%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2573      1.54%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5992      3.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       167103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     209.387505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.457798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    715.851175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2596     93.75%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           43      1.55%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           50      1.81%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      0.29%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.25%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.07%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            5      0.18%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            8      0.29%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           40      1.44%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            6      0.22%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2769                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.895991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.772538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.491463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1979     71.47%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.37%     72.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              636     22.97%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.83%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.29%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.29%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.22%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.22%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.18%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.18%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.14%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.22%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.22%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.25%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.11%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.18%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.18%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                7      0.25%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.07%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2769                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4577279750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15448136000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2898895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7894.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26644.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   423819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1815421.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   922893500000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     38389260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    188364838750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8520936480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10688668200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4649320500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5832110625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31626621000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34139071200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6428918160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7483661280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        311648619360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        311648619360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        877284360045                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        858951881820                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2093328902250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2109410023500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3333487677795                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3338154035985                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.630397                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.608370                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              553660                       # Transaction distribution
system.membus.trans_dist::ReadResp             553660                       # Transaction distribution
system.membus.trans_dist::WriteReq               1904                       # Transaction distribution
system.membus.trans_dist::WriteResp              1904                       # Transaction distribution
system.membus.trans_dist::Writeback             40718                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31475                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31475                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       998430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       998430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       211168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       216304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1231029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     31949184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     31949184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        12047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8059456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8071503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40541071                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               51                       # Total snoops (count)
system.membus.snoop_fanout::samples            633345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  633345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              633345                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4472000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1024117250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8462246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4653474000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          801705986                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73508                       # Number of tag accesses
system.iocache.tags.data_accesses               73508                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4002967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4002967                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4002967                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4002967                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4002967                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4002967                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000492                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000492                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 111193.527778                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 111193.527778                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 111193.527778                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 111193.527778                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 111193.527778                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 111193.527778                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2126967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2126967                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    557987737                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    557987737                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2126967                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2126967                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2126967                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2126967                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999508                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999508                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 59082.416667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59082.416667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68650.066068                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68650.066068                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 59082.416667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 59082.416667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 59082.416667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 59082.416667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     63772030                       # DTB read hits
system.cpu.dtb.read_misses                       3510                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                 62642788                       # DTB read accesses
system.cpu.dtb.write_hits                    30874712                       # DTB write hits
system.cpu.dtb.write_misses                       487                       # DTB write misses
system.cpu.dtb.write_acv                           77                       # DTB write access violations
system.cpu.dtb.write_accesses                30104629                       # DTB write accesses
system.cpu.dtb.data_hits                     94646742                       # DTB hits
system.cpu.dtb.data_misses                       3997                       # DTB misses
system.cpu.dtb.data_acv                           124                       # DTB access violations
system.cpu.dtb.data_accesses                 92747417                       # DTB accesses
system.cpu.itb.fetch_hits                   458406269                       # ITB hits
system.cpu.itb.fetch_misses                      1947                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               458408216                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                       1149644687                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   463683043                       # Number of instructions committed
system.cpu.committedOps                     463683043                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             441206533                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  16494                       # Number of float alu accesses
system.cpu.num_func_calls                      729497                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     16513120                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    441206533                       # number of integer instructions
system.cpu.num_fp_insts                         16494                       # number of float instructions
system.cpu.num_int_register_reads           652668207                       # number of times the integer registers were read
system.cpu.num_int_register_writes          393493767                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                10242                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                9697                       # number of times the floating registers were written
system.cpu.num_mem_refs                      94657944                       # number of memory refs
system.cpu.num_load_insts                    63780084                       # Number of load instructions
system.cpu.num_store_insts                   30877860                       # Number of store instructions
system.cpu.num_idle_cycles               79200.000000                       # Number of idle cycles
system.cpu.num_busy_cycles                 1149565487                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999931                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000069                       # Percentage of idle cycles
system.cpu.Branches                          17456855                       # Number of branches fetched
system.cpu.op_class::No_OpClass              22179128      4.78%      4.78% # Class of executed instruction
system.cpu.op_class::IntAlu                 327223832     70.57%     75.35% # Class of executed instruction
system.cpu.op_class::IntMult                 19372932      4.18%     79.53% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4548      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatDiv                     796      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.53% # Class of executed instruction
system.cpu.op_class::MemRead                 63822008     13.76%     93.30% # Class of executed instruction
system.cpu.op_class::MemWrite                30881586      6.66%     99.96% # Class of executed instruction
system.cpu.op_class::IprAccess                 202334      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  463687164                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      40529                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7882     25.51%     25.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.14%     25.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1177      3.81%     29.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   21801     70.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30903                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7872     46.40%     46.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.25%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1177      6.94%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7872     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16964                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1135128751000     98.74%     98.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66376000      0.01%     98.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               969752000      0.08%     98.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13479648000      1.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1149644527000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.361084                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.548943                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   469      1.41%      1.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.08%      1.49% # number of callpals executed
system.cpu.kern.callpal::swpipl                 27635     83.14%     84.62% # number of callpals executed
system.cpu.kern.callpal::rdps                    2674      8.04%     92.67% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.01%     92.67% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.01%     92.68% # number of callpals executed
system.cpu.kern.callpal::rti                     2048      6.16%     98.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      0.98%     99.83% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  33241                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2517                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1977                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1977                      
system.cpu.kern.mode_good::user                  1977                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.785459                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.879840                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29787939000      2.59%      2.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1119856588000     97.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      469                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq               10028                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10032                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   21464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   532527                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2529000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73258950                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3232000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8204754                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            499173                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.959661                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           463176007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            499173                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            927.886739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.959661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         927873552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        927873552                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    463187940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       463187940                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     463187940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        463187940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    463187940                       # number of overall hits
system.cpu.icache.overall_hits::total       463187940                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       499224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        499224                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       499224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         499224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       499224                       # number of overall misses
system.cpu.icache.overall_misses::total        499224                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26260964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26260964000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26260964000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26260964000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26260964000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26260964000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    463687164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    463687164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    463687164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    463687164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    463687164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    463687164                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001077                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001077                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52603.568739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52603.568739                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52603.568739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52603.568739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52603.568739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52603.568739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       499224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       499224                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       499224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       499224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       499224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       499224                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  23943152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23943152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  23943152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23943152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  23943152000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23943152000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001077                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47960.739067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47960.739067                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47960.739067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47960.739067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47960.739067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47960.739067                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             85166                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.980277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            94567706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1110.392715                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.980277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         189383621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        189383621                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     63702572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        63702572                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30821320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30821320                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19555                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        20533                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20533                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      94523892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         94523892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     94523892                       # number of overall hits
system.cpu.dcache.overall_hits::total        94523892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        52541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52541                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        31489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31489                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1195                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1195                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        84030                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        84030                       # number of overall misses
system.cpu.dcache.overall_misses::total         84030                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3081761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3081761000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1577784986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1577784986                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     71519000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     71519000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4659545986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4659545986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4659545986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4659545986                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     63755113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     63755113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30852809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30852809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        20750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        20533                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20533                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     94607922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     94607922                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     94607922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     94607922                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000824                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001021                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.057590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000888                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58654.403228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58654.403228                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50105.909556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50105.909556                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 59848.535565                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59848.535565                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55450.981626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55450.981626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55450.981626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55450.981626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        40718                       # number of writebacks
system.cpu.dcache.writebacks::total             40718                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        52541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52541                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        31489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31489                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        84030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        84030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84030                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2826943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2826943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1434483014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1434483014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     65617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     65617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4261426014                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4261426014                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4261426014                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4261426014                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    113338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    113338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    349958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    349958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    463296000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    463296000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000888                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000888                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000888                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53804.514570                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53804.514570                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45555.051415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45555.051415                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 54909.623431                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54909.623431                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50713.150232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50713.150232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50713.150232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50713.150232                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.302047                       # Number of seconds simulated
sim_ticks                                302047139000                       # Number of ticks simulated
final_tick                               5073509042000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7488849                       # Simulator instruction rate (inst/s)
host_op_rate                                  7488848                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2322659486                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457196                       # Number of bytes of host memory used
host_seconds                                   130.04                       # Real time elapsed on the host
sim_insts                                   973876964                       # Number of instructions simulated
sim_ops                                     973876964                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2674880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14017152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16692160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2674880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2674880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8000064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8704576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            41795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           219018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              260815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125001                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             136009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8855836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           46407167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55263427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8855836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8855836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26486144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2332457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28818601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26486144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8855836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          46407167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2332881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             84082028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      260815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     136009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   136009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16573184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  118976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8682688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16692160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8704576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10405                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  302047139000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               136009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  258954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       130085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.137679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.917408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.429303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57437     44.15%     44.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42931     33.00%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10844      8.34%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5653      4.35%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3606      2.77%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3626      2.79%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2049      1.58%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          663      0.51%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3276      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       130085                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.023084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.920866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7735     98.65%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           77      0.98%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           15      0.19%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.302257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.238453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.019599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3196     40.76%     40.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          4559     58.14%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            28      0.36%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.13%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.29%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7841                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2579024750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7434449750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1294780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9959.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28709.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        54.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   179582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84947                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     761161.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   190249906750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     10085920000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    101708386500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8962198560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11230810920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4890088500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6127922625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32550304800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35235018000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6846145920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7945555680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        331376678880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        331376678880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        931325560155                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        913764047400                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2227150869000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2242555704750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3543101845815                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3548235738255                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.353843                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.365745                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              235945                       # Transaction distribution
system.membus.trans_dist::ReadResp             235945                       # Transaction distribution
system.membus.trans_dist::WriteReq               1794                       # Transaction distribution
system.membus.trans_dist::WriteResp              1794                       # Transaction distribution
system.membus.trans_dist::Writeback            125001                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28153                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28153                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        83591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        83591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       563039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       573139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 678776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2674880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2674880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     22017216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     22025520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25405040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoop_fanout::samples            396864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  396864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              396864                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6844000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1484941500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11276490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          392001500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2052170749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99340                       # Number of tag accesses
system.iocache.tags.data_accesses               99340                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3060984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3060984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3060984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3060984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3060984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3060984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 109320.857143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109320.857143                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 109320.857143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109320.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 109320.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109320.857143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1602984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1602984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    739604633                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    739604633                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1602984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1602984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1602984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1602984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57249.428571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57249.428571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67187.920876                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67187.920876                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57249.428571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57249.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57249.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57249.428571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     22179827                       # DTB read hits
system.cpu.dtb.read_misses                      10239                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                 21640343                       # DTB read accesses
system.cpu.dtb.write_hits                    10496792                       # DTB write hits
system.cpu.dtb.write_misses                       483                       # DTB write misses
system.cpu.dtb.write_acv                           42                       # DTB write access violations
system.cpu.dtb.write_accesses                10018802                       # DTB write accesses
system.cpu.dtb.data_hits                     32676619                       # DTB hits
system.cpu.dtb.data_misses                      10722                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                 31659145                       # DTB accesses
system.cpu.itb.fetch_hits                   107941630                       # ITB hits
system.cpu.itb.fetch_misses                       852                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               107942482                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        302047139                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   110675818                       # Number of instructions committed
system.cpu.committedOps                     110675818                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              90678818                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               46876496                       # Number of float alu accesses
system.cpu.num_func_calls                      704817                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     11232168                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     90678818                       # number of integer instructions
system.cpu.num_fp_insts                      46876496                       # number of float instructions
system.cpu.num_int_register_reads           172967114                       # number of times the integer registers were read
system.cpu.num_int_register_writes           49779475                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             46762047                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            37670917                       # number of times the floating registers were written
system.cpu.num_mem_refs                      32691667                       # number of memory refs
system.cpu.num_load_insts                    22193328                       # Number of load instructions
system.cpu.num_store_insts                   10498339                       # Number of store instructions
system.cpu.num_idle_cycles               38400.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               302008739.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999873                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000127                       # Percentage of idle cycles
system.cpu.Branches                          11983733                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1067236      0.96%      0.96% # Class of executed instruction
system.cpu.op_class::IntAlu                  57500300     51.95%     52.91% # Class of executed instruction
system.cpu.op_class::IntMult                   279315      0.25%     53.17% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.17% # Class of executed instruction
system.cpu.op_class::FloatAdd                 9745323      8.80%     61.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                      21      0.00%     61.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                   98634      0.09%     62.06% # Class of executed instruction
system.cpu.op_class::FloatMult                8955350      8.09%     70.15% # Class of executed instruction
system.cpu.op_class::FloatDiv                  137925      0.12%     70.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      1      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.27% # Class of executed instruction
system.cpu.op_class::MemRead                 22220111     20.07%     90.35% # Class of executed instruction
system.cpu.op_class::MemWrite                10499973      9.49%     99.84% # Class of executed instruction
system.cpu.op_class::IprAccess                 182419      0.16%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  110686608                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       49                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      27412                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4887     34.06%     34.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.42%     34.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     310      2.16%     36.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9092     63.36%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14349                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4884     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.59%     48.77% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      310      3.06%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4884     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10138                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             295651041000     97.88%     97.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                75504000      0.02%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               290428000      0.10%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6030198000      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         302047171000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999386                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.706530                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   237      1.54%      1.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.08%      1.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12979     84.28%     85.90% # number of callpals executed
system.cpu.kern.callpal::rdps                     742      4.82%     90.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     90.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     90.75% # number of callpals executed
system.cpu.kern.callpal::rti                     1000      6.49%     97.24% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      1.73%     98.97% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.04%     99.01% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      0.98%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15400                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1237                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 926                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 926                      
system.cpu.kern.mode_good::user                   926                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.748585                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.856218                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14142090000      4.68%      4.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         287905081000     95.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      237                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3284                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3284                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12800                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12802                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   713040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               744000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99145107                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8306000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11068510                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             41794                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           110704244                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2648.807101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         221415012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        221415012                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    110644812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       110644812                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     110644812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        110644812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    110644812                       # number of overall hits
system.cpu.icache.overall_hits::total       110644812                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41796                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41796                       # number of overall misses
system.cpu.icache.overall_misses::total         41796                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2403947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2403947500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2403947500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2403947500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2403947500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2403947500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    110686608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110686608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    110686608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110686608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    110686608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110686608                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57516.209685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57516.209685                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57516.209685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57516.209685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57516.209685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57516.209685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41796                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41796                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41796                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41796                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41796                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2205088500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2205088500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2205088500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2205088500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2205088500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2205088500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52758.362044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52758.362044                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52758.362044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52758.362044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52758.362044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52758.362044                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            219015                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.992293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32448453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            219015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.156304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.992293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65568672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65568672                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21977704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21977704                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10455553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10455553                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11238                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11238                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        11313                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11313                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32433257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32433257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32433257                       # number of overall hits
system.cpu.dcache.overall_hits::total        32433257                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       189834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        189834                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        28154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28154                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1031                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1031                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       217988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         217988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       217988                       # number of overall misses
system.cpu.dcache.overall_misses::total        217988                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10435602000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10435602000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1481211749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1481211749                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     63596000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63596000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11916813749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11916813749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11916813749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11916813749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22167538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22167538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10483707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10483707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        12269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        11313                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11313                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32651245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32651245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32651245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32651245                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008564                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002686                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.084033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006676                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54972.249439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54972.249439                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52611.058784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52611.058784                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 61683.802134                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 61683.802134                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54667.292461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54667.292461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54667.292461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54667.292461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       125001                       # number of writebacks
system.cpu.dcache.writebacks::total            125001                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       189834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       189834                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28154                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1031                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1031                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       217988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       217988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       217988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       217988                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9547928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9547928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1352518251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1352518251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     58484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     58484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10900446251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10900446251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10900446251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10900446251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    647632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    647632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    345588000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    345588000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    993220000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    993220000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.084033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006676                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50296.195624                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50296.195624                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48040.003232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48040.003232                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56725.509214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56725.509214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50004.799581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50004.799581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50004.799581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50004.799581                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.057086                       # Number of seconds simulated
sim_ticks                                 57086022000                       # Number of ticks simulated
final_tick                               5130595064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               50539175                       # Simulator instruction rate (inst/s)
host_op_rate                                 50539103                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2904353057                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458220                       # Number of bytes of host memory used
host_seconds                                    19.66                       # Real time elapsed on the host
sim_insts                                   993361454                       # Number of instructions simulated
sim_ops                                     993361454                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6670912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4192512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10867712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6670912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6670912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2205440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3811072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           104233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            65508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              169808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         34460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              59548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          116857188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           73442007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           75115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190374309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     116857188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        116857188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        38633626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       28126535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66760161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        38633626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         116857188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          73442007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       28201650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            257134470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      169808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    169808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10731264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  136448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3788288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10867712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3811072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   370                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4416                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   57086022000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                169808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     45                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.946696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.879203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.310178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28114     43.36%     43.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18736     28.90%     72.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6727     10.38%     82.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3056      4.71%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2079      3.21%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1215      1.87%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          832      1.28%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          577      0.89%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3500      5.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.615942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.555443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2098     60.81%     60.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           446     12.93%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           290      8.41%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          219      6.35%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          135      3.91%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          102      2.96%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           53      1.54%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           31      0.90%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           25      0.72%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.20%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           11      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           10      0.29%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.12%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.20%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.157101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.911890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.817422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3246     94.09%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            99      2.87%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            44      1.28%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            29      0.84%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            19      0.55%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             4      0.12%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3450                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1770627250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4914552250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  838380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10559.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29309.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       187.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   114543                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     248897.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    31028372750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1906320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     24154089000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9157480920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11525726520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4996641375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6288838875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33089557800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36003856200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7020062640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            8155086480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        335105440800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        335105440800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        947072096865                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        930514174560                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2247591386250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2262115879500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3584032666650                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3589709002935                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.560963                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.667333                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              144247                       # Transaction distribution
system.membus.trans_dist::ReadResp             144247                       # Transaction distribution
system.membus.trans_dist::WriteReq               1229                       # Transaction distribution
system.membus.trans_dist::WriteResp              1229                       # Transaction distribution
system.membus.trans_dist::Writeback             34460                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26757                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26757                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       208467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       208467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       165478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       170176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 429028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4587                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6397952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6402539                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14683371                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoop_fanout::samples            229449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  229449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              229449                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3578000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           705838000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26387985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          974559496                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          616976749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                25230                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25230                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               227102                       # Number of tag accesses
system.iocache.tags.data_accesses              227102                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          142                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              142                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          142                       # number of demand (read+write) misses
system.iocache.demand_misses::total               142                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          142                       # number of overall misses
system.iocache.overall_misses::total              142                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     23027395                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23027395                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     23027395                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     23027395                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     23027395                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     23027395                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          142                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            142                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25092                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25092                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          142                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             142                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          142                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            142                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000159                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000159                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 162164.753521                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 162164.753521                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 162164.753521                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 162164.753521                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 162164.753521                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 162164.753521                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          142                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          142                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          142                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          142                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          142                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     15639395                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     15639395                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1655690127                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1655690127                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     15639395                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     15639395                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     15639395                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     15639395                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999841                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999841                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 110136.584507                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 110136.584507                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65995.301618                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65995.301618                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 110136.584507                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 110136.584507                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 110136.584507                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 110136.584507                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2084201                       # DTB read hits
system.cpu.dtb.read_misses                       2305                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                  1231659                       # DTB read accesses
system.cpu.dtb.write_hits                     1000393                       # DTB write hits
system.cpu.dtb.write_misses                       387                       # DTB write misses
system.cpu.dtb.write_acv                           71                       # DTB write access violations
system.cpu.dtb.write_accesses                  348714                       # DTB write accesses
system.cpu.dtb.data_hits                      3084594                       # DTB hits
system.cpu.dtb.data_misses                       2692                       # DTB misses
system.cpu.dtb.data_acv                           118                       # DTB access violations
system.cpu.dtb.data_accesses                  1580373                       # DTB accesses
system.cpu.itb.fetch_hits                    14912123                       # ITB hits
system.cpu.itb.fetch_misses                      1318                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                14913441                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         57086022                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    19484490                       # Number of instructions committed
system.cpu.committedOps                      19484490                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              19255397                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   7298                       # Number of float alu accesses
system.cpu.num_func_calls                      176397                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1911345                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     19255397                       # number of integer instructions
system.cpu.num_fp_insts                          7298                       # number of float instructions
system.cpu.num_int_register_reads            29489718                       # number of times the integer registers were read
system.cpu.num_int_register_writes           16278388                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3901                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3757                       # number of times the floating registers were written
system.cpu.num_mem_refs                       3092118                       # number of memory refs
system.cpu.num_load_insts                     2090078                       # Number of load instructions
system.cpu.num_store_insts                    1002040                       # Number of store instructions
system.cpu.num_idle_cycles               1876982.499967                       # Number of idle cycles
system.cpu.num_busy_cycles               55209039.500033                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.967120                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.032880                       # Percentage of idle cycles
system.cpu.Branches                           2206654                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 53193      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  16197902     83.12%     83.39% # Class of executed instruction
system.cpu.op_class::IntMult                     6511      0.03%     83.43% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     83.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2087      0.01%     83.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                     236      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.44% # Class of executed instruction
system.cpu.op_class::MemRead                  2130060     10.93%     94.37% # Class of executed instruction
system.cpu.op_class::MemWrite                 1003937      5.15%     99.52% # Class of executed instruction
system.cpu.op_class::IprAccess                  93374      0.48%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19487300                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      162                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16574                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4242     39.41%     39.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      67      0.62%     40.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.54%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6397     59.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10764                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4232     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       67      0.78%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.68%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4232     49.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8589                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              51744464000     90.64%     90.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               105144000      0.18%     90.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                65362000      0.11%     90.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5170810000      9.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57085780000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997643                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.661560                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797938                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   377      3.06%      3.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.22%      3.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9416     76.42%     79.70% # number of callpals executed
system.cpu.kern.callpal::rdps                     566      4.59%     84.30% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     84.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     84.34% # number of callpals executed
system.cpu.kern.callpal::rti                     1223      9.93%     94.27% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      5.67%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12321                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1587                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1126                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  13                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1132                      
system.cpu.kern.mode_good::user                  1126                      
system.cpu.kern.mode_good::idle                     6                      
system.cpu.kern.mode_switch_good::kernel     0.713296                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.461538                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.830521                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        21726508000     38.06%     38.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          33357417000     58.43%     96.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           2001855000      3.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      377                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1262                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1262                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26313                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26317                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1431                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4587                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1614939                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               395000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                78000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2067000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           226152507                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3469000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25827015                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            104232                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19330933                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            104232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            185.460636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39078834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39078834                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     19383066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19383066                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      19383066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19383066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     19383066                       # number of overall hits
system.cpu.icache.overall_hits::total        19383066                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       104234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        104234                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       104234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         104234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       104234                       # number of overall misses
system.cpu.icache.overall_misses::total        104234                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5766420496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5766420496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5766420496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5766420496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5766420496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5766420496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     19487300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19487300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     19487300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19487300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     19487300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19487300                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005349                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005349                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55321.876701                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55321.876701                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55321.876701                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55321.876701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55321.876701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55321.876701                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       104234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       104234                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       104234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       104234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       104234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       104234                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5276577504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276577504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5276577504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276577504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5276577504                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276577504                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005349                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50622.421705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50622.421705                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50622.421705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50622.421705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50622.421705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50622.421705                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             65471                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.722238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3025803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.215928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.722238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6236974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6236974                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2029543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2029543                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       953269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         953269                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        18312                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        18312                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        19100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        19100                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2982812                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2982812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2982812                       # number of overall hits
system.cpu.dcache.overall_hits::total         2982812                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37679                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        26758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26758                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1072                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1072                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        64437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        64437                       # number of overall misses
system.cpu.dcache.overall_misses::total         64437                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2220296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2220296000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1389023249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1389023249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     65545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3609319249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3609319249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3609319249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3609319249                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2067222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2067222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       980027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       980027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        19100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        19100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3047249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3047249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3047249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3047249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018227                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027303                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.055303                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055303                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.021146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.021146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021146                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58926.616948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58926.616948                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51910.578107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51910.578107                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 61143.190299                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 61143.190299                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56013.148486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56013.148486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56013.148486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56013.148486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        34460                       # number of writebacks
system.cpu.dcache.writebacks::total             34460                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        37679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37679                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26758                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1072                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1072                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        64437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        64437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64437                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2038074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2038074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1266630751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1266630751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     60254500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60254500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3304704751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3304704751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3304704751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3304704751                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    192850000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    192850000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    192608000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    192608000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    385458000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    385458000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.055303                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055303                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021146                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54090.448260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54090.448260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47336.525562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47336.525562                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56207.555970                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56207.555970                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51285.825706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51285.825706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51285.825706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51285.825706                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.332472                       # Number of seconds simulated
sim_ticks                                332472383000                       # Number of ticks simulated
final_tick                               5463067447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8691527                       # Simulator instruction rate (inst/s)
host_op_rate                                  8691525                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2615909595                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458220                       # Number of bytes of host memory used
host_seconds                                   127.10                       # Real time elapsed on the host
sim_insts                                  1104660265                       # Number of instructions simulated
sim_ops                                    1104660265                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3557696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        60005120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63562880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3557696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3557696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39849920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40550336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            55589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           937580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              993170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        622655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633599                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           10700726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          180481517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191182436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      10700726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10700726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119859339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2106689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121966028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119859339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          10700726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         180481517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2106882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            313148464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      993170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633599                       # Number of write requests accepted
system.mem_ctrls.readBursts                    993170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               61477888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2084992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40365824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63562880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40550336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             52480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33793                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  332472383000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                993170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  960591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       984351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.464232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.742827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   153.516218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       835982     84.93%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        95775      9.73%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16439      1.67%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6740      0.68%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3817      0.39%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2058      0.21%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1666      0.17%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1509      0.15%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20365      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       984351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.965670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.014018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         36791     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           81      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.05%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.02%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           13      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            9      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            7      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.049143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.012384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.255213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         18876     51.02%     51.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         18023     48.72%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            38      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            17      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36994                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17684993500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             35696093500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4802960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18410.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37160.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       184.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   399136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  207825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     204375.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    38.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   107922977750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     11102000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    213447897250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12883910760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15240990240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7029911625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8316016500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36801484200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            39784578600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9170923680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10091381760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        356820952800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        356820952800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1078175230155                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1061829258075                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2332072362750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2346410934750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3832954775970                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3838494112725                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.612278                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.626239                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              417475                       # Transaction distribution
system.membus.trans_dist::ReadResp             417475                       # Transaction distribution
system.membus.trans_dist::WriteReq               1731                       # Transaction distribution
system.membus.trans_dist::WriteResp              1731                       # Transaction distribution
system.membus.trans_dist::Writeback            622655                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            578576                       # Transaction distribution
system.membus.trans_dist::ReadExResp           578576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       111179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       111179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2497817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2506983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2640080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3557696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3557696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     99855040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     99863212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104121388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples           1626804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1626804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1626804                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6314000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6695597000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11212993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          521977500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8867413999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.7                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3114982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3114982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3114982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3114982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3114982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3114982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107413.172414                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107413.172414                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107413.172414                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107413.172414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107413.172414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107413.172414                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1606982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1606982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    734521639                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    734521639                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1606982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1606982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1606982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1606982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55413.172414                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55413.172414                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67116.377833                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67116.377833                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55413.172414                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55413.172414                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55413.172414                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55413.172414                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17257852                       # DTB read hits
system.cpu.dtb.read_misses                      99781                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                 16437547                       # DTB read accesses
system.cpu.dtb.write_hits                     5485669                       # DTB write hits
system.cpu.dtb.write_misses                    876713                       # DTB write misses
system.cpu.dtb.write_acv                           42                       # DTB write access violations
system.cpu.dtb.write_accesses                 4671124                       # DTB write accesses
system.cpu.dtb.data_hits                     22743521                       # DTB hits
system.cpu.dtb.data_misses                     976494                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                 21108671                       # DTB accesses
system.cpu.itb.fetch_hits                   106287417                       # ITB hits
system.cpu.itb.fetch_misses                       837                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               106288254                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        332472383                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   111298811                       # Number of instructions committed
system.cpu.committedOps                     111298811                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              58960403                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               50862886                       # Number of float alu accesses
system.cpu.num_func_calls                      216607                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4319956                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     58960403                       # number of integer instructions
system.cpu.num_fp_insts                      50862886                       # number of float instructions
system.cpu.num_int_register_reads           127537831                       # number of times the integer registers were read
system.cpu.num_int_register_writes           47589316                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             86512262                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            50334934                       # number of times the floating registers were written
system.cpu.num_mem_refs                      23828439                       # number of memory refs
system.cpu.num_load_insts                    17464953                       # Number of load instructions
system.cpu.num_store_insts                    6363486                       # Number of store instructions
system.cpu.num_idle_cycles               43200.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               332429183.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999870                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000130                       # Percentage of idle cycles
system.cpu.Branches                           4600477                       # Number of branches fetched
system.cpu.op_class::No_OpClass               2398828      2.14%      2.14% # Class of executed instruction
system.cpu.op_class::IntAlu                  26306189     23.43%     25.57% # Class of executed instruction
system.cpu.op_class::IntMult                    12967      0.01%     25.58% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     25.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                25691798     22.88%     48.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                      12      0.00%     48.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                      74      0.00%     48.46% # Class of executed instruction
system.cpu.op_class::FloatMult               24117261     21.48%     69.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                     250      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.94% # Class of executed instruction
system.cpu.op_class::MemRead                 17505534     15.59%     85.53% # Class of executed instruction
system.cpu.op_class::MemWrite                 6366142      5.67%     91.20% # Class of executed instruction
system.cpu.op_class::IprAccess                9876318      8.80%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  112275373                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1000298                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8609     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.30%     40.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     341      1.58%     41.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12532     58.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21547                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8606     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.37%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      341      1.94%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8606     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17618                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             322963758000     97.14%     97.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81521000      0.02%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               380786000      0.11%     97.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9046420000      2.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         332472485000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.686722                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.817654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   240      1.07%      1.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.06%      1.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19288     85.75%     86.88% # number of callpals executed
system.cpu.kern.callpal::rdps                     818      3.64%     90.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     90.52% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     90.53% # number of callpals executed
system.cpu.kern.callpal::rti                     1853      8.24%     98.77% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.60%     99.36% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.03%     99.39% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.60%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  22493                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2093                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1752                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1752                      
system.cpu.kern.mode_good::user                  1752                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.837076                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.911313                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32205173000      9.69%      9.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         300267312000     90.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      240                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2881                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2881                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12675                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12675                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   708820                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               819000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7435000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11004007                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             55588                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           112278149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             55588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2019.827103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         224606336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        224606336                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    112219783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       112219783                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     112219783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        112219783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    112219783                       # number of overall hits
system.cpu.icache.overall_hits::total       112219783                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        55590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         55590                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        55590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          55590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        55590                       # number of overall misses
system.cpu.icache.overall_misses::total         55590                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3215660500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3215660500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3215660500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3215660500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3215660500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3215660500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    112275373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    112275373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    112275373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    112275373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    112275373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    112275373                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000495                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000495                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57846.024465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57846.024465                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57846.024465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57846.024465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57846.024465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57846.024465                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        55590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        55590                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        55590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        55590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        55590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        55590                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2949965500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2949965500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2949965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2949965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2949965500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2949965500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53066.477784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53066.477784                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53066.477784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53066.477784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53066.477784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53066.477784                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            937563                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.996806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21899101                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            937563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.357471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.996806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          46628462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         46628462                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     16980080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16980080                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4880420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4880420                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        23210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        23210                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        24150                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        24150                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      21860500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21860500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21860500                       # number of overall hits
system.cpu.dcache.overall_hits::total        21860500                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       357257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        357257                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       578577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       578577                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1747                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1747                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       935834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         935834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       935834                       # number of overall misses
system.cpu.dcache.overall_misses::total        935834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21305353750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21305353750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  37465339999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37465339999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    106100250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    106100250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  58770693749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58770693749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  58770693749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58770693749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17337337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17337337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5458997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5458997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        24957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        24957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        24150                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        24150                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     22796334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22796334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     22796334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22796334                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020606                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.105986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.105986                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.070000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.041052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.041052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041052                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59635.930856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59635.930856                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64754.285080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64754.285080                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 60732.827705                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60732.827705                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62800.340390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62800.340390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62800.340390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62800.340390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       622655                       # number of writebacks
system.cpu.dcache.writebacks::total            622655                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       357257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       357257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       578577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       578577                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1747                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1747                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       935834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       935834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       935834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       935834                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19615958250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19615958250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  34569456001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34569456001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     97539750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     97539750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  54185414251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54185414251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  54185414251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54185414251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    564764000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    564764000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    330762000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    330762000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    895526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    895526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.105986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.105986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.070000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041052                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54907.134780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54907.134780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59749.101677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59749.101677                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 55832.713223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55832.713223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57900.668549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57900.668549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57900.668549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57900.668549                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003489                       # Number of seconds simulated
sim_ticks                                  3488843000                       # Number of ticks simulated
final_tick                               5466556290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              986771738                       # Simulator instruction rate (inst/s)
host_op_rate                                986746511                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3114202891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458220                       # Number of bytes of host memory used
host_seconds                                     1.12                       # Real time elapsed on the host
sim_insts                                  1105426476                       # Number of instructions simulated
sim_ops                                    1105426476                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          507776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1076032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1583808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       507776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        507776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       661952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          661952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10343                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          145542806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          308420872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             453963678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     145542806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145542806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       189733961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189733961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       189733961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         145542806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         308420872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643697638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24747                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10343                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24747                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10343                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1578496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  661696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1583808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               661952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              902                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3488843000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24747                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10343                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.880620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.370474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.534363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4008     44.72%     44.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2356     26.29%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          729      8.13%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          402      4.49%     83.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          269      3.00%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          175      1.95%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.81%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          127      1.42%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          735      8.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.845669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.345821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.187978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           391     61.57%     61.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            96     15.12%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            53      8.35%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      5.20%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      3.46%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      1.89%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      1.10%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.10%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.31%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.63%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.47%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.699867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              545     85.83%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.47%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               85     13.39%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           635                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    251947000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               714397000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10215.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28965.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       452.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    453.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8233                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99425.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      103146500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       116480000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3268613500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12913848360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15278812920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7046246625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8336653875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36889811400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            39888568200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9203420880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10125881280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        357048787680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        357048787680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1080253108440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1063982881665                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2332342606500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2346614735250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3835697829885                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3841276320870                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.666364                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.686840                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               15734                       # Transaction distribution
system.membus.trans_dist::ReadResp              15734                       # Transaction distribution
system.membus.trans_dist::WriteReq                  3                       # Transaction distribution
system.membus.trans_dist::WriteResp                 3                       # Transaction distribution
system.membus.trans_dist::Writeback             10343                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9014                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9014                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        43971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        43977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       507776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       507776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1737984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1738008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2245784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             35092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   35092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               35092                       # Request fanout histogram
system.membus.reqLayer0.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           117836000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           74358250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          156890749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.5                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       142683                       # DTB read hits
system.cpu.dtb.read_misses                        790                       # DTB read misses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_accesses                    46984                       # DTB read accesses
system.cpu.dtb.write_hits                      132786                       # DTB write hits
system.cpu.dtb.write_misses                       160                       # DTB write misses
system.cpu.dtb.write_acv                           23                       # DTB write access violations
system.cpu.dtb.write_accesses                   23055                       # DTB write accesses
system.cpu.dtb.data_hits                       275469                       # DTB hits
system.cpu.dtb.data_misses                        950                       # DTB misses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_accesses                    70039                       # DTB accesses
system.cpu.itb.fetch_hits                      241533                       # ITB hits
system.cpu.itb.fetch_misses                       376                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  241909                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          3488843                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      766211                       # Number of instructions committed
system.cpu.committedOps                        766211                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                737573                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3906                       # Number of float alu accesses
system.cpu.num_func_calls                       16425                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        79493                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       737573                       # number of integer instructions
system.cpu.num_fp_insts                          3906                       # number of float instructions
system.cpu.num_int_register_reads             1037959                       # number of times the integer registers were read
system.cpu.num_int_register_writes             518369                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 2523                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2473                       # number of times the floating registers were written
system.cpu.num_mem_refs                        277941                       # number of memory refs
system.cpu.num_load_insts                      144606                       # Number of load instructions
system.cpu.num_store_insts                     133335                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    3488843                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            101484                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 15501      2.02%      2.02% # Class of executed instruction
system.cpu.op_class::IntAlu                    447789     58.37%     60.39% # Class of executed instruction
system.cpu.op_class::IntMult                      788      0.10%     60.49% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1217      0.16%     60.65% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::FloatDiv                     230      0.03%     60.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.68% # Class of executed instruction
system.cpu.op_class::MemRead                   148865     19.40%     80.08% # Class of executed instruction
system.cpu.op_class::MemWrite                  133686     17.43%     97.51% # Class of executed instruction
system.cpu.op_class::IprAccess                  19121      2.49%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     767197                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2685                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      552     48.04%     48.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       3      0.26%     48.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     594     51.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1149                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       550     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        3      0.27%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      550     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1103                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               3219812000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4354000      0.12%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               264992000      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           3489158000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996377                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.925926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.959965                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      9.17%      9.17% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.45%      9.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                   956     72.42%     82.05% # number of callpals executed
system.cpu.kern.callpal::rdps                       7      0.53%     82.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.08%     82.65% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.08%     82.73% # number of callpals executed
system.cpu.kern.callpal::rti                      190     14.39%     97.12% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.58%     99.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1320                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               311                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 186                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 186                      
system.cpu.kern.mode_good::user                   186                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.598071                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.748491                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2658993000     76.21%     76.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            830165000     23.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   3                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  3                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                3000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements              7934                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.838272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              901042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            106.695323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.838272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1542329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1542329                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       759262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          759262                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        759262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           759262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       759262                       # number of overall hits
system.cpu.icache.overall_hits::total          759262                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7935                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7935                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7935                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7935                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7935                       # number of overall misses
system.cpu.icache.overall_misses::total          7935                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    441304250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    441304250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    441304250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    441304250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    441304250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    441304250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       767197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       767197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       767197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       767197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       767197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       767197                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010343                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010343                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010343                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010343                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010343                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010343                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55614.902331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55614.902331                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55614.902331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55614.902331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55614.902331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55614.902331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7935                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7935                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    403677750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    403677750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    403677750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    403677750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    403677750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    403677750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010343                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50873.062382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50873.062382                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50873.062382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50873.062382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50873.062382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50873.062382                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             16813                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              292206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.382015                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            570335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           570335                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       133717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133717                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       121478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121478                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2287                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2465                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2465                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        255195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           255195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       255195                       # number of overall hits
system.cpu.dcache.overall_hits::total          255195                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         7613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7613                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9015                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          186                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        16628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        16628                       # number of overall misses
system.cpu.dcache.overall_misses::total         16628                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    444678250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    444678250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    477536999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    477536999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     11425500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     11425500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    922215249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    922215249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    922215249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    922215249                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       141330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       141330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       130493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       271823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       271823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       271823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       271823                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.053867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053867                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.069084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069084                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.075212                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.075212                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061172                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061172                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061172                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061172                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58410.383554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58410.383554                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52971.380921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52971.380921                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 61427.419355                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 61427.419355                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55461.585819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55461.585819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55461.585819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55461.585819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10343                       # number of writebacks
system.cpu.dcache.writebacks::total             10343                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7613                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9015                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16628                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    408297750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    408297750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    436455001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    436455001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     10492500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10492500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    844752751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    844752751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    844752751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    844752751                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.053867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.053867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075212                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075212                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061172                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061172                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061172                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061172                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53631.649810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53631.649810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48414.309595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48414.309595                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56411.290323                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56411.290323                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50803.028085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50803.028085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50803.028085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50803.028085                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
