{"vcs1":{"timestamp_begin":1677542431.146626304, "rt":0.48, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1677542431.689456097, "rt":0.44, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1677542432.176074389, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677542430.856617247}
{"VCS_COMP_START_TIME": 1677542430.856617247}
{"VCS_COMP_END_TIME": 1677542432.434625470}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238980}}
