[INF:CM0023] Creating log file ../../build/regression/AssociativeArray/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<77> s<76> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<74> c<1> s<19> l<1:1> el<1:12>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:4> el<2:7>
n<> u<5> t<Data_type> p<13> c<4> s<12> l<2:4> el<2:7>
n<a> u<6> t<StringConst> p<11> s<10> l<2:8> el<2:9>
n<> u<7> t<IntegerAtomType_Int> p<8> l<2:11> el<2:14>
n<> u<8> t<Data_type> p<9> c<7> l<2:11> el<2:14>
n<> u<9> t<Associative_dimension> p<10> c<8> l<2:10> el<2:15>
n<> u<10> t<Variable_dimension> p<11> c<9> l<2:10> el<2:15>
n<> u<11> t<Variable_decl_assignment> p<12> c<6> l<2:8> el<2:15>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<2:8> el<2:15>
n<> u<13> t<Variable_declaration> p<14> c<5> l<2:4> el<2:16>
n<> u<14> t<Data_declaration> p<15> c<13> l<2:4> el<2:16>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:4> el<2:16>
n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<2:4> el<2:16>
n<> u<17> t<Module_common_item> p<18> c<16> l<2:4> el<2:16>
n<> u<18> t<Module_or_generate_item> p<19> c<17> l<2:4> el<2:16>
n<> u<19> t<Non_port_module_item> p<74> c<18> s<38> l<2:4> el<2:16>
n<a> u<20> t<StringConst> p<21> l<3:11> el<3:12>
n<> u<21> t<Ps_or_hierarchical_identifier> p<28> c<20> s<27> l<3:11> el<3:12>
n<5> u<22> t<IntConst> p<23> l<3:13> el<3:14>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:13> el<3:14>
n<> u<24> t<Constant_primary> p<25> c<23> l<3:13> el<3:14>
n<> u<25> t<Constant_expression> p<26> c<24> l<3:13> el<3:14>
n<> u<26> t<Constant_bit_select> p<27> c<25> l<3:12> el<3:15>
n<> u<27> t<Constant_select> p<28> c<26> l<3:12> el<3:15>
n<> u<28> t<Net_lvalue> p<33> c<21> s<32> l<3:11> el<3:15>
n<5> u<29> t<IntConst> p<30> l<3:18> el<3:19>
n<> u<30> t<Primary_literal> p<31> c<29> l<3:18> el<3:19>
n<> u<31> t<Primary> p<32> c<30> l<3:18> el<3:19>
n<> u<32> t<Expression> p<33> c<31> l<3:18> el<3:19>
n<> u<33> t<Net_assignment> p<34> c<28> l<3:11> el<3:19>
n<> u<34> t<List_of_net_assignments> p<35> c<33> l<3:11> el<3:19>
n<> u<35> t<Continuous_assign> p<36> c<34> l<3:4> el<3:20>
n<> u<36> t<Module_common_item> p<37> c<35> l<3:4> el<3:20>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<3:4> el<3:20>
n<> u<38> t<Non_port_module_item> p<74> c<37> s<54> l<3:4> el<3:20>
n<> u<39> t<IntegerAtomType_Int> p<40> l<5:4> el<5:7>
n<> u<40> t<Data_type> p<48> c<39> s<47> l<5:4> el<5:7>
n<b> u<41> t<StringConst> p<46> s<45> l<5:8> el<5:9>
n<> u<42> t<String_type> p<43> l<5:11> el<5:17>
n<> u<43> t<Data_type> p<44> c<42> l<5:11> el<5:17>
n<> u<44> t<Associative_dimension> p<45> c<43> l<5:10> el<5:18>
n<> u<45> t<Variable_dimension> p<46> c<44> l<5:10> el<5:18>
n<> u<46> t<Variable_decl_assignment> p<47> c<41> l<5:8> el<5:18>
n<> u<47> t<List_of_variable_decl_assignments> p<48> c<46> l<5:8> el<5:18>
n<> u<48> t<Variable_declaration> p<49> c<40> l<5:4> el<5:19>
n<> u<49> t<Data_declaration> p<50> c<48> l<5:4> el<5:19>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<5:4> el<5:19>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<5:4> el<5:19>
n<> u<52> t<Module_common_item> p<53> c<51> l<5:4> el<5:19>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<5:4> el<5:19>
n<> u<54> t<Non_port_module_item> p<74> c<53> s<73> l<5:4> el<5:19>
n<b> u<55> t<StringConst> p<56> l<6:11> el<6:12>
n<> u<56> t<Ps_or_hierarchical_identifier> p<63> c<55> s<62> l<6:11> el<6:12>
n<"HERE"> u<57> t<StringLiteral> p<58> l<6:13> el<6:19>
n<> u<58> t<Primary_literal> p<59> c<57> l<6:13> el<6:19>
n<> u<59> t<Constant_primary> p<60> c<58> l<6:13> el<6:19>
n<> u<60> t<Constant_expression> p<61> c<59> l<6:13> el<6:19>
n<> u<61> t<Constant_bit_select> p<62> c<60> l<6:12> el<6:20>
n<> u<62> t<Constant_select> p<63> c<61> l<6:12> el<6:20>
n<> u<63> t<Net_lvalue> p<68> c<56> s<67> l<6:11> el<6:20>
n<5> u<64> t<IntConst> p<65> l<6:23> el<6:24>
n<> u<65> t<Primary_literal> p<66> c<64> l<6:23> el<6:24>
n<> u<66> t<Primary> p<67> c<65> l<6:23> el<6:24>
n<> u<67> t<Expression> p<68> c<66> l<6:23> el<6:24>
n<> u<68> t<Net_assignment> p<69> c<63> l<6:11> el<6:24>
n<> u<69> t<List_of_net_assignments> p<70> c<68> l<6:11> el<6:24>
n<> u<70> t<Continuous_assign> p<71> c<69> l<6:4> el<6:25>
n<> u<71> t<Module_common_item> p<72> c<70> l<6:4> el<6:25>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:4> el<6:25>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<6:4> el<6:25>
n<> u<74> t<Module_declaration> p<75> c<3> l<1:1> el<7:10>
n<> u<75> t<Description> p<76> c<74> l<1:1> el<7:10>
n<> u<76> t<Source_text> p<77> c<75> l<1:1> el<7:10>
n<> u<77> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/AssociativeArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/AssociativeArray/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/AssociativeArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:8, endln:2:9, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.b), line:5:8, endln:5:9, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:19, parent:work@top
    |vpiRhs:
    \_constant: , line:3:18, endln:3:19
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@top.a), line:3:11, endln:3:15, parent:work@top.a
      |vpiParent:
      \_ref_obj: (work@top.a)
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:3:13, endln:3:14, parent:work@top.a
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:24, parent:work@top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:24
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@top.b), line:6:11, endln:6:20, parent:work@top.b
      |vpiParent:
      \_ref_obj: (work@top.b)
        |vpiName:b
        |vpiFullName:work@top.b
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiIndex:
      \_constant: , line:6:13, endln:6:19, parent:work@top.b
        |vpiDecompile:HERE
        |vpiSize:4
        |STRING:HERE
        |vpiConstType:6
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.a), line:2:8, endln:2:15, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_int_typespec: , line:2:11, endln:2:14
      |vpiSigned:1
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:3
    |vpiReg:
    \_int_var: (work@top.a), line:2:8, endln:2:9, parent:work@top.a
      |vpiTypespec:
      \_int_typespec: , line:2:4, endln:2:7
        |vpiSigned:1
      |vpiFullName:work@top.a
  |vpiVariables:
  \_array_var: (work@top.b), line:5:8, endln:5:18, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_string_typespec: , line:5:11, endln:5:17
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:3
    |vpiReg:
    \_int_var: (work@top.b), line:5:8, endln:5:9, parent:work@top.b
      |vpiTypespec:
      \_int_typespec: , line:5:4, endln:5:7
        |vpiSigned:1
      |vpiFullName:work@top.b
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:19, parent:work@top
    |vpiRhs:
    \_constant: , line:3:18, endln:3:19
    |vpiLhs:
    \_bit_select: (work@top.a), line:3:11, endln:3:15, parent:work@top.a
      |vpiParent:
      \_ref_obj: (work@top.a), parent:work@top.a
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_array_var: (work@top.a), line:2:8, endln:2:15, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:3:13, endln:3:14, parent:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:24, parent:work@top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:24
    |vpiLhs:
    \_bit_select: (work@top.b), line:6:11, endln:6:20, parent:work@top.b
      |vpiParent:
      \_ref_obj: (work@top.b), parent:work@top.b
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiActual:
        \_array_var: (work@top.b), line:5:8, endln:5:18, parent:work@top
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiIndex:
      \_constant: , line:6:13, endln:6:19, parent:work@top.b
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/AssociativeArray/dut.sv | ${SURELOG_DIR}/build/regression/AssociativeArray/roundtrip/dut_000.sv | 1 | 7 | 

