"xfer timedout!\n"	,	L_1
ENOMEM	,	V_108
XLP_SPI_RXCAP_EN	,	V_38
chip_select	,	V_18
DIV_ROUND_UP	,	F_9
tx_data	,	V_49
xspi	,	V_8
bus_num	,	V_113
spi_master_put	,	F_38
xlp_spi_probe	,	F_24
XLP_SPI_TXMOSI_EN	,	V_36
regoff	,	V_4
xlp_spi_read_rxfifo	,	F_10
spi_master	,	V_98
dev	,	V_89
len	,	V_96
XLP_SPI_FIFO_WCNT	,	V_44
xlp_spi_sysctl_setup	,	F_6
SPI_CPHA	,	V_28
XLP_SPI_FIFO_THRESH	,	V_24
devm_spi_register_master	,	F_37
val	,	V_7
txfifo_cnt	,	V_50
XLP_SPI_TXFIFO_WCNT_SHIFT	,	V_52
XLP_SPI_CMD_CONT	,	V_77
spi_transfer_is_last	,	F_22
clk	,	V_105
XLP_SPI_RX_OF	,	V_67
XLP_SPI_SYS_PMEN	,	V_12
txerrors	,	V_65
bytesleft	,	V_94
EIO	,	V_100
wait_for_completion_timeout	,	F_17
IRQ_HANDLED	,	V_71
"Over/Underflow rx %d tx %d xfer %d!\n"	,	L_2
"no IRQ resource found\n"	,	L_3
SPI_CS_HIGH	,	V_32
XLP_SPI_INTR_DONE	,	V_87
XLP_SPI_CMD	,	V_79
rxerrors	,	V_68
of_node	,	V_118
cmd	,	V_74
GFP_KERNEL	,	V_107
xlp_spi_sysctl_write	,	F_5
XLP_SPI_INTR_TXTH	,	V_83
SPI_CPOL	,	V_30
spi_master_get_devdata	,	F_8
cmd_cont	,	V_73
XLP_SPI_CMD_RX_MASK	,	V_76
ENODEV	,	V_112
XLP_SPI_CS_LSBFE	,	V_35
IRQ_NONE	,	V_62
XLP_SPI_XFR_BITCNT_SHIFT	,	V_78
fdiv	,	V_15
XLP_SPI_CS_POL	,	V_33
out	,	V_90
init_completion	,	F_35
XLP_SPI_TX_INT	,	V_63
min	,	F_11
intr_mask	,	V_82
transfer_one	,	V_117
mode_bits	,	V_115
XLP_SPI_INTR_TXUF	,	V_84
num_chipselect	,	V_114
XLP_SPI_RXDATA_FIFO	,	V_46
xlp_spi_setup	,	F_7
xlp_spi_fill_txfifo	,	F_12
xlp_spi_transfer_one	,	F_21
stat	,	V_59
devm_ioremap_resource	,	F_27
tx_len	,	V_53
err	,	V_106
cfg	,	V_16
XLP_SPI_FIFO_SIZE	,	V_54
sz	,	V_95
i	,	V_41
irq	,	V_57
j	,	V_42
spi_device	,	V_13
XLP_SPI_FDIV	,	V_23
cs	,	V_3
spi_clk	,	V_19
EINVAL	,	V_110
spi_master_set_devdata	,	F_36
t	,	V_93
xlp_spi_reg_write	,	F_3
complete	,	F_14
platform_device	,	V_101
xlp_spi_priv	,	V_1
tx_buf	,	V_55
XLP_SPI_INTR_RXTH	,	V_85
xlp_spi_txrx_bufs	,	F_20
XLP_SPI_SYSCTRL	,	V_10
XLP_SPI_TX_UF	,	V_64
mode	,	V_27
pdev	,	V_102
max_speed_hz	,	V_20
u32	,	T_1
"unable to request irq %d\n"	,	L_4
XLP_SPI_FDIV_MAX	,	V_21
XLP_SPI_CMD_TX_MASK	,	V_75
priv	,	V_2
xlp_spi_interrupt	,	F_13
platform_get_irq	,	F_30
ret	,	V_99
"could not get spi clock\n"	,	L_5
res	,	V_104
XLP_SPI_STAT_MASK	,	V_61
resource	,	V_103
spi_transfer	,	V_92
XLP_SPI_TXRXTH	,	V_25
XLP_SPI_RXFIFO_WCNT_MASK	,	V_45
rx_buf	,	V_48
spi	,	V_14
done	,	V_70
PTR_ERR	,	F_29
xlp_spi_reg_read	,	F_1
clk_get_rate	,	F_33
ETIMEDOUT	,	V_91
"spi register master failed!\n"	,	L_7
rx_data	,	V_39
XLP_SPI_CONFIG	,	V_26
name	,	V_111
XLP_SPI_INTR_EN	,	V_88
platform_get_resource	,	F_26
devm_kzalloc	,	F_25
xlp_spi_send_cmd	,	F_15
SPI_LSB_FIRST	,	V_34
xlp_spi_xfer_block	,	F_16
XLP_SPI_TXFIFO_WCNT_MASK	,	V_51
rx_len	,	V_47
XLP_SPI_CPOL	,	V_31
timeout	,	V_81
dev_err	,	F_19
msecs_to_jiffies	,	F_18
XLP_SPI_CPHA	,	V_29
XLP_SPI_XFR_DONE	,	V_69
SPI_CS_OFFSET	,	V_6
XLP_SPI_RXMISO_EN	,	V_37
"could not alloc master\n"	,	L_6
IORESOURCE_MEM	,	V_109
XLP_SPI_MAX_CS	,	V_9
XLP_SPI_SYS_RESET	,	V_11
XLP_SPI_INTR_RXOF	,	V_86
readl	,	F_2
XLP_SPI_RX_INT	,	V_66
devm_clk_get	,	F_32
xfer_len	,	V_72
writel	,	F_4
XLP_SPI_FDIV_MIN	,	V_22
spi_finalize_current_transfer	,	F_23
irqreturn_t	,	T_2
master	,	V_17
nbytes	,	V_43
XLP_SPI_TXDATA_FIFO	,	V_56
dev_id	,	V_58
XLP_SPI_XFER_SIZE	,	V_97
XLP_SPI_STATUS	,	V_60
rxfifo_cnt	,	V_40
setup	,	V_116
xs	,	V_80
base	,	V_5
IS_ERR	,	F_28
devm_request_irq	,	F_31
spi_alloc_master	,	F_34
