<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: libyaul/scu/bus/cpu/cpu/dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8f8e498e90aad6b87da58cc7a0ecb10f.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_9dc17e95cb0071ad4f7a44eb5355b6ea.html">scu</a></li><li class="navelem"><a class="el" href="dir_94d68179c5b76828775b21e0be5ad956.html">bus</a></li><li class="navelem"><a class="el" href="dir_06748e63bbfdc06775742394dc59f795.html">cpu</a></li><li class="navelem"><a class="el" href="dir_020a24f09c26340be967b2eebdd40138.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2019 Israel Jacquez</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef _CPU_DMAC_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define _CPU_DMAC_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;__BEGIN_DECLS</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">   29</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">cpu_dmac_priority_mode</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938">   32</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938">CPU_DMAC_PRIORITY_MODE_FIXED</a>       = 0x00,</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390">   34</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390">CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN</a> = 0x01</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;} <a class="code" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">   39</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">cpu_dmac_src</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db">   41</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db">CPU_DMAC_SOURCE_FIXED</a>     = 0x00,</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a">   43</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a">CPU_DMAC_SOURCE_INCREMENT</a> = 0x01,</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d">   45</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d">CPU_DMAC_SOURCE_DECREMENT</a> = 0x02</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;} <a class="code" href="group__CPU__DMAC.html#gad7159ea3359702b9f6c9383db5b3aa72">cpu_dmac_src_t</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">   50</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">cpu_dmac_dst</a> {</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a">   52</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a">CPU_DMAC_DESTINATION_FIXED</a>     = 0x00,</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d">   54</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d">CPU_DMAC_DESTINATION_INCREMENT</a> = 0x01,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf">   56</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf">CPU_DMAC_DESTINATION_DECREMENT</a> = 0x02</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} <a class="code" href="group__CPU__DMAC.html#ga2cd59afe9a28a83c8d88a3f6a46840e5">cpu_dmac_dst_t</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">cpu_dmac_stride</a> {</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750">   63</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750">CPU_DMAC_STRIDE_1_BYTE</a>   = 0x00,</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8">   65</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8">CPU_DMAC_STRIDE_2_BYTES</a>  = 0x01,</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c">   67</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c">CPU_DMAC_STRIDE_4_BYTES</a>  = 0x02,</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a">   69</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a">CPU_DMAC_STRIDE_16_BYTES</a> = 0x03</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <a class="code" href="group__CPU__DMAC.html#gad83950dbc6783b255027099842487cc5">cpu_dmac_stride_t</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">   74</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a> {</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273">   76</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273">CPU_DMAC_BUS_MODE_CYCLE_STEAL</a> = 0x00,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60">   78</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60">CPU_DMAC_BUS_MODE_BURST</a>       = 0x01</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} <a class="code" href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga358061a56a92311e6711f85508e75bbd">   84</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__CPU__DMAC.html#ga358061a56a92311e6711f85508e75bbd">cpu_dmac_ihr</a>)(<span class="keywordtype">void</span> *);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">   87</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html">   90</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcpu__dmac__cfg.html">cpu_dmac_cfg</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a0343b8547d469b9a2714615bc89870d5">   92</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a> <a class="code" href="structcpu__dmac__cfg.html#a0343b8547d469b9a2714615bc89870d5">channel</a>:2;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a55fe94bb2ad97503f929acf2e7f13af3">   95</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gad7159ea3359702b9f6c9383db5b3aa72">cpu_dmac_src_t</a> <a class="code" href="structcpu__dmac__cfg.html#a55fe94bb2ad97503f929acf2e7f13af3">src_mode</a>:2;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a7f460d4ccd7eae267e0a1472056e65d8">   98</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga2cd59afe9a28a83c8d88a3f6a46840e5">cpu_dmac_dst_t</a> <a class="code" href="structcpu__dmac__cfg.html#a7f460d4ccd7eae267e0a1472056e65d8">dst_mode</a>:2;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a31ab880c9f87b6d0d1f51b4ef8ae0aa3">  101</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#gad83950dbc6783b255027099842487cc5">cpu_dmac_stride_t</a> <a class="code" href="structcpu__dmac__cfg.html#a31ab880c9f87b6d0d1f51b4ef8ae0aa3">stride</a>:3;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a3820d854d7f4bf23d558b54551538272">  104</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a> <a class="code" href="structcpu__dmac__cfg.html#a3820d854d7f4bf23d558b54551538272">bus_mode</a>:1;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#ae9659a5d8b2419c6fe5f2c0087a564bd">  107</a></span>&#160;        uint32_t <a class="code" href="structcpu__dmac__cfg.html#ae9659a5d8b2419c6fe5f2c0087a564bd">src</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a11b5abc009708f2a57f4fe194bf030b6">  110</a></span>&#160;        uint32_t <a class="code" href="structcpu__dmac__cfg.html#a11b5abc009708f2a57f4fe194bf030b6">dst</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a8235ffbf33e08051b5d5887b62e46fd0">  113</a></span>&#160;        uint32_t <a class="code" href="structcpu__dmac__cfg.html#a8235ffbf33e08051b5d5887b62e46fd0">len</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#a6b32c81edacbca2a7eee1da9e696212e">  118</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga358061a56a92311e6711f85508e75bbd">cpu_dmac_ihr</a> <a class="code" href="structcpu__dmac__cfg.html#a6b32c81edacbca2a7eee1da9e696212e">ihr</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structcpu__dmac__cfg.html#adb8bb377ffdb53781aee3ba952508fce">  124</a></span>&#160;        <span class="keywordtype">void</span> *<a class="code" href="structcpu__dmac__cfg.html#adb8bb377ffdb53781aee3ba952508fce">ihr_work</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} __aligned(4) <a class="code" href="structcpu__dmac__cfg.html">cpu_dmac_cfg_t</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;static_assert(sizeof(<a class="code" href="structcpu__dmac__cfg.html">cpu_dmac_cfg_t</a>) == 24);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html">  130</a></span>&#160;typedef struct <a class="code" href="structcpu__dmac__status.html">cpu_dmac_status</a> {</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#a77a71e4bfd4aa8f3670fc8b2670ecb2a">  132</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structcpu__dmac__status.html#a77a71e4bfd4aa8f3670fc8b2670ecb2a">enabled</a>:1;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#a977c3ceb75f7dd339fc1284b6799deae">  134</a></span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a> <a class="code" href="structcpu__dmac__status.html#a977c3ceb75f7dd339fc1284b6799deae">priority_mode</a>:1;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#a3506dbf088d0f9c962ab3abf62224bac">  136</a></span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structcpu__dmac__status.html#a3506dbf088d0f9c962ab3abf62224bac">channel_enabled</a>:2;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#a65764ea4f704227253312ff84c407371">  138</a></span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structcpu__dmac__status.html#a65764ea4f704227253312ff84c407371">channel_busy</a>:2;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#ab842425916481e83da489a743146ef22">  140</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structcpu__dmac__status.html#ab842425916481e83da489a743146ef22">address_error</a>:1;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structcpu__dmac__status.html#ac9fd11812fd21fac50a58cc7227b1644">  142</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structcpu__dmac__status.html#ac9fd11812fd21fac50a58cc7227b1644">nmi_interrupt</a>:1;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} __packed <a class="code" href="group__CPU__DMAC.html#ga1381a65ff30ef4f738e3d3ab486c3c15">cpu_dmac_status_t</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gaa36f0e459d7735660fd361b4270dca1a">  163</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#gaa36f0e459d7735660fd361b4270dca1a">cpu_dmac_channel_transfer_set</a>(<a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a> ch, uint32_t tcr_bits)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keyword">const</span> uint32_t n = (ch &amp; 0x01) &lt;&lt; 4;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        MEMORY_WRITE(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a> | n), tcr_bits);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga5b03cac0c45a74d471de1e84b86cb7ab">  172</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga5b03cac0c45a74d471de1e84b86cb7ab">cpu_dmac_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        MEMORY_WRITE_AND(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>), ~0x0000000F);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        MEMORY_WRITE_OR(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>), 0x00000001);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gac6628f7617376e4f36c9d8aaf6d32745">  180</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#gac6628f7617376e4f36c9d8aaf6d32745">cpu_dmac_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        MEMORY_WRITE_AND(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>), ~0x00000001);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t __always_inline</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga0eea9265323a34a9908b34fa025f819d">  188</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga0eea9265323a34a9908b34fa025f819d">cpu_dmac_interrupt_priority_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keyword">const</span> uint16_t ipra = MEMORY_READ(16, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>));</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">return</span> ((ipra &gt;&gt; 8) &amp; 0x0F);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga5c1432937ccb202ed2202eed993e0bcc">  199</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga5c1432937ccb202ed2202eed993e0bcc">cpu_dmac_interrupt_priority_set</a>(uint8_t priority)</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        MEMORY_WRITE_AND(16, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), 0xF7FF);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        MEMORY_WRITE_OR(16, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), (priority &amp; 0x0F) &lt;&lt; 8);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga8457a4d07fba36dc7af82c38caf88d57">  209</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga8457a4d07fba36dc7af82c38caf88d57">cpu_dmac_priority_mode_set</a>(<a class="code" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a> mode)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        MEMORY_WRITE_AND(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>), ~0x00000001);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        MEMORY_WRITE_OR(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a>), (mode &amp; 0x01) &lt;&lt; 3);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">  222</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a>(<a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a> ch)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keyword">const</span> uint32_t n = (ch &amp; 0x01) &lt;&lt; 4;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        MEMORY_WRITE_AND(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">CHCR0</a> | n), ~0x00000003);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        MEMORY_WRITE_OR(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">CHCR0</a> | n), 0x00000001);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">  234</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">cpu_dmac_channel_stop</a>(<a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a> ch)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keyword">const</span> uint32_t n = (ch &amp; 0x01) &lt;&lt; 4;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="comment">/* Don&#39;t clear the status bits */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        MEMORY_WRITE_AND(32, <a class="code" href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">CHCR0</a> | n), ~0x00000001);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__CPU__DMAC.html#gae2d968ef07dc8430c1609d42527aa7d3">  244</a></span>&#160;<a class="code" href="group__CPU__DMAC.html#gae2d968ef07dc8430c1609d42527aa7d3">cpu_dmac_stop</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">cpu_dmac_channel_stop</a>(0);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">cpu_dmac_channel_stop</a>(1);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__DMAC.html#ga54e0bf92350dba22a62f571b68a522c8">cpu_dmac_status_get</a>(<a class="code" href="structcpu__dmac__status.html">cpu_dmac_status_t</a> *status);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a>(<span class="keyword">const</span> <a class="code" href="structcpu__dmac__cfg.html">cpu_dmac_cfg_t</a> *cfg);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a>(<a class="code" href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a> ch);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;__END_DECLS</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !_CPU_DMAC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__CPU__IO__REGISTERS_html_gaf5e8ddda39a2a73227218e1229fb86d3"><div class="ttname"><a href="group__CPU__IO__REGISTERS.html#gaf5e8ddda39a2a73227218e1229fb86d3">DMAOR</a></div><div class="ttdeci">#define DMAOR</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:421</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a"><div class="ttname"><a href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a">CPU_DMAC_STRIDE_16_BYTES</a></div><div class="ttdeci">@ CPU_DMAC_STRIDE_16_BYTES</div><div class="ttdoc">16-byte stride.</div><div class="ttdef"><b>Definition:</b> dmac.h:69</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gaa25f9dd1ea61b12deaefec4f77d64131"><div class="ttname"><a href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a></div><div class="ttdeci">void cpu_dmac_channel_wait(cpu_dmac_channel_t ch)</div><div class="ttdoc">Busy wait for transfer completion of CPU-DMAC channel.</div><div class="ttdef"><b>Definition:</b> cpu_dmac.c:175</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga2cd59afe9a28a83c8d88a3f6a46840e5"><div class="ttname"><a href="group__CPU__DMAC.html#ga2cd59afe9a28a83c8d88a3f6a46840e5">cpu_dmac_dst_t</a></div><div class="ttdeci">enum cpu_dmac_dst cpu_dmac_dst_t</div><div class="ttdoc">Transfer destination type.</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gadba88414e2eb0392834e70b87d47def5"><div class="ttname"><a href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">cpu_dmac_stride</a></div><div class="ttdeci">cpu_dmac_stride</div><div class="ttdoc">Transfer stride bytes.</div><div class="ttdef"><b>Definition:</b> dmac.h:61</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60"><div class="ttname"><a href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60">CPU_DMAC_BUS_MODE_BURST</a></div><div class="ttdeci">@ CPU_DMAC_BUS_MODE_BURST</div><div class="ttdoc">Select bus mode to burst mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:78</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a6b32c81edacbca2a7eee1da9e696212e"><div class="ttname"><a href="structcpu__dmac__cfg.html#a6b32c81edacbca2a7eee1da9e696212e">cpu_dmac_cfg::ihr</a></div><div class="ttdeci">cpu_dmac_ihr ihr</div><div class="ttdoc">Callback when transfer is completed.</div><div class="ttdef"><b>Definition:</b> dmac.h:118</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d"><div class="ttname"><a href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d">CPU_DMAC_SOURCE_DECREMENT</a></div><div class="ttdeci">@ CPU_DMAC_SOURCE_DECREMENT</div><div class="ttdoc">Source address is decremented.</div><div class="ttdef"><b>Definition:</b> dmac.h:45</div></div>
<div class="ttc" id="agroup__CPU__IO__REGISTERS_html_ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><div class="ttname"><a href="group__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a></div><div class="ttdeci">#define IPRA</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:256</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a31ab880c9f87b6d0d1f51b4ef8ae0aa3"><div class="ttname"><a href="structcpu__dmac__cfg.html#a31ab880c9f87b6d0d1f51b4ef8ae0aa3">cpu_dmac_cfg::stride</a></div><div class="ttdeci">cpu_dmac_stride_t stride</div><div class="ttdoc">Stride.</div><div class="ttdef"><b>Definition:</b> dmac.h:101</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga90c58703cb0b7d3892e6bf70e24325e1"><div class="ttname"><a href="group__CPU__DMAC.html#ga90c58703cb0b7d3892e6bf70e24325e1">cpu_dmac_channel_t</a></div><div class="ttdeci">uint8_t cpu_dmac_channel_t</div><div class="ttdoc">CPU-DMAC channel.</div><div class="ttdef"><b>Definition:</b> dmac.h:87</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a11b5abc009708f2a57f4fe194bf030b6"><div class="ttname"><a href="structcpu__dmac__cfg.html#a11b5abc009708f2a57f4fe194bf030b6">cpu_dmac_cfg::dst</a></div><div class="ttdeci">uint32_t dst</div><div class="ttdoc">Memory transfer destination address.</div><div class="ttdef"><b>Definition:</b> dmac.h:110</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga99ce968384f4cb454426c5fe409b83ae"><div class="ttname"><a href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a></div><div class="ttdeci">enum cpu_dmac_priority_mode cpu_dmac_priority_mode_t</div><div class="ttdoc">CPU-DMAC priority mode.</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gafd2aa9f9a8a740c128ccf8cfa4cc5b0a"><div class="ttname"><a href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a></div><div class="ttdeci">cpu_dmac_bus_mode</div><div class="ttdoc">Transfer bus mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:74</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gae2d968ef07dc8430c1609d42527aa7d3"><div class="ttname"><a href="group__CPU__DMAC.html#gae2d968ef07dc8430c1609d42527aa7d3">cpu_dmac_stop</a></div><div class="ttdeci">static void cpu_dmac_stop(void)</div><div class="ttdoc">Stop all CPU-DMAC channel transfers (if any).</div><div class="ttdef"><b>Definition:</b> dmac.h:244</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gad7159ea3359702b9f6c9383db5b3aa72"><div class="ttname"><a href="group__CPU__DMAC.html#gad7159ea3359702b9f6c9383db5b3aa72">cpu_dmac_src_t</a></div><div class="ttdeci">enum cpu_dmac_src cpu_dmac_src_t</div><div class="ttdoc">Transfer source address modes.</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga2b26ef48721710c7c902a5b7c22120f1"><div class="ttname"><a href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a></div><div class="ttdeci">static void cpu_dmac_channel_start(cpu_dmac_channel_t ch)</div><div class="ttdoc">Start the CPU-DMAC channel transfer.</div><div class="ttdef"><b>Definition:</b> dmac.h:222</div></div>
<div class="ttc" id="astructcpu__dmac__status_html"><div class="ttname"><a href="structcpu__dmac__status.html">cpu_dmac_status</a></div><div class="ttdoc">CPU-DMAC status.</div><div class="ttdef"><b>Definition:</b> dmac.h:130</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d"><div class="ttname"><a href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d">CPU_DMAC_DESTINATION_INCREMENT</a></div><div class="ttdeci">@ CPU_DMAC_DESTINATION_INCREMENT</div><div class="ttdoc">Destination address is incremented.</div><div class="ttdef"><b>Definition:</b> dmac.h:54</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga52a95c82897c107ac282fcf69ad588de"><div class="ttname"><a href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a></div><div class="ttdeci">void cpu_dmac_channel_config_set(const cpu_dmac_cfg_t *cfg)</div><div class="ttdoc">Configure a CPU-DMAC channel for transfer.</div><div class="ttdef"><b>Definition:</b> cpu_dmac.c:114</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga358061a56a92311e6711f85508e75bbd"><div class="ttname"><a href="group__CPU__DMAC.html#ga358061a56a92311e6711f85508e75bbd">cpu_dmac_ihr</a></div><div class="ttdeci">void(* cpu_dmac_ihr)(void *)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> dmac.h:84</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_a65764ea4f704227253312ff84c407371"><div class="ttname"><a href="structcpu__dmac__status.html#a65764ea4f704227253312ff84c407371">cpu_dmac_status::channel_busy</a></div><div class="ttdeci">unsigned int channel_busy</div><div class="ttdoc">Bit field to determine which channel(s) are busy.</div><div class="ttdef"><b>Definition:</b> dmac.h:138</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8"><div class="ttname"><a href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8">CPU_DMAC_STRIDE_2_BYTES</a></div><div class="ttdeci">@ CPU_DMAC_STRIDE_2_BYTES</div><div class="ttdoc">2-byte stride.</div><div class="ttdef"><b>Definition:</b> dmac.h:65</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga5b03cac0c45a74d471de1e84b86cb7ab"><div class="ttname"><a href="group__CPU__DMAC.html#ga5b03cac0c45a74d471de1e84b86cb7ab">cpu_dmac_enable</a></div><div class="ttdeci">static void cpu_dmac_enable(void)</div><div class="ttdoc">Enable CPU-DMAC.</div><div class="ttdef"><b>Definition:</b> dmac.h:172</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750"><div class="ttname"><a href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750">CPU_DMAC_STRIDE_1_BYTE</a></div><div class="ttdeci">@ CPU_DMAC_STRIDE_1_BYTE</div><div class="ttdoc">1-byte stride.</div><div class="ttdef"><b>Definition:</b> dmac.h:63</div></div>
<div class="ttc" id="agroup__CPU__IO__REGISTERS_html_ga694a5587bfbecb1bb8d738c7f31d4a39"><div class="ttname"><a href="group__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a></div><div class="ttdeci">#define TCR0</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:381</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db"><div class="ttname"><a href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db">CPU_DMAC_SOURCE_FIXED</a></div><div class="ttdeci">@ CPU_DMAC_SOURCE_FIXED</div><div class="ttdoc">Fixed source address.</div><div class="ttdef"><b>Definition:</b> dmac.h:41</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a7f460d4ccd7eae267e0a1472056e65d8"><div class="ttname"><a href="structcpu__dmac__cfg.html#a7f460d4ccd7eae267e0a1472056e65d8">cpu_dmac_cfg::dst_mode</a></div><div class="ttdeci">cpu_dmac_dst_t dst_mode</div><div class="ttdoc">Destination mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:98</div></div>
<div class="ttc" id="agroup__CPU__IO__REGISTERS_html_ga95470f959f16b9832564742c7ab52319"><div class="ttname"><a href="group__CPU__IO__REGISTERS.html#ga95470f959f16b9832564742c7ab52319">CHCR0</a></div><div class="ttdeci">#define CHCR0</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:386</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a55fe94bb2ad97503f929acf2e7f13af3"><div class="ttname"><a href="structcpu__dmac__cfg.html#a55fe94bb2ad97503f929acf2e7f13af3">cpu_dmac_cfg::src_mode</a></div><div class="ttdeci">cpu_dmac_src_t src_mode</div><div class="ttdoc">Source mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:95</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga543d9d09b32a5b6273de156242891e22"><div class="ttname"><a href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">cpu_dmac_src</a></div><div class="ttdeci">cpu_dmac_src</div><div class="ttdoc">Transfer source address modes.</div><div class="ttdef"><b>Definition:</b> dmac.h:39</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_a977c3ceb75f7dd339fc1284b6799deae"><div class="ttname"><a href="structcpu__dmac__status.html#a977c3ceb75f7dd339fc1284b6799deae">cpu_dmac_status::priority_mode</a></div><div class="ttdeci">cpu_dmac_priority_mode_t priority_mode</div><div class="ttdoc">Priority mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:134</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga12d1096d5482168480f42128a8e4209e"><div class="ttname"><a href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">cpu_dmac_dst</a></div><div class="ttdeci">cpu_dmac_dst</div><div class="ttdoc">Transfer destination type.</div><div class="ttdef"><b>Definition:</b> dmac.h:50</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a"><div class="ttname"><a href="group__CPU__DMAC.html#gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a">CPU_DMAC_SOURCE_INCREMENT</a></div><div class="ttdeci">@ CPU_DMAC_SOURCE_INCREMENT</div><div class="ttdoc">Source address is incremented.</div><div class="ttdef"><b>Definition:</b> dmac.h:43</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga8bc6bfc97122bf9f6b57669fa2c36425"><div class="ttname"><a href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a></div><div class="ttdeci">enum cpu_dmac_bus_mode cpu_dmac_bus_mode_t</div><div class="ttdoc">Transfer bus mode.</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf"><div class="ttname"><a href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf">CPU_DMAC_DESTINATION_DECREMENT</a></div><div class="ttdeci">@ CPU_DMAC_DESTINATION_DECREMENT</div><div class="ttdoc">Destination address is decremented.</div><div class="ttdef"><b>Definition:</b> dmac.h:56</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a0343b8547d469b9a2714615bc89870d5"><div class="ttname"><a href="structcpu__dmac__cfg.html#a0343b8547d469b9a2714615bc89870d5">cpu_dmac_cfg::channel</a></div><div class="ttdeci">cpu_dmac_channel_t channel</div><div class="ttdoc">Channel.</div><div class="ttdef"><b>Definition:</b> dmac.h:92</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390"><div class="ttname"><a href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390">CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN</a></div><div class="ttdeci">@ CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN</div><div class="ttdoc">Round-robin mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:34</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga5c1432937ccb202ed2202eed993e0bcc"><div class="ttname"><a href="group__CPU__DMAC.html#ga5c1432937ccb202ed2202eed993e0bcc">cpu_dmac_interrupt_priority_set</a></div><div class="ttdeci">static void cpu_dmac_interrupt_priority_set(uint8_t priority)</div><div class="ttdoc">Set the interrupt priority level for CPU-DMAC.</div><div class="ttdef"><b>Definition:</b> dmac.h:199</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938"><div class="ttname"><a href="group__CPU__DMAC.html#ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938">CPU_DMAC_PRIORITY_MODE_FIXED</a></div><div class="ttdeci">@ CPU_DMAC_PRIORITY_MODE_FIXED</div><div class="ttdoc">Fixed priority mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:32</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_a77a71e4bfd4aa8f3670fc8b2670ecb2a"><div class="ttname"><a href="structcpu__dmac__status.html#a77a71e4bfd4aa8f3670fc8b2670ecb2a">cpu_dmac_status::enabled</a></div><div class="ttdeci">bool enabled</div><div class="ttdoc">Flag to determine if CPU-DMAC transfers are enabled on all channels.</div><div class="ttdef"><b>Definition:</b> dmac.h:132</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga8457a4d07fba36dc7af82c38caf88d57"><div class="ttname"><a href="group__CPU__DMAC.html#ga8457a4d07fba36dc7af82c38caf88d57">cpu_dmac_priority_mode_set</a></div><div class="ttdeci">static void cpu_dmac_priority_mode_set(cpu_dmac_priority_mode_t mode)</div><div class="ttdoc">Set the priority mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:209</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga1381a65ff30ef4f738e3d3ab486c3c15"><div class="ttname"><a href="group__CPU__DMAC.html#ga1381a65ff30ef4f738e3d3ab486c3c15">cpu_dmac_status_t</a></div><div class="ttdeci">struct cpu_dmac_status cpu_dmac_status_t</div><div class="ttdoc">CPU-DMAC status.</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga54e0bf92350dba22a62f571b68a522c8"><div class="ttname"><a href="group__CPU__DMAC.html#ga54e0bf92350dba22a62f571b68a522c8">cpu_dmac_status_get</a></div><div class="ttdeci">void cpu_dmac_status_get(cpu_dmac_status_t *status)</div><div class="ttdoc">Obtain CPU-DMAC operation status.</div><div class="ttdef"><b>Definition:</b> cpu_dmac.c:67</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273"><div class="ttname"><a href="group__CPU__DMAC.html#ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273">CPU_DMAC_BUS_MODE_CYCLE_STEAL</a></div><div class="ttdeci">@ CPU_DMAC_BUS_MODE_CYCLE_STEAL</div><div class="ttdoc">Select bus mode to cycle-steal mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:76</div></div>
<div class="ttc" id="agroup__CPU__IO__REGISTERS_html_ga298694f5a284a9481357c09aab7aa7e3"><div class="ttname"><a href="group__CPU__IO__REGISTERS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a></div><div class="ttdeci">#define CPU(x)</div><div class="ttdoc">Access the CPU I/O registers.</div><div class="ttdef"><b>Definition:</b> map.h:71</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gaf4c328e811d0f3e242f36353e28a78a8"><div class="ttname"><a href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">cpu_dmac_priority_mode</a></div><div class="ttdeci">cpu_dmac_priority_mode</div><div class="ttdoc">CPU-DMAC priority mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:29</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gac6628f7617376e4f36c9d8aaf6d32745"><div class="ttname"><a href="group__CPU__DMAC.html#gac6628f7617376e4f36c9d8aaf6d32745">cpu_dmac_disable</a></div><div class="ttdeci">static void cpu_dmac_disable(void)</div><div class="ttdoc">Disable CPU-DMAC.</div><div class="ttdef"><b>Definition:</b> dmac.h:180</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_ac9fd11812fd21fac50a58cc7227b1644"><div class="ttname"><a href="structcpu__dmac__status.html#ac9fd11812fd21fac50a58cc7227b1644">cpu_dmac_status::nmi_interrupt</a></div><div class="ttdeci">bool nmi_interrupt</div><div class="ttdoc">Flag to determine if NMI interrupt has occurred.</div><div class="ttdef"><b>Definition:</b> dmac.h:142</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_ae9659a5d8b2419c6fe5f2c0087a564bd"><div class="ttname"><a href="structcpu__dmac__cfg.html#ae9659a5d8b2419c6fe5f2c0087a564bd">cpu_dmac_cfg::src</a></div><div class="ttdeci">uint32_t src</div><div class="ttdoc">Memory transfer source address.</div><div class="ttdef"><b>Definition:</b> dmac.h:107</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gaa36f0e459d7735660fd361b4270dca1a"><div class="ttname"><a href="group__CPU__DMAC.html#gaa36f0e459d7735660fd361b4270dca1a">cpu_dmac_channel_transfer_set</a></div><div class="ttdeci">static void cpu_dmac_channel_transfer_set(cpu_dmac_channel_t ch, uint32_t tcr_bits)</div><div class="ttdoc">Write directly to the CPU-DMAC I/O TCR0 or TCR1 register.</div><div class="ttdef"><b>Definition:</b> dmac.h:163</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga0eea9265323a34a9908b34fa025f819d"><div class="ttname"><a href="group__CPU__DMAC.html#ga0eea9265323a34a9908b34fa025f819d">cpu_dmac_interrupt_priority_get</a></div><div class="ttdeci">static uint8_t cpu_dmac_interrupt_priority_get(void)</div><div class="ttdoc">Obtain the interrupt priority level for CPU-DMAC.</div><div class="ttdef"><b>Definition:</b> dmac.h:188</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_ab842425916481e83da489a743146ef22"><div class="ttname"><a href="structcpu__dmac__status.html#ab842425916481e83da489a743146ef22">cpu_dmac_status::address_error</a></div><div class="ttdeci">bool address_error</div><div class="ttdoc">Flag to determine if an address error has occurred.</div><div class="ttdef"><b>Definition:</b> dmac.h:140</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_adb8bb377ffdb53781aee3ba952508fce"><div class="ttname"><a href="structcpu__dmac__cfg.html#adb8bb377ffdb53781aee3ba952508fce">cpu_dmac_cfg::ihr_work</a></div><div class="ttdeci">void * ihr_work</div><div class="ttdoc">Pointer to any work passed onto cpu_dmac_cfg_t::ihr.</div><div class="ttdef"><b>Definition:</b> dmac.h:124</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ga6b1abd56274f3e913f538f2cc76b42e3"><div class="ttname"><a href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">cpu_dmac_channel_stop</a></div><div class="ttdeci">static void cpu_dmac_channel_stop(cpu_dmac_channel_t ch)</div><div class="ttdoc">Stop specific CPU-DMAC channel transfer.</div><div class="ttdef"><b>Definition:</b> dmac.h:234</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html"><div class="ttname"><a href="structcpu__dmac__cfg.html">cpu_dmac_cfg</a></div><div class="ttdoc">CPU-DMAC configuration.</div><div class="ttdef"><b>Definition:</b> dmac.h:90</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a8235ffbf33e08051b5d5887b62e46fd0"><div class="ttname"><a href="structcpu__dmac__cfg.html#a8235ffbf33e08051b5d5887b62e46fd0">cpu_dmac_cfg::len</a></div><div class="ttdeci">uint32_t len</div><div class="ttdoc">Transfer length.</div><div class="ttdef"><b>Definition:</b> dmac.h:113</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c"><div class="ttname"><a href="group__CPU__DMAC.html#ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c">CPU_DMAC_STRIDE_4_BYTES</a></div><div class="ttdeci">@ CPU_DMAC_STRIDE_4_BYTES</div><div class="ttdoc">4-byte stride.</div><div class="ttdef"><b>Definition:</b> dmac.h:67</div></div>
<div class="ttc" id="astructcpu__dmac__cfg_html_a3820d854d7f4bf23d558b54551538272"><div class="ttname"><a href="structcpu__dmac__cfg.html#a3820d854d7f4bf23d558b54551538272">cpu_dmac_cfg::bus_mode</a></div><div class="ttdeci">cpu_dmac_bus_mode_t bus_mode</div><div class="ttdoc">Bus mode.</div><div class="ttdef"><b>Definition:</b> dmac.h:104</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a"><div class="ttname"><a href="group__CPU__DMAC.html#gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a">CPU_DMAC_DESTINATION_FIXED</a></div><div class="ttdeci">@ CPU_DMAC_DESTINATION_FIXED</div><div class="ttdoc">Fixed destination address.</div><div class="ttdef"><b>Definition:</b> dmac.h:52</div></div>
<div class="ttc" id="agroup__CPU__DMAC_html_gad83950dbc6783b255027099842487cc5"><div class="ttname"><a href="group__CPU__DMAC.html#gad83950dbc6783b255027099842487cc5">cpu_dmac_stride_t</a></div><div class="ttdeci">enum cpu_dmac_stride cpu_dmac_stride_t</div><div class="ttdoc">Transfer stride bytes.</div></div>
<div class="ttc" id="astructcpu__dmac__status_html_a3506dbf088d0f9c962ab3abf62224bac"><div class="ttname"><a href="structcpu__dmac__status.html#a3506dbf088d0f9c962ab3abf62224bac">cpu_dmac_status::channel_enabled</a></div><div class="ttdeci">unsigned int channel_enabled</div><div class="ttdoc">Bit field to determine which channel(s) are enabled.</div><div class="ttdef"><b>Definition:</b> dmac.h:136</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
