
`timescale 1ns / 10ps

module test;


wire  Halted;

reg  Clk, Reset;

// Buses in the design

wire  [0:11]  net14;

wire  [0:15]  net13;

wire  [0:15]  net12;



MU0_test top(Halted, Clk, Reset); 
 
