Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/fsm is now defined in a different file.  It was defined in "/home/l2/ferlicotdelbe/tp/ARCHI/tp9/fsm.vhd", and is now defined in "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/fsm.vhd".
WARNING:HDLParsers:3607 - Unit work/fsm/Behavioral is now defined in a different file.  It was defined in "/home/l2/ferlicotdelbe/tp/ARCHI/tp9/fsm.vhd", and is now defined in "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/fsm.vhd".
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/x7seg.vhd" in Library work.
Architecture behavioral of Entity x7seg is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/ipcore_dir/insmem.vhd" in Library work.
Architecture insmem_a of Entity insmem is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" in Library work.
Entity <obuf8_mxilinx_toplevel> compiled.
Entity <obuf8_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <ibuf8_mxilinx_toplevel> compiled.
Entity <ibuf8_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <pulse_muser_toplevel> compiled.
Entity <pulse_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <concat_muser_toplevel> compiled.
Entity <concat_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <inv16_mxilinx_toplevel> compiled.
Entity <inv16_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <add16_mxilinx_toplevel> compiled.
Entity <add16_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <inc_muser_toplevel> compiled.
Entity <inc_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <andor_muser_toplevel> compiled.
Entity <andor_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_toplevel> compiled.
Entity <m2_1_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <mux2x16_muser_toplevel> compiled.
Entity <mux2x16_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <adsu16_mxilinx_toplevel> compiled.
Entity <adsu16_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <alu_muser_toplevel> compiled.
Entity <alu_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <d4_16e_mxilinx_toplevel> compiled.
Entity <d4_16e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <connecteur_muser_toplevel> compiled.
Entity <connecteur_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <connecteur16_muser_toplevel> compiled.
Entity <connecteur16_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <clkdiv_muser_toplevel> compiled.
Entity <clkdiv_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_toplevel> compiled.
Entity <m2_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_toplevel> compiled.
Entity <m4_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <mux4x4_muser_toplevel> compiled.
Entity <mux4x4_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <compteur4_muser_toplevel> compiled.
Entity <compteur4_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <afficheur16_muser_toplevel> compiled.
Entity <afficheur16_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <fd16ce_mxilinx_toplevel> compiled.
Entity <fd16ce_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <s3_muser_toplevel> compiled.
Entity <s3_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/S3.vhf" in Library work.
Entity <pulse_muser_s3> compiled.
Entity <pulse_muser_s3> (Architecture <behavioral>) compiled.
Entity <concat_muser_s3> compiled.
Entity <concat_muser_s3> (Architecture <behavioral>) compiled.
Entity <inv16_mxilinx_s3> compiled.
Entity <inv16_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <add16_mxilinx_s3> compiled.
Entity <add16_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <inc_muser_s3> compiled.
Entity <inc_muser_s3> (Architecture <behavioral>) compiled.
Entity <andor_muser_s3> compiled.
Entity <andor_muser_s3> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_s3> compiled.
Entity <m2_1_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <mux2x16_muser_s3> compiled.
Entity <mux2x16_muser_s3> (Architecture <behavioral>) compiled.
Entity <adsu16_mxilinx_s3> compiled.
Entity <adsu16_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <alu_muser_s3> compiled.
Entity <alu_muser_s3> (Architecture <behavioral>) compiled.
Entity <d4_16e_mxilinx_s3> compiled.
Entity <d4_16e_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <connecteur_muser_s3> compiled.
Entity <connecteur_muser_s3> (Architecture <behavioral>) compiled.
Entity <connecteur16_muser_s3> compiled.
Entity <connecteur16_muser_s3> (Architecture <behavioral>) compiled.
Entity <clkdiv_muser_s3> compiled.
Entity <clkdiv_muser_s3> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_s3> compiled.
Entity <m2_1e_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_s3> compiled.
Entity <m4_1e_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <mux4x4_muser_s3> compiled.
Entity <mux4x4_muser_s3> (Architecture <behavioral>) compiled.
Entity <compteur4_muser_s3> compiled.
Entity <compteur4_muser_s3> (Architecture <behavioral>) compiled.
Entity <afficheur16_muser_s3> compiled.
Entity <afficheur16_muser_s3> (Architecture <behavioral>) compiled.
Entity <fd16ce_mxilinx_s3> compiled.
Entity <fd16ce_mxilinx_s3> (Architecture <behavioral>) compiled.
Entity <s3> compiled.
Entity <s3> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/afficheur16.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_afficheur16 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_afficheur16 is up to date.
Architecture behavioral of Entity mux4x4_muser_afficheur16 is up to date.
Architecture behavioral of Entity compteur4_muser_afficheur16 is up to date.
Architecture behavioral of Entity afficheur16 is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/ALU.vhf" in Library work.
Architecture behavioral of Entity concat_muser_alu is up to date.
Architecture behavioral of Entity inv16_mxilinx_alu is up to date.
Architecture behavioral of Entity add16_mxilinx_alu is up to date.
Architecture behavioral of Entity inc_muser_alu is up to date.
Architecture behavioral of Entity andor_muser_alu is up to date.
Architecture behavioral of Entity m2_1_mxilinx_alu is up to date.
Architecture behavioral of Entity mux2x16_muser_alu is up to date.
Architecture behavioral of Entity adsu16_mxilinx_alu is up to date.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/clkdiv.vhf" in Library work.
Architecture behavioral of Entity clkdiv is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/connecteur16.vhf" in Library work.
Architecture behavioral of Entity connecteur_muser_connecteur16 is up to date.
Architecture behavioral of Entity connecteur16 is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/pulse.vhf" in Library work.
Architecture behavioral of Entity pulse is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/andor.vhf" in Library work.
Architecture behavioral of Entity andor is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/compteur4.vhf" in Library work.
Architecture behavioral of Entity compteur4 is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/concat.vhf" in Library work.
Architecture behavioral of Entity concat is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/connecteur.vhf" in Library work.
Architecture behavioral of Entity connecteur is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/inc.vhf" in Library work.
Architecture behavioral of Entity add16_mxilinx_inc is up to date.
Architecture behavioral of Entity inc is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/mux2x16.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2x16 is up to date.
Architecture behavioral of Entity mux2x16 is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/mux4x4.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux4x4 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux4x4 is up to date.
Architecture behavioral of Entity mux4x4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <S3_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IBUF8_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OBUF8_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <connecteur16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD16CE_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inc_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <afficheur16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdiv_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2x16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulse_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <connecteur_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADD16_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x4_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <compteur4_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2x16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADSU16_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV16_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <andor_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inc_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <concat_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADD16_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_86" for instance <XLXI_3> in unit <toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_87" for instance <XLXI_4> in unit <toplevel>.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <S3_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  CO_82" for instance <CO> in unit <S3_MUSER_toplevel>.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3744: Unconnected output port 'clksec' of component 'clkdiv_MUSER_toplevel'.
    Set user-defined property "HU_SET =  Ram_80" for instance <Ram> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rdest_79" for instance <Rdest> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rdm_81" for instance <Rdm> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  RI_83" for instance <RI> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rled_74" for instance <Rled> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rsrc1_77" for instance <Rsrc1> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rsrc2_78" for instance <Rsrc2> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  Rsw_75" for instance <Rsw> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R1_69" for instance <R1> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R2_70" for instance <R2> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R3_71" for instance <R3> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R4_72" for instance <R4> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R5_73" for instance <R5> in unit <S3_MUSER_toplevel>.
    Set user-defined property "HU_SET =  R7seg_76" for instance <R7seg> in unit <S3_MUSER_toplevel>.
WARNING:Xst:2211 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3858: Instantiating black box module <insmem>.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3862: Unconnected output port 'D0' of component 'D4_16E_MXILINX_toplevel'.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3862: Unconnected output port 'D15' of component 'D4_16E_MXILINX_toplevel'.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3862: Unconnected output port 'D7' of component 'D4_16E_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_113_84" for instance <XLXI_113> in unit <S3_MUSER_toplevel>.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3885: Unconnected output port 'D0' of component 'D4_16E_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_114_85" for instance <XLXI_114> in unit <S3_MUSER_toplevel>.
Entity <S3_MUSER_toplevel> analyzed. Unit <S3_MUSER_toplevel> generated.

Analyzing Entity <connecteur16_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <connecteur16_MUSER_toplevel> analyzed. Unit <connecteur16_MUSER_toplevel> generated.

Analyzing Entity <connecteur_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <connecteur_MUSER_toplevel> analyzed. Unit <connecteur_MUSER_toplevel> generated.

Analyzing Entity <FD16CE_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_toplevel>.
Entity <FD16CE_MXILINX_toplevel> analyzed. Unit <FD16CE_MXILINX_toplevel> generated.

Analyzing Entity <inc_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 964: Unconnected output port 'CO' of component 'ADD16_MXILINX_toplevel'.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 964: Unconnected output port 'OFL' of component 'ADD16_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_1_43" for instance <XLXI_1> in unit <inc_MUSER_toplevel>.
Entity <inc_MUSER_toplevel> analyzed. Unit <inc_MUSER_toplevel> generated.

Analyzing Entity <ADD16_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_16> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_17> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_18> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_19> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_20> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_21> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_22> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_23> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_55> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_58> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_62> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_63> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_64> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_107> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_110> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_111> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_248> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_249> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_250> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_251> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_252> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_253> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_254> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_255> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_272> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_275> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_279> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_283> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_287> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_291> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_295> in unit <ADD16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_299> in unit <ADD16_MXILINX_toplevel>.
Entity <ADD16_MXILINX_toplevel> analyzed. Unit <ADD16_MXILINX_toplevel> generated.

Analyzing Entity <afficheur16_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 3248: Unconnected output port 'anodes' of component 'x7seg'.
Entity <afficheur16_MUSER_toplevel> analyzed. Unit <afficheur16_MUSER_toplevel> generated.

Analyzing Entity <mux4x4_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_65" for instance <XLXI_1> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_2_66" for instance <XLXI_2> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_3_67" for instance <XLXI_3> in unit <mux4x4_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_68" for instance <XLXI_4> in unit <mux4x4_MUSER_toplevel>.
Entity <mux4x4_MUSER_toplevel> analyzed. Unit <mux4x4_MUSER_toplevel> generated.

Analyzing Entity <M4_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_64" for instance <I_M01> in unit <M4_1E_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_M23_63" for instance <I_M23> in unit <M4_1E_MXILINX_toplevel>.
Entity <M4_1E_MXILINX_toplevel> analyzed. Unit <M4_1E_MXILINX_toplevel> generated.

Analyzing Entity <M2_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_toplevel> analyzed. Unit <M2_1E_MXILINX_toplevel> generated.

Analyzing Entity <compteur4_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <BaculeD_0> in unit <compteur4_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <BaculeD_1> in unit <compteur4_MUSER_toplevel>.
Entity <compteur4_MUSER_toplevel> analyzed. Unit <compteur4_MUSER_toplevel> generated.

Analyzing Entity <x7seg> in library <work> (Architecture <behavioral>).
Entity <x7seg> analyzed. Unit <x7seg> generated.

Analyzing Entity <clkdiv_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_26> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_56> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_58> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_60> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_62> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_64> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_66> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_68> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_70> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_72> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_74> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_76> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_78> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_80> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_82> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_84> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_86> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_88> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_90> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_92> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_94> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_96> in unit <clkdiv_MUSER_toplevel>.
Entity <clkdiv_MUSER_toplevel> analyzed. Unit <clkdiv_MUSER_toplevel> generated.

Analyzing Entity <mux2x16_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_44" for instance <XLXI_1> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_2_45" for instance <XLXI_2> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_3_46" for instance <XLXI_3> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_47" for instance <XLXI_4> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_5_48" for instance <XLXI_5> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_6_49" for instance <XLXI_6> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_7_50" for instance <XLXI_7> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_8_51" for instance <XLXI_8> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_17_59" for instance <XLXI_17> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_18_52" for instance <XLXI_18> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_19_53" for instance <XLXI_19> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_20_54" for instance <XLXI_20> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_21_55" for instance <XLXI_21> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_22_56" for instance <XLXI_22> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_23_57" for instance <XLXI_23> in unit <mux2x16_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_24_58" for instance <XLXI_24> in unit <mux2x16_MUSER_toplevel>.
Entity <mux2x16_MUSER_toplevel> analyzed. Unit <mux2x16_MUSER_toplevel> generated.

Analyzing Entity <M2_1_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_toplevel> analyzed. Unit <M2_1_MXILINX_toplevel> generated.

Analyzing Entity <D4_16E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_toplevel> analyzed. Unit <D4_16E_MXILINX_toplevel> generated.

Analyzing Entity <ALU_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 2149: Unconnected output port 'CO' of component 'ADSU16_MXILINX_toplevel'.
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf" line 2149: Unconnected output port 'OFL' of component 'ADSU16_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_155_60" for instance <XLXI_155> in unit <ALU_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_199_61" for instance <XLXI_199> in unit <ALU_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_204_62" for instance <XLXI_204> in unit <ALU_MUSER_toplevel>.
Entity <ALU_MUSER_toplevel> analyzed. Unit <ALU_MUSER_toplevel> generated.

Analyzing Entity <ADSU16_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_16> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_17> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_18> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_19> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_20> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_21> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_22> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_23> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_55> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_58> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_62> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_63> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_64> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_107> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_110> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_111> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_248> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_249> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_250> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_251> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_252> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_253> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_254> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_255> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_272> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_275> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_279> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_283> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_287> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_291> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_295> in unit <ADSU16_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_299> in unit <ADSU16_MXILINX_toplevel>.
Entity <ADSU16_MXILINX_toplevel> analyzed. Unit <ADSU16_MXILINX_toplevel> generated.

Analyzing Entity <INV16_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <INV16_MXILINX_toplevel> analyzed. Unit <INV16_MXILINX_toplevel> generated.

Analyzing Entity <andor_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <andor_MUSER_toplevel> analyzed. Unit <andor_MUSER_toplevel> generated.

Analyzing Entity <concat_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <concat_MUSER_toplevel> analyzed. Unit <concat_MUSER_toplevel> generated.

Analyzing Entity <pulse_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <pulse_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <pulse_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <pulse_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <pulse_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <pulse_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <pulse_MUSER_toplevel>.
Entity <pulse_MUSER_toplevel> analyzed. Unit <pulse_MUSER_toplevel> generated.

Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.

Analyzing Entity <IBUF8_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <IBUF8_MXILINX_toplevel>.
Entity <IBUF8_MXILINX_toplevel> analyzed. Unit <IBUF8_MXILINX_toplevel> generated.

Analyzing Entity <OBUF8_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "DRIVE =  12" for instance <I_36_30> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_30> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_31> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_31> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_32> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_32> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_33> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_33> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_34> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_34> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_35> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_35> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_36> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_36> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "DRIVE =  12" for instance <I_36_37> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <OBUF8_MXILINX_toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_37> in unit <OBUF8_MXILINX_toplevel>.
Entity <OBUF8_MXILINX_toplevel> analyzed. Unit <OBUF8_MXILINX_toplevel> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/fsm.vhd".
    Found 4-bit register for signal <OP>.
    Found 1-bit register for signal <Rdestload>.
    Found 4-bit register for signal <source>.
    Found 4-bit register for signal <dest>.
    Found 1-bit register for signal <RIload>.
    Found 1-bit register for signal <COinc>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <fsm> synthesized.


Synthesizing Unit <x7seg>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/x7seg.vhd".
    Found 16x7-bit ROM for signal <sevenseg>.
    Summary:
	inferred   1 ROM(s).
Unit <x7seg> synthesized.


Synthesizing Unit <IBUF8_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <IBUF8_MXILINX_toplevel> synthesized.


Synthesizing Unit <OBUF8_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <OBUF8_MXILINX_toplevel> synthesized.


Synthesizing Unit <FD16CE_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <FD16CE_MXILINX_toplevel> synthesized.


Synthesizing Unit <clkdiv_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <clkdiv_MUSER_toplevel> synthesized.


Synthesizing Unit <D4_16E_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <D4_16E_MXILINX_toplevel> synthesized.


Synthesizing Unit <pulse_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <pulse_MUSER_toplevel> synthesized.


Synthesizing Unit <connecteur_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <connecteur_MUSER_toplevel> synthesized.


Synthesizing Unit <ADD16_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD16_MXILINX_toplevel> synthesized.


Synthesizing Unit <compteur4_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <compteur4_MUSER_toplevel> synthesized.


Synthesizing Unit <M2_1E_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <M2_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <M2_1_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <M2_1_MXILINX_toplevel> synthesized.


Synthesizing Unit <ADSU16_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU16_MXILINX_toplevel> synthesized.


Synthesizing Unit <INV16_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <INV16_MXILINX_toplevel> synthesized.


Synthesizing Unit <andor_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <andor_MUSER_toplevel> synthesized.


Synthesizing Unit <concat_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:647 - Input <a<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_MUSER_toplevel> synthesized.


Synthesizing Unit <connecteur16_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <connecteur16_MUSER_toplevel> synthesized.


Synthesizing Unit <inc_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <inc_MUSER_toplevel> synthesized.


Synthesizing Unit <mux2x16_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <mux2x16_MUSER_toplevel> synthesized.


Synthesizing Unit <M4_1E_MXILINX_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <M4_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <ALU_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_6_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_6_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_5_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_5_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_4_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_4_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <ALU_MUSER_toplevel> synthesized.


Synthesizing Unit <mux4x4_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <mux4x4_MUSER_toplevel> synthesized.


Synthesizing Unit <afficheur16_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
Unit <afficheur16_MUSER_toplevel> synthesized.


Synthesizing Unit <S3_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:653 - Signal <Rsw_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rled_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rdmload> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rdm_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Rdm_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rdest_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Ram_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <RI_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R7seg_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R4_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R3_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <CO_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <B2Rdm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <B2Rdestload> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <S3_MUSER_toplevel> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp10/toplevel.vhf".
WARNING:Xst:646 - Signal <ld<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 7
 1-bit register                                        : 4
 4-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/insmem.ngc>.
Loading core <insmem> for timing and area information for instance <XLXI_75>.
INFO:Xst:2261 - The FF/Latch <Rdestload> in Unit <XLXI_122> is equivalent to the following FF/Latch, which will be removed : <RIload> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 292
 Flip-Flops                                            : 292

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RIload> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <Rdestload> 

Optimizing unit <toplevel> ...

Optimizing unit <fsm> ...

Optimizing unit <IBUF8_MXILINX_toplevel> ...

Optimizing unit <OBUF8_MXILINX_toplevel> ...

Optimizing unit <FD16CE_MXILINX_toplevel> ...

Optimizing unit <clkdiv_MUSER_toplevel> ...

Optimizing unit <D4_16E_MXILINX_toplevel> ...

Optimizing unit <pulse_MUSER_toplevel> ...

Optimizing unit <ADD16_MXILINX_toplevel> ...

Optimizing unit <M2_1E_MXILINX_toplevel> ...

Optimizing unit <M2_1_MXILINX_toplevel> ...

Optimizing unit <ADSU16_MXILINX_toplevel> ...

Optimizing unit <INV16_MXILINX_toplevel> ...

Optimizing unit <andor_MUSER_toplevel> ...

Optimizing unit <concat_MUSER_toplevel> ...

Optimizing unit <connecteur16_MUSER_toplevel> ...

Optimizing unit <M4_1E_MXILINX_toplevel> ...

Optimizing unit <ALU_MUSER_toplevel> ...

Optimizing unit <S3_MUSER_toplevel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 291
 Flip-Flops                                            : 291

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 1566
#      AND2                        : 464
#      AND2B1                      : 208
#      AND3                        : 18
#      AND3B1                      : 16
#      AND5                        : 2
#      AND5B1                      : 8
#      AND5B2                      : 12
#      AND5B3                      : 8
#      AND5B4                      : 2
#      BUF                         : 16
#      GND                         : 7
#      INV                         : 80
#      LUT2                        : 7
#      LUT3                        : 8
#      LUT4                        : 18
#      MUXCY                       : 4
#      MUXCY_D                     : 4
#      MUXCY_L                     : 56
#      MUXF5                       : 13
#      OR2                         : 481
#      VCC                         : 2
#      XOR2                        : 52
#      XOR3                        : 16
#      XORCY                       : 64
# FlipFlops/Latches                : 291
#      FD                          : 44
#      FDCE                        : 240
#      FDR                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 9
#      OBUF                        : 19
# Others                           : 64
#      FMAP                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      146  out of   8672     1%  
 Number of Slice Flip Flops:            291  out of  17344     1%  
 Number of 4 input LUTs:                113  out of  17344     0%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    250    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                      | Load  |
-----------------------------------+--------------------------------------------+-------+
XLXI_1/clk190                      | NONE(XLXI_1/XLXI_121/XLXI_1)               | 5     |
clk                                | BUFGP                                      | 259   |
XLXI_1/mon_clkdiv/XLXN_2           | NONE(XLXI_1/mon_clkdiv/XLXI_3)             | 1     |
XLXI_1/mon_clkdiv/XLXN_14          | NONE(XLXI_1/mon_clkdiv/XLXI_10)            | 1     |
XLXI_1/mon_clkdiv/XLXN_4           | NONE(XLXI_1/mon_clkdiv/XLXI_12)            | 1     |
XLXI_1/mon_clkdiv/XLXN_18          | NONE(XLXI_1/mon_clkdiv/XLXI_14)            | 1     |
XLXI_1/mon_clkdiv/XLXN_12          | NONE(XLXI_1/mon_clkdiv/XLXI_16)            | 1     |
XLXI_1/mon_clkdiv/XLXN_16          | NONE(XLXI_1/mon_clkdiv/XLXI_26)            | 1     |
XLXI_1/mon_clkdiv/XLXN_63          | NONE(XLXI_1/mon_clkdiv/XLXI_56)            | 1     |
XLXI_1/mon_clkdiv/XLXN_28          | NONE(XLXI_1/mon_clkdiv/XLXI_58)            | 1     |
XLXI_1/mon_clkdiv/XLXN_67          | NONE(XLXI_1/mon_clkdiv/XLXI_60)            | 1     |
XLXI_1/mon_clkdiv/XLXN_61          | NONE(XLXI_1/mon_clkdiv/XLXI_62)            | 1     |
XLXI_1/mon_clkdiv/XLXN_71          | NONE(XLXI_1/mon_clkdiv/XLXI_64)            | 1     |
XLXI_1/mon_clkdiv/XLXN_65          | NONE(XLXI_1/mon_clkdiv/XLXI_66)            | 1     |
XLXI_1/mon_clkdiv/XLXN_69          | NONE(XLXI_1/mon_clkdiv/XLXI_68)            | 1     |
XLXI_1/mon_clkdiv/XLXN_77          | NONE(XLXI_1/mon_clkdiv/XLXI_70)            | 1     |
XLXI_1/mon_clkdiv/XLXN_73          | NONE(XLXI_1/mon_clkdiv/XLXI_72)            | 1     |
XLXI_1/mon_clkdiv/XLXN_81          | NONE(XLXI_1/mon_clkdiv/XLXI_74)            | 1     |
XLXI_1/mon_clkdiv/XLXN_75          | NONE(XLXI_1/mon_clkdiv/XLXI_76)            | 1     |
XLXI_1/mon_clkdiv/XLXN_85          | NONE(XLXI_1/mon_clkdiv/XLXI_78)            | 1     |
XLXI_1/mon_clkdiv/XLXN_83          | NONE(XLXI_1/mon_clkdiv/XLXI_82)            | 1     |
XLXI_1/mon_clkdiv/xyx              | NONE(XLXI_1/mon_clkdiv/XLXI_84)            | 1     |
XLXI_1/mon_clkdiv/XLXN_87          | NONE(XLXI_1/mon_clkdiv/XLXI_86)            | 1     |
XLXI_1/mon_clkdiv/XLXN_95          | NONE(XLXI_1/mon_clkdiv/XLXI_88)            | 1     |
XLXI_1/mon_clkdiv/XLXN_89          | NONE(XLXI_1/mon_clkdiv/XLXI_90)            | 1     |
XLXI_1/mon_clkdiv/clksec_DUMMY     | NONE(XLXI_1/mon_clkdiv/XLXI_92)            | 1     |
XLXI_1/mon_clkdiv/XLXN_93          | NONE(XLXI_1/mon_clkdiv/XLXI_94)            | 1     |
XLXI_1/mon_clkdiv/XLXN_97          | NONE(XLXI_1/mon_clkdiv/XLXI_96)            | 1     |
XLXI_1/mon_afficheur/XLXN_19<0>    | NONE(XLXI_1/mon_afficheur/XLXI_1/BaculeD_1)| 1     |
-----------------------------------+--------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(XLXI_1/CO/I_Q0)   | 240   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 24.416ns (Maximum Frequency: 40.957MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 9.282ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk190'
  Clock period: 3.313ns (frequency: 301.884MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.313ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 (FF)
  Destination:       XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 (FF)
  Source Clock:      XLXI_1/clk190 rising
  Destination Clock: XLXI_1/clk190 rising

  Data Path: XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 to XLXI_1/mon_afficheur/XLXI_1/BaculeD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.263  XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 (XLXI_1/mon_afficheur/XLXN_19<0>)
     INV:I->O              2   0.704   0.447  XLXI_1/mon_afficheur/XLXI_1/XLXI_3 (XLXI_1/mon_afficheur/XLXI_1/XLXN_2)
     FD:D                      0.308          XLXI_1/mon_afficheur/XLXI_1/BaculeD_0
    ----------------------------------------
    Total                      3.313ns (1.603ns logic, 1.710ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 24.416ns (frequency: 40.957MHz)
  Total number of paths / destination ports: 16672 / 436
-------------------------------------------------------------------------
Delay:               24.416ns (Levels of Logic = 22)
  Source:            XLXI_1/XLXI_122/source_1 (FF)
  Destination:       XLXI_1/CO/I_Q0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/XLXI_122/source_1 to XLXI_1/CO/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.591   1.034  XLXI_1/XLXI_122/source_1 (XLXI_1/XLXI_122/source_1)
     begin scope: 'XLXI_1/XLXI_114'
     AND5B3:I0->O         16   0.704   1.034  I_36_67 (D1)
     end scope: 'XLXI_1/XLXI_114'
     AND2:I1->O            1   0.704   0.420  XLXI_1/CR1/c15/XLXI_1 (XLXI_1/CR1/c15/XLXN_2)
     OR2:I1->O             1   0.704   0.420  XLXI_1/CR1/c15/XLXI_2 (XLXI_1/XLXN_19<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CR2/c15/XLXI_2 (XLXI_1/XLXN_20<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CR3/c15/XLXI_2 (XLXI_1/XLXN_21<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CR4/c15/XLXI_2 (XLXI_1/XLXN_22<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CR5/c15/XLXI_2 (XLXI_1/XLXN_23<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRled/c15/XLXI_2 (XLXI_1/XLXN_24<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRsw/c15/XLXI_2 (XLXI_1/XLXN_25<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CR7seg/c15/XLXI_2 (XLXI_1/XLXN_26<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRsrc1/c15/XLXI_2 (XLXI_1/XLXN_27<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRsrc2/c15/XLXI_2 (XLXI_1/XLXN_28<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRdest/c15/XLXI_2 (XLXI_1/XLXN_29<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRam/c15/XLXI_2 (XLXI_1/XLXN_30<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CRdm/c15/XLXI_2 (XLXI_1/XLXN_31<15>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/CCO/c15/XLXI_2 (XLXI_1/XLXN_32<15>)
     OR2:I0->O            11   0.704   0.933  XLXI_1/CRI/c15/XLXI_2 (XLXI_1/bus_data<15>)
     begin scope: 'XLXI_1/selectCO/XLXI_8'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_1/selectCO/XLXI_8'
     begin scope: 'XLXI_1/CO'
     FDCE:D                    0.308          I_Q15
    ----------------------------------------
    Total                     24.416ns (14.275ns logic, 10.141ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_2'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_3 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_3 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_2 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_2 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_3 to XLXI_1/mon_clkdiv/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_3 (XLXI_1/mon_clkdiv/XLXN_4)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_4 (XLXI_1/mon_clkdiv/XLXN_3)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_3
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_14'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_10 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_10 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_14 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_14 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_10 to XLXI_1/mon_clkdiv/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_10 (XLXI_1/mon_clkdiv/XLXN_12)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_9 (XLXI_1/mon_clkdiv/XLXN_13)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_10
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_4'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_12 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_12 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_4 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_4 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_12 to XLXI_1/mon_clkdiv/XLXI_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_12 (XLXI_1/mon_clkdiv/XLXN_14)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_11 (XLXI_1/mon_clkdiv/XLXN_15)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_12
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_18'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_14 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_14 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_18 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_18 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_14 to XLXI_1/mon_clkdiv/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_14 (XLXI_1/mon_clkdiv/XLXN_16)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_13 (XLXI_1/mon_clkdiv/XLXN_17)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_14
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_12'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_16 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_16 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_12 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_12 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_16 to XLXI_1/mon_clkdiv/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_16 (XLXI_1/mon_clkdiv/XLXN_18)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_15 (XLXI_1/mon_clkdiv/XLXN_19)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_16
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_16'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_26 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_26 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_16 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_16 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_26 to XLXI_1/mon_clkdiv/XLXI_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_26 (XLXI_1/mon_clkdiv/XLXN_28)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_25 (XLXI_1/mon_clkdiv/XLXN_29)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_26
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_63'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_56 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_56 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_63 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_63 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_56 to XLXI_1/mon_clkdiv/XLXI_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_56 (XLXI_1/mon_clkdiv/XLXN_61)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_55 (XLXI_1/mon_clkdiv/XLXN_62)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_56
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_28'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_58 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_58 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_28 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_28 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_58 to XLXI_1/mon_clkdiv/XLXI_58
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_58 (XLXI_1/mon_clkdiv/XLXN_63)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_57 (XLXI_1/mon_clkdiv/XLXN_64)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_58
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_67'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_60 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_60 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_67 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_67 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_60 to XLXI_1/mon_clkdiv/XLXI_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_60 (XLXI_1/mon_clkdiv/XLXN_65)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_59 (XLXI_1/mon_clkdiv/XLXN_66)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_60
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_61'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_62 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_62 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_61 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_61 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_62 to XLXI_1/mon_clkdiv/XLXI_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_62 (XLXI_1/mon_clkdiv/XLXN_67)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_61 (XLXI_1/mon_clkdiv/XLXN_68)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_62
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_71'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_64 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_64 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_71 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_71 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_64 to XLXI_1/mon_clkdiv/XLXI_64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_64 (XLXI_1/mon_clkdiv/XLXN_69)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_63 (XLXI_1/mon_clkdiv/XLXN_70)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_64
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_65'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_66 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_66 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_65 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_65 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_66 to XLXI_1/mon_clkdiv/XLXI_66
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_66 (XLXI_1/mon_clkdiv/XLXN_71)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_65 (XLXI_1/mon_clkdiv/XLXN_72)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_66
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_69'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_68 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_68 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_69 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_69 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_68 to XLXI_1/mon_clkdiv/XLXI_68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_68 (XLXI_1/mon_clkdiv/XLXN_73)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_67 (XLXI_1/mon_clkdiv/XLXN_74)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_68
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_77'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_70 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_70 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_77 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_77 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_70 to XLXI_1/mon_clkdiv/XLXI_70
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_70 (XLXI_1/mon_clkdiv/XLXN_75)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_69 (XLXI_1/mon_clkdiv/XLXN_76)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_70
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_73'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_72 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_72 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_73 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_73 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_72 to XLXI_1/mon_clkdiv/XLXI_72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_72 (XLXI_1/mon_clkdiv/XLXN_77)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_71 (XLXI_1/mon_clkdiv/XLXN_78)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_72
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_81'
  Clock period: 2.692ns (frequency: 371.471MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_74 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_74 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_81 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_81 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_74 to XLXI_1/mon_clkdiv/XLXI_74
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  XLXI_1/mon_clkdiv/XLXI_74 (XLXI_1/clk190)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_73 (XLXI_1/mon_clkdiv/XLXN_80)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_74
    ----------------------------------------
    Total                      2.692ns (1.603ns logic, 1.089ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_75'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_76 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_76 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_75 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_75 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_76 to XLXI_1/mon_clkdiv/XLXI_76
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_76 (XLXI_1/mon_clkdiv/XLXN_81)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_75 (XLXI_1/mon_clkdiv/XLXN_82)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_76
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_85'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_78 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_78 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_85 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_85 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_78 to XLXI_1/mon_clkdiv/XLXI_78
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_78 (XLXI_1/mon_clkdiv/XLXN_83)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_77 (XLXI_1/mon_clkdiv/XLXN_84)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_78
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_83'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_82 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_82 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_83 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_83 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_82 to XLXI_1/mon_clkdiv/XLXI_82
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_82 (XLXI_1/mon_clkdiv/XLXN_87)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_81 (XLXI_1/mon_clkdiv/XLXN_88)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_82
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/xyx'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_84 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_84 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/xyx rising
  Destination Clock: XLXI_1/mon_clkdiv/xyx rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_84 to XLXI_1/mon_clkdiv/XLXI_84
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_84 (XLXI_1/mon_clkdiv/XLXN_89)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_83 (XLXI_1/mon_clkdiv/XLXN_90)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_84
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_87'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_86 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_86 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_87 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_87 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_86 to XLXI_1/mon_clkdiv/XLXI_86
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_86 (XLXI_1/mon_clkdiv/xyx)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_85 (XLXI_1/mon_clkdiv/XLXN_92)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_86
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_95'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_88 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_88 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_95 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_95 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_88 to XLXI_1/mon_clkdiv/XLXI_88
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_88 (XLXI_1/mon_clkdiv/XLXN_93)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_87 (XLXI_1/mon_clkdiv/XLXN_94)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_88
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_89'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_90 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_90 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_89 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_89 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_90 to XLXI_1/mon_clkdiv/XLXI_90
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_90 (XLXI_1/mon_clkdiv/XLXN_95)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_89 (XLXI_1/mon_clkdiv/XLXN_96)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_90
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/clksec_DUMMY'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_92 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_92 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/clksec_DUMMY rising
  Destination Clock: XLXI_1/mon_clkdiv/clksec_DUMMY rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_92 to XLXI_1/mon_clkdiv/XLXI_92
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_92 (XLXI_1/mon_clkdiv/XLXN_97)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_91 (XLXI_1/mon_clkdiv/XLXN_98)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_92
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_93'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_94 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_94 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_93 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_93 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_94 to XLXI_1/mon_clkdiv/XLXI_94
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/mon_clkdiv/XLXI_94 (XLXI_1/mon_clkdiv/clksec_DUMMY)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_93 (XLXI_1/mon_clkdiv/XLXN_100)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_94
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_clkdiv/XLXN_97'
  Clock period: 2.443ns (frequency: 409.333MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.443ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_clkdiv/XLXI_96 (FF)
  Destination:       XLXI_1/mon_clkdiv/XLXI_96 (FF)
  Source Clock:      XLXI_1/mon_clkdiv/XLXN_97 rising
  Destination Clock: XLXI_1/mon_clkdiv/XLXN_97 rising

  Data Path: XLXI_1/mon_clkdiv/XLXI_96 to XLXI_1/mon_clkdiv/XLXI_96
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  XLXI_1/mon_clkdiv/XLXI_96 (XLXI_1/mon_clkdiv/xxx)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_clkdiv/XLXI_95 (XLXI_1/mon_clkdiv/XLXN_102)
     FD:D                      0.308          XLXI_1/mon_clkdiv/XLXI_96
    ----------------------------------------
    Total                      2.443ns (1.603ns logic, 0.840ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/mon_afficheur/XLXN_19<0>'
  Clock period: 2.843ns (frequency: 351.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 1)
  Source:            XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 (FF)
  Destination:       XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 (FF)
  Source Clock:      XLXI_1/mon_afficheur/XLXN_19<0> falling
  Destination Clock: XLXI_1/mon_afficheur/XLXN_19<0> falling

  Data Path: XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 to XLXI_1/mon_afficheur/XLXI_1/BaculeD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 (XLXI_1/mon_afficheur/XLXN_19<1>)
     INV:I->O              1   0.704   0.420  XLXI_1/mon_afficheur/XLXI_1/XLXI_13 (XLXI_1/mon_afficheur/XLXI_1/XLXN_13)
     FD:D                      0.308          XLXI_1/mon_afficheur/XLXI_1/BaculeD_1
    ----------------------------------------
    Total                      2.843ns (1.603ns logic, 1.240ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/clk190'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            btn0 (PAD)
  Destination:       XLXI_1/XLXI_121/XLXI_1 (FF)
  Destination Clock: XLXI_1/clk190 rising

  Data Path: btn0 to XLXI_1/XLXI_121/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  btn0_IBUF (btn0_IBUF)
     FD:D                      0.308          XLXI_1/XLXI_121/XLXI_1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 3)
  Source:            switches<0> (PAD)
  Destination:       XLXI_1/Rsw/I_Q0 (FF)
  Destination Clock: clk rising

  Data Path: switches<0> to XLXI_1/Rsw/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'XLXI_3'
     IBUF:I->O             1   1.218   0.420  I_36_37 (O<0>)
     end scope: 'XLXI_3'
     begin scope: 'XLXI_1/Rsw'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/mon_afficheur/XLXN_19<0>'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              7.429ns (Levels of Logic = 4)
  Source:            XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      XLXI_1/mon_afficheur/XLXN_19<0> falling

  Data Path: XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  XLXI_1/mon_afficheur/XLXI_1/BaculeD_1 (XLXI_1/mon_afficheur/XLXN_19<1>)
     begin scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_4'
     MUXF5:S->O            7   0.739   0.883  I_O (O)
     end scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_4'
     LUT4:I0->O            1   0.704   0.420  XLXI_1/mon_afficheur/XLXI_10/Mrom_sevenseg31 (sevenseg_3_OBUF)
     OBUF:I->O                 3.272          sevenseg_3_OBUF (sevenseg<3>)
    ----------------------------------------
    Total                      7.429ns (5.306ns logic, 2.123ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk190'
  Total number of paths / destination ports: 128 / 11
-------------------------------------------------------------------------
Offset:              9.282ns (Levels of Logic = 7)
  Source:            XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      XLXI_1/clk190 rising

  Data Path: XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.263  XLXI_1/mon_afficheur/XLXI_1/BaculeD_0 (XLXI_1/mon_afficheur/XLXN_19<0>)
     begin scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_4'
     begin scope: 'I_M23'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           7   0.321   0.883  I_O (O)
     end scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_4'
     LUT4:I0->O            1   0.704   0.420  XLXI_1/mon_afficheur/XLXI_10/Mrom_sevenseg31 (sevenseg_3_OBUF)
     OBUF:I->O                 3.272          sevenseg_3_OBUF (sevenseg<3>)
    ----------------------------------------
    Total                      9.282ns (6.296ns logic, 2.986ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Offset:              8.466ns (Levels of Logic = 8)
  Source:            XLXI_1/R7seg/I_Q5 (FF)
  Destination:       sevenseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_1/R7seg/I_Q5 to sevenseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  I_Q5 (Q<5>)
     end scope: 'XLXI_1/R7seg'
     begin scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_3'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5:I0->O           7   0.321   0.883  I_O (O)
     end scope: 'XLXI_1/mon_afficheur/mux_data/XLXI_3'
     LUT4:I0->O            1   0.704   0.420  XLXI_1/mon_afficheur/XLXI_10/Mrom_sevenseg21 (sevenseg_2_OBUF)
     OBUF:I->O                 3.272          sevenseg_2_OBUF (sevenseg<2>)
    ----------------------------------------
    Total                      8.466ns (6.296ns logic, 2.170ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 6.59 secs
 
--> 


Total memory usage is 176404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    3 (   0 filtered)

