Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 19 21:03:41 2022
| Host         : DESKTOP-7MUVEUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.608        0.000                      0                 6627        0.046        0.000                      0                 6627        4.020        0.000                       0                  2019  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.608        0.000                      0                 6627        0.046        0.000                      0                 6627        4.020        0.000                       0                  2019  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.450ns (18.620%)  route 6.337ns (81.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=16, routed)          6.337    10.860    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/s_axi_control_WDATA[20]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.542    12.734    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.241    12.469    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.386ns (53.638%)  route 3.791ns (46.362%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.663     2.971    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X15Y20         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/Q
                         net (fo=6, routed)           0.907     4.297    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633[1]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.299     4.596 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55/O
                         net (fo=1, routed)           0.000     4.596    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.146 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.146    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.260    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_6/CO[1]
                         net (fo=35, routed)          0.997     6.414    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/CO[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.329     6.743 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_68/O
                         net (fo=1, routed)           0.403     7.147    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_45_fu_1421_p3[11]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41/O
                         net (fo=1, routed)           0.600     7.871    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.378 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.492    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.615    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.886 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_2/CO[0]
                         net (fo=2, routed)           0.865     9.751    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_44_reg_1627_reg[32]__0_0[0]
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.775    10.526 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.763    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[15]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.148 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[16]_i_1/CO[0]
                         net (fo=1, routed)           0.000    11.148    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353_ap_return[16]
    SLICE_X11Y26         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.492    12.684    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[16]/C
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.046    12.807    design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[16]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 4.335ns (53.347%)  route 3.791ns (46.653%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.663     2.971    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X15Y20         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/Q
                         net (fo=6, routed)           0.907     4.297    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633[1]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.299     4.596 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55/O
                         net (fo=1, routed)           0.000     4.596    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.146 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.146    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.260    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_6/CO[1]
                         net (fo=35, routed)          0.997     6.414    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/CO[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.329     6.743 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_68/O
                         net (fo=1, routed)           0.403     7.147    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_45_fu_1421_p3[11]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41/O
                         net (fo=1, routed)           0.600     7.871    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.378 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.492    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.615    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.886 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_2/CO[0]
                         net (fo=2, routed)           0.865     9.751    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_44_reg_1627_reg[32]__0_0[0]
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.775    10.526 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.763    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.097 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.097    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353_ap_return[13]
    SLICE_X11Y25         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.490    12.682    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X11Y25         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[13]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)        0.062    12.821    design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[13]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 4.011ns (54.408%)  route 3.361ns (45.592%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.718     3.026    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.480 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/DOBDO[5]
                         net (fo=5, routed)           1.536     7.016    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg_1[5]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.140 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6/O
                         net (fo=1, routed)           0.000     7.140    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.690 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     7.690    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.804    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.918 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5/CO[3]
                         net (fo=1, routed)           0.000     7.918    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.032 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.573 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_1__5/O[3]
                         net (fo=8, routed)           1.825    10.399    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/sub_ln16_7_fu_562_p21_out[31]
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.591    12.783    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/CLK
                         clock pessimism              0.130    12.913    
                         clock uncertainty           -0.154    12.759    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    12.127    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 4.011ns (54.408%)  route 3.361ns (45.592%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.718     3.026    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.480 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/DOBDO[5]
                         net (fo=5, routed)           1.536     7.016    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg_1[5]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.140 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6/O
                         net (fo=1, routed)           0.000     7.140    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.690 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     7.690    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.804    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.918 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5/CO[3]
                         net (fo=1, routed)           0.000     7.918    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.032 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.573 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_1__5/O[3]
                         net (fo=8, routed)           1.825    10.399    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/sub_ln16_7_fu_562_p21_out[31]
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.591    12.783    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/CLK
                         clock pessimism              0.130    12.913    
                         clock uncertainty           -0.154    12.759    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632    12.127    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/icmp_ln12_reg_824_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.586ns (44.676%)  route 4.441ns (55.324%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.661     2.969    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  design_1_i/eucDis_0/inst/icmp_ln12_reg_824_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/eucDis_0/inst/icmp_ln12_reg_824_pp0_iter3_reg_reg[0]/Q
                         net (fo=32, routed)          1.075     4.562    design_1_i/eucDis_0/inst/icmp_ln12_reg_824_pp0_iter3_reg
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.150     4.712 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[7]_i_23/O
                         net (fo=2, routed)           1.221     5.933    design_1_i/eucDis_0/inst/select_ln12_fu_632_p3[2]
    SLICE_X12Y41         LUT5 (Prop_lut5_I4_O)        0.328     6.261 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[7]_i_15/O
                         net (fo=2, routed)           0.586     6.847    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[7]_i_15_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[7]_i_18/O
                         net (fo=1, routed)           0.000     6.971    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[7]_i_18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.372 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.372    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[7]_i_13_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.486    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[11]_i_13_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.600    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[15]_i_13_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.714    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[19]_i_13_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.027 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[23]_i_13/O[3]
                         net (fo=2, routed)           0.907     8.934    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[23]_i_13_n_4
    SLICE_X22Y42         LUT5 (Prop_lut5_I3_O)        0.306     9.240 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[23]_i_5/O
                         net (fo=2, routed)           0.651     9.892    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[23]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[23]_i_9/O
                         net (fo=1, routed)           0.000    10.016    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045[23]_i_9_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.548 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.548    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[23]_i_1_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.662 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[27]_i_1_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.996 r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.996    design_1_i/eucDis_0/inst/add_ln9_2_fu_702_p2[29]
    SLICE_X23Y45         FDRE                                         r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.495    12.687    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[29]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)        0.062    12.725    design_1_i/eucDis_0/inst/add_ln9_2_reg_1045_reg[29]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 1.450ns (18.915%)  route 6.216ns (81.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=16, routed)          6.216    10.738    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/s_axi_control_WDATA[30]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.542    12.734    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241    12.469    design_1_i/eucDis_0/inst/control_s_axi_U/int_A_5/mem_reg
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 4.011ns (54.494%)  route 3.349ns (45.506%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.718     3.026    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.480 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/DOBDO[5]
                         net (fo=5, routed)           1.536     7.016    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg_1[5]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.140 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6/O
                         net (fo=1, routed)           0.000     7.140    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.690 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     7.690    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.804    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.918 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5/CO[3]
                         net (fo=1, routed)           0.000     7.918    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.032 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.573 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_1__5/O[3]
                         net (fo=8, routed)           1.814    10.387    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/sub_ln16_7_fu_562_p21_out[31]
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.591    12.783    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/CLK
                         clock pessimism              0.130    12.913    
                         clock uncertainty           -0.154    12.759    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    12.127    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 4.011ns (54.494%)  route 3.349ns (45.506%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.718     3.026    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.480 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg/DOBDO[5]
                         net (fo=5, routed)           1.536     7.016    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/mem_reg_1[5]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.140 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6/O
                         net (fo=1, routed)           0.000     7.140    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_35__6_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.690 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     7.690    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_7__5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.804    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_6__5_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.918 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5/CO[3]
                         net (fo=1, routed)           0.000     7.918    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_5__5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.032 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_4__5_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     8.146    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_3__5_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.260    design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_2__5_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.573 r  design_1_i/eucDis_0/inst/control_s_axi_U/int_B_7/tmp_product_i_1__5/O[3]
                         net (fo=8, routed)           1.814    10.387    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/sub_ln16_7_fu_562_p21_out[31]
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.591    12.783    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg/CLK
                         clock pessimism              0.130    12.913    
                         clock uncertainty           -0.154    12.759    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632    12.127    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U17/dout_reg
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 4.314ns (53.227%)  route 3.791ns (46.773%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.663     2.971    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X15Y20         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633_reg[1]/Q
                         net (fo=6, routed)           0.907     4.297    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/res_I_V_43_reg_1633[1]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.299     4.596 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55/O
                         net (fo=1, routed)           0.000     4.596    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_55_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.146 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.146    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_29_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.260    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_16_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.417 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_6/CO[1]
                         net (fo=35, routed)          0.997     6.414    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/CO[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.329     6.743 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_68/O
                         net (fo=1, routed)           0.403     7.147    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_45_fu_1421_p3[11]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41/O
                         net (fo=1, routed)           0.600     7.871    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055[3]_i_41_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.378 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_20_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.492    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_7_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.615    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_4_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.886 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_2/CO[0]
                         net (fo=2, routed)           0.865     9.751    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_44_reg_1627_reg[32]__0_0[0]
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.775    10.526 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[3]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[7]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.763    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[11]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.076 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/p_Val2_s_reg_1055_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.076    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353_ap_return[15]
    SLICE_X11Y25         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        1.490    12.682    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X11Y25         FDRE                                         r  design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[15]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)        0.062    12.821    design_1_i/eucDis_0/inst/p_Val2_s_reg_1055_reg[15]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  1.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.565     0.906    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/ap_clk
    SLICE_X11Y50         FDRE                                         r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[7]__0/Q
                         net (fo=1, routed)           0.250     1.297    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10_n_24
    SLICE_X11Y49         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.835     1.205    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[7]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.075     1.251    design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.982%)  route 0.181ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.565     0.906    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/ap_clk
    SLICE_X12Y50         FDRE                                         r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg[9]__0/Q
                         net (fo=1, routed)           0.181     1.235    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10_n_22
    SLICE_X12Y49         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.835     1.205    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.011     1.187    design_1_i/eucDis_0/inst/mul_ln13_4_reg_1000_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.439%)  route 0.257ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.560     0.901    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/ap_clk
    SLICE_X22Y45         FDRE                                         r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[0]__0/Q
                         net (fo=1, routed)           0.257     1.298    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11_n_31
    SLICE_X15Y44         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.831     1.201    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X15Y44         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.937%)  route 0.193ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.193     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.194     1.245    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.078%)  route 0.261ns (64.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.560     0.901    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/ap_clk
    SLICE_X22Y45         FDRE                                         r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[1]__0/Q
                         net (fo=1, routed)           0.261     1.302    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11_n_30
    SLICE_X14Y42         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.830     1.200    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X14Y42         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.193%)  route 0.238ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.238     1.302    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/xf_V_fu_130_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.227%)  route 0.297ns (67.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.547     0.888    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X23Y25         FDRE                                         r  design_1_i/eucDis_0/inst/xf_V_fu_130_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/eucDis_0/inst/xf_V_fu_130_reg[2]/Q
                         net (fo=3, routed)           0.297     1.325    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/Q[2]
    SLICE_X20Y21         SRL16E                                       r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.818     1.188    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X20Y21         SRL16E                                       r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[2]_srl7/CLK
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.256    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.579%)  route 0.267ns (65.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.560     0.901    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/ap_clk
    SLICE_X22Y45         FDRE                                         r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg[3]__0/Q
                         net (fo=1, routed)           0.267     1.308    design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11_n_28
    SLICE_X14Y42         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.830     1.200    design_1_i/eucDis_0/inst/ap_clk
    SLICE_X14Y42         FDRE                                         r  design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.066     1.232    design_1_i/eucDis_0/inst/mul_ln16_4_reg_1005_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.190%)  route 0.244ns (59.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.550     0.891    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[9]__0/Q
                         net (fo=5, routed)           0.244     1.299    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558[9]
    SLICE_X20Y26         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2035, routed)        0.815     1.185    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/ap_clk
    SLICE_X20Y26         FDRE                                         r  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[9]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y25   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y23   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U10/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y21   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U11/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y26   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U12/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y22   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U12/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U13/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U13/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y22   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U14/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y20   design_1_i/eucDis_0/inst/mul_32s_32s_32_2_1_U14/tmp_product/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[21]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y32  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/eucDis_0/inst/grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[16]_srl3/CLK



