
Selected circuits
===================
 - **Circuit**: 12-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: 
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)
  - V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: [10.1109/TVLSI.2018.2856362](https://dx.doi.org/10.1109/TVLSI.2018.2856362)
  - H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, "Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: [10.1109/TCSI.2009.2027626](https://dx.doi.org/10.1109/TCSI.2009.2027626)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul12u_pwr_1_157_mre_00_0000 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul12u_pwr_1_157_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_1_157_mre_00_0000_pdk45.v)]  [[C](mul12u_pwr_1_157_mre_00_0000.c)] |
| mul12u_pwr_1_156_mre_00_0004 | 0.0000054 % | 0.000006 % | 87.50 % | 0.00038 % | 0.9 |  [[Verilog<sub>generic</sub>](mul12u_pwr_1_156_mre_00_0004_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_1_156_mre_00_0004_pdk45.v)]  [[C](mul12u_pwr_1_156_mre_00_0004.c)] |
| mul12u_pwr_1_142_mre_00_0019 | 0.000025 % | 0.0001 % | 68.75 % | 0.0019 % | 34 |  [[Verilog<sub>generic</sub>](mul12u_pwr_1_142_mre_00_0019_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_1_142_mre_00_0019_pdk45.v)]  [[C](mul12u_pwr_1_142_mre_00_0019.c)] |
| mul12u_pwr_1_120_mre_00_0050 | 0.000073 % | 0.00029 % | 81.25 % | 0.005 % | 248 |  [[Verilog<sub>generic</sub>](mul12u_pwr_1_120_mre_00_0050_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_1_120_mre_00_0050_pdk45.v)]  [[C](mul12u_pwr_1_120_mre_00_0050.c)] |
| mul12u_pwr_1_053_mre_00_0265 | 0.00048 % | 0.0019 % | 93.75 % | 0.026 % | 9158 |  [[Verilog<sub>generic</sub>](mul12u_pwr_1_053_mre_00_0265_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_1_053_mre_00_0265_pdk45.v)]  [[C](mul12u_pwr_1_053_mre_00_0265.c)] |
| mul12u_pwr_0_925_mre_00_1641 | 0.0071 % | 0.028 % | 96.86 % | 0.16 % | 3161102 |  [[Verilog<sub>generic</sub>](mul12u_pwr_0_925_mre_00_1641_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_0_925_mre_00_1641_pdk45.v)]  [[C](mul12u_pwr_0_925_mre_00_1641.c)] |
| mul12u_pwr_0_670_mre_00_8671 | 0.031 % | 0.12 % | 99.68 % | 0.87 % | 32042894 |  [[Verilog<sub>generic</sub>](mul12u_pwr_0_670_mre_00_8671_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_0_670_mre_00_8671_pdk45.v)]  [[C](mul12u_pwr_0_670_mre_00_8671.c)] |
| mul12u_pwr_0_369_mre_03_2874 | 0.18 % | 0.73 % | 99.90 % | 3.29 % | 1214823310 |  [[Verilog<sub>generic</sub>](mul12u_pwr_0_369_mre_03_2874_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_0_369_mre_03_2874_pdk45.v)]  [[C](mul12u_pwr_0_369_mre_03_2874.c)] |
| mul12u_pwr_0_106_mre_15_7923 | 1.53 % | 6.1 % | 99.95 % | 15.79 % | 92062712717 |  [[Verilog<sub>generic</sub>](mul12u_pwr_0_106_mre_15_7923_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_0_106_mre_15_7923_pdk45.v)]  [[C](mul12u_pwr_0_106_mre_15_7923.c)] |
| mul12u_pwr_0_000_mre_87_9786 | 18.74 % | 75 % | 99.95 % | 87.98 % | 15865376115632 |  [[Verilog<sub>generic</sub>](mul12u_pwr_0_000_mre_87_9786_gen.v)] [[Verilog<sub>PDK45</sub>](mul12u_pwr_0_000_mre_87_9786_pdk45.v)]  [[C](mul12u_pwr_0_000_mre_87_9786.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             