
ProjectLasaros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b47c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008b47c  0008b47c  0001347c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000aac  20070000  0008b484  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a3f0  20070ab0  0008bf38  00018ab0  2**3
                  ALLOC
  4 .stack        00002000  2007aea0  00096328  00018ab0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018aac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018ad5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001bcf0  00000000  00000000  00018b30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004be9  00000000  00000000  00034820  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000ab5a  00000000  00000000  00039409  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000012c0  00000000  00000000  00043f63  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000011d8  00000000  00000000  00045223  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001e017  00000000  00000000  000463fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b88b  00000000  00000000  00064412  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006ccaf  00000000  00000000  0007fc9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003d18  00000000  00000000  000ec94c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cea0 	.word	0x2007cea0
   80004:	000837ed 	.word	0x000837ed
   80008:	000837e9 	.word	0x000837e9
   8000c:	000837e9 	.word	0x000837e9
   80010:	000837e9 	.word	0x000837e9
   80014:	000837e9 	.word	0x000837e9
   80018:	000837e9 	.word	0x000837e9
	...
   8002c:	00081d49 	.word	0x00081d49
   80030:	000837e9 	.word	0x000837e9
   80034:	00000000 	.word	0x00000000
   80038:	00081dc5 	.word	0x00081dc5
   8003c:	00081e01 	.word	0x00081e01
   80040:	000837e9 	.word	0x000837e9
   80044:	000837e9 	.word	0x000837e9
   80048:	000837e9 	.word	0x000837e9
   8004c:	000837e9 	.word	0x000837e9
   80050:	000837e9 	.word	0x000837e9
   80054:	000837e9 	.word	0x000837e9
   80058:	000837e9 	.word	0x000837e9
   8005c:	000837e9 	.word	0x000837e9
   80060:	000837e9 	.word	0x000837e9
   80064:	000837e9 	.word	0x000837e9
   80068:	00000000 	.word	0x00000000
   8006c:	00083635 	.word	0x00083635
   80070:	00083649 	.word	0x00083649
   80074:	0008365d 	.word	0x0008365d
   80078:	00083671 	.word	0x00083671
	...
   80084:	00081a71 	.word	0x00081a71
   80088:	000837e9 	.word	0x000837e9
   8008c:	000837e9 	.word	0x000837e9
   80090:	000837e9 	.word	0x000837e9
   80094:	000837e9 	.word	0x000837e9
   80098:	000837e9 	.word	0x000837e9
   8009c:	000837e9 	.word	0x000837e9
   800a0:	000837e9 	.word	0x000837e9
   800a4:	00000000 	.word	0x00000000
   800a8:	000837e9 	.word	0x000837e9
   800ac:	000812e5 	.word	0x000812e5
   800b0:	000812b1 	.word	0x000812b1
   800b4:	000837e9 	.word	0x000837e9
   800b8:	000837e9 	.word	0x000837e9
   800bc:	000837e9 	.word	0x000837e9
   800c0:	000837e9 	.word	0x000837e9
   800c4:	000837e9 	.word	0x000837e9
   800c8:	000837e9 	.word	0x000837e9
   800cc:	000837e9 	.word	0x000837e9
   800d0:	000837e9 	.word	0x000837e9
   800d4:	000837e9 	.word	0x000837e9
   800d8:	000837e9 	.word	0x000837e9
   800dc:	000837e9 	.word	0x000837e9
   800e0:	000837e9 	.word	0x000837e9
   800e4:	000837e9 	.word	0x000837e9
   800e8:	000837e9 	.word	0x000837e9
   800ec:	000837e9 	.word	0x000837e9
   800f0:	000837e9 	.word	0x000837e9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ab0 	.word	0x20070ab0
   80110:	00000000 	.word	0x00000000
   80114:	0008b484 	.word	0x0008b484

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008b484 	.word	0x0008b484
   8013c:	20070ab4 	.word	0x20070ab4
   80140:	0008b484 	.word	0x0008b484
   80144:	00000000 	.word	0x00000000

00080148 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80148:	4b0f      	ldr	r3, [pc, #60]	; (80188 <twi_set_speed+0x40>)
   8014a:	4299      	cmp	r1, r3
   8014c:	d819      	bhi.n	80182 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8014e:	0049      	lsls	r1, r1, #1
   80150:	fbb2 f2f1 	udiv	r2, r2, r1
   80154:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80156:	2aff      	cmp	r2, #255	; 0xff
   80158:	d907      	bls.n	8016a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8015a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   8015c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8015e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80160:	2aff      	cmp	r2, #255	; 0xff
   80162:	d903      	bls.n	8016c <twi_set_speed+0x24>
   80164:	2b07      	cmp	r3, #7
   80166:	d1f9      	bne.n	8015c <twi_set_speed+0x14>
   80168:	e000      	b.n	8016c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8016a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8016c:	0211      	lsls	r1, r2, #8
   8016e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80170:	041b      	lsls	r3, r3, #16
   80172:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80176:	430b      	orrs	r3, r1
   80178:	b2d2      	uxtb	r2, r2
   8017a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   8017c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8017e:	2000      	movs	r0, #0
   80180:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   80182:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   80184:	4770      	bx	lr
   80186:	bf00      	nop
   80188:	00061a80 	.word	0x00061a80

0008018c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   8018c:	b538      	push	{r3, r4, r5, lr}
   8018e:	4604      	mov	r4, r0
   80190:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80192:	f04f 33ff 	mov.w	r3, #4294967295
   80196:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80198:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8019a:	2380      	movs	r3, #128	; 0x80
   8019c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8019e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   801a0:	2308      	movs	r3, #8
   801a2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   801a4:	2320      	movs	r3, #32
   801a6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   801a8:	2304      	movs	r3, #4
   801aa:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   801ac:	6849      	ldr	r1, [r1, #4]
   801ae:	682a      	ldr	r2, [r5, #0]
   801b0:	4b05      	ldr	r3, [pc, #20]	; (801c8 <twi_master_init+0x3c>)
   801b2:	4798      	blx	r3
   801b4:	2801      	cmp	r0, #1
   801b6:	bf14      	ite	ne
   801b8:	2000      	movne	r0, #0
   801ba:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   801bc:	7a6b      	ldrb	r3, [r5, #9]
   801be:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   801c0:	bf04      	itt	eq
   801c2:	2340      	moveq	r3, #64	; 0x40
   801c4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   801c6:	bd38      	pop	{r3, r4, r5, pc}
   801c8:	00080149 	.word	0x00080149

000801cc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   801cc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   801d0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   801d2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   801d4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   801d6:	2b00      	cmp	r3, #0
   801d8:	d049      	beq.n	8026e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   801da:	2200      	movs	r2, #0
   801dc:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   801de:	6848      	ldr	r0, [r1, #4]
   801e0:	0200      	lsls	r0, r0, #8
   801e2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   801e6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   801ea:	7c0d      	ldrb	r5, [r1, #16]
   801ec:	042d      	lsls	r5, r5, #16
   801ee:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   801f2:	4328      	orrs	r0, r5
   801f4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   801f6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   801f8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   801fa:	b15a      	cbz	r2, 80214 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   801fc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   801fe:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80200:	bfc4      	itt	gt
   80202:	784d      	ldrbgt	r5, [r1, #1]
   80204:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80208:	2a02      	cmp	r2, #2
   8020a:	dd04      	ble.n	80216 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8020c:	788a      	ldrb	r2, [r1, #2]
   8020e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80212:	e000      	b.n	80216 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80214:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80216:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80218:	2b01      	cmp	r3, #1
   8021a:	d104      	bne.n	80226 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8021c:	2203      	movs	r2, #3
   8021e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80220:	f04f 0c01 	mov.w	ip, #1
   80224:	e02b      	b.n	8027e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80226:	2201      	movs	r2, #1
   80228:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8022a:	f04f 0c00 	mov.w	ip, #0
   8022e:	e026      	b.n	8027e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80230:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80232:	f411 7f80 	tst.w	r1, #256	; 0x100
   80236:	d11c      	bne.n	80272 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80238:	1e55      	subs	r5, r2, #1
   8023a:	b1e2      	cbz	r2, 80276 <twi_master_read+0xaa>
   8023c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8023e:	2b01      	cmp	r3, #1
   80240:	d105      	bne.n	8024e <twi_master_read+0x82>
   80242:	f1bc 0f00 	cmp.w	ip, #0
   80246:	d102      	bne.n	8024e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80248:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   8024c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8024e:	f011 0f02 	tst.w	r1, #2
   80252:	d004      	beq.n	8025e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80254:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80256:	7032      	strb	r2, [r6, #0]

		cnt--;
   80258:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8025a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8025c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8025e:	2b00      	cmp	r3, #0
   80260:	d1e6      	bne.n	80230 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80262:	6a23      	ldr	r3, [r4, #32]
   80264:	f013 0f01 	tst.w	r3, #1
   80268:	d0fb      	beq.n	80262 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   8026a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   8026c:	e014      	b.n	80298 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8026e:	2001      	movs	r0, #1
   80270:	e012      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80272:	2005      	movs	r0, #5
   80274:	e010      	b.n	80298 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80276:	2009      	movs	r0, #9
   80278:	e00e      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8027a:	2005      	movs	r0, #5
   8027c:	e00c      	b.n	80298 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8027e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80280:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   80284:	d1f9      	bne.n	8027a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80286:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   8028a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   8028e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   80292:	f643 2798 	movw	r7, #15000	; 0x3a98
   80296:	e7d2      	b.n	8023e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   80298:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   8029c:	4770      	bx	lr
   8029e:	bf00      	nop

000802a0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   802a0:	b470      	push	{r4, r5, r6}
   802a2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   802a4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   802a6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   802a8:	2a00      	cmp	r2, #0
   802aa:	d03f      	beq.n	8032c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   802ac:	2400      	movs	r4, #0
   802ae:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802b0:	7c0e      	ldrb	r6, [r1, #16]
   802b2:	0436      	lsls	r6, r6, #16
   802b4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   802b8:	684d      	ldr	r5, [r1, #4]
   802ba:	022d      	lsls	r5, r5, #8
   802bc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802c0:	4335      	orrs	r5, r6
   802c2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   802c4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802c6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   802c8:	b15c      	cbz	r4, 802e2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   802ca:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   802cc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   802ce:	bfc4      	itt	gt
   802d0:	784e      	ldrbgt	r6, [r1, #1]
   802d2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   802d6:	2c02      	cmp	r4, #2
   802d8:	dd04      	ble.n	802e4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   802da:	7889      	ldrb	r1, [r1, #2]
   802dc:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   802e0:	e000      	b.n	802e4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   802e2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802e4:	60dd      	str	r5, [r3, #12]
   802e6:	e00b      	b.n	80300 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   802e8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   802ea:	f411 7f80 	tst.w	r1, #256	; 0x100
   802ee:	d11f      	bne.n	80330 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   802f0:	f011 0f04 	tst.w	r1, #4
   802f4:	d0f8      	beq.n	802e8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   802f6:	f810 1b01 	ldrb.w	r1, [r0], #1
   802fa:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   802fc:	3a01      	subs	r2, #1
   802fe:	d007      	beq.n	80310 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80300:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80302:	f411 7f80 	tst.w	r1, #256	; 0x100
   80306:	d115      	bne.n	80334 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80308:	f011 0f04 	tst.w	r1, #4
   8030c:	d1f3      	bne.n	802f6 <twi_master_write+0x56>
   8030e:	e7eb      	b.n	802e8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80310:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80312:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80316:	d10f      	bne.n	80338 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80318:	f012 0f04 	tst.w	r2, #4
   8031c:	d0f8      	beq.n	80310 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8031e:	2202      	movs	r2, #2
   80320:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80322:	6a1a      	ldr	r2, [r3, #32]
   80324:	f012 0f01 	tst.w	r2, #1
   80328:	d0fb      	beq.n	80322 <twi_master_write+0x82>
   8032a:	e006      	b.n	8033a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8032c:	2001      	movs	r0, #1
   8032e:	e004      	b.n	8033a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80330:	2005      	movs	r0, #5
   80332:	e002      	b.n	8033a <twi_master_write+0x9a>
   80334:	2005      	movs	r0, #5
   80336:	e000      	b.n	8033a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80338:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8033a:	bc70      	pop	{r4, r5, r6}
   8033c:	4770      	bx	lr
   8033e:	bf00      	nop

00080340 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
   80340:	b500      	push	{lr}
   80342:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
   80344:	2300      	movs	r3, #0
   80346:	aa06      	add	r2, sp, #24
   80348:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
   8034c:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
   8034e:	2201      	movs	r2, #1
   80350:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
   80352:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
   80356:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
   8035a:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
   8035c:	a901      	add	r1, sp, #4
   8035e:	4b02      	ldr	r3, [pc, #8]	; (80368 <twi_probe+0x28>)
   80360:	4798      	blx	r3
}
   80362:	b007      	add	sp, #28
   80364:	f85d fb04 	ldr.w	pc, [sp], #4
   80368:	000802a1 	.word	0x000802a1

0008036c <pulseIn>:

int distanceUltraSensor = 0;
int angleUltraSensor = 0;

long pulseIn()
{
   8036c:	b538      	push	{r3, r4, r5, lr}
	//printf("pulseread");
	//timeout zone
	unsigned long numloops = 0;
   8036e:	2400      	movs	r4, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80370:	4a17      	ldr	r2, [pc, #92]	; (803d0 <pulseIn+0x64>)
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
	{
		if (numloops++ == maxloops)
   80372:	4918      	ldr	r1, [pc, #96]	; (803d4 <pulseIn+0x68>)
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
   80374:	e00e      	b.n	80394 <pulseIn+0x28>
	{
		if (numloops++ == maxloops)
   80376:	3401      	adds	r4, #1
   80378:	428c      	cmp	r4, r1
   8037a:	d10b      	bne.n	80394 <pulseIn+0x28>
		{
			printf("brokenLOW\n");
   8037c:	4816      	ldr	r0, [pc, #88]	; (803d8 <pulseIn+0x6c>)
   8037e:	4b17      	ldr	r3, [pc, #92]	; (803dc <pulseIn+0x70>)
   80380:	4798      	blx	r3
   80382:	4b13      	ldr	r3, [pc, #76]	; (803d0 <pulseIn+0x64>)
   80384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			break;
		}
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   80386:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   8038a:	d01a      	beq.n	803c2 <pulseIn+0x56>
	{
		if (numloops++ == maxloops)
   8038c:	4b14      	ldr	r3, [pc, #80]	; (803e0 <pulseIn+0x74>)
   8038e:	429c      	cmp	r4, r3
   80390:	d10e      	bne.n	803b0 <pulseIn+0x44>
   80392:	e008      	b.n	803a6 <pulseIn+0x3a>
   80394:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
   80396:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   8039a:	d0ec      	beq.n	80376 <pulseIn+0xa>
   8039c:	e7f1      	b.n	80382 <pulseIn+0x16>
   8039e:	1963      	adds	r3, r4, r5
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
	{
		if (numloops++ == maxloops)
   803a0:	428b      	cmp	r3, r1
   803a2:	d108      	bne.n	803b6 <pulseIn+0x4a>
   803a4:	e000      	b.n	803a8 <pulseIn+0x3c>
   803a6:	2500      	movs	r5, #0
		{
			printf("brokenHIGH: Too far away\n");
   803a8:	480e      	ldr	r0, [pc, #56]	; (803e4 <pulseIn+0x78>)
   803aa:	4b0c      	ldr	r3, [pc, #48]	; (803dc <pulseIn+0x70>)
   803ac:	4798      	blx	r3
			break;
   803ae:	e009      	b.n	803c4 <pulseIn+0x58>
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
	{
		if (numloops++ == maxloops)
   803b0:	2500      	movs	r5, #0
   803b2:	4a07      	ldr	r2, [pc, #28]	; (803d0 <pulseIn+0x64>)
   803b4:	490a      	ldr	r1, [pc, #40]	; (803e0 <pulseIn+0x74>)
		{
			printf("brokenHIGH: Too far away\n");
			break;
		}
		width++;
   803b6:	3501      	adds	r5, #1
   803b8:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
			break;
		}
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   803ba:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   803be:	d1ee      	bne.n	8039e <pulseIn+0x32>
   803c0:	e000      	b.n	803c4 <pulseIn+0x58>
   803c2:	2500      	movs	r5, #0
			printf("brokenHIGH: Too far away\n");
			break;
		}
		width++;
	}
	return width/scaling;
   803c4:	0868      	lsrs	r0, r5, #1
   803c6:	4b08      	ldr	r3, [pc, #32]	; (803e8 <pulseIn+0x7c>)
   803c8:	fba3 2000 	umull	r2, r0, r3, r0
}
   803cc:	0940      	lsrs	r0, r0, #5
   803ce:	bd38      	pop	{r3, r4, r5, pc}
   803d0:	400e1200 	.word	0x400e1200
   803d4:	0003d091 	.word	0x0003d091
   803d8:	0008ab60 	.word	0x0008ab60
   803dc:	00086c4d 	.word	0x00086c4d
   803e0:	0003d090 	.word	0x0003d090
   803e4:	0008ab6c 	.word	0x0008ab6c
   803e8:	4c8f8d29 	.word	0x4c8f8d29
   803ec:	00000000 	.word	0x00000000

000803f0 <servoDirection>:
	servoDirection(angle);
	preDist = dist;
}

void servoDirection(uint8_t angle)
{
   803f0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	
	//printf("Angle: %d\n", angle);
	pulseWidth = ((angle*10.6) + 500);
   803f4:	4b18      	ldr	r3, [pc, #96]	; (80458 <servoDirection+0x68>)
   803f6:	4798      	blx	r3
   803f8:	a313      	add	r3, pc, #76	; (adr r3, 80448 <servoDirection+0x58>)
   803fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   803fe:	4c17      	ldr	r4, [pc, #92]	; (8045c <servoDirection+0x6c>)
   80400:	47a0      	blx	r4
   80402:	2200      	movs	r2, #0
   80404:	4b16      	ldr	r3, [pc, #88]	; (80460 <servoDirection+0x70>)
   80406:	4c17      	ldr	r4, [pc, #92]	; (80464 <servoDirection+0x74>)
   80408:	47a0      	blx	r4
   8040a:	4b17      	ldr	r3, [pc, #92]	; (80468 <servoDirection+0x78>)
   8040c:	4798      	blx	r3
   8040e:	4b17      	ldr	r3, [pc, #92]	; (8046c <servoDirection+0x7c>)
   80410:	6018      	str	r0, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80412:	4d17      	ldr	r5, [pc, #92]	; (80470 <servoDirection+0x80>)
   80414:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   80418:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(servo, HIGH);
	delay_us(pulseWidth);
   8041a:	a30d      	add	r3, pc, #52	; (adr r3, 80450 <servoDirection+0x60>)
   8041c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80420:	4914      	ldr	r1, [pc, #80]	; (80474 <servoDirection+0x84>)
   80422:	4690      	mov	r8, r2
   80424:	4699      	mov	r9, r3
   80426:	fbe1 8900 	umlal	r8, r9, r1, r0
   8042a:	4640      	mov	r0, r8
   8042c:	4649      	mov	r1, r9
   8042e:	4a12      	ldr	r2, [pc, #72]	; (80478 <servoDirection+0x88>)
   80430:	2300      	movs	r3, #0
   80432:	4c12      	ldr	r4, [pc, #72]	; (8047c <servoDirection+0x8c>)
   80434:	47a0      	blx	r4
   80436:	4c12      	ldr	r4, [pc, #72]	; (80480 <servoDirection+0x90>)
   80438:	47a0      	blx	r4
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8043a:	636e      	str	r6, [r5, #52]	; 0x34
	ioport_set_pin_level(servo, LOW);
	delay_us(20000);
   8043c:	4811      	ldr	r0, [pc, #68]	; (80484 <servoDirection+0x94>)
   8043e:	47a0      	blx	r4
   80440:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   80444:	f3af 8000 	nop.w
   80448:	33333333 	.word	0x33333333
   8044c:	40253333 	.word	0x40253333
   80450:	00d59f7f 	.word	0x00d59f7f
   80454:	00000000 	.word	0x00000000
   80458:	00085fa1 	.word	0x00085fa1
   8045c:	0008606d 	.word	0x0008606d
   80460:	407f4000 	.word	0x407f4000
   80464:	00085d09 	.word	0x00085d09
   80468:	000865f1 	.word	0x000865f1
   8046c:	20070acc 	.word	0x20070acc
   80470:	400e1200 	.word	0x400e1200
   80474:	0501bd00 	.word	0x0501bd00
   80478:	00d59f80 	.word	0x00d59f80
   8047c:	00086631 	.word	0x00086631
   80480:	20070001 	.word	0x20070001
   80484:	0001d4c0 	.word	0x0001d4c0

00080488 <servoControll>:
	}
	return width/scaling;
}

void servoControll(unsigned long dist)
{
   80488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8048c:	4680      	mov	r8, r0
	switch(status){
   8048e:	4b4c      	ldr	r3, [pc, #304]	; (805c0 <servoControll+0x138>)
   80490:	781b      	ldrb	r3, [r3, #0]
   80492:	2b01      	cmp	r3, #1
   80494:	d022      	beq.n	804dc <servoControll+0x54>
   80496:	b113      	cbz	r3, 8049e <servoControll+0x16>
   80498:	2b03      	cmp	r3, #3
   8049a:	d067      	beq.n	8056c <servoControll+0xe4>
   8049c:	e079      	b.n	80592 <servoControll+0x10a>
		
		case STATUS_SEARCHING:
			WITHIN_RANGE_FLAG = 0;
   8049e:	2200      	movs	r2, #0
   804a0:	4b48      	ldr	r3, [pc, #288]	; (805c4 <servoControll+0x13c>)
   804a2:	701a      	strb	r2, [r3, #0]
			if(preDist>0 && dist<70)
   804a4:	4b48      	ldr	r3, [pc, #288]	; (805c8 <servoControll+0x140>)
   804a6:	781b      	ldrb	r3, [r3, #0]
   804a8:	b19b      	cbz	r3, 804d2 <servoControll+0x4a>
   804aa:	2845      	cmp	r0, #69	; 0x45
   804ac:	d811      	bhi.n	804d2 <servoControll+0x4a>
			{
				mappingDist = dist;
   804ae:	4b47      	ldr	r3, [pc, #284]	; (805cc <servoControll+0x144>)
   804b0:	7018      	strb	r0, [r3, #0]
				status = STATUS_FOUND;
   804b2:	2201      	movs	r2, #1
   804b4:	4b42      	ldr	r3, [pc, #264]	; (805c0 <servoControll+0x138>)
   804b6:	701a      	strb	r2, [r3, #0]
				mappingAngle = angle;
   804b8:	4b45      	ldr	r3, [pc, #276]	; (805d0 <servoControll+0x148>)
   804ba:	781b      	ldrb	r3, [r3, #0]
   804bc:	4a45      	ldr	r2, [pc, #276]	; (805d4 <servoControll+0x14c>)
   804be:	7013      	strb	r3, [r2, #0]
				angleUltraSensor = mappingAngle;
   804c0:	4a45      	ldr	r2, [pc, #276]	; (805d8 <servoControll+0x150>)
   804c2:	6013      	str	r3, [r2, #0]
				tick++;
   804c4:	4b45      	ldr	r3, [pc, #276]	; (805dc <servoControll+0x154>)
   804c6:	881a      	ldrh	r2, [r3, #0]
   804c8:	3201      	adds	r2, #1
   804ca:	801a      	strh	r2, [r3, #0]
				printf("Mapping started\n");
   804cc:	4844      	ldr	r0, [pc, #272]	; (805e0 <servoControll+0x158>)
   804ce:	4b45      	ldr	r3, [pc, #276]	; (805e4 <servoControll+0x15c>)
   804d0:	4798      	blx	r3
			}
			
			angle++;
   804d2:	4b3f      	ldr	r3, [pc, #252]	; (805d0 <servoControll+0x148>)
   804d4:	781a      	ldrb	r2, [r3, #0]
   804d6:	3201      	adds	r2, #1
   804d8:	701a      	strb	r2, [r3, #0]
		break;
   804da:	e05a      	b.n	80592 <servoControll+0x10a>
		//
			//angle++;
		//break;
		
		case STATUS_FOUND:
			distanceUltraSensor = (int) mappingDist;
   804dc:	4b3b      	ldr	r3, [pc, #236]	; (805cc <servoControll+0x144>)
   804de:	781e      	ldrb	r6, [r3, #0]
   804e0:	4b41      	ldr	r3, [pc, #260]	; (805e8 <servoControll+0x160>)
   804e2:	601e      	str	r6, [r3, #0]
			WITHIN_RANGE_FLAG = 1; // object found, alert Controller-task
   804e4:	2201      	movs	r2, #1
   804e6:	4b37      	ldr	r3, [pc, #220]	; (805c4 <servoControll+0x13c>)
   804e8:	701a      	strb	r2, [r3, #0]
			if(dist < (mappingDist*0.80) || dist > (mappingDist*1.20) || dist > 60)
   804ea:	4b40      	ldr	r3, [pc, #256]	; (805ec <servoControll+0x164>)
   804ec:	4798      	blx	r3
   804ee:	4604      	mov	r4, r0
   804f0:	460d      	mov	r5, r1
   804f2:	4630      	mov	r0, r6
   804f4:	4b3e      	ldr	r3, [pc, #248]	; (805f0 <servoControll+0x168>)
   804f6:	4798      	blx	r3
   804f8:	4606      	mov	r6, r0
   804fa:	460f      	mov	r7, r1
   804fc:	a32e      	add	r3, pc, #184	; (adr r3, 805b8 <servoControll+0x130>)
   804fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   80502:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 805f8 <servoControll+0x170>
   80506:	47e0      	blx	ip
   80508:	4602      	mov	r2, r0
   8050a:	460b      	mov	r3, r1
   8050c:	4620      	mov	r0, r4
   8050e:	4629      	mov	r1, r5
   80510:	f8df c100 	ldr.w	ip, [pc, #256]	; 80614 <servoControll+0x18c>
   80514:	47e0      	blx	ip
   80516:	b980      	cbnz	r0, 8053a <servoControll+0xb2>
   80518:	4630      	mov	r0, r6
   8051a:	4639      	mov	r1, r7
   8051c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
   80520:	4b34      	ldr	r3, [pc, #208]	; (805f4 <servoControll+0x16c>)
   80522:	4e35      	ldr	r6, [pc, #212]	; (805f8 <servoControll+0x170>)
   80524:	47b0      	blx	r6
   80526:	4602      	mov	r2, r0
   80528:	460b      	mov	r3, r1
   8052a:	4620      	mov	r0, r4
   8052c:	4629      	mov	r1, r5
   8052e:	4c33      	ldr	r4, [pc, #204]	; (805fc <servoControll+0x174>)
   80530:	47a0      	blx	r4
   80532:	b910      	cbnz	r0, 8053a <servoControll+0xb2>
   80534:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   80538:	d914      	bls.n	80564 <servoControll+0xdc>
			{
				printf(" %d / 5 readings divert to much from mapping distance\n", errors);
   8053a:	4c31      	ldr	r4, [pc, #196]	; (80600 <servoControll+0x178>)
   8053c:	4831      	ldr	r0, [pc, #196]	; (80604 <servoControll+0x17c>)
   8053e:	7821      	ldrb	r1, [r4, #0]
   80540:	4b28      	ldr	r3, [pc, #160]	; (805e4 <servoControll+0x15c>)
   80542:	4798      	blx	r3
				errors++;
   80544:	7823      	ldrb	r3, [r4, #0]
   80546:	3301      	adds	r3, #1
   80548:	b2db      	uxtb	r3, r3
				if(errors >5)
   8054a:	2b05      	cmp	r3, #5
   8054c:	d801      	bhi.n	80552 <servoControll+0xca>
			distanceUltraSensor = (int) mappingDist;
			WITHIN_RANGE_FLAG = 1; // object found, alert Controller-task
			if(dist < (mappingDist*0.80) || dist > (mappingDist*1.20) || dist > 60)
			{
				printf(" %d / 5 readings divert to much from mapping distance\n", errors);
				errors++;
   8054e:	7023      	strb	r3, [r4, #0]
   80550:	e01f      	b.n	80592 <servoControll+0x10a>
				if(errors >5)
				{
					errors = 0;
   80552:	2400      	movs	r4, #0
   80554:	4b2a      	ldr	r3, [pc, #168]	; (80600 <servoControll+0x178>)
   80556:	701c      	strb	r4, [r3, #0]
					printf("Object lost; starting search \n");
   80558:	482b      	ldr	r0, [pc, #172]	; (80608 <servoControll+0x180>)
   8055a:	4b22      	ldr	r3, [pc, #136]	; (805e4 <servoControll+0x15c>)
   8055c:	4798      	blx	r3
					status = STATUS_SEARCHING;
   8055e:	4b18      	ldr	r3, [pc, #96]	; (805c0 <servoControll+0x138>)
   80560:	701c      	strb	r4, [r3, #0]
   80562:	e016      	b.n	80592 <servoControll+0x10a>
				}
				break;
			}
			errors = 0;
   80564:	2200      	movs	r2, #0
   80566:	4b26      	ldr	r3, [pc, #152]	; (80600 <servoControll+0x178>)
   80568:	701a      	strb	r2, [r3, #0]
		break;
   8056a:	e012      	b.n	80592 <servoControll+0x10a>
		
		case ANGLE_RESET:
			WITHIN_RANGE_FLAG = 0;
   8056c:	2300      	movs	r3, #0
   8056e:	4a15      	ldr	r2, [pc, #84]	; (805c4 <servoControll+0x13c>)
   80570:	7013      	strb	r3, [r2, #0]
			angle = 0;
   80572:	4a17      	ldr	r2, [pc, #92]	; (805d0 <servoControll+0x148>)
   80574:	7013      	strb	r3, [r2, #0]
			reset_tick++;
   80576:	4b25      	ldr	r3, [pc, #148]	; (8060c <servoControll+0x184>)
   80578:	781b      	ldrb	r3, [r3, #0]
   8057a:	3301      	adds	r3, #1
   8057c:	b2db      	uxtb	r3, r3
			if (reset_tick == 30)
   8057e:	2b1e      	cmp	r3, #30
   80580:	d002      	beq.n	80588 <servoControll+0x100>
		break;
		
		case ANGLE_RESET:
			WITHIN_RANGE_FLAG = 0;
			angle = 0;
			reset_tick++;
   80582:	4a22      	ldr	r2, [pc, #136]	; (8060c <servoControll+0x184>)
   80584:	7013      	strb	r3, [r2, #0]
   80586:	e004      	b.n	80592 <servoControll+0x10a>
			if (reset_tick == 30)
			{
				reset_tick = 0;
   80588:	2300      	movs	r3, #0
   8058a:	4a20      	ldr	r2, [pc, #128]	; (8060c <servoControll+0x184>)
   8058c:	7013      	strb	r3, [r2, #0]
				status = STATUS_SEARCHING;
   8058e:	4a0c      	ldr	r2, [pc, #48]	; (805c0 <servoControll+0x138>)
   80590:	7013      	strb	r3, [r2, #0]
			}
		
	}
	

	if(angle > 180)
   80592:	4b0f      	ldr	r3, [pc, #60]	; (805d0 <servoControll+0x148>)
   80594:	781b      	ldrb	r3, [r3, #0]
   80596:	2bb4      	cmp	r3, #180	; 0xb4
   80598:	d905      	bls.n	805a6 <servoControll+0x11e>
	{
		angle = 0;
   8059a:	2200      	movs	r2, #0
   8059c:	4b0c      	ldr	r3, [pc, #48]	; (805d0 <servoControll+0x148>)
   8059e:	701a      	strb	r2, [r3, #0]
		status = ANGLE_RESET;
   805a0:	2203      	movs	r2, #3
   805a2:	4b07      	ldr	r3, [pc, #28]	; (805c0 <servoControll+0x138>)
   805a4:	701a      	strb	r2, [r3, #0]
	}
	servoDirection(angle);
   805a6:	4b0a      	ldr	r3, [pc, #40]	; (805d0 <servoControll+0x148>)
   805a8:	7818      	ldrb	r0, [r3, #0]
   805aa:	4b19      	ldr	r3, [pc, #100]	; (80610 <servoControll+0x188>)
   805ac:	4798      	blx	r3
	preDist = dist;
   805ae:	4b06      	ldr	r3, [pc, #24]	; (805c8 <servoControll+0x140>)
   805b0:	f883 8000 	strb.w	r8, [r3]
   805b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805b8:	9999999a 	.word	0x9999999a
   805bc:	3fe99999 	.word	0x3fe99999
   805c0:	20070ae6 	.word	0x20070ae6
   805c4:	20070ae1 	.word	0x20070ae1
   805c8:	20070ae3 	.word	0x20070ae3
   805cc:	20070ae5 	.word	0x20070ae5
   805d0:	20070ae4 	.word	0x20070ae4
   805d4:	20070ad0 	.word	0x20070ad0
   805d8:	20070ad4 	.word	0x20070ad4
   805dc:	20070ad8 	.word	0x20070ad8
   805e0:	0008ab88 	.word	0x0008ab88
   805e4:	00086c4d 	.word	0x00086c4d
   805e8:	20070adc 	.word	0x20070adc
   805ec:	00085f81 	.word	0x00085f81
   805f0:	00085fa1 	.word	0x00085fa1
   805f4:	3ff33333 	.word	0x3ff33333
   805f8:	0008606d 	.word	0x0008606d
   805fc:	0008658d 	.word	0x0008658d
   80600:	20070ae0 	.word	0x20070ae0
   80604:	0008ab9c 	.word	0x0008ab9c
   80608:	0008abd4 	.word	0x0008abd4
   8060c:	20070ae2 	.word	0x20070ae2
   80610:	000803f1 	.word	0x000803f1
   80614:	00086551 	.word	0x00086551

00080618 <testingUltraSound>:
	delay_us(20000);
	//printf("pulseWidth: %d\n", pulseWidth);
}

void testingUltraSound()
{
   80618:	b570      	push	{r4, r5, r6, lr}
   8061a:	4c08      	ldr	r4, [pc, #32]	; (8063c <testingUltraSound+0x24>)
   8061c:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   80620:	6365      	str	r5, [r4, #52]	; 0x34
	unsigned long distance;
	
	ioport_set_pin_level(trig, LOW);
	delay_us(2);
   80622:	200c      	movs	r0, #12
   80624:	4e06      	ldr	r6, [pc, #24]	; (80640 <testingUltraSound+0x28>)
   80626:	47b0      	blx	r6
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80628:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(trig, HIGH);
	delay_us(10);
   8062a:	203c      	movs	r0, #60	; 0x3c
   8062c:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8062e:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(trig, LOW);
	distance = pulseIn();
   80630:	4b04      	ldr	r3, [pc, #16]	; (80644 <testingUltraSound+0x2c>)
   80632:	4798      	blx	r3
	//distance = 0;
	//printf("%d cm\n", distance);
	servoControll(distance);
   80634:	4b04      	ldr	r3, [pc, #16]	; (80648 <testingUltraSound+0x30>)
   80636:	4798      	blx	r3
   80638:	bd70      	pop	{r4, r5, r6, pc}
   8063a:	bf00      	nop
   8063c:	400e1200 	.word	0x400e1200
   80640:	20070001 	.word	0x20070001
   80644:	0008036d 	.word	0x0008036d
   80648:	00080489 	.word	0x00080489

0008064c <stop>:
}

/*
	Stops both of the motors
*/
void stop(){
   8064c:	b510      	push	{r4, lr}
	pulse(1500);
	delay_us(motorSwitch);
	pulse(1500);
	delay_ms(timeOut);
	*/
	pulse_set_period(pulseh_ch, 1500);
   8064e:	2000      	movs	r0, #0
   80650:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80654:	4c05      	ldr	r4, [pc, #20]	; (8066c <stop+0x20>)
   80656:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500);
   80658:	2001      	movs	r0, #1
   8065a:	f240 51dc 	movw	r1, #1500	; 0x5dc
   8065e:	47a0      	blx	r4
	
	pulse_start(pulseh_ch);
   80660:	2000      	movs	r0, #0
   80662:	4c03      	ldr	r4, [pc, #12]	; (80670 <stop+0x24>)
   80664:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   80666:	2001      	movs	r0, #1
   80668:	47a0      	blx	r4
   8066a:	bd10      	pop	{r4, pc}
   8066c:	0008136d 	.word	0x0008136d
   80670:	00081339 	.word	0x00081339
   80674:	00000000 	.word	0x00000000

00080678 <forwardDrive>:

/*
	Sets both motors to forward direction until the desired
	distance has been covered
*/
void forwardDrive(int distance){
   80678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8067c:	4604      	mov	r4, r0
	stop();
   8067e:	4b22      	ldr	r3, [pc, #136]	; (80708 <forwardDrive+0x90>)
   80680:	4798      	blx	r3
	
	distanceToMove = distance/1.355;
   80682:	4d22      	ldr	r5, [pc, #136]	; (8070c <forwardDrive+0x94>)
   80684:	4e22      	ldr	r6, [pc, #136]	; (80710 <forwardDrive+0x98>)
   80686:	4620      	mov	r0, r4
   80688:	47b0      	blx	r6
   8068a:	a31d      	add	r3, pc, #116	; (adr r3, 80700 <forwardDrive+0x88>)
   8068c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80690:	4c20      	ldr	r4, [pc, #128]	; (80714 <forwardDrive+0x9c>)
   80692:	47a0      	blx	r4
   80694:	e9c5 0100 	strd	r0, r1, [r5]
	counterA = 0;
   80698:	4f1f      	ldr	r7, [pc, #124]	; (80718 <forwardDrive+0xa0>)
   8069a:	2400      	movs	r4, #0
   8069c:	603c      	str	r4, [r7, #0]
	counterB = 0;
   8069e:	4b1f      	ldr	r3, [pc, #124]	; (8071c <forwardDrive+0xa4>)
   806a0:	601c      	str	r4, [r3, #0]
	delay_ms(8);
	pulse(1600);
	delay_us(motorSwitch);
	pulse(1560);
	*/
	pulse_set_period(pulseh_ch, 1600);
   806a2:	4620      	mov	r0, r4
   806a4:	f44f 61c8 	mov.w	r1, #1600	; 0x640
   806a8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8072c <forwardDrive+0xb4>
   806ac:	47c0      	blx	r8
	pulse_set_period(pulsev_ch, 1560);
   806ae:	2001      	movs	r0, #1
   806b0:	f44f 61c3 	mov.w	r1, #1560	; 0x618
   806b4:	47c0      	blx	r8
	
	pulse_start(pulseh_ch);
   806b6:	4620      	mov	r0, r4
   806b8:	4c19      	ldr	r4, [pc, #100]	; (80720 <forwardDrive+0xa8>)
   806ba:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   806bc:	2001      	movs	r0, #1
   806be:	47a0      	blx	r4
	
	while (counterA<distanceToMove)
   806c0:	6838      	ldr	r0, [r7, #0]
   806c2:	47b0      	blx	r6
   806c4:	e9d5 2300 	ldrd	r2, r3, [r5]
   806c8:	4c16      	ldr	r4, [pc, #88]	; (80724 <forwardDrive+0xac>)
   806ca:	47a0      	blx	r4
   806cc:	b170      	cbz	r0, 806ec <forwardDrive+0x74>
	{
		delay_ms(1);
   806ce:	4f16      	ldr	r7, [pc, #88]	; (80728 <forwardDrive+0xb0>)
	pulse_set_period(pulsev_ch, 1560);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   806d0:	4e11      	ldr	r6, [pc, #68]	; (80718 <forwardDrive+0xa0>)
   806d2:	4d0f      	ldr	r5, [pc, #60]	; (80710 <forwardDrive+0x98>)
	{
		delay_ms(1);
   806d4:	f241 7070 	movw	r0, #6000	; 0x1770
   806d8:	47b8      	blx	r7
	pulse_set_period(pulsev_ch, 1560);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   806da:	6830      	ldr	r0, [r6, #0]
   806dc:	47a8      	blx	r5
   806de:	4b0b      	ldr	r3, [pc, #44]	; (8070c <forwardDrive+0x94>)
   806e0:	e9d3 2300 	ldrd	r2, r3, [r3]
   806e4:	4c0f      	ldr	r4, [pc, #60]	; (80724 <forwardDrive+0xac>)
   806e6:	47a0      	blx	r4
   806e8:	2800      	cmp	r0, #0
   806ea:	d1f3      	bne.n	806d4 <forwardDrive+0x5c>
	{
		delay_ms(1);
	}
	stop();
   806ec:	4b06      	ldr	r3, [pc, #24]	; (80708 <forwardDrive+0x90>)
   806ee:	4798      	blx	r3
	counterA = 0;
   806f0:	2300      	movs	r3, #0
   806f2:	4a09      	ldr	r2, [pc, #36]	; (80718 <forwardDrive+0xa0>)
   806f4:	6013      	str	r3, [r2, #0]
	counterB = 0;
   806f6:	4a09      	ldr	r2, [pc, #36]	; (8071c <forwardDrive+0xa4>)
   806f8:	6013      	str	r3, [r2, #0]
   806fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   806fe:	bf00      	nop
   80700:	7ae147ae 	.word	0x7ae147ae
   80704:	3ff5ae14 	.word	0x3ff5ae14
   80708:	0008064d 	.word	0x0008064d
   8070c:	2007ada8 	.word	0x2007ada8
   80710:	00085fa1 	.word	0x00085fa1
   80714:	000862c1 	.word	0x000862c1
   80718:	20070b04 	.word	0x20070b04
   8071c:	20070b08 	.word	0x20070b08
   80720:	00081339 	.word	0x00081339
   80724:	00086551 	.word	0x00086551
   80728:	20070001 	.word	0x20070001
   8072c:	0008136d 	.word	0x0008136d

00080730 <reverseDrive>:

/*
	Sets both motors to backwards direction until the desired
	distance has been covered
*/
void reverseDrive(int distance){
   80730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80734:	4604      	mov	r4, r0
	stop();
   80736:	4b22      	ldr	r3, [pc, #136]	; (807c0 <reverseDrive+0x90>)
   80738:	4798      	blx	r3
	distanceToMove = distance/1.355;
   8073a:	4d22      	ldr	r5, [pc, #136]	; (807c4 <reverseDrive+0x94>)
   8073c:	4e22      	ldr	r6, [pc, #136]	; (807c8 <reverseDrive+0x98>)
   8073e:	4620      	mov	r0, r4
   80740:	47b0      	blx	r6
   80742:	a31d      	add	r3, pc, #116	; (adr r3, 807b8 <reverseDrive+0x88>)
   80744:	e9d3 2300 	ldrd	r2, r3, [r3]
   80748:	4c20      	ldr	r4, [pc, #128]	; (807cc <reverseDrive+0x9c>)
   8074a:	47a0      	blx	r4
   8074c:	e9c5 0100 	strd	r0, r1, [r5]
	counterA = 0;
   80750:	4f1f      	ldr	r7, [pc, #124]	; (807d0 <reverseDrive+0xa0>)
   80752:	2400      	movs	r4, #0
   80754:	603c      	str	r4, [r7, #0]
	counterB = 0;
   80756:	4b1f      	ldr	r3, [pc, #124]	; (807d4 <reverseDrive+0xa4>)
   80758:	601c      	str	r4, [r3, #0]
	pulse(reverseBaseSpeed);
	delay_us(motorSwitch);
	pulse(reverseBaseSpeed);
	*/
	
	pulse_set_period(pulseh_ch, reverseBaseSpeed);
   8075a:	4620      	mov	r0, r4
   8075c:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   80760:	f8df 8080 	ldr.w	r8, [pc, #128]	; 807e4 <reverseDrive+0xb4>
   80764:	47c0      	blx	r8
	pulse_set_period(pulsev_ch, reverseBaseSpeed);
   80766:	2001      	movs	r0, #1
   80768:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   8076c:	47c0      	blx	r8
	
	pulse_start(pulseh_ch);
   8076e:	4620      	mov	r0, r4
   80770:	4c19      	ldr	r4, [pc, #100]	; (807d8 <reverseDrive+0xa8>)
   80772:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   80774:	2001      	movs	r0, #1
   80776:	47a0      	blx	r4
	
	while (counterA<distanceToMove)
   80778:	6838      	ldr	r0, [r7, #0]
   8077a:	47b0      	blx	r6
   8077c:	e9d5 2300 	ldrd	r2, r3, [r5]
   80780:	4c16      	ldr	r4, [pc, #88]	; (807dc <reverseDrive+0xac>)
   80782:	47a0      	blx	r4
   80784:	b170      	cbz	r0, 807a4 <reverseDrive+0x74>
	{
		delay_ms(1);
   80786:	4f16      	ldr	r7, [pc, #88]	; (807e0 <reverseDrive+0xb0>)
	pulse_set_period(pulsev_ch, reverseBaseSpeed);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   80788:	4e11      	ldr	r6, [pc, #68]	; (807d0 <reverseDrive+0xa0>)
   8078a:	4d0f      	ldr	r5, [pc, #60]	; (807c8 <reverseDrive+0x98>)
	{
		delay_ms(1);
   8078c:	f241 7070 	movw	r0, #6000	; 0x1770
   80790:	47b8      	blx	r7
	pulse_set_period(pulsev_ch, reverseBaseSpeed);
	
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	while (counterA<distanceToMove)
   80792:	6830      	ldr	r0, [r6, #0]
   80794:	47a8      	blx	r5
   80796:	4b0b      	ldr	r3, [pc, #44]	; (807c4 <reverseDrive+0x94>)
   80798:	e9d3 2300 	ldrd	r2, r3, [r3]
   8079c:	4c0f      	ldr	r4, [pc, #60]	; (807dc <reverseDrive+0xac>)
   8079e:	47a0      	blx	r4
   807a0:	2800      	cmp	r0, #0
   807a2:	d1f3      	bne.n	8078c <reverseDrive+0x5c>
	{
		delay_ms(1);
	}
	
	stop();
   807a4:	4b06      	ldr	r3, [pc, #24]	; (807c0 <reverseDrive+0x90>)
   807a6:	4798      	blx	r3
	counterA = 0;
   807a8:	2300      	movs	r3, #0
   807aa:	4a09      	ldr	r2, [pc, #36]	; (807d0 <reverseDrive+0xa0>)
   807ac:	6013      	str	r3, [r2, #0]
	counterB = 0;
   807ae:	4a09      	ldr	r2, [pc, #36]	; (807d4 <reverseDrive+0xa4>)
   807b0:	6013      	str	r3, [r2, #0]
   807b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807b6:	bf00      	nop
   807b8:	7ae147ae 	.word	0x7ae147ae
   807bc:	3ff5ae14 	.word	0x3ff5ae14
   807c0:	0008064d 	.word	0x0008064d
   807c4:	2007ada8 	.word	0x2007ada8
   807c8:	00085fa1 	.word	0x00085fa1
   807cc:	000862c1 	.word	0x000862c1
   807d0:	20070b04 	.word	0x20070b04
   807d4:	20070b08 	.word	0x20070b08
   807d8:	00081339 	.word	0x00081339
   807dc:	00086551 	.word	0x00086551
   807e0:	20070001 	.word	0x20070001
   807e4:	0008136d 	.word	0x0008136d

000807e8 <rotateRightByDegrees>:

/*
	Rotates the platform to the right (clockwise) for
	desired amount of degrees
*/
void rotateRightByDegrees(int degree){
   807e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807ea:	4604      	mov	r4, r0
	stop();
   807ec:	4b20      	ldr	r3, [pc, #128]	; (80870 <rotateRightByDegrees+0x88>)
   807ee:	4798      	blx	r3
	degree=degree*1.1;
   807f0:	4620      	mov	r0, r4
   807f2:	4b20      	ldr	r3, [pc, #128]	; (80874 <rotateRightByDegrees+0x8c>)
   807f4:	4798      	blx	r3
   807f6:	a31c      	add	r3, pc, #112	; (adr r3, 80868 <rotateRightByDegrees+0x80>)
   807f8:	e9d3 2300 	ldrd	r2, r3, [r3]
   807fc:	4c1e      	ldr	r4, [pc, #120]	; (80878 <rotateRightByDegrees+0x90>)
   807fe:	47a0      	blx	r4
   80800:	4b1e      	ldr	r3, [pc, #120]	; (8087c <rotateRightByDegrees+0x94>)
   80802:	4798      	blx	r3
	degree=(degree/4)-1;
   80804:	2800      	cmp	r0, #0
   80806:	bfb8      	it	lt
   80808:	3003      	addlt	r0, #3
   8080a:	1084      	asrs	r4, r0, #2
   8080c:	3c01      	subs	r4, #1
	degree = max(degree,0);
   8080e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   80812:	2c00      	cmp	r4, #0
   80814:	dd0d      	ble.n	80832 <rotateRightByDegrees+0x4a>
		/*
		pulse(reverseBaseSpeed);
		delay_us(motorSwitch);
		pulse(baseSpeedLeft);
		*/
		pulse_set_period(pulseh_ch, reverseBaseSpeed);
   80816:	2000      	movs	r0, #0
   80818:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   8081c:	4d18      	ldr	r5, [pc, #96]	; (80880 <rotateRightByDegrees+0x98>)
   8081e:	47a8      	blx	r5
		pulse_set_period(pulsev_ch, baseSpeedLeft);
   80820:	2001      	movs	r0, #1
   80822:	f240 617c 	movw	r1, #1660	; 0x67c
   80826:	47a8      	blx	r5
		
		pulse_start(pulseh_ch);
   80828:	2000      	movs	r0, #0
   8082a:	4d16      	ldr	r5, [pc, #88]	; (80884 <rotateRightByDegrees+0x9c>)
   8082c:	47a8      	blx	r5
		pulse_start(pulsev_ch);
   8082e:	2001      	movs	r0, #1
   80830:	47a8      	blx	r5
	}
	
	
	counterA = 0;
   80832:	2300      	movs	r3, #0
   80834:	4a14      	ldr	r2, [pc, #80]	; (80888 <rotateRightByDegrees+0xa0>)
   80836:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80838:	4a14      	ldr	r2, [pc, #80]	; (8088c <rotateRightByDegrees+0xa4>)
   8083a:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   8083c:	429c      	cmp	r4, r3
   8083e:	dd08      	ble.n	80852 <rotateRightByDegrees+0x6a>
		delay_ms(1);
   80840:	f241 7770 	movw	r7, #6000	; 0x1770
   80844:	4e12      	ldr	r6, [pc, #72]	; (80890 <rotateRightByDegrees+0xa8>)
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80846:	4d10      	ldr	r5, [pc, #64]	; (80888 <rotateRightByDegrees+0xa0>)
		delay_ms(1);
   80848:	4638      	mov	r0, r7
   8084a:	47b0      	blx	r6
	
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   8084c:	682b      	ldr	r3, [r5, #0]
   8084e:	429c      	cmp	r4, r3
   80850:	dcfa      	bgt.n	80848 <rotateRightByDegrees+0x60>
		delay_ms(1);
	}
	
	stop();
   80852:	4b07      	ldr	r3, [pc, #28]	; (80870 <rotateRightByDegrees+0x88>)
   80854:	4798      	blx	r3
	counterA = 0;
   80856:	2300      	movs	r3, #0
   80858:	4a0b      	ldr	r2, [pc, #44]	; (80888 <rotateRightByDegrees+0xa0>)
   8085a:	6013      	str	r3, [r2, #0]
	counterB = 0;
   8085c:	4a0b      	ldr	r2, [pc, #44]	; (8088c <rotateRightByDegrees+0xa4>)
   8085e:	6013      	str	r3, [r2, #0]
   80860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80862:	bf00      	nop
   80864:	f3af 8000 	nop.w
   80868:	9999999a 	.word	0x9999999a
   8086c:	3ff19999 	.word	0x3ff19999
   80870:	0008064d 	.word	0x0008064d
   80874:	00085fa1 	.word	0x00085fa1
   80878:	0008606d 	.word	0x0008606d
   8087c:	000865a1 	.word	0x000865a1
   80880:	0008136d 	.word	0x0008136d
   80884:	00081339 	.word	0x00081339
   80888:	20070b04 	.word	0x20070b04
   8088c:	20070b08 	.word	0x20070b08
   80890:	20070001 	.word	0x20070001
   80894:	f3af 8000 	nop.w

00080898 <rotateRight>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
   80898:	b570      	push	{r4, r5, r6, lr}
   8089a:	4604      	mov	r4, r0
	while(degree>45)
   8089c:	282d      	cmp	r0, #45	; 0x2d
   8089e:	dd06      	ble.n	808ae <rotateRight+0x16>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
   808a0:	262d      	movs	r6, #45	; 0x2d
   808a2:	4d05      	ldr	r5, [pc, #20]	; (808b8 <rotateRight+0x20>)
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
	{
		degree = degree-45;
   808a4:	3c2d      	subs	r4, #45	; 0x2d
		rotateRightByDegrees(45);
   808a6:	4630      	mov	r0, r6
   808a8:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateRight(int degree){
	while(degree>45)
   808aa:	2c2d      	cmp	r4, #45	; 0x2d
   808ac:	dcfa      	bgt.n	808a4 <rotateRight+0xc>
	{
		degree = degree-45;
		rotateRightByDegrees(45);
	}
	rotateRightByDegrees(degree);
   808ae:	4620      	mov	r0, r4
   808b0:	4b01      	ldr	r3, [pc, #4]	; (808b8 <rotateRight+0x20>)
   808b2:	4798      	blx	r3
   808b4:	bd70      	pop	{r4, r5, r6, pc}
   808b6:	bf00      	nop
   808b8:	000807e9 	.word	0x000807e9
   808bc:	00000000 	.word	0x00000000

000808c0 <rotateLeftByDegrees>:

/*
	Rotates the platform to the left (anti-clockwise) for
	desired amount of degrees
*/
void rotateLeftByDegrees(int degree){
   808c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808c2:	4604      	mov	r4, r0
	
	stop();
   808c4:	4b20      	ldr	r3, [pc, #128]	; (80948 <rotateLeftByDegrees+0x88>)
   808c6:	4798      	blx	r3
	degree = degree*1.05;
   808c8:	4620      	mov	r0, r4
   808ca:	4b20      	ldr	r3, [pc, #128]	; (8094c <rotateLeftByDegrees+0x8c>)
   808cc:	4798      	blx	r3
   808ce:	a31c      	add	r3, pc, #112	; (adr r3, 80940 <rotateLeftByDegrees+0x80>)
   808d0:	e9d3 2300 	ldrd	r2, r3, [r3]
   808d4:	4c1e      	ldr	r4, [pc, #120]	; (80950 <rotateLeftByDegrees+0x90>)
   808d6:	47a0      	blx	r4
   808d8:	4b1e      	ldr	r3, [pc, #120]	; (80954 <rotateLeftByDegrees+0x94>)
   808da:	4798      	blx	r3
	degree=(degree/4)-1;
   808dc:	2800      	cmp	r0, #0
   808de:	bfb8      	it	lt
   808e0:	3003      	addlt	r0, #3
   808e2:	1084      	asrs	r4, r0, #2
   808e4:	3c01      	subs	r4, #1
	
	degree = max(degree,0);
   808e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
	if (degree>0)
   808ea:	2c00      	cmp	r4, #0
   808ec:	dd0d      	ble.n	8090a <rotateLeftByDegrees+0x4a>
		/*
		pulse(baseSpeed);
		delay_us(motorSwitch);
		pulse(reverseBaseSpeed);
		*/
		pulse_set_period(pulseh_ch, baseSpeed);
   808ee:	2000      	movs	r0, #0
   808f0:	f240 61a4 	movw	r1, #1700	; 0x6a4
   808f4:	4d18      	ldr	r5, [pc, #96]	; (80958 <rotateLeftByDegrees+0x98>)
   808f6:	47a8      	blx	r5
		pulse_set_period(pulsev_ch, reverseBaseSpeed);
   808f8:	2001      	movs	r0, #1
   808fa:	f44f 61a0 	mov.w	r1, #1280	; 0x500
   808fe:	47a8      	blx	r5
		
		pulse_start(pulseh_ch);
   80900:	2000      	movs	r0, #0
   80902:	4d16      	ldr	r5, [pc, #88]	; (8095c <rotateLeftByDegrees+0x9c>)
   80904:	47a8      	blx	r5
		pulse_start(pulsev_ch);
   80906:	2001      	movs	r0, #1
   80908:	47a8      	blx	r5
	}
	counterA = 0;
   8090a:	2300      	movs	r3, #0
   8090c:	4a14      	ldr	r2, [pc, #80]	; (80960 <rotateLeftByDegrees+0xa0>)
   8090e:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80910:	4a14      	ldr	r2, [pc, #80]	; (80964 <rotateLeftByDegrees+0xa4>)
   80912:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80914:	429c      	cmp	r4, r3
   80916:	dd08      	ble.n	8092a <rotateLeftByDegrees+0x6a>
		delay_ms(1);
   80918:	f241 7770 	movw	r7, #6000	; 0x1770
   8091c:	4e12      	ldr	r6, [pc, #72]	; (80968 <rotateLeftByDegrees+0xa8>)
		pulse_start(pulsev_ch);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   8091e:	4d10      	ldr	r5, [pc, #64]	; (80960 <rotateLeftByDegrees+0xa0>)
		delay_ms(1);
   80920:	4638      	mov	r0, r7
   80922:	47b0      	blx	r6
		pulse_start(pulsev_ch);
	}
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80924:	682b      	ldr	r3, [r5, #0]
   80926:	429c      	cmp	r4, r3
   80928:	dcfa      	bgt.n	80920 <rotateLeftByDegrees+0x60>
		delay_ms(1);
	}
	stop();
   8092a:	4b07      	ldr	r3, [pc, #28]	; (80948 <rotateLeftByDegrees+0x88>)
   8092c:	4798      	blx	r3
	counterA = 0;
   8092e:	2300      	movs	r3, #0
   80930:	4a0b      	ldr	r2, [pc, #44]	; (80960 <rotateLeftByDegrees+0xa0>)
   80932:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80934:	4a0b      	ldr	r2, [pc, #44]	; (80964 <rotateLeftByDegrees+0xa4>)
   80936:	6013      	str	r3, [r2, #0]
   80938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8093a:	bf00      	nop
   8093c:	f3af 8000 	nop.w
   80940:	cccccccd 	.word	0xcccccccd
   80944:	3ff0cccc 	.word	0x3ff0cccc
   80948:	0008064d 	.word	0x0008064d
   8094c:	00085fa1 	.word	0x00085fa1
   80950:	0008606d 	.word	0x0008606d
   80954:	000865a1 	.word	0x000865a1
   80958:	0008136d 	.word	0x0008136d
   8095c:	00081339 	.word	0x00081339
   80960:	20070b04 	.word	0x20070b04
   80964:	20070b08 	.word	0x20070b08
   80968:	20070001 	.word	0x20070001
   8096c:	f3af 8000 	nop.w

00080970 <rotateLeft>:

/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
   80970:	b570      	push	{r4, r5, r6, lr}
   80972:	4604      	mov	r4, r0
	while(degree>45)
   80974:	282d      	cmp	r0, #45	; 0x2d
   80976:	dd06      	ble.n	80986 <rotateLeft+0x16>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
   80978:	262d      	movs	r6, #45	; 0x2d
   8097a:	4d05      	ldr	r5, [pc, #20]	; (80990 <rotateLeft+0x20>)
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
	{
		degree = degree-45;
   8097c:	3c2d      	subs	r4, #45	; 0x2d
		rotateLeftByDegrees(45);
   8097e:	4630      	mov	r0, r6
   80980:	47a8      	blx	r5
/*
	Splits up the rotation into segments of a maximum of 
	45 degrees at a time
*/
void rotateLeft(int degree){
	while(degree>45)
   80982:	2c2d      	cmp	r4, #45	; 0x2d
   80984:	dcfa      	bgt.n	8097c <rotateLeft+0xc>
	{
		degree = degree-45;
		rotateLeftByDegrees(45);
	}
	rotateLeftByDegrees(degree);
   80986:	4620      	mov	r0, r4
   80988:	4b01      	ldr	r3, [pc, #4]	; (80990 <rotateLeft+0x20>)
   8098a:	4798      	blx	r3
   8098c:	bd70      	pop	{r4, r5, r6, pc}
   8098e:	bf00      	nop
   80990:	000808c1 	.word	0x000808c1

00080994 <wheelControl>:
	Controls the two motors so that they keep the same speed
	This is done by checking the difference of the two counters
	on the wheels, and then adding the difference to the left
	wheel.
*/
void wheelControl(int ek){
   80994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80998:	4681      	mov	r9, r0
	//Resets the counters
	counterA = 0;
   8099a:	2600      	movs	r6, #0
   8099c:	4b15      	ldr	r3, [pc, #84]	; (809f4 <wheelControl+0x60>)
   8099e:	601e      	str	r6, [r3, #0]
	counterB = 0;
   809a0:	4b15      	ldr	r3, [pc, #84]	; (809f8 <wheelControl+0x64>)
   809a2:	601e      	str	r6, [r3, #0]
	
	//Updates the left wheels speed
	bSL = bSL+(ek*kP);
   809a4:	4f15      	ldr	r7, [pc, #84]	; (809fc <wheelControl+0x68>)
   809a6:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80a18 <wheelControl+0x84>
   809aa:	8838      	ldrh	r0, [r7, #0]
   809ac:	47c0      	blx	r8
   809ae:	4604      	mov	r4, r0
   809b0:	460d      	mov	r5, r1
   809b2:	4648      	mov	r0, r9
   809b4:	47c0      	blx	r8
   809b6:	4b12      	ldr	r3, [pc, #72]	; (80a00 <wheelControl+0x6c>)
   809b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   809bc:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80a1c <wheelControl+0x88>
   809c0:	47e0      	blx	ip
   809c2:	4602      	mov	r2, r0
   809c4:	460b      	mov	r3, r1
   809c6:	4620      	mov	r0, r4
   809c8:	4629      	mov	r1, r5
   809ca:	4c0e      	ldr	r4, [pc, #56]	; (80a04 <wheelControl+0x70>)
   809cc:	47a0      	blx	r4
   809ce:	4b0e      	ldr	r3, [pc, #56]	; (80a08 <wheelControl+0x74>)
   809d0:	4798      	blx	r3
   809d2:	8038      	strh	r0, [r7, #0]
	/*
	pulse(bS);
	delay_us(motorSwitch);
	pulse(bSL);
	*/
	pulse_set_period(pulseh_ch, bS);
   809d4:	4630      	mov	r0, r6
   809d6:	4b0d      	ldr	r3, [pc, #52]	; (80a0c <wheelControl+0x78>)
   809d8:	8819      	ldrh	r1, [r3, #0]
   809da:	4c0d      	ldr	r4, [pc, #52]	; (80a10 <wheelControl+0x7c>)
   809dc:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, bSL);
   809de:	2001      	movs	r0, #1
   809e0:	8839      	ldrh	r1, [r7, #0]
   809e2:	47a0      	blx	r4
	
	pulse_start(pulseh_ch);
   809e4:	4630      	mov	r0, r6
   809e6:	4c0b      	ldr	r4, [pc, #44]	; (80a14 <wheelControl+0x80>)
   809e8:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   809ea:	2001      	movs	r0, #1
   809ec:	47a0      	blx	r4
   809ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   809f2:	bf00      	nop
   809f4:	20070b04 	.word	0x20070b04
   809f8:	20070b08 	.word	0x20070b08
   809fc:	20070138 	.word	0x20070138
   80a00:	20070140 	.word	0x20070140
   80a04:	00085d09 	.word	0x00085d09
   80a08:	000865f1 	.word	0x000865f1
   80a0c:	20070148 	.word	0x20070148
   80a10:	0008136d 	.word	0x0008136d
   80a14:	00081339 	.word	0x00081339
   80a18:	00085fa1 	.word	0x00085fa1
   80a1c:	0008606d 	.word	0x0008606d

00080a20 <setObject>:
void setObjectSimple(objectinfo_t theObj){
	setObject(theObj.theObject, theObj.xpos, theObj.ypos);
}

void setObject(Object obj, int x, int y){
	switch(obj){
   80a20:	2803      	cmp	r0, #3
   80a22:	d00a      	beq.n	80a3a <setObject+0x1a>
   80a24:	2804      	cmp	r0, #4
   80a26:	d00f      	beq.n	80a48 <setObject+0x28>
   80a28:	2802      	cmp	r0, #2
   80a2a:	d113      	bne.n	80a54 <setObject+0x34>
		case SOCK:
		objects[2].x_pos = x;
   80a2c:	4b0d      	ldr	r3, [pc, #52]	; (80a64 <setObject+0x44>)
   80a2e:	6199      	str	r1, [r3, #24]
		objects[2].y_pos = y;
   80a30:	61da      	str	r2, [r3, #28]
		objects[2].name = obj;
   80a32:	2202      	movs	r2, #2
   80a34:	f883 2020 	strb.w	r2, [r3, #32]
		break;
   80a38:	e00c      	b.n	80a54 <setObject+0x34>
		case SQUARE:
		objects[3].x_pos = x;
   80a3a:	4b0a      	ldr	r3, [pc, #40]	; (80a64 <setObject+0x44>)
   80a3c:	6259      	str	r1, [r3, #36]	; 0x24
		objects[3].y_pos = y;
   80a3e:	629a      	str	r2, [r3, #40]	; 0x28
		objects[3].name = obj;
   80a40:	2203      	movs	r2, #3
   80a42:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
   80a46:	e005      	b.n	80a54 <setObject+0x34>
		case GLASS:
		objects[4].x_pos = x;
   80a48:	4b06      	ldr	r3, [pc, #24]	; (80a64 <setObject+0x44>)
   80a4a:	6319      	str	r1, [r3, #48]	; 0x30
		objects[4].y_pos = y;
   80a4c:	635a      	str	r2, [r3, #52]	; 0x34
		objects[4].name = obj;
   80a4e:	2204      	movs	r2, #4
   80a50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		break;
		default:
		break;
	}
	objects[0].x_pos  = 50;
   80a54:	4b03      	ldr	r3, [pc, #12]	; (80a64 <setObject+0x44>)
   80a56:	2232      	movs	r2, #50	; 0x32
   80a58:	601a      	str	r2, [r3, #0]
	objects[0].y_pos = 0;
   80a5a:	2200      	movs	r2, #0
   80a5c:	605a      	str	r2, [r3, #4]
	objects[0].name = 0;
   80a5e:	721a      	strb	r2, [r3, #8]
   80a60:	4770      	bx	lr
   80a62:	bf00      	nop
   80a64:	2007add8 	.word	0x2007add8

00080a68 <setCollectAll>:
}

void setCollectAll(uint8_t getAll){
	getAllObj = getAll;
   80a68:	4b01      	ldr	r3, [pc, #4]	; (80a70 <setCollectAll+0x8>)
   80a6a:	7018      	strb	r0, [r3, #0]
   80a6c:	4770      	bx	lr
   80a6e:	bf00      	nop
   80a70:	20070af0 	.word	0x20070af0

00080a74 <setDonePickup>:
}

void setDonePickup(){
	suspendNav = false;
   80a74:	2200      	movs	r2, #0
   80a76:	4b01      	ldr	r3, [pc, #4]	; (80a7c <setDonePickup+0x8>)
   80a78:	701a      	strb	r2, [r3, #0]
   80a7a:	4770      	bx	lr
   80a7c:	20070ae8 	.word	0x20070ae8

00080a80 <setDropoffDone>:
}

void setDropoffDone(){
	suspendNav = false;
   80a80:	2200      	movs	r2, #0
   80a82:	4b01      	ldr	r3, [pc, #4]	; (80a88 <setDropoffDone+0x8>)
   80a84:	701a      	strb	r2, [r3, #0]
   80a86:	4770      	bx	lr
   80a88:	20070ae8 	.word	0x20070ae8

00080a8c <calcMidPos>:
	/*	This part is used if 2 sets of coordinates are given
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	//Use this part if only 1 set of coordinates are given.
	mid_x = x1_pos;
   80a8c:	4b04      	ldr	r3, [pc, #16]	; (80aa0 <calcMidPos+0x14>)
   80a8e:	681a      	ldr	r2, [r3, #0]
   80a90:	4b04      	ldr	r3, [pc, #16]	; (80aa4 <calcMidPos+0x18>)
   80a92:	601a      	str	r2, [r3, #0]
	mid_y = y1_pos;
   80a94:	4b04      	ldr	r3, [pc, #16]	; (80aa8 <calcMidPos+0x1c>)
   80a96:	681a      	ldr	r2, [r3, #0]
   80a98:	4b04      	ldr	r3, [pc, #16]	; (80aac <calcMidPos+0x20>)
   80a9a:	601a      	str	r2, [r3, #0]
   80a9c:	4770      	bx	lr
   80a9e:	bf00      	nop
   80aa0:	20070af4 	.word	0x20070af4
   80aa4:	2007adcc 	.word	0x2007adcc
   80aa8:	20070aec 	.word	0x20070aec
   80aac:	2007adb4 	.word	0x2007adb4

00080ab0 <angleToPos>:
	Calculate the angle from the platform to the given position/object.
	Returns a negative number if the angle is closer clockwise than anti-clockwise
*/
int angleToPos(){
	//Sets the current angle into a temp variable
	platformAngle = currentAngle;
   80ab0:	4b14      	ldr	r3, [pc, #80]	; (80b04 <angleToPos+0x54>)
   80ab2:	681a      	ldr	r2, [r3, #0]
   80ab4:	4b14      	ldr	r3, [pc, #80]	; (80b08 <angleToPos+0x58>)
   80ab6:	601a      	str	r2, [r3, #0]
	//Transforms the angle to the objective to a usable value(0-360)
	objectAngle = 180 - angle;
   80ab8:	4b14      	ldr	r3, [pc, #80]	; (80b0c <angleToPos+0x5c>)
   80aba:	681b      	ldr	r3, [r3, #0]
   80abc:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   80ac0:	4913      	ldr	r1, [pc, #76]	; (80b10 <angleToPos+0x60>)
   80ac2:	600b      	str	r3, [r1, #0]
	//Calculates the angle-difference between the platform and the objective
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   80ac4:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   80ac8:	2900      	cmp	r1, #0
   80aca:	bfb8      	it	lt
   80acc:	4249      	neglt	r1, r1
   80ace:	4419      	add	r1, r3
   80ad0:	4a10      	ldr	r2, [pc, #64]	; (80b14 <angleToPos+0x64>)
   80ad2:	fb81 2302 	smull	r2, r3, r1, r2
   80ad6:	18ca      	adds	r2, r1, r3
   80ad8:	17cb      	asrs	r3, r1, #31
   80ada:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80ade:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80ae2:	fb02 1113 	mls	r1, r2, r3, r1
   80ae6:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   80aea:	2900      	cmp	r1, #0
   80aec:	bfb8      	it	lt
   80aee:	4249      	neglt	r1, r1
	//If the angle-difference is greater than 180, make it negative
	(angleVal > 180) ? (angleVal -= 360) : (0);
   80af0:	29b4      	cmp	r1, #180	; 0xb4
   80af2:	bfc8      	it	gt
   80af4:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   80af8:	4b07      	ldr	r3, [pc, #28]	; (80b18 <angleToPos+0x68>)
   80afa:	6019      	str	r1, [r3, #0]
	//Negative value = turn right, positive = turn left
	return angleVal;
}
   80afc:	4b06      	ldr	r3, [pc, #24]	; (80b18 <angleToPos+0x68>)
   80afe:	6818      	ldr	r0, [r3, #0]
   80b00:	4770      	bx	lr
   80b02:	bf00      	nop
   80b04:	2007014c 	.word	0x2007014c
   80b08:	2007ae70 	.word	0x2007ae70
   80b0c:	2007ae40 	.word	0x2007ae40
   80b10:	2007ae60 	.word	0x2007ae60
   80b14:	b60b60b7 	.word	0xb60b60b7
   80b18:	2007ae74 	.word	0x2007ae74
   80b1c:	00000000 	.word	0x00000000

00080b20 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   80b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b22:	4604      	mov	r4, r0
	//Calculates the position of the platform
	calcMidPos();
   80b24:	4b1a      	ldr	r3, [pc, #104]	; (80b90 <valuesCalc+0x70>)
   80b26:	4798      	blx	r3
	
	//Calculates the X/Y difference
	deltaX = objects[obj].x_pos - mid_x;
   80b28:	4b1a      	ldr	r3, [pc, #104]	; (80b94 <valuesCalc+0x74>)
   80b2a:	0062      	lsls	r2, r4, #1
   80b2c:	1911      	adds	r1, r2, r4
   80b2e:	f853 7021 	ldr.w	r7, [r3, r1, lsl #2]
   80b32:	4919      	ldr	r1, [pc, #100]	; (80b98 <valuesCalc+0x78>)
   80b34:	6809      	ldr	r1, [r1, #0]
   80b36:	1a7f      	subs	r7, r7, r1
   80b38:	4918      	ldr	r1, [pc, #96]	; (80b9c <valuesCalc+0x7c>)
   80b3a:	600f      	str	r7, [r1, #0]
	deltaY = objects[obj].y_pos - mid_y;
   80b3c:	4414      	add	r4, r2
   80b3e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   80b42:	6858      	ldr	r0, [r3, #4]
   80b44:	4b16      	ldr	r3, [pc, #88]	; (80ba0 <valuesCalc+0x80>)
   80b46:	681b      	ldr	r3, [r3, #0]
   80b48:	1ac0      	subs	r0, r0, r3
   80b4a:	4b16      	ldr	r3, [pc, #88]	; (80ba4 <valuesCalc+0x84>)
   80b4c:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle between the platform and object in radians
	angleRad = atan2(deltaY,deltaX);
   80b4e:	4e16      	ldr	r6, [pc, #88]	; (80ba8 <valuesCalc+0x88>)
   80b50:	47b0      	blx	r6
   80b52:	4604      	mov	r4, r0
   80b54:	460d      	mov	r5, r1
   80b56:	4638      	mov	r0, r7
   80b58:	47b0      	blx	r6
   80b5a:	4602      	mov	r2, r0
   80b5c:	460b      	mov	r3, r1
   80b5e:	4620      	mov	r0, r4
   80b60:	4629      	mov	r1, r5
   80b62:	4c12      	ldr	r4, [pc, #72]	; (80bac <valuesCalc+0x8c>)
   80b64:	47a0      	blx	r4
   80b66:	4b12      	ldr	r3, [pc, #72]	; (80bb0 <valuesCalc+0x90>)
   80b68:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Converts the angle from radians to degrees
	angle = (angleRad*180)/PI;
   80b6c:	2200      	movs	r2, #0
   80b6e:	4b11      	ldr	r3, [pc, #68]	; (80bb4 <valuesCalc+0x94>)
   80b70:	4c11      	ldr	r4, [pc, #68]	; (80bb8 <valuesCalc+0x98>)
   80b72:	47a0      	blx	r4
   80b74:	a304      	add	r3, pc, #16	; (adr r3, 80b88 <valuesCalc+0x68>)
   80b76:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b7a:	4c10      	ldr	r4, [pc, #64]	; (80bbc <valuesCalc+0x9c>)
   80b7c:	47a0      	blx	r4
   80b7e:	4b10      	ldr	r3, [pc, #64]	; (80bc0 <valuesCalc+0xa0>)
   80b80:	4798      	blx	r3
   80b82:	4b10      	ldr	r3, [pc, #64]	; (80bc4 <valuesCalc+0xa4>)
   80b84:	6018      	str	r0, [r3, #0]
   80b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b88:	fc8b007a 	.word	0xfc8b007a
   80b8c:	400921fa 	.word	0x400921fa
   80b90:	00080a8d 	.word	0x00080a8d
   80b94:	2007add8 	.word	0x2007add8
   80b98:	2007adcc 	.word	0x2007adcc
   80b9c:	2007ae68 	.word	0x2007ae68
   80ba0:	2007adb4 	.word	0x2007adb4
   80ba4:	2007adb0 	.word	0x2007adb0
   80ba8:	00085fa1 	.word	0x00085fa1
   80bac:	0008433d 	.word	0x0008433d
   80bb0:	2007ae58 	.word	0x2007ae58
   80bb4:	40668000 	.word	0x40668000
   80bb8:	0008606d 	.word	0x0008606d
   80bbc:	000862c1 	.word	0x000862c1
   80bc0:	000865a1 	.word	0x000865a1
   80bc4:	2007ae40 	.word	0x2007ae40

00080bc8 <distanceToPosition>:
}

/*
	Calculates the distance from the platform to a given object
*/
double distanceToPosition(uint8_t obj){
   80bc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	//Call that calculates angle of the object and X/Y differences
	valuesCalc(obj);
   80bcc:	4b14      	ldr	r3, [pc, #80]	; (80c20 <distanceToPosition+0x58>)
   80bce:	4798      	blx	r3
	//Calculates the hypotenuse 
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80bd0:	4e14      	ldr	r6, [pc, #80]	; (80c24 <distanceToPosition+0x5c>)
   80bd2:	4b15      	ldr	r3, [pc, #84]	; (80c28 <distanceToPosition+0x60>)
   80bd4:	6818      	ldr	r0, [r3, #0]
   80bd6:	47b0      	blx	r6
   80bd8:	4604      	mov	r4, r0
   80bda:	460d      	mov	r5, r1
   80bdc:	4b13      	ldr	r3, [pc, #76]	; (80c2c <distanceToPosition+0x64>)
   80bde:	6818      	ldr	r0, [r3, #0]
   80be0:	47b0      	blx	r6
   80be2:	4680      	mov	r8, r0
   80be4:	4689      	mov	r9, r1
   80be6:	f8df a050 	ldr.w	sl, [pc, #80]	; 80c38 <distanceToPosition+0x70>
   80bea:	f8df b050 	ldr.w	fp, [pc, #80]	; 80c3c <distanceToPosition+0x74>
   80bee:	4640      	mov	r0, r8
   80bf0:	4649      	mov	r1, r9
   80bf2:	4642      	mov	r2, r8
   80bf4:	464b      	mov	r3, r9
   80bf6:	47d0      	blx	sl
   80bf8:	4606      	mov	r6, r0
   80bfa:	460f      	mov	r7, r1
   80bfc:	4620      	mov	r0, r4
   80bfe:	4629      	mov	r1, r5
   80c00:	4622      	mov	r2, r4
   80c02:	462b      	mov	r3, r5
   80c04:	47d0      	blx	sl
   80c06:	4602      	mov	r2, r0
   80c08:	460b      	mov	r3, r1
   80c0a:	4630      	mov	r0, r6
   80c0c:	4639      	mov	r1, r7
   80c0e:	47d8      	blx	fp
   80c10:	4b07      	ldr	r3, [pc, #28]	; (80c30 <distanceToPosition+0x68>)
   80c12:	4798      	blx	r3
   80c14:	4b07      	ldr	r3, [pc, #28]	; (80c34 <distanceToPosition+0x6c>)
   80c16:	e9c3 0100 	strd	r0, r1, [r3]
	//Returns the distance/hypotenuse
	return distanceLeft;
}
   80c1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80c1e:	bf00      	nop
   80c20:	00080b21 	.word	0x00080b21
   80c24:	00085fa1 	.word	0x00085fa1
   80c28:	2007ae68 	.word	0x2007ae68
   80c2c:	2007adb0 	.word	0x2007adb0
   80c30:	00084341 	.word	0x00084341
   80c34:	2007add0 	.word	0x2007add0
   80c38:	0008606d 	.word	0x0008606d
   80c3c:	00085d09 	.word	0x00085d09

00080c40 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   80c40:	4809      	ldr	r0, [pc, #36]	; (80c68 <updateAngle+0x28>)
   80c42:	6803      	ldr	r3, [r0, #0]
   80c44:	4a09      	ldr	r2, [pc, #36]	; (80c6c <updateAngle+0x2c>)
   80c46:	6811      	ldr	r1, [r2, #0]
   80c48:	1a59      	subs	r1, r3, r1
   80c4a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   80c4e:	4a08      	ldr	r2, [pc, #32]	; (80c70 <updateAngle+0x30>)
   80c50:	fb81 2302 	smull	r2, r3, r1, r2
   80c54:	18ca      	adds	r2, r1, r3
   80c56:	17cb      	asrs	r3, r1, #31
   80c58:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80c5c:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80c60:	fb02 1113 	mls	r1, r2, r3, r1
   80c64:	6001      	str	r1, [r0, #0]
   80c66:	4770      	bx	lr
   80c68:	2007014c 	.word	0x2007014c
   80c6c:	2007ae74 	.word	0x2007ae74
   80c70:	b60b60b7 	.word	0xb60b60b7
   80c74:	00000000 	.word	0x00000000

00080c78 <updatePos>:
	
	This function is only used when Dead Reckoning is being used.
	When fetching the location data from an external source instead 
	use "callForData" and update the position!
*/
void updatePos(double hyp){
   80c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c7c:	b087      	sub	sp, #28
   80c7e:	e9cd 0100 	strd	r0, r1, [sp]
	angleRad = currentAngle * PI / 180;
   80c82:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80d70 <updatePos+0xf8>
   80c86:	4b2c      	ldr	r3, [pc, #176]	; (80d38 <updatePos+0xc0>)
   80c88:	6818      	ldr	r0, [r3, #0]
   80c8a:	47c8      	blx	r9
   80c8c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 80d74 <updatePos+0xfc>
   80c90:	a327      	add	r3, pc, #156	; (adr r3, 80d30 <updatePos+0xb8>)
   80c92:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c96:	47c0      	blx	r8
   80c98:	2200      	movs	r2, #0
   80c9a:	4b28      	ldr	r3, [pc, #160]	; (80d3c <updatePos+0xc4>)
   80c9c:	4c28      	ldr	r4, [pc, #160]	; (80d40 <updatePos+0xc8>)
   80c9e:	47a0      	blx	r4
   80ca0:	e9cd 0102 	strd	r0, r1, [sp, #8]
   80ca4:	4b27      	ldr	r3, [pc, #156]	; (80d44 <updatePos+0xcc>)
   80ca6:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Testing
	last_x = mid_x;
   80caa:	4e27      	ldr	r6, [pc, #156]	; (80d48 <updatePos+0xd0>)
   80cac:	6837      	ldr	r7, [r6, #0]
   80cae:	4b27      	ldr	r3, [pc, #156]	; (80d4c <updatePos+0xd4>)
   80cb0:	601f      	str	r7, [r3, #0]
	last_y = mid_y;
   80cb2:	4b27      	ldr	r3, [pc, #156]	; (80d50 <updatePos+0xd8>)
   80cb4:	681d      	ldr	r5, [r3, #0]
   80cb6:	4b27      	ldr	r3, [pc, #156]	; (80d54 <updatePos+0xdc>)
   80cb8:	601d      	str	r5, [r3, #0]
	
	
	mid_x = mid_x+(-(cos(angleRad) * hyp));
   80cba:	4b27      	ldr	r3, [pc, #156]	; (80d58 <updatePos+0xe0>)
   80cbc:	4798      	blx	r3
   80cbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
   80cc2:	4638      	mov	r0, r7
   80cc4:	47c8      	blx	r9
   80cc6:	4682      	mov	sl, r0
   80cc8:	468b      	mov	fp, r1
   80cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   80cce:	e9dd 2300 	ldrd	r2, r3, [sp]
   80cd2:	47c0      	blx	r8
   80cd4:	4602      	mov	r2, r0
   80cd6:	460b      	mov	r3, r1
   80cd8:	4650      	mov	r0, sl
   80cda:	4659      	mov	r1, fp
   80cdc:	4c1f      	ldr	r4, [pc, #124]	; (80d5c <updatePos+0xe4>)
   80cde:	47a0      	blx	r4
   80ce0:	f8df b094 	ldr.w	fp, [pc, #148]	; 80d78 <updatePos+0x100>
   80ce4:	47d8      	blx	fp
   80ce6:	4682      	mov	sl, r0
   80ce8:	6030      	str	r0, [r6, #0]
	mid_y = mid_y+(sin(angleRad) * hyp);
   80cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   80cee:	4b1c      	ldr	r3, [pc, #112]	; (80d60 <updatePos+0xe8>)
   80cf0:	4798      	blx	r3
   80cf2:	4606      	mov	r6, r0
   80cf4:	460f      	mov	r7, r1
   80cf6:	4628      	mov	r0, r5
   80cf8:	47c8      	blx	r9
   80cfa:	4604      	mov	r4, r0
   80cfc:	460d      	mov	r5, r1
   80cfe:	4630      	mov	r0, r6
   80d00:	4639      	mov	r1, r7
   80d02:	e9dd 2300 	ldrd	r2, r3, [sp]
   80d06:	47c0      	blx	r8
   80d08:	4602      	mov	r2, r0
   80d0a:	460b      	mov	r3, r1
   80d0c:	4620      	mov	r0, r4
   80d0e:	4629      	mov	r1, r5
   80d10:	4c14      	ldr	r4, [pc, #80]	; (80d64 <updatePos+0xec>)
   80d12:	47a0      	blx	r4
   80d14:	47d8      	blx	fp
   80d16:	4c0e      	ldr	r4, [pc, #56]	; (80d50 <updatePos+0xd8>)
   80d18:	6020      	str	r0, [r4, #0]
	x1_pos = mid_x;
   80d1a:	4b13      	ldr	r3, [pc, #76]	; (80d68 <updatePos+0xf0>)
   80d1c:	f8c3 a000 	str.w	sl, [r3]
	y1_pos = mid_y;
   80d20:	4b12      	ldr	r3, [pc, #72]	; (80d6c <updatePos+0xf4>)
   80d22:	6018      	str	r0, [r3, #0]
}
   80d24:	b007      	add	sp, #28
   80d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d2a:	bf00      	nop
   80d2c:	f3af 8000 	nop.w
   80d30:	fc8b007a 	.word	0xfc8b007a
   80d34:	400921fa 	.word	0x400921fa
   80d38:	2007014c 	.word	0x2007014c
   80d3c:	40668000 	.word	0x40668000
   80d40:	000862c1 	.word	0x000862c1
   80d44:	2007ae58 	.word	0x2007ae58
   80d48:	2007adcc 	.word	0x2007adcc
   80d4c:	2007ae50 	.word	0x2007ae50
   80d50:	2007adb4 	.word	0x2007adb4
   80d54:	2007adbc 	.word	0x2007adbc
   80d58:	0008421d 	.word	0x0008421d
   80d5c:	00085d05 	.word	0x00085d05
   80d60:	000842a9 	.word	0x000842a9
   80d64:	00085d09 	.word	0x00085d09
   80d68:	20070af4 	.word	0x20070af4
   80d6c:	20070aec 	.word	0x20070aec
   80d70:	00085fa1 	.word	0x00085fa1
   80d74:	0008606d 	.word	0x0008606d
   80d78:	000865a1 	.word	0x000865a1
   80d7c:	f3af 8000 	nop.w

00080d80 <rotationChooser>:
}

/*
	Choose the direction of the rotation depending on the value of input
*/
void rotationChooser(int degreesToPos){
   80d80:	b508      	push	{r3, lr}
	//If the value is negative rotate right, else left
	if (degreesToPos<0){
   80d82:	2800      	cmp	r0, #0
   80d84:	da07      	bge.n	80d96 <rotationChooser+0x16>
		degreesToPos = abs(degreesToPos);
		//Rotates the platform clockwise by the input value
		//rotateRightByDegrees(degreesToPos);
		rotateRight(degreesToPos);
   80d86:	2800      	cmp	r0, #0
   80d88:	bfb8      	it	lt
   80d8a:	4240      	neglt	r0, r0
   80d8c:	4b04      	ldr	r3, [pc, #16]	; (80da0 <rotationChooser+0x20>)
   80d8e:	4798      	blx	r3
		//Update the angle
		updateAngle();
   80d90:	4b04      	ldr	r3, [pc, #16]	; (80da4 <rotationChooser+0x24>)
   80d92:	4798      	blx	r3
   80d94:	bd08      	pop	{r3, pc}
	} else{
		//Makes the value into a positive value
		//Rotates the platform anti-clockwise by the input value
		//rotateLeftByDegrees(degreesToPos);
		rotateLeft(degreesToPos);
   80d96:	4b04      	ldr	r3, [pc, #16]	; (80da8 <rotationChooser+0x28>)
   80d98:	4798      	blx	r3
		//Update the angle
		updateAngle();
   80d9a:	4b02      	ldr	r3, [pc, #8]	; (80da4 <rotationChooser+0x24>)
   80d9c:	4798      	blx	r3
   80d9e:	bd08      	pop	{r3, pc}
   80da0:	00080899 	.word	0x00080899
   80da4:	00080c41 	.word	0x00080c41
   80da8:	00080971 	.word	0x00080971
   80dac:	00000000 	.word	0x00000000

00080db0 <angleCheck>:
	Checks if the angle that the platform actually travels in is the same as the believed one.
	If they differ to much, the platform will stop and recalibrate to fix this.
	
	Still not tested! 
*/
void angleCheck(){
   80db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Saves the last position
	//last_x = mid_x;
	//6last_y = mid_y;
	
	//Calculates the new position of the platform
	calcMidPos();
   80db2:	4b23      	ldr	r3, [pc, #140]	; (80e40 <angleCheck+0x90>)
   80db4:	4798      	blx	r3
	
	//Calculates the X/Y-difference of the platform and the object
	deltaX = mid_x - last_x;
   80db6:	4b23      	ldr	r3, [pc, #140]	; (80e44 <angleCheck+0x94>)
   80db8:	681f      	ldr	r7, [r3, #0]
   80dba:	4b23      	ldr	r3, [pc, #140]	; (80e48 <angleCheck+0x98>)
   80dbc:	681b      	ldr	r3, [r3, #0]
   80dbe:	1aff      	subs	r7, r7, r3
   80dc0:	4b22      	ldr	r3, [pc, #136]	; (80e4c <angleCheck+0x9c>)
   80dc2:	601f      	str	r7, [r3, #0]
	deltaY = mid_y - last_y;
   80dc4:	4b22      	ldr	r3, [pc, #136]	; (80e50 <angleCheck+0xa0>)
   80dc6:	6818      	ldr	r0, [r3, #0]
   80dc8:	4b22      	ldr	r3, [pc, #136]	; (80e54 <angleCheck+0xa4>)
   80dca:	681b      	ldr	r3, [r3, #0]
   80dcc:	1ac0      	subs	r0, r0, r3
   80dce:	4b22      	ldr	r3, [pc, #136]	; (80e58 <angleCheck+0xa8>)
   80dd0:	6018      	str	r0, [r3, #0]
	//Calculates the angle to the object from the platform
	angleRad = atan2(deltaY,deltaX);
   80dd2:	4e22      	ldr	r6, [pc, #136]	; (80e5c <angleCheck+0xac>)
   80dd4:	47b0      	blx	r6
   80dd6:	4604      	mov	r4, r0
   80dd8:	460d      	mov	r5, r1
   80dda:	4638      	mov	r0, r7
   80ddc:	47b0      	blx	r6
   80dde:	4602      	mov	r2, r0
   80de0:	460b      	mov	r3, r1
   80de2:	4620      	mov	r0, r4
   80de4:	4629      	mov	r1, r5
   80de6:	4c1e      	ldr	r4, [pc, #120]	; (80e60 <angleCheck+0xb0>)
   80de8:	47a0      	blx	r4
   80dea:	4b1e      	ldr	r3, [pc, #120]	; (80e64 <angleCheck+0xb4>)
   80dec:	e9c3 0100 	strd	r0, r1, [r3]
	angleTemp = (angleRad*180)/PI;
   80df0:	2200      	movs	r2, #0
   80df2:	4b1d      	ldr	r3, [pc, #116]	; (80e68 <angleCheck+0xb8>)
   80df4:	4c1d      	ldr	r4, [pc, #116]	; (80e6c <angleCheck+0xbc>)
   80df6:	47a0      	blx	r4
   80df8:	a30f      	add	r3, pc, #60	; (adr r3, 80e38 <angleCheck+0x88>)
   80dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dfe:	4c1c      	ldr	r4, [pc, #112]	; (80e70 <angleCheck+0xc0>)
   80e00:	47a0      	blx	r4
   80e02:	4b1c      	ldr	r3, [pc, #112]	; (80e74 <angleCheck+0xc4>)
   80e04:	4798      	blx	r3
	angleTemp = 180 - angleTemp;
   80e06:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   80e0a:	4b1b      	ldr	r3, [pc, #108]	; (80e78 <angleCheck+0xc8>)
   80e0c:	6018      	str	r0, [r3, #0]
	//If the angle-difference of the current travel-angle and the angle to the object is bigger than 4
	//then fix the positioning so that the angle is equal.
	if (angleTemp!=currentAngle)
   80e0e:	4b1b      	ldr	r3, [pc, #108]	; (80e7c <angleCheck+0xcc>)
   80e10:	681b      	ldr	r3, [r3, #0]
   80e12:	4298      	cmp	r0, r3
   80e14:	d00c      	beq.n	80e30 <angleCheck+0x80>
	{
		printf("Fixing angle\n");
   80e16:	481a      	ldr	r0, [pc, #104]	; (80e80 <angleCheck+0xd0>)
   80e18:	4b1a      	ldr	r3, [pc, #104]	; (80e84 <angleCheck+0xd4>)
   80e1a:	4798      	blx	r3
		//Stops the movement
		stop();
   80e1c:	4b1a      	ldr	r3, [pc, #104]	; (80e88 <angleCheck+0xd8>)
   80e1e:	4798      	blx	r3
		//Sets currentAngle to the actual angle of the platform
		currentAngle = angleTemp;
   80e20:	4b15      	ldr	r3, [pc, #84]	; (80e78 <angleCheck+0xc8>)
   80e22:	681a      	ldr	r2, [r3, #0]
   80e24:	4b15      	ldr	r3, [pc, #84]	; (80e7c <angleCheck+0xcc>)
   80e26:	601a      	str	r2, [r3, #0]
		//Rotates the platform the needed amount in the correct direction.
		rotationChooser(angleToPos());
   80e28:	4b18      	ldr	r3, [pc, #96]	; (80e8c <angleCheck+0xdc>)
   80e2a:	4798      	blx	r3
   80e2c:	4b18      	ldr	r3, [pc, #96]	; (80e90 <angleCheck+0xe0>)
   80e2e:	4798      	blx	r3
   80e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80e32:	bf00      	nop
   80e34:	f3af 8000 	nop.w
   80e38:	fc8b007a 	.word	0xfc8b007a
   80e3c:	400921fa 	.word	0x400921fa
   80e40:	00080a8d 	.word	0x00080a8d
   80e44:	2007adcc 	.word	0x2007adcc
   80e48:	2007ae50 	.word	0x2007ae50
   80e4c:	2007ae68 	.word	0x2007ae68
   80e50:	2007adb4 	.word	0x2007adb4
   80e54:	2007adbc 	.word	0x2007adbc
   80e58:	2007adb0 	.word	0x2007adb0
   80e5c:	00085fa1 	.word	0x00085fa1
   80e60:	0008433d 	.word	0x0008433d
   80e64:	2007ae58 	.word	0x2007ae58
   80e68:	40668000 	.word	0x40668000
   80e6c:	0008606d 	.word	0x0008606d
   80e70:	000862c1 	.word	0x000862c1
   80e74:	000865a1 	.word	0x000865a1
   80e78:	2007ae6c 	.word	0x2007ae6c
   80e7c:	2007014c 	.word	0x2007014c
   80e80:	0008abf4 	.word	0x0008abf4
   80e84:	00086c4d 	.word	0x00086c4d
   80e88:	0008064d 	.word	0x0008064d
   80e8c:	00080ab1 	.word	0x00080ab1
   80e90:	00080d81 	.word	0x00080d81
   80e94:	f3af 8000 	nop.w

00080e98 <setPath>:
	}
	
	
}

void setPath(){
   80e98:	b510      	push	{r4, lr}
   80e9a:	b084      	sub	sp, #16
	if (getAllObj){
   80e9c:	4b11      	ldr	r3, [pc, #68]	; (80ee4 <setPath+0x4c>)
   80e9e:	781b      	ldrb	r3, [r3, #0]
   80ea0:	b16b      	cbz	r3, 80ebe <setPath+0x26>
		travelPath[0] = SQUARE;
   80ea2:	4811      	ldr	r0, [pc, #68]	; (80ee8 <setPath+0x50>)
   80ea4:	2103      	movs	r1, #3
   80ea6:	7001      	strb	r1, [r0, #0]
		travelPath[1] = SOCK;
   80ea8:	2202      	movs	r2, #2
   80eaa:	7042      	strb	r2, [r0, #1]
		travelPath[2] = GLASS;
   80eac:	2304      	movs	r3, #4
   80eae:	7083      	strb	r3, [r0, #2]
		travelPath[3] = 0;
   80eb0:	2400      	movs	r4, #0
   80eb2:	70c4      	strb	r4, [r0, #3]
		printf(" %d %d %d %d", travelPath[0],travelPath[1],travelPath[2],travelPath[3]);
   80eb4:	9400      	str	r4, [sp, #0]
   80eb6:	480d      	ldr	r0, [pc, #52]	; (80eec <setPath+0x54>)
   80eb8:	4c0d      	ldr	r4, [pc, #52]	; (80ef0 <setPath+0x58>)
   80eba:	47a0      	blx	r4
   80ebc:	e010      	b.n	80ee0 <setPath+0x48>
	} 
	else{
		travelPath[0] = SQUARE;
   80ebe:	480a      	ldr	r0, [pc, #40]	; (80ee8 <setPath+0x50>)
   80ec0:	2103      	movs	r1, #3
   80ec2:	7001      	strb	r1, [r0, #0]
		travelPath[1] = 0;
   80ec4:	2200      	movs	r2, #0
   80ec6:	7042      	strb	r2, [r0, #1]
		travelPath[2] = SOCK;
   80ec8:	2302      	movs	r3, #2
   80eca:	7083      	strb	r3, [r0, #2]
		travelPath[3] = 0;
   80ecc:	70c2      	strb	r2, [r0, #3]
		travelPath[4] = GLASS;
   80ece:	2404      	movs	r4, #4
   80ed0:	7104      	strb	r4, [r0, #4]
		travelPath[5] = 0;
   80ed2:	7142      	strb	r2, [r0, #5]
		printf(" %d %d %d %d %d %d\n", travelPath[0],travelPath[1],travelPath[2],travelPath[3],travelPath[4],travelPath[5]);
   80ed4:	9200      	str	r2, [sp, #0]
   80ed6:	9401      	str	r4, [sp, #4]
   80ed8:	9202      	str	r2, [sp, #8]
   80eda:	4806      	ldr	r0, [pc, #24]	; (80ef4 <setPath+0x5c>)
   80edc:	4c04      	ldr	r4, [pc, #16]	; (80ef0 <setPath+0x58>)
   80ede:	47a0      	blx	r4
	}
}
   80ee0:	b004      	add	sp, #16
   80ee2:	bd10      	pop	{r4, pc}
   80ee4:	20070af0 	.word	0x20070af0
   80ee8:	2007ae38 	.word	0x2007ae38
   80eec:	0008ac04 	.word	0x0008ac04
   80ef0:	00086c4d 	.word	0x00086c4d
   80ef4:	0008ac14 	.word	0x0008ac14

00080ef8 <goToNext>:
	Turns the platform towards its destination
	Moves the platform towards the destination
	Stops when has approached the destination
	Repeats until all destinations has been reached
*/
uint8_t goToNext(){
   80ef8:	b570      	push	{r4, r5, r6, lr}
	printf("currentAngle, objAngle: %d %d\n", currentAngle, objectAngle);
   80efa:	4857      	ldr	r0, [pc, #348]	; (81058 <goToNext+0x160>)
   80efc:	4b57      	ldr	r3, [pc, #348]	; (8105c <goToNext+0x164>)
   80efe:	6819      	ldr	r1, [r3, #0]
   80f00:	4b57      	ldr	r3, [pc, #348]	; (81060 <goToNext+0x168>)
   80f02:	681a      	ldr	r2, [r3, #0]
   80f04:	4b57      	ldr	r3, [pc, #348]	; (81064 <goToNext+0x16c>)
   80f06:	4798      	blx	r3
	if (!travelPath[0]){
   80f08:	4b57      	ldr	r3, [pc, #348]	; (81068 <goToNext+0x170>)
   80f0a:	781b      	ldrb	r3, [r3, #0]
   80f0c:	b943      	cbnz	r3, 80f20 <goToNext+0x28>
		//printf("path: ");
		setPath();
   80f0e:	4b57      	ldr	r3, [pc, #348]	; (8106c <goToNext+0x174>)
   80f10:	4798      	blx	r3
		objIndex = 0;
   80f12:	2200      	movs	r2, #0
   80f14:	4b56      	ldr	r3, [pc, #344]	; (81070 <goToNext+0x178>)
   80f16:	701a      	strb	r2, [r3, #0]
		status = 6;
   80f18:	2206      	movs	r2, #6
   80f1a:	4b56      	ldr	r3, [pc, #344]	; (81074 <goToNext+0x17c>)
   80f1c:	701a      	strb	r2, [r3, #0]
   80f1e:	e002      	b.n	80f26 <goToNext+0x2e>
	}
	if (status){
   80f20:	4b54      	ldr	r3, [pc, #336]	; (81074 <goToNext+0x17c>)
   80f22:	781b      	ldrb	r3, [r3, #0]
   80f24:	b1ab      	cbz	r3, 80f52 <goToNext+0x5a>
		valuesCalc(travelPath[objIndex]);
   80f26:	4c50      	ldr	r4, [pc, #320]	; (81068 <goToNext+0x170>)
   80f28:	4d51      	ldr	r5, [pc, #324]	; (81070 <goToNext+0x178>)
   80f2a:	782b      	ldrb	r3, [r5, #0]
   80f2c:	5ce0      	ldrb	r0, [r4, r3]
   80f2e:	4b52      	ldr	r3, [pc, #328]	; (81078 <goToNext+0x180>)
   80f30:	4798      	blx	r3
		degreesToPos = angleToPos();
   80f32:	4b52      	ldr	r3, [pc, #328]	; (8107c <goToNext+0x184>)
   80f34:	4798      	blx	r3
   80f36:	4b52      	ldr	r3, [pc, #328]	; (81080 <goToNext+0x188>)
   80f38:	6018      	str	r0, [r3, #0]
		rotationChooser(degreesToPos);
   80f3a:	4b52      	ldr	r3, [pc, #328]	; (81084 <goToNext+0x18c>)
   80f3c:	4798      	blx	r3
		totalLength = distanceToPosition(travelPath[objIndex]);
   80f3e:	782b      	ldrb	r3, [r5, #0]
   80f40:	5ce0      	ldrb	r0, [r4, r3]
   80f42:	4b51      	ldr	r3, [pc, #324]	; (81088 <goToNext+0x190>)
   80f44:	4798      	blx	r3
   80f46:	4b51      	ldr	r3, [pc, #324]	; (8108c <goToNext+0x194>)
   80f48:	e9c3 0100 	strd	r0, r1, [r3]
		status = 0;
   80f4c:	2200      	movs	r2, #0
   80f4e:	4b49      	ldr	r3, [pc, #292]	; (81074 <goToNext+0x17c>)
   80f50:	701a      	strb	r2, [r3, #0]
	}
	//printf("distance left: %d\n",(int)distanceToPosition(travelPath[objIndex]) );
	if (distanceToPosition(travelPath[objIndex])>radius){
   80f52:	4b47      	ldr	r3, [pc, #284]	; (81070 <goToNext+0x178>)
   80f54:	781b      	ldrb	r3, [r3, #0]
   80f56:	4a44      	ldr	r2, [pc, #272]	; (81068 <goToNext+0x170>)
   80f58:	5cd0      	ldrb	r0, [r2, r3]
   80f5a:	4b4b      	ldr	r3, [pc, #300]	; (81088 <goToNext+0x190>)
   80f5c:	4798      	blx	r3
   80f5e:	4604      	mov	r4, r0
   80f60:	460d      	mov	r5, r1
   80f62:	4b4b      	ldr	r3, [pc, #300]	; (81090 <goToNext+0x198>)
   80f64:	6818      	ldr	r0, [r3, #0]
   80f66:	4b4b      	ldr	r3, [pc, #300]	; (81094 <goToNext+0x19c>)
   80f68:	4798      	blx	r3
   80f6a:	4602      	mov	r2, r0
   80f6c:	460b      	mov	r3, r1
   80f6e:	4620      	mov	r0, r4
   80f70:	4629      	mov	r1, r5
   80f72:	4c49      	ldr	r4, [pc, #292]	; (81098 <goToNext+0x1a0>)
   80f74:	47a0      	blx	r4
   80f76:	2800      	cmp	r0, #0
   80f78:	d03c      	beq.n	80ff4 <goToNext+0xfc>
		if (distanceToPosition(travelPath[objIndex])<(totalLength/2)){
   80f7a:	4b3d      	ldr	r3, [pc, #244]	; (81070 <goToNext+0x178>)
   80f7c:	781b      	ldrb	r3, [r3, #0]
   80f7e:	4a3a      	ldr	r2, [pc, #232]	; (81068 <goToNext+0x170>)
   80f80:	5cd0      	ldrb	r0, [r2, r3]
   80f82:	4b41      	ldr	r3, [pc, #260]	; (81088 <goToNext+0x190>)
   80f84:	4798      	blx	r3
   80f86:	4604      	mov	r4, r0
   80f88:	460d      	mov	r5, r1
   80f8a:	4b40      	ldr	r3, [pc, #256]	; (8108c <goToNext+0x194>)
   80f8c:	e9d3 0100 	ldrd	r0, r1, [r3]
   80f90:	2200      	movs	r2, #0
   80f92:	4b42      	ldr	r3, [pc, #264]	; (8109c <goToNext+0x1a4>)
   80f94:	4e42      	ldr	r6, [pc, #264]	; (810a0 <goToNext+0x1a8>)
   80f96:	47b0      	blx	r6
   80f98:	4602      	mov	r2, r0
   80f9a:	460b      	mov	r3, r1
   80f9c:	4620      	mov	r0, r4
   80f9e:	4629      	mov	r1, r5
   80fa0:	4c40      	ldr	r4, [pc, #256]	; (810a4 <goToNext+0x1ac>)
   80fa2:	47a0      	blx	r4
   80fa4:	b130      	cbz	r0, 80fb4 <goToNext+0xbc>
			angleCheck();
   80fa6:	4b40      	ldr	r3, [pc, #256]	; (810a8 <goToNext+0x1b0>)
   80fa8:	4798      	blx	r3
			totalLength = 0;
   80faa:	2200      	movs	r2, #0
   80fac:	2300      	movs	r3, #0
   80fae:	4937      	ldr	r1, [pc, #220]	; (8108c <goToNext+0x194>)
   80fb0:	e9c1 2300 	strd	r2, r3, [r1]
		}
		ek = counterA - counterB;
   80fb4:	4b3d      	ldr	r3, [pc, #244]	; (810ac <goToNext+0x1b4>)
   80fb6:	6818      	ldr	r0, [r3, #0]
   80fb8:	4b3d      	ldr	r3, [pc, #244]	; (810b0 <goToNext+0x1b8>)
   80fba:	681d      	ldr	r5, [r3, #0]
   80fbc:	1b45      	subs	r5, r0, r5
   80fbe:	4b3d      	ldr	r3, [pc, #244]	; (810b4 <goToNext+0x1bc>)
   80fc0:	601d      	str	r5, [r3, #0]
		tempVariabel = counterA*1.355;
   80fc2:	4c3d      	ldr	r4, [pc, #244]	; (810b8 <goToNext+0x1c0>)
   80fc4:	4b33      	ldr	r3, [pc, #204]	; (81094 <goToNext+0x19c>)
   80fc6:	4798      	blx	r3
   80fc8:	a321      	add	r3, pc, #132	; (adr r3, 81050 <goToNext+0x158>)
   80fca:	e9d3 2300 	ldrd	r2, r3, [r3]
   80fce:	4e34      	ldr	r6, [pc, #208]	; (810a0 <goToNext+0x1a8>)
   80fd0:	47b0      	blx	r6
   80fd2:	e9c4 0100 	strd	r0, r1, [r4]
		wheelControl(ek);
   80fd6:	4628      	mov	r0, r5
   80fd8:	4b38      	ldr	r3, [pc, #224]	; (810bc <goToNext+0x1c4>)
   80fda:	4798      	blx	r3
		//Hmta nya koordinater
 		updatePos(tempVariabel);
   80fdc:	e9d4 0100 	ldrd	r0, r1, [r4]
   80fe0:	4b37      	ldr	r3, [pc, #220]	; (810c0 <goToNext+0x1c8>)
   80fe2:	4798      	blx	r3
 		tempVariabel = 0;
   80fe4:	2200      	movs	r2, #0
   80fe6:	2300      	movs	r3, #0
   80fe8:	e9c4 2300 	strd	r2, r3, [r4]

		/*
		twi_navGetXY(XY1,&x1_pos,&y1_pos);
		twi_navGetXY(XY2,&x2_pos,&y2_pos);
		*/
		status = 0;
   80fec:	2000      	movs	r0, #0
   80fee:	4b21      	ldr	r3, [pc, #132]	; (81074 <goToNext+0x17c>)
   80ff0:	7018      	strb	r0, [r3, #0]
		return status;
   80ff2:	bd70      	pop	{r4, r5, r6, pc}
	}
	if (travelPath[objIndex]){
   80ff4:	4b1e      	ldr	r3, [pc, #120]	; (81070 <goToNext+0x178>)
   80ff6:	781b      	ldrb	r3, [r3, #0]
   80ff8:	4a1b      	ldr	r2, [pc, #108]	; (81068 <goToNext+0x170>)
   80ffa:	5cd2      	ldrb	r2, [r2, r3]
   80ffc:	b15a      	cbz	r2, 81016 <goToNext+0x11e>
		suspendNav = true;
   80ffe:	2201      	movs	r2, #1
   81000:	4930      	ldr	r1, [pc, #192]	; (810c4 <goToNext+0x1cc>)
   81002:	700a      	strb	r2, [r1, #0]
		status = 1;
   81004:	4c1b      	ldr	r4, [pc, #108]	; (81074 <goToNext+0x17c>)
   81006:	7022      	strb	r2, [r4, #0]
		objIndex++;
   81008:	4413      	add	r3, r2
   8100a:	4a19      	ldr	r2, [pc, #100]	; (81070 <goToNext+0x178>)
   8100c:	7013      	strb	r3, [r2, #0]
		stop();
   8100e:	4b2e      	ldr	r3, [pc, #184]	; (810c8 <goToNext+0x1d0>)
   81010:	4798      	blx	r3
		return status;
   81012:	7820      	ldrb	r0, [r4, #0]
   81014:	bd70      	pop	{r4, r5, r6, pc}
	}
	stop();
   81016:	4b2c      	ldr	r3, [pc, #176]	; (810c8 <goToNext+0x1d0>)
   81018:	4798      	blx	r3
	suspendNav = true;
   8101a:	2201      	movs	r2, #1
   8101c:	4b29      	ldr	r3, [pc, #164]	; (810c4 <goToNext+0x1cc>)
   8101e:	701a      	strb	r2, [r3, #0]
	status = 2;
   81020:	2202      	movs	r2, #2
   81022:	4b14      	ldr	r3, [pc, #80]	; (81074 <goToNext+0x17c>)
   81024:	701a      	strb	r2, [r3, #0]
	if(getAllObj)
   81026:	4b29      	ldr	r3, [pc, #164]	; (810cc <goToNext+0x1d4>)
   81028:	781b      	ldrb	r3, [r3, #0]
   8102a:	b963      	cbnz	r3, 81046 <goToNext+0x14e>
		//IS alla done!!
		return 2;
	}
	else
	{
		dropoffAmount++;
   8102c:	4a28      	ldr	r2, [pc, #160]	; (810d0 <goToNext+0x1d8>)
   8102e:	7813      	ldrb	r3, [r2, #0]
   81030:	3301      	adds	r3, #1
   81032:	b2db      	uxtb	r3, r3
   81034:	7013      	strb	r3, [r2, #0]
		if(dropoffAmount >=3)
   81036:	2b02      	cmp	r3, #2
   81038:	d807      	bhi.n	8104a <goToNext+0x152>
			return 3;
	}
	objIndex++;
   8103a:	4b0d      	ldr	r3, [pc, #52]	; (81070 <goToNext+0x178>)
   8103c:	781a      	ldrb	r2, [r3, #0]
   8103e:	3201      	adds	r2, #1
   81040:	701a      	strb	r2, [r3, #0]
	return status;
   81042:	2002      	movs	r0, #2
   81044:	bd70      	pop	{r4, r5, r6, pc}
	suspendNav = true;
	status = 2;
	if(getAllObj)
	{
		//IS alla done!!
		return 2;
   81046:	2002      	movs	r0, #2
   81048:	bd70      	pop	{r4, r5, r6, pc}
	}
	else
	{
		dropoffAmount++;
		if(dropoffAmount >=3)
			return 3;
   8104a:	2003      	movs	r0, #3
	}
	objIndex++;
	return status;
   8104c:	bd70      	pop	{r4, r5, r6, pc}
   8104e:	bf00      	nop
   81050:	7ae147ae 	.word	0x7ae147ae
   81054:	3ff5ae14 	.word	0x3ff5ae14
   81058:	0008ac28 	.word	0x0008ac28
   8105c:	2007014c 	.word	0x2007014c
   81060:	2007ae60 	.word	0x2007ae60
   81064:	00086c4d 	.word	0x00086c4d
   81068:	2007ae38 	.word	0x2007ae38
   8106c:	00080e99 	.word	0x00080e99
   81070:	20070ae7 	.word	0x20070ae7
   81074:	20070b00 	.word	0x20070b00
   81078:	00080b21 	.word	0x00080b21
   8107c:	00080ab1 	.word	0x00080ab1
   81080:	2007adb8 	.word	0x2007adb8
   81084:	00080d81 	.word	0x00080d81
   81088:	00080bc9 	.word	0x00080bc9
   8108c:	20070af8 	.word	0x20070af8
   81090:	20070150 	.word	0x20070150
   81094:	00085fa1 	.word	0x00085fa1
   81098:	0008658d 	.word	0x0008658d
   8109c:	3fe00000 	.word	0x3fe00000
   810a0:	0008606d 	.word	0x0008606d
   810a4:	00086551 	.word	0x00086551
   810a8:	00080db1 	.word	0x00080db1
   810ac:	20070b04 	.word	0x20070b04
   810b0:	20070b08 	.word	0x20070b08
   810b4:	2007ae44 	.word	0x2007ae44
   810b8:	2007adc0 	.word	0x2007adc0
   810bc:	00080995 	.word	0x00080995
   810c0:	00080c79 	.word	0x00080c79
   810c4:	20070ae8 	.word	0x20070ae8
   810c8:	0008064d 	.word	0x0008064d
   810cc:	20070af0 	.word	0x20070af0
   810d0:	20070af1 	.word	0x20070af1
   810d4:	f3af 8000 	nop.w

000810d8 <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   810d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   810dc:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   810de:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   810e2:	4b3b      	ldr	r3, [pc, #236]	; (811d0 <pulse_timer_init_channel+0xf8>)
   810e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   810e8:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   810ea:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   810ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   810f0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   810f4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   810f6:	f004 041f 	and.w	r4, r4, #31
   810fa:	2201      	movs	r2, #1
   810fc:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81100:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81102:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   81106:	6943      	ldr	r3, [r0, #20]
   81108:	69c4      	ldr	r4, [r0, #28]
   8110a:	6981      	ldr	r1, [r0, #24]
   8110c:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8110e:	f003 001f 	and.w	r0, r3, #31
   81112:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   81114:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81116:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8111a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8111e:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   81120:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   81124:	bf14      	ite	ne
   81126:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   81128:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   8112a:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   8112e:	bf14      	ite	ne
   81130:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   81132:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   81134:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   81138:	bf14      	ite	ne
   8113a:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   8113c:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   8113e:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81142:	bf14      	ite	ne
   81144:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81148:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   8114c:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   81150:	6f19      	ldr	r1, [r3, #112]	; 0x70
   81152:	bf14      	ite	ne
   81154:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   81156:	ea21 0202 	biceq.w	r2, r1, r2
   8115a:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   8115c:	4d1c      	ldr	r5, [pc, #112]	; (811d0 <pulse_timer_init_channel+0xf8>)
   8115e:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   81162:	eb09 0706 	add.w	r7, r9, r6
   81166:	00bf      	lsls	r7, r7, #2
   81168:	19ec      	adds	r4, r5, r7
   8116a:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8116c:	f003 021f 	and.w	r2, r3, #31
   81170:	f04f 0801 	mov.w	r8, #1
   81174:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   81178:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8117a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8117e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81182:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81184:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   81186:	2000      	movs	r0, #0
   81188:	4b12      	ldr	r3, [pc, #72]	; (811d4 <pulse_timer_init_channel+0xfc>)
   8118a:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   8118c:	68a0      	ldr	r0, [r4, #8]
   8118e:	4b12      	ldr	r3, [pc, #72]	; (811d8 <pulse_timer_init_channel+0x100>)
   81190:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   81192:	59e8      	ldr	r0, [r5, r7]
   81194:	6861      	ldr	r1, [r4, #4]
   81196:	6922      	ldr	r2, [r4, #16]
   81198:	4b10      	ldr	r3, [pc, #64]	; (811dc <pulse_timer_init_channel+0x104>)
   8119a:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   8119c:	59e8      	ldr	r0, [r5, r7]
   8119e:	6861      	ldr	r1, [r4, #4]
   811a0:	4b0f      	ldr	r3, [pc, #60]	; (811e0 <pulse_timer_init_channel+0x108>)
   811a2:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   811a4:	59e8      	ldr	r0, [r5, r7]
   811a6:	6861      	ldr	r1, [r4, #4]
   811a8:	2240      	movs	r2, #64	; 0x40
   811aa:	4b0e      	ldr	r3, [pc, #56]	; (811e4 <pulse_timer_init_channel+0x10c>)
   811ac:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   811ae:	444e      	add	r6, r9
   811b0:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   811b4:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   811b6:	b259      	sxtb	r1, r3
   811b8:	0949      	lsrs	r1, r1, #5
   811ba:	f003 031f 	and.w	r3, r3, #31
   811be:	fa08 f303 	lsl.w	r3, r8, r3
   811c2:	3120      	adds	r1, #32
   811c4:	4a08      	ldr	r2, [pc, #32]	; (811e8 <pulse_timer_init_channel+0x110>)
   811c6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   811ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   811ce:	bf00      	nop
   811d0:	200701cc 	.word	0x200701cc
   811d4:	000837c5 	.word	0x000837c5
   811d8:	0008376d 	.word	0x0008376d
   811dc:	00081be9 	.word	0x00081be9
   811e0:	00081c05 	.word	0x00081c05
   811e4:	00081c0d 	.word	0x00081c0d
   811e8:	e000e100 	.word	0xe000e100

000811ec <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   811ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   811f0:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   811f2:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   811f6:	4b29      	ldr	r3, [pc, #164]	; (8129c <pulse_init_channel+0xb0>)
   811f8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   811fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
   811fe:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   81200:	f003 021f 	and.w	r2, r3, #31
   81204:	2001      	movs	r0, #1
   81206:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8120a:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8120c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81210:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81214:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   81216:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   8121a:	bf14      	ite	ne
   8121c:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   8121e:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   81220:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   81224:	bf14      	ite	ne
   81226:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   81228:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   8122a:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   8122e:	bf14      	ite	ne
   81230:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   81232:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   81234:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81238:	bf14      	ite	ne
   8123a:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8123e:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   81242:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   81246:	6f19      	ldr	r1, [r3, #112]	; 0x70
   81248:	bf14      	ite	ne
   8124a:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   8124c:	ea21 0202 	biceq.w	r2, r1, r2
   81250:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   81252:	4d12      	ldr	r5, [pc, #72]	; (8129c <pulse_init_channel+0xb0>)
   81254:	0127      	lsls	r7, r4, #4
   81256:	ebc4 0807 	rsb	r8, r4, r7
   8125a:	ea4f 0888 	mov.w	r8, r8, lsl #2
   8125e:	eb05 0608 	add.w	r6, r5, r8
   81262:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   81264:	f003 021f 	and.w	r2, r3, #31
   81268:	2101      	movs	r1, #1
   8126a:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8126e:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81270:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81274:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81278:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8127a:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   8127c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   8127e:	4b08      	ldr	r3, [pc, #32]	; (812a0 <pulse_init_channel+0xb4>)
   81280:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   81282:	f855 0008 	ldr.w	r0, [r5, r8]
   81286:	6871      	ldr	r1, [r6, #4]
   81288:	4b06      	ldr	r3, [pc, #24]	; (812a4 <pulse_init_channel+0xb8>)
   8128a:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   8128c:	1b3c      	subs	r4, r7, r4
   8128e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   81292:	4905      	ldr	r1, [pc, #20]	; (812a8 <pulse_init_channel+0xbc>)
   81294:	4b05      	ldr	r3, [pc, #20]	; (812ac <pulse_init_channel+0xc0>)
   81296:	4798      	blx	r3
   81298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8129c:	20070154 	.word	0x20070154
   812a0:	0008376d 	.word	0x0008376d
   812a4:	000816c9 	.word	0x000816c9
   812a8:	20070214 	.word	0x20070214
   812ac:	00081555 	.word	0x00081555

000812b0 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   812b0:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   812b2:	4c09      	ldr	r4, [pc, #36]	; (812d8 <TC1_Handler+0x28>)
   812b4:	6820      	ldr	r0, [r4, #0]
   812b6:	6861      	ldr	r1, [r4, #4]
   812b8:	4b08      	ldr	r3, [pc, #32]	; (812dc <TC1_Handler+0x2c>)
   812ba:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   812bc:	7b23      	ldrb	r3, [r4, #12]
   812be:	b259      	sxtb	r1, r3
   812c0:	0949      	lsrs	r1, r1, #5
   812c2:	f003 031f 	and.w	r3, r3, #31
   812c6:	2201      	movs	r2, #1
   812c8:	fa02 f303 	lsl.w	r3, r2, r3
   812cc:	3120      	adds	r1, #32
   812ce:	4a04      	ldr	r2, [pc, #16]	; (812e0 <TC1_Handler+0x30>)
   812d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   812d4:	bd10      	pop	{r4, pc}
   812d6:	bf00      	nop
   812d8:	200701cc 	.word	0x200701cc
   812dc:	00081c15 	.word	0x00081c15
   812e0:	e000e100 	.word	0xe000e100

000812e4 <TC0_Handler>:
}

void TC0_Handler(void) {
   812e4:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   812e6:	4c09      	ldr	r4, [pc, #36]	; (8130c <TC0_Handler+0x28>)
   812e8:	6a60      	ldr	r0, [r4, #36]	; 0x24
   812ea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   812ec:	4b08      	ldr	r3, [pc, #32]	; (81310 <TC0_Handler+0x2c>)
   812ee:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   812f0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   812f4:	b259      	sxtb	r1, r3
   812f6:	0949      	lsrs	r1, r1, #5
   812f8:	f003 031f 	and.w	r3, r3, #31
   812fc:	2201      	movs	r2, #1
   812fe:	fa02 f303 	lsl.w	r3, r2, r3
   81302:	3120      	adds	r1, #32
   81304:	4a03      	ldr	r2, [pc, #12]	; (81314 <TC0_Handler+0x30>)
   81306:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   8130a:	bd10      	pop	{r4, pc}
   8130c:	200701cc 	.word	0x200701cc
   81310:	00081c15 	.word	0x00081c15
   81314:	e000e100 	.word	0xe000e100

00081318 <pulse_init>:
}


void pulse_init() {
   81318:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   8131a:	2000      	movs	r0, #0
   8131c:	4c04      	ldr	r4, [pc, #16]	; (81330 <pulse_init+0x18>)
   8131e:	47a0      	blx	r4
    pulse_init_channel(1);
   81320:	2001      	movs	r0, #1
   81322:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   81324:	2000      	movs	r0, #0
   81326:	4c03      	ldr	r4, [pc, #12]	; (81334 <pulse_init+0x1c>)
   81328:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   8132a:	2001      	movs	r0, #1
   8132c:	47a0      	blx	r4
   8132e:	bd10      	pop	{r4, pc}
   81330:	000811ed 	.word	0x000811ed
   81334:	000810d9 	.word	0x000810d9

00081338 <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   81338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8133a:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   8133c:	4c08      	ldr	r4, [pc, #32]	; (81360 <pulse_start+0x28>)
   8133e:	0107      	lsls	r7, r0, #4
   81340:	1a3d      	subs	r5, r7, r0
   81342:	00ad      	lsls	r5, r5, #2
   81344:	1961      	adds	r1, r4, r5
   81346:	5960      	ldr	r0, [r4, r5]
   81348:	3104      	adds	r1, #4
   8134a:	4b06      	ldr	r3, [pc, #24]	; (81364 <pulse_start+0x2c>)
   8134c:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   8134e:	1bbe      	subs	r6, r7, r6
   81350:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   81354:	5960      	ldr	r0, [r4, r5]
   81356:	6871      	ldr	r1, [r6, #4]
   81358:	4b03      	ldr	r3, [pc, #12]	; (81368 <pulse_start+0x30>)
   8135a:	4798      	blx	r3
   8135c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8135e:	bf00      	nop
   81360:	20070154 	.word	0x20070154
   81364:	00081595 	.word	0x00081595
   81368:	000816bd 	.word	0x000816bd

0008136c <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   8136c:	b510      	push	{r4, lr}
   8136e:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   81370:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   81374:	4b09      	ldr	r3, [pc, #36]	; (8139c <pulse_set_period+0x30>)
   81376:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   8137a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8137c:	4293      	cmp	r3, r2
   8137e:	d30b      	bcc.n	81398 <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   81380:	4b06      	ldr	r3, [pc, #24]	; (8139c <pulse_set_period+0x30>)
   81382:	0101      	lsls	r1, r0, #4
   81384:	1a0c      	subs	r4, r1, r0
   81386:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   8138a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8138e:	3104      	adds	r1, #4
   81390:	4b03      	ldr	r3, [pc, #12]	; (813a0 <pulse_set_period+0x34>)
   81392:	4798      	blx	r3
    return 0;
   81394:	2000      	movs	r0, #0
   81396:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   81398:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   8139a:	bd10      	pop	{r4, pc}
   8139c:	20070154 	.word	0x20070154
   813a0:	00081699 	.word	0x00081699

000813a4 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   813a4:	4b04      	ldr	r3, [pc, #16]	; (813b8 <pulseCounter_handlerA+0x14>)
   813a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
/* Initialization of extern variables goes only with definition */
int counterA = 0;
int counterB = 0;

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   813a8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   813ac:	d003      	beq.n	813b6 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   813ae:	4b03      	ldr	r3, [pc, #12]	; (813bc <pulseCounter_handlerA+0x18>)
   813b0:	681a      	ldr	r2, [r3, #0]
   813b2:	3201      	adds	r2, #1
   813b4:	601a      	str	r2, [r3, #0]
   813b6:	4770      	bx	lr
   813b8:	400e1200 	.word	0x400e1200
   813bc:	20070b04 	.word	0x20070b04

000813c0 <pulseCounter_handlerB>:
   813c0:	4b04      	ldr	r3, [pc, #16]	; (813d4 <pulseCounter_handlerB+0x14>)
   813c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   813c4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   813c8:	d003      	beq.n	813d2 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   813ca:	4b03      	ldr	r3, [pc, #12]	; (813d8 <pulseCounter_handlerB+0x18>)
   813cc:	681a      	ldr	r2, [r3, #0]
   813ce:	3201      	adds	r2, #1
   813d0:	601a      	str	r2, [r3, #0]
   813d2:	4770      	bx	lr
   813d4:	400e1200 	.word	0x400e1200
   813d8:	20070b08 	.word	0x20070b08

000813dc <pulseCounter_configA>:
	}
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   813dc:	b570      	push	{r4, r5, r6, lr}
   813de:	b082      	sub	sp, #8
   813e0:	4606      	mov	r6, r0
   813e2:	460d      	mov	r5, r1
   813e4:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   813e6:	2000      	movs	r0, #0
   813e8:	4b0d      	ldr	r3, [pc, #52]	; (81420 <pulseCounter_configA+0x44>)
   813ea:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   813ec:	4630      	mov	r0, r6
   813ee:	4b0d      	ldr	r3, [pc, #52]	; (81424 <pulseCounter_configA+0x48>)
   813f0:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   813f2:	4628      	mov	r0, r5
   813f4:	4621      	mov	r1, r4
   813f6:	2201      	movs	r2, #1
   813f8:	4b0b      	ldr	r3, [pc, #44]	; (81428 <pulseCounter_configA+0x4c>)
   813fa:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   813fc:	4b0b      	ldr	r3, [pc, #44]	; (8142c <pulseCounter_configA+0x50>)
   813fe:	9300      	str	r3, [sp, #0]
   81400:	4628      	mov	r0, r5
   81402:	4631      	mov	r1, r6
   81404:	4622      	mov	r2, r4
   81406:	2340      	movs	r3, #64	; 0x40
   81408:	4e09      	ldr	r6, [pc, #36]	; (81430 <pulseCounter_configA+0x54>)
   8140a:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   8140c:	4628      	mov	r0, r5
   8140e:	4621      	mov	r1, r4
   81410:	4b08      	ldr	r3, [pc, #32]	; (81434 <pulseCounter_configA+0x58>)
   81412:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   81414:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81418:	4b07      	ldr	r3, [pc, #28]	; (81438 <pulseCounter_configA+0x5c>)
   8141a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   8141c:	b002      	add	sp, #8
   8141e:	bd70      	pop	{r4, r5, r6, pc}
   81420:	000837c5 	.word	0x000837c5
   81424:	0008376d 	.word	0x0008376d
   81428:	00083391 	.word	0x00083391
   8142c:	000813a5 	.word	0x000813a5
   81430:	000835f9 	.word	0x000835f9
   81434:	0008341d 	.word	0x0008341d
   81438:	e000e100 	.word	0xe000e100

0008143c <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   8143c:	b570      	push	{r4, r5, r6, lr}
   8143e:	b082      	sub	sp, #8
   81440:	4606      	mov	r6, r0
   81442:	460d      	mov	r5, r1
   81444:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   81446:	2000      	movs	r0, #0
   81448:	4b0d      	ldr	r3, [pc, #52]	; (81480 <pulseCounter_configB+0x44>)
   8144a:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   8144c:	4630      	mov	r0, r6
   8144e:	4b0d      	ldr	r3, [pc, #52]	; (81484 <pulseCounter_configB+0x48>)
   81450:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   81452:	4628      	mov	r0, r5
   81454:	4621      	mov	r1, r4
   81456:	2201      	movs	r2, #1
   81458:	4b0b      	ldr	r3, [pc, #44]	; (81488 <pulseCounter_configB+0x4c>)
   8145a:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   8145c:	4b0b      	ldr	r3, [pc, #44]	; (8148c <pulseCounter_configB+0x50>)
   8145e:	9300      	str	r3, [sp, #0]
   81460:	4628      	mov	r0, r5
   81462:	4631      	mov	r1, r6
   81464:	4622      	mov	r2, r4
   81466:	2340      	movs	r3, #64	; 0x40
   81468:	4e09      	ldr	r6, [pc, #36]	; (81490 <pulseCounter_configB+0x54>)
   8146a:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   8146c:	4628      	mov	r0, r5
   8146e:	4621      	mov	r1, r4
   81470:	4b08      	ldr	r3, [pc, #32]	; (81494 <pulseCounter_configB+0x58>)
   81472:	4798      	blx	r3
   81474:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81478:	4b07      	ldr	r3, [pc, #28]	; (81498 <pulseCounter_configB+0x5c>)
   8147a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   8147c:	b002      	add	sp, #8
   8147e:	bd70      	pop	{r4, r5, r6, pc}
   81480:	000837c5 	.word	0x000837c5
   81484:	0008376d 	.word	0x0008376d
   81488:	00083391 	.word	0x00083391
   8148c:	000813c1 	.word	0x000813c1
   81490:	000835f9 	.word	0x000835f9
   81494:	0008341d 	.word	0x0008341d
   81498:	e000e100 	.word	0xe000e100

0008149c <TC0_init>:
static uint32_t disable_write_protect(uint32_t key){
	if(key == WPKEY_WPMR_PMC)
	{
		*p_PMC_WPMR &= 0;               // clear entire register just to be safe
		*p_PMC_WPMR |= WPKEY_WPMR_PMC;  // first write WPKEY = 0x504D43 to register
		*p_PMC_WPMR &= 0x11111100;      // then clear WPEN bit, mask upper bytes
   8149c:	4b11      	ldr	r3, [pc, #68]	; (814e4 <TC0_init+0x48>)
   8149e:	4a12      	ldr	r2, [pc, #72]	; (814e8 <TC0_init+0x4c>)
   814a0:	6013      	str	r3, [r2, #0]
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   814a2:	4a12      	ldr	r2, [pc, #72]	; (814ec <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   814a4:	6811      	ldr	r1, [r2, #0]
   814a6:	f021 0102 	bic.w	r1, r1, #2
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   814aa:	f041 0101 	orr.w	r1, r1, #1
   814ae:	6011      	str	r1, [r2, #0]
	else if (key == WPKEY_WPMR_TC)
	{
		enable_clock_TC0CH0();    /* in order to access TC_WPMR, the Timer Counter clock of the first channel must be enabled */	
		*p_TC_WPMR &= 0;
		*p_TC_WPMR |= WPKEY_WPMR_TC;
		*p_TC_WPMR &= 0x11111100; // disable Write Protect by clearing WPEN bit, mask upper bytes
   814b0:	32e4      	adds	r2, #228	; 0xe4
   814b2:	6013      	str	r3, [r2, #0]

static void enable_periph_clk(uint32_t periph_id){
	//disable_write_protect(WPKEY_WPMR_PMC);
	if(periph_id == PERIPH_ID_TCC0)
	{
		if((*p_PMC_PCSR0 & (1<<PERIPH_ID_TCC0)) != (1<<PERIPH_ID_TCC0)){  /* check status of peripheral clock corresponding to Timer Counter Channel 0 (if enabled) */
   814b4:	4b0e      	ldr	r3, [pc, #56]	; (814f0 <TC0_init+0x54>)
   814b6:	681b      	ldr	r3, [r3, #0]
   814b8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   814bc:	d103      	bne.n	814c6 <TC0_init+0x2a>
			*p_PMC_PCER0 = (1 << PERIPH_ID_TCC0);                         /* enable peripheral clock corresponding to Timer Counter Channel 0 */
   814be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   814c2:	4b0c      	ldr	r3, [pc, #48]	; (814f4 <TC0_init+0x58>)
   814c4:	601a      	str	r2, [r3, #0]
	*p_TC_CMR0 &= ~(1 << WAVE);
}

/* Set TCCLKS bits in TC_CMR (clock selected MCK/2 clock signal (from PMC)) */
static void select_clock(void){
	*p_TC_CMR0 &= 0x11111110;
   814c6:	4a0c      	ldr	r2, [pc, #48]	; (814f8 <TC0_init+0x5c>)
   814c8:	6813      	ldr	r3, [r2, #0]
   814ca:	f003 3311 	and.w	r3, r3, #286331153	; 0x11111111
   814ce:	f023 0301 	bic.w	r3, r3, #1
   814d2:	6013      	str	r3, [r2, #0]
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   814d4:	4b05      	ldr	r3, [pc, #20]	; (814ec <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   814d6:	681a      	ldr	r2, [r3, #0]
   814d8:	f022 0202 	bic.w	r2, r2, #2
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   814dc:	f042 0205 	orr.w	r2, r2, #5
   814e0:	601a      	str	r2, [r3, #0]
   814e2:	4770      	bx	lr
   814e4:	00100100 	.word	0x00100100
   814e8:	400e06e4 	.word	0x400e06e4
   814ec:	40080000 	.word	0x40080000
   814f0:	400e0618 	.word	0x400e0618
   814f4:	400e0610 	.word	0x400e0610
   814f8:	40080004 	.word	0x40080004

000814fc <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   814fc:	b4f0      	push	{r4, r5, r6, r7}
   814fe:	b08c      	sub	sp, #48	; 0x30
   81500:	4607      	mov	r7, r0
   81502:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81504:	ac01      	add	r4, sp, #4
   81506:	4d12      	ldr	r5, [pc, #72]	; (81550 <pwm_clocks_generate+0x54>)
   81508:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8150a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8150c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8150e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81510:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81514:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81518:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8151a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8151c:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81520:	fbb6 f4f4 	udiv	r4, r6, r4
   81524:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81528:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   8152c:	d903      	bls.n	81536 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   8152e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81530:	2b0b      	cmp	r3, #11
   81532:	d1f3      	bne.n	8151c <pwm_clocks_generate+0x20>
   81534:	e004      	b.n	81540 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81536:	2b0a      	cmp	r3, #10
   81538:	d805      	bhi.n	81546 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   8153a:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   8153e:	e004      	b.n	8154a <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81540:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81544:	e001      	b.n	8154a <pwm_clocks_generate+0x4e>
   81546:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8154a:	b00c      	add	sp, #48	; 0x30
   8154c:	bcf0      	pop	{r4, r5, r6, r7}
   8154e:	4770      	bx	lr
   81550:	0008ac48 	.word	0x0008ac48

00081554 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81554:	b570      	push	{r4, r5, r6, lr}
   81556:	4606      	mov	r6, r0
   81558:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   8155a:	6808      	ldr	r0, [r1, #0]
   8155c:	b140      	cbz	r0, 81570 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8155e:	6889      	ldr	r1, [r1, #8]
   81560:	4b0b      	ldr	r3, [pc, #44]	; (81590 <pwm_init+0x3c>)
   81562:	4798      	blx	r3
   81564:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81566:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8156a:	4298      	cmp	r0, r3
   8156c:	d101      	bne.n	81572 <pwm_init+0x1e>
   8156e:	e00e      	b.n	8158e <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81570:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81572:	6860      	ldr	r0, [r4, #4]
   81574:	b140      	cbz	r0, 81588 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81576:	68a1      	ldr	r1, [r4, #8]
   81578:	4b05      	ldr	r3, [pc, #20]	; (81590 <pwm_init+0x3c>)
   8157a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   8157c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81580:	4298      	cmp	r0, r3
   81582:	d004      	beq.n	8158e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81584:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81588:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   8158a:	2000      	movs	r0, #0
   8158c:	bd70      	pop	{r4, r5, r6, pc}
}
   8158e:	bd70      	pop	{r4, r5, r6, pc}
   81590:	000814fd 	.word	0x000814fd

00081594 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81594:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81596:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81598:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8159a:	684a      	ldr	r2, [r1, #4]
   8159c:	f002 020f 	and.w	r2, r2, #15
   815a0:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   815a2:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   815a4:	432c      	orrs	r4, r5
   815a6:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   815a8:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   815ac:	7d8a      	ldrb	r2, [r1, #22]
   815ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   815b2:	7dca      	ldrb	r2, [r1, #23]
   815b4:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   815b8:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   815ba:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   815be:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   815c2:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   815c6:	68cc      	ldr	r4, [r1, #12]
   815c8:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   815cc:	690c      	ldr	r4, [r1, #16]
   815ce:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   815d2:	7d8a      	ldrb	r2, [r1, #22]
   815d4:	b13a      	cbz	r2, 815e6 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   815d6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   815d8:	8b4a      	ldrh	r2, [r1, #26]
   815da:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   815de:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   815e2:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   815e6:	6c85      	ldr	r5, [r0, #72]	; 0x48
   815e8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   815ec:	409a      	lsls	r2, r3
   815ee:	43d2      	mvns	r2, r2
   815f0:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   815f2:	7fce      	ldrb	r6, [r1, #31]
   815f4:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   815f6:	7f8c      	ldrb	r4, [r1, #30]
   815f8:	409c      	lsls	r4, r3
   815fa:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   815fe:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81600:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81602:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81604:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81606:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   8160a:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   8160c:	f891 4020 	ldrb.w	r4, [r1, #32]
   81610:	409c      	lsls	r4, r3
   81612:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81616:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81618:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   8161a:	2201      	movs	r2, #1
   8161c:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8161e:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81622:	b11c      	cbz	r4, 8162c <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81624:	6a04      	ldr	r4, [r0, #32]
   81626:	4314      	orrs	r4, r2
   81628:	6204      	str	r4, [r0, #32]
   8162a:	e003      	b.n	81634 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   8162c:	6a04      	ldr	r4, [r0, #32]
   8162e:	ea24 0402 	bic.w	r4, r4, r2
   81632:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81634:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81638:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   8163a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8163c:	bf0c      	ite	eq
   8163e:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81640:	4394      	bicne	r4, r2
   81642:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81644:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81648:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   8164a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8164c:	bf0c      	ite	eq
   8164e:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81652:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81656:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81658:	2b03      	cmp	r3, #3
   8165a:	d80c      	bhi.n	81676 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8165c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8165e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81660:	22ff      	movs	r2, #255	; 0xff
   81662:	409a      	lsls	r2, r3
   81664:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81668:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8166c:	fa01 f303 	lsl.w	r3, r1, r3
   81670:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81672:	66c3      	str	r3, [r0, #108]	; 0x6c
   81674:	e00c      	b.n	81690 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81676:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81678:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8167a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   8167c:	22ff      	movs	r2, #255	; 0xff
   8167e:	409a      	lsls	r2, r3
   81680:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81684:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81688:	fa01 f303 	lsl.w	r3, r1, r3
   8168c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8168e:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   81690:	2000      	movs	r0, #0
   81692:	bc70      	pop	{r4, r5, r6}
   81694:	4770      	bx	lr
   81696:	bf00      	nop

00081698 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81698:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   8169a:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   8169c:	690b      	ldr	r3, [r1, #16]
   8169e:	4293      	cmp	r3, r2
   816a0:	d306      	bcc.n	816b0 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   816a2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   816a4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   816a8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   816ac:	2000      	movs	r0, #0
   816ae:	e001      	b.n	816b4 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   816b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   816b4:	f85d 4b04 	ldr.w	r4, [sp], #4
   816b8:	4770      	bx	lr
   816ba:	bf00      	nop

000816bc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   816bc:	2301      	movs	r3, #1
   816be:	fa03 f101 	lsl.w	r1, r3, r1
   816c2:	6041      	str	r1, [r0, #4]
   816c4:	4770      	bx	lr
   816c6:	bf00      	nop

000816c8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   816c8:	2301      	movs	r3, #1
   816ca:	fa03 f101 	lsl.w	r1, r3, r1
   816ce:	6081      	str	r1, [r0, #8]
   816d0:	4770      	bx	lr
   816d2:	bf00      	nop

000816d4 <twi_comInit>:

void buildObject(uint8_t data[5], objectinfo_t *ptr_object);

void buildXY(uint8_t data[5], uint16_t *pInt, uint16_t *ypos_1);

void twi_comInit(void) {
   816d4:	b500      	push	{lr}
   816d6:	b085      	sub	sp, #20
	// TWI master initialization options.
	//set that there is no data;
	theArm.hasData = 0;
   816d8:	2300      	movs	r3, #0
   816da:	4a0b      	ldr	r2, [pc, #44]	; (81708 <twi_comInit+0x34>)
   816dc:	7153      	strb	r3, [r2, #5]
	SLAVE_ADDR = SLAVE_ADDR_ARM;//twi slave address for arm
   816de:	2202      	movs	r2, #2
   816e0:	490a      	ldr	r1, [pc, #40]	; (8170c <twi_comInit+0x38>)
   816e2:	600a      	str	r2, [r1, #0]

	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   816e4:	490a      	ldr	r1, [pc, #40]	; (81710 <twi_comInit+0x3c>)
   816e6:	9102      	str	r1, [sp, #8]
	opt.chip = SLAVE_ADDR;
   816e8:	f88d 200c 	strb.w	r2, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   816ec:	4a09      	ldr	r2, [pc, #36]	; (81714 <twi_comInit+0x40>)
   816ee:	9201      	str	r2, [sp, #4]
	p_opt->smbus      = 0;
   816f0:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   816f4:	2017      	movs	r0, #23
   816f6:	4b08      	ldr	r3, [pc, #32]	; (81718 <twi_comInit+0x44>)
   816f8:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   816fa:	4808      	ldr	r0, [pc, #32]	; (8171c <twi_comInit+0x48>)
   816fc:	a901      	add	r1, sp, #4
   816fe:	4b08      	ldr	r3, [pc, #32]	; (81720 <twi_comInit+0x4c>)
   81700:	4798      	blx	r3

	// Initialize the TWI master driver.
	twi_master_setup(TWI_PORT, &opt);
}
   81702:	b005      	add	sp, #20
   81704:	f85d fb04 	ldr.w	pc, [sp], #4
   81708:	2007ae78 	.word	0x2007ae78
   8170c:	2007ae64 	.word	0x2007ae64
   81710:	000186a0 	.word	0x000186a0
   81714:	0501bd00 	.word	0x0501bd00
   81718:	0008376d 	.word	0x0008376d
   8171c:	40090000 	.word	0x40090000
   81720:	0008018d 	.word	0x0008018d

00081724 <twiSendData>:
	//}
}

//Send data to Arm with TWI
//data holds the data, dataLength is how many bytes the data is.
uint8_t twiSendData(uint8_t *data, int dataLength) {
   81724:	b530      	push	{r4, r5, lr}
   81726:	b087      	sub	sp, #28

	twi_package_t packet = {
   81728:	2300      	movs	r3, #0
   8172a:	9301      	str	r3, [sp, #4]
   8172c:	9302      	str	r3, [sp, #8]
   8172e:	9305      	str	r3, [sp, #20]
   81730:	9003      	str	r0, [sp, #12]
   81732:	9104      	str	r1, [sp, #16]
   81734:	4b0a      	ldr	r3, [pc, #40]	; (81760 <twiSendData+0x3c>)
   81736:	7819      	ldrb	r1, [r3, #0]
   81738:	f88d 1014 	strb.w	r1, [sp, #20]
			.buffer       = data, // transfer data source buffer
			.length       = dataLength   // transfer data size (bytes)
	};


	if (twi_probe(TWI_PORT, SLAVE_ADDR) == TWI_SUCCESS) {
   8173c:	4809      	ldr	r0, [pc, #36]	; (81764 <twiSendData+0x40>)
   8173e:	4b0a      	ldr	r3, [pc, #40]	; (81768 <twiSendData+0x44>)
   81740:	4798      	blx	r3
   81742:	b938      	cbnz	r0, 81754 <twiSendData+0x30>
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
   81744:	4d07      	ldr	r5, [pc, #28]	; (81764 <twiSendData+0x40>)
   81746:	4c09      	ldr	r4, [pc, #36]	; (8176c <twiSendData+0x48>)
   81748:	4628      	mov	r0, r5
   8174a:	a901      	add	r1, sp, #4
   8174c:	47a0      	blx	r4
   8174e:	2800      	cmp	r0, #0
   81750:	d1fa      	bne.n	81748 <twiSendData+0x24>
   81752:	e001      	b.n	81758 <twiSendData+0x34>
		return 1;
	} else {
		return 0;
   81754:	2000      	movs	r0, #0
   81756:	e000      	b.n	8175a <twiSendData+0x36>
	};


	if (twi_probe(TWI_PORT, SLAVE_ADDR) == TWI_SUCCESS) {
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
		return 1;
   81758:	2001      	movs	r0, #1
	} else {
		return 0;
	}
}
   8175a:	b007      	add	sp, #28
   8175c:	bd30      	pop	{r4, r5, pc}
   8175e:	bf00      	nop
   81760:	2007ae64 	.word	0x2007ae64
   81764:	40090000 	.word	0x40090000
   81768:	00080341 	.word	0x00080341
   8176c:	000802a1 	.word	0x000802a1

00081770 <twiReciveData>:

//Recive data from ARM with TWI
//recives and prints the data out on Uart.
//packageSize how many bytes expected to recive
//returns the data recived as array.
uint8_t twiReciveData(uint8_t *recv, uint8_t packageSize) {
   81770:	b530      	push	{r4, r5, lr}
   81772:	b087      	sub	sp, #28
	//package recived
	twi_package_t pkt_rcv = {
   81774:	2300      	movs	r3, #0
   81776:	9301      	str	r3, [sp, #4]
   81778:	9302      	str	r3, [sp, #8]
   8177a:	9305      	str	r3, [sp, #20]
   8177c:	9003      	str	r0, [sp, #12]
   8177e:	9104      	str	r1, [sp, #16]
   81780:	4b06      	ldr	r3, [pc, #24]	; (8179c <twiReciveData+0x2c>)
   81782:	681b      	ldr	r3, [r3, #0]
   81784:	f88d 3014 	strb.w	r3, [sp, #20]
			.length       = packageSize   // transfer data size (bytes)
	};

// 	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
// 	{
	while (twi_master_read(TWI_PORT, &pkt_rcv) != TWI_SUCCESS);
   81788:	4d05      	ldr	r5, [pc, #20]	; (817a0 <twiReciveData+0x30>)
   8178a:	4c06      	ldr	r4, [pc, #24]	; (817a4 <twiReciveData+0x34>)
   8178c:	4628      	mov	r0, r5
   8178e:	a901      	add	r1, sp, #4
   81790:	47a0      	blx	r4
   81792:	2800      	cmp	r0, #0
   81794:	d1fa      	bne.n	8178c <twiReciveData+0x1c>
// 	}
// 	else{
// 		return 0;
// 	}

}
   81796:	2001      	movs	r0, #1
   81798:	b007      	add	sp, #28
   8179a:	bd30      	pop	{r4, r5, pc}
   8179c:	2007ae64 	.word	0x2007ae64
   817a0:	40090000 	.word	0x40090000
   817a4:	000801cd 	.word	0x000801cd

000817a8 <handleCmd>:


void handleCmd(uint8_t cmd) {
   817a8:	b508      	push	{r3, lr}

	switch (cmd) {
   817aa:	3802      	subs	r0, #2
   817ac:	2823      	cmp	r0, #35	; 0x23
   817ae:	d837      	bhi.n	81820 <handleCmd+0x78>
   817b0:	e8df f000 	tbb	[pc, r0]
   817b4:	361e1a16 	.word	0x361e1a16
   817b8:	36363636 	.word	0x36363636
   817bc:	36363636 	.word	0x36363636
   817c0:	36363636 	.word	0x36363636
   817c4:	36363636 	.word	0x36363636
   817c8:	36363636 	.word	0x36363636
   817cc:	36363636 	.word	0x36363636
   817d0:	2a123636 	.word	0x2a123636
   817d4:	32262e22 	.word	0x32262e22
		case TWI_CMD_ARM_INIT:
			printf("TWI_CMD_ARM_INIT\n");
   817d8:	4813      	ldr	r0, [pc, #76]	; (81828 <handleCmd+0x80>)
   817da:	4b14      	ldr	r3, [pc, #80]	; (8182c <handleCmd+0x84>)
   817dc:	4798      	blx	r3
			break;
   817de:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_BOX_INFO:
			printf("TWI_CMD_ARM_REQ_BOX_INFO\n");
   817e0:	4813      	ldr	r0, [pc, #76]	; (81830 <handleCmd+0x88>)
   817e2:	4b12      	ldr	r3, [pc, #72]	; (8182c <handleCmd+0x84>)
   817e4:	4798      	blx	r3
			break;
   817e6:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_OBJ_INFO:
			printf("TWI_CMD_ARM_REQ_OBJ_INFO\n");
   817e8:	4812      	ldr	r0, [pc, #72]	; (81834 <handleCmd+0x8c>)
   817ea:	4b10      	ldr	r3, [pc, #64]	; (8182c <handleCmd+0x84>)
   817ec:	4798      	blx	r3
			break;
   817ee:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_COLLECT_INFO:
			printf("TWI_CMD_ARM_REQ_COLLECT_INFO\n");
   817f0:	4811      	ldr	r0, [pc, #68]	; (81838 <handleCmd+0x90>)
   817f2:	4b0e      	ldr	r3, [pc, #56]	; (8182c <handleCmd+0x84>)
   817f4:	4798      	blx	r3
			break;
   817f6:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_START:
			printf("TWI_CMD_PICKUP_START\n");
   817f8:	4810      	ldr	r0, [pc, #64]	; (8183c <handleCmd+0x94>)
   817fa:	4b0c      	ldr	r3, [pc, #48]	; (8182c <handleCmd+0x84>)
   817fc:	4798      	blx	r3
			break;
   817fe:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_STATUS:
			printf("TWI_CMD_PICKUP_STATUS\n");
   81800:	480f      	ldr	r0, [pc, #60]	; (81840 <handleCmd+0x98>)
   81802:	4b0a      	ldr	r3, [pc, #40]	; (8182c <handleCmd+0x84>)
   81804:	4798      	blx	r3
			break;
   81806:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_START:
			printf("TWI_CMD_DROPOFF_START\n");
   81808:	480e      	ldr	r0, [pc, #56]	; (81844 <handleCmd+0x9c>)
   8180a:	4b08      	ldr	r3, [pc, #32]	; (8182c <handleCmd+0x84>)
   8180c:	4798      	blx	r3
			break;
   8180e:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_STATUS:
			printf("TWI_CMD_DROPOFF_STATUS\n");
   81810:	480d      	ldr	r0, [pc, #52]	; (81848 <handleCmd+0xa0>)
   81812:	4b06      	ldr	r3, [pc, #24]	; (8182c <handleCmd+0x84>)
   81814:	4798      	blx	r3
			break;
   81816:	bd08      	pop	{r3, pc}
		case TWI_CMD_ERROR:
			printf("TWI_CMD_ERROR\n");
   81818:	480c      	ldr	r0, [pc, #48]	; (8184c <handleCmd+0xa4>)
   8181a:	4b04      	ldr	r3, [pc, #16]	; (8182c <handleCmd+0x84>)
   8181c:	4798      	blx	r3
			break;
   8181e:	bd08      	pop	{r3, pc}
		default:
			printf("error\n");
   81820:	480b      	ldr	r0, [pc, #44]	; (81850 <handleCmd+0xa8>)
   81822:	4b02      	ldr	r3, [pc, #8]	; (8182c <handleCmd+0x84>)
   81824:	4798      	blx	r3
   81826:	bd08      	pop	{r3, pc}
   81828:	0008ac78 	.word	0x0008ac78
   8182c:	00086c4d 	.word	0x00086c4d
   81830:	0008ac8c 	.word	0x0008ac8c
   81834:	0008aca8 	.word	0x0008aca8
   81838:	0008acc4 	.word	0x0008acc4
   8183c:	0008ace4 	.word	0x0008ace4
   81840:	0008acfc 	.word	0x0008acfc
   81844:	0008ad14 	.word	0x0008ad14
   81848:	0008ad2c 	.word	0x0008ad2c
   8184c:	0008ad44 	.word	0x0008ad44
   81850:	0008ad54 	.word	0x0008ad54

00081854 <twi_pickupStart>:
	twi_set_slave_addr(TWI_PORT, SLAVE_ADDR);

}

//send command for arm to start pickup
uint8_t twi_pickupStart() {
   81854:	b500      	push	{lr}
   81856:	b083      	sub	sp, #12

	uint8_t data[3] = {TWI_CMD_PICKUP_START, 0, 0};
   81858:	2322      	movs	r3, #34	; 0x22
   8185a:	f88d 3004 	strb.w	r3, [sp, #4]
   8185e:	2300      	movs	r3, #0
   81860:	f88d 3005 	strb.w	r3, [sp, #5]
   81864:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);
   81868:	a801      	add	r0, sp, #4
   8186a:	2103      	movs	r1, #3
   8186c:	4b02      	ldr	r3, [pc, #8]	; (81878 <twi_pickupStart+0x24>)
   8186e:	4798      	blx	r3
}
   81870:	b003      	add	sp, #12
   81872:	f85d fb04 	ldr.w	pc, [sp], #4
   81876:	bf00      	nop
   81878:	00081725 	.word	0x00081725

0008187c <twi_pickupGetStatus>:
void twi_pickupSetCm(uint8_t cm) {
	twi_move_cm = cm;
}

//set arm in send pickup status
PickupStatus twi_pickupGetStatus() {
   8187c:	b500      	push	{lr}
   8187e:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_PICKUP_STATUS, 0, 0};
   81880:	2324      	movs	r3, #36	; 0x24
   81882:	f88d 3004 	strb.w	r3, [sp, #4]
   81886:	2300      	movs	r3, #0
   81888:	f88d 3005 	strb.w	r3, [sp, #5]
   8188c:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   81890:	f8ad 3000 	strh.w	r3, [sp]
   81894:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   81898:	a801      	add	r0, sp, #4
   8189a:	2103      	movs	r1, #3
   8189c:	4b15      	ldr	r3, [pc, #84]	; (818f4 <twi_pickupGetStatus+0x78>)
   8189e:	4798      	blx	r3
   818a0:	b310      	cbz	r0, 818e8 <twi_pickupGetStatus+0x6c>
		//get status
		twiReciveData(recv, 3);
   818a2:	4668      	mov	r0, sp
   818a4:	2103      	movs	r1, #3
   818a6:	4b14      	ldr	r3, [pc, #80]	; (818f8 <twi_pickupGetStatus+0x7c>)
   818a8:	4798      	blx	r3
		if (recv[0] == TWI_CMD_PICKUP_STATUS) {
   818aa:	f89d 3000 	ldrb.w	r3, [sp]
   818ae:	2b24      	cmp	r3, #36	; 0x24
   818b0:	d10c      	bne.n	818cc <twi_pickupGetStatus+0x50>
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));

			//when slave want to move
			if (recv[1] == PICKUP_FORWARD || recv[1] == PICKUP_BACKWARD) {
   818b2:	f89d 0001 	ldrb.w	r0, [sp, #1]
   818b6:	1ec3      	subs	r3, r0, #3
   818b8:	b2db      	uxtb	r3, r3
   818ba:	2b01      	cmp	r3, #1
   818bc:	d817      	bhi.n	818ee <twi_pickupGetStatus+0x72>
	}
}

//set pickup status. when done driving
void twi_pickupSetMasterStatus(PickupStatus newStatus) {
	twi_masterPickupStatus = newStatus;
   818be:	4b0f      	ldr	r3, [pc, #60]	; (818fc <twi_pickupGetStatus+0x80>)
   818c0:	7018      	strb	r0, [r3, #0]
	return twiSendData(data, 3);
}


void twi_pickupSetCm(uint8_t cm) {
	twi_move_cm = cm;
   818c2:	f89d 2002 	ldrb.w	r2, [sp, #2]
   818c6:	4b0e      	ldr	r3, [pc, #56]	; (81900 <twi_pickupGetStatus+0x84>)
   818c8:	701a      	strb	r2, [r3, #0]
   818ca:	e010      	b.n	818ee <twi_pickupGetStatus+0x72>
				twi_pickupSetMasterStatus(recv[1]);
				twi_pickupSetCm(recv[2]);
			}
			return recv[1];
		} else {
			puts("ERROR pickup status");
   818cc:	480d      	ldr	r0, [pc, #52]	; (81904 <twi_pickupGetStatus+0x88>)
   818ce:	4b0e      	ldr	r3, [pc, #56]	; (81908 <twi_pickupGetStatus+0x8c>)
   818d0:	4798      	blx	r3
			printf("got: %x %u\n", recv[0], recv[0]);
   818d2:	f89d 2000 	ldrb.w	r2, [sp]
   818d6:	480d      	ldr	r0, [pc, #52]	; (8190c <twi_pickupGetStatus+0x90>)
   818d8:	4611      	mov	r1, r2
   818da:	4b0d      	ldr	r3, [pc, #52]	; (81910 <twi_pickupGetStatus+0x94>)
   818dc:	4798      	blx	r3
			//vTaskDelay(pdMSTOTICKS(10));
			handleCmd(recv[0]);
   818de:	f89d 0000 	ldrb.w	r0, [sp]
   818e2:	4b0c      	ldr	r3, [pc, #48]	; (81914 <twi_pickupGetStatus+0x98>)
   818e4:	4798      	blx	r3
   818e6:	e002      	b.n	818ee <twi_pickupGetStatus+0x72>
			//vTaskDelay(pdMSTOTICKS(10));
		}

	} else {
		puts("Error on send status pickup");
   818e8:	480b      	ldr	r0, [pc, #44]	; (81918 <twi_pickupGetStatus+0x9c>)
   818ea:	4b07      	ldr	r3, [pc, #28]	; (81908 <twi_pickupGetStatus+0x8c>)
   818ec:	4798      	blx	r3
	}

}
   818ee:	b003      	add	sp, #12
   818f0:	f85d fb04 	ldr.w	pc, [sp], #4
   818f4:	00081725 	.word	0x00081725
   818f8:	00081771 	.word	0x00081771
   818fc:	20070220 	.word	0x20070220
   81900:	20070b0c 	.word	0x20070b0c
   81904:	0008ad80 	.word	0x0008ad80
   81908:	00086e7d 	.word	0x00086e7d
   8190c:	0008ad94 	.word	0x0008ad94
   81910:	00086c4d 	.word	0x00086c4d
   81914:	000817a9 	.word	0x000817a9
   81918:	0008ada0 	.word	0x0008ada0

0008191c <twi_pickupSendMovementDone>:

//send done driving
uint8_t twi_pickupSendMovementDone() {
   8191c:	b500      	push	{lr}
   8191e:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_PICKUP_STATUS, PICKUP_DONE_DRIVE, 0};
   81920:	4b0a      	ldr	r3, [pc, #40]	; (8194c <twi_pickupSendMovementDone+0x30>)
   81922:	881a      	ldrh	r2, [r3, #0]
   81924:	789b      	ldrb	r3, [r3, #2]
   81926:	f8ad 2004 	strh.w	r2, [sp, #4]
   8192a:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   8192e:	a801      	add	r0, sp, #4
   81930:	2103      	movs	r1, #3
   81932:	4b07      	ldr	r3, [pc, #28]	; (81950 <twi_pickupSendMovementDone+0x34>)
   81934:	4798      	blx	r3
   81936:	4603      	mov	r3, r0
   81938:	b118      	cbz	r0, 81942 <twi_pickupSendMovementDone+0x26>
		twi_masterPickupStatus = PICKUP_RUNNING;
   8193a:	2205      	movs	r2, #5
   8193c:	4b05      	ldr	r3, [pc, #20]	; (81954 <twi_pickupSendMovementDone+0x38>)
   8193e:	701a      	strb	r2, [r3, #0]
		//success
		return 1;
   81940:	2301      	movs	r3, #1
	} else {
		//failed
		return 0;
	}

}
   81942:	4618      	mov	r0, r3
   81944:	b003      	add	sp, #12
   81946:	f85d fb04 	ldr.w	pc, [sp], #4
   8194a:	bf00      	nop
   8194c:	0008ac74 	.word	0x0008ac74
   81950:	00081725 	.word	0x00081725
   81954:	20070220 	.word	0x20070220

00081958 <twi_dropoffStart>:

//start dropoff
uint8_t twi_dropoffStart(void) {
   81958:	b500      	push	{lr}
   8195a:	b083      	sub	sp, #12

	uint8_t data[3] = {TWI_CMD_DROPOFF_START, 0, 0};
   8195c:	2321      	movs	r3, #33	; 0x21
   8195e:	f88d 3004 	strb.w	r3, [sp, #4]
   81962:	2300      	movs	r3, #0
   81964:	f88d 3005 	strb.w	r3, [sp, #5]
   81968:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);
   8196c:	a801      	add	r0, sp, #4
   8196e:	2103      	movs	r1, #3
   81970:	4b02      	ldr	r3, [pc, #8]	; (8197c <twi_dropoffStart+0x24>)
   81972:	4798      	blx	r3
}
   81974:	b003      	add	sp, #12
   81976:	f85d fb04 	ldr.w	pc, [sp], #4
   8197a:	bf00      	nop
   8197c:	00081725 	.word	0x00081725

00081980 <twi_dropoffGetStatus>:

//get the dropoff status
DropoffStatus twi_dropoffGetStatus(void) {
   81980:	b500      	push	{lr}
   81982:	b083      	sub	sp, #12
	uint8_t data[3] = {TWI_CMD_DROPOFF_STATUS, 0, 0};
   81984:	2323      	movs	r3, #35	; 0x23
   81986:	f88d 3004 	strb.w	r3, [sp, #4]
   8198a:	2300      	movs	r3, #0
   8198c:	f88d 3005 	strb.w	r3, [sp, #5]
   81990:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   81994:	f8ad 3000 	strh.w	r3, [sp]
   81998:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if (twiSendData(data, 3)) {
   8199c:	a801      	add	r0, sp, #4
   8199e:	2103      	movs	r1, #3
   819a0:	4b10      	ldr	r3, [pc, #64]	; (819e4 <twi_dropoffGetStatus+0x64>)
   819a2:	4798      	blx	r3
   819a4:	b1c0      	cbz	r0, 819d8 <twi_dropoffGetStatus+0x58>
		//get status
		twiReciveData(recv, 3);
   819a6:	4668      	mov	r0, sp
   819a8:	2103      	movs	r1, #3
   819aa:	4b0f      	ldr	r3, [pc, #60]	; (819e8 <twi_dropoffGetStatus+0x68>)
   819ac:	4798      	blx	r3
		if (recv[0] == TWI_CMD_DROPOFF_STATUS) {
   819ae:	f89d 3000 	ldrb.w	r3, [sp]
   819b2:	2b23      	cmp	r3, #35	; 0x23
   819b4:	d102      	bne.n	819bc <twi_dropoffGetStatus+0x3c>
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));
			//wait here for arm to finish..

			return recv[1];
   819b6:	f89d 0001 	ldrb.w	r0, [sp, #1]
   819ba:	e010      	b.n	819de <twi_dropoffGetStatus+0x5e>
		} else {
			puts("ERROR pickup status");
   819bc:	480b      	ldr	r0, [pc, #44]	; (819ec <twi_dropoffGetStatus+0x6c>)
   819be:	4b0c      	ldr	r3, [pc, #48]	; (819f0 <twi_dropoffGetStatus+0x70>)
   819c0:	4798      	blx	r3
			printf("got: %x %u\n", recv[0], recv[0]);
   819c2:	f89d 2000 	ldrb.w	r2, [sp]
   819c6:	480b      	ldr	r0, [pc, #44]	; (819f4 <twi_dropoffGetStatus+0x74>)
   819c8:	4611      	mov	r1, r2
   819ca:	4b0b      	ldr	r3, [pc, #44]	; (819f8 <twi_dropoffGetStatus+0x78>)
   819cc:	4798      	blx	r3
			//vTaskDelay(pdMSTOTICKS(10));
			handleCmd(recv[0]);
   819ce:	f89d 0000 	ldrb.w	r0, [sp]
   819d2:	4b0a      	ldr	r3, [pc, #40]	; (819fc <twi_dropoffGetStatus+0x7c>)
   819d4:	4798      	blx	r3
   819d6:	e002      	b.n	819de <twi_dropoffGetStatus+0x5e>
			//vTaskDelay(pdMSTOTICKS(10));
		}

	} else {
		puts("Error on send status pickup");
   819d8:	4809      	ldr	r0, [pc, #36]	; (81a00 <twi_dropoffGetStatus+0x80>)
   819da:	4b05      	ldr	r3, [pc, #20]	; (819f0 <twi_dropoffGetStatus+0x70>)
   819dc:	4798      	blx	r3
	}
}
   819de:	b003      	add	sp, #12
   819e0:	f85d fb04 	ldr.w	pc, [sp], #4
   819e4:	00081725 	.word	0x00081725
   819e8:	00081771 	.word	0x00081771
   819ec:	0008ad80 	.word	0x0008ad80
   819f0:	00086e7d 	.word	0x00086e7d
   819f4:	0008ad94 	.word	0x0008ad94
   819f8:	00086c4d 	.word	0x00086c4d
   819fc:	000817a9 	.word	0x000817a9
   81a00:	0008ada0 	.word	0x0008ada0

00081a04 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   81a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81a08:	460c      	mov	r4, r1
   81a0a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   81a0c:	b960      	cbnz	r0, 81a28 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   81a0e:	2a00      	cmp	r2, #0
   81a10:	dd0e      	ble.n	81a30 <_read+0x2c>
   81a12:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   81a14:	4e09      	ldr	r6, [pc, #36]	; (81a3c <_read+0x38>)
   81a16:	4d0a      	ldr	r5, [pc, #40]	; (81a40 <_read+0x3c>)
   81a18:	6830      	ldr	r0, [r6, #0]
   81a1a:	4621      	mov	r1, r4
   81a1c:	682b      	ldr	r3, [r5, #0]
   81a1e:	4798      	blx	r3
		ptr++;
   81a20:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   81a22:	42bc      	cmp	r4, r7
   81a24:	d1f8      	bne.n	81a18 <_read+0x14>
   81a26:	e006      	b.n	81a36 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   81a28:	f04f 30ff 	mov.w	r0, #4294967295
   81a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   81a30:	2000      	movs	r0, #0
   81a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   81a36:	4640      	mov	r0, r8
	}
	return nChars;
}
   81a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a3c:	2007ae88 	.word	0x2007ae88
   81a40:	2007ae80 	.word	0x2007ae80

00081a44 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81a44:	6943      	ldr	r3, [r0, #20]
   81a46:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81a4a:	bf1d      	ittte	ne
   81a4c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81a50:	61c1      	strne	r1, [r0, #28]
	return 0;
   81a52:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81a54:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81a56:	4770      	bx	lr

00081a58 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81a58:	6943      	ldr	r3, [r0, #20]
   81a5a:	f013 0f01 	tst.w	r3, #1
   81a5e:	d005      	beq.n	81a6c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81a60:	6983      	ldr	r3, [r0, #24]
   81a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
   81a66:	600b      	str	r3, [r1, #0]

	return 0;
   81a68:	2000      	movs	r0, #0
   81a6a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81a6c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81a6e:	4770      	bx	lr

00081a70 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   81a70:	b500      	push	{lr}
   81a72:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   81a74:	4811      	ldr	r0, [pc, #68]	; (81abc <USART0_Handler+0x4c>)
   81a76:	f10d 0107 	add.w	r1, sp, #7
   81a7a:	2201      	movs	r2, #1
   81a7c:	4b10      	ldr	r3, [pc, #64]	; (81ac0 <USART0_Handler+0x50>)
   81a7e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81a80:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   81a82:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   81a86:	2200      	movs	r2, #0
   81a88:	4b0e      	ldr	r3, [pc, #56]	; (81ac4 <USART0_Handler+0x54>)
   81a8a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   81a8c:	4b0e      	ldr	r3, [pc, #56]	; (81ac8 <USART0_Handler+0x58>)
   81a8e:	781b      	ldrb	r3, [r3, #0]
   81a90:	f89d 1007 	ldrb.w	r1, [sp, #7]
   81a94:	4a0d      	ldr	r2, [pc, #52]	; (81acc <USART0_Handler+0x5c>)
   81a96:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   81a98:	2b9b      	cmp	r3, #155	; 0x9b
   81a9a:	d103      	bne.n	81aa4 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   81a9c:	2200      	movs	r2, #0
   81a9e:	4b0a      	ldr	r3, [pc, #40]	; (81ac8 <USART0_Handler+0x58>)
   81aa0:	701a      	strb	r2, [r3, #0]
   81aa2:	e002      	b.n	81aaa <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   81aa4:	3301      	adds	r3, #1
   81aa6:	4a08      	ldr	r2, [pc, #32]	; (81ac8 <USART0_Handler+0x58>)
   81aa8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   81aaa:	2201      	movs	r2, #1
   81aac:	4b05      	ldr	r3, [pc, #20]	; (81ac4 <USART0_Handler+0x54>)
   81aae:	701a      	strb	r2, [r3, #0]
   81ab0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81ab4:	b662      	cpsie	i
}
   81ab6:	b003      	add	sp, #12
   81ab8:	f85d fb04 	ldr.w	pc, [sp], #4
   81abc:	40098000 	.word	0x40098000
   81ac0:	00081b25 	.word	0x00081b25
   81ac4:	20070230 	.word	0x20070230
   81ac8:	20070bac 	.word	0x20070bac
   81acc:	20070b10 	.word	0x20070b10

00081ad0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ad4:	460e      	mov	r6, r1
   81ad6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81ad8:	3801      	subs	r0, #1
   81ada:	2802      	cmp	r0, #2
   81adc:	d80f      	bhi.n	81afe <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81ade:	b192      	cbz	r2, 81b06 <_write+0x36>
   81ae0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81ae2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81b20 <_write+0x50>
   81ae6:	4f0d      	ldr	r7, [pc, #52]	; (81b1c <_write+0x4c>)
   81ae8:	f8d8 0000 	ldr.w	r0, [r8]
   81aec:	5d31      	ldrb	r1, [r6, r4]
   81aee:	683b      	ldr	r3, [r7, #0]
   81af0:	4798      	blx	r3
   81af2:	2800      	cmp	r0, #0
   81af4:	db0a      	blt.n	81b0c <_write+0x3c>
			return -1;
		}
		++nChars;
   81af6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81af8:	42a5      	cmp	r5, r4
   81afa:	d1f5      	bne.n	81ae8 <_write+0x18>
   81afc:	e00a      	b.n	81b14 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81afe:	f04f 30ff 	mov.w	r0, #4294967295
   81b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81b06:	2000      	movs	r0, #0
   81b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81b0c:	f04f 30ff 	mov.w	r0, #4294967295
   81b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81b14:	4620      	mov	r0, r4
	}
	return nChars;
}
   81b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81b1a:	bf00      	nop
   81b1c:	2007ae84 	.word	0x2007ae84
   81b20:	2007ae88 	.word	0x2007ae88

00081b24 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81b28:	b083      	sub	sp, #12
   81b2a:	4605      	mov	r5, r0
	while (len) {
   81b2c:	4690      	mov	r8, r2
   81b2e:	2a00      	cmp	r2, #0
   81b30:	d047      	beq.n	81bc2 <usart_serial_read_packet+0x9e>
   81b32:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81b34:	4f25      	ldr	r7, [pc, #148]	; (81bcc <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   81b36:	4c26      	ldr	r4, [pc, #152]	; (81bd0 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81b38:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 81be4 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   81b3c:	f8df b094 	ldr.w	fp, [pc, #148]	; 81bd4 <usart_serial_read_packet+0xb0>
   81b40:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   81b44:	2300      	movs	r3, #0
   81b46:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81b48:	4b22      	ldr	r3, [pc, #136]	; (81bd4 <usart_serial_read_packet+0xb0>)
   81b4a:	429d      	cmp	r5, r3
   81b4c:	d106      	bne.n	81b5c <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   81b4e:	4658      	mov	r0, fp
   81b50:	4649      	mov	r1, r9
   81b52:	4b21      	ldr	r3, [pc, #132]	; (81bd8 <usart_serial_read_packet+0xb4>)
   81b54:	4798      	blx	r3
   81b56:	2800      	cmp	r0, #0
   81b58:	d1f9      	bne.n	81b4e <usart_serial_read_packet+0x2a>
   81b5a:	e019      	b.n	81b90 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81b5c:	4b1f      	ldr	r3, [pc, #124]	; (81bdc <usart_serial_read_packet+0xb8>)
   81b5e:	429d      	cmp	r5, r3
   81b60:	d109      	bne.n	81b76 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   81b62:	4699      	mov	r9, r3
   81b64:	4648      	mov	r0, r9
   81b66:	a901      	add	r1, sp, #4
   81b68:	47a0      	blx	r4
   81b6a:	2800      	cmp	r0, #0
   81b6c:	d1fa      	bne.n	81b64 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   81b6e:	9b01      	ldr	r3, [sp, #4]
   81b70:	f806 3c01 	strb.w	r3, [r6, #-1]
   81b74:	e017      	b.n	81ba6 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81b76:	4b1a      	ldr	r3, [pc, #104]	; (81be0 <usart_serial_read_packet+0xbc>)
   81b78:	429d      	cmp	r5, r3
   81b7a:	d109      	bne.n	81b90 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81b7c:	4699      	mov	r9, r3
   81b7e:	4648      	mov	r0, r9
   81b80:	a901      	add	r1, sp, #4
   81b82:	47a0      	blx	r4
   81b84:	2800      	cmp	r0, #0
   81b86:	d1fa      	bne.n	81b7e <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81b88:	9b01      	ldr	r3, [sp, #4]
   81b8a:	f806 3c01 	strb.w	r3, [r6, #-1]
   81b8e:	e014      	b.n	81bba <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81b90:	4555      	cmp	r5, sl
   81b92:	d108      	bne.n	81ba6 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   81b94:	4650      	mov	r0, sl
   81b96:	a901      	add	r1, sp, #4
   81b98:	47a0      	blx	r4
   81b9a:	2800      	cmp	r0, #0
   81b9c:	d1fa      	bne.n	81b94 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   81b9e:	9b01      	ldr	r3, [sp, #4]
   81ba0:	f806 3c01 	strb.w	r3, [r6, #-1]
   81ba4:	e009      	b.n	81bba <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81ba6:	42bd      	cmp	r5, r7
   81ba8:	d107      	bne.n	81bba <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   81baa:	4638      	mov	r0, r7
   81bac:	a901      	add	r1, sp, #4
   81bae:	47a0      	blx	r4
   81bb0:	2800      	cmp	r0, #0
   81bb2:	d1fa      	bne.n	81baa <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   81bb4:	9b01      	ldr	r3, [sp, #4]
   81bb6:	f806 3c01 	strb.w	r3, [r6, #-1]
   81bba:	3601      	adds	r6, #1
   81bbc:	f1b8 0801 	subs.w	r8, r8, #1
   81bc0:	d1be      	bne.n	81b40 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   81bc2:	2000      	movs	r0, #0
   81bc4:	b003      	add	sp, #12
   81bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81bca:	bf00      	nop
   81bcc:	400a4000 	.word	0x400a4000
   81bd0:	00081a59 	.word	0x00081a59
   81bd4:	400e0800 	.word	0x400e0800
   81bd8:	00081c65 	.word	0x00081c65
   81bdc:	40098000 	.word	0x40098000
   81be0:	4009c000 	.word	0x4009c000
   81be4:	400a0000 	.word	0x400a0000

00081be8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   81be8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81bea:	0189      	lsls	r1, r1, #6
   81bec:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   81bee:	2402      	movs	r4, #2
   81bf0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   81bf2:	f04f 31ff 	mov.w	r1, #4294967295
   81bf6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   81bf8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   81bfa:	605a      	str	r2, [r3, #4]
}
   81bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
   81c00:	4770      	bx	lr
   81c02:	bf00      	nop

00081c04 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   81c04:	0189      	lsls	r1, r1, #6
   81c06:	2305      	movs	r3, #5
   81c08:	5043      	str	r3, [r0, r1]
   81c0a:	4770      	bx	lr

00081c0c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81c0c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   81c10:	624a      	str	r2, [r1, #36]	; 0x24
   81c12:	4770      	bx	lr

00081c14 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81c14:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   81c18:	6a08      	ldr	r0, [r1, #32]
}
   81c1a:	4770      	bx	lr

00081c1c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81c1c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81c1e:	23ac      	movs	r3, #172	; 0xac
   81c20:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81c22:	680a      	ldr	r2, [r1, #0]
   81c24:	684b      	ldr	r3, [r1, #4]
   81c26:	fbb2 f3f3 	udiv	r3, r2, r3
   81c2a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81c2c:	1e5c      	subs	r4, r3, #1
   81c2e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81c32:	4294      	cmp	r4, r2
   81c34:	d80a      	bhi.n	81c4c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81c36:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81c38:	688b      	ldr	r3, [r1, #8]
   81c3a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81c3c:	f240 2302 	movw	r3, #514	; 0x202
   81c40:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81c44:	2350      	movs	r3, #80	; 0x50
   81c46:	6003      	str	r3, [r0, #0]

	return 0;
   81c48:	2000      	movs	r0, #0
   81c4a:	e000      	b.n	81c4e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81c4c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
   81c52:	4770      	bx	lr

00081c54 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81c54:	6943      	ldr	r3, [r0, #20]
   81c56:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81c5a:	bf1a      	itte	ne
   81c5c:	61c1      	strne	r1, [r0, #28]
	return 0;
   81c5e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81c60:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81c62:	4770      	bx	lr

00081c64 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81c64:	6943      	ldr	r3, [r0, #20]
   81c66:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81c6a:	bf1d      	ittte	ne
   81c6c:	6983      	ldrne	r3, [r0, #24]
   81c6e:	700b      	strbne	r3, [r1, #0]
	return 0;
   81c70:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81c72:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81c74:	4770      	bx	lr
   81c76:	bf00      	nop

00081c78 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81c78:	f100 0308 	add.w	r3, r0, #8
   81c7c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81c7e:	f04f 32ff 	mov.w	r2, #4294967295
   81c82:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81c84:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81c86:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81c88:	2300      	movs	r3, #0
   81c8a:	6003      	str	r3, [r0, #0]
   81c8c:	4770      	bx	lr
   81c8e:	bf00      	nop

00081c90 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81c90:	2300      	movs	r3, #0
   81c92:	6103      	str	r3, [r0, #16]
   81c94:	4770      	bx	lr
   81c96:	bf00      	nop

00081c98 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81c98:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81c9a:	685a      	ldr	r2, [r3, #4]
   81c9c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81c9e:	6842      	ldr	r2, [r0, #4]
   81ca0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81ca2:	685a      	ldr	r2, [r3, #4]
   81ca4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81ca6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81ca8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81caa:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81cac:	6803      	ldr	r3, [r0, #0]
   81cae:	3301      	adds	r3, #1
   81cb0:	6003      	str	r3, [r0, #0]
   81cb2:	4770      	bx	lr

00081cb4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81cb4:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81cb6:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81cb8:	f1b4 3fff 	cmp.w	r4, #4294967295
   81cbc:	d101      	bne.n	81cc2 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81cbe:	6903      	ldr	r3, [r0, #16]
   81cc0:	e00a      	b.n	81cd8 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81cc2:	f100 0308 	add.w	r3, r0, #8
   81cc6:	68c2      	ldr	r2, [r0, #12]
   81cc8:	6812      	ldr	r2, [r2, #0]
   81cca:	4294      	cmp	r4, r2
   81ccc:	d304      	bcc.n	81cd8 <vListInsert+0x24>
   81cce:	685b      	ldr	r3, [r3, #4]
   81cd0:	685a      	ldr	r2, [r3, #4]
   81cd2:	6812      	ldr	r2, [r2, #0]
   81cd4:	4294      	cmp	r4, r2
   81cd6:	d2fa      	bcs.n	81cce <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81cd8:	685a      	ldr	r2, [r3, #4]
   81cda:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81cdc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81cde:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81ce0:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81ce2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81ce4:	6803      	ldr	r3, [r0, #0]
   81ce6:	3301      	adds	r3, #1
   81ce8:	6003      	str	r3, [r0, #0]
}
   81cea:	f85d 4b04 	ldr.w	r4, [sp], #4
   81cee:	4770      	bx	lr

00081cf0 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81cf0:	6843      	ldr	r3, [r0, #4]
   81cf2:	6882      	ldr	r2, [r0, #8]
   81cf4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81cf6:	6883      	ldr	r3, [r0, #8]
   81cf8:	6842      	ldr	r2, [r0, #4]
   81cfa:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81cfc:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81cfe:	685a      	ldr	r2, [r3, #4]
   81d00:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81d02:	bf04      	itt	eq
   81d04:	6882      	ldreq	r2, [r0, #8]
   81d06:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81d08:	2200      	movs	r2, #0
   81d0a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81d0c:	681a      	ldr	r2, [r3, #0]
   81d0e:	3a01      	subs	r2, #1
   81d10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81d12:	6818      	ldr	r0, [r3, #0]
}
   81d14:	4770      	bx	lr
   81d16:	bf00      	nop

00081d18 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81d18:	4803      	ldr	r0, [pc, #12]	; (81d28 <prvPortStartFirstTask+0x10>)
   81d1a:	6800      	ldr	r0, [r0, #0]
   81d1c:	6800      	ldr	r0, [r0, #0]
   81d1e:	f380 8808 	msr	MSP, r0
   81d22:	b662      	cpsie	i
   81d24:	df00      	svc	0
   81d26:	bf00      	nop
   81d28:	e000ed08 	.word	0xe000ed08

00081d2c <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81d2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81d30:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81d34:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81d38:	2300      	movs	r3, #0
   81d3a:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81d3e:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81d42:	3840      	subs	r0, #64	; 0x40
   81d44:	4770      	bx	lr
   81d46:	bf00      	nop

00081d48 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81d48:	4b06      	ldr	r3, [pc, #24]	; (81d64 <pxCurrentTCBConst2>)
   81d4a:	6819      	ldr	r1, [r3, #0]
   81d4c:	6808      	ldr	r0, [r1, #0]
   81d4e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81d52:	f380 8809 	msr	PSP, r0
   81d56:	f04f 0000 	mov.w	r0, #0
   81d5a:	f380 8811 	msr	BASEPRI, r0
   81d5e:	f04e 0e0d 	orr.w	lr, lr, #13
   81d62:	4770      	bx	lr

00081d64 <pxCurrentTCBConst2>:
   81d64:	2007ac74 	.word	0x2007ac74

00081d68 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81d6c:	4b01      	ldr	r3, [pc, #4]	; (81d74 <vPortYieldFromISR+0xc>)
   81d6e:	601a      	str	r2, [r3, #0]
   81d70:	4770      	bx	lr
   81d72:	bf00      	nop
   81d74:	e000ed04 	.word	0xe000ed04

00081d78 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81d78:	f3ef 8011 	mrs	r0, BASEPRI
   81d7c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81d80:	f381 8811 	msr	BASEPRI, r1
   81d84:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81d86:	2000      	movs	r0, #0

00081d88 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81d88:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81d8a:	4b03      	ldr	r3, [pc, #12]	; (81d98 <vPortEnterCritical+0x10>)
   81d8c:	4798      	blx	r3
	uxCriticalNesting++;
   81d8e:	4b03      	ldr	r3, [pc, #12]	; (81d9c <vPortEnterCritical+0x14>)
   81d90:	681a      	ldr	r2, [r3, #0]
   81d92:	3201      	adds	r2, #1
   81d94:	601a      	str	r2, [r3, #0]
   81d96:	bd08      	pop	{r3, pc}
   81d98:	00081d79 	.word	0x00081d79
   81d9c:	20070224 	.word	0x20070224

00081da0 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81da0:	f380 8811 	msr	BASEPRI, r0
   81da4:	4770      	bx	lr
   81da6:	bf00      	nop

00081da8 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81da8:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81daa:	4a04      	ldr	r2, [pc, #16]	; (81dbc <vPortExitCritical+0x14>)
   81dac:	6813      	ldr	r3, [r2, #0]
   81dae:	3b01      	subs	r3, #1
   81db0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81db2:	b913      	cbnz	r3, 81dba <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81db4:	2000      	movs	r0, #0
   81db6:	4b02      	ldr	r3, [pc, #8]	; (81dc0 <vPortExitCritical+0x18>)
   81db8:	4798      	blx	r3
   81dba:	bd08      	pop	{r3, pc}
   81dbc:	20070224 	.word	0x20070224
   81dc0:	00081da1 	.word	0x00081da1

00081dc4 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   81dc4:	f3ef 8009 	mrs	r0, PSP
   81dc8:	4b0c      	ldr	r3, [pc, #48]	; (81dfc <pxCurrentTCBConst>)
   81dca:	681a      	ldr	r2, [r3, #0]
   81dcc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81dd0:	6010      	str	r0, [r2, #0]
   81dd2:	e92d 4008 	stmdb	sp!, {r3, lr}
   81dd6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81dda:	f380 8811 	msr	BASEPRI, r0
   81dde:	f000 fed3 	bl	82b88 <vTaskSwitchContext>
   81de2:	f04f 0000 	mov.w	r0, #0
   81de6:	f380 8811 	msr	BASEPRI, r0
   81dea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81dee:	6819      	ldr	r1, [r3, #0]
   81df0:	6808      	ldr	r0, [r1, #0]
   81df2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81df6:	f380 8809 	msr	PSP, r0
   81dfa:	4770      	bx	lr

00081dfc <pxCurrentTCBConst>:
   81dfc:	2007ac74 	.word	0x2007ac74

00081e00 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81e00:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81e06:	4b05      	ldr	r3, [pc, #20]	; (81e1c <SysTick_Handler+0x1c>)
   81e08:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81e0a:	4b05      	ldr	r3, [pc, #20]	; (81e20 <SysTick_Handler+0x20>)
   81e0c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81e0e:	4b05      	ldr	r3, [pc, #20]	; (81e24 <SysTick_Handler+0x24>)
   81e10:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81e12:	2000      	movs	r0, #0
   81e14:	4b04      	ldr	r3, [pc, #16]	; (81e28 <SysTick_Handler+0x28>)
   81e16:	4798      	blx	r3
   81e18:	bd08      	pop	{r3, pc}
   81e1a:	bf00      	nop
   81e1c:	e000ed04 	.word	0xe000ed04
   81e20:	00081d79 	.word	0x00081d79
   81e24:	00082805 	.word	0x00082805
   81e28:	00081da1 	.word	0x00081da1

00081e2c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81e2c:	4a03      	ldr	r2, [pc, #12]	; (81e3c <vPortSetupTimerInterrupt+0x10>)
   81e2e:	4b04      	ldr	r3, [pc, #16]	; (81e40 <vPortSetupTimerInterrupt+0x14>)
   81e30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   81e32:	2207      	movs	r2, #7
   81e34:	3b04      	subs	r3, #4
   81e36:	601a      	str	r2, [r3, #0]
   81e38:	4770      	bx	lr
   81e3a:	bf00      	nop
   81e3c:	0001481f 	.word	0x0001481f
   81e40:	e000e014 	.word	0xe000e014

00081e44 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   81e44:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81e46:	4b09      	ldr	r3, [pc, #36]	; (81e6c <xPortStartScheduler+0x28>)
   81e48:	681a      	ldr	r2, [r3, #0]
   81e4a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81e4e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81e50:	681a      	ldr	r2, [r3, #0]
   81e52:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81e56:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81e58:	4b05      	ldr	r3, [pc, #20]	; (81e70 <xPortStartScheduler+0x2c>)
   81e5a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81e5c:	2400      	movs	r4, #0
   81e5e:	4b05      	ldr	r3, [pc, #20]	; (81e74 <xPortStartScheduler+0x30>)
   81e60:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81e62:	4b05      	ldr	r3, [pc, #20]	; (81e78 <xPortStartScheduler+0x34>)
   81e64:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   81e66:	4620      	mov	r0, r4
   81e68:	bd10      	pop	{r4, pc}
   81e6a:	bf00      	nop
   81e6c:	e000ed20 	.word	0xe000ed20
   81e70:	00081e2d 	.word	0x00081e2d
   81e74:	20070224 	.word	0x20070224
   81e78:	00081d19 	.word	0x00081d19

00081e7c <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   81e7c:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81e7e:	4a13      	ldr	r2, [pc, #76]	; (81ecc <prvInsertBlockIntoFreeList+0x50>)
   81e80:	6813      	ldr	r3, [r2, #0]
   81e82:	4283      	cmp	r3, r0
   81e84:	d201      	bcs.n	81e8a <prvInsertBlockIntoFreeList+0xe>
   81e86:	461a      	mov	r2, r3
   81e88:	e7fa      	b.n	81e80 <prvInsertBlockIntoFreeList+0x4>
   81e8a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   81e8c:	6854      	ldr	r4, [r2, #4]
   81e8e:	1915      	adds	r5, r2, r4
   81e90:	4285      	cmp	r5, r0
   81e92:	d103      	bne.n	81e9c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81e94:	6868      	ldr	r0, [r5, #4]
   81e96:	4404      	add	r4, r0
   81e98:	6054      	str	r4, [r2, #4]
   81e9a:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81e9c:	6842      	ldr	r2, [r0, #4]
   81e9e:	1884      	adds	r4, r0, r2
   81ea0:	42a3      	cmp	r3, r4
   81ea2:	d10c      	bne.n	81ebe <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81ea4:	4c0a      	ldr	r4, [pc, #40]	; (81ed0 <prvInsertBlockIntoFreeList+0x54>)
   81ea6:	6824      	ldr	r4, [r4, #0]
   81ea8:	429c      	cmp	r4, r3
   81eaa:	d006      	beq.n	81eba <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81eac:	685b      	ldr	r3, [r3, #4]
   81eae:	441a      	add	r2, r3
   81eb0:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81eb2:	680b      	ldr	r3, [r1, #0]
   81eb4:	681b      	ldr	r3, [r3, #0]
   81eb6:	6003      	str	r3, [r0, #0]
   81eb8:	e002      	b.n	81ec0 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81eba:	6003      	str	r3, [r0, #0]
   81ebc:	e000      	b.n	81ec0 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81ebe:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81ec0:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81ec2:	bf18      	it	ne
   81ec4:	6008      	strne	r0, [r1, #0]
	}
}
   81ec6:	bc30      	pop	{r4, r5}
   81ec8:	4770      	bx	lr
   81eca:	bf00      	nop
   81ecc:	2007abb4 	.word	0x2007abb4
   81ed0:	2007abb0 	.word	0x2007abb0

00081ed4 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81ed4:	b538      	push	{r3, r4, r5, lr}
   81ed6:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81ed8:	4b28      	ldr	r3, [pc, #160]	; (81f7c <pvPortMalloc+0xa8>)
   81eda:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81edc:	4b28      	ldr	r3, [pc, #160]	; (81f80 <pvPortMalloc+0xac>)
   81ede:	681b      	ldr	r3, [r3, #0]
   81ee0:	b99b      	cbnz	r3, 81f0a <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81ee2:	4a28      	ldr	r2, [pc, #160]	; (81f84 <pvPortMalloc+0xb0>)
   81ee4:	4b28      	ldr	r3, [pc, #160]	; (81f88 <pvPortMalloc+0xb4>)
   81ee6:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81ee8:	2100      	movs	r1, #0
   81eea:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81eec:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   81ef0:	1898      	adds	r0, r3, r2
   81ef2:	4d23      	ldr	r5, [pc, #140]	; (81f80 <pvPortMalloc+0xac>)
   81ef4:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81ef6:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   81efa:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81efc:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81efe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81f00:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81f02:	4b22      	ldr	r3, [pc, #136]	; (81f8c <pvPortMalloc+0xb8>)
   81f04:	681a      	ldr	r2, [r3, #0]
   81f06:	3a10      	subs	r2, #16
   81f08:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81f0a:	2c00      	cmp	r4, #0
   81f0c:	d02d      	beq.n	81f6a <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81f0e:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81f12:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81f16:	bf1c      	itt	ne
   81f18:	f022 0207 	bicne.w	r2, r2, #7
   81f1c:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81f1e:	1e51      	subs	r1, r2, #1
   81f20:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   81f24:	4299      	cmp	r1, r3
   81f26:	d822      	bhi.n	81f6e <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81f28:	4916      	ldr	r1, [pc, #88]	; (81f84 <pvPortMalloc+0xb0>)
   81f2a:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81f2c:	6863      	ldr	r3, [r4, #4]
   81f2e:	429a      	cmp	r2, r3
   81f30:	d904      	bls.n	81f3c <pvPortMalloc+0x68>
   81f32:	6823      	ldr	r3, [r4, #0]
   81f34:	b113      	cbz	r3, 81f3c <pvPortMalloc+0x68>
   81f36:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81f38:	461c      	mov	r4, r3
   81f3a:	e7f7      	b.n	81f2c <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81f3c:	4b10      	ldr	r3, [pc, #64]	; (81f80 <pvPortMalloc+0xac>)
   81f3e:	681b      	ldr	r3, [r3, #0]
   81f40:	429c      	cmp	r4, r3
   81f42:	d016      	beq.n	81f72 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81f44:	680d      	ldr	r5, [r1, #0]
   81f46:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81f48:	6823      	ldr	r3, [r4, #0]
   81f4a:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81f4c:	6863      	ldr	r3, [r4, #4]
   81f4e:	1a9b      	subs	r3, r3, r2
   81f50:	2b20      	cmp	r3, #32
   81f52:	d904      	bls.n	81f5e <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81f54:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81f56:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81f58:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81f5a:	4b0d      	ldr	r3, [pc, #52]	; (81f90 <pvPortMalloc+0xbc>)
   81f5c:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   81f5e:	4b0b      	ldr	r3, [pc, #44]	; (81f8c <pvPortMalloc+0xb8>)
   81f60:	681a      	ldr	r2, [r3, #0]
   81f62:	6861      	ldr	r1, [r4, #4]
   81f64:	1a52      	subs	r2, r2, r1
   81f66:	601a      	str	r2, [r3, #0]
   81f68:	e004      	b.n	81f74 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81f6a:	2500      	movs	r5, #0
   81f6c:	e002      	b.n	81f74 <pvPortMalloc+0xa0>
   81f6e:	2500      	movs	r5, #0
   81f70:	e000      	b.n	81f74 <pvPortMalloc+0xa0>
   81f72:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81f74:	4b07      	ldr	r3, [pc, #28]	; (81f94 <pvPortMalloc+0xc0>)
   81f76:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81f78:	4628      	mov	r0, r5
   81f7a:	bd38      	pop	{r3, r4, r5, pc}
   81f7c:	000827d5 	.word	0x000827d5
   81f80:	2007abb0 	.word	0x2007abb0
   81f84:	2007abb4 	.word	0x2007abb4
   81f88:	20070bb0 	.word	0x20070bb0
   81f8c:	20070228 	.word	0x20070228
   81f90:	00081e7d 	.word	0x00081e7d
   81f94:	00082925 	.word	0x00082925

00081f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81f98:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81f9a:	4604      	mov	r4, r0
   81f9c:	b168      	cbz	r0, 81fba <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81f9e:	4b07      	ldr	r3, [pc, #28]	; (81fbc <vPortFree+0x24>)
   81fa0:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81fa2:	4b07      	ldr	r3, [pc, #28]	; (81fc0 <vPortFree+0x28>)
   81fa4:	6819      	ldr	r1, [r3, #0]
   81fa6:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81faa:	440a      	add	r2, r1
   81fac:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81fae:	f1a4 0010 	sub.w	r0, r4, #16
   81fb2:	4b04      	ldr	r3, [pc, #16]	; (81fc4 <vPortFree+0x2c>)
   81fb4:	4798      	blx	r3
		}
		xTaskResumeAll();
   81fb6:	4b04      	ldr	r3, [pc, #16]	; (81fc8 <vPortFree+0x30>)
   81fb8:	4798      	blx	r3
   81fba:	bd10      	pop	{r4, pc}
   81fbc:	000827d5 	.word	0x000827d5
   81fc0:	20070228 	.word	0x20070228
   81fc4:	00081e7d 	.word	0x00081e7d
   81fc8:	00082925 	.word	0x00082925

00081fcc <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81fcc:	b510      	push	{r4, lr}
   81fce:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81fd0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81fd2:	b93b      	cbnz	r3, 81fe4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81fd4:	6803      	ldr	r3, [r0, #0]
   81fd6:	bb1b      	cbnz	r3, 82020 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81fd8:	6840      	ldr	r0, [r0, #4]
   81fda:	4b13      	ldr	r3, [pc, #76]	; (82028 <prvCopyDataToQueue+0x5c>)
   81fdc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81fde:	2300      	movs	r3, #0
   81fe0:	6063      	str	r3, [r4, #4]
   81fe2:	e01d      	b.n	82020 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81fe4:	b96a      	cbnz	r2, 82002 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81fe6:	6880      	ldr	r0, [r0, #8]
   81fe8:	461a      	mov	r2, r3
   81fea:	4b10      	ldr	r3, [pc, #64]	; (8202c <prvCopyDataToQueue+0x60>)
   81fec:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81fee:	68a2      	ldr	r2, [r4, #8]
   81ff0:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81ff2:	4413      	add	r3, r2
   81ff4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81ff6:	6862      	ldr	r2, [r4, #4]
   81ff8:	4293      	cmp	r3, r2
   81ffa:	d311      	bcc.n	82020 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81ffc:	6823      	ldr	r3, [r4, #0]
   81ffe:	60a3      	str	r3, [r4, #8]
   82000:	e00e      	b.n	82020 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   82002:	68c0      	ldr	r0, [r0, #12]
   82004:	461a      	mov	r2, r3
   82006:	4b09      	ldr	r3, [pc, #36]	; (8202c <prvCopyDataToQueue+0x60>)
   82008:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   8200a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   8200c:	4252      	negs	r2, r2
   8200e:	68e3      	ldr	r3, [r4, #12]
   82010:	4413      	add	r3, r2
   82012:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   82014:	6821      	ldr	r1, [r4, #0]
   82016:	428b      	cmp	r3, r1
   82018:	d202      	bcs.n	82020 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8201a:	6863      	ldr	r3, [r4, #4]
   8201c:	441a      	add	r2, r3
   8201e:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   82020:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82022:	3301      	adds	r3, #1
   82024:	63a3      	str	r3, [r4, #56]	; 0x38
   82026:	bd10      	pop	{r4, pc}
   82028:	00082ea1 	.word	0x00082ea1
   8202c:	00086c9d 	.word	0x00086c9d

00082030 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   82030:	b538      	push	{r3, r4, r5, lr}
   82032:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   82034:	6805      	ldr	r5, [r0, #0]
   82036:	b15d      	cbz	r5, 82050 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   82038:	6c02      	ldr	r2, [r0, #64]	; 0x40
   8203a:	68c4      	ldr	r4, [r0, #12]
   8203c:	4414      	add	r4, r2
   8203e:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   82040:	6840      	ldr	r0, [r0, #4]
   82042:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   82044:	bf28      	it	cs
   82046:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   82048:	4608      	mov	r0, r1
   8204a:	68d9      	ldr	r1, [r3, #12]
   8204c:	4b01      	ldr	r3, [pc, #4]	; (82054 <prvCopyDataFromQueue+0x24>)
   8204e:	4798      	blx	r3
   82050:	bd38      	pop	{r3, r4, r5, pc}
   82052:	bf00      	nop
   82054:	00086c9d 	.word	0x00086c9d

00082058 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   82058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8205a:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   8205c:	4b1d      	ldr	r3, [pc, #116]	; (820d4 <prvUnlockQueue+0x7c>)
   8205e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82060:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82062:	2b00      	cmp	r3, #0
   82064:	dd12      	ble.n	8208c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82066:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82068:	b183      	cbz	r3, 8208c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8206a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8206e:	4d1a      	ldr	r5, [pc, #104]	; (820d8 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   82070:	4f1a      	ldr	r7, [pc, #104]	; (820dc <prvUnlockQueue+0x84>)
   82072:	e001      	b.n	82078 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82074:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82076:	b14b      	cbz	r3, 8208c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82078:	4630      	mov	r0, r6
   8207a:	47a8      	blx	r5
   8207c:	b100      	cbz	r0, 82080 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8207e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   82080:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82082:	3b01      	subs	r3, #1
   82084:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82086:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82088:	2b00      	cmp	r3, #0
   8208a:	dcf3      	bgt.n	82074 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8208c:	f04f 33ff 	mov.w	r3, #4294967295
   82090:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   82092:	4b13      	ldr	r3, [pc, #76]	; (820e0 <prvUnlockQueue+0x88>)
   82094:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   82096:	4b0f      	ldr	r3, [pc, #60]	; (820d4 <prvUnlockQueue+0x7c>)
   82098:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8209a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8209c:	2b00      	cmp	r3, #0
   8209e:	dd12      	ble.n	820c6 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   820a0:	6923      	ldr	r3, [r4, #16]
   820a2:	b183      	cbz	r3, 820c6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   820a4:	f104 0610 	add.w	r6, r4, #16
   820a8:	4d0b      	ldr	r5, [pc, #44]	; (820d8 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   820aa:	4f0c      	ldr	r7, [pc, #48]	; (820dc <prvUnlockQueue+0x84>)
   820ac:	e001      	b.n	820b2 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   820ae:	6923      	ldr	r3, [r4, #16]
   820b0:	b14b      	cbz	r3, 820c6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   820b2:	4630      	mov	r0, r6
   820b4:	47a8      	blx	r5
   820b6:	b100      	cbz	r0, 820ba <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   820b8:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   820ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
   820bc:	3b01      	subs	r3, #1
   820be:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   820c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   820c2:	2b00      	cmp	r3, #0
   820c4:	dcf3      	bgt.n	820ae <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   820c6:	f04f 33ff 	mov.w	r3, #4294967295
   820ca:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   820cc:	4b04      	ldr	r3, [pc, #16]	; (820e0 <prvUnlockQueue+0x88>)
   820ce:	4798      	blx	r3
   820d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   820d2:	bf00      	nop
   820d4:	00081d89 	.word	0x00081d89
   820d8:	00082cbd 	.word	0x00082cbd
   820dc:	00082ded 	.word	0x00082ded
   820e0:	00081da9 	.word	0x00081da9

000820e4 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   820e4:	b538      	push	{r3, r4, r5, lr}
   820e6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   820e8:	4604      	mov	r4, r0
   820ea:	b918      	cbnz	r0, 820f4 <xQueueGenericReset+0x10>
   820ec:	4b16      	ldr	r3, [pc, #88]	; (82148 <xQueueGenericReset+0x64>)
   820ee:	4798      	blx	r3
   820f0:	bf00      	nop
   820f2:	e7fd      	b.n	820f0 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   820f4:	4b15      	ldr	r3, [pc, #84]	; (8214c <xQueueGenericReset+0x68>)
   820f6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   820f8:	6823      	ldr	r3, [r4, #0]
   820fa:	6c22      	ldr	r2, [r4, #64]	; 0x40
   820fc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   820fe:	fb00 f002 	mul.w	r0, r0, r2
   82102:	1819      	adds	r1, r3, r0
   82104:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   82106:	2100      	movs	r1, #0
   82108:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8210a:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   8210c:	1a82      	subs	r2, r0, r2
   8210e:	4413      	add	r3, r2
   82110:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   82112:	f04f 33ff 	mov.w	r3, #4294967295
   82116:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   82118:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8211a:	b955      	cbnz	r5, 82132 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8211c:	6923      	ldr	r3, [r4, #16]
   8211e:	b17b      	cbz	r3, 82140 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   82120:	f104 0010 	add.w	r0, r4, #16
   82124:	4b0a      	ldr	r3, [pc, #40]	; (82150 <xQueueGenericReset+0x6c>)
   82126:	4798      	blx	r3
   82128:	2801      	cmp	r0, #1
   8212a:	d109      	bne.n	82140 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   8212c:	4b09      	ldr	r3, [pc, #36]	; (82154 <xQueueGenericReset+0x70>)
   8212e:	4798      	blx	r3
   82130:	e006      	b.n	82140 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   82132:	f104 0010 	add.w	r0, r4, #16
   82136:	4d08      	ldr	r5, [pc, #32]	; (82158 <xQueueGenericReset+0x74>)
   82138:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8213a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8213e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   82140:	4b06      	ldr	r3, [pc, #24]	; (8215c <xQueueGenericReset+0x78>)
   82142:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   82144:	2001      	movs	r0, #1
   82146:	bd38      	pop	{r3, r4, r5, pc}
   82148:	00081d79 	.word	0x00081d79
   8214c:	00081d89 	.word	0x00081d89
   82150:	00082cbd 	.word	0x00082cbd
   82154:	00081d69 	.word	0x00081d69
   82158:	00081c79 	.word	0x00081c79
   8215c:	00081da9 	.word	0x00081da9

00082160 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   82160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82162:	460d      	mov	r5, r1
   82164:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   82166:	4606      	mov	r6, r0
   82168:	b188      	cbz	r0, 8218e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8216a:	2050      	movs	r0, #80	; 0x50
   8216c:	4b0e      	ldr	r3, [pc, #56]	; (821a8 <xQueueGenericCreate+0x48>)
   8216e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   82170:	4604      	mov	r4, r0
   82172:	b160      	cbz	r0, 8218e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   82174:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   82178:	3001      	adds	r0, #1
   8217a:	4b0b      	ldr	r3, [pc, #44]	; (821a8 <xQueueGenericCreate+0x48>)
   8217c:	4798      	blx	r3
   8217e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   82180:	b940      	cbnz	r0, 82194 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   82182:	4620      	mov	r0, r4
   82184:	4b09      	ldr	r3, [pc, #36]	; (821ac <xQueueGenericCreate+0x4c>)
   82186:	4798      	blx	r3
   82188:	e001      	b.n	8218e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8218a:	bf00      	nop
   8218c:	e7fd      	b.n	8218a <xQueueGenericCreate+0x2a>
   8218e:	4b08      	ldr	r3, [pc, #32]	; (821b0 <xQueueGenericCreate+0x50>)
   82190:	4798      	blx	r3
   82192:	e7fa      	b.n	8218a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   82194:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   82196:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   82198:	4620      	mov	r0, r4
   8219a:	2101      	movs	r1, #1
   8219c:	4b05      	ldr	r3, [pc, #20]	; (821b4 <xQueueGenericCreate+0x54>)
   8219e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   821a0:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   821a4:	4620      	mov	r0, r4
   821a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   821a8:	00081ed5 	.word	0x00081ed5
   821ac:	00081f99 	.word	0x00081f99
   821b0:	00081d79 	.word	0x00081d79
   821b4:	000820e5 	.word	0x000820e5

000821b8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   821b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   821bc:	b085      	sub	sp, #20
   821be:	468a      	mov	sl, r1
   821c0:	9201      	str	r2, [sp, #4]
   821c2:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   821c4:	4604      	mov	r4, r0
   821c6:	b918      	cbnz	r0, 821d0 <xQueueGenericSend+0x18>
   821c8:	4b36      	ldr	r3, [pc, #216]	; (822a4 <xQueueGenericSend+0xec>)
   821ca:	4798      	blx	r3
   821cc:	bf00      	nop
   821ce:	e7fd      	b.n	821cc <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   821d0:	b909      	cbnz	r1, 821d6 <xQueueGenericSend+0x1e>
   821d2:	6c03      	ldr	r3, [r0, #64]	; 0x40
   821d4:	b91b      	cbnz	r3, 821de <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   821d6:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   821d8:	4e33      	ldr	r6, [pc, #204]	; (822a8 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   821da:	4d34      	ldr	r5, [pc, #208]	; (822ac <xQueueGenericSend+0xf4>)
   821dc:	e003      	b.n	821e6 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   821de:	4b31      	ldr	r3, [pc, #196]	; (822a4 <xQueueGenericSend+0xec>)
   821e0:	4798      	blx	r3
   821e2:	bf00      	nop
   821e4:	e7fd      	b.n	821e2 <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   821e6:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   821e8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   821ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   821ec:	429a      	cmp	r2, r3
   821ee:	d212      	bcs.n	82216 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   821f0:	4620      	mov	r0, r4
   821f2:	4651      	mov	r1, sl
   821f4:	465a      	mov	r2, fp
   821f6:	4b2e      	ldr	r3, [pc, #184]	; (822b0 <xQueueGenericSend+0xf8>)
   821f8:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   821fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821fc:	b13b      	cbz	r3, 8220e <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   821fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82202:	4b2c      	ldr	r3, [pc, #176]	; (822b4 <xQueueGenericSend+0xfc>)
   82204:	4798      	blx	r3
   82206:	2801      	cmp	r0, #1
   82208:	d101      	bne.n	8220e <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   8220a:	4b2b      	ldr	r3, [pc, #172]	; (822b8 <xQueueGenericSend+0x100>)
   8220c:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   8220e:	4b27      	ldr	r3, [pc, #156]	; (822ac <xQueueGenericSend+0xf4>)
   82210:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   82212:	2001      	movs	r0, #1
   82214:	e043      	b.n	8229e <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   82216:	9b01      	ldr	r3, [sp, #4]
   82218:	b91b      	cbnz	r3, 82222 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8221a:	4b24      	ldr	r3, [pc, #144]	; (822ac <xQueueGenericSend+0xf4>)
   8221c:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8221e:	2000      	movs	r0, #0
   82220:	e03d      	b.n	8229e <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   82222:	b91f      	cbnz	r7, 8222c <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82224:	a802      	add	r0, sp, #8
   82226:	4b25      	ldr	r3, [pc, #148]	; (822bc <xQueueGenericSend+0x104>)
   82228:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8222a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   8222c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8222e:	4b24      	ldr	r3, [pc, #144]	; (822c0 <xQueueGenericSend+0x108>)
   82230:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82232:	47b0      	blx	r6
   82234:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82236:	f1b3 3fff 	cmp.w	r3, #4294967295
   8223a:	bf04      	itt	eq
   8223c:	2300      	moveq	r3, #0
   8223e:	6463      	streq	r3, [r4, #68]	; 0x44
   82240:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82242:	f1b3 3fff 	cmp.w	r3, #4294967295
   82246:	bf04      	itt	eq
   82248:	2300      	moveq	r3, #0
   8224a:	64a3      	streq	r3, [r4, #72]	; 0x48
   8224c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8224e:	a802      	add	r0, sp, #8
   82250:	a901      	add	r1, sp, #4
   82252:	4b1c      	ldr	r3, [pc, #112]	; (822c4 <xQueueGenericSend+0x10c>)
   82254:	4798      	blx	r3
   82256:	b9e0      	cbnz	r0, 82292 <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   82258:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   8225a:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   8225e:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   82262:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   82264:	45c1      	cmp	r9, r8
   82266:	d10e      	bne.n	82286 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   82268:	f104 0010 	add.w	r0, r4, #16
   8226c:	9901      	ldr	r1, [sp, #4]
   8226e:	4b16      	ldr	r3, [pc, #88]	; (822c8 <xQueueGenericSend+0x110>)
   82270:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   82272:	4620      	mov	r0, r4
   82274:	4b15      	ldr	r3, [pc, #84]	; (822cc <xQueueGenericSend+0x114>)
   82276:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   82278:	4b15      	ldr	r3, [pc, #84]	; (822d0 <xQueueGenericSend+0x118>)
   8227a:	4798      	blx	r3
   8227c:	2800      	cmp	r0, #0
   8227e:	d1b2      	bne.n	821e6 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   82280:	4b0d      	ldr	r3, [pc, #52]	; (822b8 <xQueueGenericSend+0x100>)
   82282:	4798      	blx	r3
   82284:	e7af      	b.n	821e6 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82286:	4620      	mov	r0, r4
   82288:	4b10      	ldr	r3, [pc, #64]	; (822cc <xQueueGenericSend+0x114>)
   8228a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   8228c:	4b10      	ldr	r3, [pc, #64]	; (822d0 <xQueueGenericSend+0x118>)
   8228e:	4798      	blx	r3
   82290:	e7a9      	b.n	821e6 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   82292:	4620      	mov	r0, r4
   82294:	4b0d      	ldr	r3, [pc, #52]	; (822cc <xQueueGenericSend+0x114>)
   82296:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82298:	4b0d      	ldr	r3, [pc, #52]	; (822d0 <xQueueGenericSend+0x118>)
   8229a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   8229c:	2000      	movs	r0, #0
		}
	}
}
   8229e:	b005      	add	sp, #20
   822a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822a4:	00081d79 	.word	0x00081d79
   822a8:	00081d89 	.word	0x00081d89
   822ac:	00081da9 	.word	0x00081da9
   822b0:	00081fcd 	.word	0x00081fcd
   822b4:	00082cbd 	.word	0x00082cbd
   822b8:	00081d69 	.word	0x00081d69
   822bc:	00082d41 	.word	0x00082d41
   822c0:	000827d5 	.word	0x000827d5
   822c4:	00082d69 	.word	0x00082d69
   822c8:	00082c19 	.word	0x00082c19
   822cc:	00082059 	.word	0x00082059
   822d0:	00082925 	.word	0x00082925

000822d4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   822d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822d8:	460e      	mov	r6, r1
   822da:	4615      	mov	r5, r2
   822dc:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   822de:	4604      	mov	r4, r0
   822e0:	b918      	cbnz	r0, 822ea <xQueueGenericSendFromISR+0x16>
   822e2:	4b1c      	ldr	r3, [pc, #112]	; (82354 <xQueueGenericSendFromISR+0x80>)
   822e4:	4798      	blx	r3
   822e6:	bf00      	nop
   822e8:	e7fd      	b.n	822e6 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   822ea:	b929      	cbnz	r1, 822f8 <xQueueGenericSendFromISR+0x24>
   822ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
   822ee:	b11b      	cbz	r3, 822f8 <xQueueGenericSendFromISR+0x24>
   822f0:	4b18      	ldr	r3, [pc, #96]	; (82354 <xQueueGenericSendFromISR+0x80>)
   822f2:	4798      	blx	r3
   822f4:	bf00      	nop
   822f6:	e7fd      	b.n	822f4 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   822f8:	4b16      	ldr	r3, [pc, #88]	; (82354 <xQueueGenericSendFromISR+0x80>)
   822fa:	4798      	blx	r3
   822fc:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   822fe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82300:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   82302:	429a      	cmp	r2, r3
   82304:	d218      	bcs.n	82338 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82306:	4620      	mov	r0, r4
   82308:	4631      	mov	r1, r6
   8230a:	4642      	mov	r2, r8
   8230c:	4b12      	ldr	r3, [pc, #72]	; (82358 <xQueueGenericSendFromISR+0x84>)
   8230e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   82310:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82312:	f1b3 3fff 	cmp.w	r3, #4294967295
   82316:	d10a      	bne.n	8232e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82318:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8231a:	b17b      	cbz	r3, 8233c <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8231c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82320:	4b0e      	ldr	r3, [pc, #56]	; (8235c <xQueueGenericSendFromISR+0x88>)
   82322:	4798      	blx	r3
   82324:	b160      	cbz	r0, 82340 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   82326:	b16d      	cbz	r5, 82344 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   82328:	2401      	movs	r4, #1
   8232a:	602c      	str	r4, [r5, #0]
   8232c:	e00b      	b.n	82346 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8232e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82330:	3301      	adds	r3, #1
   82332:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   82334:	2401      	movs	r4, #1
   82336:	e006      	b.n	82346 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   82338:	2400      	movs	r4, #0
   8233a:	e004      	b.n	82346 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   8233c:	2401      	movs	r4, #1
   8233e:	e002      	b.n	82346 <xQueueGenericSendFromISR+0x72>
   82340:	2401      	movs	r4, #1
   82342:	e000      	b.n	82346 <xQueueGenericSendFromISR+0x72>
   82344:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   82346:	4638      	mov	r0, r7
   82348:	4b05      	ldr	r3, [pc, #20]	; (82360 <xQueueGenericSendFromISR+0x8c>)
   8234a:	4798      	blx	r3

	return xReturn;
}
   8234c:	4620      	mov	r0, r4
   8234e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82352:	bf00      	nop
   82354:	00081d79 	.word	0x00081d79
   82358:	00081fcd 	.word	0x00081fcd
   8235c:	00082cbd 	.word	0x00082cbd
   82360:	00081da1 	.word	0x00081da1

00082364 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   82364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82368:	b085      	sub	sp, #20
   8236a:	4689      	mov	r9, r1
   8236c:	9201      	str	r2, [sp, #4]
   8236e:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   82370:	4604      	mov	r4, r0
   82372:	b918      	cbnz	r0, 8237c <xQueueGenericReceive+0x18>
   82374:	4b44      	ldr	r3, [pc, #272]	; (82488 <xQueueGenericReceive+0x124>)
   82376:	4798      	blx	r3
   82378:	bf00      	nop
   8237a:	e7fd      	b.n	82378 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8237c:	b909      	cbnz	r1, 82382 <xQueueGenericReceive+0x1e>
   8237e:	6c03      	ldr	r3, [r0, #64]	; 0x40
   82380:	b92b      	cbnz	r3, 8238e <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   82382:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82384:	4e41      	ldr	r6, [pc, #260]	; (8248c <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82386:	f8df b134 	ldr.w	fp, [pc, #308]	; 824bc <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8238a:	4d41      	ldr	r5, [pc, #260]	; (82490 <xQueueGenericReceive+0x12c>)
   8238c:	e003      	b.n	82396 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8238e:	4b3e      	ldr	r3, [pc, #248]	; (82488 <xQueueGenericReceive+0x124>)
   82390:	4798      	blx	r3
   82392:	bf00      	nop
   82394:	e7fd      	b.n	82392 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82396:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   82398:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8239a:	2b00      	cmp	r3, #0
   8239c:	d028      	beq.n	823f0 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   8239e:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   823a0:	4620      	mov	r0, r4
   823a2:	4649      	mov	r1, r9
   823a4:	4b3b      	ldr	r3, [pc, #236]	; (82494 <xQueueGenericReceive+0x130>)
   823a6:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   823a8:	f1ba 0f00 	cmp.w	sl, #0
   823ac:	d112      	bne.n	823d4 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   823ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   823b0:	3b01      	subs	r3, #1
   823b2:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   823b4:	6823      	ldr	r3, [r4, #0]
   823b6:	b913      	cbnz	r3, 823be <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   823b8:	4b37      	ldr	r3, [pc, #220]	; (82498 <xQueueGenericReceive+0x134>)
   823ba:	4798      	blx	r3
   823bc:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   823be:	6923      	ldr	r3, [r4, #16]
   823c0:	b193      	cbz	r3, 823e8 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   823c2:	f104 0010 	add.w	r0, r4, #16
   823c6:	4b35      	ldr	r3, [pc, #212]	; (8249c <xQueueGenericReceive+0x138>)
   823c8:	4798      	blx	r3
   823ca:	2801      	cmp	r0, #1
   823cc:	d10c      	bne.n	823e8 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   823ce:	4b34      	ldr	r3, [pc, #208]	; (824a0 <xQueueGenericReceive+0x13c>)
   823d0:	4798      	blx	r3
   823d2:	e009      	b.n	823e8 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   823d4:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   823d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   823d8:	b133      	cbz	r3, 823e8 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   823da:	f104 0024 	add.w	r0, r4, #36	; 0x24
   823de:	4b2f      	ldr	r3, [pc, #188]	; (8249c <xQueueGenericReceive+0x138>)
   823e0:	4798      	blx	r3
   823e2:	b108      	cbz	r0, 823e8 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   823e4:	4b2e      	ldr	r3, [pc, #184]	; (824a0 <xQueueGenericReceive+0x13c>)
   823e6:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   823e8:	4b29      	ldr	r3, [pc, #164]	; (82490 <xQueueGenericReceive+0x12c>)
   823ea:	4798      	blx	r3
				return pdPASS;
   823ec:	2001      	movs	r0, #1
   823ee:	e048      	b.n	82482 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   823f0:	9b01      	ldr	r3, [sp, #4]
   823f2:	b91b      	cbnz	r3, 823fc <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   823f4:	4b26      	ldr	r3, [pc, #152]	; (82490 <xQueueGenericReceive+0x12c>)
   823f6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   823f8:	2000      	movs	r0, #0
   823fa:	e042      	b.n	82482 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   823fc:	b917      	cbnz	r7, 82404 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   823fe:	a802      	add	r0, sp, #8
   82400:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   82402:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82404:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82406:	4b27      	ldr	r3, [pc, #156]	; (824a4 <xQueueGenericReceive+0x140>)
   82408:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8240a:	47b0      	blx	r6
   8240c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8240e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82412:	bf04      	itt	eq
   82414:	2300      	moveq	r3, #0
   82416:	6463      	streq	r3, [r4, #68]	; 0x44
   82418:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8241a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8241e:	bf04      	itt	eq
   82420:	2300      	moveq	r3, #0
   82422:	64a3      	streq	r3, [r4, #72]	; 0x48
   82424:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82426:	a802      	add	r0, sp, #8
   82428:	a901      	add	r1, sp, #4
   8242a:	4b1f      	ldr	r3, [pc, #124]	; (824a8 <xQueueGenericReceive+0x144>)
   8242c:	4798      	blx	r3
   8242e:	bb10      	cbnz	r0, 82476 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   82430:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   82432:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   82436:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   82438:	f1b8 0f00 	cmp.w	r8, #0
   8243c:	d115      	bne.n	8246a <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8243e:	6823      	ldr	r3, [r4, #0]
   82440:	b923      	cbnz	r3, 8244c <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   82442:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   82444:	6860      	ldr	r0, [r4, #4]
   82446:	4b19      	ldr	r3, [pc, #100]	; (824ac <xQueueGenericReceive+0x148>)
   82448:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   8244a:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8244c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82450:	9901      	ldr	r1, [sp, #4]
   82452:	4b17      	ldr	r3, [pc, #92]	; (824b0 <xQueueGenericReceive+0x14c>)
   82454:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   82456:	4620      	mov	r0, r4
   82458:	4b16      	ldr	r3, [pc, #88]	; (824b4 <xQueueGenericReceive+0x150>)
   8245a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   8245c:	4b16      	ldr	r3, [pc, #88]	; (824b8 <xQueueGenericReceive+0x154>)
   8245e:	4798      	blx	r3
   82460:	2800      	cmp	r0, #0
   82462:	d198      	bne.n	82396 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   82464:	4b0e      	ldr	r3, [pc, #56]	; (824a0 <xQueueGenericReceive+0x13c>)
   82466:	4798      	blx	r3
   82468:	e795      	b.n	82396 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8246a:	4620      	mov	r0, r4
   8246c:	4b11      	ldr	r3, [pc, #68]	; (824b4 <xQueueGenericReceive+0x150>)
   8246e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82470:	4b11      	ldr	r3, [pc, #68]	; (824b8 <xQueueGenericReceive+0x154>)
   82472:	4798      	blx	r3
   82474:	e78f      	b.n	82396 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   82476:	4620      	mov	r0, r4
   82478:	4b0e      	ldr	r3, [pc, #56]	; (824b4 <xQueueGenericReceive+0x150>)
   8247a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8247c:	4b0e      	ldr	r3, [pc, #56]	; (824b8 <xQueueGenericReceive+0x154>)
   8247e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   82480:	2000      	movs	r0, #0
		}
	}
}
   82482:	b005      	add	sp, #20
   82484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82488:	00081d79 	.word	0x00081d79
   8248c:	00081d89 	.word	0x00081d89
   82490:	00081da9 	.word	0x00081da9
   82494:	00082031 	.word	0x00082031
   82498:	00082df9 	.word	0x00082df9
   8249c:	00082cbd 	.word	0x00082cbd
   824a0:	00081d69 	.word	0x00081d69
   824a4:	000827d5 	.word	0x000827d5
   824a8:	00082d69 	.word	0x00082d69
   824ac:	00082e25 	.word	0x00082e25
   824b0:	00082c19 	.word	0x00082c19
   824b4:	00082059 	.word	0x00082059
   824b8:	00082925 	.word	0x00082925
   824bc:	00082d41 	.word	0x00082d41

000824c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   824c0:	b538      	push	{r3, r4, r5, lr}
   824c2:	4604      	mov	r4, r0
   824c4:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   824c6:	4b0d      	ldr	r3, [pc, #52]	; (824fc <vQueueWaitForMessageRestricted+0x3c>)
   824c8:	4798      	blx	r3
   824ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
   824cc:	f1b3 3fff 	cmp.w	r3, #4294967295
   824d0:	bf04      	itt	eq
   824d2:	2300      	moveq	r3, #0
   824d4:	6463      	streq	r3, [r4, #68]	; 0x44
   824d6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   824d8:	f1b3 3fff 	cmp.w	r3, #4294967295
   824dc:	bf04      	itt	eq
   824de:	2300      	moveq	r3, #0
   824e0:	64a3      	streq	r3, [r4, #72]	; 0x48
   824e2:	4b07      	ldr	r3, [pc, #28]	; (82500 <vQueueWaitForMessageRestricted+0x40>)
   824e4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   824e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   824e8:	b923      	cbnz	r3, 824f4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   824ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
   824ee:	4629      	mov	r1, r5
   824f0:	4b04      	ldr	r3, [pc, #16]	; (82504 <vQueueWaitForMessageRestricted+0x44>)
   824f2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   824f4:	4620      	mov	r0, r4
   824f6:	4b04      	ldr	r3, [pc, #16]	; (82508 <vQueueWaitForMessageRestricted+0x48>)
   824f8:	4798      	blx	r3
   824fa:	bd38      	pop	{r3, r4, r5, pc}
   824fc:	00081d89 	.word	0x00081d89
   82500:	00081da9 	.word	0x00081da9
   82504:	00082c79 	.word	0x00082c79
   82508:	00082059 	.word	0x00082059

0008250c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   8250c:	b510      	push	{r4, lr}
   8250e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   82510:	4b0e      	ldr	r3, [pc, #56]	; (8254c <prvAddCurrentTaskToDelayedList+0x40>)
   82512:	681b      	ldr	r3, [r3, #0]
   82514:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   82516:	4b0e      	ldr	r3, [pc, #56]	; (82550 <prvAddCurrentTaskToDelayedList+0x44>)
   82518:	681b      	ldr	r3, [r3, #0]
   8251a:	4298      	cmp	r0, r3
   8251c:	d207      	bcs.n	8252e <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8251e:	4b0d      	ldr	r3, [pc, #52]	; (82554 <prvAddCurrentTaskToDelayedList+0x48>)
   82520:	6818      	ldr	r0, [r3, #0]
   82522:	4b0a      	ldr	r3, [pc, #40]	; (8254c <prvAddCurrentTaskToDelayedList+0x40>)
   82524:	6819      	ldr	r1, [r3, #0]
   82526:	3104      	adds	r1, #4
   82528:	4b0b      	ldr	r3, [pc, #44]	; (82558 <prvAddCurrentTaskToDelayedList+0x4c>)
   8252a:	4798      	blx	r3
   8252c:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8252e:	4b0b      	ldr	r3, [pc, #44]	; (8255c <prvAddCurrentTaskToDelayedList+0x50>)
   82530:	6818      	ldr	r0, [r3, #0]
   82532:	4b06      	ldr	r3, [pc, #24]	; (8254c <prvAddCurrentTaskToDelayedList+0x40>)
   82534:	6819      	ldr	r1, [r3, #0]
   82536:	3104      	adds	r1, #4
   82538:	4b07      	ldr	r3, [pc, #28]	; (82558 <prvAddCurrentTaskToDelayedList+0x4c>)
   8253a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   8253c:	4b08      	ldr	r3, [pc, #32]	; (82560 <prvAddCurrentTaskToDelayedList+0x54>)
   8253e:	681b      	ldr	r3, [r3, #0]
   82540:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   82542:	bf3c      	itt	cc
   82544:	4b06      	ldrcc	r3, [pc, #24]	; (82560 <prvAddCurrentTaskToDelayedList+0x54>)
   82546:	601c      	strcc	r4, [r3, #0]
   82548:	bd10      	pop	{r4, pc}
   8254a:	bf00      	nop
   8254c:	2007ac74 	.word	0x2007ac74
   82550:	2007ac90 	.word	0x2007ac90
   82554:	2007ac94 	.word	0x2007ac94
   82558:	00081cb5 	.word	0x00081cb5
   8255c:	2007abd4 	.word	0x2007abd4
   82560:	2007022c 	.word	0x2007022c

00082564 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   82564:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82568:	460e      	mov	r6, r1
   8256a:	4617      	mov	r7, r2
   8256c:	469a      	mov	sl, r3
   8256e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82570:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   82574:	4681      	mov	r9, r0
   82576:	b918      	cbnz	r0, 82580 <xTaskGenericCreate+0x1c>
   82578:	4b62      	ldr	r3, [pc, #392]	; (82704 <xTaskGenericCreate+0x1a0>)
   8257a:	4798      	blx	r3
   8257c:	bf00      	nop
   8257e:	e7fd      	b.n	8257c <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82580:	2d04      	cmp	r5, #4
   82582:	d903      	bls.n	8258c <xTaskGenericCreate+0x28>
   82584:	4b5f      	ldr	r3, [pc, #380]	; (82704 <xTaskGenericCreate+0x1a0>)
   82586:	4798      	blx	r3
   82588:	bf00      	nop
   8258a:	e7fd      	b.n	82588 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   8258c:	204c      	movs	r0, #76	; 0x4c
   8258e:	4b5e      	ldr	r3, [pc, #376]	; (82708 <xTaskGenericCreate+0x1a4>)
   82590:	4798      	blx	r3

	if( pxNewTCB != NULL )
   82592:	4604      	mov	r4, r0
   82594:	2800      	cmp	r0, #0
   82596:	f000 80b1 	beq.w	826fc <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8259a:	f1b8 0f00 	cmp.w	r8, #0
   8259e:	f040 80a9 	bne.w	826f4 <xTaskGenericCreate+0x190>
   825a2:	00b8      	lsls	r0, r7, #2
   825a4:	4b58      	ldr	r3, [pc, #352]	; (82708 <xTaskGenericCreate+0x1a4>)
   825a6:	4798      	blx	r3
   825a8:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   825aa:	b918      	cbnz	r0, 825b4 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   825ac:	4620      	mov	r0, r4
   825ae:	4b57      	ldr	r3, [pc, #348]	; (8270c <xTaskGenericCreate+0x1a8>)
   825b0:	4798      	blx	r3
   825b2:	e0a3      	b.n	826fc <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   825b4:	21a5      	movs	r1, #165	; 0xa5
   825b6:	00ba      	lsls	r2, r7, #2
   825b8:	4b55      	ldr	r3, [pc, #340]	; (82710 <xTaskGenericCreate+0x1ac>)
   825ba:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   825bc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   825c0:	3f01      	subs	r7, #1
   825c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
   825c4:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   825c8:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   825cc:	f104 0034 	add.w	r0, r4, #52	; 0x34
   825d0:	4631      	mov	r1, r6
   825d2:	220a      	movs	r2, #10
   825d4:	4b4f      	ldr	r3, [pc, #316]	; (82714 <xTaskGenericCreate+0x1b0>)
   825d6:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   825d8:	2300      	movs	r3, #0
   825da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   825de:	2d04      	cmp	r5, #4
   825e0:	bf34      	ite	cc
   825e2:	462e      	movcc	r6, r5
   825e4:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   825e6:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   825e8:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   825ea:	1d27      	adds	r7, r4, #4
   825ec:	4638      	mov	r0, r7
   825ee:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82760 <xTaskGenericCreate+0x1fc>
   825f2:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   825f4:	f104 0018 	add.w	r0, r4, #24
   825f8:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   825fa:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   825fc:	f1c6 0605 	rsb	r6, r6, #5
   82600:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   82602:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82604:	4658      	mov	r0, fp
   82606:	4649      	mov	r1, r9
   82608:	4652      	mov	r2, sl
   8260a:	4b43      	ldr	r3, [pc, #268]	; (82718 <xTaskGenericCreate+0x1b4>)
   8260c:	4798      	blx	r3
   8260e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   82610:	f010 0f07 	tst.w	r0, #7
   82614:	d003      	beq.n	8261e <xTaskGenericCreate+0xba>
   82616:	4b3b      	ldr	r3, [pc, #236]	; (82704 <xTaskGenericCreate+0x1a0>)
   82618:	4798      	blx	r3
   8261a:	bf00      	nop
   8261c:	e7fd      	b.n	8261a <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8261e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   82620:	b103      	cbz	r3, 82624 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   82622:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   82624:	4b3d      	ldr	r3, [pc, #244]	; (8271c <xTaskGenericCreate+0x1b8>)
   82626:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   82628:	4b3d      	ldr	r3, [pc, #244]	; (82720 <xTaskGenericCreate+0x1bc>)
   8262a:	681a      	ldr	r2, [r3, #0]
   8262c:	3201      	adds	r2, #1
   8262e:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82630:	4b3c      	ldr	r3, [pc, #240]	; (82724 <xTaskGenericCreate+0x1c0>)
   82632:	681b      	ldr	r3, [r3, #0]
   82634:	bb2b      	cbnz	r3, 82682 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   82636:	4b3b      	ldr	r3, [pc, #236]	; (82724 <xTaskGenericCreate+0x1c0>)
   82638:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8263a:	4b39      	ldr	r3, [pc, #228]	; (82720 <xTaskGenericCreate+0x1bc>)
   8263c:	681b      	ldr	r3, [r3, #0]
   8263e:	2b01      	cmp	r3, #1
   82640:	d129      	bne.n	82696 <xTaskGenericCreate+0x132>
   82642:	4e39      	ldr	r6, [pc, #228]	; (82728 <xTaskGenericCreate+0x1c4>)
   82644:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   82648:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8272c <xTaskGenericCreate+0x1c8>
   8264c:	4630      	mov	r0, r6
   8264e:	47c0      	blx	r8
   82650:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   82652:	454e      	cmp	r6, r9
   82654:	d1fa      	bne.n	8264c <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   82656:	f8df 910c 	ldr.w	r9, [pc, #268]	; 82764 <xTaskGenericCreate+0x200>
   8265a:	4648      	mov	r0, r9
   8265c:	4e33      	ldr	r6, [pc, #204]	; (8272c <xTaskGenericCreate+0x1c8>)
   8265e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   82660:	f8df 8104 	ldr.w	r8, [pc, #260]	; 82768 <xTaskGenericCreate+0x204>
   82664:	4640      	mov	r0, r8
   82666:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   82668:	4831      	ldr	r0, [pc, #196]	; (82730 <xTaskGenericCreate+0x1cc>)
   8266a:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   8266c:	4831      	ldr	r0, [pc, #196]	; (82734 <xTaskGenericCreate+0x1d0>)
   8266e:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   82670:	4831      	ldr	r0, [pc, #196]	; (82738 <xTaskGenericCreate+0x1d4>)
   82672:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   82674:	4b31      	ldr	r3, [pc, #196]	; (8273c <xTaskGenericCreate+0x1d8>)
   82676:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8267a:	4b31      	ldr	r3, [pc, #196]	; (82740 <xTaskGenericCreate+0x1dc>)
   8267c:	f8c3 8000 	str.w	r8, [r3]
   82680:	e009      	b.n	82696 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   82682:	4b30      	ldr	r3, [pc, #192]	; (82744 <xTaskGenericCreate+0x1e0>)
   82684:	681b      	ldr	r3, [r3, #0]
   82686:	b933      	cbnz	r3, 82696 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82688:	4b26      	ldr	r3, [pc, #152]	; (82724 <xTaskGenericCreate+0x1c0>)
   8268a:	681b      	ldr	r3, [r3, #0]
   8268c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8268e:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   82690:	bf24      	itt	cs
   82692:	4b24      	ldrcs	r3, [pc, #144]	; (82724 <xTaskGenericCreate+0x1c0>)
   82694:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   82696:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82698:	4a2b      	ldr	r2, [pc, #172]	; (82748 <xTaskGenericCreate+0x1e4>)
   8269a:	6812      	ldr	r2, [r2, #0]
   8269c:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8269e:	bf84      	itt	hi
   826a0:	4a29      	ldrhi	r2, [pc, #164]	; (82748 <xTaskGenericCreate+0x1e4>)
   826a2:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   826a4:	4a29      	ldr	r2, [pc, #164]	; (8274c <xTaskGenericCreate+0x1e8>)
   826a6:	6811      	ldr	r1, [r2, #0]
   826a8:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   826aa:	3101      	adds	r1, #1
   826ac:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   826ae:	4a28      	ldr	r2, [pc, #160]	; (82750 <xTaskGenericCreate+0x1ec>)
   826b0:	6812      	ldr	r2, [r2, #0]
   826b2:	4293      	cmp	r3, r2
   826b4:	bf84      	itt	hi
   826b6:	4a26      	ldrhi	r2, [pc, #152]	; (82750 <xTaskGenericCreate+0x1ec>)
   826b8:	6013      	strhi	r3, [r2, #0]
   826ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   826be:	481a      	ldr	r0, [pc, #104]	; (82728 <xTaskGenericCreate+0x1c4>)
   826c0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   826c4:	4639      	mov	r1, r7
   826c6:	4b23      	ldr	r3, [pc, #140]	; (82754 <xTaskGenericCreate+0x1f0>)
   826c8:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   826ca:	4b23      	ldr	r3, [pc, #140]	; (82758 <xTaskGenericCreate+0x1f4>)
   826cc:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   826ce:	4b1d      	ldr	r3, [pc, #116]	; (82744 <xTaskGenericCreate+0x1e0>)
   826d0:	681b      	ldr	r3, [r3, #0]
   826d2:	b14b      	cbz	r3, 826e8 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   826d4:	4b13      	ldr	r3, [pc, #76]	; (82724 <xTaskGenericCreate+0x1c0>)
   826d6:	681b      	ldr	r3, [r3, #0]
   826d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   826da:	429d      	cmp	r5, r3
   826dc:	d907      	bls.n	826ee <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   826de:	4b1f      	ldr	r3, [pc, #124]	; (8275c <xTaskGenericCreate+0x1f8>)
   826e0:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   826e2:	2001      	movs	r0, #1
   826e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826e8:	2001      	movs	r0, #1
   826ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826ee:	2001      	movs	r0, #1
   826f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   826f4:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   826f8:	4640      	mov	r0, r8
   826fa:	e75b      	b.n	825b4 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   826fc:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   82700:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82704:	00081d79 	.word	0x00081d79
   82708:	00081ed5 	.word	0x00081ed5
   8270c:	00081f99 	.word	0x00081f99
   82710:	00086d89 	.word	0x00086d89
   82714:	00086ffd 	.word	0x00086ffd
   82718:	00081d2d 	.word	0x00081d2d
   8271c:	00081d89 	.word	0x00081d89
   82720:	2007acb4 	.word	0x2007acb4
   82724:	2007ac74 	.word	0x2007ac74
   82728:	2007ac0c 	.word	0x2007ac0c
   8272c:	00081c79 	.word	0x00081c79
   82730:	2007ac78 	.word	0x2007ac78
   82734:	2007abe0 	.word	0x2007abe0
   82738:	2007abc0 	.word	0x2007abc0
   8273c:	2007abd4 	.word	0x2007abd4
   82740:	2007ac94 	.word	0x2007ac94
   82744:	2007abd8 	.word	0x2007abd8
   82748:	2007acb8 	.word	0x2007acb8
   8274c:	2007ac98 	.word	0x2007ac98
   82750:	2007ac08 	.word	0x2007ac08
   82754:	00081c99 	.word	0x00081c99
   82758:	00081da9 	.word	0x00081da9
   8275c:	00081d69 	.word	0x00081d69
   82760:	00081c91 	.word	0x00081c91
   82764:	2007ac9c 	.word	0x2007ac9c
   82768:	2007abf4 	.word	0x2007abf4

0008276c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   8276c:	b510      	push	{r4, lr}
   8276e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   82770:	2300      	movs	r3, #0
   82772:	9300      	str	r3, [sp, #0]
   82774:	9301      	str	r3, [sp, #4]
   82776:	9302      	str	r3, [sp, #8]
   82778:	9303      	str	r3, [sp, #12]
   8277a:	480e      	ldr	r0, [pc, #56]	; (827b4 <vTaskStartScheduler+0x48>)
   8277c:	490e      	ldr	r1, [pc, #56]	; (827b8 <vTaskStartScheduler+0x4c>)
   8277e:	2282      	movs	r2, #130	; 0x82
   82780:	4c0e      	ldr	r4, [pc, #56]	; (827bc <vTaskStartScheduler+0x50>)
   82782:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82784:	2801      	cmp	r0, #1
   82786:	d10e      	bne.n	827a6 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   82788:	4b0d      	ldr	r3, [pc, #52]	; (827c0 <vTaskStartScheduler+0x54>)
   8278a:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   8278c:	2801      	cmp	r0, #1
   8278e:	d10a      	bne.n	827a6 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   82790:	4b0c      	ldr	r3, [pc, #48]	; (827c4 <vTaskStartScheduler+0x58>)
   82792:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   82794:	2201      	movs	r2, #1
   82796:	4b0c      	ldr	r3, [pc, #48]	; (827c8 <vTaskStartScheduler+0x5c>)
   82798:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   8279a:	2200      	movs	r2, #0
   8279c:	4b0b      	ldr	r3, [pc, #44]	; (827cc <vTaskStartScheduler+0x60>)
   8279e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   827a0:	4b0b      	ldr	r3, [pc, #44]	; (827d0 <vTaskStartScheduler+0x64>)
   827a2:	4798      	blx	r3
   827a4:	e004      	b.n	827b0 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   827a6:	b918      	cbnz	r0, 827b0 <vTaskStartScheduler+0x44>
   827a8:	4b06      	ldr	r3, [pc, #24]	; (827c4 <vTaskStartScheduler+0x58>)
   827aa:	4798      	blx	r3
   827ac:	bf00      	nop
   827ae:	e7fd      	b.n	827ac <vTaskStartScheduler+0x40>
}
   827b0:	b004      	add	sp, #16
   827b2:	bd10      	pop	{r4, pc}
   827b4:	00082b05 	.word	0x00082b05
   827b8:	0008ae10 	.word	0x0008ae10
   827bc:	00082565 	.word	0x00082565
   827c0:	00082f99 	.word	0x00082f99
   827c4:	00081d79 	.word	0x00081d79
   827c8:	2007abd8 	.word	0x2007abd8
   827cc:	2007ac90 	.word	0x2007ac90
   827d0:	00081e45 	.word	0x00081e45

000827d4 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   827d4:	4b02      	ldr	r3, [pc, #8]	; (827e0 <vTaskSuspendAll+0xc>)
   827d6:	681a      	ldr	r2, [r3, #0]
   827d8:	3201      	adds	r2, #1
   827da:	601a      	str	r2, [r3, #0]
   827dc:	4770      	bx	lr
   827de:	bf00      	nop
   827e0:	2007ac70 	.word	0x2007ac70

000827e4 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   827e4:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   827e6:	4b04      	ldr	r3, [pc, #16]	; (827f8 <xTaskGetTickCount+0x14>)
   827e8:	4798      	blx	r3
	{
		xTicks = xTickCount;
   827ea:	4b04      	ldr	r3, [pc, #16]	; (827fc <xTaskGetTickCount+0x18>)
   827ec:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   827ee:	4b04      	ldr	r3, [pc, #16]	; (82800 <xTaskGetTickCount+0x1c>)
   827f0:	4798      	blx	r3

	return xTicks;
}
   827f2:	4620      	mov	r0, r4
   827f4:	bd10      	pop	{r4, pc}
   827f6:	bf00      	nop
   827f8:	00081d89 	.word	0x00081d89
   827fc:	2007ac90 	.word	0x2007ac90
   82800:	00081da9 	.word	0x00081da9

00082804 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82808:	4b3a      	ldr	r3, [pc, #232]	; (828f4 <vTaskIncrementTick+0xf0>)
   8280a:	681b      	ldr	r3, [r3, #0]
   8280c:	2b00      	cmp	r3, #0
   8280e:	d16b      	bne.n	828e8 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   82810:	4b39      	ldr	r3, [pc, #228]	; (828f8 <vTaskIncrementTick+0xf4>)
   82812:	681a      	ldr	r2, [r3, #0]
   82814:	3201      	adds	r2, #1
   82816:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   82818:	681b      	ldr	r3, [r3, #0]
   8281a:	bb03      	cbnz	r3, 8285e <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   8281c:	4b37      	ldr	r3, [pc, #220]	; (828fc <vTaskIncrementTick+0xf8>)
   8281e:	681b      	ldr	r3, [r3, #0]
   82820:	681b      	ldr	r3, [r3, #0]
   82822:	b11b      	cbz	r3, 8282c <vTaskIncrementTick+0x28>
   82824:	4b36      	ldr	r3, [pc, #216]	; (82900 <vTaskIncrementTick+0xfc>)
   82826:	4798      	blx	r3
   82828:	bf00      	nop
   8282a:	e7fd      	b.n	82828 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   8282c:	4b33      	ldr	r3, [pc, #204]	; (828fc <vTaskIncrementTick+0xf8>)
   8282e:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82830:	4a34      	ldr	r2, [pc, #208]	; (82904 <vTaskIncrementTick+0x100>)
   82832:	6810      	ldr	r0, [r2, #0]
   82834:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82836:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82838:	4a33      	ldr	r2, [pc, #204]	; (82908 <vTaskIncrementTick+0x104>)
   8283a:	6811      	ldr	r1, [r2, #0]
   8283c:	3101      	adds	r1, #1
   8283e:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82840:	681b      	ldr	r3, [r3, #0]
   82842:	681b      	ldr	r3, [r3, #0]
   82844:	b923      	cbnz	r3, 82850 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   82846:	f04f 32ff 	mov.w	r2, #4294967295
   8284a:	4b30      	ldr	r3, [pc, #192]	; (8290c <vTaskIncrementTick+0x108>)
   8284c:	601a      	str	r2, [r3, #0]
   8284e:	e006      	b.n	8285e <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82850:	4b2a      	ldr	r3, [pc, #168]	; (828fc <vTaskIncrementTick+0xf8>)
   82852:	681b      	ldr	r3, [r3, #0]
   82854:	68db      	ldr	r3, [r3, #12]
   82856:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82858:	685a      	ldr	r2, [r3, #4]
   8285a:	4b2c      	ldr	r3, [pc, #176]	; (8290c <vTaskIncrementTick+0x108>)
   8285c:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8285e:	4b26      	ldr	r3, [pc, #152]	; (828f8 <vTaskIncrementTick+0xf4>)
   82860:	681a      	ldr	r2, [r3, #0]
   82862:	4b2a      	ldr	r3, [pc, #168]	; (8290c <vTaskIncrementTick+0x108>)
   82864:	681b      	ldr	r3, [r3, #0]
   82866:	429a      	cmp	r2, r3
   82868:	d342      	bcc.n	828f0 <vTaskIncrementTick+0xec>
   8286a:	4b24      	ldr	r3, [pc, #144]	; (828fc <vTaskIncrementTick+0xf8>)
   8286c:	681b      	ldr	r3, [r3, #0]
   8286e:	681b      	ldr	r3, [r3, #0]
   82870:	b14b      	cbz	r3, 82886 <vTaskIncrementTick+0x82>
   82872:	4b22      	ldr	r3, [pc, #136]	; (828fc <vTaskIncrementTick+0xf8>)
   82874:	681b      	ldr	r3, [r3, #0]
   82876:	68db      	ldr	r3, [r3, #12]
   82878:	68dc      	ldr	r4, [r3, #12]
   8287a:	6863      	ldr	r3, [r4, #4]
   8287c:	4a1e      	ldr	r2, [pc, #120]	; (828f8 <vTaskIncrementTick+0xf4>)
   8287e:	6812      	ldr	r2, [r2, #0]
   82880:	4293      	cmp	r3, r2
   82882:	d913      	bls.n	828ac <vTaskIncrementTick+0xa8>
   82884:	e00e      	b.n	828a4 <vTaskIncrementTick+0xa0>
   82886:	f04f 32ff 	mov.w	r2, #4294967295
   8288a:	4b20      	ldr	r3, [pc, #128]	; (8290c <vTaskIncrementTick+0x108>)
   8288c:	601a      	str	r2, [r3, #0]
   8288e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82892:	4b1a      	ldr	r3, [pc, #104]	; (828fc <vTaskIncrementTick+0xf8>)
   82894:	681b      	ldr	r3, [r3, #0]
   82896:	68db      	ldr	r3, [r3, #12]
   82898:	68dc      	ldr	r4, [r3, #12]
   8289a:	6863      	ldr	r3, [r4, #4]
   8289c:	4a16      	ldr	r2, [pc, #88]	; (828f8 <vTaskIncrementTick+0xf4>)
   8289e:	6812      	ldr	r2, [r2, #0]
   828a0:	4293      	cmp	r3, r2
   828a2:	d907      	bls.n	828b4 <vTaskIncrementTick+0xb0>
   828a4:	4a19      	ldr	r2, [pc, #100]	; (8290c <vTaskIncrementTick+0x108>)
   828a6:	6013      	str	r3, [r2, #0]
   828a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828ac:	4e18      	ldr	r6, [pc, #96]	; (82910 <vTaskIncrementTick+0x10c>)
   828ae:	4f19      	ldr	r7, [pc, #100]	; (82914 <vTaskIncrementTick+0x110>)
   828b0:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82920 <vTaskIncrementTick+0x11c>
   828b4:	1d25      	adds	r5, r4, #4
   828b6:	4628      	mov	r0, r5
   828b8:	47b0      	blx	r6
   828ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   828bc:	b113      	cbz	r3, 828c4 <vTaskIncrementTick+0xc0>
   828be:	f104 0018 	add.w	r0, r4, #24
   828c2:	47b0      	blx	r6
   828c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   828c6:	683a      	ldr	r2, [r7, #0]
   828c8:	4293      	cmp	r3, r2
   828ca:	bf88      	it	hi
   828cc:	603b      	strhi	r3, [r7, #0]
   828ce:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   828d2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   828d6:	4629      	mov	r1, r5
   828d8:	4b0f      	ldr	r3, [pc, #60]	; (82918 <vTaskIncrementTick+0x114>)
   828da:	4798      	blx	r3
   828dc:	4b07      	ldr	r3, [pc, #28]	; (828fc <vTaskIncrementTick+0xf8>)
   828de:	681b      	ldr	r3, [r3, #0]
   828e0:	681b      	ldr	r3, [r3, #0]
   828e2:	2b00      	cmp	r3, #0
   828e4:	d1d5      	bne.n	82892 <vTaskIncrementTick+0x8e>
   828e6:	e7ce      	b.n	82886 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   828e8:	4b0c      	ldr	r3, [pc, #48]	; (8291c <vTaskIncrementTick+0x118>)
   828ea:	681a      	ldr	r2, [r3, #0]
   828ec:	3201      	adds	r2, #1
   828ee:	601a      	str	r2, [r3, #0]
   828f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828f4:	2007ac70 	.word	0x2007ac70
   828f8:	2007ac90 	.word	0x2007ac90
   828fc:	2007abd4 	.word	0x2007abd4
   82900:	00081d79 	.word	0x00081d79
   82904:	2007ac94 	.word	0x2007ac94
   82908:	2007ac8c 	.word	0x2007ac8c
   8290c:	2007022c 	.word	0x2007022c
   82910:	00081cf1 	.word	0x00081cf1
   82914:	2007ac08 	.word	0x2007ac08
   82918:	00081c99 	.word	0x00081c99
   8291c:	2007abbc 	.word	0x2007abbc
   82920:	2007ac0c 	.word	0x2007ac0c

00082924 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82928:	4b31      	ldr	r3, [pc, #196]	; (829f0 <xTaskResumeAll+0xcc>)
   8292a:	681b      	ldr	r3, [r3, #0]
   8292c:	b91b      	cbnz	r3, 82936 <xTaskResumeAll+0x12>
   8292e:	4b31      	ldr	r3, [pc, #196]	; (829f4 <xTaskResumeAll+0xd0>)
   82930:	4798      	blx	r3
   82932:	bf00      	nop
   82934:	e7fd      	b.n	82932 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82936:	4b30      	ldr	r3, [pc, #192]	; (829f8 <xTaskResumeAll+0xd4>)
   82938:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8293a:	4b2d      	ldr	r3, [pc, #180]	; (829f0 <xTaskResumeAll+0xcc>)
   8293c:	681a      	ldr	r2, [r3, #0]
   8293e:	3a01      	subs	r2, #1
   82940:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82942:	681b      	ldr	r3, [r3, #0]
   82944:	2b00      	cmp	r3, #0
   82946:	d148      	bne.n	829da <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82948:	4b2c      	ldr	r3, [pc, #176]	; (829fc <xTaskResumeAll+0xd8>)
   8294a:	681b      	ldr	r3, [r3, #0]
   8294c:	2b00      	cmp	r3, #0
   8294e:	d046      	beq.n	829de <xTaskResumeAll+0xba>
   82950:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82952:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 82a28 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   82956:	4f2a      	ldr	r7, [pc, #168]	; (82a00 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82958:	4e2a      	ldr	r6, [pc, #168]	; (82a04 <xTaskResumeAll+0xe0>)
   8295a:	e01d      	b.n	82998 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   8295c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82960:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   82962:	f104 0018 	add.w	r0, r4, #24
   82966:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82968:	f104 0904 	add.w	r9, r4, #4
   8296c:	4648      	mov	r0, r9
   8296e:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82970:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82972:	6832      	ldr	r2, [r6, #0]
   82974:	4293      	cmp	r3, r2
   82976:	bf88      	it	hi
   82978:	6033      	strhi	r3, [r6, #0]
   8297a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8297e:	4822      	ldr	r0, [pc, #136]	; (82a08 <xTaskResumeAll+0xe4>)
   82980:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82984:	4649      	mov	r1, r9
   82986:	4b21      	ldr	r3, [pc, #132]	; (82a0c <xTaskResumeAll+0xe8>)
   82988:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8298a:	4b21      	ldr	r3, [pc, #132]	; (82a10 <xTaskResumeAll+0xec>)
   8298c:	681b      	ldr	r3, [r3, #0]
   8298e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   82992:	429a      	cmp	r2, r3
   82994:	bf28      	it	cs
   82996:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82998:	f8d8 3000 	ldr.w	r3, [r8]
   8299c:	2b00      	cmp	r3, #0
   8299e:	d1dd      	bne.n	8295c <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   829a0:	4b1c      	ldr	r3, [pc, #112]	; (82a14 <xTaskResumeAll+0xf0>)
   829a2:	681b      	ldr	r3, [r3, #0]
   829a4:	b163      	cbz	r3, 829c0 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   829a6:	4b1b      	ldr	r3, [pc, #108]	; (82a14 <xTaskResumeAll+0xf0>)
   829a8:	681b      	ldr	r3, [r3, #0]
   829aa:	b17b      	cbz	r3, 829cc <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   829ac:	4d1a      	ldr	r5, [pc, #104]	; (82a18 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   829ae:	4c19      	ldr	r4, [pc, #100]	; (82a14 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   829b0:	47a8      	blx	r5
						--uxMissedTicks;
   829b2:	6823      	ldr	r3, [r4, #0]
   829b4:	3b01      	subs	r3, #1
   829b6:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   829b8:	6823      	ldr	r3, [r4, #0]
   829ba:	2b00      	cmp	r3, #0
   829bc:	d1f8      	bne.n	829b0 <xTaskResumeAll+0x8c>
   829be:	e005      	b.n	829cc <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   829c0:	2d01      	cmp	r5, #1
   829c2:	d003      	beq.n	829cc <xTaskResumeAll+0xa8>
   829c4:	4b15      	ldr	r3, [pc, #84]	; (82a1c <xTaskResumeAll+0xf8>)
   829c6:	681b      	ldr	r3, [r3, #0]
   829c8:	2b01      	cmp	r3, #1
   829ca:	d10a      	bne.n	829e2 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   829cc:	2200      	movs	r2, #0
   829ce:	4b13      	ldr	r3, [pc, #76]	; (82a1c <xTaskResumeAll+0xf8>)
   829d0:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   829d2:	4b13      	ldr	r3, [pc, #76]	; (82a20 <xTaskResumeAll+0xfc>)
   829d4:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   829d6:	2401      	movs	r4, #1
   829d8:	e004      	b.n	829e4 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   829da:	2400      	movs	r4, #0
   829dc:	e002      	b.n	829e4 <xTaskResumeAll+0xc0>
   829de:	2400      	movs	r4, #0
   829e0:	e000      	b.n	829e4 <xTaskResumeAll+0xc0>
   829e2:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   829e4:	4b0f      	ldr	r3, [pc, #60]	; (82a24 <xTaskResumeAll+0x100>)
   829e6:	4798      	blx	r3

	return xAlreadyYielded;
}
   829e8:	4620      	mov	r0, r4
   829ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   829ee:	bf00      	nop
   829f0:	2007ac70 	.word	0x2007ac70
   829f4:	00081d79 	.word	0x00081d79
   829f8:	00081d89 	.word	0x00081d89
   829fc:	2007acb4 	.word	0x2007acb4
   82a00:	00081cf1 	.word	0x00081cf1
   82a04:	2007ac08 	.word	0x2007ac08
   82a08:	2007ac0c 	.word	0x2007ac0c
   82a0c:	00081c99 	.word	0x00081c99
   82a10:	2007ac74 	.word	0x2007ac74
   82a14:	2007abbc 	.word	0x2007abbc
   82a18:	00082805 	.word	0x00082805
   82a1c:	2007acb0 	.word	0x2007acb0
   82a20:	00081d69 	.word	0x00081d69
   82a24:	00081da9 	.word	0x00081da9
   82a28:	2007ac78 	.word	0x2007ac78

00082a2c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   82a2c:	b538      	push	{r3, r4, r5, lr}
   82a2e:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   82a30:	4605      	mov	r5, r0
   82a32:	b918      	cbnz	r0, 82a3c <vTaskDelayUntil+0x10>
   82a34:	4b19      	ldr	r3, [pc, #100]	; (82a9c <vTaskDelayUntil+0x70>)
   82a36:	4798      	blx	r3
   82a38:	bf00      	nop
   82a3a:	e7fd      	b.n	82a38 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   82a3c:	b919      	cbnz	r1, 82a46 <vTaskDelayUntil+0x1a>
   82a3e:	4b17      	ldr	r3, [pc, #92]	; (82a9c <vTaskDelayUntil+0x70>)
   82a40:	4798      	blx	r3
   82a42:	bf00      	nop
   82a44:	e7fd      	b.n	82a42 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   82a46:	4b16      	ldr	r3, [pc, #88]	; (82aa0 <vTaskDelayUntil+0x74>)
   82a48:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82a4a:	682b      	ldr	r3, [r5, #0]
   82a4c:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   82a4e:	4a15      	ldr	r2, [pc, #84]	; (82aa4 <vTaskDelayUntil+0x78>)
   82a50:	6812      	ldr	r2, [r2, #0]
   82a52:	4293      	cmp	r3, r2
   82a54:	d907      	bls.n	82a66 <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   82a56:	42a3      	cmp	r3, r4
   82a58:	d91c      	bls.n	82a94 <vTaskDelayUntil+0x68>
   82a5a:	4b12      	ldr	r3, [pc, #72]	; (82aa4 <vTaskDelayUntil+0x78>)
   82a5c:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82a5e:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   82a60:	429c      	cmp	r4, r3
   82a62:	d90f      	bls.n	82a84 <vTaskDelayUntil+0x58>
   82a64:	e006      	b.n	82a74 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   82a66:	42a3      	cmp	r3, r4
   82a68:	d812      	bhi.n	82a90 <vTaskDelayUntil+0x64>
   82a6a:	4b0e      	ldr	r3, [pc, #56]	; (82aa4 <vTaskDelayUntil+0x78>)
   82a6c:	681b      	ldr	r3, [r3, #0]
   82a6e:	429c      	cmp	r4, r3
   82a70:	d80e      	bhi.n	82a90 <vTaskDelayUntil+0x64>
   82a72:	e00f      	b.n	82a94 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82a74:	4b0c      	ldr	r3, [pc, #48]	; (82aa8 <vTaskDelayUntil+0x7c>)
   82a76:	6818      	ldr	r0, [r3, #0]
   82a78:	3004      	adds	r0, #4
   82a7a:	4b0c      	ldr	r3, [pc, #48]	; (82aac <vTaskDelayUntil+0x80>)
   82a7c:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82a7e:	4620      	mov	r0, r4
   82a80:	4b0b      	ldr	r3, [pc, #44]	; (82ab0 <vTaskDelayUntil+0x84>)
   82a82:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82a84:	4b0b      	ldr	r3, [pc, #44]	; (82ab4 <vTaskDelayUntil+0x88>)
   82a86:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82a88:	b930      	cbnz	r0, 82a98 <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   82a8a:	4b0b      	ldr	r3, [pc, #44]	; (82ab8 <vTaskDelayUntil+0x8c>)
   82a8c:	4798      	blx	r3
   82a8e:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82a90:	602c      	str	r4, [r5, #0]
   82a92:	e7ef      	b.n	82a74 <vTaskDelayUntil+0x48>
   82a94:	602c      	str	r4, [r5, #0]
   82a96:	e7f5      	b.n	82a84 <vTaskDelayUntil+0x58>
   82a98:	bd38      	pop	{r3, r4, r5, pc}
   82a9a:	bf00      	nop
   82a9c:	00081d79 	.word	0x00081d79
   82aa0:	000827d5 	.word	0x000827d5
   82aa4:	2007ac90 	.word	0x2007ac90
   82aa8:	2007ac74 	.word	0x2007ac74
   82aac:	00081cf1 	.word	0x00081cf1
   82ab0:	0008250d 	.word	0x0008250d
   82ab4:	00082925 	.word	0x00082925
   82ab8:	00081d69 	.word	0x00081d69

00082abc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   82abc:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   82abe:	4604      	mov	r4, r0
   82ac0:	b178      	cbz	r0, 82ae2 <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
   82ac2:	4b09      	ldr	r3, [pc, #36]	; (82ae8 <vTaskDelay+0x2c>)
   82ac4:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   82ac6:	4b09      	ldr	r3, [pc, #36]	; (82aec <vTaskDelay+0x30>)
   82ac8:	681b      	ldr	r3, [r3, #0]
   82aca:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82acc:	4b08      	ldr	r3, [pc, #32]	; (82af0 <vTaskDelay+0x34>)
   82ace:	6818      	ldr	r0, [r3, #0]
   82ad0:	3004      	adds	r0, #4
   82ad2:	4b08      	ldr	r3, [pc, #32]	; (82af4 <vTaskDelay+0x38>)
   82ad4:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82ad6:	4620      	mov	r0, r4
   82ad8:	4b07      	ldr	r3, [pc, #28]	; (82af8 <vTaskDelay+0x3c>)
   82ada:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   82adc:	4b07      	ldr	r3, [pc, #28]	; (82afc <vTaskDelay+0x40>)
   82ade:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82ae0:	b908      	cbnz	r0, 82ae6 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   82ae2:	4b07      	ldr	r3, [pc, #28]	; (82b00 <vTaskDelay+0x44>)
   82ae4:	4798      	blx	r3
   82ae6:	bd10      	pop	{r4, pc}
   82ae8:	000827d5 	.word	0x000827d5
   82aec:	2007ac90 	.word	0x2007ac90
   82af0:	2007ac74 	.word	0x2007ac74
   82af4:	00081cf1 	.word	0x00081cf1
   82af8:	0008250d 	.word	0x0008250d
   82afc:	00082925 	.word	0x00082925
   82b00:	00081d69 	.word	0x00081d69

00082b04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82b04:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82b06:	4d15      	ldr	r5, [pc, #84]	; (82b5c <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82b08:	4e15      	ldr	r6, [pc, #84]	; (82b60 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   82b0a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82b84 <prvIdleTask+0x80>
   82b0e:	e01c      	b.n	82b4a <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82b10:	4b14      	ldr	r3, [pc, #80]	; (82b64 <prvIdleTask+0x60>)
   82b12:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82b14:	4b14      	ldr	r3, [pc, #80]	; (82b68 <prvIdleTask+0x64>)
   82b16:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   82b18:	4b14      	ldr	r3, [pc, #80]	; (82b6c <prvIdleTask+0x68>)
   82b1a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82b1c:	b1ac      	cbz	r4, 82b4a <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82b1e:	4b14      	ldr	r3, [pc, #80]	; (82b70 <prvIdleTask+0x6c>)
   82b20:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   82b22:	4b11      	ldr	r3, [pc, #68]	; (82b68 <prvIdleTask+0x64>)
   82b24:	68db      	ldr	r3, [r3, #12]
   82b26:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82b28:	1d20      	adds	r0, r4, #4
   82b2a:	4b12      	ldr	r3, [pc, #72]	; (82b74 <prvIdleTask+0x70>)
   82b2c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82b2e:	4b12      	ldr	r3, [pc, #72]	; (82b78 <prvIdleTask+0x74>)
   82b30:	681a      	ldr	r2, [r3, #0]
   82b32:	3a01      	subs	r2, #1
   82b34:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   82b36:	682b      	ldr	r3, [r5, #0]
   82b38:	3b01      	subs	r3, #1
   82b3a:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   82b3c:	4b0f      	ldr	r3, [pc, #60]	; (82b7c <prvIdleTask+0x78>)
   82b3e:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82b40:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82b42:	4f0f      	ldr	r7, [pc, #60]	; (82b80 <prvIdleTask+0x7c>)
   82b44:	47b8      	blx	r7
		vPortFree( pxTCB );
   82b46:	4620      	mov	r0, r4
   82b48:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82b4a:	682b      	ldr	r3, [r5, #0]
   82b4c:	2b00      	cmp	r3, #0
   82b4e:	d1df      	bne.n	82b10 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82b50:	6833      	ldr	r3, [r6, #0]
   82b52:	2b01      	cmp	r3, #1
   82b54:	d9f9      	bls.n	82b4a <prvIdleTask+0x46>
			{
				taskYIELD();
   82b56:	47c0      	blx	r8
   82b58:	e7f7      	b.n	82b4a <prvIdleTask+0x46>
   82b5a:	bf00      	nop
   82b5c:	2007abdc 	.word	0x2007abdc
   82b60:	2007ac0c 	.word	0x2007ac0c
   82b64:	000827d5 	.word	0x000827d5
   82b68:	2007abe0 	.word	0x2007abe0
   82b6c:	00082925 	.word	0x00082925
   82b70:	00081d89 	.word	0x00081d89
   82b74:	00081cf1 	.word	0x00081cf1
   82b78:	2007acb4 	.word	0x2007acb4
   82b7c:	00081da9 	.word	0x00081da9
   82b80:	00081f99 	.word	0x00081f99
   82b84:	00081d69 	.word	0x00081d69

00082b88 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82b88:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82b8a:	4b1d      	ldr	r3, [pc, #116]	; (82c00 <vTaskSwitchContext+0x78>)
   82b8c:	681b      	ldr	r3, [r3, #0]
   82b8e:	b95b      	cbnz	r3, 82ba8 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82b90:	4b1c      	ldr	r3, [pc, #112]	; (82c04 <vTaskSwitchContext+0x7c>)
   82b92:	681b      	ldr	r3, [r3, #0]
   82b94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82b98:	009b      	lsls	r3, r3, #2
   82b9a:	4a1b      	ldr	r2, [pc, #108]	; (82c08 <vTaskSwitchContext+0x80>)
   82b9c:	58d3      	ldr	r3, [r2, r3]
   82b9e:	b9cb      	cbnz	r3, 82bd4 <vTaskSwitchContext+0x4c>
   82ba0:	4b18      	ldr	r3, [pc, #96]	; (82c04 <vTaskSwitchContext+0x7c>)
   82ba2:	681b      	ldr	r3, [r3, #0]
   82ba4:	b953      	cbnz	r3, 82bbc <vTaskSwitchContext+0x34>
   82ba6:	e005      	b.n	82bb4 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   82ba8:	2201      	movs	r2, #1
   82baa:	4b18      	ldr	r3, [pc, #96]	; (82c0c <vTaskSwitchContext+0x84>)
   82bac:	601a      	str	r2, [r3, #0]
   82bae:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82bb0:	681a      	ldr	r2, [r3, #0]
   82bb2:	b92a      	cbnz	r2, 82bc0 <vTaskSwitchContext+0x38>
   82bb4:	4b16      	ldr	r3, [pc, #88]	; (82c10 <vTaskSwitchContext+0x88>)
   82bb6:	4798      	blx	r3
   82bb8:	bf00      	nop
   82bba:	e7fd      	b.n	82bb8 <vTaskSwitchContext+0x30>
   82bbc:	4b11      	ldr	r3, [pc, #68]	; (82c04 <vTaskSwitchContext+0x7c>)
   82bbe:	4912      	ldr	r1, [pc, #72]	; (82c08 <vTaskSwitchContext+0x80>)
   82bc0:	681a      	ldr	r2, [r3, #0]
   82bc2:	3a01      	subs	r2, #1
   82bc4:	601a      	str	r2, [r3, #0]
   82bc6:	681a      	ldr	r2, [r3, #0]
   82bc8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82bcc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82bd0:	2a00      	cmp	r2, #0
   82bd2:	d0ed      	beq.n	82bb0 <vTaskSwitchContext+0x28>
   82bd4:	4b0b      	ldr	r3, [pc, #44]	; (82c04 <vTaskSwitchContext+0x7c>)
   82bd6:	681b      	ldr	r3, [r3, #0]
   82bd8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82bdc:	4a0a      	ldr	r2, [pc, #40]	; (82c08 <vTaskSwitchContext+0x80>)
   82bde:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82be2:	685a      	ldr	r2, [r3, #4]
   82be4:	6852      	ldr	r2, [r2, #4]
   82be6:	605a      	str	r2, [r3, #4]
   82be8:	f103 0108 	add.w	r1, r3, #8
   82bec:	428a      	cmp	r2, r1
   82bee:	bf04      	itt	eq
   82bf0:	6852      	ldreq	r2, [r2, #4]
   82bf2:	605a      	streq	r2, [r3, #4]
   82bf4:	685b      	ldr	r3, [r3, #4]
   82bf6:	68da      	ldr	r2, [r3, #12]
   82bf8:	4b06      	ldr	r3, [pc, #24]	; (82c14 <vTaskSwitchContext+0x8c>)
   82bfa:	601a      	str	r2, [r3, #0]
   82bfc:	bd08      	pop	{r3, pc}
   82bfe:	bf00      	nop
   82c00:	2007ac70 	.word	0x2007ac70
   82c04:	2007ac08 	.word	0x2007ac08
   82c08:	2007ac0c 	.word	0x2007ac0c
   82c0c:	2007acb0 	.word	0x2007acb0
   82c10:	00081d79 	.word	0x00081d79
   82c14:	2007ac74 	.word	0x2007ac74

00082c18 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   82c18:	b538      	push	{r3, r4, r5, lr}
   82c1a:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82c1c:	b918      	cbnz	r0, 82c26 <vTaskPlaceOnEventList+0xe>
   82c1e:	4b0e      	ldr	r3, [pc, #56]	; (82c58 <vTaskPlaceOnEventList+0x40>)
   82c20:	4798      	blx	r3
   82c22:	bf00      	nop
   82c24:	e7fd      	b.n	82c22 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82c26:	4d0d      	ldr	r5, [pc, #52]	; (82c5c <vTaskPlaceOnEventList+0x44>)
   82c28:	6829      	ldr	r1, [r5, #0]
   82c2a:	3118      	adds	r1, #24
   82c2c:	4b0c      	ldr	r3, [pc, #48]	; (82c60 <vTaskPlaceOnEventList+0x48>)
   82c2e:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82c30:	6828      	ldr	r0, [r5, #0]
   82c32:	3004      	adds	r0, #4
   82c34:	4b0b      	ldr	r3, [pc, #44]	; (82c64 <vTaskPlaceOnEventList+0x4c>)
   82c36:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82c38:	f1b4 3fff 	cmp.w	r4, #4294967295
   82c3c:	d105      	bne.n	82c4a <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82c3e:	6829      	ldr	r1, [r5, #0]
   82c40:	4809      	ldr	r0, [pc, #36]	; (82c68 <vTaskPlaceOnEventList+0x50>)
   82c42:	3104      	adds	r1, #4
   82c44:	4b09      	ldr	r3, [pc, #36]	; (82c6c <vTaskPlaceOnEventList+0x54>)
   82c46:	4798      	blx	r3
   82c48:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82c4a:	4b09      	ldr	r3, [pc, #36]	; (82c70 <vTaskPlaceOnEventList+0x58>)
   82c4c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82c4e:	4420      	add	r0, r4
   82c50:	4b08      	ldr	r3, [pc, #32]	; (82c74 <vTaskPlaceOnEventList+0x5c>)
   82c52:	4798      	blx	r3
   82c54:	bd38      	pop	{r3, r4, r5, pc}
   82c56:	bf00      	nop
   82c58:	00081d79 	.word	0x00081d79
   82c5c:	2007ac74 	.word	0x2007ac74
   82c60:	00081cb5 	.word	0x00081cb5
   82c64:	00081cf1 	.word	0x00081cf1
   82c68:	2007abc0 	.word	0x2007abc0
   82c6c:	00081c99 	.word	0x00081c99
   82c70:	2007ac90 	.word	0x2007ac90
   82c74:	0008250d 	.word	0x0008250d

00082c78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82c78:	b538      	push	{r3, r4, r5, lr}
   82c7a:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82c7c:	b918      	cbnz	r0, 82c86 <vTaskPlaceOnEventListRestricted+0xe>
   82c7e:	4b09      	ldr	r3, [pc, #36]	; (82ca4 <vTaskPlaceOnEventListRestricted+0x2c>)
   82c80:	4798      	blx	r3
   82c82:	bf00      	nop
   82c84:	e7fd      	b.n	82c82 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82c86:	4c08      	ldr	r4, [pc, #32]	; (82ca8 <vTaskPlaceOnEventListRestricted+0x30>)
   82c88:	6821      	ldr	r1, [r4, #0]
   82c8a:	3118      	adds	r1, #24
   82c8c:	4b07      	ldr	r3, [pc, #28]	; (82cac <vTaskPlaceOnEventListRestricted+0x34>)
   82c8e:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82c90:	6820      	ldr	r0, [r4, #0]
   82c92:	3004      	adds	r0, #4
   82c94:	4b06      	ldr	r3, [pc, #24]	; (82cb0 <vTaskPlaceOnEventListRestricted+0x38>)
   82c96:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82c98:	4b06      	ldr	r3, [pc, #24]	; (82cb4 <vTaskPlaceOnEventListRestricted+0x3c>)
   82c9a:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82c9c:	4428      	add	r0, r5
   82c9e:	4b06      	ldr	r3, [pc, #24]	; (82cb8 <vTaskPlaceOnEventListRestricted+0x40>)
   82ca0:	4798      	blx	r3
   82ca2:	bd38      	pop	{r3, r4, r5, pc}
   82ca4:	00081d79 	.word	0x00081d79
   82ca8:	2007ac74 	.word	0x2007ac74
   82cac:	00081c99 	.word	0x00081c99
   82cb0:	00081cf1 	.word	0x00081cf1
   82cb4:	2007ac90 	.word	0x2007ac90
   82cb8:	0008250d 	.word	0x0008250d

00082cbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82cbc:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82cbe:	68c3      	ldr	r3, [r0, #12]
   82cc0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82cc2:	b91c      	cbnz	r4, 82ccc <xTaskRemoveFromEventList+0x10>
   82cc4:	4b16      	ldr	r3, [pc, #88]	; (82d20 <xTaskRemoveFromEventList+0x64>)
   82cc6:	4798      	blx	r3
   82cc8:	bf00      	nop
   82cca:	e7fd      	b.n	82cc8 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82ccc:	f104 0518 	add.w	r5, r4, #24
   82cd0:	4628      	mov	r0, r5
   82cd2:	4b14      	ldr	r3, [pc, #80]	; (82d24 <xTaskRemoveFromEventList+0x68>)
   82cd4:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82cd6:	4b14      	ldr	r3, [pc, #80]	; (82d28 <xTaskRemoveFromEventList+0x6c>)
   82cd8:	681b      	ldr	r3, [r3, #0]
   82cda:	b99b      	cbnz	r3, 82d04 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82cdc:	1d25      	adds	r5, r4, #4
   82cde:	4628      	mov	r0, r5
   82ce0:	4b10      	ldr	r3, [pc, #64]	; (82d24 <xTaskRemoveFromEventList+0x68>)
   82ce2:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82ce4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82ce6:	4a11      	ldr	r2, [pc, #68]	; (82d2c <xTaskRemoveFromEventList+0x70>)
   82ce8:	6812      	ldr	r2, [r2, #0]
   82cea:	4293      	cmp	r3, r2
   82cec:	bf84      	itt	hi
   82cee:	4a0f      	ldrhi	r2, [pc, #60]	; (82d2c <xTaskRemoveFromEventList+0x70>)
   82cf0:	6013      	strhi	r3, [r2, #0]
   82cf2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82cf6:	480e      	ldr	r0, [pc, #56]	; (82d30 <xTaskRemoveFromEventList+0x74>)
   82cf8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82cfc:	4629      	mov	r1, r5
   82cfe:	4b0d      	ldr	r3, [pc, #52]	; (82d34 <xTaskRemoveFromEventList+0x78>)
   82d00:	4798      	blx	r3
   82d02:	e003      	b.n	82d0c <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82d04:	480c      	ldr	r0, [pc, #48]	; (82d38 <xTaskRemoveFromEventList+0x7c>)
   82d06:	4629      	mov	r1, r5
   82d08:	4b0a      	ldr	r3, [pc, #40]	; (82d34 <xTaskRemoveFromEventList+0x78>)
   82d0a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82d0c:	4b0b      	ldr	r3, [pc, #44]	; (82d3c <xTaskRemoveFromEventList+0x80>)
   82d0e:	681b      	ldr	r3, [r3, #0]
   82d10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82d14:	4298      	cmp	r0, r3
   82d16:	bf34      	ite	cc
   82d18:	2000      	movcc	r0, #0
   82d1a:	2001      	movcs	r0, #1
   82d1c:	bd38      	pop	{r3, r4, r5, pc}
   82d1e:	bf00      	nop
   82d20:	00081d79 	.word	0x00081d79
   82d24:	00081cf1 	.word	0x00081cf1
   82d28:	2007ac70 	.word	0x2007ac70
   82d2c:	2007ac08 	.word	0x2007ac08
   82d30:	2007ac0c 	.word	0x2007ac0c
   82d34:	00081c99 	.word	0x00081c99
   82d38:	2007ac78 	.word	0x2007ac78
   82d3c:	2007ac74 	.word	0x2007ac74

00082d40 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82d40:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82d42:	b918      	cbnz	r0, 82d4c <vTaskSetTimeOutState+0xc>
   82d44:	4b05      	ldr	r3, [pc, #20]	; (82d5c <vTaskSetTimeOutState+0x1c>)
   82d46:	4798      	blx	r3
   82d48:	bf00      	nop
   82d4a:	e7fd      	b.n	82d48 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82d4c:	4a04      	ldr	r2, [pc, #16]	; (82d60 <vTaskSetTimeOutState+0x20>)
   82d4e:	6812      	ldr	r2, [r2, #0]
   82d50:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82d52:	4a04      	ldr	r2, [pc, #16]	; (82d64 <vTaskSetTimeOutState+0x24>)
   82d54:	6812      	ldr	r2, [r2, #0]
   82d56:	6042      	str	r2, [r0, #4]
   82d58:	bd08      	pop	{r3, pc}
   82d5a:	bf00      	nop
   82d5c:	00081d79 	.word	0x00081d79
   82d60:	2007ac8c 	.word	0x2007ac8c
   82d64:	2007ac90 	.word	0x2007ac90

00082d68 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82d68:	b538      	push	{r3, r4, r5, lr}
   82d6a:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82d6c:	4604      	mov	r4, r0
   82d6e:	b918      	cbnz	r0, 82d78 <xTaskCheckForTimeOut+0x10>
   82d70:	4b18      	ldr	r3, [pc, #96]	; (82dd4 <xTaskCheckForTimeOut+0x6c>)
   82d72:	4798      	blx	r3
   82d74:	bf00      	nop
   82d76:	e7fd      	b.n	82d74 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82d78:	b919      	cbnz	r1, 82d82 <xTaskCheckForTimeOut+0x1a>
   82d7a:	4b16      	ldr	r3, [pc, #88]	; (82dd4 <xTaskCheckForTimeOut+0x6c>)
   82d7c:	4798      	blx	r3
   82d7e:	bf00      	nop
   82d80:	e7fd      	b.n	82d7e <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82d82:	4b15      	ldr	r3, [pc, #84]	; (82dd8 <xTaskCheckForTimeOut+0x70>)
   82d84:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82d86:	682b      	ldr	r3, [r5, #0]
   82d88:	f1b3 3fff 	cmp.w	r3, #4294967295
   82d8c:	d019      	beq.n	82dc2 <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82d8e:	4a13      	ldr	r2, [pc, #76]	; (82ddc <xTaskCheckForTimeOut+0x74>)
   82d90:	6811      	ldr	r1, [r2, #0]
   82d92:	6822      	ldr	r2, [r4, #0]
   82d94:	428a      	cmp	r2, r1
   82d96:	d004      	beq.n	82da2 <xTaskCheckForTimeOut+0x3a>
   82d98:	4a11      	ldr	r2, [pc, #68]	; (82de0 <xTaskCheckForTimeOut+0x78>)
   82d9a:	6811      	ldr	r1, [r2, #0]
   82d9c:	6862      	ldr	r2, [r4, #4]
   82d9e:	428a      	cmp	r2, r1
   82da0:	d911      	bls.n	82dc6 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82da2:	4a0f      	ldr	r2, [pc, #60]	; (82de0 <xTaskCheckForTimeOut+0x78>)
   82da4:	6811      	ldr	r1, [r2, #0]
   82da6:	6862      	ldr	r2, [r4, #4]
   82da8:	1a89      	subs	r1, r1, r2
   82daa:	428b      	cmp	r3, r1
   82dac:	d90d      	bls.n	82dca <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82dae:	490c      	ldr	r1, [pc, #48]	; (82de0 <xTaskCheckForTimeOut+0x78>)
   82db0:	6809      	ldr	r1, [r1, #0]
   82db2:	1a52      	subs	r2, r2, r1
   82db4:	4413      	add	r3, r2
   82db6:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82db8:	4620      	mov	r0, r4
   82dba:	4b0a      	ldr	r3, [pc, #40]	; (82de4 <xTaskCheckForTimeOut+0x7c>)
   82dbc:	4798      	blx	r3
			xReturn = pdFALSE;
   82dbe:	2400      	movs	r4, #0
   82dc0:	e004      	b.n	82dcc <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82dc2:	2400      	movs	r4, #0
   82dc4:	e002      	b.n	82dcc <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82dc6:	2401      	movs	r4, #1
   82dc8:	e000      	b.n	82dcc <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82dca:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82dcc:	4b06      	ldr	r3, [pc, #24]	; (82de8 <xTaskCheckForTimeOut+0x80>)
   82dce:	4798      	blx	r3

	return xReturn;
}
   82dd0:	4620      	mov	r0, r4
   82dd2:	bd38      	pop	{r3, r4, r5, pc}
   82dd4:	00081d79 	.word	0x00081d79
   82dd8:	00081d89 	.word	0x00081d89
   82ddc:	2007ac8c 	.word	0x2007ac8c
   82de0:	2007ac90 	.word	0x2007ac90
   82de4:	00082d41 	.word	0x00082d41
   82de8:	00081da9 	.word	0x00081da9

00082dec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82dec:	2201      	movs	r2, #1
   82dee:	4b01      	ldr	r3, [pc, #4]	; (82df4 <vTaskMissedYield+0x8>)
   82df0:	601a      	str	r2, [r3, #0]
   82df2:	4770      	bx	lr
   82df4:	2007acb0 	.word	0x2007acb0

00082df8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82df8:	4b01      	ldr	r3, [pc, #4]	; (82e00 <xTaskGetCurrentTaskHandle+0x8>)
   82dfa:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82dfc:	4770      	bx	lr
   82dfe:	bf00      	nop
   82e00:	2007ac74 	.word	0x2007ac74

00082e04 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82e04:	4b05      	ldr	r3, [pc, #20]	; (82e1c <xTaskGetSchedulerState+0x18>)
   82e06:	681b      	ldr	r3, [r3, #0]
   82e08:	b133      	cbz	r3, 82e18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82e0a:	4b05      	ldr	r3, [pc, #20]	; (82e20 <xTaskGetSchedulerState+0x1c>)
   82e0c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82e0e:	2b00      	cmp	r3, #0
   82e10:	bf14      	ite	ne
   82e12:	2002      	movne	r0, #2
   82e14:	2001      	moveq	r0, #1
   82e16:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82e18:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82e1a:	4770      	bx	lr
   82e1c:	2007abd8 	.word	0x2007abd8
   82e20:	2007ac70 	.word	0x2007ac70

00082e24 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82e24:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82e26:	4604      	mov	r4, r0
   82e28:	2800      	cmp	r0, #0
   82e2a:	d02e      	beq.n	82e8a <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82e2c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82e2e:	4a17      	ldr	r2, [pc, #92]	; (82e8c <vTaskPriorityInherit+0x68>)
   82e30:	6812      	ldr	r2, [r2, #0]
   82e32:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82e34:	4293      	cmp	r3, r2
   82e36:	d228      	bcs.n	82e8a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82e38:	4a14      	ldr	r2, [pc, #80]	; (82e8c <vTaskPriorityInherit+0x68>)
   82e3a:	6812      	ldr	r2, [r2, #0]
   82e3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82e3e:	f1c2 0205 	rsb	r2, r2, #5
   82e42:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82e44:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e48:	4a11      	ldr	r2, [pc, #68]	; (82e90 <vTaskPriorityInherit+0x6c>)
   82e4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82e4e:	6942      	ldr	r2, [r0, #20]
   82e50:	429a      	cmp	r2, r3
   82e52:	d116      	bne.n	82e82 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82e54:	1d05      	adds	r5, r0, #4
   82e56:	4628      	mov	r0, r5
   82e58:	4b0e      	ldr	r3, [pc, #56]	; (82e94 <vTaskPriorityInherit+0x70>)
   82e5a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82e5c:	4b0b      	ldr	r3, [pc, #44]	; (82e8c <vTaskPriorityInherit+0x68>)
   82e5e:	681b      	ldr	r3, [r3, #0]
   82e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82e62:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82e64:	4a0c      	ldr	r2, [pc, #48]	; (82e98 <vTaskPriorityInherit+0x74>)
   82e66:	6812      	ldr	r2, [r2, #0]
   82e68:	4293      	cmp	r3, r2
   82e6a:	bf84      	itt	hi
   82e6c:	4a0a      	ldrhi	r2, [pc, #40]	; (82e98 <vTaskPriorityInherit+0x74>)
   82e6e:	6013      	strhi	r3, [r2, #0]
   82e70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e74:	4806      	ldr	r0, [pc, #24]	; (82e90 <vTaskPriorityInherit+0x6c>)
   82e76:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82e7a:	4629      	mov	r1, r5
   82e7c:	4b07      	ldr	r3, [pc, #28]	; (82e9c <vTaskPriorityInherit+0x78>)
   82e7e:	4798      	blx	r3
   82e80:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82e82:	4b02      	ldr	r3, [pc, #8]	; (82e8c <vTaskPriorityInherit+0x68>)
   82e84:	681b      	ldr	r3, [r3, #0]
   82e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82e88:	62c3      	str	r3, [r0, #44]	; 0x2c
   82e8a:	bd38      	pop	{r3, r4, r5, pc}
   82e8c:	2007ac74 	.word	0x2007ac74
   82e90:	2007ac0c 	.word	0x2007ac0c
   82e94:	00081cf1 	.word	0x00081cf1
   82e98:	2007ac08 	.word	0x2007ac08
   82e9c:	00081c99 	.word	0x00081c99

00082ea0 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   82ea0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82ea2:	4604      	mov	r4, r0
   82ea4:	b1d0      	cbz	r0, 82edc <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82ea6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82ea8:	6c83      	ldr	r3, [r0, #72]	; 0x48
   82eaa:	429a      	cmp	r2, r3
   82eac:	d016      	beq.n	82edc <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82eae:	1d05      	adds	r5, r0, #4
   82eb0:	4628      	mov	r0, r5
   82eb2:	4b0b      	ldr	r3, [pc, #44]	; (82ee0 <vTaskPriorityDisinherit+0x40>)
   82eb4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82eb6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82eb8:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82eba:	f1c3 0205 	rsb	r2, r3, #5
   82ebe:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82ec0:	4a08      	ldr	r2, [pc, #32]	; (82ee4 <vTaskPriorityDisinherit+0x44>)
   82ec2:	6812      	ldr	r2, [r2, #0]
   82ec4:	4293      	cmp	r3, r2
   82ec6:	bf84      	itt	hi
   82ec8:	4a06      	ldrhi	r2, [pc, #24]	; (82ee4 <vTaskPriorityDisinherit+0x44>)
   82eca:	6013      	strhi	r3, [r2, #0]
   82ecc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82ed0:	4805      	ldr	r0, [pc, #20]	; (82ee8 <vTaskPriorityDisinherit+0x48>)
   82ed2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82ed6:	4629      	mov	r1, r5
   82ed8:	4b04      	ldr	r3, [pc, #16]	; (82eec <vTaskPriorityDisinherit+0x4c>)
   82eda:	4798      	blx	r3
   82edc:	bd38      	pop	{r3, r4, r5, pc}
   82ede:	bf00      	nop
   82ee0:	00081cf1 	.word	0x00081cf1
   82ee4:	2007ac08 	.word	0x2007ac08
   82ee8:	2007ac0c 	.word	0x2007ac0c
   82eec:	00081c99 	.word	0x00081c99

00082ef0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82ef0:	b510      	push	{r4, lr}
   82ef2:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82ef4:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82ef6:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82ef8:	4291      	cmp	r1, r2
   82efa:	d80a      	bhi.n	82f12 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82efc:	1ad2      	subs	r2, r2, r3
   82efe:	6981      	ldr	r1, [r0, #24]
   82f00:	428a      	cmp	r2, r1
   82f02:	d211      	bcs.n	82f28 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82f04:	4b0a      	ldr	r3, [pc, #40]	; (82f30 <prvInsertTimerInActiveList+0x40>)
   82f06:	6818      	ldr	r0, [r3, #0]
   82f08:	1d21      	adds	r1, r4, #4
   82f0a:	4b0a      	ldr	r3, [pc, #40]	; (82f34 <prvInsertTimerInActiveList+0x44>)
   82f0c:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82f0e:	2000      	movs	r0, #0
   82f10:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82f12:	429a      	cmp	r2, r3
   82f14:	d201      	bcs.n	82f1a <prvInsertTimerInActiveList+0x2a>
   82f16:	4299      	cmp	r1, r3
   82f18:	d208      	bcs.n	82f2c <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82f1a:	4b07      	ldr	r3, [pc, #28]	; (82f38 <prvInsertTimerInActiveList+0x48>)
   82f1c:	6818      	ldr	r0, [r3, #0]
   82f1e:	1d21      	adds	r1, r4, #4
   82f20:	4b04      	ldr	r3, [pc, #16]	; (82f34 <prvInsertTimerInActiveList+0x44>)
   82f22:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82f24:	2000      	movs	r0, #0
   82f26:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82f28:	2001      	movs	r0, #1
   82f2a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82f2c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82f2e:	bd10      	pop	{r4, pc}
   82f30:	2007acf0 	.word	0x2007acf0
   82f34:	00081cb5 	.word	0x00081cb5
   82f38:	2007acbc 	.word	0x2007acbc

00082f3c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82f3c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82f3e:	4b0d      	ldr	r3, [pc, #52]	; (82f74 <prvCheckForValidListAndQueue+0x38>)
   82f40:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82f42:	4b0d      	ldr	r3, [pc, #52]	; (82f78 <prvCheckForValidListAndQueue+0x3c>)
   82f44:	681b      	ldr	r3, [r3, #0]
   82f46:	b98b      	cbnz	r3, 82f6c <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82f48:	4d0c      	ldr	r5, [pc, #48]	; (82f7c <prvCheckForValidListAndQueue+0x40>)
   82f4a:	4628      	mov	r0, r5
   82f4c:	4e0c      	ldr	r6, [pc, #48]	; (82f80 <prvCheckForValidListAndQueue+0x44>)
   82f4e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82f50:	4c0c      	ldr	r4, [pc, #48]	; (82f84 <prvCheckForValidListAndQueue+0x48>)
   82f52:	4620      	mov	r0, r4
   82f54:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82f56:	4b0c      	ldr	r3, [pc, #48]	; (82f88 <prvCheckForValidListAndQueue+0x4c>)
   82f58:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82f5a:	4b0c      	ldr	r3, [pc, #48]	; (82f8c <prvCheckForValidListAndQueue+0x50>)
   82f5c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82f5e:	2005      	movs	r0, #5
   82f60:	210c      	movs	r1, #12
   82f62:	2200      	movs	r2, #0
   82f64:	4b0a      	ldr	r3, [pc, #40]	; (82f90 <prvCheckForValidListAndQueue+0x54>)
   82f66:	4798      	blx	r3
   82f68:	4b03      	ldr	r3, [pc, #12]	; (82f78 <prvCheckForValidListAndQueue+0x3c>)
   82f6a:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82f6c:	4b09      	ldr	r3, [pc, #36]	; (82f94 <prvCheckForValidListAndQueue+0x58>)
   82f6e:	4798      	blx	r3
   82f70:	bd70      	pop	{r4, r5, r6, pc}
   82f72:	bf00      	nop
   82f74:	00081d89 	.word	0x00081d89
   82f78:	2007acec 	.word	0x2007acec
   82f7c:	2007acc0 	.word	0x2007acc0
   82f80:	00081c79 	.word	0x00081c79
   82f84:	2007acd4 	.word	0x2007acd4
   82f88:	2007acbc 	.word	0x2007acbc
   82f8c:	2007acf0 	.word	0x2007acf0
   82f90:	00082161 	.word	0x00082161
   82f94:	00081da9 	.word	0x00081da9

00082f98 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82f98:	b510      	push	{r4, lr}
   82f9a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   82f9c:	4b0b      	ldr	r3, [pc, #44]	; (82fcc <xTimerCreateTimerTask+0x34>)
   82f9e:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82fa0:	4b0b      	ldr	r3, [pc, #44]	; (82fd0 <xTimerCreateTimerTask+0x38>)
   82fa2:	681b      	ldr	r3, [r3, #0]
   82fa4:	b163      	cbz	r3, 82fc0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82fa6:	2304      	movs	r3, #4
   82fa8:	9300      	str	r3, [sp, #0]
   82faa:	2300      	movs	r3, #0
   82fac:	9301      	str	r3, [sp, #4]
   82fae:	9302      	str	r3, [sp, #8]
   82fb0:	9303      	str	r3, [sp, #12]
   82fb2:	4808      	ldr	r0, [pc, #32]	; (82fd4 <xTimerCreateTimerTask+0x3c>)
   82fb4:	4908      	ldr	r1, [pc, #32]	; (82fd8 <xTimerCreateTimerTask+0x40>)
   82fb6:	f44f 7282 	mov.w	r2, #260	; 0x104
   82fba:	4c08      	ldr	r4, [pc, #32]	; (82fdc <xTimerCreateTimerTask+0x44>)
   82fbc:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   82fbe:	b918      	cbnz	r0, 82fc8 <xTimerCreateTimerTask+0x30>
   82fc0:	4b07      	ldr	r3, [pc, #28]	; (82fe0 <xTimerCreateTimerTask+0x48>)
   82fc2:	4798      	blx	r3
   82fc4:	bf00      	nop
   82fc6:	e7fd      	b.n	82fc4 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82fc8:	b004      	add	sp, #16
   82fca:	bd10      	pop	{r4, pc}
   82fcc:	00082f3d 	.word	0x00082f3d
   82fd0:	2007acec 	.word	0x2007acec
   82fd4:	000830ed 	.word	0x000830ed
   82fd8:	0008ae1c 	.word	0x0008ae1c
   82fdc:	00082565 	.word	0x00082565
   82fe0:	00081d79 	.word	0x00081d79

00082fe4 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82fe4:	b510      	push	{r4, lr}
   82fe6:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82fe8:	4c0f      	ldr	r4, [pc, #60]	; (83028 <xTimerGenericCommand+0x44>)
   82fea:	6824      	ldr	r4, [r4, #0]
   82fec:	b1c4      	cbz	r4, 83020 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82fee:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82ff0:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82ff2:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82ff4:	b96b      	cbnz	r3, 83012 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82ff6:	4b0d      	ldr	r3, [pc, #52]	; (8302c <xTimerGenericCommand+0x48>)
   82ff8:	4798      	blx	r3
   82ffa:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82ffc:	4b0a      	ldr	r3, [pc, #40]	; (83028 <xTimerGenericCommand+0x44>)
   82ffe:	6818      	ldr	r0, [r3, #0]
   83000:	a901      	add	r1, sp, #4
   83002:	bf07      	ittee	eq
   83004:	9a06      	ldreq	r2, [sp, #24]
   83006:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   83008:	2200      	movne	r2, #0
   8300a:	4613      	movne	r3, r2
   8300c:	4c08      	ldr	r4, [pc, #32]	; (83030 <xTimerGenericCommand+0x4c>)
   8300e:	47a0      	blx	r4
   83010:	e007      	b.n	83022 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   83012:	4620      	mov	r0, r4
   83014:	a901      	add	r1, sp, #4
   83016:	461a      	mov	r2, r3
   83018:	2300      	movs	r3, #0
   8301a:	4c06      	ldr	r4, [pc, #24]	; (83034 <xTimerGenericCommand+0x50>)
   8301c:	47a0      	blx	r4
   8301e:	e000      	b.n	83022 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   83020:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   83022:	b004      	add	sp, #16
   83024:	bd10      	pop	{r4, pc}
   83026:	bf00      	nop
   83028:	2007acec 	.word	0x2007acec
   8302c:	00082e05 	.word	0x00082e05
   83030:	000821b9 	.word	0x000821b9
   83034:	000822d5 	.word	0x000822d5

00083038 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   83038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8303c:	b082      	sub	sp, #8
   8303e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   83040:	4b22      	ldr	r3, [pc, #136]	; (830cc <prvSampleTimeNow+0x94>)
   83042:	4798      	blx	r3
   83044:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   83046:	4b22      	ldr	r3, [pc, #136]	; (830d0 <prvSampleTimeNow+0x98>)
   83048:	681b      	ldr	r3, [r3, #0]
   8304a:	4298      	cmp	r0, r3
   8304c:	d234      	bcs.n	830b8 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8304e:	4e21      	ldr	r6, [pc, #132]	; (830d4 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   83050:	4f21      	ldr	r7, [pc, #132]	; (830d8 <prvSampleTimeNow+0xa0>)
   83052:	e024      	b.n	8309e <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83054:	68da      	ldr	r2, [r3, #12]
   83056:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8305a:	68db      	ldr	r3, [r3, #12]
   8305c:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8305e:	1d25      	adds	r5, r4, #4
   83060:	4628      	mov	r0, r5
   83062:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83064:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83066:	4620      	mov	r0, r4
   83068:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8306a:	69e3      	ldr	r3, [r4, #28]
   8306c:	2b01      	cmp	r3, #1
   8306e:	d116      	bne.n	8309e <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   83070:	69a3      	ldr	r3, [r4, #24]
   83072:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   83074:	4553      	cmp	r3, sl
   83076:	d906      	bls.n	83086 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83078:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8307a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8307c:	6830      	ldr	r0, [r6, #0]
   8307e:	4629      	mov	r1, r5
   83080:	4b16      	ldr	r3, [pc, #88]	; (830dc <prvSampleTimeNow+0xa4>)
   83082:	4798      	blx	r3
   83084:	e00b      	b.n	8309e <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   83086:	2300      	movs	r3, #0
   83088:	9300      	str	r3, [sp, #0]
   8308a:	4620      	mov	r0, r4
   8308c:	4619      	mov	r1, r3
   8308e:	4652      	mov	r2, sl
   83090:	4c13      	ldr	r4, [pc, #76]	; (830e0 <prvSampleTimeNow+0xa8>)
   83092:	47a0      	blx	r4
				configASSERT( xResult );
   83094:	b918      	cbnz	r0, 8309e <prvSampleTimeNow+0x66>
   83096:	4b13      	ldr	r3, [pc, #76]	; (830e4 <prvSampleTimeNow+0xac>)
   83098:	4798      	blx	r3
   8309a:	bf00      	nop
   8309c:	e7fd      	b.n	8309a <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8309e:	6833      	ldr	r3, [r6, #0]
   830a0:	681a      	ldr	r2, [r3, #0]
   830a2:	2a00      	cmp	r2, #0
   830a4:	d1d6      	bne.n	83054 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   830a6:	4a10      	ldr	r2, [pc, #64]	; (830e8 <prvSampleTimeNow+0xb0>)
   830a8:	6811      	ldr	r1, [r2, #0]
   830aa:	480a      	ldr	r0, [pc, #40]	; (830d4 <prvSampleTimeNow+0x9c>)
   830ac:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   830ae:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   830b0:	2301      	movs	r3, #1
   830b2:	f8c9 3000 	str.w	r3, [r9]
   830b6:	e002      	b.n	830be <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   830b8:	2300      	movs	r3, #0
   830ba:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   830be:	4b04      	ldr	r3, [pc, #16]	; (830d0 <prvSampleTimeNow+0x98>)
   830c0:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   830c4:	4640      	mov	r0, r8
   830c6:	b002      	add	sp, #8
   830c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   830cc:	000827e5 	.word	0x000827e5
   830d0:	2007ace8 	.word	0x2007ace8
   830d4:	2007acbc 	.word	0x2007acbc
   830d8:	00081cf1 	.word	0x00081cf1
   830dc:	00081cb5 	.word	0x00081cb5
   830e0:	00082fe5 	.word	0x00082fe5
   830e4:	00081d79 	.word	0x00081d79
   830e8:	2007acf0 	.word	0x2007acf0

000830ec <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   830ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   830f0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   830f2:	4d4d      	ldr	r5, [pc, #308]	; (83228 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   830f4:	f8df 8160 	ldr.w	r8, [pc, #352]	; 83258 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   830f8:	4b4c      	ldr	r3, [pc, #304]	; (8322c <prvTimerTask+0x140>)
   830fa:	681b      	ldr	r3, [r3, #0]
   830fc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   830fe:	2a00      	cmp	r2, #0
   83100:	f000 8087 	beq.w	83212 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83104:	68db      	ldr	r3, [r3, #12]
   83106:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   83108:	4b49      	ldr	r3, [pc, #292]	; (83230 <prvTimerTask+0x144>)
   8310a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8310c:	a803      	add	r0, sp, #12
   8310e:	4b49      	ldr	r3, [pc, #292]	; (83234 <prvTimerTask+0x148>)
   83110:	4798      	blx	r3
   83112:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   83114:	9b03      	ldr	r3, [sp, #12]
   83116:	2b00      	cmp	r3, #0
   83118:	d130      	bne.n	8317c <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   8311a:	4286      	cmp	r6, r0
   8311c:	d824      	bhi.n	83168 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   8311e:	4b46      	ldr	r3, [pc, #280]	; (83238 <prvTimerTask+0x14c>)
   83120:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83122:	4b42      	ldr	r3, [pc, #264]	; (8322c <prvTimerTask+0x140>)
   83124:	681b      	ldr	r3, [r3, #0]
   83126:	68db      	ldr	r3, [r3, #12]
   83128:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8312a:	1d20      	adds	r0, r4, #4
   8312c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8312e:	69e3      	ldr	r3, [r4, #28]
   83130:	2b01      	cmp	r3, #1
   83132:	d114      	bne.n	8315e <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   83134:	69a1      	ldr	r1, [r4, #24]
   83136:	4620      	mov	r0, r4
   83138:	4431      	add	r1, r6
   8313a:	463a      	mov	r2, r7
   8313c:	4633      	mov	r3, r6
   8313e:	4f3f      	ldr	r7, [pc, #252]	; (8323c <prvTimerTask+0x150>)
   83140:	47b8      	blx	r7
   83142:	2801      	cmp	r0, #1
   83144:	d10b      	bne.n	8315e <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   83146:	2300      	movs	r3, #0
   83148:	9300      	str	r3, [sp, #0]
   8314a:	4620      	mov	r0, r4
   8314c:	4619      	mov	r1, r3
   8314e:	4632      	mov	r2, r6
   83150:	4e3b      	ldr	r6, [pc, #236]	; (83240 <prvTimerTask+0x154>)
   83152:	47b0      	blx	r6
			configASSERT( xResult );
   83154:	b918      	cbnz	r0, 8315e <prvTimerTask+0x72>
   83156:	4b3b      	ldr	r3, [pc, #236]	; (83244 <prvTimerTask+0x158>)
   83158:	4798      	blx	r3
   8315a:	bf00      	nop
   8315c:	e7fd      	b.n	8315a <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8315e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83160:	4620      	mov	r0, r4
   83162:	4798      	blx	r3
   83164:	e00c      	b.n	83180 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   83166:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   83168:	6828      	ldr	r0, [r5, #0]
   8316a:	1bf1      	subs	r1, r6, r7
   8316c:	4b36      	ldr	r3, [pc, #216]	; (83248 <prvTimerTask+0x15c>)
   8316e:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   83170:	4b31      	ldr	r3, [pc, #196]	; (83238 <prvTimerTask+0x14c>)
   83172:	4798      	blx	r3
   83174:	b920      	cbnz	r0, 83180 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   83176:	4b35      	ldr	r3, [pc, #212]	; (8324c <prvTimerTask+0x160>)
   83178:	4798      	blx	r3
   8317a:	e001      	b.n	83180 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   8317c:	4b2e      	ldr	r3, [pc, #184]	; (83238 <prvTimerTask+0x14c>)
   8317e:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83180:	a802      	add	r0, sp, #8
   83182:	4b2c      	ldr	r3, [pc, #176]	; (83234 <prvTimerTask+0x148>)
   83184:	4798      	blx	r3
   83186:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   83188:	4e31      	ldr	r6, [pc, #196]	; (83250 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8318a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8323c <prvTimerTask+0x150>
   8318e:	e038      	b.n	83202 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   83190:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   83192:	b11c      	cbz	r4, 8319c <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   83194:	6961      	ldr	r1, [r4, #20]
   83196:	b109      	cbz	r1, 8319c <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   83198:	1d20      	adds	r0, r4, #4
   8319a:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8319c:	9903      	ldr	r1, [sp, #12]
   8319e:	2902      	cmp	r1, #2
   831a0:	d01f      	beq.n	831e2 <prvTimerTask+0xf6>
   831a2:	2903      	cmp	r1, #3
   831a4:	d02a      	beq.n	831fc <prvTimerTask+0x110>
   831a6:	2900      	cmp	r1, #0
   831a8:	d12b      	bne.n	83202 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   831aa:	9b04      	ldr	r3, [sp, #16]
   831ac:	69a1      	ldr	r1, [r4, #24]
   831ae:	4620      	mov	r0, r4
   831b0:	4419      	add	r1, r3
   831b2:	463a      	mov	r2, r7
   831b4:	47c8      	blx	r9
   831b6:	2801      	cmp	r0, #1
   831b8:	d123      	bne.n	83202 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   831ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
   831bc:	4620      	mov	r0, r4
   831be:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   831c0:	69e3      	ldr	r3, [r4, #28]
   831c2:	2b01      	cmp	r3, #1
   831c4:	d11d      	bne.n	83202 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   831c6:	69a2      	ldr	r2, [r4, #24]
   831c8:	2300      	movs	r3, #0
   831ca:	9300      	str	r3, [sp, #0]
   831cc:	4620      	mov	r0, r4
   831ce:	4619      	mov	r1, r3
   831d0:	9c04      	ldr	r4, [sp, #16]
   831d2:	4422      	add	r2, r4
   831d4:	4c1a      	ldr	r4, [pc, #104]	; (83240 <prvTimerTask+0x154>)
   831d6:	47a0      	blx	r4
						configASSERT( xResult );
   831d8:	b998      	cbnz	r0, 83202 <prvTimerTask+0x116>
   831da:	4b1a      	ldr	r3, [pc, #104]	; (83244 <prvTimerTask+0x158>)
   831dc:	4798      	blx	r3
   831de:	bf00      	nop
   831e0:	e7fd      	b.n	831de <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   831e2:	9904      	ldr	r1, [sp, #16]
   831e4:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   831e6:	b919      	cbnz	r1, 831f0 <prvTimerTask+0x104>
   831e8:	4b16      	ldr	r3, [pc, #88]	; (83244 <prvTimerTask+0x158>)
   831ea:	4798      	blx	r3
   831ec:	bf00      	nop
   831ee:	e7fd      	b.n	831ec <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   831f0:	4620      	mov	r0, r4
   831f2:	4439      	add	r1, r7
   831f4:	463a      	mov	r2, r7
   831f6:	463b      	mov	r3, r7
   831f8:	47c8      	blx	r9
   831fa:	e002      	b.n	83202 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   831fc:	4620      	mov	r0, r4
   831fe:	4b15      	ldr	r3, [pc, #84]	; (83254 <prvTimerTask+0x168>)
   83200:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   83202:	6828      	ldr	r0, [r5, #0]
   83204:	a903      	add	r1, sp, #12
   83206:	2200      	movs	r2, #0
   83208:	4613      	mov	r3, r2
   8320a:	47b0      	blx	r6
   8320c:	2800      	cmp	r0, #0
   8320e:	d1bf      	bne.n	83190 <prvTimerTask+0xa4>
   83210:	e772      	b.n	830f8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   83212:	4b07      	ldr	r3, [pc, #28]	; (83230 <prvTimerTask+0x144>)
   83214:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83216:	a803      	add	r0, sp, #12
   83218:	4b06      	ldr	r3, [pc, #24]	; (83234 <prvTimerTask+0x148>)
   8321a:	4798      	blx	r3
   8321c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8321e:	9b03      	ldr	r3, [sp, #12]
   83220:	2b00      	cmp	r3, #0
   83222:	d0a0      	beq.n	83166 <prvTimerTask+0x7a>
   83224:	e7aa      	b.n	8317c <prvTimerTask+0x90>
   83226:	bf00      	nop
   83228:	2007acec 	.word	0x2007acec
   8322c:	2007acbc 	.word	0x2007acbc
   83230:	000827d5 	.word	0x000827d5
   83234:	00083039 	.word	0x00083039
   83238:	00082925 	.word	0x00082925
   8323c:	00082ef1 	.word	0x00082ef1
   83240:	00082fe5 	.word	0x00082fe5
   83244:	00081d79 	.word	0x00081d79
   83248:	000824c1 	.word	0x000824c1
   8324c:	00081d69 	.word	0x00081d69
   83250:	00082365 	.word	0x00082365
   83254:	00081f99 	.word	0x00081f99
   83258:	00081cf1 	.word	0x00081cf1

0008325c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8325c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8325e:	480e      	ldr	r0, [pc, #56]	; (83298 <sysclk_init+0x3c>)
   83260:	4b0e      	ldr	r3, [pc, #56]	; (8329c <sysclk_init+0x40>)
   83262:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   83264:	2000      	movs	r0, #0
   83266:	213e      	movs	r1, #62	; 0x3e
   83268:	4b0d      	ldr	r3, [pc, #52]	; (832a0 <sysclk_init+0x44>)
   8326a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8326c:	4c0d      	ldr	r4, [pc, #52]	; (832a4 <sysclk_init+0x48>)
   8326e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   83270:	2800      	cmp	r0, #0
   83272:	d0fc      	beq.n	8326e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   83274:	4b0c      	ldr	r3, [pc, #48]	; (832a8 <sysclk_init+0x4c>)
   83276:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   83278:	4a0c      	ldr	r2, [pc, #48]	; (832ac <sysclk_init+0x50>)
   8327a:	4b0d      	ldr	r3, [pc, #52]	; (832b0 <sysclk_init+0x54>)
   8327c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8327e:	4c0d      	ldr	r4, [pc, #52]	; (832b4 <sysclk_init+0x58>)
   83280:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   83282:	2800      	cmp	r0, #0
   83284:	d0fc      	beq.n	83280 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   83286:	2010      	movs	r0, #16
   83288:	4b0b      	ldr	r3, [pc, #44]	; (832b8 <sysclk_init+0x5c>)
   8328a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8328c:	4b0b      	ldr	r3, [pc, #44]	; (832bc <sysclk_init+0x60>)
   8328e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   83290:	4801      	ldr	r0, [pc, #4]	; (83298 <sysclk_init+0x3c>)
   83292:	4b02      	ldr	r3, [pc, #8]	; (8329c <sysclk_init+0x40>)
   83294:	4798      	blx	r3
   83296:	bd10      	pop	{r4, pc}
   83298:	0501bd00 	.word	0x0501bd00
   8329c:	200700b1 	.word	0x200700b1
   832a0:	000836e9 	.word	0x000836e9
   832a4:	0008373d 	.word	0x0008373d
   832a8:	0008374d 	.word	0x0008374d
   832ac:	200d3f01 	.word	0x200d3f01
   832b0:	400e0600 	.word	0x400e0600
   832b4:	0008375d 	.word	0x0008375d
   832b8:	00083685 	.word	0x00083685
   832bc:	0008389d 	.word	0x0008389d

000832c0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   832c0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   832c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   832c6:	4b1a      	ldr	r3, [pc, #104]	; (83330 <board_init+0x70>)
   832c8:	605a      	str	r2, [r3, #4]
   832ca:	200b      	movs	r0, #11
   832cc:	4c19      	ldr	r4, [pc, #100]	; (83334 <board_init+0x74>)
   832ce:	47a0      	blx	r4
   832d0:	200c      	movs	r0, #12
   832d2:	47a0      	blx	r4
   832d4:	200d      	movs	r0, #13
   832d6:	47a0      	blx	r4
   832d8:	200e      	movs	r0, #14
   832da:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   832dc:	203b      	movs	r0, #59	; 0x3b
   832de:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   832e2:	4c15      	ldr	r4, [pc, #84]	; (83338 <board_init+0x78>)
   832e4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   832e6:	2055      	movs	r0, #85	; 0x55
   832e8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   832ec:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   832ee:	2056      	movs	r0, #86	; 0x56
   832f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   832f4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   832f6:	2068      	movs	r0, #104	; 0x68
   832f8:	4910      	ldr	r1, [pc, #64]	; (8333c <board_init+0x7c>)
   832fa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   832fc:	205c      	movs	r0, #92	; 0x5c
   832fe:	4910      	ldr	r1, [pc, #64]	; (83340 <board_init+0x80>)
   83300:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   83302:	4810      	ldr	r0, [pc, #64]	; (83344 <board_init+0x84>)
   83304:	f44f 7140 	mov.w	r1, #768	; 0x300
   83308:	4a0f      	ldr	r2, [pc, #60]	; (83348 <board_init+0x88>)
   8330a:	4b10      	ldr	r3, [pc, #64]	; (8334c <board_init+0x8c>)
   8330c:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   8330e:	2011      	movs	r0, #17
   83310:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83314:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   83316:	2012      	movs	r0, #18
   83318:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8331c:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   8331e:	202c      	movs	r0, #44	; 0x2c
   83320:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83324:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   83326:	202d      	movs	r0, #45	; 0x2d
   83328:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8332c:	47a0      	blx	r4
   8332e:	bd10      	pop	{r4, pc}
   83330:	400e1a50 	.word	0x400e1a50
   83334:	0008376d 	.word	0x0008376d
   83338:	0008342d 	.word	0x0008342d
   8333c:	28000079 	.word	0x28000079
   83340:	28000001 	.word	0x28000001
   83344:	400e0e00 	.word	0x400e0e00
   83348:	08000001 	.word	0x08000001
   8334c:	00083501 	.word	0x00083501

00083350 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   83350:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   83352:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   83356:	d016      	beq.n	83386 <pio_set_peripheral+0x36>
   83358:	d804      	bhi.n	83364 <pio_set_peripheral+0x14>
   8335a:	b1c1      	cbz	r1, 8338e <pio_set_peripheral+0x3e>
   8335c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   83360:	d00a      	beq.n	83378 <pio_set_peripheral+0x28>
   83362:	e013      	b.n	8338c <pio_set_peripheral+0x3c>
   83364:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   83368:	d011      	beq.n	8338e <pio_set_peripheral+0x3e>
   8336a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8336e:	d00e      	beq.n	8338e <pio_set_peripheral+0x3e>
   83370:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   83374:	d10a      	bne.n	8338c <pio_set_peripheral+0x3c>
   83376:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   83378:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8337a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8337c:	400b      	ands	r3, r1
   8337e:	ea23 0302 	bic.w	r3, r3, r2
   83382:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   83384:	e002      	b.n	8338c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   83386:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83388:	4313      	orrs	r3, r2
   8338a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8338c:	6042      	str	r2, [r0, #4]
   8338e:	4770      	bx	lr

00083390 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   83390:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83392:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   83396:	bf14      	ite	ne
   83398:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8339a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8339c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   833a0:	bf14      	ite	ne
   833a2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   833a4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   833a6:	f012 0f02 	tst.w	r2, #2
   833aa:	d002      	beq.n	833b2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   833ac:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   833b0:	e004      	b.n	833bc <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   833b2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   833b6:	bf18      	it	ne
   833b8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   833bc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   833be:	6001      	str	r1, [r0, #0]
   833c0:	4770      	bx	lr
   833c2:	bf00      	nop

000833c4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   833c4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   833c6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   833c8:	9c01      	ldr	r4, [sp, #4]
   833ca:	b10c      	cbz	r4, 833d0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   833cc:	6641      	str	r1, [r0, #100]	; 0x64
   833ce:	e000      	b.n	833d2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   833d0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   833d2:	b10b      	cbz	r3, 833d8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   833d4:	6501      	str	r1, [r0, #80]	; 0x50
   833d6:	e000      	b.n	833da <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   833d8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   833da:	b10a      	cbz	r2, 833e0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   833dc:	6301      	str	r1, [r0, #48]	; 0x30
   833de:	e000      	b.n	833e2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   833e0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   833e2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   833e4:	6001      	str	r1, [r0, #0]
}
   833e6:	f85d 4b04 	ldr.w	r4, [sp], #4
   833ea:	4770      	bx	lr

000833ec <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   833ec:	f012 0f10 	tst.w	r2, #16
   833f0:	d010      	beq.n	83414 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   833f2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   833f6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   833fa:	bf14      	ite	ne
   833fc:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   83400:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   83404:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   83408:	bf14      	ite	ne
   8340a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8340e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   83412:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   83414:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   83418:	4770      	bx	lr
   8341a:	bf00      	nop

0008341c <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   8341c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   8341e:	6401      	str	r1, [r0, #64]	; 0x40
   83420:	4770      	bx	lr
   83422:	bf00      	nop

00083424 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   83424:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   83426:	4770      	bx	lr

00083428 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   83428:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8342a:	4770      	bx	lr

0008342c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8342c:	b570      	push	{r4, r5, r6, lr}
   8342e:	b082      	sub	sp, #8
   83430:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   83432:	0944      	lsrs	r4, r0, #5
   83434:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   83438:	f204 7407 	addw	r4, r4, #1799	; 0x707
   8343c:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8343e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   83442:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   83446:	d030      	beq.n	834aa <pio_configure_pin+0x7e>
   83448:	d806      	bhi.n	83458 <pio_configure_pin+0x2c>
   8344a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8344e:	d00a      	beq.n	83466 <pio_configure_pin+0x3a>
   83450:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   83454:	d018      	beq.n	83488 <pio_configure_pin+0x5c>
   83456:	e049      	b.n	834ec <pio_configure_pin+0xc0>
   83458:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8345c:	d030      	beq.n	834c0 <pio_configure_pin+0x94>
   8345e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   83462:	d02d      	beq.n	834c0 <pio_configure_pin+0x94>
   83464:	e042      	b.n	834ec <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   83466:	f000 001f 	and.w	r0, r0, #31
   8346a:	2401      	movs	r4, #1
   8346c:	4084      	lsls	r4, r0
   8346e:	4630      	mov	r0, r6
   83470:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83474:	4622      	mov	r2, r4
   83476:	4b1f      	ldr	r3, [pc, #124]	; (834f4 <pio_configure_pin+0xc8>)
   83478:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8347a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8347e:	bf14      	ite	ne
   83480:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83482:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83484:	2001      	movs	r0, #1
   83486:	e032      	b.n	834ee <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   83488:	f000 001f 	and.w	r0, r0, #31
   8348c:	2401      	movs	r4, #1
   8348e:	4084      	lsls	r4, r0
   83490:	4630      	mov	r0, r6
   83492:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83496:	4622      	mov	r2, r4
   83498:	4b16      	ldr	r3, [pc, #88]	; (834f4 <pio_configure_pin+0xc8>)
   8349a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8349c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   834a0:	bf14      	ite	ne
   834a2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   834a4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   834a6:	2001      	movs	r0, #1
   834a8:	e021      	b.n	834ee <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   834aa:	f000 011f 	and.w	r1, r0, #31
   834ae:	2401      	movs	r4, #1
   834b0:	4630      	mov	r0, r6
   834b2:	fa04 f101 	lsl.w	r1, r4, r1
   834b6:	462a      	mov	r2, r5
   834b8:	4b0f      	ldr	r3, [pc, #60]	; (834f8 <pio_configure_pin+0xcc>)
   834ba:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   834bc:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   834be:	e016      	b.n	834ee <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   834c0:	f000 011f 	and.w	r1, r0, #31
   834c4:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   834c6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   834ca:	ea05 0304 	and.w	r3, r5, r4
   834ce:	9300      	str	r3, [sp, #0]
   834d0:	4630      	mov	r0, r6
   834d2:	fa04 f101 	lsl.w	r1, r4, r1
   834d6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   834da:	bf14      	ite	ne
   834dc:	2200      	movne	r2, #0
   834de:	2201      	moveq	r2, #1
   834e0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   834e4:	4d05      	ldr	r5, [pc, #20]	; (834fc <pio_configure_pin+0xd0>)
   834e6:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   834e8:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   834ea:	e000      	b.n	834ee <pio_configure_pin+0xc2>

	default:
		return 0;
   834ec:	2000      	movs	r0, #0
	}

	return 1;
}
   834ee:	b002      	add	sp, #8
   834f0:	bd70      	pop	{r4, r5, r6, pc}
   834f2:	bf00      	nop
   834f4:	00083351 	.word	0x00083351
   834f8:	00083391 	.word	0x00083391
   834fc:	000833c5 	.word	0x000833c5

00083500 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   83500:	b5f0      	push	{r4, r5, r6, r7, lr}
   83502:	b083      	sub	sp, #12
   83504:	4607      	mov	r7, r0
   83506:	460e      	mov	r6, r1
   83508:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8350a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8350e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   83512:	d026      	beq.n	83562 <pio_configure_pin_group+0x62>
   83514:	d806      	bhi.n	83524 <pio_configure_pin_group+0x24>
   83516:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8351a:	d00a      	beq.n	83532 <pio_configure_pin_group+0x32>
   8351c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   83520:	d013      	beq.n	8354a <pio_configure_pin_group+0x4a>
   83522:	e034      	b.n	8358e <pio_configure_pin_group+0x8e>
   83524:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   83528:	d01f      	beq.n	8356a <pio_configure_pin_group+0x6a>
   8352a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8352e:	d01c      	beq.n	8356a <pio_configure_pin_group+0x6a>
   83530:	e02d      	b.n	8358e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   83532:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83536:	4632      	mov	r2, r6
   83538:	4b16      	ldr	r3, [pc, #88]	; (83594 <pio_configure_pin_group+0x94>)
   8353a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8353c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83540:	bf14      	ite	ne
   83542:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83544:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83546:	2001      	movs	r0, #1
   83548:	e022      	b.n	83590 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8354a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8354e:	4632      	mov	r2, r6
   83550:	4b10      	ldr	r3, [pc, #64]	; (83594 <pio_configure_pin_group+0x94>)
   83552:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83554:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83558:	bf14      	ite	ne
   8355a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8355c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8355e:	2001      	movs	r0, #1
   83560:	e016      	b.n	83590 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   83562:	4b0d      	ldr	r3, [pc, #52]	; (83598 <pio_configure_pin_group+0x98>)
   83564:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   83566:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   83568:	e012      	b.n	83590 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8356a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8356e:	f005 0301 	and.w	r3, r5, #1
   83572:	9300      	str	r3, [sp, #0]
   83574:	4638      	mov	r0, r7
   83576:	4631      	mov	r1, r6
   83578:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8357c:	bf14      	ite	ne
   8357e:	2200      	movne	r2, #0
   83580:	2201      	moveq	r2, #1
   83582:	f3c5 0380 	ubfx	r3, r5, #2, #1
   83586:	4c05      	ldr	r4, [pc, #20]	; (8359c <pio_configure_pin_group+0x9c>)
   83588:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8358a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8358c:	e000      	b.n	83590 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8358e:	2000      	movs	r0, #0
	}

	return 1;
}
   83590:	b003      	add	sp, #12
   83592:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83594:	00083351 	.word	0x00083351
   83598:	00083391 	.word	0x00083391
   8359c:	000833c5 	.word	0x000833c5

000835a0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   835a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   835a4:	4604      	mov	r4, r0
   835a6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   835a8:	4b10      	ldr	r3, [pc, #64]	; (835ec <pio_handler_process+0x4c>)
   835aa:	4798      	blx	r3
   835ac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   835ae:	4620      	mov	r0, r4
   835b0:	4b0f      	ldr	r3, [pc, #60]	; (835f0 <pio_handler_process+0x50>)
   835b2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   835b4:	4005      	ands	r5, r0
   835b6:	d017      	beq.n	835e8 <pio_handler_process+0x48>
   835b8:	4f0e      	ldr	r7, [pc, #56]	; (835f4 <pio_handler_process+0x54>)
   835ba:	f107 040c 	add.w	r4, r7, #12
   835be:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   835c0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   835c4:	42b3      	cmp	r3, r6
   835c6:	d10a      	bne.n	835de <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   835c8:	f854 1c08 	ldr.w	r1, [r4, #-8]
   835cc:	4229      	tst	r1, r5
   835ce:	d006      	beq.n	835de <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   835d0:	6823      	ldr	r3, [r4, #0]
   835d2:	4630      	mov	r0, r6
   835d4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   835d6:	f854 3c08 	ldr.w	r3, [r4, #-8]
   835da:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   835de:	42bc      	cmp	r4, r7
   835e0:	d002      	beq.n	835e8 <pio_handler_process+0x48>
   835e2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   835e4:	2d00      	cmp	r5, #0
   835e6:	d1eb      	bne.n	835c0 <pio_handler_process+0x20>
   835e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   835ec:	00083425 	.word	0x00083425
   835f0:	00083429 	.word	0x00083429
   835f4:	2007acf8 	.word	0x2007acf8

000835f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   835f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   835fa:	4c0b      	ldr	r4, [pc, #44]	; (83628 <pio_handler_set+0x30>)
   835fc:	6824      	ldr	r4, [r4, #0]
   835fe:	2c06      	cmp	r4, #6
   83600:	d810      	bhi.n	83624 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   83602:	4f0a      	ldr	r7, [pc, #40]	; (8362c <pio_handler_set+0x34>)
   83604:	0126      	lsls	r6, r4, #4
   83606:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   83608:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   8360a:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   8360c:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   8360e:	9906      	ldr	r1, [sp, #24]
   83610:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   83612:	3401      	adds	r4, #1
   83614:	4904      	ldr	r1, [pc, #16]	; (83628 <pio_handler_set+0x30>)
   83616:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   83618:	4611      	mov	r1, r2
   8361a:	461a      	mov	r2, r3
   8361c:	4b04      	ldr	r3, [pc, #16]	; (83630 <pio_handler_set+0x38>)
   8361e:	4798      	blx	r3

	return 0;
   83620:	2000      	movs	r0, #0
   83622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   83624:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   83626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83628:	2007acf4 	.word	0x2007acf4
   8362c:	2007acf8 	.word	0x2007acf8
   83630:	000833ed 	.word	0x000833ed

00083634 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   83634:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   83636:	4802      	ldr	r0, [pc, #8]	; (83640 <PIOA_Handler+0xc>)
   83638:	210b      	movs	r1, #11
   8363a:	4b02      	ldr	r3, [pc, #8]	; (83644 <PIOA_Handler+0x10>)
   8363c:	4798      	blx	r3
   8363e:	bd08      	pop	{r3, pc}
   83640:	400e0e00 	.word	0x400e0e00
   83644:	000835a1 	.word	0x000835a1

00083648 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   83648:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8364a:	4802      	ldr	r0, [pc, #8]	; (83654 <PIOB_Handler+0xc>)
   8364c:	210c      	movs	r1, #12
   8364e:	4b02      	ldr	r3, [pc, #8]	; (83658 <PIOB_Handler+0x10>)
   83650:	4798      	blx	r3
   83652:	bd08      	pop	{r3, pc}
   83654:	400e1000 	.word	0x400e1000
   83658:	000835a1 	.word	0x000835a1

0008365c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8365c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8365e:	4802      	ldr	r0, [pc, #8]	; (83668 <PIOC_Handler+0xc>)
   83660:	210d      	movs	r1, #13
   83662:	4b02      	ldr	r3, [pc, #8]	; (8366c <PIOC_Handler+0x10>)
   83664:	4798      	blx	r3
   83666:	bd08      	pop	{r3, pc}
   83668:	400e1200 	.word	0x400e1200
   8366c:	000835a1 	.word	0x000835a1

00083670 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   83670:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   83672:	4802      	ldr	r0, [pc, #8]	; (8367c <PIOD_Handler+0xc>)
   83674:	210e      	movs	r1, #14
   83676:	4b02      	ldr	r3, [pc, #8]	; (83680 <PIOD_Handler+0x10>)
   83678:	4798      	blx	r3
   8367a:	bd08      	pop	{r3, pc}
   8367c:	400e1400 	.word	0x400e1400
   83680:	000835a1 	.word	0x000835a1

00083684 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   83684:	4b17      	ldr	r3, [pc, #92]	; (836e4 <pmc_switch_mck_to_pllack+0x60>)
   83686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83688:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8368c:	4310      	orrs	r0, r2
   8368e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83690:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83692:	f013 0f08 	tst.w	r3, #8
   83696:	d109      	bne.n	836ac <pmc_switch_mck_to_pllack+0x28>
   83698:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8369c:	4911      	ldr	r1, [pc, #68]	; (836e4 <pmc_switch_mck_to_pllack+0x60>)
   8369e:	e001      	b.n	836a4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   836a0:	3b01      	subs	r3, #1
   836a2:	d019      	beq.n	836d8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   836a4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   836a6:	f012 0f08 	tst.w	r2, #8
   836aa:	d0f9      	beq.n	836a0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   836ac:	4b0d      	ldr	r3, [pc, #52]	; (836e4 <pmc_switch_mck_to_pllack+0x60>)
   836ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   836b0:	f022 0203 	bic.w	r2, r2, #3
   836b4:	f042 0202 	orr.w	r2, r2, #2
   836b8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   836ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
   836bc:	f010 0008 	ands.w	r0, r0, #8
   836c0:	d10c      	bne.n	836dc <pmc_switch_mck_to_pllack+0x58>
   836c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   836c6:	4907      	ldr	r1, [pc, #28]	; (836e4 <pmc_switch_mck_to_pllack+0x60>)
   836c8:	e001      	b.n	836ce <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   836ca:	3b01      	subs	r3, #1
   836cc:	d008      	beq.n	836e0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   836ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   836d0:	f012 0f08 	tst.w	r2, #8
   836d4:	d0f9      	beq.n	836ca <pmc_switch_mck_to_pllack+0x46>
   836d6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   836d8:	2001      	movs	r0, #1
   836da:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   836dc:	2000      	movs	r0, #0
   836de:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   836e0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   836e2:	4770      	bx	lr
   836e4:	400e0600 	.word	0x400e0600

000836e8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   836e8:	b138      	cbz	r0, 836fa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   836ea:	4911      	ldr	r1, [pc, #68]	; (83730 <pmc_switch_mainck_to_xtal+0x48>)
   836ec:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   836ee:	4a11      	ldr	r2, [pc, #68]	; (83734 <pmc_switch_mainck_to_xtal+0x4c>)
   836f0:	401a      	ands	r2, r3
   836f2:	4b11      	ldr	r3, [pc, #68]	; (83738 <pmc_switch_mainck_to_xtal+0x50>)
   836f4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   836f6:	620b      	str	r3, [r1, #32]
   836f8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   836fa:	4a0d      	ldr	r2, [pc, #52]	; (83730 <pmc_switch_mainck_to_xtal+0x48>)
   836fc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   836fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83702:	f023 0303 	bic.w	r3, r3, #3
   83706:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8370a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8370e:	0209      	lsls	r1, r1, #8
   83710:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   83712:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83714:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   83716:	6e93      	ldr	r3, [r2, #104]	; 0x68
   83718:	f013 0f01 	tst.w	r3, #1
   8371c:	d0fb      	beq.n	83716 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8371e:	4a04      	ldr	r2, [pc, #16]	; (83730 <pmc_switch_mainck_to_xtal+0x48>)
   83720:	6a13      	ldr	r3, [r2, #32]
   83722:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   83726:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8372a:	6213      	str	r3, [r2, #32]
   8372c:	4770      	bx	lr
   8372e:	bf00      	nop
   83730:	400e0600 	.word	0x400e0600
   83734:	fec8fffc 	.word	0xfec8fffc
   83738:	01370002 	.word	0x01370002

0008373c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8373c:	4b02      	ldr	r3, [pc, #8]	; (83748 <pmc_osc_is_ready_mainck+0xc>)
   8373e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83740:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   83744:	4770      	bx	lr
   83746:	bf00      	nop
   83748:	400e0600 	.word	0x400e0600

0008374c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8374c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83750:	4b01      	ldr	r3, [pc, #4]	; (83758 <pmc_disable_pllack+0xc>)
   83752:	629a      	str	r2, [r3, #40]	; 0x28
   83754:	4770      	bx	lr
   83756:	bf00      	nop
   83758:	400e0600 	.word	0x400e0600

0008375c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8375c:	4b02      	ldr	r3, [pc, #8]	; (83768 <pmc_is_locked_pllack+0xc>)
   8375e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83760:	f000 0002 	and.w	r0, r0, #2
   83764:	4770      	bx	lr
   83766:	bf00      	nop
   83768:	400e0600 	.word	0x400e0600

0008376c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8376c:	282c      	cmp	r0, #44	; 0x2c
   8376e:	d820      	bhi.n	837b2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   83770:	281f      	cmp	r0, #31
   83772:	d80d      	bhi.n	83790 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   83774:	4b12      	ldr	r3, [pc, #72]	; (837c0 <pmc_enable_periph_clk+0x54>)
   83776:	699a      	ldr	r2, [r3, #24]
   83778:	2301      	movs	r3, #1
   8377a:	4083      	lsls	r3, r0
   8377c:	401a      	ands	r2, r3
   8377e:	4293      	cmp	r3, r2
   83780:	d019      	beq.n	837b6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   83782:	2301      	movs	r3, #1
   83784:	fa03 f000 	lsl.w	r0, r3, r0
   83788:	4b0d      	ldr	r3, [pc, #52]	; (837c0 <pmc_enable_periph_clk+0x54>)
   8378a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8378c:	2000      	movs	r0, #0
   8378e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83790:	4b0b      	ldr	r3, [pc, #44]	; (837c0 <pmc_enable_periph_clk+0x54>)
   83792:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   83796:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83798:	2301      	movs	r3, #1
   8379a:	4083      	lsls	r3, r0
   8379c:	401a      	ands	r2, r3
   8379e:	4293      	cmp	r3, r2
   837a0:	d00b      	beq.n	837ba <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   837a2:	2301      	movs	r3, #1
   837a4:	fa03 f000 	lsl.w	r0, r3, r0
   837a8:	4b05      	ldr	r3, [pc, #20]	; (837c0 <pmc_enable_periph_clk+0x54>)
   837aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   837ae:	2000      	movs	r0, #0
   837b0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   837b2:	2001      	movs	r0, #1
   837b4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   837b6:	2000      	movs	r0, #0
   837b8:	4770      	bx	lr
   837ba:	2000      	movs	r0, #0
}
   837bc:	4770      	bx	lr
   837be:	bf00      	nop
   837c0:	400e0600 	.word	0x400e0600

000837c4 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   837c4:	b120      	cbz	r0, 837d0 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   837c6:	4a05      	ldr	r2, [pc, #20]	; (837dc <pmc_set_writeprotect+0x18>)
   837c8:	4b05      	ldr	r3, [pc, #20]	; (837e0 <pmc_set_writeprotect+0x1c>)
   837ca:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   837ce:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   837d0:	4a04      	ldr	r2, [pc, #16]	; (837e4 <pmc_set_writeprotect+0x20>)
   837d2:	4b03      	ldr	r3, [pc, #12]	; (837e0 <pmc_set_writeprotect+0x1c>)
   837d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   837d8:	4770      	bx	lr
   837da:	bf00      	nop
   837dc:	504d4301 	.word	0x504d4301
   837e0:	400e0600 	.word	0x400e0600
   837e4:	504d4300 	.word	0x504d4300

000837e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   837e8:	e7fe      	b.n	837e8 <Dummy_Handler>
   837ea:	bf00      	nop

000837ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   837ec:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   837ee:	4b1e      	ldr	r3, [pc, #120]	; (83868 <Reset_Handler+0x7c>)
   837f0:	4a1e      	ldr	r2, [pc, #120]	; (8386c <Reset_Handler+0x80>)
   837f2:	429a      	cmp	r2, r3
   837f4:	d003      	beq.n	837fe <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   837f6:	4b1e      	ldr	r3, [pc, #120]	; (83870 <Reset_Handler+0x84>)
   837f8:	4a1b      	ldr	r2, [pc, #108]	; (83868 <Reset_Handler+0x7c>)
   837fa:	429a      	cmp	r2, r3
   837fc:	d304      	bcc.n	83808 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   837fe:	4b1d      	ldr	r3, [pc, #116]	; (83874 <Reset_Handler+0x88>)
   83800:	4a1d      	ldr	r2, [pc, #116]	; (83878 <Reset_Handler+0x8c>)
   83802:	429a      	cmp	r2, r3
   83804:	d30f      	bcc.n	83826 <Reset_Handler+0x3a>
   83806:	e01a      	b.n	8383e <Reset_Handler+0x52>
   83808:	4b1c      	ldr	r3, [pc, #112]	; (8387c <Reset_Handler+0x90>)
   8380a:	4c1d      	ldr	r4, [pc, #116]	; (83880 <Reset_Handler+0x94>)
   8380c:	1ae4      	subs	r4, r4, r3
   8380e:	f024 0403 	bic.w	r4, r4, #3
   83812:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   83814:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   83816:	4814      	ldr	r0, [pc, #80]	; (83868 <Reset_Handler+0x7c>)
   83818:	4914      	ldr	r1, [pc, #80]	; (8386c <Reset_Handler+0x80>)
   8381a:	585a      	ldr	r2, [r3, r1]
   8381c:	501a      	str	r2, [r3, r0]
   8381e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   83820:	42a3      	cmp	r3, r4
   83822:	d1fa      	bne.n	8381a <Reset_Handler+0x2e>
   83824:	e7eb      	b.n	837fe <Reset_Handler+0x12>
   83826:	4b17      	ldr	r3, [pc, #92]	; (83884 <Reset_Handler+0x98>)
   83828:	4917      	ldr	r1, [pc, #92]	; (83888 <Reset_Handler+0x9c>)
   8382a:	1ac9      	subs	r1, r1, r3
   8382c:	f021 0103 	bic.w	r1, r1, #3
   83830:	1d1a      	adds	r2, r3, #4
   83832:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   83834:	2200      	movs	r2, #0
   83836:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8383a:	428b      	cmp	r3, r1
   8383c:	d1fb      	bne.n	83836 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8383e:	4a13      	ldr	r2, [pc, #76]	; (8388c <Reset_Handler+0xa0>)
   83840:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   83844:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   83848:	4911      	ldr	r1, [pc, #68]	; (83890 <Reset_Handler+0xa4>)
   8384a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8384c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   83850:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   83854:	d203      	bcs.n	8385e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   83856:	688a      	ldr	r2, [r1, #8]
   83858:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8385c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8385e:	4b0d      	ldr	r3, [pc, #52]	; (83894 <Reset_Handler+0xa8>)
   83860:	4798      	blx	r3

	/* Branch to main function */
	main();
   83862:	4b0d      	ldr	r3, [pc, #52]	; (83898 <Reset_Handler+0xac>)
   83864:	4798      	blx	r3
   83866:	e7fe      	b.n	83866 <Reset_Handler+0x7a>
   83868:	20070000 	.word	0x20070000
   8386c:	0008b484 	.word	0x0008b484
   83870:	20070aac 	.word	0x20070aac
   83874:	2007aea0 	.word	0x2007aea0
   83878:	20070ab0 	.word	0x20070ab0
   8387c:	20070004 	.word	0x20070004
   83880:	20070aaf 	.word	0x20070aaf
   83884:	20070aac 	.word	0x20070aac
   83888:	2007ae9b 	.word	0x2007ae9b
   8388c:	00080000 	.word	0x00080000
   83890:	e000ed00 	.word	0xe000ed00
   83894:	00086bfd 	.word	0x00086bfd
   83898:	00084029 	.word	0x00084029

0008389c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8389c:	4b3e      	ldr	r3, [pc, #248]	; (83998 <SystemCoreClockUpdate+0xfc>)
   8389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   838a0:	f003 0303 	and.w	r3, r3, #3
   838a4:	2b03      	cmp	r3, #3
   838a6:	d85f      	bhi.n	83968 <SystemCoreClockUpdate+0xcc>
   838a8:	e8df f003 	tbb	[pc, r3]
   838ac:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   838b0:	4b3a      	ldr	r3, [pc, #232]	; (8399c <SystemCoreClockUpdate+0x100>)
   838b2:	695b      	ldr	r3, [r3, #20]
   838b4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   838b8:	bf14      	ite	ne
   838ba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   838be:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   838c2:	4b37      	ldr	r3, [pc, #220]	; (839a0 <SystemCoreClockUpdate+0x104>)
   838c4:	601a      	str	r2, [r3, #0]
   838c6:	e04f      	b.n	83968 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   838c8:	4b33      	ldr	r3, [pc, #204]	; (83998 <SystemCoreClockUpdate+0xfc>)
   838ca:	6a1b      	ldr	r3, [r3, #32]
   838cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   838d0:	d003      	beq.n	838da <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   838d2:	4a34      	ldr	r2, [pc, #208]	; (839a4 <SystemCoreClockUpdate+0x108>)
   838d4:	4b32      	ldr	r3, [pc, #200]	; (839a0 <SystemCoreClockUpdate+0x104>)
   838d6:	601a      	str	r2, [r3, #0]
   838d8:	e046      	b.n	83968 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   838da:	4a33      	ldr	r2, [pc, #204]	; (839a8 <SystemCoreClockUpdate+0x10c>)
   838dc:	4b30      	ldr	r3, [pc, #192]	; (839a0 <SystemCoreClockUpdate+0x104>)
   838de:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   838e0:	4b2d      	ldr	r3, [pc, #180]	; (83998 <SystemCoreClockUpdate+0xfc>)
   838e2:	6a1b      	ldr	r3, [r3, #32]
   838e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   838e8:	2b10      	cmp	r3, #16
   838ea:	d002      	beq.n	838f2 <SystemCoreClockUpdate+0x56>
   838ec:	2b20      	cmp	r3, #32
   838ee:	d004      	beq.n	838fa <SystemCoreClockUpdate+0x5e>
   838f0:	e03a      	b.n	83968 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   838f2:	4a2e      	ldr	r2, [pc, #184]	; (839ac <SystemCoreClockUpdate+0x110>)
   838f4:	4b2a      	ldr	r3, [pc, #168]	; (839a0 <SystemCoreClockUpdate+0x104>)
   838f6:	601a      	str	r2, [r3, #0]
				break;
   838f8:	e036      	b.n	83968 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   838fa:	4a2a      	ldr	r2, [pc, #168]	; (839a4 <SystemCoreClockUpdate+0x108>)
   838fc:	4b28      	ldr	r3, [pc, #160]	; (839a0 <SystemCoreClockUpdate+0x104>)
   838fe:	601a      	str	r2, [r3, #0]
				break;
   83900:	e032      	b.n	83968 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   83902:	4b25      	ldr	r3, [pc, #148]	; (83998 <SystemCoreClockUpdate+0xfc>)
   83904:	6a1b      	ldr	r3, [r3, #32]
   83906:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8390a:	d003      	beq.n	83914 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8390c:	4a25      	ldr	r2, [pc, #148]	; (839a4 <SystemCoreClockUpdate+0x108>)
   8390e:	4b24      	ldr	r3, [pc, #144]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83910:	601a      	str	r2, [r3, #0]
   83912:	e012      	b.n	8393a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   83914:	4a24      	ldr	r2, [pc, #144]	; (839a8 <SystemCoreClockUpdate+0x10c>)
   83916:	4b22      	ldr	r3, [pc, #136]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83918:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8391a:	4b1f      	ldr	r3, [pc, #124]	; (83998 <SystemCoreClockUpdate+0xfc>)
   8391c:	6a1b      	ldr	r3, [r3, #32]
   8391e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83922:	2b10      	cmp	r3, #16
   83924:	d002      	beq.n	8392c <SystemCoreClockUpdate+0x90>
   83926:	2b20      	cmp	r3, #32
   83928:	d004      	beq.n	83934 <SystemCoreClockUpdate+0x98>
   8392a:	e006      	b.n	8393a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8392c:	4a1f      	ldr	r2, [pc, #124]	; (839ac <SystemCoreClockUpdate+0x110>)
   8392e:	4b1c      	ldr	r3, [pc, #112]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83930:	601a      	str	r2, [r3, #0]
				break;
   83932:	e002      	b.n	8393a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   83934:	4a1b      	ldr	r2, [pc, #108]	; (839a4 <SystemCoreClockUpdate+0x108>)
   83936:	4b1a      	ldr	r3, [pc, #104]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83938:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8393a:	4b17      	ldr	r3, [pc, #92]	; (83998 <SystemCoreClockUpdate+0xfc>)
   8393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8393e:	f003 0303 	and.w	r3, r3, #3
   83942:	2b02      	cmp	r3, #2
   83944:	d10d      	bne.n	83962 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   83946:	4b14      	ldr	r3, [pc, #80]	; (83998 <SystemCoreClockUpdate+0xfc>)
   83948:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8394a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   8394c:	4b14      	ldr	r3, [pc, #80]	; (839a0 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8394e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   83952:	681a      	ldr	r2, [r3, #0]
   83954:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   83958:	b2c9      	uxtb	r1, r1
   8395a:	fbb2 f2f1 	udiv	r2, r2, r1
   8395e:	601a      	str	r2, [r3, #0]
   83960:	e002      	b.n	83968 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   83962:	4a13      	ldr	r2, [pc, #76]	; (839b0 <SystemCoreClockUpdate+0x114>)
   83964:	4b0e      	ldr	r3, [pc, #56]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83966:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   83968:	4b0b      	ldr	r3, [pc, #44]	; (83998 <SystemCoreClockUpdate+0xfc>)
   8396a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8396c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83970:	2b70      	cmp	r3, #112	; 0x70
   83972:	d107      	bne.n	83984 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   83974:	4b0a      	ldr	r3, [pc, #40]	; (839a0 <SystemCoreClockUpdate+0x104>)
   83976:	681a      	ldr	r2, [r3, #0]
   83978:	490e      	ldr	r1, [pc, #56]	; (839b4 <SystemCoreClockUpdate+0x118>)
   8397a:	fba1 0202 	umull	r0, r2, r1, r2
   8397e:	0852      	lsrs	r2, r2, #1
   83980:	601a      	str	r2, [r3, #0]
   83982:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   83984:	4b04      	ldr	r3, [pc, #16]	; (83998 <SystemCoreClockUpdate+0xfc>)
   83986:	6b19      	ldr	r1, [r3, #48]	; 0x30
   83988:	4b05      	ldr	r3, [pc, #20]	; (839a0 <SystemCoreClockUpdate+0x104>)
   8398a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8398e:	681a      	ldr	r2, [r3, #0]
   83990:	40ca      	lsrs	r2, r1
   83992:	601a      	str	r2, [r3, #0]
   83994:	4770      	bx	lr
   83996:	bf00      	nop
   83998:	400e0600 	.word	0x400e0600
   8399c:	400e1a10 	.word	0x400e1a10
   839a0:	20070234 	.word	0x20070234
   839a4:	00b71b00 	.word	0x00b71b00
   839a8:	003d0900 	.word	0x003d0900
   839ac:	007a1200 	.word	0x007a1200
   839b0:	0e4e1c00 	.word	0x0e4e1c00
   839b4:	aaaaaaab 	.word	0xaaaaaaab

000839b8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   839b8:	4b09      	ldr	r3, [pc, #36]	; (839e0 <_sbrk+0x28>)
   839ba:	681b      	ldr	r3, [r3, #0]
   839bc:	b913      	cbnz	r3, 839c4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   839be:	4a09      	ldr	r2, [pc, #36]	; (839e4 <_sbrk+0x2c>)
   839c0:	4b07      	ldr	r3, [pc, #28]	; (839e0 <_sbrk+0x28>)
   839c2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   839c4:	4b06      	ldr	r3, [pc, #24]	; (839e0 <_sbrk+0x28>)
   839c6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   839c8:	181a      	adds	r2, r3, r0
   839ca:	4907      	ldr	r1, [pc, #28]	; (839e8 <_sbrk+0x30>)
   839cc:	4291      	cmp	r1, r2
   839ce:	db04      	blt.n	839da <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   839d0:	4610      	mov	r0, r2
   839d2:	4a03      	ldr	r2, [pc, #12]	; (839e0 <_sbrk+0x28>)
   839d4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   839d6:	4618      	mov	r0, r3
   839d8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   839da:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   839de:	4770      	bx	lr
   839e0:	2007ad68 	.word	0x2007ad68
   839e4:	2007cea0 	.word	0x2007cea0
   839e8:	20087ffc 	.word	0x20087ffc

000839ec <_close>:
}

extern int _close(int file)
{
	return -1;
}
   839ec:	f04f 30ff 	mov.w	r0, #4294967295
   839f0:	4770      	bx	lr
   839f2:	bf00      	nop

000839f4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   839f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   839f8:	604b      	str	r3, [r1, #4]

	return 0;
}
   839fa:	2000      	movs	r0, #0
   839fc:	4770      	bx	lr
   839fe:	bf00      	nop

00083a00 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   83a00:	2001      	movs	r0, #1
   83a02:	4770      	bx	lr

00083a04 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   83a04:	2000      	movs	r0, #0
   83a06:	4770      	bx	lr

00083a08 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   83a08:	b5f0      	push	{r4, r5, r6, r7, lr}
   83a0a:	b083      	sub	sp, #12
   83a0c:	4604      	mov	r4, r0
   83a0e:	460d      	mov	r5, r1
	uint32_t val = 0;
   83a10:	2300      	movs	r3, #0
   83a12:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   83a14:	4b1f      	ldr	r3, [pc, #124]	; (83a94 <usart_serial_getchar+0x8c>)
   83a16:	4298      	cmp	r0, r3
   83a18:	d107      	bne.n	83a2a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   83a1a:	461f      	mov	r7, r3
   83a1c:	4e1e      	ldr	r6, [pc, #120]	; (83a98 <usart_serial_getchar+0x90>)
   83a1e:	4638      	mov	r0, r7
   83a20:	4629      	mov	r1, r5
   83a22:	47b0      	blx	r6
   83a24:	2800      	cmp	r0, #0
   83a26:	d1fa      	bne.n	83a1e <usart_serial_getchar+0x16>
   83a28:	e019      	b.n	83a5e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83a2a:	4b1c      	ldr	r3, [pc, #112]	; (83a9c <usart_serial_getchar+0x94>)
   83a2c:	4298      	cmp	r0, r3
   83a2e:	d109      	bne.n	83a44 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   83a30:	461f      	mov	r7, r3
   83a32:	4e1b      	ldr	r6, [pc, #108]	; (83aa0 <usart_serial_getchar+0x98>)
   83a34:	4638      	mov	r0, r7
   83a36:	a901      	add	r1, sp, #4
   83a38:	47b0      	blx	r6
   83a3a:	2800      	cmp	r0, #0
   83a3c:	d1fa      	bne.n	83a34 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   83a3e:	9b01      	ldr	r3, [sp, #4]
   83a40:	702b      	strb	r3, [r5, #0]
   83a42:	e019      	b.n	83a78 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83a44:	4b17      	ldr	r3, [pc, #92]	; (83aa4 <usart_serial_getchar+0x9c>)
   83a46:	4298      	cmp	r0, r3
   83a48:	d109      	bne.n	83a5e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   83a4a:	461e      	mov	r6, r3
   83a4c:	4c14      	ldr	r4, [pc, #80]	; (83aa0 <usart_serial_getchar+0x98>)
   83a4e:	4630      	mov	r0, r6
   83a50:	a901      	add	r1, sp, #4
   83a52:	47a0      	blx	r4
   83a54:	2800      	cmp	r0, #0
   83a56:	d1fa      	bne.n	83a4e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   83a58:	9b01      	ldr	r3, [sp, #4]
   83a5a:	702b      	strb	r3, [r5, #0]
   83a5c:	e018      	b.n	83a90 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83a5e:	4b12      	ldr	r3, [pc, #72]	; (83aa8 <usart_serial_getchar+0xa0>)
   83a60:	429c      	cmp	r4, r3
   83a62:	d109      	bne.n	83a78 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   83a64:	461e      	mov	r6, r3
   83a66:	4c0e      	ldr	r4, [pc, #56]	; (83aa0 <usart_serial_getchar+0x98>)
   83a68:	4630      	mov	r0, r6
   83a6a:	a901      	add	r1, sp, #4
   83a6c:	47a0      	blx	r4
   83a6e:	2800      	cmp	r0, #0
   83a70:	d1fa      	bne.n	83a68 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   83a72:	9b01      	ldr	r3, [sp, #4]
   83a74:	702b      	strb	r3, [r5, #0]
   83a76:	e00b      	b.n	83a90 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83a78:	4b0c      	ldr	r3, [pc, #48]	; (83aac <usart_serial_getchar+0xa4>)
   83a7a:	429c      	cmp	r4, r3
   83a7c:	d108      	bne.n	83a90 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   83a7e:	461e      	mov	r6, r3
   83a80:	4c07      	ldr	r4, [pc, #28]	; (83aa0 <usart_serial_getchar+0x98>)
   83a82:	4630      	mov	r0, r6
   83a84:	a901      	add	r1, sp, #4
   83a86:	47a0      	blx	r4
   83a88:	2800      	cmp	r0, #0
   83a8a:	d1fa      	bne.n	83a82 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   83a8c:	9b01      	ldr	r3, [sp, #4]
   83a8e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83a90:	b003      	add	sp, #12
   83a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a94:	400e0800 	.word	0x400e0800
   83a98:	00081c65 	.word	0x00081c65
   83a9c:	40098000 	.word	0x40098000
   83aa0:	00081a59 	.word	0x00081a59
   83aa4:	4009c000 	.word	0x4009c000
   83aa8:	400a0000 	.word	0x400a0000
   83aac:	400a4000 	.word	0x400a4000

00083ab0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83ab0:	b570      	push	{r4, r5, r6, lr}
   83ab2:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83ab4:	4b21      	ldr	r3, [pc, #132]	; (83b3c <usart_serial_putchar+0x8c>)
   83ab6:	4298      	cmp	r0, r3
   83ab8:	d107      	bne.n	83aca <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   83aba:	461e      	mov	r6, r3
   83abc:	4d20      	ldr	r5, [pc, #128]	; (83b40 <usart_serial_putchar+0x90>)
   83abe:	4630      	mov	r0, r6
   83ac0:	4621      	mov	r1, r4
   83ac2:	47a8      	blx	r5
   83ac4:	2800      	cmp	r0, #0
   83ac6:	d1fa      	bne.n	83abe <usart_serial_putchar+0xe>
   83ac8:	e02b      	b.n	83b22 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83aca:	4b1e      	ldr	r3, [pc, #120]	; (83b44 <usart_serial_putchar+0x94>)
   83acc:	4298      	cmp	r0, r3
   83ace:	d107      	bne.n	83ae0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   83ad0:	461e      	mov	r6, r3
   83ad2:	4d1d      	ldr	r5, [pc, #116]	; (83b48 <usart_serial_putchar+0x98>)
   83ad4:	4630      	mov	r0, r6
   83ad6:	4621      	mov	r1, r4
   83ad8:	47a8      	blx	r5
   83ada:	2800      	cmp	r0, #0
   83adc:	d1fa      	bne.n	83ad4 <usart_serial_putchar+0x24>
   83ade:	e022      	b.n	83b26 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83ae0:	4b1a      	ldr	r3, [pc, #104]	; (83b4c <usart_serial_putchar+0x9c>)
   83ae2:	4298      	cmp	r0, r3
   83ae4:	d107      	bne.n	83af6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   83ae6:	461e      	mov	r6, r3
   83ae8:	4d17      	ldr	r5, [pc, #92]	; (83b48 <usart_serial_putchar+0x98>)
   83aea:	4630      	mov	r0, r6
   83aec:	4621      	mov	r1, r4
   83aee:	47a8      	blx	r5
   83af0:	2800      	cmp	r0, #0
   83af2:	d1fa      	bne.n	83aea <usart_serial_putchar+0x3a>
   83af4:	e019      	b.n	83b2a <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83af6:	4b16      	ldr	r3, [pc, #88]	; (83b50 <usart_serial_putchar+0xa0>)
   83af8:	4298      	cmp	r0, r3
   83afa:	d107      	bne.n	83b0c <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   83afc:	461e      	mov	r6, r3
   83afe:	4d12      	ldr	r5, [pc, #72]	; (83b48 <usart_serial_putchar+0x98>)
   83b00:	4630      	mov	r0, r6
   83b02:	4621      	mov	r1, r4
   83b04:	47a8      	blx	r5
   83b06:	2800      	cmp	r0, #0
   83b08:	d1fa      	bne.n	83b00 <usart_serial_putchar+0x50>
   83b0a:	e010      	b.n	83b2e <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83b0c:	4b11      	ldr	r3, [pc, #68]	; (83b54 <usart_serial_putchar+0xa4>)
   83b0e:	4298      	cmp	r0, r3
   83b10:	d10f      	bne.n	83b32 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   83b12:	461e      	mov	r6, r3
   83b14:	4d0c      	ldr	r5, [pc, #48]	; (83b48 <usart_serial_putchar+0x98>)
   83b16:	4630      	mov	r0, r6
   83b18:	4621      	mov	r1, r4
   83b1a:	47a8      	blx	r5
   83b1c:	2800      	cmp	r0, #0
   83b1e:	d1fa      	bne.n	83b16 <usart_serial_putchar+0x66>
   83b20:	e009      	b.n	83b36 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   83b22:	2001      	movs	r0, #1
   83b24:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83b26:	2001      	movs	r0, #1
   83b28:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83b2a:	2001      	movs	r0, #1
   83b2c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83b2e:	2001      	movs	r0, #1
   83b30:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   83b32:	2000      	movs	r0, #0
   83b34:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83b36:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   83b38:	bd70      	pop	{r4, r5, r6, pc}
   83b3a:	bf00      	nop
   83b3c:	400e0800 	.word	0x400e0800
   83b40:	00081c55 	.word	0x00081c55
   83b44:	40098000 	.word	0x40098000
   83b48:	00081a45 	.word	0x00081a45
   83b4c:	4009c000 	.word	0x4009c000
   83b50:	400a0000 	.word	0x400a0000
   83b54:	400a4000 	.word	0x400a4000

00083b58 <vCommunicationTask>:

/*
 * Task manages TWI-communication
 */
void vCommunicationTask(void *pvParam)
{
   83b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83b5c:	b0c0      	sub	sp, #256	; 0x100
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   83b5e:	4c68      	ldr	r4, [pc, #416]	; (83d00 <vCommunicationTask+0x1a8>)
			}
			//end of current_twi_state
		} 
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83b60:	4d68      	ldr	r5, [pc, #416]	; (83d04 <vCommunicationTask+0x1ac>)
void vCommunicationTask(void *pvParam)
{
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   83b62:	4e69      	ldr	r6, [pc, #420]	; (83d08 <vCommunicationTask+0x1b0>)
   83b64:	7823      	ldrb	r3, [r4, #0]
   83b66:	2b01      	cmp	r3, #1
   83b68:	f040 80c7 	bne.w	83cfa <vCommunicationTask+0x1a2>
   83b6c:	7833      	ldrb	r3, [r6, #0]
   83b6e:	2b00      	cmp	r3, #0
   83b70:	f040 80c3 	bne.w	83cfa <vCommunicationTask+0x1a2>
   83b74:	4b65      	ldr	r3, [pc, #404]	; (83d0c <vCommunicationTask+0x1b4>)
   83b76:	781b      	ldrb	r3, [r3, #0]
   83b78:	2b00      	cmp	r3, #0
   83b7a:	f040 80be 	bne.w	83cfa <vCommunicationTask+0x1a2>
   83b7e:	4b64      	ldr	r3, [pc, #400]	; (83d10 <vCommunicationTask+0x1b8>)
   83b80:	781b      	ldrb	r3, [r3, #0]
   83b82:	2b00      	cmp	r3, #0
   83b84:	f040 80b9 	bne.w	83cfa <vCommunicationTask+0x1a2>
		{
			//check state for communication
			switch (current_twi_state)
   83b88:	4b62      	ldr	r3, [pc, #392]	; (83d14 <vCommunicationTask+0x1bc>)
   83b8a:	7819      	ldrb	r1, [r3, #0]
   83b8c:	2905      	cmp	r1, #5
   83b8e:	f200 80ad 	bhi.w	83cec <vCommunicationTask+0x194>
   83b92:	e8df f001 	tbb	[pc, r1]
   83b96:	2303      	.short	0x2303
   83b98:	a7807135 	.word	0xa7807135
			{
				case INIT_ARM:
					puts("INIT_ARM");
   83b9c:	485e      	ldr	r0, [pc, #376]	; (83d18 <vCommunicationTask+0x1c0>)
   83b9e:	4b5f      	ldr	r3, [pc, #380]	; (83d1c <vCommunicationTask+0x1c4>)
   83ba0:	4798      	blx	r3
static arminfo_t armInfo;
static void driveForwardDuringPickup(void);
static void setBitLevels(int, int, int, int);

static void setBitLevels(int driving, int ultrasensor, int modifyPosition, int communication){
	booleanDriving = driving;
   83ba2:	2201      	movs	r2, #1
   83ba4:	4b59      	ldr	r3, [pc, #356]	; (83d0c <vCommunicationTask+0x1b4>)
   83ba6:	701a      	strb	r2, [r3, #0]
	booleanUltraSensor = ultrasensor;
   83ba8:	2700      	movs	r7, #0
   83baa:	7037      	strb	r7, [r6, #0]
	booleanModifyPosition = modifyPosition;
   83bac:	4b58      	ldr	r3, [pc, #352]	; (83d10 <vCommunicationTask+0x1b8>)
   83bae:	701f      	strb	r7, [r3, #0]
	booleanCommunication = communication;
   83bb0:	7027      	strb	r7, [r4, #0]
					{
						puts("INIT ARM NO DATA");
					}	
					*/
					setBitLevels(1, 0, 0, 0);
					setObject(SQUARE,100,300);
   83bb2:	2003      	movs	r0, #3
   83bb4:	2164      	movs	r1, #100	; 0x64
   83bb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
   83bba:	f8df 81d4 	ldr.w	r8, [pc, #468]	; 83d90 <vCommunicationTask+0x238>
   83bbe:	47c0      	blx	r8
					setObject(SOCK, 300, 300);
   83bc0:	2002      	movs	r0, #2
   83bc2:	f44f 7196 	mov.w	r1, #300	; 0x12c
   83bc6:	460a      	mov	r2, r1
   83bc8:	47c0      	blx	r8
					setObject(GLASS, 300, 100);		
   83bca:	2004      	movs	r0, #4
   83bcc:	f44f 7196 	mov.w	r1, #300	; 0x12c
   83bd0:	2264      	movs	r2, #100	; 0x64
   83bd2:	47c0      	blx	r8
					setCollectAll(armInfo.collectAll);
   83bd4:	4638      	mov	r0, r7
   83bd6:	4b52      	ldr	r3, [pc, #328]	; (83d20 <vCommunicationTask+0x1c8>)
   83bd8:	4798      	blx	r3
				break;
   83bda:	e7c3      	b.n	83b64 <vCommunicationTask+0xc>
				case START_PICKUP:
					
					//start pickup after modify position
					if (twi_pickupStart() == 1)
   83bdc:	4b51      	ldr	r3, [pc, #324]	; (83d24 <vCommunicationTask+0x1cc>)
   83bde:	4798      	blx	r3
   83be0:	2801      	cmp	r0, #1
   83be2:	d106      	bne.n	83bf2 <vCommunicationTask+0x9a>
					{
						puts("STARTED PICKUP");
   83be4:	4850      	ldr	r0, [pc, #320]	; (83d28 <vCommunicationTask+0x1d0>)
   83be6:	4b4d      	ldr	r3, [pc, #308]	; (83d1c <vCommunicationTask+0x1c4>)
   83be8:	4798      	blx	r3
						//Could start pickup
						
						current_twi_state=GET_STATUS_PICKUP;
   83bea:	2202      	movs	r2, #2
   83bec:	4b49      	ldr	r3, [pc, #292]	; (83d14 <vCommunicationTask+0x1bc>)
   83bee:	701a      	strb	r2, [r3, #0]
   83bf0:	e7b8      	b.n	83b64 <vCommunicationTask+0xc>
						
					}
					else
					{
						//failed to start pickup!! try again!
						puts("FAILED TO START_PICKUP");
   83bf2:	484e      	ldr	r0, [pc, #312]	; (83d2c <vCommunicationTask+0x1d4>)
   83bf4:	4b49      	ldr	r3, [pc, #292]	; (83d1c <vCommunicationTask+0x1c4>)
   83bf6:	4798      	blx	r3
						current_twi_state=START_PICKUP;
   83bf8:	2201      	movs	r2, #1
   83bfa:	4b46      	ldr	r3, [pc, #280]	; (83d14 <vCommunicationTask+0x1bc>)
   83bfc:	701a      	strb	r2, [r3, #0]
   83bfe:	e7b1      	b.n	83b64 <vCommunicationTask+0xc>
					}
				break;
				//pick up is started, getting status
				case GET_STATUS_PICKUP:
					printf("");
   83c00:	484b      	ldr	r0, [pc, #300]	; (83d30 <vCommunicationTask+0x1d8>)
   83c02:	4b4c      	ldr	r3, [pc, #304]	; (83d34 <vCommunicationTask+0x1dc>)
   83c04:	4798      	blx	r3
					//get current arm status about pickup
					uint8_t status = twi_pickupGetStatus();
   83c06:	4b4c      	ldr	r3, [pc, #304]	; (83d38 <vCommunicationTask+0x1e0>)
   83c08:	4798      	blx	r3
					
					switch(status)
   83c0a:	3802      	subs	r0, #2
   83c0c:	2805      	cmp	r0, #5
   83c0e:	d8a9      	bhi.n	83b64 <vCommunicationTask+0xc>
   83c10:	a301      	add	r3, pc, #4	; (adr r3, 83c18 <vCommunicationTask+0xc0>)
   83c12:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
   83c16:	bf00      	nop
   83c18:	00083c41 	.word	0x00083c41
   83c1c:	00083c5d 	.word	0x00083c5d
   83c20:	00083c5d 	.word	0x00083c5d
   83c24:	00083b65 	.word	0x00083b65
   83c28:	00083c31 	.word	0x00083c31
   83c2c:	00083c39 	.word	0x00083c39
					{
						case PICKUP_FAILED:
						puts("PICKUP_FAILED");
   83c30:	4842      	ldr	r0, [pc, #264]	; (83d3c <vCommunicationTask+0x1e4>)
   83c32:	4b3a      	ldr	r3, [pc, #232]	; (83d1c <vCommunicationTask+0x1c4>)
   83c34:	4798      	blx	r3
						break;
   83c36:	e795      	b.n	83b64 <vCommunicationTask+0xc>
						case PICKUP_DONE_DRIVE:
						puts("PICKUP_DONE_DRIVE");
   83c38:	4841      	ldr	r0, [pc, #260]	; (83d40 <vCommunicationTask+0x1e8>)
   83c3a:	4b38      	ldr	r3, [pc, #224]	; (83d1c <vCommunicationTask+0x1c4>)
   83c3c:	4798      	blx	r3
						break;
   83c3e:	e791      	b.n	83b64 <vCommunicationTask+0xc>
						break;
						case PICKUP_DONE:
							//TODO: done picking up
							//done with pickup, continue to drive
							//stop communicating
							puts("PICKUP_DONE");
   83c40:	4840      	ldr	r0, [pc, #256]	; (83d44 <vCommunicationTask+0x1ec>)
   83c42:	4b36      	ldr	r3, [pc, #216]	; (83d1c <vCommunicationTask+0x1c4>)
   83c44:	4798      	blx	r3
							//tell (set) movement that pickup is done
							setDonePickup();
   83c46:	4b40      	ldr	r3, [pc, #256]	; (83d48 <vCommunicationTask+0x1f0>)
   83c48:	4798      	blx	r3
							booleanUltraSensor=0;
   83c4a:	2300      	movs	r3, #0
   83c4c:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   83c4e:	4a30      	ldr	r2, [pc, #192]	; (83d10 <vCommunicationTask+0x1b8>)
   83c50:	7013      	strb	r3, [r2, #0]
							booleanCommunication=0;
   83c52:	7023      	strb	r3, [r4, #0]
							booleanDriving=1;
   83c54:	2201      	movs	r2, #1
   83c56:	4b2d      	ldr	r3, [pc, #180]	; (83d0c <vCommunicationTask+0x1b4>)
   83c58:	701a      	strb	r2, [r3, #0]
						break;						
   83c5a:	e783      	b.n	83b64 <vCommunicationTask+0xc>
						case PICKUP_FORWARD:
						case PICKUP_BACKWARD:
							puts("go forward or back");
   83c5c:	483b      	ldr	r0, [pc, #236]	; (83d4c <vCommunicationTask+0x1f4>)
   83c5e:	4b2f      	ldr	r3, [pc, #188]	; (83d1c <vCommunicationTask+0x1c4>)
   83c60:	4798      	blx	r3
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
   83c62:	483b      	ldr	r0, [pc, #236]	; (83d50 <vCommunicationTask+0x1f8>)
   83c64:	4f33      	ldr	r7, [pc, #204]	; (83d34 <vCommunicationTask+0x1dc>)
   83c66:	47b8      	blx	r7
/*
In order to function properly certain arms need to drive forward during pickup-action
*/

static void driveForwardDuringPickup(){
	printf("\Forward drive during pickup!");
   83c68:	483a      	ldr	r0, [pc, #232]	; (83d54 <vCommunicationTask+0x1fc>)
   83c6a:	47b8      	blx	r7
	forwardDrive(20); //20 cm may suffice
   83c6c:	2014      	movs	r0, #20
   83c6e:	4b3a      	ldr	r3, [pc, #232]	; (83d58 <vCommunicationTask+0x200>)
   83c70:	4798      	blx	r3
							puts("go forward or back");
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
							//if we needed to drive during pickup, check if driving is done
							driveForwardDuringPickup();
							twi_pickupSendMovementDone();
   83c72:	4b3a      	ldr	r3, [pc, #232]	; (83d5c <vCommunicationTask+0x204>)
   83c74:	4798      	blx	r3
						break;
   83c76:	e775      	b.n	83b64 <vCommunicationTask+0xc>
					//end of get status pickup
				break;
				
				
				case START_DROP_OFF:
					if (twi_dropoffStart() == 1)
   83c78:	4b39      	ldr	r3, [pc, #228]	; (83d60 <vCommunicationTask+0x208>)
   83c7a:	4798      	blx	r3
   83c7c:	2801      	cmp	r0, #1
   83c7e:	d103      	bne.n	83c88 <vCommunicationTask+0x130>
					{
						
						//done starting pickup
						current_twi_state=GET_STATUS_DROP_OFF;
   83c80:	2204      	movs	r2, #4
   83c82:	4b24      	ldr	r3, [pc, #144]	; (83d14 <vCommunicationTask+0x1bc>)
   83c84:	701a      	strb	r2, [r3, #0]
   83c86:	e76d      	b.n	83b64 <vCommunicationTask+0xc>
					}
					else
					{
						//failed to start DROPOFF
						puts("FAILD TO START DROPOFF");
   83c88:	4836      	ldr	r0, [pc, #216]	; (83d64 <vCommunicationTask+0x20c>)
   83c8a:	4b24      	ldr	r3, [pc, #144]	; (83d1c <vCommunicationTask+0x1c4>)
   83c8c:	4798      	blx	r3
						current_twi_state=START_DROP_OFF;
   83c8e:	2203      	movs	r2, #3
   83c90:	4b20      	ldr	r3, [pc, #128]	; (83d14 <vCommunicationTask+0x1bc>)
   83c92:	701a      	strb	r2, [r3, #0]
   83c94:	e766      	b.n	83b64 <vCommunicationTask+0xc>
					}
				break;
				
				case GET_STATUS_DROP_OFF:
					puts("GET_STATUS_DROP_OFF");
   83c96:	4834      	ldr	r0, [pc, #208]	; (83d68 <vCommunicationTask+0x210>)
   83c98:	4b20      	ldr	r3, [pc, #128]	; (83d1c <vCommunicationTask+0x1c4>)
   83c9a:	4798      	blx	r3
					switch(twi_dropoffGetStatus())
   83c9c:	4b33      	ldr	r3, [pc, #204]	; (83d6c <vCommunicationTask+0x214>)
   83c9e:	4798      	blx	r3
   83ca0:	3802      	subs	r0, #2
   83ca2:	2803      	cmp	r0, #3
   83ca4:	f63f af5e 	bhi.w	83b64 <vCommunicationTask+0xc>
   83ca8:	e8df f000 	tbb	[pc, r0]
   83cac:	18141002 	.word	0x18141002
					{
						case DROPOFF_DONE:
						//tell (set)drive that pickup is done.
							setDropoffDone();
   83cb0:	4b2f      	ldr	r3, [pc, #188]	; (83d70 <vCommunicationTask+0x218>)
   83cb2:	4798      	blx	r3
							printf("DROPOFF_DONE\n");
   83cb4:	482f      	ldr	r0, [pc, #188]	; (83d74 <vCommunicationTask+0x21c>)
   83cb6:	4b1f      	ldr	r3, [pc, #124]	; (83d34 <vCommunicationTask+0x1dc>)
   83cb8:	4798      	blx	r3
							{
								booleanDriving=0;
							}
							else
							{
								booleanDriving=1;
   83cba:	2201      	movs	r2, #1
   83cbc:	4b13      	ldr	r3, [pc, #76]	; (83d0c <vCommunicationTask+0x1b4>)
   83cbe:	701a      	strb	r2, [r3, #0]
							}
							booleanUltraSensor=0;
   83cc0:	2300      	movs	r3, #0
   83cc2:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   83cc4:	4a12      	ldr	r2, [pc, #72]	; (83d10 <vCommunicationTask+0x1b8>)
   83cc6:	7013      	strb	r3, [r2, #0]
							booleanCommunication=0;
   83cc8:	7023      	strb	r3, [r4, #0]
						break;
   83cca:	e74b      	b.n	83b64 <vCommunicationTask+0xc>
						case DROPOFF_RUNNING:
							printf("DROPOFF_RUNNING\n");
   83ccc:	482a      	ldr	r0, [pc, #168]	; (83d78 <vCommunicationTask+0x220>)
   83cce:	4b19      	ldr	r3, [pc, #100]	; (83d34 <vCommunicationTask+0x1dc>)
   83cd0:	4798      	blx	r3
						break;
   83cd2:	e747      	b.n	83b64 <vCommunicationTask+0xc>
						case DROPOFF_FAILED:
							printf("DROPOFF_FAILED\n");
   83cd4:	4829      	ldr	r0, [pc, #164]	; (83d7c <vCommunicationTask+0x224>)
   83cd6:	4b17      	ldr	r3, [pc, #92]	; (83d34 <vCommunicationTask+0x1dc>)
   83cd8:	4798      	blx	r3
						break;
   83cda:	e743      	b.n	83b64 <vCommunicationTask+0xc>
						case DROPOFF_IDLE:
							printf("DROPOFF_IDLE\n");
   83cdc:	4828      	ldr	r0, [pc, #160]	; (83d80 <vCommunicationTask+0x228>)
   83cde:	4b15      	ldr	r3, [pc, #84]	; (83d34 <vCommunicationTask+0x1dc>)
   83ce0:	4798      	blx	r3
						break;
   83ce2:	e73f      	b.n	83b64 <vCommunicationTask+0xc>
					}				
				break;
				case IDLE:
					puts("IDLE");
   83ce4:	4827      	ldr	r0, [pc, #156]	; (83d84 <vCommunicationTask+0x22c>)
   83ce6:	4b0d      	ldr	r3, [pc, #52]	; (83d1c <vCommunicationTask+0x1c4>)
   83ce8:	4798      	blx	r3
				break;
   83cea:	e73b      	b.n	83b64 <vCommunicationTask+0xc>
				default:
					printf("failed twi switch %d\n",current_twi_state);
   83cec:	4826      	ldr	r0, [pc, #152]	; (83d88 <vCommunicationTask+0x230>)
   83cee:	4b11      	ldr	r3, [pc, #68]	; (83d34 <vCommunicationTask+0x1dc>)
   83cf0:	4798      	blx	r3
					char xx[255];
					scanf(xx);
   83cf2:	4668      	mov	r0, sp
   83cf4:	4b25      	ldr	r3, [pc, #148]	; (83d8c <vCommunicationTask+0x234>)
   83cf6:	4798      	blx	r3
				break;
			}
			//end of current_twi_state
		} 
   83cf8:	e734      	b.n	83b64 <vCommunicationTask+0xc>
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83cfa:	2064      	movs	r0, #100	; 0x64
   83cfc:	47a8      	blx	r5
   83cfe:	e731      	b.n	83b64 <vCommunicationTask+0xc>
   83d00:	2007ad6d 	.word	0x2007ad6d
   83d04:	00082abd 	.word	0x00082abd
   83d08:	2007ad6e 	.word	0x2007ad6e
   83d0c:	2007ad6c 	.word	0x2007ad6c
   83d10:	2007ad6f 	.word	0x2007ad6f
   83d14:	2007ae99 	.word	0x2007ae99
   83d18:	0008ae24 	.word	0x0008ae24
   83d1c:	00086e7d 	.word	0x00086e7d
   83d20:	00080a69 	.word	0x00080a69
   83d24:	00081855 	.word	0x00081855
   83d28:	0008ae30 	.word	0x0008ae30
   83d2c:	0008ae40 	.word	0x0008ae40
   83d30:	0008af24 	.word	0x0008af24
   83d34:	00086c4d 	.word	0x00086c4d
   83d38:	0008187d 	.word	0x0008187d
   83d3c:	0008ae58 	.word	0x0008ae58
   83d40:	0008ae68 	.word	0x0008ae68
   83d44:	0008ae7c 	.word	0x0008ae7c
   83d48:	00080a75 	.word	0x00080a75
   83d4c:	0008ae88 	.word	0x0008ae88
   83d50:	0008ae9c 	.word	0x0008ae9c
   83d54:	0008aeb8 	.word	0x0008aeb8
   83d58:	00080679 	.word	0x00080679
   83d5c:	0008191d 	.word	0x0008191d
   83d60:	00081959 	.word	0x00081959
   83d64:	0008aed8 	.word	0x0008aed8
   83d68:	0008aef0 	.word	0x0008aef0
   83d6c:	00081981 	.word	0x00081981
   83d70:	00080a81 	.word	0x00080a81
   83d74:	0008af04 	.word	0x0008af04
   83d78:	0008af14 	.word	0x0008af14
   83d7c:	0008af28 	.word	0x0008af28
   83d80:	0008af38 	.word	0x0008af38
   83d84:	0008ae10 	.word	0x0008ae10
   83d88:	0008af48 	.word	0x0008af48
   83d8c:	00086c75 	.word	0x00086c75
   83d90:	00080a21 	.word	0x00080a21

00083d94 <vUltraSensorTask>:

/*
 * The task below handles close-range localization
 *
 */
void vUltraSensorTask(void *pvParam) {
   83d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   83d98:	f8df 8198 	ldr.w	r8, [pc, #408]	; 83f34 <vUltraSensorTask+0x1a0>
			}
			setBitLevels(1, 0, 0, 0);
		}
		else // continue blocking
		{
			vTaskDelay(pdMSTOTICKS(100));
   83d9c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 83f38 <vUltraSensorTask+0x1a4>
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
		{
			
			for (int i = 0; i <= 360; i++)
			{
				testingUltraSound();
   83da0:	4e56      	ldr	r6, [pc, #344]	; (83efc <vUltraSensorTask+0x168>)
				if (WITHIN_RANGE_FLAG == 1)
   83da2:	4d57      	ldr	r5, [pc, #348]	; (83f00 <vUltraSensorTask+0x16c>)
 */
void vUltraSensorTask(void *pvParam) {

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   83da4:	f898 3000 	ldrb.w	r3, [r8]
   83da8:	2b01      	cmp	r3, #1
   83daa:	f040 80a4 	bne.w	83ef6 <vUltraSensorTask+0x162>
   83dae:	4b55      	ldr	r3, [pc, #340]	; (83f04 <vUltraSensorTask+0x170>)
   83db0:	781b      	ldrb	r3, [r3, #0]
   83db2:	2b00      	cmp	r3, #0
   83db4:	f040 809f 	bne.w	83ef6 <vUltraSensorTask+0x162>
   83db8:	4b53      	ldr	r3, [pc, #332]	; (83f08 <vUltraSensorTask+0x174>)
   83dba:	781b      	ldrb	r3, [r3, #0]
   83dbc:	2b00      	cmp	r3, #0
   83dbe:	f040 809a 	bne.w	83ef6 <vUltraSensorTask+0x162>
   83dc2:	f240 1469 	movw	r4, #361	; 0x169
			for (int i = 0; i <= 360; i++)
			{
				testingUltraSound();
				if (WITHIN_RANGE_FLAG == 1)
				{
					printf("Object has been detected");
   83dc6:	4f51      	ldr	r7, [pc, #324]	; (83f0c <vUltraSensorTask+0x178>)
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
		{
			
			for (int i = 0; i <= 360; i++)
			{
				testingUltraSound();
   83dc8:	47b0      	blx	r6
				if (WITHIN_RANGE_FLAG == 1)
   83dca:	782b      	ldrb	r3, [r5, #0]
   83dcc:	2b01      	cmp	r3, #1
   83dce:	d105      	bne.n	83ddc <vUltraSensorTask+0x48>
				{
					printf("Object has been detected");
   83dd0:	4638      	mov	r0, r7
   83dd2:	4b4f      	ldr	r3, [pc, #316]	; (83f10 <vUltraSensorTask+0x17c>)
   83dd4:	4798      	blx	r3
					booleanModifyPosition = 1;
   83dd6:	2201      	movs	r2, #1
   83dd8:	4b4e      	ldr	r3, [pc, #312]	; (83f14 <vUltraSensorTask+0x180>)
   83dda:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
		{
			
			for (int i = 0; i <= 360; i++)
   83ddc:	3c01      	subs	r4, #1
   83dde:	d1f3      	bne.n	83dc8 <vUltraSensorTask+0x34>
					printf("Object has been detected");
					booleanModifyPosition = 1;
				}
			}
			
			if (booleanModifyPosition == 1)
   83de0:	4b4c      	ldr	r3, [pc, #304]	; (83f14 <vUltraSensorTask+0x180>)
   83de2:	781b      	ldrb	r3, [r3, #0]
   83de4:	2b01      	cmp	r3, #1
   83de6:	d17b      	bne.n	83ee0 <vUltraSensorTask+0x14c>
			{
				if ((angleUltraSensor <= 94) && (angleUltraSensor >= 86))
   83de8:	4b4b      	ldr	r3, [pc, #300]	; (83f18 <vUltraSensorTask+0x184>)
   83dea:	6818      	ldr	r0, [r3, #0]
   83dec:	f1a0 0356 	sub.w	r3, r0, #86	; 0x56
   83df0:	2b08      	cmp	r3, #8
   83df2:	d823      	bhi.n	83e3c <vUltraSensorTask+0xa8>
				{
					if ((distanceUltraSensor + 32) > armInfo.objectDistance)
   83df4:	4b49      	ldr	r3, [pc, #292]	; (83f1c <vUltraSensorTask+0x188>)
   83df6:	6818      	ldr	r0, [r3, #0]
   83df8:	3020      	adds	r0, #32
   83dfa:	2800      	cmp	r0, #0
   83dfc:	dd0e      	ble.n	83e1c <vUltraSensorTask+0x88>
					{
						int travelDistToObj = (distanceUltraSensor + 32) - armInfo.objectDistance;
						forwardDrive(travelDistToObj);
   83dfe:	4b48      	ldr	r3, [pc, #288]	; (83f20 <vUltraSensorTask+0x18c>)
   83e00:	4798      	blx	r3
						printf("Modifying driving\n");
   83e02:	4848      	ldr	r0, [pc, #288]	; (83f24 <vUltraSensorTask+0x190>)
   83e04:	4b42      	ldr	r3, [pc, #264]	; (83f10 <vUltraSensorTask+0x17c>)
   83e06:	4798      	blx	r3
						booleanDriving=0;
   83e08:	2300      	movs	r3, #0
   83e0a:	4a3f      	ldr	r2, [pc, #252]	; (83f08 <vUltraSensorTask+0x174>)
   83e0c:	7013      	strb	r3, [r2, #0]
						booleanUltraSensor=0;
   83e0e:	f888 3000 	strb.w	r3, [r8]
						booleanModifyPosition = 0;
   83e12:	4a40      	ldr	r2, [pc, #256]	; (83f14 <vUltraSensorTask+0x180>)
   83e14:	7013      	strb	r3, [r2, #0]
						booleanCommunication = 1;
   83e16:	2201      	movs	r2, #1
   83e18:	4b3a      	ldr	r3, [pc, #232]	; (83f04 <vUltraSensorTask+0x170>)
   83e1a:	701a      	strb	r2, [r3, #0]
					}
					if ((distanceUltraSensor + 32) < armInfo.objectDistance)
   83e1c:	4b3f      	ldr	r3, [pc, #252]	; (83f1c <vUltraSensorTask+0x188>)
   83e1e:	6818      	ldr	r0, [r3, #0]
   83e20:	f110 0f20 	cmn.w	r0, #32
   83e24:	d55c      	bpl.n	83ee0 <vUltraSensorTask+0x14c>
					{
						int travelDistToObj = armInfo.objectDistance - (distanceUltraSensor + 32);
						reverseDrive(travelDistToObj);
   83e26:	f1c0 20ff 	rsb	r0, r0, #4278255360	; 0xff00ff00
   83e2a:	f500 007f 	add.w	r0, r0, #16711680	; 0xff0000
   83e2e:	30e0      	adds	r0, #224	; 0xe0
   83e30:	4b3d      	ldr	r3, [pc, #244]	; (83f28 <vUltraSensorTask+0x194>)
   83e32:	4798      	blx	r3
						printf("Modifying driving\n");
   83e34:	483b      	ldr	r0, [pc, #236]	; (83f24 <vUltraSensorTask+0x190>)
   83e36:	4b36      	ldr	r3, [pc, #216]	; (83f10 <vUltraSensorTask+0x17c>)
   83e38:	4798      	blx	r3
   83e3a:	e051      	b.n	83ee0 <vUltraSensorTask+0x14c>
						booleanCommunication = 1;
					}
				}
				else //rotation required
				{
					if (angleUltraSensor > 94)
   83e3c:	285e      	cmp	r0, #94	; 0x5e
   83e3e:	dd26      	ble.n	83e8e <vUltraSensorTask+0xfa>
					{
						rotateLeftByDegrees(angleUltraSensor-94);
   83e40:	385e      	subs	r0, #94	; 0x5e
   83e42:	4b3a      	ldr	r3, [pc, #232]	; (83f2c <vUltraSensorTask+0x198>)
   83e44:	4798      	blx	r3
						if ((distanceUltraSensor + 32) > armInfo.objectDistance)
   83e46:	4b35      	ldr	r3, [pc, #212]	; (83f1c <vUltraSensorTask+0x188>)
   83e48:	6818      	ldr	r0, [r3, #0]
   83e4a:	3020      	adds	r0, #32
   83e4c:	2800      	cmp	r0, #0
   83e4e:	dd0e      	ble.n	83e6e <vUltraSensorTask+0xda>
						{
							int travelDistToObj = (distanceUltraSensor + 32) - armInfo.objectDistance;
							forwardDrive(travelDistToObj);
   83e50:	4b33      	ldr	r3, [pc, #204]	; (83f20 <vUltraSensorTask+0x18c>)
   83e52:	4798      	blx	r3
							printf("Modifying driving\n");
   83e54:	4833      	ldr	r0, [pc, #204]	; (83f24 <vUltraSensorTask+0x190>)
   83e56:	4b2e      	ldr	r3, [pc, #184]	; (83f10 <vUltraSensorTask+0x17c>)
   83e58:	4798      	blx	r3
							booleanDriving=0;
   83e5a:	2300      	movs	r3, #0
   83e5c:	4a2a      	ldr	r2, [pc, #168]	; (83f08 <vUltraSensorTask+0x174>)
   83e5e:	7013      	strb	r3, [r2, #0]
							booleanUltraSensor=0;
   83e60:	f888 3000 	strb.w	r3, [r8]
							booleanModifyPosition = 0;
   83e64:	4a2b      	ldr	r2, [pc, #172]	; (83f14 <vUltraSensorTask+0x180>)
   83e66:	7013      	strb	r3, [r2, #0]
							booleanCommunication = 1;
   83e68:	2201      	movs	r2, #1
   83e6a:	4b26      	ldr	r3, [pc, #152]	; (83f04 <vUltraSensorTask+0x170>)
   83e6c:	701a      	strb	r2, [r3, #0]
						}
						if ((distanceUltraSensor + 32) < armInfo.objectDistance)
   83e6e:	4b2b      	ldr	r3, [pc, #172]	; (83f1c <vUltraSensorTask+0x188>)
   83e70:	6818      	ldr	r0, [r3, #0]
   83e72:	f110 0f20 	cmn.w	r0, #32
   83e76:	d533      	bpl.n	83ee0 <vUltraSensorTask+0x14c>
						{
							int travelDistToObj = armInfo.objectDistance - (distanceUltraSensor + 32);
							reverseDrive(travelDistToObj);
   83e78:	f1c0 20ff 	rsb	r0, r0, #4278255360	; 0xff00ff00
   83e7c:	f500 007f 	add.w	r0, r0, #16711680	; 0xff0000
   83e80:	30e0      	adds	r0, #224	; 0xe0
   83e82:	4b29      	ldr	r3, [pc, #164]	; (83f28 <vUltraSensorTask+0x194>)
   83e84:	4798      	blx	r3
							printf("Modifying driving\n");
   83e86:	4827      	ldr	r0, [pc, #156]	; (83f24 <vUltraSensorTask+0x190>)
   83e88:	4b21      	ldr	r3, [pc, #132]	; (83f10 <vUltraSensorTask+0x17c>)
   83e8a:	4798      	blx	r3
   83e8c:	e028      	b.n	83ee0 <vUltraSensorTask+0x14c>
							booleanUltraSensor=0;
							booleanModifyPosition = 0;
							booleanCommunication = 1;
						}
					}
					else if (angleUltraSensor < 86)
   83e8e:	2855      	cmp	r0, #85	; 0x55
   83e90:	dc26      	bgt.n	83ee0 <vUltraSensorTask+0x14c>
					{
						rotateRightByDegrees(86-angleUltraSensor);
   83e92:	f1c0 0056 	rsb	r0, r0, #86	; 0x56
   83e96:	4b26      	ldr	r3, [pc, #152]	; (83f30 <vUltraSensorTask+0x19c>)
   83e98:	4798      	blx	r3
						if ((distanceUltraSensor + 32) > armInfo.objectDistance)
   83e9a:	4b20      	ldr	r3, [pc, #128]	; (83f1c <vUltraSensorTask+0x188>)
   83e9c:	6818      	ldr	r0, [r3, #0]
   83e9e:	3020      	adds	r0, #32
   83ea0:	2800      	cmp	r0, #0
   83ea2:	dd0e      	ble.n	83ec2 <vUltraSensorTask+0x12e>
						{
							int travelDistToObj = (distanceUltraSensor + 32) - armInfo.objectDistance;
							forwardDrive(travelDistToObj);
   83ea4:	4b1e      	ldr	r3, [pc, #120]	; (83f20 <vUltraSensorTask+0x18c>)
   83ea6:	4798      	blx	r3
							printf("Modifying driving\n");
   83ea8:	481e      	ldr	r0, [pc, #120]	; (83f24 <vUltraSensorTask+0x190>)
   83eaa:	4b19      	ldr	r3, [pc, #100]	; (83f10 <vUltraSensorTask+0x17c>)
   83eac:	4798      	blx	r3
							booleanDriving=0;
   83eae:	2300      	movs	r3, #0
   83eb0:	4a15      	ldr	r2, [pc, #84]	; (83f08 <vUltraSensorTask+0x174>)
   83eb2:	7013      	strb	r3, [r2, #0]
							booleanUltraSensor=0;
   83eb4:	f888 3000 	strb.w	r3, [r8]
							booleanModifyPosition = 0;
   83eb8:	4a16      	ldr	r2, [pc, #88]	; (83f14 <vUltraSensorTask+0x180>)
   83eba:	7013      	strb	r3, [r2, #0]
							booleanCommunication = 1;
   83ebc:	2201      	movs	r2, #1
   83ebe:	4b11      	ldr	r3, [pc, #68]	; (83f04 <vUltraSensorTask+0x170>)
   83ec0:	701a      	strb	r2, [r3, #0]
						}
						if ((distanceUltraSensor + 32) < armInfo.objectDistance)
   83ec2:	4b16      	ldr	r3, [pc, #88]	; (83f1c <vUltraSensorTask+0x188>)
   83ec4:	6818      	ldr	r0, [r3, #0]
   83ec6:	f110 0f20 	cmn.w	r0, #32
   83eca:	d509      	bpl.n	83ee0 <vUltraSensorTask+0x14c>
						{
							int travelDistToObj = armInfo.objectDistance - (distanceUltraSensor + 32);
							reverseDrive(travelDistToObj);
   83ecc:	f1c0 20ff 	rsb	r0, r0, #4278255360	; 0xff00ff00
   83ed0:	f500 007f 	add.w	r0, r0, #16711680	; 0xff0000
   83ed4:	30e0      	adds	r0, #224	; 0xe0
   83ed6:	4b14      	ldr	r3, [pc, #80]	; (83f28 <vUltraSensorTask+0x194>)
   83ed8:	4798      	blx	r3
							printf("Modifying driving\n");
   83eda:	4812      	ldr	r0, [pc, #72]	; (83f24 <vUltraSensorTask+0x190>)
   83edc:	4b0c      	ldr	r3, [pc, #48]	; (83f10 <vUltraSensorTask+0x17c>)
   83ede:	4798      	blx	r3
static arminfo_t armInfo;
static void driveForwardDuringPickup(void);
static void setBitLevels(int, int, int, int);

static void setBitLevels(int driving, int ultrasensor, int modifyPosition, int communication){
	booleanDriving = driving;
   83ee0:	2201      	movs	r2, #1
   83ee2:	4b09      	ldr	r3, [pc, #36]	; (83f08 <vUltraSensorTask+0x174>)
   83ee4:	701a      	strb	r2, [r3, #0]
	booleanUltraSensor = ultrasensor;
   83ee6:	2300      	movs	r3, #0
   83ee8:	f888 3000 	strb.w	r3, [r8]
	booleanModifyPosition = modifyPosition;
   83eec:	4a09      	ldr	r2, [pc, #36]	; (83f14 <vUltraSensorTask+0x180>)
   83eee:	7013      	strb	r3, [r2, #0]
	booleanCommunication = communication;
   83ef0:	4a04      	ldr	r2, [pc, #16]	; (83f04 <vUltraSensorTask+0x170>)
   83ef2:	7013      	strb	r3, [r2, #0]
   83ef4:	e756      	b.n	83da4 <vUltraSensorTask+0x10>
			}
			setBitLevels(1, 0, 0, 0);
		}
		else // continue blocking
		{
			vTaskDelay(pdMSTOTICKS(100));
   83ef6:	2064      	movs	r0, #100	; 0x64
   83ef8:	47c8      	blx	r9
   83efa:	e753      	b.n	83da4 <vUltraSensorTask+0x10>
   83efc:	00080619 	.word	0x00080619
   83f00:	20070ae1 	.word	0x20070ae1
   83f04:	2007ad6d 	.word	0x2007ad6d
   83f08:	2007ad6c 	.word	0x2007ad6c
   83f0c:	0008af60 	.word	0x0008af60
   83f10:	00086c4d 	.word	0x00086c4d
   83f14:	2007ad6f 	.word	0x2007ad6f
   83f18:	20070ad4 	.word	0x20070ad4
   83f1c:	20070adc 	.word	0x20070adc
   83f20:	00080679 	.word	0x00080679
   83f24:	0008af7c 	.word	0x0008af7c
   83f28:	00080731 	.word	0x00080731
   83f2c:	000808c1 	.word	0x000808c1
   83f30:	000807e9 	.word	0x000807e9
   83f34:	2007ad6e 	.word	0x2007ad6e
   83f38:	00082abd 	.word	0x00082abd

00083f3c <vDriveToObjectTask>:

/*
 * Task that administers entire functionality that concerns robot's automatic transportation and movement-mobilization
 *
 */
void vDriveToObjectTask(void *pvParam) {
   83f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
   83f3e:	b083      	sub	sp, #12
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   83f40:	4c2a      	ldr	r4, [pc, #168]	; (83fec <vDriveToObjectTask+0xb0>)
			portTickType xLastWakeTime = xTaskGetTickCount();
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
		}
		else // continue blocking
		{
			vTaskDelay(pdMSTOTICKS(200));
   83f42:	4d2b      	ldr	r5, [pc, #172]	; (83ff0 <vDriveToObjectTask+0xb4>)
 */
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   83f44:	4e2b      	ldr	r6, [pc, #172]	; (83ff4 <vDriveToObjectTask+0xb8>)
   83f46:	7823      	ldrb	r3, [r4, #0]
   83f48:	2b01      	cmp	r3, #1
   83f4a:	d14b      	bne.n	83fe4 <vDriveToObjectTask+0xa8>
   83f4c:	7833      	ldrb	r3, [r6, #0]
   83f4e:	2b00      	cmp	r3, #0
   83f50:	d148      	bne.n	83fe4 <vDriveToObjectTask+0xa8>
   83f52:	4b29      	ldr	r3, [pc, #164]	; (83ff8 <vDriveToObjectTask+0xbc>)
   83f54:	781b      	ldrb	r3, [r3, #0]
   83f56:	2b00      	cmp	r3, #0
   83f58:	d144      	bne.n	83fe4 <vDriveToObjectTask+0xa8>
		{
			printf("\n>>>>>>>>>>>>DRIVING TO OBJECT<<<<<<<<<<<<\n");
   83f5a:	4828      	ldr	r0, [pc, #160]	; (83ffc <vDriveToObjectTask+0xc0>)
   83f5c:	4b28      	ldr	r3, [pc, #160]	; (84000 <vDriveToObjectTask+0xc4>)
   83f5e:	4798      	blx	r3
			uint8_t gotoVal = goToNext();
   83f60:	4b28      	ldr	r3, [pc, #160]	; (84004 <vDriveToObjectTask+0xc8>)
   83f62:	4798      	blx	r3
			if(gotoVal == 1)
   83f64:	2801      	cmp	r0, #1
   83f66:	d111      	bne.n	83f8c <vDriveToObjectTask+0x50>
static arminfo_t armInfo;
static void driveForwardDuringPickup(void);
static void setBitLevels(int, int, int, int);

static void setBitLevels(int driving, int ultrasensor, int modifyPosition, int communication){
	booleanDriving = driving;
   83f68:	2300      	movs	r3, #0
   83f6a:	7023      	strb	r3, [r4, #0]
	booleanUltraSensor = ultrasensor;
   83f6c:	2701      	movs	r7, #1
   83f6e:	7037      	strb	r7, [r6, #0]
	booleanModifyPosition = modifyPosition;
   83f70:	4a25      	ldr	r2, [pc, #148]	; (84008 <vDriveToObjectTask+0xcc>)
   83f72:	7013      	strb	r3, [r2, #0]
	booleanCommunication = communication;
   83f74:	4a20      	ldr	r2, [pc, #128]	; (83ff8 <vDriveToObjectTask+0xbc>)
   83f76:	7013      	strb	r3, [r2, #0]
			printf("\n>>>>>>>>>>>>DRIVING TO OBJECT<<<<<<<<<<<<\n");
			uint8_t gotoVal = goToNext();
			if(gotoVal == 1)
			{
				setBitLevels(0, 1, 0, 0); // ultrasensor = 1
				current_twi_state = START_PICKUP;
   83f78:	4b24      	ldr	r3, [pc, #144]	; (8400c <vDriveToObjectTask+0xd0>)
   83f7a:	701f      	strb	r7, [r3, #0]
				puts("GOTO PICKUP FROM DRIVE");
   83f7c:	4824      	ldr	r0, [pc, #144]	; (84010 <vDriveToObjectTask+0xd4>)
   83f7e:	4b25      	ldr	r3, [pc, #148]	; (84014 <vDriveToObjectTask+0xd8>)
   83f80:	4798      	blx	r3
			    printf("\nGotoVal = %u", gotoVal);
   83f82:	4825      	ldr	r0, [pc, #148]	; (84018 <vDriveToObjectTask+0xdc>)
   83f84:	4639      	mov	r1, r7
   83f86:	4b1e      	ldr	r3, [pc, #120]	; (84000 <vDriveToObjectTask+0xc4>)
   83f88:	4798      	blx	r3
   83f8a:	e021      	b.n	83fd0 <vDriveToObjectTask+0x94>
			}
			
			if(gotoVal == 2)
   83f8c:	2802      	cmp	r0, #2
   83f8e:	d112      	bne.n	83fb6 <vDriveToObjectTask+0x7a>
static arminfo_t armInfo;
static void driveForwardDuringPickup(void);
static void setBitLevels(int, int, int, int);

static void setBitLevels(int driving, int ultrasensor, int modifyPosition, int communication){
	booleanDriving = driving;
   83f90:	2300      	movs	r3, #0
   83f92:	7023      	strb	r3, [r4, #0]
	booleanUltraSensor = ultrasensor;
   83f94:	2201      	movs	r2, #1
   83f96:	7032      	strb	r2, [r6, #0]
	booleanModifyPosition = modifyPosition;
   83f98:	4a1b      	ldr	r2, [pc, #108]	; (84008 <vDriveToObjectTask+0xcc>)
   83f9a:	7013      	strb	r3, [r2, #0]
	booleanCommunication = communication;
   83f9c:	4a16      	ldr	r2, [pc, #88]	; (83ff8 <vDriveToObjectTask+0xbc>)
   83f9e:	7013      	strb	r3, [r2, #0]
			}
			
			if(gotoVal == 2)
			{
				setBitLevels(0, 1, 0, 0); // ultrasensor = 1
				current_twi_state = START_DROP_OFF;
   83fa0:	2203      	movs	r2, #3
   83fa2:	4b1a      	ldr	r3, [pc, #104]	; (8400c <vDriveToObjectTask+0xd0>)
   83fa4:	701a      	strb	r2, [r3, #0]
				puts("GOTO DROPOFF FROM DRIVE");
   83fa6:	481d      	ldr	r0, [pc, #116]	; (8401c <vDriveToObjectTask+0xe0>)
   83fa8:	4b1a      	ldr	r3, [pc, #104]	; (84014 <vDriveToObjectTask+0xd8>)
   83faa:	4798      	blx	r3
			    printf("\nGotoVal = %u", gotoVal);
   83fac:	481a      	ldr	r0, [pc, #104]	; (84018 <vDriveToObjectTask+0xdc>)
   83fae:	2102      	movs	r1, #2
   83fb0:	4b13      	ldr	r3, [pc, #76]	; (84000 <vDriveToObjectTask+0xc4>)
   83fb2:	4798      	blx	r3
   83fb4:	e00c      	b.n	83fd0 <vDriveToObjectTask+0x94>
			}
			
			if(gotoVal == 3)
   83fb6:	2803      	cmp	r0, #3
   83fb8:	d10a      	bne.n	83fd0 <vDriveToObjectTask+0x94>
static arminfo_t armInfo;
static void driveForwardDuringPickup(void);
static void setBitLevels(int, int, int, int);

static void setBitLevels(int driving, int ultrasensor, int modifyPosition, int communication){
	booleanDriving = driving;
   83fba:	2300      	movs	r3, #0
   83fbc:	7023      	strb	r3, [r4, #0]
	booleanUltraSensor = ultrasensor;
   83fbe:	7033      	strb	r3, [r6, #0]
	booleanModifyPosition = modifyPosition;
   83fc0:	4a11      	ldr	r2, [pc, #68]	; (84008 <vDriveToObjectTask+0xcc>)
   83fc2:	7013      	strb	r3, [r2, #0]
	booleanCommunication = communication;
   83fc4:	4a0c      	ldr	r2, [pc, #48]	; (83ff8 <vDriveToObjectTask+0xbc>)
   83fc6:	7013      	strb	r3, [r2, #0]
			
			if(gotoVal == 3)
			{
				// Mission accomplished!
				setBitLevels(0, 0, 0, 0); // do not enter any task!
				printf("\nGotoVal = %u", gotoVal);
   83fc8:	4813      	ldr	r0, [pc, #76]	; (84018 <vDriveToObjectTask+0xdc>)
   83fca:	2103      	movs	r1, #3
   83fcc:	4b0c      	ldr	r3, [pc, #48]	; (84000 <vDriveToObjectTask+0xc4>)
   83fce:	4798      	blx	r3
			}
			portTickType xLastWakeTime = xTaskGetTickCount();
   83fd0:	4b13      	ldr	r3, [pc, #76]	; (84020 <vDriveToObjectTask+0xe4>)
   83fd2:	4798      	blx	r3
   83fd4:	ab02      	add	r3, sp, #8
   83fd6:	f843 0d04 	str.w	r0, [r3, #-4]!
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
   83fda:	4618      	mov	r0, r3
   83fdc:	21fa      	movs	r1, #250	; 0xfa
   83fde:	4b11      	ldr	r3, [pc, #68]	; (84024 <vDriveToObjectTask+0xe8>)
   83fe0:	4798      	blx	r3
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
		{
   83fe2:	e7b0      	b.n	83f46 <vDriveToObjectTask+0xa>
			portTickType xLastWakeTime = xTaskGetTickCount();
			vTaskDelayUntil(&xLastWakeTime, pdMSTOTICKS(250));
		}
		else // continue blocking
		{
			vTaskDelay(pdMSTOTICKS(200));
   83fe4:	20c8      	movs	r0, #200	; 0xc8
   83fe6:	47a8      	blx	r5
   83fe8:	e7ad      	b.n	83f46 <vDriveToObjectTask+0xa>
   83fea:	bf00      	nop
   83fec:	2007ad6c 	.word	0x2007ad6c
   83ff0:	00082abd 	.word	0x00082abd
   83ff4:	2007ad6e 	.word	0x2007ad6e
   83ff8:	2007ad6d 	.word	0x2007ad6d
   83ffc:	0008af90 	.word	0x0008af90
   84000:	00086c4d 	.word	0x00086c4d
   84004:	00080ef9 	.word	0x00080ef9
   84008:	2007ad6f 	.word	0x2007ad6f
   8400c:	2007ae99 	.word	0x2007ae99
   84010:	0008afbc 	.word	0x0008afbc
   84014:	00086e7d 	.word	0x00086e7d
   84018:	0008afd4 	.word	0x0008afd4
   8401c:	0008afe4 	.word	0x0008afe4
   84020:	000827e5 	.word	0x000827e5
   84024:	00082a2d 	.word	0x00082a2d

00084028 <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   84028:	b570      	push	{r4, r5, r6, lr}
   8402a:	b088      	sub	sp, #32
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   8402c:	4b52      	ldr	r3, [pc, #328]	; (84178 <main+0x150>)
   8402e:	4798      	blx	r3
	board_init();
   84030:	4b52      	ldr	r3, [pc, #328]	; (8417c <main+0x154>)
   84032:	4798      	blx	r3
   84034:	2008      	movs	r0, #8
   84036:	4d52      	ldr	r5, [pc, #328]	; (84180 <main+0x158>)
   84038:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8403a:	4c52      	ldr	r4, [pc, #328]	; (84184 <main+0x15c>)
   8403c:	4b52      	ldr	r3, [pc, #328]	; (84188 <main+0x160>)
   8403e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   84040:	4a52      	ldr	r2, [pc, #328]	; (8418c <main+0x164>)
   84042:	4b53      	ldr	r3, [pc, #332]	; (84190 <main+0x168>)
   84044:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   84046:	4a53      	ldr	r2, [pc, #332]	; (84194 <main+0x16c>)
   84048:	4b53      	ldr	r3, [pc, #332]	; (84198 <main+0x170>)
   8404a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8404c:	4b53      	ldr	r3, [pc, #332]	; (8419c <main+0x174>)
   8404e:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   84050:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   84054:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   84056:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8405a:	9307      	str	r3, [sp, #28]
   8405c:	2008      	movs	r0, #8
   8405e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   84060:	4620      	mov	r0, r4
   84062:	a905      	add	r1, sp, #20
   84064:	4b4e      	ldr	r3, [pc, #312]	; (841a0 <main+0x178>)
   84066:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   84068:	4e4e      	ldr	r6, [pc, #312]	; (841a4 <main+0x17c>)
   8406a:	6833      	ldr	r3, [r6, #0]
   8406c:	6898      	ldr	r0, [r3, #8]
   8406e:	2100      	movs	r1, #0
   84070:	4c4d      	ldr	r4, [pc, #308]	; (841a8 <main+0x180>)
   84072:	47a0      	blx	r4
	setbuf(stdin, NULL);
   84074:	6833      	ldr	r3, [r6, #0]
   84076:	6858      	ldr	r0, [r3, #4]
   84078:	2100      	movs	r1, #0
   8407a:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   8407c:	484b      	ldr	r0, [pc, #300]	; (841ac <main+0x184>)
   8407e:	4c4c      	ldr	r4, [pc, #304]	; (841b0 <main+0x188>)
   84080:	47a0      	blx	r4
	printf("=============\n");
   84082:	484c      	ldr	r0, [pc, #304]	; (841b4 <main+0x18c>)
   84084:	47a0      	blx	r4
{
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
	board_init();
	configure_console();
	TC0_init();
   84086:	4b4c      	ldr	r3, [pc, #304]	; (841b8 <main+0x190>)
   84088:	4798      	blx	r3
	//init twi communication
	twi_comInit();
   8408a:	4b4c      	ldr	r3, [pc, #304]	; (841bc <main+0x194>)
   8408c:	4798      	blx	r3
	//armInfo = twi_getArmInfo();
	
	uint32_t value = 0;
	
	
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   8408e:	4c4c      	ldr	r4, [pc, #304]	; (841c0 <main+0x198>)
   84090:	200d      	movs	r0, #13
   84092:	4621      	mov	r1, r4
   84094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   84098:	4b4a      	ldr	r3, [pc, #296]	; (841c4 <main+0x19c>)
   8409a:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   8409c:	200d      	movs	r0, #13
   8409e:	4621      	mov	r1, r4
   840a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   840a4:	4b48      	ldr	r3, [pc, #288]	; (841c8 <main+0x1a0>)
   840a6:	4798      	blx	r3
	
	pulse_init();
   840a8:	4b48      	ldr	r3, [pc, #288]	; (841cc <main+0x1a4>)
   840aa:	4798      	blx	r3
	
	current_twi_state = INIT_ARM;
   840ac:	2600      	movs	r6, #0
   840ae:	4b48      	ldr	r3, [pc, #288]	; (841d0 <main+0x1a8>)
   840b0:	701e      	strb	r6, [r3, #0]
   840b2:	200b      	movs	r0, #11
   840b4:	47a8      	blx	r5
   840b6:	200c      	movs	r0, #12
   840b8:	47a8      	blx	r5
   840ba:	200d      	movs	r0, #13
   840bc:	47a8      	blx	r5
   840be:	200e      	movs	r0, #14
   840c0:	47a8      	blx	r5
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   840c2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   840c6:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   840c8:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   840cc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   840d0:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   840d2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   840d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   840da:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   840dc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   840e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   840e4:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   840e6:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   840ea:	6363      	str	r3, [r4, #52]	; 0x34
	ioport_set_pin_dir(trig, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(servo, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(servo, LOW);
	
	if(xTaskCreate(vDriveToObjectTask, "DriveToObject", 1000, NULL, 1, pxTaskDriveToObject) != pdPASS){
   840ec:	2301      	movs	r3, #1
   840ee:	9300      	str	r3, [sp, #0]
   840f0:	4b38      	ldr	r3, [pc, #224]	; (841d4 <main+0x1ac>)
   840f2:	681b      	ldr	r3, [r3, #0]
   840f4:	9301      	str	r3, [sp, #4]
   840f6:	9602      	str	r6, [sp, #8]
   840f8:	9603      	str	r6, [sp, #12]
   840fa:	4837      	ldr	r0, [pc, #220]	; (841d8 <main+0x1b0>)
   840fc:	4937      	ldr	r1, [pc, #220]	; (841dc <main+0x1b4>)
   840fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   84102:	4633      	mov	r3, r6
   84104:	4c36      	ldr	r4, [pc, #216]	; (841e0 <main+0x1b8>)
   84106:	47a0      	blx	r4
   84108:	2801      	cmp	r0, #1
   8410a:	d002      	beq.n	84112 <main+0xea>
		printf("Failed to create DriveToObject-task");
   8410c:	4835      	ldr	r0, [pc, #212]	; (841e4 <main+0x1bc>)
   8410e:	4b28      	ldr	r3, [pc, #160]	; (841b0 <main+0x188>)
   84110:	4798      	blx	r3
	}
	
	if(xTaskCreate(vUltraSensorTask, "UltraSensor", 1000, NULL, 1, pxTaskUltraSensor) != pdPASS){
   84112:	2301      	movs	r3, #1
   84114:	9300      	str	r3, [sp, #0]
   84116:	4b34      	ldr	r3, [pc, #208]	; (841e8 <main+0x1c0>)
   84118:	681b      	ldr	r3, [r3, #0]
   8411a:	9301      	str	r3, [sp, #4]
   8411c:	2300      	movs	r3, #0
   8411e:	9302      	str	r3, [sp, #8]
   84120:	9303      	str	r3, [sp, #12]
   84122:	4832      	ldr	r0, [pc, #200]	; (841ec <main+0x1c4>)
   84124:	4932      	ldr	r1, [pc, #200]	; (841f0 <main+0x1c8>)
   84126:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8412a:	4c2d      	ldr	r4, [pc, #180]	; (841e0 <main+0x1b8>)
   8412c:	47a0      	blx	r4
   8412e:	2801      	cmp	r0, #1
   84130:	d002      	beq.n	84138 <main+0x110>
		printf("Failed to create UltraSensor-task");
   84132:	4830      	ldr	r0, [pc, #192]	; (841f4 <main+0x1cc>)
   84134:	4b1e      	ldr	r3, [pc, #120]	; (841b0 <main+0x188>)
   84136:	4798      	blx	r3
	}
	
	if(xTaskCreate(vCommunicationTask, "Communication", 1000, NULL, 1, pxTaskCommunication) != pdPASS){
   84138:	2301      	movs	r3, #1
   8413a:	9300      	str	r3, [sp, #0]
   8413c:	4b2e      	ldr	r3, [pc, #184]	; (841f8 <main+0x1d0>)
   8413e:	681b      	ldr	r3, [r3, #0]
   84140:	9301      	str	r3, [sp, #4]
   84142:	2300      	movs	r3, #0
   84144:	9302      	str	r3, [sp, #8]
   84146:	9303      	str	r3, [sp, #12]
   84148:	482c      	ldr	r0, [pc, #176]	; (841fc <main+0x1d4>)
   8414a:	492d      	ldr	r1, [pc, #180]	; (84200 <main+0x1d8>)
   8414c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   84150:	4c23      	ldr	r4, [pc, #140]	; (841e0 <main+0x1b8>)
   84152:	47a0      	blx	r4
   84154:	2801      	cmp	r0, #1
   84156:	d002      	beq.n	8415e <main+0x136>
		printf("Failed to create Communication-task");
   84158:	482a      	ldr	r0, [pc, #168]	; (84204 <main+0x1dc>)
   8415a:	4b15      	ldr	r3, [pc, #84]	; (841b0 <main+0x188>)
   8415c:	4798      	blx	r3
	}
	
	booleanDriving = 0;
   8415e:	2300      	movs	r3, #0
   84160:	4a29      	ldr	r2, [pc, #164]	; (84208 <main+0x1e0>)
   84162:	7013      	strb	r3, [r2, #0]
	booleanUltraSensor = 0;
   84164:	4a29      	ldr	r2, [pc, #164]	; (8420c <main+0x1e4>)
   84166:	7013      	strb	r3, [r2, #0]
	booleanModifyPosition = 0;
   84168:	4a29      	ldr	r2, [pc, #164]	; (84210 <main+0x1e8>)
   8416a:	7013      	strb	r3, [r2, #0]
	booleanCommunication = 1;
   8416c:	2201      	movs	r2, #1
   8416e:	4b29      	ldr	r3, [pc, #164]	; (84214 <main+0x1ec>)
   84170:	701a      	strb	r2, [r3, #0]
	
	vTaskStartScheduler();
   84172:	4b29      	ldr	r3, [pc, #164]	; (84218 <main+0x1f0>)
   84174:	4798      	blx	r3
   84176:	e7fe      	b.n	84176 <main+0x14e>
   84178:	0008325d 	.word	0x0008325d
   8417c:	000832c1 	.word	0x000832c1
   84180:	0008376d 	.word	0x0008376d
   84184:	400e0800 	.word	0x400e0800
   84188:	2007ae88 	.word	0x2007ae88
   8418c:	00083ab1 	.word	0x00083ab1
   84190:	2007ae84 	.word	0x2007ae84
   84194:	00083a09 	.word	0x00083a09
   84198:	2007ae80 	.word	0x2007ae80
   8419c:	0501bd00 	.word	0x0501bd00
   841a0:	00081c1d 	.word	0x00081c1d
   841a4:	20070668 	.word	0x20070668
   841a8:	00086e8d 	.word	0x00086e8d
   841ac:	0008affc 	.word	0x0008affc
   841b0:	00086c4d 	.word	0x00086c4d
   841b4:	0008b00c 	.word	0x0008b00c
   841b8:	0008149d 	.word	0x0008149d
   841bc:	000816d5 	.word	0x000816d5
   841c0:	400e1200 	.word	0x400e1200
   841c4:	000813dd 	.word	0x000813dd
   841c8:	0008143d 	.word	0x0008143d
   841cc:	00081319 	.word	0x00081319
   841d0:	2007ae99 	.word	0x2007ae99
   841d4:	2007ae90 	.word	0x2007ae90
   841d8:	00083f3d 	.word	0x00083f3d
   841dc:	0008b01c 	.word	0x0008b01c
   841e0:	00082565 	.word	0x00082565
   841e4:	0008b02c 	.word	0x0008b02c
   841e8:	2007ae8c 	.word	0x2007ae8c
   841ec:	00083d95 	.word	0x00083d95
   841f0:	0008b050 	.word	0x0008b050
   841f4:	0008b05c 	.word	0x0008b05c
   841f8:	2007ae94 	.word	0x2007ae94
   841fc:	00083b59 	.word	0x00083b59
   84200:	0008b080 	.word	0x0008b080
   84204:	0008b090 	.word	0x0008b090
   84208:	2007ad6c 	.word	0x2007ad6c
   8420c:	2007ad6e 	.word	0x2007ad6e
   84210:	2007ad6f 	.word	0x2007ad6f
   84214:	2007ad6d 	.word	0x2007ad6d
   84218:	0008276d 	.word	0x0008276d

0008421c <cos>:
   8421c:	b570      	push	{r4, r5, r6, lr}
   8421e:	4e20      	ldr	r6, [pc, #128]	; (842a0 <cos+0x84>)
   84220:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   84224:	42b4      	cmp	r4, r6
   84226:	b086      	sub	sp, #24
   84228:	4602      	mov	r2, r0
   8422a:	460b      	mov	r3, r1
   8422c:	dd19      	ble.n	84262 <cos+0x46>
   8422e:	4d1d      	ldr	r5, [pc, #116]	; (842a4 <cos+0x88>)
   84230:	42ac      	cmp	r4, r5
   84232:	dd03      	ble.n	8423c <cos+0x20>
   84234:	f001 fd66 	bl	85d04 <__aeabi_dsub>
   84238:	b006      	add	sp, #24
   8423a:	bd70      	pop	{r4, r5, r6, pc}
   8423c:	aa02      	add	r2, sp, #8
   8423e:	f000 f9cf 	bl	845e0 <__ieee754_rem_pio2>
   84242:	f000 0003 	and.w	r0, r0, #3
   84246:	2801      	cmp	r0, #1
   84248:	d01b      	beq.n	84282 <cos+0x66>
   8424a:	2802      	cmp	r0, #2
   8424c:	d00f      	beq.n	8426e <cos+0x52>
   8424e:	b300      	cbz	r0, 84292 <cos+0x76>
   84250:	2301      	movs	r3, #1
   84252:	9300      	str	r3, [sp, #0]
   84254:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84258:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8425c:	f001 f9a4 	bl	855a8 <__kernel_sin>
   84260:	e7ea      	b.n	84238 <cos+0x1c>
   84262:	2200      	movs	r2, #0
   84264:	2300      	movs	r3, #0
   84266:	f000 fc9b 	bl	84ba0 <__kernel_cos>
   8426a:	b006      	add	sp, #24
   8426c:	bd70      	pop	{r4, r5, r6, pc}
   8426e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84272:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84276:	f000 fc93 	bl	84ba0 <__kernel_cos>
   8427a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   8427e:	b006      	add	sp, #24
   84280:	bd70      	pop	{r4, r5, r6, pc}
   84282:	9000      	str	r0, [sp, #0]
   84284:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84288:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8428c:	f001 f98c 	bl	855a8 <__kernel_sin>
   84290:	e7f3      	b.n	8427a <cos+0x5e>
   84292:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8429a:	f000 fc81 	bl	84ba0 <__kernel_cos>
   8429e:	e7cb      	b.n	84238 <cos+0x1c>
   842a0:	3fe921fb 	.word	0x3fe921fb
   842a4:	7fefffff 	.word	0x7fefffff

000842a8 <sin>:
   842a8:	b570      	push	{r4, r5, r6, lr}
   842aa:	4e22      	ldr	r6, [pc, #136]	; (84334 <sin+0x8c>)
   842ac:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   842b0:	42b4      	cmp	r4, r6
   842b2:	b086      	sub	sp, #24
   842b4:	4602      	mov	r2, r0
   842b6:	460b      	mov	r3, r1
   842b8:	dd1a      	ble.n	842f0 <sin+0x48>
   842ba:	4d1f      	ldr	r5, [pc, #124]	; (84338 <sin+0x90>)
   842bc:	42ac      	cmp	r4, r5
   842be:	dd03      	ble.n	842c8 <sin+0x20>
   842c0:	f001 fd20 	bl	85d04 <__aeabi_dsub>
   842c4:	b006      	add	sp, #24
   842c6:	bd70      	pop	{r4, r5, r6, pc}
   842c8:	aa02      	add	r2, sp, #8
   842ca:	f000 f989 	bl	845e0 <__ieee754_rem_pio2>
   842ce:	f000 0003 	and.w	r0, r0, #3
   842d2:	2801      	cmp	r0, #1
   842d4:	d01d      	beq.n	84312 <sin+0x6a>
   842d6:	2802      	cmp	r0, #2
   842d8:	d012      	beq.n	84300 <sin+0x58>
   842da:	b308      	cbz	r0, 84320 <sin+0x78>
   842dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   842e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   842e4:	f000 fc5c 	bl	84ba0 <__kernel_cos>
   842e8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   842ec:	b006      	add	sp, #24
   842ee:	bd70      	pop	{r4, r5, r6, pc}
   842f0:	2300      	movs	r3, #0
   842f2:	9300      	str	r3, [sp, #0]
   842f4:	2200      	movs	r2, #0
   842f6:	2300      	movs	r3, #0
   842f8:	f001 f956 	bl	855a8 <__kernel_sin>
   842fc:	b006      	add	sp, #24
   842fe:	bd70      	pop	{r4, r5, r6, pc}
   84300:	2301      	movs	r3, #1
   84302:	9300      	str	r3, [sp, #0]
   84304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8430c:	f001 f94c 	bl	855a8 <__kernel_sin>
   84310:	e7ea      	b.n	842e8 <sin+0x40>
   84312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8431a:	f000 fc41 	bl	84ba0 <__kernel_cos>
   8431e:	e7d1      	b.n	842c4 <sin+0x1c>
   84320:	2301      	movs	r3, #1
   84322:	9300      	str	r3, [sp, #0]
   84324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8432c:	f001 f93c 	bl	855a8 <__kernel_sin>
   84330:	e7c8      	b.n	842c4 <sin+0x1c>
   84332:	bf00      	nop
   84334:	3fe921fb 	.word	0x3fe921fb
   84338:	7fefffff 	.word	0x7fefffff

0008433c <atan2>:
   8433c:	f000 b858 	b.w	843f0 <__ieee754_atan2>

00084340 <sqrt>:
   84340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84344:	b08a      	sub	sp, #40	; 0x28
   84346:	4604      	mov	r4, r0
   84348:	460d      	mov	r5, r1
   8434a:	f000 fb69 	bl	84a20 <__ieee754_sqrt>
   8434e:	f8df a098 	ldr.w	sl, [pc, #152]	; 843e8 <sqrt+0xa8>
   84352:	4606      	mov	r6, r0
   84354:	f99a 3000 	ldrsb.w	r3, [sl]
   84358:	460f      	mov	r7, r1
   8435a:	3301      	adds	r3, #1
   8435c:	d00f      	beq.n	8437e <sqrt+0x3e>
   8435e:	4620      	mov	r0, r4
   84360:	4629      	mov	r1, r5
   84362:	f001 fc15 	bl	85b90 <__fpclassifyd>
   84366:	b150      	cbz	r0, 8437e <sqrt+0x3e>
   84368:	f04f 0800 	mov.w	r8, #0
   8436c:	f04f 0900 	mov.w	r9, #0
   84370:	4642      	mov	r2, r8
   84372:	464b      	mov	r3, r9
   84374:	4620      	mov	r0, r4
   84376:	4629      	mov	r1, r5
   84378:	f002 f8ea 	bl	86550 <__aeabi_dcmplt>
   8437c:	b920      	cbnz	r0, 84388 <sqrt+0x48>
   8437e:	4630      	mov	r0, r6
   84380:	4639      	mov	r1, r7
   84382:	b00a      	add	sp, #40	; 0x28
   84384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84388:	4916      	ldr	r1, [pc, #88]	; (843e4 <sqrt+0xa4>)
   8438a:	f89a 6000 	ldrb.w	r6, [sl]
   8438e:	2201      	movs	r2, #1
   84390:	2300      	movs	r3, #0
   84392:	e9cd 4504 	strd	r4, r5, [sp, #16]
   84396:	e9cd 4502 	strd	r4, r5, [sp, #8]
   8439a:	9101      	str	r1, [sp, #4]
   8439c:	9200      	str	r2, [sp, #0]
   8439e:	9308      	str	r3, [sp, #32]
   843a0:	b966      	cbnz	r6, 843bc <sqrt+0x7c>
   843a2:	e9cd 8906 	strd	r8, r9, [sp, #24]
   843a6:	4668      	mov	r0, sp
   843a8:	f001 fc1a 	bl	85be0 <matherr>
   843ac:	b180      	cbz	r0, 843d0 <sqrt+0x90>
   843ae:	9b08      	ldr	r3, [sp, #32]
   843b0:	b99b      	cbnz	r3, 843da <sqrt+0x9a>
   843b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   843b6:	b00a      	add	sp, #40	; 0x28
   843b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843bc:	4640      	mov	r0, r8
   843be:	4649      	mov	r1, r9
   843c0:	4642      	mov	r2, r8
   843c2:	464b      	mov	r3, r9
   843c4:	f001 ff7c 	bl	862c0 <__aeabi_ddiv>
   843c8:	2e02      	cmp	r6, #2
   843ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
   843ce:	d1ea      	bne.n	843a6 <sqrt+0x66>
   843d0:	f002 fc0e 	bl	86bf0 <__errno>
   843d4:	2321      	movs	r3, #33	; 0x21
   843d6:	6003      	str	r3, [r0, #0]
   843d8:	e7e9      	b.n	843ae <sqrt+0x6e>
   843da:	f002 fc09 	bl	86bf0 <__errno>
   843de:	9b08      	ldr	r3, [sp, #32]
   843e0:	6003      	str	r3, [r0, #0]
   843e2:	e7e6      	b.n	843b2 <sqrt+0x72>
   843e4:	0008b0b4 	.word	0x0008b0b4
   843e8:	20070238 	.word	0x20070238
   843ec:	00000000 	.word	0x00000000

000843f0 <__ieee754_atan2>:
   843f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   843f4:	f1c2 0900 	rsb	r9, r2, #0
   843f8:	ea49 0902 	orr.w	r9, r9, r2
   843fc:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   84400:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 845d8 <__ieee754_atan2+0x1e8>
   84404:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   84408:	b082      	sub	sp, #8
   8440a:	45e1      	cmp	r9, ip
   8440c:	4614      	mov	r4, r2
   8440e:	461d      	mov	r5, r3
   84410:	e9cd 0100 	strd	r0, r1, [sp]
   84414:	460f      	mov	r7, r1
   84416:	d847      	bhi.n	844a8 <__ieee754_atan2+0xb8>
   84418:	f1c0 0a00 	rsb	sl, r0, #0
   8441c:	ea4a 0a00 	orr.w	sl, sl, r0
   84420:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   84424:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   84428:	45e2      	cmp	sl, ip
   8442a:	d83d      	bhi.n	844a8 <__ieee754_atan2+0xb8>
   8442c:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   84430:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   84434:	ea5c 0c02 	orrs.w	ip, ip, r2
   84438:	d04c      	beq.n	844d4 <__ieee754_atan2+0xe4>
   8443a:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   8443e:	f00a 0a02 	and.w	sl, sl, #2
   84442:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   84446:	ea59 0100 	orrs.w	r1, r9, r0
   8444a:	d036      	beq.n	844ba <__ieee754_atan2+0xca>
   8444c:	ea58 0104 	orrs.w	r1, r8, r4
   84450:	d03a      	beq.n	844c8 <__ieee754_atan2+0xd8>
   84452:	4961      	ldr	r1, [pc, #388]	; (845d8 <__ieee754_atan2+0x1e8>)
   84454:	4588      	cmp	r8, r1
   84456:	d051      	beq.n	844fc <__ieee754_atan2+0x10c>
   84458:	495f      	ldr	r1, [pc, #380]	; (845d8 <__ieee754_atan2+0x1e8>)
   8445a:	4589      	cmp	r9, r1
   8445c:	d034      	beq.n	844c8 <__ieee754_atan2+0xd8>
   8445e:	ebc8 0809 	rsb	r8, r8, r9
   84462:	ea4f 5828 	mov.w	r8, r8, asr #20
   84466:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   8446a:	dc43      	bgt.n	844f4 <__ieee754_atan2+0x104>
   8446c:	2d00      	cmp	r5, #0
   8446e:	db70      	blt.n	84552 <__ieee754_atan2+0x162>
   84470:	e9dd 0100 	ldrd	r0, r1, [sp]
   84474:	f001 ff24 	bl	862c0 <__aeabi_ddiv>
   84478:	f001 faf6 	bl	85a68 <fabs>
   8447c:	f001 f94c 	bl	85718 <atan>
   84480:	f1ba 0f01 	cmp.w	sl, #1
   84484:	d062      	beq.n	8454c <__ieee754_atan2+0x15c>
   84486:	f1ba 0f02 	cmp.w	sl, #2
   8448a:	d052      	beq.n	84532 <__ieee754_atan2+0x142>
   8448c:	f1ba 0f00 	cmp.w	sl, #0
   84490:	d010      	beq.n	844b4 <__ieee754_atan2+0xc4>
   84492:	a33f      	add	r3, pc, #252	; (adr r3, 84590 <__ieee754_atan2+0x1a0>)
   84494:	e9d3 2300 	ldrd	r2, r3, [r3]
   84498:	f001 fc34 	bl	85d04 <__aeabi_dsub>
   8449c:	a33e      	add	r3, pc, #248	; (adr r3, 84598 <__ieee754_atan2+0x1a8>)
   8449e:	e9d3 2300 	ldrd	r2, r3, [r3]
   844a2:	f001 fc2f 	bl	85d04 <__aeabi_dsub>
   844a6:	e005      	b.n	844b4 <__ieee754_atan2+0xc4>
   844a8:	4610      	mov	r0, r2
   844aa:	4619      	mov	r1, r3
   844ac:	e9dd 2300 	ldrd	r2, r3, [sp]
   844b0:	f001 fc2a 	bl	85d08 <__adddf3>
   844b4:	b002      	add	sp, #8
   844b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   844ba:	f1ba 0f03 	cmp.w	sl, #3
   844be:	d8c5      	bhi.n	8444c <__ieee754_atan2+0x5c>
   844c0:	e8df f00a 	tbb	[pc, sl]
   844c4:	10140d0d 	.word	0x10140d0d
   844c8:	2f00      	cmp	r7, #0
   844ca:	db2e      	blt.n	8452a <__ieee754_atan2+0x13a>
   844cc:	a134      	add	r1, pc, #208	; (adr r1, 845a0 <__ieee754_atan2+0x1b0>)
   844ce:	e9d1 0100 	ldrd	r0, r1, [r1]
   844d2:	e7ef      	b.n	844b4 <__ieee754_atan2+0xc4>
   844d4:	b002      	add	sp, #8
   844d6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   844da:	f001 b91d 	b.w	85718 <atan>
   844de:	e9dd 0100 	ldrd	r0, r1, [sp]
   844e2:	e7e7      	b.n	844b4 <__ieee754_atan2+0xc4>
   844e4:	a130      	add	r1, pc, #192	; (adr r1, 845a8 <__ieee754_atan2+0x1b8>)
   844e6:	e9d1 0100 	ldrd	r0, r1, [r1]
   844ea:	e7e3      	b.n	844b4 <__ieee754_atan2+0xc4>
   844ec:	a12a      	add	r1, pc, #168	; (adr r1, 84598 <__ieee754_atan2+0x1a8>)
   844ee:	e9d1 0100 	ldrd	r0, r1, [r1]
   844f2:	e7df      	b.n	844b4 <__ieee754_atan2+0xc4>
   844f4:	a12a      	add	r1, pc, #168	; (adr r1, 845a0 <__ieee754_atan2+0x1b0>)
   844f6:	e9d1 0100 	ldrd	r0, r1, [r1]
   844fa:	e7c1      	b.n	84480 <__ieee754_atan2+0x90>
   844fc:	45c1      	cmp	r9, r8
   844fe:	d02e      	beq.n	8455e <__ieee754_atan2+0x16e>
   84500:	f1ba 0f03 	cmp.w	sl, #3
   84504:	d8a8      	bhi.n	84458 <__ieee754_atan2+0x68>
   84506:	a101      	add	r1, pc, #4	; (adr r1, 8450c <__ieee754_atan2+0x11c>)
   84508:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   8450c:	00084525 	.word	0x00084525
   84510:	0008451d 	.word	0x0008451d
   84514:	000844ed 	.word	0x000844ed
   84518:	000844e5 	.word	0x000844e5
   8451c:	2000      	movs	r0, #0
   8451e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   84522:	e7c7      	b.n	844b4 <__ieee754_atan2+0xc4>
   84524:	2000      	movs	r0, #0
   84526:	2100      	movs	r1, #0
   84528:	e7c4      	b.n	844b4 <__ieee754_atan2+0xc4>
   8452a:	a121      	add	r1, pc, #132	; (adr r1, 845b0 <__ieee754_atan2+0x1c0>)
   8452c:	e9d1 0100 	ldrd	r0, r1, [r1]
   84530:	e7c0      	b.n	844b4 <__ieee754_atan2+0xc4>
   84532:	a317      	add	r3, pc, #92	; (adr r3, 84590 <__ieee754_atan2+0x1a0>)
   84534:	e9d3 2300 	ldrd	r2, r3, [r3]
   84538:	f001 fbe4 	bl	85d04 <__aeabi_dsub>
   8453c:	4602      	mov	r2, r0
   8453e:	460b      	mov	r3, r1
   84540:	a115      	add	r1, pc, #84	; (adr r1, 84598 <__ieee754_atan2+0x1a8>)
   84542:	e9d1 0100 	ldrd	r0, r1, [r1]
   84546:	f001 fbdd 	bl	85d04 <__aeabi_dsub>
   8454a:	e7b3      	b.n	844b4 <__ieee754_atan2+0xc4>
   8454c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   84550:	e7b0      	b.n	844b4 <__ieee754_atan2+0xc4>
   84552:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   84556:	da8b      	bge.n	84470 <__ieee754_atan2+0x80>
   84558:	2000      	movs	r0, #0
   8455a:	2100      	movs	r1, #0
   8455c:	e790      	b.n	84480 <__ieee754_atan2+0x90>
   8455e:	f1ba 0f03 	cmp.w	sl, #3
   84562:	d8b1      	bhi.n	844c8 <__ieee754_atan2+0xd8>
   84564:	e8df f00a 	tbb	[pc, sl]
   84568:	0a0e0206 	.word	0x0a0e0206
   8456c:	a112      	add	r1, pc, #72	; (adr r1, 845b8 <__ieee754_atan2+0x1c8>)
   8456e:	e9d1 0100 	ldrd	r0, r1, [r1]
   84572:	e79f      	b.n	844b4 <__ieee754_atan2+0xc4>
   84574:	a112      	add	r1, pc, #72	; (adr r1, 845c0 <__ieee754_atan2+0x1d0>)
   84576:	e9d1 0100 	ldrd	r0, r1, [r1]
   8457a:	e79b      	b.n	844b4 <__ieee754_atan2+0xc4>
   8457c:	a112      	add	r1, pc, #72	; (adr r1, 845c8 <__ieee754_atan2+0x1d8>)
   8457e:	e9d1 0100 	ldrd	r0, r1, [r1]
   84582:	e797      	b.n	844b4 <__ieee754_atan2+0xc4>
   84584:	a112      	add	r1, pc, #72	; (adr r1, 845d0 <__ieee754_atan2+0x1e0>)
   84586:	e9d1 0100 	ldrd	r0, r1, [r1]
   8458a:	e793      	b.n	844b4 <__ieee754_atan2+0xc4>
   8458c:	f3af 8000 	nop.w
   84590:	33145c07 	.word	0x33145c07
   84594:	3ca1a626 	.word	0x3ca1a626
   84598:	54442d18 	.word	0x54442d18
   8459c:	400921fb 	.word	0x400921fb
   845a0:	54442d18 	.word	0x54442d18
   845a4:	3ff921fb 	.word	0x3ff921fb
   845a8:	54442d18 	.word	0x54442d18
   845ac:	c00921fb 	.word	0xc00921fb
   845b0:	54442d18 	.word	0x54442d18
   845b4:	bff921fb 	.word	0xbff921fb
   845b8:	54442d18 	.word	0x54442d18
   845bc:	bfe921fb 	.word	0xbfe921fb
   845c0:	54442d18 	.word	0x54442d18
   845c4:	3fe921fb 	.word	0x3fe921fb
   845c8:	7f3321d2 	.word	0x7f3321d2
   845cc:	c002d97c 	.word	0xc002d97c
   845d0:	7f3321d2 	.word	0x7f3321d2
   845d4:	4002d97c 	.word	0x4002d97c
   845d8:	7ff00000 	.word	0x7ff00000
   845dc:	f3af 8000 	nop.w

000845e0 <__ieee754_rem_pio2>:
   845e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   845e4:	4b96      	ldr	r3, [pc, #600]	; (84840 <__ieee754_rem_pio2+0x260>)
   845e6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   845ea:	429e      	cmp	r6, r3
   845ec:	b091      	sub	sp, #68	; 0x44
   845ee:	4604      	mov	r4, r0
   845f0:	460d      	mov	r5, r1
   845f2:	468b      	mov	fp, r1
   845f4:	4690      	mov	r8, r2
   845f6:	f340 8081 	ble.w	846fc <__ieee754_rem_pio2+0x11c>
   845fa:	4b92      	ldr	r3, [pc, #584]	; (84844 <__ieee754_rem_pio2+0x264>)
   845fc:	429e      	cmp	r6, r3
   845fe:	dc26      	bgt.n	8464e <__ieee754_rem_pio2+0x6e>
   84600:	a385      	add	r3, pc, #532	; (adr r3, 84818 <__ieee754_rem_pio2+0x238>)
   84602:	e9d3 2300 	ldrd	r2, r3, [r3]
   84606:	2900      	cmp	r1, #0
   84608:	f340 81a0 	ble.w	8494c <__ieee754_rem_pio2+0x36c>
   8460c:	f001 fb7a 	bl	85d04 <__aeabi_dsub>
   84610:	4b8d      	ldr	r3, [pc, #564]	; (84848 <__ieee754_rem_pio2+0x268>)
   84612:	4604      	mov	r4, r0
   84614:	429e      	cmp	r6, r3
   84616:	460d      	mov	r5, r1
   84618:	f000 8085 	beq.w	84726 <__ieee754_rem_pio2+0x146>
   8461c:	a380      	add	r3, pc, #512	; (adr r3, 84820 <__ieee754_rem_pio2+0x240>)
   8461e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84622:	f001 fb6f 	bl	85d04 <__aeabi_dsub>
   84626:	4602      	mov	r2, r0
   84628:	460b      	mov	r3, r1
   8462a:	e9c8 2300 	strd	r2, r3, [r8]
   8462e:	4620      	mov	r0, r4
   84630:	4629      	mov	r1, r5
   84632:	f001 fb67 	bl	85d04 <__aeabi_dsub>
   84636:	a37a      	add	r3, pc, #488	; (adr r3, 84820 <__ieee754_rem_pio2+0x240>)
   84638:	e9d3 2300 	ldrd	r2, r3, [r3]
   8463c:	f001 fb62 	bl	85d04 <__aeabi_dsub>
   84640:	2701      	movs	r7, #1
   84642:	e9c8 0102 	strd	r0, r1, [r8, #8]
   84646:	4638      	mov	r0, r7
   84648:	b011      	add	sp, #68	; 0x44
   8464a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8464e:	4b7f      	ldr	r3, [pc, #508]	; (8484c <__ieee754_rem_pio2+0x26c>)
   84650:	429e      	cmp	r6, r3
   84652:	f340 8085 	ble.w	84760 <__ieee754_rem_pio2+0x180>
   84656:	4b7e      	ldr	r3, [pc, #504]	; (84850 <__ieee754_rem_pio2+0x270>)
   84658:	429e      	cmp	r6, r3
   8465a:	dc5a      	bgt.n	84712 <__ieee754_rem_pio2+0x132>
   8465c:	ea4f 5926 	mov.w	r9, r6, asr #20
   84660:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
   84664:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
   84668:	4629      	mov	r1, r5
   8466a:	4604      	mov	r4, r0
   8466c:	f001 ff98 	bl	865a0 <__aeabi_d2iz>
   84670:	f001 fc96 	bl	85fa0 <__aeabi_i2d>
   84674:	4606      	mov	r6, r0
   84676:	460f      	mov	r7, r1
   84678:	4602      	mov	r2, r0
   8467a:	460b      	mov	r3, r1
   8467c:	4620      	mov	r0, r4
   8467e:	4629      	mov	r1, r5
   84680:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
   84684:	f001 fb3e 	bl	85d04 <__aeabi_dsub>
   84688:	2200      	movs	r2, #0
   8468a:	4b72      	ldr	r3, [pc, #456]	; (84854 <__ieee754_rem_pio2+0x274>)
   8468c:	f001 fcee 	bl	8606c <__aeabi_dmul>
   84690:	460f      	mov	r7, r1
   84692:	4606      	mov	r6, r0
   84694:	f001 ff84 	bl	865a0 <__aeabi_d2iz>
   84698:	f001 fc82 	bl	85fa0 <__aeabi_i2d>
   8469c:	4602      	mov	r2, r0
   8469e:	460b      	mov	r3, r1
   846a0:	4604      	mov	r4, r0
   846a2:	460d      	mov	r5, r1
   846a4:	4630      	mov	r0, r6
   846a6:	4639      	mov	r1, r7
   846a8:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
   846ac:	f001 fb2a 	bl	85d04 <__aeabi_dsub>
   846b0:	2200      	movs	r2, #0
   846b2:	4b68      	ldr	r3, [pc, #416]	; (84854 <__ieee754_rem_pio2+0x274>)
   846b4:	f001 fcda 	bl	8606c <__aeabi_dmul>
   846b8:	2200      	movs	r2, #0
   846ba:	2300      	movs	r3, #0
   846bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   846c0:	f001 ff3c 	bl	8653c <__aeabi_dcmpeq>
   846c4:	2800      	cmp	r0, #0
   846c6:	f000 816d 	beq.w	849a4 <__ieee754_rem_pio2+0x3c4>
   846ca:	2300      	movs	r3, #0
   846cc:	4620      	mov	r0, r4
   846ce:	4629      	mov	r1, r5
   846d0:	2200      	movs	r2, #0
   846d2:	f001 ff33 	bl	8653c <__aeabi_dcmpeq>
   846d6:	2800      	cmp	r0, #0
   846d8:	bf14      	ite	ne
   846da:	2301      	movne	r3, #1
   846dc:	2302      	moveq	r3, #2
   846de:	485e      	ldr	r0, [pc, #376]	; (84858 <__ieee754_rem_pio2+0x278>)
   846e0:	2102      	movs	r1, #2
   846e2:	9001      	str	r0, [sp, #4]
   846e4:	9100      	str	r1, [sp, #0]
   846e6:	464a      	mov	r2, r9
   846e8:	a80a      	add	r0, sp, #40	; 0x28
   846ea:	4641      	mov	r1, r8
   846ec:	f000 fb7c 	bl	84de8 <__kernel_rem_pio2>
   846f0:	f1bb 0f00 	cmp.w	fp, #0
   846f4:	f2c0 8148 	blt.w	84988 <__ieee754_rem_pio2+0x3a8>
   846f8:	4607      	mov	r7, r0
   846fa:	e006      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   846fc:	2200      	movs	r2, #0
   846fe:	2300      	movs	r3, #0
   84700:	e9c8 4500 	strd	r4, r5, [r8]
   84704:	e9c8 2302 	strd	r2, r3, [r8, #8]
   84708:	2700      	movs	r7, #0
   8470a:	4638      	mov	r0, r7
   8470c:	b011      	add	sp, #68	; 0x44
   8470e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84712:	4602      	mov	r2, r0
   84714:	460b      	mov	r3, r1
   84716:	f001 faf5 	bl	85d04 <__aeabi_dsub>
   8471a:	2700      	movs	r7, #0
   8471c:	e9c8 0102 	strd	r0, r1, [r8, #8]
   84720:	e9c8 0100 	strd	r0, r1, [r8]
   84724:	e7f1      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   84726:	a340      	add	r3, pc, #256	; (adr r3, 84828 <__ieee754_rem_pio2+0x248>)
   84728:	e9d3 2300 	ldrd	r2, r3, [r3]
   8472c:	f001 faea 	bl	85d04 <__aeabi_dsub>
   84730:	a33f      	add	r3, pc, #252	; (adr r3, 84830 <__ieee754_rem_pio2+0x250>)
   84732:	e9d3 2300 	ldrd	r2, r3, [r3]
   84736:	4604      	mov	r4, r0
   84738:	460d      	mov	r5, r1
   8473a:	f001 fae3 	bl	85d04 <__aeabi_dsub>
   8473e:	4602      	mov	r2, r0
   84740:	460b      	mov	r3, r1
   84742:	e9c8 2300 	strd	r2, r3, [r8]
   84746:	4620      	mov	r0, r4
   84748:	4629      	mov	r1, r5
   8474a:	f001 fadb 	bl	85d04 <__aeabi_dsub>
   8474e:	a338      	add	r3, pc, #224	; (adr r3, 84830 <__ieee754_rem_pio2+0x250>)
   84750:	e9d3 2300 	ldrd	r2, r3, [r3]
   84754:	f001 fad6 	bl	85d04 <__aeabi_dsub>
   84758:	2701      	movs	r7, #1
   8475a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8475e:	e7d4      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   84760:	f001 f982 	bl	85a68 <fabs>
   84764:	a334      	add	r3, pc, #208	; (adr r3, 84838 <__ieee754_rem_pio2+0x258>)
   84766:	e9d3 2300 	ldrd	r2, r3, [r3]
   8476a:	4604      	mov	r4, r0
   8476c:	460d      	mov	r5, r1
   8476e:	f001 fc7d 	bl	8606c <__aeabi_dmul>
   84772:	2200      	movs	r2, #0
   84774:	4b39      	ldr	r3, [pc, #228]	; (8485c <__ieee754_rem_pio2+0x27c>)
   84776:	f001 fac7 	bl	85d08 <__adddf3>
   8477a:	f001 ff11 	bl	865a0 <__aeabi_d2iz>
   8477e:	4607      	mov	r7, r0
   84780:	f001 fc0e 	bl	85fa0 <__aeabi_i2d>
   84784:	a324      	add	r3, pc, #144	; (adr r3, 84818 <__ieee754_rem_pio2+0x238>)
   84786:	e9d3 2300 	ldrd	r2, r3, [r3]
   8478a:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8478e:	f001 fc6d 	bl	8606c <__aeabi_dmul>
   84792:	4602      	mov	r2, r0
   84794:	460b      	mov	r3, r1
   84796:	4620      	mov	r0, r4
   84798:	4629      	mov	r1, r5
   8479a:	f001 fab3 	bl	85d04 <__aeabi_dsub>
   8479e:	a320      	add	r3, pc, #128	; (adr r3, 84820 <__ieee754_rem_pio2+0x240>)
   847a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   847a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
   847a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   847ac:	f001 fc5e 	bl	8606c <__aeabi_dmul>
   847b0:	2f1f      	cmp	r7, #31
   847b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
   847b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   847ba:	dc53      	bgt.n	84864 <__ieee754_rem_pio2+0x284>
   847bc:	4b28      	ldr	r3, [pc, #160]	; (84860 <__ieee754_rem_pio2+0x280>)
   847be:	1e7a      	subs	r2, r7, #1
   847c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   847c4:	42b3      	cmp	r3, r6
   847c6:	d04d      	beq.n	84864 <__ieee754_rem_pio2+0x284>
   847c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   847cc:	f001 fa9a 	bl	85d04 <__aeabi_dsub>
   847d0:	4604      	mov	r4, r0
   847d2:	460d      	mov	r5, r1
   847d4:	e9c8 4500 	strd	r4, r5, [r8]
   847d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   847dc:	4622      	mov	r2, r4
   847de:	462b      	mov	r3, r5
   847e0:	f001 fa90 	bl	85d04 <__aeabi_dsub>
   847e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   847e8:	f001 fa8c 	bl	85d04 <__aeabi_dsub>
   847ec:	f1bb 0f00 	cmp.w	fp, #0
   847f0:	e9c8 0102 	strd	r0, r1, [r8, #8]
   847f4:	da89      	bge.n	8470a <__ieee754_rem_pio2+0x12a>
   847f6:	4626      	mov	r6, r4
   847f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   847fc:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
   84800:	427f      	negs	r7, r7
   84802:	f8c8 6000 	str.w	r6, [r8]
   84806:	f8c8 4004 	str.w	r4, [r8, #4]
   8480a:	f8c8 0008 	str.w	r0, [r8, #8]
   8480e:	f8c8 300c 	str.w	r3, [r8, #12]
   84812:	e77a      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   84814:	f3af 8000 	nop.w
   84818:	54400000 	.word	0x54400000
   8481c:	3ff921fb 	.word	0x3ff921fb
   84820:	1a626331 	.word	0x1a626331
   84824:	3dd0b461 	.word	0x3dd0b461
   84828:	1a600000 	.word	0x1a600000
   8482c:	3dd0b461 	.word	0x3dd0b461
   84830:	2e037073 	.word	0x2e037073
   84834:	3ba3198a 	.word	0x3ba3198a
   84838:	6dc9c883 	.word	0x6dc9c883
   8483c:	3fe45f30 	.word	0x3fe45f30
   84840:	3fe921fb 	.word	0x3fe921fb
   84844:	4002d97b 	.word	0x4002d97b
   84848:	3ff921fb 	.word	0x3ff921fb
   8484c:	413921fb 	.word	0x413921fb
   84850:	7fefffff 	.word	0x7fefffff
   84854:	41700000 	.word	0x41700000
   84858:	0008b13c 	.word	0x0008b13c
   8485c:	3fe00000 	.word	0x3fe00000
   84860:	0008b0bc 	.word	0x0008b0bc
   84864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84868:	f001 fa4c 	bl	85d04 <__aeabi_dsub>
   8486c:	1536      	asrs	r6, r6, #20
   8486e:	f3c1 530a 	ubfx	r3, r1, #20, #11
   84872:	1af3      	subs	r3, r6, r3
   84874:	4604      	mov	r4, r0
   84876:	460d      	mov	r5, r1
   84878:	2b10      	cmp	r3, #16
   8487a:	e9c8 4500 	strd	r4, r5, [r8]
   8487e:	ddab      	ble.n	847d8 <__ieee754_rem_pio2+0x1f8>
   84880:	a35b      	add	r3, pc, #364	; (adr r3, 849f0 <__ieee754_rem_pio2+0x410>)
   84882:	e9d3 2300 	ldrd	r2, r3, [r3]
   84886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8488a:	f001 fbef 	bl	8606c <__aeabi_dmul>
   8488e:	4604      	mov	r4, r0
   84890:	460d      	mov	r5, r1
   84892:	4622      	mov	r2, r4
   84894:	462b      	mov	r3, r5
   84896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8489a:	f001 fa33 	bl	85d04 <__aeabi_dsub>
   8489e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   848a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   848a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   848aa:	f001 fa2b 	bl	85d04 <__aeabi_dsub>
   848ae:	4622      	mov	r2, r4
   848b0:	462b      	mov	r3, r5
   848b2:	f001 fa27 	bl	85d04 <__aeabi_dsub>
   848b6:	a350      	add	r3, pc, #320	; (adr r3, 849f8 <__ieee754_rem_pio2+0x418>)
   848b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   848bc:	4604      	mov	r4, r0
   848be:	460d      	mov	r5, r1
   848c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   848c4:	f001 fbd2 	bl	8606c <__aeabi_dmul>
   848c8:	4622      	mov	r2, r4
   848ca:	462b      	mov	r3, r5
   848cc:	f001 fa1a 	bl	85d04 <__aeabi_dsub>
   848d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
   848d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   848d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   848dc:	f001 fa12 	bl	85d04 <__aeabi_dsub>
   848e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   848e4:	1af6      	subs	r6, r6, r3
   848e6:	4604      	mov	r4, r0
   848e8:	460d      	mov	r5, r1
   848ea:	2e31      	cmp	r6, #49	; 0x31
   848ec:	e9c8 4500 	strd	r4, r5, [r8]
   848f0:	dd78      	ble.n	849e4 <__ieee754_rem_pio2+0x404>
   848f2:	a343      	add	r3, pc, #268	; (adr r3, 84a00 <__ieee754_rem_pio2+0x420>)
   848f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   848f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   848fc:	f001 fbb6 	bl	8606c <__aeabi_dmul>
   84900:	4604      	mov	r4, r0
   84902:	460d      	mov	r5, r1
   84904:	4622      	mov	r2, r4
   84906:	462b      	mov	r3, r5
   84908:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8490c:	f001 f9fa 	bl	85d04 <__aeabi_dsub>
   84910:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84918:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8491c:	f001 f9f2 	bl	85d04 <__aeabi_dsub>
   84920:	4622      	mov	r2, r4
   84922:	462b      	mov	r3, r5
   84924:	f001 f9ee 	bl	85d04 <__aeabi_dsub>
   84928:	a337      	add	r3, pc, #220	; (adr r3, 84a08 <__ieee754_rem_pio2+0x428>)
   8492a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8492e:	4604      	mov	r4, r0
   84930:	460d      	mov	r5, r1
   84932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84936:	f001 fb99 	bl	8606c <__aeabi_dmul>
   8493a:	4622      	mov	r2, r4
   8493c:	462b      	mov	r3, r5
   8493e:	f001 f9e1 	bl	85d04 <__aeabi_dsub>
   84942:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8494a:	e73d      	b.n	847c8 <__ieee754_rem_pio2+0x1e8>
   8494c:	f001 f9dc 	bl	85d08 <__adddf3>
   84950:	4b31      	ldr	r3, [pc, #196]	; (84a18 <__ieee754_rem_pio2+0x438>)
   84952:	4604      	mov	r4, r0
   84954:	429e      	cmp	r6, r3
   84956:	460d      	mov	r5, r1
   84958:	d026      	beq.n	849a8 <__ieee754_rem_pio2+0x3c8>
   8495a:	a32d      	add	r3, pc, #180	; (adr r3, 84a10 <__ieee754_rem_pio2+0x430>)
   8495c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84960:	f001 f9d2 	bl	85d08 <__adddf3>
   84964:	4602      	mov	r2, r0
   84966:	460b      	mov	r3, r1
   84968:	e9c8 2300 	strd	r2, r3, [r8]
   8496c:	4620      	mov	r0, r4
   8496e:	4629      	mov	r1, r5
   84970:	f001 f9c8 	bl	85d04 <__aeabi_dsub>
   84974:	a326      	add	r3, pc, #152	; (adr r3, 84a10 <__ieee754_rem_pio2+0x430>)
   84976:	e9d3 2300 	ldrd	r2, r3, [r3]
   8497a:	f001 f9c5 	bl	85d08 <__adddf3>
   8497e:	f04f 37ff 	mov.w	r7, #4294967295
   84982:	e9c8 0102 	strd	r0, r1, [r8, #8]
   84986:	e6c0      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   84988:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8498c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   84990:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   84994:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   84998:	4247      	negs	r7, r0
   8499a:	f8c8 2004 	str.w	r2, [r8, #4]
   8499e:	f8c8 300c 	str.w	r3, [r8, #12]
   849a2:	e6b2      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   849a4:	2303      	movs	r3, #3
   849a6:	e69a      	b.n	846de <__ieee754_rem_pio2+0xfe>
   849a8:	a311      	add	r3, pc, #68	; (adr r3, 849f0 <__ieee754_rem_pio2+0x410>)
   849aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   849ae:	f001 f9ab 	bl	85d08 <__adddf3>
   849b2:	a311      	add	r3, pc, #68	; (adr r3, 849f8 <__ieee754_rem_pio2+0x418>)
   849b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   849b8:	4604      	mov	r4, r0
   849ba:	460d      	mov	r5, r1
   849bc:	f001 f9a4 	bl	85d08 <__adddf3>
   849c0:	4602      	mov	r2, r0
   849c2:	460b      	mov	r3, r1
   849c4:	e9c8 2300 	strd	r2, r3, [r8]
   849c8:	4620      	mov	r0, r4
   849ca:	4629      	mov	r1, r5
   849cc:	f001 f99a 	bl	85d04 <__aeabi_dsub>
   849d0:	a309      	add	r3, pc, #36	; (adr r3, 849f8 <__ieee754_rem_pio2+0x418>)
   849d2:	e9d3 2300 	ldrd	r2, r3, [r3]
   849d6:	f001 f997 	bl	85d08 <__adddf3>
   849da:	f04f 37ff 	mov.w	r7, #4294967295
   849de:	e9c8 0102 	strd	r0, r1, [r8, #8]
   849e2:	e692      	b.n	8470a <__ieee754_rem_pio2+0x12a>
   849e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   849e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
   849ec:	e6f4      	b.n	847d8 <__ieee754_rem_pio2+0x1f8>
   849ee:	bf00      	nop
   849f0:	1a600000 	.word	0x1a600000
   849f4:	3dd0b461 	.word	0x3dd0b461
   849f8:	2e037073 	.word	0x2e037073
   849fc:	3ba3198a 	.word	0x3ba3198a
   84a00:	2e000000 	.word	0x2e000000
   84a04:	3ba3198a 	.word	0x3ba3198a
   84a08:	252049c1 	.word	0x252049c1
   84a0c:	397b839a 	.word	0x397b839a
   84a10:	1a626331 	.word	0x1a626331
   84a14:	3dd0b461 	.word	0x3dd0b461
   84a18:	3ff921fb 	.word	0x3ff921fb
   84a1c:	f3af 8000 	nop.w

00084a20 <__ieee754_sqrt>:
   84a20:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   84a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84a28:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   84a2c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 84b9c <__ieee754_sqrt+0x17c>
   84a30:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   84a34:	45c4      	cmp	ip, r8
   84a36:	4606      	mov	r6, r0
   84a38:	460f      	mov	r7, r1
   84a3a:	460b      	mov	r3, r1
   84a3c:	4602      	mov	r2, r0
   84a3e:	f000 808f 	beq.w	84b60 <__ieee754_sqrt+0x140>
   84a42:	2900      	cmp	r1, #0
   84a44:	dd6f      	ble.n	84b26 <__ieee754_sqrt+0x106>
   84a46:	150f      	asrs	r7, r1, #20
   84a48:	d078      	beq.n	84b3c <__ieee754_sqrt+0x11c>
   84a4a:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   84a4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
   84a52:	07f9      	lsls	r1, r7, #31
   84a54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84a58:	d460      	bmi.n	84b1c <__ieee754_sqrt+0xfc>
   84a5a:	0fd1      	lsrs	r1, r2, #31
   84a5c:	f04f 0c00 	mov.w	ip, #0
   84a60:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   84a64:	107f      	asrs	r7, r7, #1
   84a66:	0052      	lsls	r2, r2, #1
   84a68:	4665      	mov	r5, ip
   84a6a:	2016      	movs	r0, #22
   84a6c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   84a70:	186c      	adds	r4, r5, r1
   84a72:	429c      	cmp	r4, r3
   84a74:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   84a78:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84a7c:	dc02      	bgt.n	84a84 <__ieee754_sqrt+0x64>
   84a7e:	1b1b      	subs	r3, r3, r4
   84a80:	1865      	adds	r5, r4, r1
   84a82:	448c      	add	ip, r1
   84a84:	3801      	subs	r0, #1
   84a86:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   84a8a:	ea4f 0151 	mov.w	r1, r1, lsr #1
   84a8e:	d1ef      	bne.n	84a70 <__ieee754_sqrt+0x50>
   84a90:	4680      	mov	r8, r0
   84a92:	2620      	movs	r6, #32
   84a94:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   84a98:	e009      	b.n	84aae <__ieee754_sqrt+0x8e>
   84a9a:	d023      	beq.n	84ae4 <__ieee754_sqrt+0xc4>
   84a9c:	0fd4      	lsrs	r4, r2, #31
   84a9e:	3e01      	subs	r6, #1
   84aa0:	ea4f 0151 	mov.w	r1, r1, lsr #1
   84aa4:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   84aa8:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84aac:	d01e      	beq.n	84aec <__ieee754_sqrt+0xcc>
   84aae:	42ab      	cmp	r3, r5
   84ab0:	eb01 0408 	add.w	r4, r1, r8
   84ab4:	ddf1      	ble.n	84a9a <__ieee754_sqrt+0x7a>
   84ab6:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   84aba:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   84abe:	eb04 0801 	add.w	r8, r4, r1
   84ac2:	d009      	beq.n	84ad8 <__ieee754_sqrt+0xb8>
   84ac4:	46a9      	mov	r9, r5
   84ac6:	1b5b      	subs	r3, r3, r5
   84ac8:	4294      	cmp	r4, r2
   84aca:	bf88      	it	hi
   84acc:	f103 33ff 	addhi.w	r3, r3, #4294967295
   84ad0:	1b12      	subs	r2, r2, r4
   84ad2:	4408      	add	r0, r1
   84ad4:	464d      	mov	r5, r9
   84ad6:	e7e1      	b.n	84a9c <__ieee754_sqrt+0x7c>
   84ad8:	f1b8 0f00 	cmp.w	r8, #0
   84adc:	dbf2      	blt.n	84ac4 <__ieee754_sqrt+0xa4>
   84ade:	f105 0901 	add.w	r9, r5, #1
   84ae2:	e7f0      	b.n	84ac6 <__ieee754_sqrt+0xa6>
   84ae4:	4294      	cmp	r4, r2
   84ae6:	d9e6      	bls.n	84ab6 <__ieee754_sqrt+0x96>
   84ae8:	461d      	mov	r5, r3
   84aea:	e7d7      	b.n	84a9c <__ieee754_sqrt+0x7c>
   84aec:	431a      	orrs	r2, r3
   84aee:	d004      	beq.n	84afa <__ieee754_sqrt+0xda>
   84af0:	1c43      	adds	r3, r0, #1
   84af2:	d041      	beq.n	84b78 <__ieee754_sqrt+0x158>
   84af4:	f000 0301 	and.w	r3, r0, #1
   84af8:	4418      	add	r0, r3
   84afa:	0846      	lsrs	r6, r0, #1
   84afc:	ea4f 036c 	mov.w	r3, ip, asr #1
   84b00:	f01c 0f01 	tst.w	ip, #1
   84b04:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   84b08:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84b0c:	bf18      	it	ne
   84b0e:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   84b12:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   84b16:	4630      	mov	r0, r6
   84b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84b1c:	0fd1      	lsrs	r1, r2, #31
   84b1e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   84b22:	0052      	lsls	r2, r2, #1
   84b24:	e799      	b.n	84a5a <__ieee754_sqrt+0x3a>
   84b26:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84b2a:	4303      	orrs	r3, r0
   84b2c:	d022      	beq.n	84b74 <__ieee754_sqrt+0x154>
   84b2e:	bb51      	cbnz	r1, 84b86 <__ieee754_sqrt+0x166>
   84b30:	460f      	mov	r7, r1
   84b32:	0ad3      	lsrs	r3, r2, #11
   84b34:	3f15      	subs	r7, #21
   84b36:	0552      	lsls	r2, r2, #21
   84b38:	2b00      	cmp	r3, #0
   84b3a:	d0fa      	beq.n	84b32 <__ieee754_sqrt+0x112>
   84b3c:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   84b40:	d11d      	bne.n	84b7e <__ieee754_sqrt+0x15e>
   84b42:	005b      	lsls	r3, r3, #1
   84b44:	02d8      	lsls	r0, r3, #11
   84b46:	f101 0101 	add.w	r1, r1, #1
   84b4a:	d5fa      	bpl.n	84b42 <__ieee754_sqrt+0x122>
   84b4c:	f1c1 0001 	rsb	r0, r1, #1
   84b50:	f1c1 0420 	rsb	r4, r1, #32
   84b54:	fa22 f404 	lsr.w	r4, r2, r4
   84b58:	4407      	add	r7, r0
   84b5a:	408a      	lsls	r2, r1
   84b5c:	4323      	orrs	r3, r4
   84b5e:	e774      	b.n	84a4a <__ieee754_sqrt+0x2a>
   84b60:	4602      	mov	r2, r0
   84b62:	460b      	mov	r3, r1
   84b64:	f001 fa82 	bl	8606c <__aeabi_dmul>
   84b68:	4632      	mov	r2, r6
   84b6a:	463b      	mov	r3, r7
   84b6c:	f001 f8cc 	bl	85d08 <__adddf3>
   84b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84b78:	f10c 0c01 	add.w	ip, ip, #1
   84b7c:	e7be      	b.n	84afc <__ieee754_sqrt+0xdc>
   84b7e:	2420      	movs	r4, #32
   84b80:	2001      	movs	r0, #1
   84b82:	2100      	movs	r1, #0
   84b84:	e7e6      	b.n	84b54 <__ieee754_sqrt+0x134>
   84b86:	4602      	mov	r2, r0
   84b88:	460b      	mov	r3, r1
   84b8a:	f001 f8bb 	bl	85d04 <__aeabi_dsub>
   84b8e:	4602      	mov	r2, r0
   84b90:	460b      	mov	r3, r1
   84b92:	f001 fb95 	bl	862c0 <__aeabi_ddiv>
   84b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84b9a:	bf00      	nop
   84b9c:	7ff00000 	.word	0x7ff00000

00084ba0 <__kernel_cos>:
   84ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ba4:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   84ba8:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
   84bac:	b085      	sub	sp, #20
   84bae:	4606      	mov	r6, r0
   84bb0:	460f      	mov	r7, r1
   84bb2:	4692      	mov	sl, r2
   84bb4:	469b      	mov	fp, r3
   84bb6:	da6b      	bge.n	84c90 <__kernel_cos+0xf0>
   84bb8:	f001 fcf2 	bl	865a0 <__aeabi_d2iz>
   84bbc:	2800      	cmp	r0, #0
   84bbe:	f000 80ea 	beq.w	84d96 <__kernel_cos+0x1f6>
   84bc2:	4632      	mov	r2, r6
   84bc4:	463b      	mov	r3, r7
   84bc6:	4630      	mov	r0, r6
   84bc8:	4639      	mov	r1, r7
   84bca:	f001 fa4f 	bl	8606c <__aeabi_dmul>
   84bce:	a374      	add	r3, pc, #464	; (adr r3, 84da0 <__kernel_cos+0x200>)
   84bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
   84bd4:	4604      	mov	r4, r0
   84bd6:	460d      	mov	r5, r1
   84bd8:	f001 fa48 	bl	8606c <__aeabi_dmul>
   84bdc:	a372      	add	r3, pc, #456	; (adr r3, 84da8 <__kernel_cos+0x208>)
   84bde:	e9d3 2300 	ldrd	r2, r3, [r3]
   84be2:	f001 f891 	bl	85d08 <__adddf3>
   84be6:	4622      	mov	r2, r4
   84be8:	462b      	mov	r3, r5
   84bea:	f001 fa3f 	bl	8606c <__aeabi_dmul>
   84bee:	a370      	add	r3, pc, #448	; (adr r3, 84db0 <__kernel_cos+0x210>)
   84bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
   84bf4:	f001 f886 	bl	85d04 <__aeabi_dsub>
   84bf8:	4622      	mov	r2, r4
   84bfa:	462b      	mov	r3, r5
   84bfc:	f001 fa36 	bl	8606c <__aeabi_dmul>
   84c00:	a36d      	add	r3, pc, #436	; (adr r3, 84db8 <__kernel_cos+0x218>)
   84c02:	e9d3 2300 	ldrd	r2, r3, [r3]
   84c06:	f001 f87f 	bl	85d08 <__adddf3>
   84c0a:	4622      	mov	r2, r4
   84c0c:	462b      	mov	r3, r5
   84c0e:	f001 fa2d 	bl	8606c <__aeabi_dmul>
   84c12:	a36b      	add	r3, pc, #428	; (adr r3, 84dc0 <__kernel_cos+0x220>)
   84c14:	e9d3 2300 	ldrd	r2, r3, [r3]
   84c18:	f001 f874 	bl	85d04 <__aeabi_dsub>
   84c1c:	4622      	mov	r2, r4
   84c1e:	462b      	mov	r3, r5
   84c20:	f001 fa24 	bl	8606c <__aeabi_dmul>
   84c24:	a368      	add	r3, pc, #416	; (adr r3, 84dc8 <__kernel_cos+0x228>)
   84c26:	e9d3 2300 	ldrd	r2, r3, [r3]
   84c2a:	f001 f86d 	bl	85d08 <__adddf3>
   84c2e:	4622      	mov	r2, r4
   84c30:	462b      	mov	r3, r5
   84c32:	f001 fa1b 	bl	8606c <__aeabi_dmul>
   84c36:	e9cd 0100 	strd	r0, r1, [sp]
   84c3a:	4620      	mov	r0, r4
   84c3c:	4629      	mov	r1, r5
   84c3e:	2200      	movs	r2, #0
   84c40:	4b63      	ldr	r3, [pc, #396]	; (84dd0 <__kernel_cos+0x230>)
   84c42:	f001 fa13 	bl	8606c <__aeabi_dmul>
   84c46:	e9dd 2300 	ldrd	r2, r3, [sp]
   84c4a:	4680      	mov	r8, r0
   84c4c:	4689      	mov	r9, r1
   84c4e:	4620      	mov	r0, r4
   84c50:	4629      	mov	r1, r5
   84c52:	f001 fa0b 	bl	8606c <__aeabi_dmul>
   84c56:	4652      	mov	r2, sl
   84c58:	4604      	mov	r4, r0
   84c5a:	460d      	mov	r5, r1
   84c5c:	465b      	mov	r3, fp
   84c5e:	4630      	mov	r0, r6
   84c60:	4639      	mov	r1, r7
   84c62:	f001 fa03 	bl	8606c <__aeabi_dmul>
   84c66:	4602      	mov	r2, r0
   84c68:	460b      	mov	r3, r1
   84c6a:	4620      	mov	r0, r4
   84c6c:	4629      	mov	r1, r5
   84c6e:	f001 f849 	bl	85d04 <__aeabi_dsub>
   84c72:	4602      	mov	r2, r0
   84c74:	460b      	mov	r3, r1
   84c76:	4640      	mov	r0, r8
   84c78:	4649      	mov	r1, r9
   84c7a:	f001 f843 	bl	85d04 <__aeabi_dsub>
   84c7e:	4602      	mov	r2, r0
   84c80:	460b      	mov	r3, r1
   84c82:	2000      	movs	r0, #0
   84c84:	4953      	ldr	r1, [pc, #332]	; (84dd4 <__kernel_cos+0x234>)
   84c86:	f001 f83d 	bl	85d04 <__aeabi_dsub>
   84c8a:	b005      	add	sp, #20
   84c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84c90:	4602      	mov	r2, r0
   84c92:	460b      	mov	r3, r1
   84c94:	f001 f9ea 	bl	8606c <__aeabi_dmul>
   84c98:	a341      	add	r3, pc, #260	; (adr r3, 84da0 <__kernel_cos+0x200>)
   84c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
   84c9e:	4604      	mov	r4, r0
   84ca0:	460d      	mov	r5, r1
   84ca2:	f001 f9e3 	bl	8606c <__aeabi_dmul>
   84ca6:	a340      	add	r3, pc, #256	; (adr r3, 84da8 <__kernel_cos+0x208>)
   84ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
   84cac:	f001 f82c 	bl	85d08 <__adddf3>
   84cb0:	4622      	mov	r2, r4
   84cb2:	462b      	mov	r3, r5
   84cb4:	f001 f9da 	bl	8606c <__aeabi_dmul>
   84cb8:	a33d      	add	r3, pc, #244	; (adr r3, 84db0 <__kernel_cos+0x210>)
   84cba:	e9d3 2300 	ldrd	r2, r3, [r3]
   84cbe:	f001 f821 	bl	85d04 <__aeabi_dsub>
   84cc2:	4622      	mov	r2, r4
   84cc4:	462b      	mov	r3, r5
   84cc6:	f001 f9d1 	bl	8606c <__aeabi_dmul>
   84cca:	a33b      	add	r3, pc, #236	; (adr r3, 84db8 <__kernel_cos+0x218>)
   84ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
   84cd0:	f001 f81a 	bl	85d08 <__adddf3>
   84cd4:	4622      	mov	r2, r4
   84cd6:	462b      	mov	r3, r5
   84cd8:	f001 f9c8 	bl	8606c <__aeabi_dmul>
   84cdc:	a338      	add	r3, pc, #224	; (adr r3, 84dc0 <__kernel_cos+0x220>)
   84cde:	e9d3 2300 	ldrd	r2, r3, [r3]
   84ce2:	f001 f80f 	bl	85d04 <__aeabi_dsub>
   84ce6:	4622      	mov	r2, r4
   84ce8:	462b      	mov	r3, r5
   84cea:	f001 f9bf 	bl	8606c <__aeabi_dmul>
   84cee:	a336      	add	r3, pc, #216	; (adr r3, 84dc8 <__kernel_cos+0x228>)
   84cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
   84cf4:	f001 f808 	bl	85d08 <__adddf3>
   84cf8:	462b      	mov	r3, r5
   84cfa:	4622      	mov	r2, r4
   84cfc:	f001 f9b6 	bl	8606c <__aeabi_dmul>
   84d00:	4b35      	ldr	r3, [pc, #212]	; (84dd8 <__kernel_cos+0x238>)
   84d02:	e9cd 0100 	strd	r0, r1, [sp]
   84d06:	4599      	cmp	r9, r3
   84d08:	dd97      	ble.n	84c3a <__kernel_cos+0x9a>
   84d0a:	4b34      	ldr	r3, [pc, #208]	; (84ddc <__kernel_cos+0x23c>)
   84d0c:	2200      	movs	r2, #0
   84d0e:	4599      	cmp	r9, r3
   84d10:	dc39      	bgt.n	84d86 <__kernel_cos+0x1e6>
   84d12:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
   84d16:	2200      	movs	r2, #0
   84d18:	2000      	movs	r0, #0
   84d1a:	492e      	ldr	r1, [pc, #184]	; (84dd4 <__kernel_cos+0x234>)
   84d1c:	4690      	mov	r8, r2
   84d1e:	4699      	mov	r9, r3
   84d20:	f000 fff0 	bl	85d04 <__aeabi_dsub>
   84d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84d28:	4620      	mov	r0, r4
   84d2a:	4629      	mov	r1, r5
   84d2c:	2200      	movs	r2, #0
   84d2e:	4b28      	ldr	r3, [pc, #160]	; (84dd0 <__kernel_cos+0x230>)
   84d30:	f001 f99c 	bl	8606c <__aeabi_dmul>
   84d34:	4642      	mov	r2, r8
   84d36:	464b      	mov	r3, r9
   84d38:	f000 ffe4 	bl	85d04 <__aeabi_dsub>
   84d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
   84d40:	4680      	mov	r8, r0
   84d42:	4689      	mov	r9, r1
   84d44:	4620      	mov	r0, r4
   84d46:	4629      	mov	r1, r5
   84d48:	f001 f990 	bl	8606c <__aeabi_dmul>
   84d4c:	4652      	mov	r2, sl
   84d4e:	4604      	mov	r4, r0
   84d50:	460d      	mov	r5, r1
   84d52:	465b      	mov	r3, fp
   84d54:	4630      	mov	r0, r6
   84d56:	4639      	mov	r1, r7
   84d58:	f001 f988 	bl	8606c <__aeabi_dmul>
   84d5c:	4602      	mov	r2, r0
   84d5e:	460b      	mov	r3, r1
   84d60:	4620      	mov	r0, r4
   84d62:	4629      	mov	r1, r5
   84d64:	f000 ffce 	bl	85d04 <__aeabi_dsub>
   84d68:	4602      	mov	r2, r0
   84d6a:	460b      	mov	r3, r1
   84d6c:	4640      	mov	r0, r8
   84d6e:	4649      	mov	r1, r9
   84d70:	f000 ffc8 	bl	85d04 <__aeabi_dsub>
   84d74:	4602      	mov	r2, r0
   84d76:	460b      	mov	r3, r1
   84d78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84d7c:	f000 ffc2 	bl	85d04 <__aeabi_dsub>
   84d80:	b005      	add	sp, #20
   84d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d86:	4b16      	ldr	r3, [pc, #88]	; (84de0 <__kernel_cos+0x240>)
   84d88:	f04f 0800 	mov.w	r8, #0
   84d8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
   84d90:	f8df 9050 	ldr.w	r9, [pc, #80]	; 84de4 <__kernel_cos+0x244>
   84d94:	e7c8      	b.n	84d28 <__kernel_cos+0x188>
   84d96:	490f      	ldr	r1, [pc, #60]	; (84dd4 <__kernel_cos+0x234>)
   84d98:	2000      	movs	r0, #0
   84d9a:	b005      	add	sp, #20
   84d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84da0:	be8838d4 	.word	0xbe8838d4
   84da4:	bda8fae9 	.word	0xbda8fae9
   84da8:	bdb4b1c4 	.word	0xbdb4b1c4
   84dac:	3e21ee9e 	.word	0x3e21ee9e
   84db0:	809c52ad 	.word	0x809c52ad
   84db4:	3e927e4f 	.word	0x3e927e4f
   84db8:	19cb1590 	.word	0x19cb1590
   84dbc:	3efa01a0 	.word	0x3efa01a0
   84dc0:	16c15177 	.word	0x16c15177
   84dc4:	3f56c16c 	.word	0x3f56c16c
   84dc8:	5555554c 	.word	0x5555554c
   84dcc:	3fa55555 	.word	0x3fa55555
   84dd0:	3fe00000 	.word	0x3fe00000
   84dd4:	3ff00000 	.word	0x3ff00000
   84dd8:	3fd33332 	.word	0x3fd33332
   84ddc:	3fe90000 	.word	0x3fe90000
   84de0:	3fe70000 	.word	0x3fe70000
   84de4:	3fd20000 	.word	0x3fd20000

00084de8 <__kernel_rem_pio2>:
   84de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84dec:	4d7b      	ldr	r5, [pc, #492]	; (84fdc <__kernel_rem_pio2+0x1f4>)
   84dee:	1ed4      	subs	r4, r2, #3
   84df0:	fb85 6504 	smull	r6, r5, r5, r4
   84df4:	17e4      	asrs	r4, r4, #31
   84df6:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
   84dfa:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
   84dfe:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   84e02:	950e      	str	r5, [sp, #56]	; 0x38
   84e04:	4699      	mov	r9, r3
   84e06:	4c76      	ldr	r4, [pc, #472]	; (84fe0 <__kernel_rem_pio2+0x1f8>)
   84e08:	43eb      	mvns	r3, r5
   84e0a:	9da6      	ldr	r5, [sp, #664]	; 0x298
   84e0c:	f109 36ff 	add.w	r6, r9, #4294967295
   84e10:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
   84e14:	9604      	str	r6, [sp, #16]
   84e16:	940c      	str	r4, [sp, #48]	; 0x30
   84e18:	9007      	str	r0, [sp, #28]
   84e1a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   84e1c:	9d04      	ldr	r5, [sp, #16]
   84e1e:	980c      	ldr	r0, [sp, #48]	; 0x30
   84e20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   84e24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   84e28:	1ba6      	subs	r6, r4, r6
   84e2a:	182c      	adds	r4, r5, r0
   84e2c:	910b      	str	r1, [sp, #44]	; 0x2c
   84e2e:	930a      	str	r3, [sp, #40]	; 0x28
   84e30:	d417      	bmi.n	84e62 <__kernel_rem_pio2+0x7a>
   84e32:	98a7      	ldr	r0, [sp, #668]	; 0x29c
   84e34:	4434      	add	r4, r6
   84e36:	3401      	adds	r4, #1
   84e38:	f10d 0888 	add.w	r8, sp, #136	; 0x88
   84e3c:	eb00 0586 	add.w	r5, r0, r6, lsl #2
   84e40:	2700      	movs	r7, #0
   84e42:	e009      	b.n	84e58 <__kernel_rem_pio2+0x70>
   84e44:	59e8      	ldr	r0, [r5, r7]
   84e46:	f001 f8ab 	bl	85fa0 <__aeabi_i2d>
   84e4a:	3601      	adds	r6, #1
   84e4c:	42a6      	cmp	r6, r4
   84e4e:	e9e8 0102 	strd	r0, r1, [r8, #8]!
   84e52:	f107 0704 	add.w	r7, r7, #4
   84e56:	d004      	beq.n	84e62 <__kernel_rem_pio2+0x7a>
   84e58:	2e00      	cmp	r6, #0
   84e5a:	daf3      	bge.n	84e44 <__kernel_rem_pio2+0x5c>
   84e5c:	2000      	movs	r0, #0
   84e5e:	2100      	movs	r1, #0
   84e60:	e7f3      	b.n	84e4a <__kernel_rem_pio2+0x62>
   84e62:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84e64:	2c00      	cmp	r4, #0
   84e66:	db2d      	blt.n	84ec4 <__kernel_rem_pio2+0xdc>
   84e68:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84e6a:	ae74      	add	r6, sp, #464	; 0x1d0
   84e6c:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
   84e70:	a824      	add	r0, sp, #144	; 0x90
   84e72:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
   84e76:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
   84e7a:	f8cd b00c 	str.w	fp, [sp, #12]
   84e7e:	9c04      	ldr	r4, [sp, #16]
   84e80:	2c00      	cmp	r4, #0
   84e82:	f2c0 8195 	blt.w	851b0 <__kernel_rem_pio2+0x3c8>
   84e86:	9d07      	ldr	r5, [sp, #28]
   84e88:	4657      	mov	r7, sl
   84e8a:	f1a5 0b08 	sub.w	fp, r5, #8
   84e8e:	2400      	movs	r4, #0
   84e90:	2500      	movs	r5, #0
   84e92:	2600      	movs	r6, #0
   84e94:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   84e98:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
   84e9c:	f001 f8e6 	bl	8606c <__aeabi_dmul>
   84ea0:	4602      	mov	r2, r0
   84ea2:	460b      	mov	r3, r1
   84ea4:	4620      	mov	r0, r4
   84ea6:	4629      	mov	r1, r5
   84ea8:	f000 ff2e 	bl	85d08 <__adddf3>
   84eac:	3601      	adds	r6, #1
   84eae:	454e      	cmp	r6, r9
   84eb0:	4604      	mov	r4, r0
   84eb2:	460d      	mov	r5, r1
   84eb4:	d1ee      	bne.n	84e94 <__kernel_rem_pio2+0xac>
   84eb6:	e9e8 4502 	strd	r4, r5, [r8, #8]!
   84eba:	9c03      	ldr	r4, [sp, #12]
   84ebc:	f10a 0a08 	add.w	sl, sl, #8
   84ec0:	45a0      	cmp	r8, r4
   84ec2:	d1dc      	bne.n	84e7e <__kernel_rem_pio2+0x96>
   84ec4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84ec6:	ac10      	add	r4, sp, #64	; 0x40
   84ec8:	eb04 0685 	add.w	r6, r4, r5, lsl #2
   84ecc:	9402      	str	r4, [sp, #8]
   84ece:	960f      	str	r6, [sp, #60]	; 0x3c
   84ed0:	9503      	str	r5, [sp, #12]
   84ed2:	9e03      	ldr	r6, [sp, #12]
   84ed4:	ab9c      	add	r3, sp, #624	; 0x270
   84ed6:	00f6      	lsls	r6, r6, #3
   84ed8:	4433      	add	r3, r6
   84eda:	9606      	str	r6, [sp, #24]
   84edc:	9e03      	ldr	r6, [sp, #12]
   84ede:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
   84ee2:	2e00      	cmp	r6, #0
   84ee4:	dd2e      	ble.n	84f44 <__kernel_rem_pio2+0x15c>
   84ee6:	9e06      	ldr	r6, [sp, #24]
   84ee8:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
   84eec:	44b2      	add	sl, r6
   84eee:	9e03      	ldr	r6, [sp, #12]
   84ef0:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
   84ef4:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
   84ef8:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
   84efc:	2200      	movs	r2, #0
   84efe:	4b39      	ldr	r3, [pc, #228]	; (84fe4 <__kernel_rem_pio2+0x1fc>)
   84f00:	4620      	mov	r0, r4
   84f02:	4629      	mov	r1, r5
   84f04:	f001 f8b2 	bl	8606c <__aeabi_dmul>
   84f08:	f001 fb4a 	bl	865a0 <__aeabi_d2iz>
   84f0c:	f001 f848 	bl	85fa0 <__aeabi_i2d>
   84f10:	2200      	movs	r2, #0
   84f12:	4b35      	ldr	r3, [pc, #212]	; (84fe8 <__kernel_rem_pio2+0x200>)
   84f14:	4606      	mov	r6, r0
   84f16:	460f      	mov	r7, r1
   84f18:	f001 f8a8 	bl	8606c <__aeabi_dmul>
   84f1c:	4602      	mov	r2, r0
   84f1e:	460b      	mov	r3, r1
   84f20:	4620      	mov	r0, r4
   84f22:	4629      	mov	r1, r5
   84f24:	f000 feee 	bl	85d04 <__aeabi_dsub>
   84f28:	f001 fb3a 	bl	865a0 <__aeabi_d2iz>
   84f2c:	4632      	mov	r2, r6
   84f2e:	f848 0f04 	str.w	r0, [r8, #4]!
   84f32:	463b      	mov	r3, r7
   84f34:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
   84f38:	f000 fee6 	bl	85d08 <__adddf3>
   84f3c:	45d8      	cmp	r8, fp
   84f3e:	4604      	mov	r4, r0
   84f40:	460d      	mov	r5, r1
   84f42:	d1db      	bne.n	84efc <__kernel_rem_pio2+0x114>
   84f44:	4620      	mov	r0, r4
   84f46:	4629      	mov	r1, r5
   84f48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84f4a:	f000 fe4d 	bl	85be8 <scalbn>
   84f4e:	2200      	movs	r2, #0
   84f50:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   84f54:	4604      	mov	r4, r0
   84f56:	460d      	mov	r5, r1
   84f58:	f001 f888 	bl	8606c <__aeabi_dmul>
   84f5c:	f000 fd88 	bl	85a70 <floor>
   84f60:	2200      	movs	r2, #0
   84f62:	4b22      	ldr	r3, [pc, #136]	; (84fec <__kernel_rem_pio2+0x204>)
   84f64:	f001 f882 	bl	8606c <__aeabi_dmul>
   84f68:	4602      	mov	r2, r0
   84f6a:	460b      	mov	r3, r1
   84f6c:	4620      	mov	r0, r4
   84f6e:	4629      	mov	r1, r5
   84f70:	f000 fec8 	bl	85d04 <__aeabi_dsub>
   84f74:	4604      	mov	r4, r0
   84f76:	460d      	mov	r5, r1
   84f78:	f001 fb12 	bl	865a0 <__aeabi_d2iz>
   84f7c:	4682      	mov	sl, r0
   84f7e:	f001 f80f 	bl	85fa0 <__aeabi_i2d>
   84f82:	4602      	mov	r2, r0
   84f84:	460b      	mov	r3, r1
   84f86:	4620      	mov	r0, r4
   84f88:	4629      	mov	r1, r5
   84f8a:	f000 febb 	bl	85d04 <__aeabi_dsub>
   84f8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84f90:	4606      	mov	r6, r0
   84f92:	2c00      	cmp	r4, #0
   84f94:	460f      	mov	r7, r1
   84f96:	f340 80f2 	ble.w	8517e <__kernel_rem_pio2+0x396>
   84f9a:	9d03      	ldr	r5, [sp, #12]
   84f9c:	a810      	add	r0, sp, #64	; 0x40
   84f9e:	1e69      	subs	r1, r5, #1
   84fa0:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   84fa4:	f1c4 0018 	rsb	r0, r4, #24
   84fa8:	fa43 f200 	asr.w	r2, r3, r0
   84fac:	fa02 f000 	lsl.w	r0, r2, r0
   84fb0:	f1c4 0517 	rsb	r5, r4, #23
   84fb4:	1a1b      	subs	r3, r3, r0
   84fb6:	fa43 f505 	asr.w	r5, r3, r5
   84fba:	ac10      	add	r4, sp, #64	; 0x40
   84fbc:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   84fc0:	4492      	add	sl, r2
   84fc2:	2d00      	cmp	r5, #0
   84fc4:	dd3e      	ble.n	85044 <__kernel_rem_pio2+0x25c>
   84fc6:	9c03      	ldr	r4, [sp, #12]
   84fc8:	f10a 0a01 	add.w	sl, sl, #1
   84fcc:	2c00      	cmp	r4, #0
   84fce:	f340 80f9 	ble.w	851c4 <__kernel_rem_pio2+0x3dc>
   84fd2:	ab10      	add	r3, sp, #64	; 0x40
   84fd4:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   84fd8:	2400      	movs	r4, #0
   84fda:	e011      	b.n	85000 <__kernel_rem_pio2+0x218>
   84fdc:	2aaaaaab 	.word	0x2aaaaaab
   84fe0:	0008b244 	.word	0x0008b244
   84fe4:	3e700000 	.word	0x3e700000
   84fe8:	41700000 	.word	0x41700000
   84fec:	40200000 	.word	0x40200000
   84ff0:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
   84ff4:	b112      	cbz	r2, 84ffc <__kernel_rem_pio2+0x214>
   84ff6:	f843 0c04 	str.w	r0, [r3, #-4]
   84ffa:	2401      	movs	r4, #1
   84ffc:	428b      	cmp	r3, r1
   84ffe:	d00d      	beq.n	8501c <__kernel_rem_pio2+0x234>
   85000:	f853 2b04 	ldr.w	r2, [r3], #4
   85004:	2c00      	cmp	r4, #0
   85006:	d0f3      	beq.n	84ff0 <__kernel_rem_pio2+0x208>
   85008:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
   8500c:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
   85010:	428b      	cmp	r3, r1
   85012:	f843 2c04 	str.w	r2, [r3, #-4]
   85016:	f04f 0401 	mov.w	r4, #1
   8501a:	d1f1      	bne.n	85000 <__kernel_rem_pio2+0x218>
   8501c:	980a      	ldr	r0, [sp, #40]	; 0x28
   8501e:	2800      	cmp	r0, #0
   85020:	dd0d      	ble.n	8503e <__kernel_rem_pio2+0x256>
   85022:	2801      	cmp	r0, #1
   85024:	f000 80b3 	beq.w	8518e <__kernel_rem_pio2+0x3a6>
   85028:	2802      	cmp	r0, #2
   8502a:	d108      	bne.n	8503e <__kernel_rem_pio2+0x256>
   8502c:	9903      	ldr	r1, [sp, #12]
   8502e:	a810      	add	r0, sp, #64	; 0x40
   85030:	1e4b      	subs	r3, r1, #1
   85032:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   85036:	f3c2 0215 	ubfx	r2, r2, #0, #22
   8503a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   8503e:	2d02      	cmp	r5, #2
   85040:	f000 8084 	beq.w	8514c <__kernel_rem_pio2+0x364>
   85044:	4630      	mov	r0, r6
   85046:	4639      	mov	r1, r7
   85048:	2200      	movs	r2, #0
   8504a:	2300      	movs	r3, #0
   8504c:	f001 fa76 	bl	8653c <__aeabi_dcmpeq>
   85050:	2800      	cmp	r0, #0
   85052:	f000 80b9 	beq.w	851c8 <__kernel_rem_pio2+0x3e0>
   85056:	9c03      	ldr	r4, [sp, #12]
   85058:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   8505a:	f104 38ff 	add.w	r8, r4, #4294967295
   8505e:	4546      	cmp	r6, r8
   85060:	dc0d      	bgt.n	8507e <__kernel_rem_pio2+0x296>
   85062:	a810      	add	r0, sp, #64	; 0x40
   85064:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   85068:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8506a:	2200      	movs	r2, #0
   8506c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   85070:	4283      	cmp	r3, r0
   85072:	ea42 0201 	orr.w	r2, r2, r1
   85076:	d1f9      	bne.n	8506c <__kernel_rem_pio2+0x284>
   85078:	2a00      	cmp	r2, #0
   8507a:	f040 8244 	bne.w	85506 <__kernel_rem_pio2+0x71e>
   8507e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   85080:	ad10      	add	r5, sp, #64	; 0x40
   85082:	1e62      	subs	r2, r4, #1
   85084:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
   85088:	2b00      	cmp	r3, #0
   8508a:	f040 8254 	bne.w	85536 <__kernel_rem_pio2+0x74e>
   8508e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   85092:	2301      	movs	r3, #1
   85094:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   85098:	3301      	adds	r3, #1
   8509a:	2900      	cmp	r1, #0
   8509c:	d0fa      	beq.n	85094 <__kernel_rem_pio2+0x2ac>
   8509e:	9e03      	ldr	r6, [sp, #12]
   850a0:	9c03      	ldr	r4, [sp, #12]
   850a2:	441e      	add	r6, r3
   850a4:	1c63      	adds	r3, r4, #1
   850a6:	42b3      	cmp	r3, r6
   850a8:	960d      	str	r6, [sp, #52]	; 0x34
   850aa:	dc49      	bgt.n	85140 <__kernel_rem_pio2+0x358>
   850ac:	9d04      	ldr	r5, [sp, #16]
   850ae:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   850b0:	442b      	add	r3, r5
   850b2:	4621      	mov	r1, r4
   850b4:	4622      	mov	r2, r4
   850b6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   850b8:	4432      	add	r2, r6
   850ba:	4449      	add	r1, r9
   850bc:	ae24      	add	r6, sp, #144	; 0x90
   850be:	f103 3bff 	add.w	fp, r3, #4294967295
   850c2:	1b2b      	subs	r3, r5, r4
   850c4:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
   850c8:	9409      	str	r4, [sp, #36]	; 0x24
   850ca:	9da7      	ldr	r5, [sp, #668]	; 0x29c
   850cc:	9c06      	ldr	r4, [sp, #24]
   850ce:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
   850d2:	ae74      	add	r6, sp, #464	; 0x1d0
   850d4:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   850d8:	00db      	lsls	r3, r3, #3
   850da:	4426      	add	r6, r4
   850dc:	9203      	str	r2, [sp, #12]
   850de:	9308      	str	r3, [sp, #32]
   850e0:	9606      	str	r6, [sp, #24]
   850e2:	f04f 0800 	mov.w	r8, #0
   850e6:	9d03      	ldr	r5, [sp, #12]
   850e8:	f108 0808 	add.w	r8, r8, #8
   850ec:	f855 0f04 	ldr.w	r0, [r5, #4]!
   850f0:	9503      	str	r5, [sp, #12]
   850f2:	f000 ff55 	bl	85fa0 <__aeabi_i2d>
   850f6:	9e04      	ldr	r6, [sp, #16]
   850f8:	e9eb 0102 	strd	r0, r1, [fp, #8]!
   850fc:	2e00      	cmp	r6, #0
   850fe:	db22      	blt.n	85146 <__kernel_rem_pio2+0x35e>
   85100:	9c07      	ldr	r4, [sp, #28]
   85102:	9f09      	ldr	r7, [sp, #36]	; 0x24
   85104:	f1a4 0a08 	sub.w	sl, r4, #8
   85108:	4447      	add	r7, r8
   8510a:	2400      	movs	r4, #0
   8510c:	2500      	movs	r5, #0
   8510e:	2600      	movs	r6, #0
   85110:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   85114:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   85118:	f000 ffa8 	bl	8606c <__aeabi_dmul>
   8511c:	4602      	mov	r2, r0
   8511e:	460b      	mov	r3, r1
   85120:	4620      	mov	r0, r4
   85122:	4629      	mov	r1, r5
   85124:	f000 fdf0 	bl	85d08 <__adddf3>
   85128:	3601      	adds	r6, #1
   8512a:	454e      	cmp	r6, r9
   8512c:	4604      	mov	r4, r0
   8512e:	460d      	mov	r5, r1
   85130:	d1ee      	bne.n	85110 <__kernel_rem_pio2+0x328>
   85132:	9e06      	ldr	r6, [sp, #24]
   85134:	e9e6 4502 	strd	r4, r5, [r6, #8]!
   85138:	9c08      	ldr	r4, [sp, #32]
   8513a:	9606      	str	r6, [sp, #24]
   8513c:	45a0      	cmp	r8, r4
   8513e:	d1d2      	bne.n	850e6 <__kernel_rem_pio2+0x2fe>
   85140:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   85142:	9503      	str	r5, [sp, #12]
   85144:	e6c5      	b.n	84ed2 <__kernel_rem_pio2+0xea>
   85146:	2400      	movs	r4, #0
   85148:	2500      	movs	r5, #0
   8514a:	e7f2      	b.n	85132 <__kernel_rem_pio2+0x34a>
   8514c:	4632      	mov	r2, r6
   8514e:	463b      	mov	r3, r7
   85150:	2000      	movs	r0, #0
   85152:	4992      	ldr	r1, [pc, #584]	; (8539c <__kernel_rem_pio2+0x5b4>)
   85154:	f000 fdd6 	bl	85d04 <__aeabi_dsub>
   85158:	4606      	mov	r6, r0
   8515a:	460f      	mov	r7, r1
   8515c:	2c00      	cmp	r4, #0
   8515e:	f43f af71 	beq.w	85044 <__kernel_rem_pio2+0x25c>
   85162:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   85164:	2000      	movs	r0, #0
   85166:	498d      	ldr	r1, [pc, #564]	; (8539c <__kernel_rem_pio2+0x5b4>)
   85168:	f000 fd3e 	bl	85be8 <scalbn>
   8516c:	4602      	mov	r2, r0
   8516e:	460b      	mov	r3, r1
   85170:	4630      	mov	r0, r6
   85172:	4639      	mov	r1, r7
   85174:	f000 fdc6 	bl	85d04 <__aeabi_dsub>
   85178:	4606      	mov	r6, r0
   8517a:	460f      	mov	r7, r1
   8517c:	e762      	b.n	85044 <__kernel_rem_pio2+0x25c>
   8517e:	d110      	bne.n	851a2 <__kernel_rem_pio2+0x3ba>
   85180:	9d03      	ldr	r5, [sp, #12]
   85182:	a810      	add	r0, sp, #64	; 0x40
   85184:	1e6b      	subs	r3, r5, #1
   85186:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
   8518a:	15ed      	asrs	r5, r5, #23
   8518c:	e719      	b.n	84fc2 <__kernel_rem_pio2+0x1da>
   8518e:	9903      	ldr	r1, [sp, #12]
   85190:	a810      	add	r0, sp, #64	; 0x40
   85192:	1e4b      	subs	r3, r1, #1
   85194:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   85198:	f3c2 0216 	ubfx	r2, r2, #0, #23
   8519c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   851a0:	e74d      	b.n	8503e <__kernel_rem_pio2+0x256>
   851a2:	2200      	movs	r2, #0
   851a4:	4b7e      	ldr	r3, [pc, #504]	; (853a0 <__kernel_rem_pio2+0x5b8>)
   851a6:	f001 f9e7 	bl	86578 <__aeabi_dcmpge>
   851aa:	b920      	cbnz	r0, 851b6 <__kernel_rem_pio2+0x3ce>
   851ac:	4605      	mov	r5, r0
   851ae:	e749      	b.n	85044 <__kernel_rem_pio2+0x25c>
   851b0:	2400      	movs	r4, #0
   851b2:	2500      	movs	r5, #0
   851b4:	e67f      	b.n	84eb6 <__kernel_rem_pio2+0xce>
   851b6:	9c03      	ldr	r4, [sp, #12]
   851b8:	2502      	movs	r5, #2
   851ba:	2c00      	cmp	r4, #0
   851bc:	f10a 0a01 	add.w	sl, sl, #1
   851c0:	f73f af07 	bgt.w	84fd2 <__kernel_rem_pio2+0x1ea>
   851c4:	2400      	movs	r4, #0
   851c6:	e729      	b.n	8501c <__kernel_rem_pio2+0x234>
   851c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   851ca:	4630      	mov	r0, r6
   851cc:	4262      	negs	r2, r4
   851ce:	4639      	mov	r1, r7
   851d0:	9506      	str	r5, [sp, #24]
   851d2:	f8cd a01c 	str.w	sl, [sp, #28]
   851d6:	f000 fd07 	bl	85be8 <scalbn>
   851da:	2200      	movs	r2, #0
   851dc:	4b71      	ldr	r3, [pc, #452]	; (853a4 <__kernel_rem_pio2+0x5bc>)
   851de:	4604      	mov	r4, r0
   851e0:	460d      	mov	r5, r1
   851e2:	f001 f9c9 	bl	86578 <__aeabi_dcmpge>
   851e6:	2800      	cmp	r0, #0
   851e8:	f000 81bb 	beq.w	85562 <__kernel_rem_pio2+0x77a>
   851ec:	2200      	movs	r2, #0
   851ee:	4b6e      	ldr	r3, [pc, #440]	; (853a8 <__kernel_rem_pio2+0x5c0>)
   851f0:	4620      	mov	r0, r4
   851f2:	4629      	mov	r1, r5
   851f4:	f000 ff3a 	bl	8606c <__aeabi_dmul>
   851f8:	f001 f9d2 	bl	865a0 <__aeabi_d2iz>
   851fc:	4606      	mov	r6, r0
   851fe:	f000 fecf 	bl	85fa0 <__aeabi_i2d>
   85202:	2200      	movs	r2, #0
   85204:	4b67      	ldr	r3, [pc, #412]	; (853a4 <__kernel_rem_pio2+0x5bc>)
   85206:	f000 ff31 	bl	8606c <__aeabi_dmul>
   8520a:	4602      	mov	r2, r0
   8520c:	460b      	mov	r3, r1
   8520e:	4620      	mov	r0, r4
   85210:	4629      	mov	r1, r5
   85212:	f000 fd77 	bl	85d04 <__aeabi_dsub>
   85216:	f001 f9c3 	bl	865a0 <__aeabi_d2iz>
   8521a:	9c03      	ldr	r4, [sp, #12]
   8521c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8521e:	a910      	add	r1, sp, #64	; 0x40
   85220:	f104 0801 	add.w	r8, r4, #1
   85224:	3518      	adds	r5, #24
   85226:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
   8522a:	950a      	str	r5, [sp, #40]	; 0x28
   8522c:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
   85230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   85232:	2000      	movs	r0, #0
   85234:	4959      	ldr	r1, [pc, #356]	; (8539c <__kernel_rem_pio2+0x5b4>)
   85236:	f000 fcd7 	bl	85be8 <scalbn>
   8523a:	f1b8 0f00 	cmp.w	r8, #0
   8523e:	4604      	mov	r4, r0
   85240:	460d      	mov	r5, r1
   85242:	db5a      	blt.n	852fa <__kernel_rem_pio2+0x512>
   85244:	f108 0601 	add.w	r6, r8, #1
   85248:	a810      	add	r0, sp, #64	; 0x40
   8524a:	a974      	add	r1, sp, #464	; 0x1d0
   8524c:	9603      	str	r6, [sp, #12]
   8524e:	eb00 0786 	add.w	r7, r0, r6, lsl #2
   85252:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
   85256:	f857 0d04 	ldr.w	r0, [r7, #-4]!
   8525a:	f000 fea1 	bl	85fa0 <__aeabi_i2d>
   8525e:	4622      	mov	r2, r4
   85260:	462b      	mov	r3, r5
   85262:	f000 ff03 	bl	8606c <__aeabi_dmul>
   85266:	2200      	movs	r2, #0
   85268:	e966 0102 	strd	r0, r1, [r6, #-8]!
   8526c:	4b4e      	ldr	r3, [pc, #312]	; (853a8 <__kernel_rem_pio2+0x5c0>)
   8526e:	4620      	mov	r0, r4
   85270:	4629      	mov	r1, r5
   85272:	f000 fefb 	bl	8606c <__aeabi_dmul>
   85276:	9a02      	ldr	r2, [sp, #8]
   85278:	4604      	mov	r4, r0
   8527a:	4297      	cmp	r7, r2
   8527c:	460d      	mov	r5, r1
   8527e:	d1ea      	bne.n	85256 <__kernel_rem_pio2+0x46e>
   85280:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
   85284:	f10b 3bff 	add.w	fp, fp, #4294967295
   85288:	ab74      	add	r3, sp, #464	; 0x1d0
   8528a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8528e:	f8cd 8020 	str.w	r8, [sp, #32]
   85292:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   85296:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
   8529a:	f04f 0900 	mov.w	r9, #0
   8529e:	f8cd a010 	str.w	sl, [sp, #16]
   852a2:	f1b8 0f00 	cmp.w	r8, #0
   852a6:	f2c0 8128 	blt.w	854fa <__kernel_rem_pio2+0x712>
   852aa:	f8df a100 	ldr.w	sl, [pc, #256]	; 853ac <__kernel_rem_pio2+0x5c4>
   852ae:	465f      	mov	r7, fp
   852b0:	2400      	movs	r4, #0
   852b2:	2500      	movs	r5, #0
   852b4:	2600      	movs	r6, #0
   852b6:	e001      	b.n	852bc <__kernel_rem_pio2+0x4d4>
   852b8:	454e      	cmp	r6, r9
   852ba:	dc10      	bgt.n	852de <__kernel_rem_pio2+0x4f6>
   852bc:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
   852c0:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   852c4:	f000 fed2 	bl	8606c <__aeabi_dmul>
   852c8:	4602      	mov	r2, r0
   852ca:	460b      	mov	r3, r1
   852cc:	4620      	mov	r0, r4
   852ce:	4629      	mov	r1, r5
   852d0:	f000 fd1a 	bl	85d08 <__adddf3>
   852d4:	3601      	adds	r6, #1
   852d6:	45b0      	cmp	r8, r6
   852d8:	4604      	mov	r4, r0
   852da:	460d      	mov	r5, r1
   852dc:	daec      	bge.n	852b8 <__kernel_rem_pio2+0x4d0>
   852de:	9e04      	ldr	r6, [sp, #16]
   852e0:	f1ab 0b08 	sub.w	fp, fp, #8
   852e4:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
   852e8:	e9c3 4500 	strd	r4, r5, [r3]
   852ec:	9c03      	ldr	r4, [sp, #12]
   852ee:	f109 0901 	add.w	r9, r9, #1
   852f2:	45a1      	cmp	r9, r4
   852f4:	d1d5      	bne.n	852a2 <__kernel_rem_pio2+0x4ba>
   852f6:	f8dd 8020 	ldr.w	r8, [sp, #32]
   852fa:	9da6      	ldr	r5, [sp, #664]	; 0x298
   852fc:	2d03      	cmp	r5, #3
   852fe:	f200 8097 	bhi.w	85430 <__kernel_rem_pio2+0x648>
   85302:	e8df f015 	tbh	[pc, r5, lsl #1]
   85306:	00da      	.short	0x00da
   85308:	009c009c 	.word	0x009c009c
   8530c:	0004      	.short	0x0004
   8530e:	f1b8 0f00 	cmp.w	r8, #0
   85312:	f340 8112 	ble.w	8553a <__kernel_rem_pio2+0x752>
   85316:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8531a:	f108 0301 	add.w	r3, r8, #1
   8531e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
   85322:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
   85326:	9303      	str	r3, [sp, #12]
   85328:	4699      	mov	r9, r3
   8532a:	eb0a 030b 	add.w	r3, sl, fp
   8532e:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
   85332:	e9d3 6700 	ldrd	r6, r7, [r3]
   85336:	e001      	b.n	8533c <__kernel_rem_pio2+0x554>
   85338:	4626      	mov	r6, r4
   8533a:	462f      	mov	r7, r5
   8533c:	e959 4504 	ldrd	r4, r5, [r9, #-16]
   85340:	4632      	mov	r2, r6
   85342:	463b      	mov	r3, r7
   85344:	4620      	mov	r0, r4
   85346:	4629      	mov	r1, r5
   85348:	f8cd c004 	str.w	ip, [sp, #4]
   8534c:	e9cd 4504 	strd	r4, r5, [sp, #16]
   85350:	f000 fcda 	bl	85d08 <__adddf3>
   85354:	4604      	mov	r4, r0
   85356:	460d      	mov	r5, r1
   85358:	4622      	mov	r2, r4
   8535a:	462b      	mov	r3, r5
   8535c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   85360:	f000 fcd0 	bl	85d04 <__aeabi_dsub>
   85364:	4632      	mov	r2, r6
   85366:	463b      	mov	r3, r7
   85368:	f000 fcce 	bl	85d08 <__adddf3>
   8536c:	e969 0102 	strd	r0, r1, [r9, #-8]!
   85370:	f8dd c004 	ldr.w	ip, [sp, #4]
   85374:	e949 4502 	strd	r4, r5, [r9, #-8]
   85378:	45e1      	cmp	r9, ip
   8537a:	d1dd      	bne.n	85338 <__kernel_rem_pio2+0x550>
   8537c:	f1b8 0f01 	cmp.w	r8, #1
   85380:	f340 810d 	ble.w	8559e <__kernel_rem_pio2+0x7b6>
   85384:	f8dd c00c 	ldr.w	ip, [sp, #12]
   85388:	eb0a 030b 	add.w	r3, sl, fp
   8538c:	f8cd a010 	str.w	sl, [sp, #16]
   85390:	f10a 0b10 	add.w	fp, sl, #16
   85394:	e9d3 4500 	ldrd	r4, r5, [r3]
   85398:	46e2      	mov	sl, ip
   8539a:	e00b      	b.n	853b4 <__kernel_rem_pio2+0x5cc>
   8539c:	3ff00000 	.word	0x3ff00000
   853a0:	3fe00000 	.word	0x3fe00000
   853a4:	41700000 	.word	0x41700000
   853a8:	3e700000 	.word	0x3e700000
   853ac:	0008b250 	.word	0x0008b250
   853b0:	4634      	mov	r4, r6
   853b2:	463d      	mov	r5, r7
   853b4:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
   853b8:	4622      	mov	r2, r4
   853ba:	462b      	mov	r3, r5
   853bc:	4640      	mov	r0, r8
   853be:	4649      	mov	r1, r9
   853c0:	f000 fca2 	bl	85d08 <__adddf3>
   853c4:	4606      	mov	r6, r0
   853c6:	460f      	mov	r7, r1
   853c8:	4632      	mov	r2, r6
   853ca:	463b      	mov	r3, r7
   853cc:	4640      	mov	r0, r8
   853ce:	4649      	mov	r1, r9
   853d0:	f000 fc98 	bl	85d04 <__aeabi_dsub>
   853d4:	4622      	mov	r2, r4
   853d6:	462b      	mov	r3, r5
   853d8:	f000 fc96 	bl	85d08 <__adddf3>
   853dc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
   853e0:	45da      	cmp	sl, fp
   853e2:	e94a 6702 	strd	r6, r7, [sl, #-8]
   853e6:	d1e3      	bne.n	853b0 <__kernel_rem_pio2+0x5c8>
   853e8:	f8dd a010 	ldr.w	sl, [sp, #16]
   853ec:	9c03      	ldr	r4, [sp, #12]
   853ee:	2000      	movs	r0, #0
   853f0:	2100      	movs	r1, #0
   853f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   853f6:	f000 fc87 	bl	85d08 <__adddf3>
   853fa:	45a3      	cmp	fp, r4
   853fc:	d1f9      	bne.n	853f2 <__kernel_rem_pio2+0x60a>
   853fe:	9d06      	ldr	r5, [sp, #24]
   85400:	2d00      	cmp	r5, #0
   85402:	f000 80a2 	beq.w	8554a <__kernel_rem_pio2+0x762>
   85406:	f8da 5004 	ldr.w	r5, [sl, #4]
   8540a:	f8da 400c 	ldr.w	r4, [sl, #12]
   8540e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   85410:	f8da 2000 	ldr.w	r2, [sl]
   85414:	f8da 3008 	ldr.w	r3, [sl, #8]
   85418:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   8541c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   85420:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   85424:	6075      	str	r5, [r6, #4]
   85426:	60f4      	str	r4, [r6, #12]
   85428:	6032      	str	r2, [r6, #0]
   8542a:	60b3      	str	r3, [r6, #8]
   8542c:	6130      	str	r0, [r6, #16]
   8542e:	6171      	str	r1, [r6, #20]
   85430:	9c07      	ldr	r4, [sp, #28]
   85432:	f004 0007 	and.w	r0, r4, #7
   85436:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   8543a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8543e:	f1b8 0f00 	cmp.w	r8, #0
   85442:	f2c0 80a7 	blt.w	85594 <__kernel_rem_pio2+0x7ac>
   85446:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8544a:	f108 0401 	add.w	r4, r8, #1
   8544e:	2200      	movs	r2, #0
   85450:	2300      	movs	r3, #0
   85452:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
   85456:	4610      	mov	r0, r2
   85458:	4619      	mov	r1, r3
   8545a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   8545e:	f000 fc53 	bl	85d08 <__adddf3>
   85462:	4554      	cmp	r4, sl
   85464:	d1f9      	bne.n	8545a <__kernel_rem_pio2+0x672>
   85466:	4602      	mov	r2, r0
   85468:	460b      	mov	r3, r1
   8546a:	9e06      	ldr	r6, [sp, #24]
   8546c:	2e00      	cmp	r6, #0
   8546e:	d047      	beq.n	85500 <__kernel_rem_pio2+0x718>
   85470:	4610      	mov	r0, r2
   85472:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
   85476:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   85478:	e9c4 0100 	strd	r0, r1, [r4]
   8547c:	e9da 0100 	ldrd	r0, r1, [sl]
   85480:	f000 fc40 	bl	85d04 <__aeabi_dsub>
   85484:	f1b8 0f00 	cmp.w	r8, #0
   85488:	dd07      	ble.n	8549a <__kernel_rem_pio2+0x6b2>
   8548a:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
   8548e:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
   85492:	f000 fc39 	bl	85d08 <__adddf3>
   85496:	45c2      	cmp	sl, r8
   85498:	d1f9      	bne.n	8548e <__kernel_rem_pio2+0x6a6>
   8549a:	9d06      	ldr	r5, [sp, #24]
   8549c:	2d00      	cmp	r5, #0
   8549e:	d06a      	beq.n	85576 <__kernel_rem_pio2+0x78e>
   854a0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   854a2:	4602      	mov	r2, r0
   854a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   854a8:	e9c6 2302 	strd	r2, r3, [r6, #8]
   854ac:	9c07      	ldr	r4, [sp, #28]
   854ae:	f004 0007 	and.w	r0, r4, #7
   854b2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   854b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854ba:	f1b8 0f00 	cmp.w	r8, #0
   854be:	db66      	blt.n	8558e <__kernel_rem_pio2+0x7a6>
   854c0:	f108 0401 	add.w	r4, r8, #1
   854c4:	ad4c      	add	r5, sp, #304	; 0x130
   854c6:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   854ca:	2000      	movs	r0, #0
   854cc:	2100      	movs	r1, #0
   854ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   854d2:	f000 fc19 	bl	85d08 <__adddf3>
   854d6:	42ac      	cmp	r4, r5
   854d8:	d1f9      	bne.n	854ce <__kernel_rem_pio2+0x6e6>
   854da:	9c06      	ldr	r4, [sp, #24]
   854dc:	2c00      	cmp	r4, #0
   854de:	d050      	beq.n	85582 <__kernel_rem_pio2+0x79a>
   854e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   854e2:	4602      	mov	r2, r0
   854e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   854e8:	e9c5 2300 	strd	r2, r3, [r5]
   854ec:	9c07      	ldr	r4, [sp, #28]
   854ee:	f004 0007 	and.w	r0, r4, #7
   854f2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   854f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854fa:	2400      	movs	r4, #0
   854fc:	2500      	movs	r5, #0
   854fe:	e6ee      	b.n	852de <__kernel_rem_pio2+0x4f6>
   85500:	4610      	mov	r0, r2
   85502:	4619      	mov	r1, r3
   85504:	e7b7      	b.n	85476 <__kernel_rem_pio2+0x68e>
   85506:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85508:	9506      	str	r5, [sp, #24]
   8550a:	ad10      	add	r5, sp, #64	; 0x40
   8550c:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
   85510:	3e18      	subs	r6, #24
   85512:	f8cd a01c 	str.w	sl, [sp, #28]
   85516:	960a      	str	r6, [sp, #40]	; 0x28
   85518:	2b00      	cmp	r3, #0
   8551a:	f47f ae89 	bne.w	85230 <__kernel_rem_pio2+0x448>
   8551e:	eb05 0388 	add.w	r3, r5, r8, lsl #2
   85522:	4632      	mov	r2, r6
   85524:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   85528:	f108 38ff 	add.w	r8, r8, #4294967295
   8552c:	3a18      	subs	r2, #24
   8552e:	2900      	cmp	r1, #0
   85530:	d0f8      	beq.n	85524 <__kernel_rem_pio2+0x73c>
   85532:	920a      	str	r2, [sp, #40]	; 0x28
   85534:	e67c      	b.n	85230 <__kernel_rem_pio2+0x448>
   85536:	2301      	movs	r3, #1
   85538:	e5b1      	b.n	8509e <__kernel_rem_pio2+0x2b6>
   8553a:	9d06      	ldr	r5, [sp, #24]
   8553c:	2000      	movs	r0, #0
   8553e:	2100      	movs	r1, #0
   85540:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   85544:	2d00      	cmp	r5, #0
   85546:	f47f af5e 	bne.w	85406 <__kernel_rem_pio2+0x61e>
   8554a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   8554c:	e9da 2300 	ldrd	r2, r3, [sl]
   85550:	e9c6 0104 	strd	r0, r1, [r6, #16]
   85554:	e9da 0102 	ldrd	r0, r1, [sl, #8]
   85558:	e9c6 2300 	strd	r2, r3, [r6]
   8555c:	e9c6 0102 	strd	r0, r1, [r6, #8]
   85560:	e766      	b.n	85430 <__kernel_rem_pio2+0x648>
   85562:	4620      	mov	r0, r4
   85564:	4629      	mov	r1, r5
   85566:	f001 f81b 	bl	865a0 <__aeabi_d2iz>
   8556a:	f8dd 800c 	ldr.w	r8, [sp, #12]
   8556e:	aa10      	add	r2, sp, #64	; 0x40
   85570:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
   85574:	e65c      	b.n	85230 <__kernel_rem_pio2+0x448>
   85576:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   85578:	4602      	mov	r2, r0
   8557a:	460b      	mov	r3, r1
   8557c:	e9c6 2302 	strd	r2, r3, [r6, #8]
   85580:	e794      	b.n	854ac <__kernel_rem_pio2+0x6c4>
   85582:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   85584:	4602      	mov	r2, r0
   85586:	460b      	mov	r3, r1
   85588:	e9c5 2300 	strd	r2, r3, [r5]
   8558c:	e7ae      	b.n	854ec <__kernel_rem_pio2+0x704>
   8558e:	2000      	movs	r0, #0
   85590:	2100      	movs	r1, #0
   85592:	e7a2      	b.n	854da <__kernel_rem_pio2+0x6f2>
   85594:	2200      	movs	r2, #0
   85596:	2300      	movs	r3, #0
   85598:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8559c:	e765      	b.n	8546a <__kernel_rem_pio2+0x682>
   8559e:	2000      	movs	r0, #0
   855a0:	2100      	movs	r1, #0
   855a2:	e72c      	b.n	853fe <__kernel_rem_pio2+0x616>
   855a4:	0000      	movs	r0, r0
	...

000855a8 <__kernel_sin>:
   855a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855ac:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   855b0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
   855b4:	b085      	sub	sp, #20
   855b6:	4604      	mov	r4, r0
   855b8:	460d      	mov	r5, r1
   855ba:	4690      	mov	r8, r2
   855bc:	4699      	mov	r9, r3
   855be:	da04      	bge.n	855ca <__kernel_sin+0x22>
   855c0:	f000 ffee 	bl	865a0 <__aeabi_d2iz>
   855c4:	2800      	cmp	r0, #0
   855c6:	f000 8084 	beq.w	856d2 <__kernel_sin+0x12a>
   855ca:	4622      	mov	r2, r4
   855cc:	462b      	mov	r3, r5
   855ce:	4620      	mov	r0, r4
   855d0:	4629      	mov	r1, r5
   855d2:	f000 fd4b 	bl	8606c <__aeabi_dmul>
   855d6:	4622      	mov	r2, r4
   855d8:	462b      	mov	r3, r5
   855da:	4606      	mov	r6, r0
   855dc:	460f      	mov	r7, r1
   855de:	f000 fd45 	bl	8606c <__aeabi_dmul>
   855e2:	a33f      	add	r3, pc, #252	; (adr r3, 856e0 <__kernel_sin+0x138>)
   855e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   855e8:	4682      	mov	sl, r0
   855ea:	468b      	mov	fp, r1
   855ec:	4630      	mov	r0, r6
   855ee:	4639      	mov	r1, r7
   855f0:	f000 fd3c 	bl	8606c <__aeabi_dmul>
   855f4:	a33c      	add	r3, pc, #240	; (adr r3, 856e8 <__kernel_sin+0x140>)
   855f6:	e9d3 2300 	ldrd	r2, r3, [r3]
   855fa:	f000 fb83 	bl	85d04 <__aeabi_dsub>
   855fe:	4632      	mov	r2, r6
   85600:	463b      	mov	r3, r7
   85602:	f000 fd33 	bl	8606c <__aeabi_dmul>
   85606:	a33a      	add	r3, pc, #232	; (adr r3, 856f0 <__kernel_sin+0x148>)
   85608:	e9d3 2300 	ldrd	r2, r3, [r3]
   8560c:	f000 fb7c 	bl	85d08 <__adddf3>
   85610:	4632      	mov	r2, r6
   85612:	463b      	mov	r3, r7
   85614:	f000 fd2a 	bl	8606c <__aeabi_dmul>
   85618:	a337      	add	r3, pc, #220	; (adr r3, 856f8 <__kernel_sin+0x150>)
   8561a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8561e:	f000 fb71 	bl	85d04 <__aeabi_dsub>
   85622:	4632      	mov	r2, r6
   85624:	463b      	mov	r3, r7
   85626:	f000 fd21 	bl	8606c <__aeabi_dmul>
   8562a:	a335      	add	r3, pc, #212	; (adr r3, 85700 <__kernel_sin+0x158>)
   8562c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85630:	f000 fb6a 	bl	85d08 <__adddf3>
   85634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85636:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8563a:	2b00      	cmp	r3, #0
   8563c:	d033      	beq.n	856a6 <__kernel_sin+0xfe>
   8563e:	4640      	mov	r0, r8
   85640:	4649      	mov	r1, r9
   85642:	2200      	movs	r2, #0
   85644:	4b32      	ldr	r3, [pc, #200]	; (85710 <__kernel_sin+0x168>)
   85646:	f000 fd11 	bl	8606c <__aeabi_dmul>
   8564a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8564e:	e9cd 0100 	strd	r0, r1, [sp]
   85652:	4650      	mov	r0, sl
   85654:	4659      	mov	r1, fp
   85656:	f000 fd09 	bl	8606c <__aeabi_dmul>
   8565a:	4602      	mov	r2, r0
   8565c:	460b      	mov	r3, r1
   8565e:	e9dd 0100 	ldrd	r0, r1, [sp]
   85662:	f000 fb4f 	bl	85d04 <__aeabi_dsub>
   85666:	4632      	mov	r2, r6
   85668:	463b      	mov	r3, r7
   8566a:	f000 fcff 	bl	8606c <__aeabi_dmul>
   8566e:	4642      	mov	r2, r8
   85670:	464b      	mov	r3, r9
   85672:	f000 fb47 	bl	85d04 <__aeabi_dsub>
   85676:	a324      	add	r3, pc, #144	; (adr r3, 85708 <__kernel_sin+0x160>)
   85678:	e9d3 2300 	ldrd	r2, r3, [r3]
   8567c:	4606      	mov	r6, r0
   8567e:	460f      	mov	r7, r1
   85680:	4650      	mov	r0, sl
   85682:	4659      	mov	r1, fp
   85684:	f000 fcf2 	bl	8606c <__aeabi_dmul>
   85688:	4602      	mov	r2, r0
   8568a:	460b      	mov	r3, r1
   8568c:	4630      	mov	r0, r6
   8568e:	4639      	mov	r1, r7
   85690:	f000 fb3a 	bl	85d08 <__adddf3>
   85694:	4602      	mov	r2, r0
   85696:	460b      	mov	r3, r1
   85698:	4620      	mov	r0, r4
   8569a:	4629      	mov	r1, r5
   8569c:	f000 fb32 	bl	85d04 <__aeabi_dsub>
   856a0:	b005      	add	sp, #20
   856a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   856aa:	4630      	mov	r0, r6
   856ac:	4639      	mov	r1, r7
   856ae:	f000 fcdd 	bl	8606c <__aeabi_dmul>
   856b2:	a315      	add	r3, pc, #84	; (adr r3, 85708 <__kernel_sin+0x160>)
   856b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   856b8:	f000 fb24 	bl	85d04 <__aeabi_dsub>
   856bc:	4652      	mov	r2, sl
   856be:	465b      	mov	r3, fp
   856c0:	f000 fcd4 	bl	8606c <__aeabi_dmul>
   856c4:	4622      	mov	r2, r4
   856c6:	462b      	mov	r3, r5
   856c8:	f000 fb1e 	bl	85d08 <__adddf3>
   856cc:	b005      	add	sp, #20
   856ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856d2:	4620      	mov	r0, r4
   856d4:	4629      	mov	r1, r5
   856d6:	b005      	add	sp, #20
   856d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856dc:	f3af 8000 	nop.w
   856e0:	5acfd57c 	.word	0x5acfd57c
   856e4:	3de5d93a 	.word	0x3de5d93a
   856e8:	8a2b9ceb 	.word	0x8a2b9ceb
   856ec:	3e5ae5e6 	.word	0x3e5ae5e6
   856f0:	57b1fe7d 	.word	0x57b1fe7d
   856f4:	3ec71de3 	.word	0x3ec71de3
   856f8:	19c161d5 	.word	0x19c161d5
   856fc:	3f2a01a0 	.word	0x3f2a01a0
   85700:	1110f8a6 	.word	0x1110f8a6
   85704:	3f811111 	.word	0x3f811111
   85708:	55555549 	.word	0x55555549
   8570c:	3fc55555 	.word	0x3fc55555
   85710:	3fe00000 	.word	0x3fe00000
   85714:	f3af 8000 	nop.w

00085718 <atan>:
   85718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8571c:	4bb6      	ldr	r3, [pc, #728]	; (859f8 <atan+0x2e0>)
   8571e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   85722:	429e      	cmp	r6, r3
   85724:	b083      	sub	sp, #12
   85726:	4604      	mov	r4, r0
   85728:	460d      	mov	r5, r1
   8572a:	4689      	mov	r9, r1
   8572c:	dd0f      	ble.n	8574e <atan+0x36>
   8572e:	49b3      	ldr	r1, [pc, #716]	; (859fc <atan+0x2e4>)
   85730:	428e      	cmp	r6, r1
   85732:	f300 80b3 	bgt.w	8589c <atan+0x184>
   85736:	f000 80ae 	beq.w	85896 <atan+0x17e>
   8573a:	f1b9 0f00 	cmp.w	r9, #0
   8573e:	f340 80ef 	ble.w	85920 <atan+0x208>
   85742:	a191      	add	r1, pc, #580	; (adr r1, 85988 <atan+0x270>)
   85744:	e9d1 0100 	ldrd	r0, r1, [r1]
   85748:	b003      	add	sp, #12
   8574a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8574e:	4bac      	ldr	r3, [pc, #688]	; (85a00 <atan+0x2e8>)
   85750:	429e      	cmp	r6, r3
   85752:	f300 80bd 	bgt.w	858d0 <atan+0x1b8>
   85756:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   8575a:	429e      	cmp	r6, r3
   8575c:	f340 80a7 	ble.w	858ae <atan+0x196>
   85760:	f04f 3cff 	mov.w	ip, #4294967295
   85764:	4622      	mov	r2, r4
   85766:	462b      	mov	r3, r5
   85768:	4620      	mov	r0, r4
   8576a:	4629      	mov	r1, r5
   8576c:	f8cd c004 	str.w	ip, [sp, #4]
   85770:	f000 fc7c 	bl	8606c <__aeabi_dmul>
   85774:	4602      	mov	r2, r0
   85776:	460b      	mov	r3, r1
   85778:	4682      	mov	sl, r0
   8577a:	468b      	mov	fp, r1
   8577c:	f000 fc76 	bl	8606c <__aeabi_dmul>
   85780:	a383      	add	r3, pc, #524	; (adr r3, 85990 <atan+0x278>)
   85782:	e9d3 2300 	ldrd	r2, r3, [r3]
   85786:	4606      	mov	r6, r0
   85788:	460f      	mov	r7, r1
   8578a:	f000 fc6f 	bl	8606c <__aeabi_dmul>
   8578e:	a382      	add	r3, pc, #520	; (adr r3, 85998 <atan+0x280>)
   85790:	e9d3 2300 	ldrd	r2, r3, [r3]
   85794:	f000 fab8 	bl	85d08 <__adddf3>
   85798:	4632      	mov	r2, r6
   8579a:	463b      	mov	r3, r7
   8579c:	f000 fc66 	bl	8606c <__aeabi_dmul>
   857a0:	a37f      	add	r3, pc, #508	; (adr r3, 859a0 <atan+0x288>)
   857a2:	e9d3 2300 	ldrd	r2, r3, [r3]
   857a6:	f000 faaf 	bl	85d08 <__adddf3>
   857aa:	4632      	mov	r2, r6
   857ac:	463b      	mov	r3, r7
   857ae:	f000 fc5d 	bl	8606c <__aeabi_dmul>
   857b2:	a37d      	add	r3, pc, #500	; (adr r3, 859a8 <atan+0x290>)
   857b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   857b8:	f000 faa6 	bl	85d08 <__adddf3>
   857bc:	4632      	mov	r2, r6
   857be:	463b      	mov	r3, r7
   857c0:	f000 fc54 	bl	8606c <__aeabi_dmul>
   857c4:	a37a      	add	r3, pc, #488	; (adr r3, 859b0 <atan+0x298>)
   857c6:	e9d3 2300 	ldrd	r2, r3, [r3]
   857ca:	f000 fa9d 	bl	85d08 <__adddf3>
   857ce:	4632      	mov	r2, r6
   857d0:	463b      	mov	r3, r7
   857d2:	f000 fc4b 	bl	8606c <__aeabi_dmul>
   857d6:	a378      	add	r3, pc, #480	; (adr r3, 859b8 <atan+0x2a0>)
   857d8:	e9d3 2300 	ldrd	r2, r3, [r3]
   857dc:	f000 fa94 	bl	85d08 <__adddf3>
   857e0:	4652      	mov	r2, sl
   857e2:	465b      	mov	r3, fp
   857e4:	f000 fc42 	bl	8606c <__aeabi_dmul>
   857e8:	a375      	add	r3, pc, #468	; (adr r3, 859c0 <atan+0x2a8>)
   857ea:	e9d3 2300 	ldrd	r2, r3, [r3]
   857ee:	4682      	mov	sl, r0
   857f0:	468b      	mov	fp, r1
   857f2:	4630      	mov	r0, r6
   857f4:	4639      	mov	r1, r7
   857f6:	f000 fc39 	bl	8606c <__aeabi_dmul>
   857fa:	a373      	add	r3, pc, #460	; (adr r3, 859c8 <atan+0x2b0>)
   857fc:	e9d3 2300 	ldrd	r2, r3, [r3]
   85800:	f000 fa80 	bl	85d04 <__aeabi_dsub>
   85804:	4632      	mov	r2, r6
   85806:	463b      	mov	r3, r7
   85808:	f000 fc30 	bl	8606c <__aeabi_dmul>
   8580c:	a370      	add	r3, pc, #448	; (adr r3, 859d0 <atan+0x2b8>)
   8580e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85812:	f000 fa77 	bl	85d04 <__aeabi_dsub>
   85816:	4632      	mov	r2, r6
   85818:	463b      	mov	r3, r7
   8581a:	f000 fc27 	bl	8606c <__aeabi_dmul>
   8581e:	a36e      	add	r3, pc, #440	; (adr r3, 859d8 <atan+0x2c0>)
   85820:	e9d3 2300 	ldrd	r2, r3, [r3]
   85824:	f000 fa6e 	bl	85d04 <__aeabi_dsub>
   85828:	4632      	mov	r2, r6
   8582a:	463b      	mov	r3, r7
   8582c:	f000 fc1e 	bl	8606c <__aeabi_dmul>
   85830:	a36b      	add	r3, pc, #428	; (adr r3, 859e0 <atan+0x2c8>)
   85832:	e9d3 2300 	ldrd	r2, r3, [r3]
   85836:	f000 fa65 	bl	85d04 <__aeabi_dsub>
   8583a:	4632      	mov	r2, r6
   8583c:	463b      	mov	r3, r7
   8583e:	f000 fc15 	bl	8606c <__aeabi_dmul>
   85842:	f8dd c004 	ldr.w	ip, [sp, #4]
   85846:	4602      	mov	r2, r0
   85848:	f1bc 3fff 	cmp.w	ip, #4294967295
   8584c:	460b      	mov	r3, r1
   8584e:	d06b      	beq.n	85928 <atan+0x210>
   85850:	4650      	mov	r0, sl
   85852:	4659      	mov	r1, fp
   85854:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   85858:	f000 fa56 	bl	85d08 <__adddf3>
   8585c:	4622      	mov	r2, r4
   8585e:	462b      	mov	r3, r5
   85860:	f000 fc04 	bl	8606c <__aeabi_dmul>
   85864:	4f67      	ldr	r7, [pc, #412]	; (85a04 <atan+0x2ec>)
   85866:	4b68      	ldr	r3, [pc, #416]	; (85a08 <atan+0x2f0>)
   85868:	4437      	add	r7, r6
   8586a:	441e      	add	r6, r3
   8586c:	e9d6 2300 	ldrd	r2, r3, [r6]
   85870:	f000 fa48 	bl	85d04 <__aeabi_dsub>
   85874:	4622      	mov	r2, r4
   85876:	462b      	mov	r3, r5
   85878:	f000 fa44 	bl	85d04 <__aeabi_dsub>
   8587c:	4602      	mov	r2, r0
   8587e:	460b      	mov	r3, r1
   85880:	e9d7 0100 	ldrd	r0, r1, [r7]
   85884:	f000 fa3e 	bl	85d04 <__aeabi_dsub>
   85888:	f1b9 0f00 	cmp.w	r9, #0
   8588c:	da0c      	bge.n	858a8 <atan+0x190>
   8588e:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   85892:	4629      	mov	r1, r5
   85894:	e008      	b.n	858a8 <atan+0x190>
   85896:	2800      	cmp	r0, #0
   85898:	f43f af4f 	beq.w	8573a <atan+0x22>
   8589c:	4620      	mov	r0, r4
   8589e:	4629      	mov	r1, r5
   858a0:	4622      	mov	r2, r4
   858a2:	462b      	mov	r3, r5
   858a4:	f000 fa30 	bl	85d08 <__adddf3>
   858a8:	b003      	add	sp, #12
   858aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   858ae:	a34e      	add	r3, pc, #312	; (adr r3, 859e8 <atan+0x2d0>)
   858b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   858b4:	f000 fa28 	bl	85d08 <__adddf3>
   858b8:	2200      	movs	r2, #0
   858ba:	4b54      	ldr	r3, [pc, #336]	; (85a0c <atan+0x2f4>)
   858bc:	f000 fe66 	bl	8658c <__aeabi_dcmpgt>
   858c0:	2800      	cmp	r0, #0
   858c2:	f43f af4d 	beq.w	85760 <atan+0x48>
   858c6:	4620      	mov	r0, r4
   858c8:	4629      	mov	r1, r5
   858ca:	b003      	add	sp, #12
   858cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   858d0:	f000 f8ca 	bl	85a68 <fabs>
   858d4:	4b4e      	ldr	r3, [pc, #312]	; (85a10 <atan+0x2f8>)
   858d6:	4604      	mov	r4, r0
   858d8:	429e      	cmp	r6, r3
   858da:	460d      	mov	r5, r1
   858dc:	dc33      	bgt.n	85946 <atan+0x22e>
   858de:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   858e2:	429e      	cmp	r6, r3
   858e4:	f300 80a5 	bgt.w	85a32 <atan+0x31a>
   858e8:	4602      	mov	r2, r0
   858ea:	460b      	mov	r3, r1
   858ec:	f000 fa0c 	bl	85d08 <__adddf3>
   858f0:	2200      	movs	r2, #0
   858f2:	4b46      	ldr	r3, [pc, #280]	; (85a0c <atan+0x2f4>)
   858f4:	f000 fa06 	bl	85d04 <__aeabi_dsub>
   858f8:	2200      	movs	r2, #0
   858fa:	4606      	mov	r6, r0
   858fc:	460f      	mov	r7, r1
   858fe:	4620      	mov	r0, r4
   85900:	4629      	mov	r1, r5
   85902:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   85906:	f000 f9ff 	bl	85d08 <__adddf3>
   8590a:	4602      	mov	r2, r0
   8590c:	460b      	mov	r3, r1
   8590e:	4630      	mov	r0, r6
   85910:	4639      	mov	r1, r7
   85912:	f000 fcd5 	bl	862c0 <__aeabi_ddiv>
   85916:	f04f 0c00 	mov.w	ip, #0
   8591a:	4604      	mov	r4, r0
   8591c:	460d      	mov	r5, r1
   8591e:	e721      	b.n	85764 <atan+0x4c>
   85920:	a133      	add	r1, pc, #204	; (adr r1, 859f0 <atan+0x2d8>)
   85922:	e9d1 0100 	ldrd	r0, r1, [r1]
   85926:	e7bf      	b.n	858a8 <atan+0x190>
   85928:	4650      	mov	r0, sl
   8592a:	4659      	mov	r1, fp
   8592c:	f000 f9ec 	bl	85d08 <__adddf3>
   85930:	4622      	mov	r2, r4
   85932:	462b      	mov	r3, r5
   85934:	f000 fb9a 	bl	8606c <__aeabi_dmul>
   85938:	4602      	mov	r2, r0
   8593a:	460b      	mov	r3, r1
   8593c:	4620      	mov	r0, r4
   8593e:	4629      	mov	r1, r5
   85940:	f000 f9e0 	bl	85d04 <__aeabi_dsub>
   85944:	e7b0      	b.n	858a8 <atan+0x190>
   85946:	4b33      	ldr	r3, [pc, #204]	; (85a14 <atan+0x2fc>)
   85948:	429e      	cmp	r6, r3
   8594a:	dc67      	bgt.n	85a1c <atan+0x304>
   8594c:	2200      	movs	r2, #0
   8594e:	4b32      	ldr	r3, [pc, #200]	; (85a18 <atan+0x300>)
   85950:	f000 f9d8 	bl	85d04 <__aeabi_dsub>
   85954:	2200      	movs	r2, #0
   85956:	4606      	mov	r6, r0
   85958:	460f      	mov	r7, r1
   8595a:	4620      	mov	r0, r4
   8595c:	4629      	mov	r1, r5
   8595e:	4b2e      	ldr	r3, [pc, #184]	; (85a18 <atan+0x300>)
   85960:	f000 fb84 	bl	8606c <__aeabi_dmul>
   85964:	2200      	movs	r2, #0
   85966:	4b29      	ldr	r3, [pc, #164]	; (85a0c <atan+0x2f4>)
   85968:	f000 f9ce 	bl	85d08 <__adddf3>
   8596c:	4602      	mov	r2, r0
   8596e:	460b      	mov	r3, r1
   85970:	4630      	mov	r0, r6
   85972:	4639      	mov	r1, r7
   85974:	f000 fca4 	bl	862c0 <__aeabi_ddiv>
   85978:	f04f 0c02 	mov.w	ip, #2
   8597c:	4604      	mov	r4, r0
   8597e:	460d      	mov	r5, r1
   85980:	e6f0      	b.n	85764 <atan+0x4c>
   85982:	bf00      	nop
   85984:	f3af 8000 	nop.w
   85988:	54442d18 	.word	0x54442d18
   8598c:	3ff921fb 	.word	0x3ff921fb
   85990:	e322da11 	.word	0xe322da11
   85994:	3f90ad3a 	.word	0x3f90ad3a
   85998:	24760deb 	.word	0x24760deb
   8599c:	3fa97b4b 	.word	0x3fa97b4b
   859a0:	a0d03d51 	.word	0xa0d03d51
   859a4:	3fb10d66 	.word	0x3fb10d66
   859a8:	c54c206e 	.word	0xc54c206e
   859ac:	3fb745cd 	.word	0x3fb745cd
   859b0:	920083ff 	.word	0x920083ff
   859b4:	3fc24924 	.word	0x3fc24924
   859b8:	5555550d 	.word	0x5555550d
   859bc:	3fd55555 	.word	0x3fd55555
   859c0:	2c6a6c2f 	.word	0x2c6a6c2f
   859c4:	bfa2b444 	.word	0xbfa2b444
   859c8:	52defd9a 	.word	0x52defd9a
   859cc:	3fadde2d 	.word	0x3fadde2d
   859d0:	af749a6d 	.word	0xaf749a6d
   859d4:	3fb3b0f2 	.word	0x3fb3b0f2
   859d8:	fe231671 	.word	0xfe231671
   859dc:	3fbc71c6 	.word	0x3fbc71c6
   859e0:	9998ebc4 	.word	0x9998ebc4
   859e4:	3fc99999 	.word	0x3fc99999
   859e8:	8800759c 	.word	0x8800759c
   859ec:	7e37e43c 	.word	0x7e37e43c
   859f0:	54442d18 	.word	0x54442d18
   859f4:	bff921fb 	.word	0xbff921fb
   859f8:	440fffff 	.word	0x440fffff
   859fc:	7ff00000 	.word	0x7ff00000
   85a00:	3fdbffff 	.word	0x3fdbffff
   85a04:	0008b2b8 	.word	0x0008b2b8
   85a08:	0008b298 	.word	0x0008b298
   85a0c:	3ff00000 	.word	0x3ff00000
   85a10:	3ff2ffff 	.word	0x3ff2ffff
   85a14:	40037fff 	.word	0x40037fff
   85a18:	3ff80000 	.word	0x3ff80000
   85a1c:	4602      	mov	r2, r0
   85a1e:	460b      	mov	r3, r1
   85a20:	2000      	movs	r0, #0
   85a22:	490f      	ldr	r1, [pc, #60]	; (85a60 <atan+0x348>)
   85a24:	f000 fc4c 	bl	862c0 <__aeabi_ddiv>
   85a28:	f04f 0c03 	mov.w	ip, #3
   85a2c:	4604      	mov	r4, r0
   85a2e:	460d      	mov	r5, r1
   85a30:	e698      	b.n	85764 <atan+0x4c>
   85a32:	2200      	movs	r2, #0
   85a34:	4b0b      	ldr	r3, [pc, #44]	; (85a64 <atan+0x34c>)
   85a36:	f000 f965 	bl	85d04 <__aeabi_dsub>
   85a3a:	2200      	movs	r2, #0
   85a3c:	4606      	mov	r6, r0
   85a3e:	460f      	mov	r7, r1
   85a40:	4620      	mov	r0, r4
   85a42:	4629      	mov	r1, r5
   85a44:	4b07      	ldr	r3, [pc, #28]	; (85a64 <atan+0x34c>)
   85a46:	f000 f95f 	bl	85d08 <__adddf3>
   85a4a:	4602      	mov	r2, r0
   85a4c:	460b      	mov	r3, r1
   85a4e:	4630      	mov	r0, r6
   85a50:	4639      	mov	r1, r7
   85a52:	f000 fc35 	bl	862c0 <__aeabi_ddiv>
   85a56:	f04f 0c01 	mov.w	ip, #1
   85a5a:	4604      	mov	r4, r0
   85a5c:	460d      	mov	r5, r1
   85a5e:	e681      	b.n	85764 <atan+0x4c>
   85a60:	bff00000 	.word	0xbff00000
   85a64:	3ff00000 	.word	0x3ff00000

00085a68 <fabs>:
   85a68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85a6c:	4770      	bx	lr
   85a6e:	bf00      	nop

00085a70 <floor>:
   85a70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85a74:	f3c1 570a 	ubfx	r7, r1, #20, #11
   85a78:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   85a7c:	2e13      	cmp	r6, #19
   85a7e:	4602      	mov	r2, r0
   85a80:	460b      	mov	r3, r1
   85a82:	4604      	mov	r4, r0
   85a84:	460d      	mov	r5, r1
   85a86:	4689      	mov	r9, r1
   85a88:	468a      	mov	sl, r1
   85a8a:	4680      	mov	r8, r0
   85a8c:	dc1c      	bgt.n	85ac8 <floor+0x58>
   85a8e:	2e00      	cmp	r6, #0
   85a90:	db40      	blt.n	85b14 <floor+0xa4>
   85a92:	4f3d      	ldr	r7, [pc, #244]	; (85b88 <floor+0x118>)
   85a94:	4137      	asrs	r7, r6
   85a96:	ea07 0c01 	and.w	ip, r7, r1
   85a9a:	ea5c 0c00 	orrs.w	ip, ip, r0
   85a9e:	d018      	beq.n	85ad2 <floor+0x62>
   85aa0:	a337      	add	r3, pc, #220	; (adr r3, 85b80 <floor+0x110>)
   85aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
   85aa6:	f000 f92f 	bl	85d08 <__adddf3>
   85aaa:	2200      	movs	r2, #0
   85aac:	2300      	movs	r3, #0
   85aae:	f000 fd6d 	bl	8658c <__aeabi_dcmpgt>
   85ab2:	b128      	cbz	r0, 85ac0 <floor+0x50>
   85ab4:	2d00      	cmp	r5, #0
   85ab6:	db42      	blt.n	85b3e <floor+0xce>
   85ab8:	ea2a 0907 	bic.w	r9, sl, r7
   85abc:	f04f 0800 	mov.w	r8, #0
   85ac0:	4640      	mov	r0, r8
   85ac2:	4649      	mov	r1, r9
   85ac4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ac8:	2e33      	cmp	r6, #51	; 0x33
   85aca:	dd06      	ble.n	85ada <floor+0x6a>
   85acc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   85ad0:	d031      	beq.n	85b36 <floor+0xc6>
   85ad2:	4610      	mov	r0, r2
   85ad4:	4619      	mov	r1, r3
   85ad6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ada:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
   85ade:	f04f 3bff 	mov.w	fp, #4294967295
   85ae2:	fa2b fb0c 	lsr.w	fp, fp, ip
   85ae6:	ea1b 0f00 	tst.w	fp, r0
   85aea:	d0f2      	beq.n	85ad2 <floor+0x62>
   85aec:	a324      	add	r3, pc, #144	; (adr r3, 85b80 <floor+0x110>)
   85aee:	e9d3 2300 	ldrd	r2, r3, [r3]
   85af2:	f000 f909 	bl	85d08 <__adddf3>
   85af6:	2200      	movs	r2, #0
   85af8:	2300      	movs	r3, #0
   85afa:	f000 fd47 	bl	8658c <__aeabi_dcmpgt>
   85afe:	2800      	cmp	r0, #0
   85b00:	d0de      	beq.n	85ac0 <floor+0x50>
   85b02:	2d00      	cmp	r5, #0
   85b04:	db22      	blt.n	85b4c <floor+0xdc>
   85b06:	ea28 080b 	bic.w	r8, r8, fp
   85b0a:	46d1      	mov	r9, sl
   85b0c:	4640      	mov	r0, r8
   85b0e:	4649      	mov	r1, r9
   85b10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85b14:	a31a      	add	r3, pc, #104	; (adr r3, 85b80 <floor+0x110>)
   85b16:	e9d3 2300 	ldrd	r2, r3, [r3]
   85b1a:	f000 f8f5 	bl	85d08 <__adddf3>
   85b1e:	2200      	movs	r2, #0
   85b20:	2300      	movs	r3, #0
   85b22:	f000 fd33 	bl	8658c <__aeabi_dcmpgt>
   85b26:	2800      	cmp	r0, #0
   85b28:	d0ca      	beq.n	85ac0 <floor+0x50>
   85b2a:	2d00      	cmp	r5, #0
   85b2c:	db1c      	blt.n	85b68 <floor+0xf8>
   85b2e:	f04f 0800 	mov.w	r8, #0
   85b32:	46c1      	mov	r9, r8
   85b34:	e7c4      	b.n	85ac0 <floor+0x50>
   85b36:	f000 f8e7 	bl	85d08 <__adddf3>
   85b3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85b3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
   85b42:	fa4a f606 	asr.w	r6, sl, r6
   85b46:	eb06 0a05 	add.w	sl, r6, r5
   85b4a:	e7b5      	b.n	85ab8 <floor+0x48>
   85b4c:	2e14      	cmp	r6, #20
   85b4e:	d014      	beq.n	85b7a <floor+0x10a>
   85b50:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   85b54:	2301      	movs	r3, #1
   85b56:	3703      	adds	r7, #3
   85b58:	fa03 f707 	lsl.w	r7, r3, r7
   85b5c:	eb17 0804 	adds.w	r8, r7, r4
   85b60:	bf28      	it	cs
   85b62:	eb05 0a03 	addcs.w	sl, r5, r3
   85b66:	e7ce      	b.n	85b06 <floor+0x96>
   85b68:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   85b6c:	4b07      	ldr	r3, [pc, #28]	; (85b8c <floor+0x11c>)
   85b6e:	4322      	orrs	r2, r4
   85b70:	bf18      	it	ne
   85b72:	4699      	movne	r9, r3
   85b74:	f04f 0800 	mov.w	r8, #0
   85b78:	e7a2      	b.n	85ac0 <floor+0x50>
   85b7a:	f105 0a01 	add.w	sl, r5, #1
   85b7e:	e7c2      	b.n	85b06 <floor+0x96>
   85b80:	8800759c 	.word	0x8800759c
   85b84:	7e37e43c 	.word	0x7e37e43c
   85b88:	000fffff 	.word	0x000fffff
   85b8c:	bff00000 	.word	0xbff00000

00085b90 <__fpclassifyd>:
   85b90:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   85b94:	b410      	push	{r4}
   85b96:	d008      	beq.n	85baa <__fpclassifyd+0x1a>
   85b98:	4a0f      	ldr	r2, [pc, #60]	; (85bd8 <__fpclassifyd+0x48>)
   85b9a:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   85b9e:	4294      	cmp	r4, r2
   85ba0:	d80a      	bhi.n	85bb8 <__fpclassifyd+0x28>
   85ba2:	2004      	movs	r0, #4
   85ba4:	f85d 4b04 	ldr.w	r4, [sp], #4
   85ba8:	4770      	bx	lr
   85baa:	2800      	cmp	r0, #0
   85bac:	bf0c      	ite	eq
   85bae:	2002      	moveq	r0, #2
   85bb0:	2003      	movne	r0, #3
   85bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
   85bb6:	4770      	bx	lr
   85bb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   85bbc:	d201      	bcs.n	85bc2 <__fpclassifyd+0x32>
   85bbe:	2003      	movs	r0, #3
   85bc0:	e7f7      	b.n	85bb2 <__fpclassifyd+0x22>
   85bc2:	4a06      	ldr	r2, [pc, #24]	; (85bdc <__fpclassifyd+0x4c>)
   85bc4:	4293      	cmp	r3, r2
   85bc6:	d001      	beq.n	85bcc <__fpclassifyd+0x3c>
   85bc8:	2000      	movs	r0, #0
   85bca:	e7f2      	b.n	85bb2 <__fpclassifyd+0x22>
   85bcc:	f1d0 0001 	rsbs	r0, r0, #1
   85bd0:	bf38      	it	cc
   85bd2:	2000      	movcc	r0, #0
   85bd4:	e7ed      	b.n	85bb2 <__fpclassifyd+0x22>
   85bd6:	bf00      	nop
   85bd8:	7fdfffff 	.word	0x7fdfffff
   85bdc:	7ff00000 	.word	0x7ff00000

00085be0 <matherr>:
   85be0:	2000      	movs	r0, #0
   85be2:	4770      	bx	lr
   85be4:	0000      	movs	r0, r0
	...

00085be8 <scalbn>:
   85be8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   85bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85bf0:	4690      	mov	r8, r2
   85bf2:	4606      	mov	r6, r0
   85bf4:	460f      	mov	r7, r1
   85bf6:	460a      	mov	r2, r1
   85bf8:	bb1b      	cbnz	r3, 85c42 <scalbn+0x5a>
   85bfa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   85bfe:	4303      	orrs	r3, r0
   85c00:	d034      	beq.n	85c6c <scalbn+0x84>
   85c02:	4b35      	ldr	r3, [pc, #212]	; (85cd8 <scalbn+0xf0>)
   85c04:	2200      	movs	r2, #0
   85c06:	f000 fa31 	bl	8606c <__aeabi_dmul>
   85c0a:	4b34      	ldr	r3, [pc, #208]	; (85cdc <scalbn+0xf4>)
   85c0c:	4606      	mov	r6, r0
   85c0e:	4598      	cmp	r8, r3
   85c10:	460f      	mov	r7, r1
   85c12:	db3b      	blt.n	85c8c <scalbn+0xa4>
   85c14:	f3c1 530a 	ubfx	r3, r1, #20, #11
   85c18:	3b36      	subs	r3, #54	; 0x36
   85c1a:	460a      	mov	r2, r1
   85c1c:	4443      	add	r3, r8
   85c1e:	f240 71fe 	movw	r1, #2046	; 0x7fe
   85c22:	428b      	cmp	r3, r1
   85c24:	dd16      	ble.n	85c54 <scalbn+0x6c>
   85c26:	a128      	add	r1, pc, #160	; (adr r1, 85cc8 <scalbn+0xe0>)
   85c28:	e9d1 0100 	ldrd	r0, r1, [r1]
   85c2c:	4632      	mov	r2, r6
   85c2e:	463b      	mov	r3, r7
   85c30:	f000 f85a 	bl	85ce8 <copysign>
   85c34:	a324      	add	r3, pc, #144	; (adr r3, 85cc8 <scalbn+0xe0>)
   85c36:	e9d3 2300 	ldrd	r2, r3, [r3]
   85c3a:	f000 fa17 	bl	8606c <__aeabi_dmul>
   85c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c42:	f240 74ff 	movw	r4, #2047	; 0x7ff
   85c46:	42a3      	cmp	r3, r4
   85c48:	d027      	beq.n	85c9a <scalbn+0xb2>
   85c4a:	4443      	add	r3, r8
   85c4c:	f240 71fe 	movw	r1, #2046	; 0x7fe
   85c50:	428b      	cmp	r3, r1
   85c52:	dce8      	bgt.n	85c26 <scalbn+0x3e>
   85c54:	2b00      	cmp	r3, #0
   85c56:	dd0b      	ble.n	85c70 <scalbn+0x88>
   85c58:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85c5c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85c60:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   85c64:	4630      	mov	r0, r6
   85c66:	4639      	mov	r1, r7
   85c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c70:	f113 0f35 	cmn.w	r3, #53	; 0x35
   85c74:	da17      	bge.n	85ca6 <scalbn+0xbe>
   85c76:	f24c 3350 	movw	r3, #50000	; 0xc350
   85c7a:	4598      	cmp	r8, r3
   85c7c:	dcd3      	bgt.n	85c26 <scalbn+0x3e>
   85c7e:	a114      	add	r1, pc, #80	; (adr r1, 85cd0 <scalbn+0xe8>)
   85c80:	e9d1 0100 	ldrd	r0, r1, [r1]
   85c84:	4632      	mov	r2, r6
   85c86:	463b      	mov	r3, r7
   85c88:	f000 f82e 	bl	85ce8 <copysign>
   85c8c:	a310      	add	r3, pc, #64	; (adr r3, 85cd0 <scalbn+0xe8>)
   85c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85c92:	f000 f9eb 	bl	8606c <__aeabi_dmul>
   85c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c9a:	4602      	mov	r2, r0
   85c9c:	460b      	mov	r3, r1
   85c9e:	f000 f833 	bl	85d08 <__adddf3>
   85ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ca6:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85caa:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85cae:	3336      	adds	r3, #54	; 0x36
   85cb0:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   85cb4:	4630      	mov	r0, r6
   85cb6:	4639      	mov	r1, r7
   85cb8:	2200      	movs	r2, #0
   85cba:	4b09      	ldr	r3, [pc, #36]	; (85ce0 <scalbn+0xf8>)
   85cbc:	f000 f9d6 	bl	8606c <__aeabi_dmul>
   85cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85cc4:	f3af 8000 	nop.w
   85cc8:	8800759c 	.word	0x8800759c
   85ccc:	7e37e43c 	.word	0x7e37e43c
   85cd0:	c2f8f359 	.word	0xc2f8f359
   85cd4:	01a56e1f 	.word	0x01a56e1f
   85cd8:	43500000 	.word	0x43500000
   85cdc:	ffff3cb0 	.word	0xffff3cb0
   85ce0:	3c900000 	.word	0x3c900000
   85ce4:	f3af 8000 	nop.w

00085ce8 <copysign>:
   85ce8:	b430      	push	{r4, r5}
   85cea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   85cee:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   85cf2:	ea43 0102 	orr.w	r1, r3, r2
   85cf6:	bc30      	pop	{r4, r5}
   85cf8:	4770      	bx	lr
   85cfa:	bf00      	nop

00085cfc <__aeabi_drsub>:
   85cfc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   85d00:	e002      	b.n	85d08 <__adddf3>
   85d02:	bf00      	nop

00085d04 <__aeabi_dsub>:
   85d04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00085d08 <__adddf3>:
   85d08:	b530      	push	{r4, r5, lr}
   85d0a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   85d0e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   85d12:	ea94 0f05 	teq	r4, r5
   85d16:	bf08      	it	eq
   85d18:	ea90 0f02 	teqeq	r0, r2
   85d1c:	bf1f      	itttt	ne
   85d1e:	ea54 0c00 	orrsne.w	ip, r4, r0
   85d22:	ea55 0c02 	orrsne.w	ip, r5, r2
   85d26:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   85d2a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85d2e:	f000 80e2 	beq.w	85ef6 <__adddf3+0x1ee>
   85d32:	ea4f 5454 	mov.w	r4, r4, lsr #21
   85d36:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   85d3a:	bfb8      	it	lt
   85d3c:	426d      	neglt	r5, r5
   85d3e:	dd0c      	ble.n	85d5a <__adddf3+0x52>
   85d40:	442c      	add	r4, r5
   85d42:	ea80 0202 	eor.w	r2, r0, r2
   85d46:	ea81 0303 	eor.w	r3, r1, r3
   85d4a:	ea82 0000 	eor.w	r0, r2, r0
   85d4e:	ea83 0101 	eor.w	r1, r3, r1
   85d52:	ea80 0202 	eor.w	r2, r0, r2
   85d56:	ea81 0303 	eor.w	r3, r1, r3
   85d5a:	2d36      	cmp	r5, #54	; 0x36
   85d5c:	bf88      	it	hi
   85d5e:	bd30      	pophi	{r4, r5, pc}
   85d60:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85d64:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85d68:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   85d6c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   85d70:	d002      	beq.n	85d78 <__adddf3+0x70>
   85d72:	4240      	negs	r0, r0
   85d74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85d78:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   85d7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85d80:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   85d84:	d002      	beq.n	85d8c <__adddf3+0x84>
   85d86:	4252      	negs	r2, r2
   85d88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85d8c:	ea94 0f05 	teq	r4, r5
   85d90:	f000 80a7 	beq.w	85ee2 <__adddf3+0x1da>
   85d94:	f1a4 0401 	sub.w	r4, r4, #1
   85d98:	f1d5 0e20 	rsbs	lr, r5, #32
   85d9c:	db0d      	blt.n	85dba <__adddf3+0xb2>
   85d9e:	fa02 fc0e 	lsl.w	ip, r2, lr
   85da2:	fa22 f205 	lsr.w	r2, r2, r5
   85da6:	1880      	adds	r0, r0, r2
   85da8:	f141 0100 	adc.w	r1, r1, #0
   85dac:	fa03 f20e 	lsl.w	r2, r3, lr
   85db0:	1880      	adds	r0, r0, r2
   85db2:	fa43 f305 	asr.w	r3, r3, r5
   85db6:	4159      	adcs	r1, r3
   85db8:	e00e      	b.n	85dd8 <__adddf3+0xd0>
   85dba:	f1a5 0520 	sub.w	r5, r5, #32
   85dbe:	f10e 0e20 	add.w	lr, lr, #32
   85dc2:	2a01      	cmp	r2, #1
   85dc4:	fa03 fc0e 	lsl.w	ip, r3, lr
   85dc8:	bf28      	it	cs
   85dca:	f04c 0c02 	orrcs.w	ip, ip, #2
   85dce:	fa43 f305 	asr.w	r3, r3, r5
   85dd2:	18c0      	adds	r0, r0, r3
   85dd4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   85dd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85ddc:	d507      	bpl.n	85dee <__adddf3+0xe6>
   85dde:	f04f 0e00 	mov.w	lr, #0
   85de2:	f1dc 0c00 	rsbs	ip, ip, #0
   85de6:	eb7e 0000 	sbcs.w	r0, lr, r0
   85dea:	eb6e 0101 	sbc.w	r1, lr, r1
   85dee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   85df2:	d31b      	bcc.n	85e2c <__adddf3+0x124>
   85df4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   85df8:	d30c      	bcc.n	85e14 <__adddf3+0x10c>
   85dfa:	0849      	lsrs	r1, r1, #1
   85dfc:	ea5f 0030 	movs.w	r0, r0, rrx
   85e00:	ea4f 0c3c 	mov.w	ip, ip, rrx
   85e04:	f104 0401 	add.w	r4, r4, #1
   85e08:	ea4f 5244 	mov.w	r2, r4, lsl #21
   85e0c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   85e10:	f080 809a 	bcs.w	85f48 <__adddf3+0x240>
   85e14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   85e18:	bf08      	it	eq
   85e1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85e1e:	f150 0000 	adcs.w	r0, r0, #0
   85e22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85e26:	ea41 0105 	orr.w	r1, r1, r5
   85e2a:	bd30      	pop	{r4, r5, pc}
   85e2c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   85e30:	4140      	adcs	r0, r0
   85e32:	eb41 0101 	adc.w	r1, r1, r1
   85e36:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85e3a:	f1a4 0401 	sub.w	r4, r4, #1
   85e3e:	d1e9      	bne.n	85e14 <__adddf3+0x10c>
   85e40:	f091 0f00 	teq	r1, #0
   85e44:	bf04      	itt	eq
   85e46:	4601      	moveq	r1, r0
   85e48:	2000      	moveq	r0, #0
   85e4a:	fab1 f381 	clz	r3, r1
   85e4e:	bf08      	it	eq
   85e50:	3320      	addeq	r3, #32
   85e52:	f1a3 030b 	sub.w	r3, r3, #11
   85e56:	f1b3 0220 	subs.w	r2, r3, #32
   85e5a:	da0c      	bge.n	85e76 <__adddf3+0x16e>
   85e5c:	320c      	adds	r2, #12
   85e5e:	dd08      	ble.n	85e72 <__adddf3+0x16a>
   85e60:	f102 0c14 	add.w	ip, r2, #20
   85e64:	f1c2 020c 	rsb	r2, r2, #12
   85e68:	fa01 f00c 	lsl.w	r0, r1, ip
   85e6c:	fa21 f102 	lsr.w	r1, r1, r2
   85e70:	e00c      	b.n	85e8c <__adddf3+0x184>
   85e72:	f102 0214 	add.w	r2, r2, #20
   85e76:	bfd8      	it	le
   85e78:	f1c2 0c20 	rsble	ip, r2, #32
   85e7c:	fa01 f102 	lsl.w	r1, r1, r2
   85e80:	fa20 fc0c 	lsr.w	ip, r0, ip
   85e84:	bfdc      	itt	le
   85e86:	ea41 010c 	orrle.w	r1, r1, ip
   85e8a:	4090      	lslle	r0, r2
   85e8c:	1ae4      	subs	r4, r4, r3
   85e8e:	bfa2      	ittt	ge
   85e90:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   85e94:	4329      	orrge	r1, r5
   85e96:	bd30      	popge	{r4, r5, pc}
   85e98:	ea6f 0404 	mvn.w	r4, r4
   85e9c:	3c1f      	subs	r4, #31
   85e9e:	da1c      	bge.n	85eda <__adddf3+0x1d2>
   85ea0:	340c      	adds	r4, #12
   85ea2:	dc0e      	bgt.n	85ec2 <__adddf3+0x1ba>
   85ea4:	f104 0414 	add.w	r4, r4, #20
   85ea8:	f1c4 0220 	rsb	r2, r4, #32
   85eac:	fa20 f004 	lsr.w	r0, r0, r4
   85eb0:	fa01 f302 	lsl.w	r3, r1, r2
   85eb4:	ea40 0003 	orr.w	r0, r0, r3
   85eb8:	fa21 f304 	lsr.w	r3, r1, r4
   85ebc:	ea45 0103 	orr.w	r1, r5, r3
   85ec0:	bd30      	pop	{r4, r5, pc}
   85ec2:	f1c4 040c 	rsb	r4, r4, #12
   85ec6:	f1c4 0220 	rsb	r2, r4, #32
   85eca:	fa20 f002 	lsr.w	r0, r0, r2
   85ece:	fa01 f304 	lsl.w	r3, r1, r4
   85ed2:	ea40 0003 	orr.w	r0, r0, r3
   85ed6:	4629      	mov	r1, r5
   85ed8:	bd30      	pop	{r4, r5, pc}
   85eda:	fa21 f004 	lsr.w	r0, r1, r4
   85ede:	4629      	mov	r1, r5
   85ee0:	bd30      	pop	{r4, r5, pc}
   85ee2:	f094 0f00 	teq	r4, #0
   85ee6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   85eea:	bf06      	itte	eq
   85eec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   85ef0:	3401      	addeq	r4, #1
   85ef2:	3d01      	subne	r5, #1
   85ef4:	e74e      	b.n	85d94 <__adddf3+0x8c>
   85ef6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85efa:	bf18      	it	ne
   85efc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85f00:	d029      	beq.n	85f56 <__adddf3+0x24e>
   85f02:	ea94 0f05 	teq	r4, r5
   85f06:	bf08      	it	eq
   85f08:	ea90 0f02 	teqeq	r0, r2
   85f0c:	d005      	beq.n	85f1a <__adddf3+0x212>
   85f0e:	ea54 0c00 	orrs.w	ip, r4, r0
   85f12:	bf04      	itt	eq
   85f14:	4619      	moveq	r1, r3
   85f16:	4610      	moveq	r0, r2
   85f18:	bd30      	pop	{r4, r5, pc}
   85f1a:	ea91 0f03 	teq	r1, r3
   85f1e:	bf1e      	ittt	ne
   85f20:	2100      	movne	r1, #0
   85f22:	2000      	movne	r0, #0
   85f24:	bd30      	popne	{r4, r5, pc}
   85f26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   85f2a:	d105      	bne.n	85f38 <__adddf3+0x230>
   85f2c:	0040      	lsls	r0, r0, #1
   85f2e:	4149      	adcs	r1, r1
   85f30:	bf28      	it	cs
   85f32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   85f36:	bd30      	pop	{r4, r5, pc}
   85f38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   85f3c:	bf3c      	itt	cc
   85f3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   85f42:	bd30      	popcc	{r4, r5, pc}
   85f44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85f48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   85f4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85f50:	f04f 0000 	mov.w	r0, #0
   85f54:	bd30      	pop	{r4, r5, pc}
   85f56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85f5a:	bf1a      	itte	ne
   85f5c:	4619      	movne	r1, r3
   85f5e:	4610      	movne	r0, r2
   85f60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   85f64:	bf1c      	itt	ne
   85f66:	460b      	movne	r3, r1
   85f68:	4602      	movne	r2, r0
   85f6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85f6e:	bf06      	itte	eq
   85f70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   85f74:	ea91 0f03 	teqeq	r1, r3
   85f78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   85f7c:	bd30      	pop	{r4, r5, pc}
   85f7e:	bf00      	nop

00085f80 <__aeabi_ui2d>:
   85f80:	f090 0f00 	teq	r0, #0
   85f84:	bf04      	itt	eq
   85f86:	2100      	moveq	r1, #0
   85f88:	4770      	bxeq	lr
   85f8a:	b530      	push	{r4, r5, lr}
   85f8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85f90:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85f94:	f04f 0500 	mov.w	r5, #0
   85f98:	f04f 0100 	mov.w	r1, #0
   85f9c:	e750      	b.n	85e40 <__adddf3+0x138>
   85f9e:	bf00      	nop

00085fa0 <__aeabi_i2d>:
   85fa0:	f090 0f00 	teq	r0, #0
   85fa4:	bf04      	itt	eq
   85fa6:	2100      	moveq	r1, #0
   85fa8:	4770      	bxeq	lr
   85faa:	b530      	push	{r4, r5, lr}
   85fac:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85fb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85fb4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   85fb8:	bf48      	it	mi
   85fba:	4240      	negmi	r0, r0
   85fbc:	f04f 0100 	mov.w	r1, #0
   85fc0:	e73e      	b.n	85e40 <__adddf3+0x138>
   85fc2:	bf00      	nop

00085fc4 <__aeabi_f2d>:
   85fc4:	0042      	lsls	r2, r0, #1
   85fc6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   85fca:	ea4f 0131 	mov.w	r1, r1, rrx
   85fce:	ea4f 7002 	mov.w	r0, r2, lsl #28
   85fd2:	bf1f      	itttt	ne
   85fd4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   85fd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85fdc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   85fe0:	4770      	bxne	lr
   85fe2:	f092 0f00 	teq	r2, #0
   85fe6:	bf14      	ite	ne
   85fe8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85fec:	4770      	bxeq	lr
   85fee:	b530      	push	{r4, r5, lr}
   85ff0:	f44f 7460 	mov.w	r4, #896	; 0x380
   85ff4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85ff8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85ffc:	e720      	b.n	85e40 <__adddf3+0x138>
   85ffe:	bf00      	nop

00086000 <__aeabi_ul2d>:
   86000:	ea50 0201 	orrs.w	r2, r0, r1
   86004:	bf08      	it	eq
   86006:	4770      	bxeq	lr
   86008:	b530      	push	{r4, r5, lr}
   8600a:	f04f 0500 	mov.w	r5, #0
   8600e:	e00a      	b.n	86026 <__aeabi_l2d+0x16>

00086010 <__aeabi_l2d>:
   86010:	ea50 0201 	orrs.w	r2, r0, r1
   86014:	bf08      	it	eq
   86016:	4770      	bxeq	lr
   86018:	b530      	push	{r4, r5, lr}
   8601a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8601e:	d502      	bpl.n	86026 <__aeabi_l2d+0x16>
   86020:	4240      	negs	r0, r0
   86022:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86026:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8602a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8602e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   86032:	f43f aedc 	beq.w	85dee <__adddf3+0xe6>
   86036:	f04f 0203 	mov.w	r2, #3
   8603a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8603e:	bf18      	it	ne
   86040:	3203      	addne	r2, #3
   86042:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86046:	bf18      	it	ne
   86048:	3203      	addne	r2, #3
   8604a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8604e:	f1c2 0320 	rsb	r3, r2, #32
   86052:	fa00 fc03 	lsl.w	ip, r0, r3
   86056:	fa20 f002 	lsr.w	r0, r0, r2
   8605a:	fa01 fe03 	lsl.w	lr, r1, r3
   8605e:	ea40 000e 	orr.w	r0, r0, lr
   86062:	fa21 f102 	lsr.w	r1, r1, r2
   86066:	4414      	add	r4, r2
   86068:	e6c1      	b.n	85dee <__adddf3+0xe6>
   8606a:	bf00      	nop

0008606c <__aeabi_dmul>:
   8606c:	b570      	push	{r4, r5, r6, lr}
   8606e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86072:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   86076:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8607a:	bf1d      	ittte	ne
   8607c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86080:	ea94 0f0c 	teqne	r4, ip
   86084:	ea95 0f0c 	teqne	r5, ip
   86088:	f000 f8de 	bleq	86248 <__aeabi_dmul+0x1dc>
   8608c:	442c      	add	r4, r5
   8608e:	ea81 0603 	eor.w	r6, r1, r3
   86092:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   86096:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8609a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8609e:	bf18      	it	ne
   860a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   860a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   860a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   860ac:	d038      	beq.n	86120 <__aeabi_dmul+0xb4>
   860ae:	fba0 ce02 	umull	ip, lr, r0, r2
   860b2:	f04f 0500 	mov.w	r5, #0
   860b6:	fbe1 e502 	umlal	lr, r5, r1, r2
   860ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   860be:	fbe0 e503 	umlal	lr, r5, r0, r3
   860c2:	f04f 0600 	mov.w	r6, #0
   860c6:	fbe1 5603 	umlal	r5, r6, r1, r3
   860ca:	f09c 0f00 	teq	ip, #0
   860ce:	bf18      	it	ne
   860d0:	f04e 0e01 	orrne.w	lr, lr, #1
   860d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   860d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   860dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   860e0:	d204      	bcs.n	860ec <__aeabi_dmul+0x80>
   860e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   860e6:	416d      	adcs	r5, r5
   860e8:	eb46 0606 	adc.w	r6, r6, r6
   860ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   860f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   860f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   860f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   860fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   86100:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   86104:	bf88      	it	hi
   86106:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8610a:	d81e      	bhi.n	8614a <__aeabi_dmul+0xde>
   8610c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   86110:	bf08      	it	eq
   86112:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   86116:	f150 0000 	adcs.w	r0, r0, #0
   8611a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8611e:	bd70      	pop	{r4, r5, r6, pc}
   86120:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   86124:	ea46 0101 	orr.w	r1, r6, r1
   86128:	ea40 0002 	orr.w	r0, r0, r2
   8612c:	ea81 0103 	eor.w	r1, r1, r3
   86130:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   86134:	bfc2      	ittt	gt
   86136:	ebd4 050c 	rsbsgt	r5, r4, ip
   8613a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8613e:	bd70      	popgt	{r4, r5, r6, pc}
   86140:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86144:	f04f 0e00 	mov.w	lr, #0
   86148:	3c01      	subs	r4, #1
   8614a:	f300 80ab 	bgt.w	862a4 <__aeabi_dmul+0x238>
   8614e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   86152:	bfde      	ittt	le
   86154:	2000      	movle	r0, #0
   86156:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8615a:	bd70      	pople	{r4, r5, r6, pc}
   8615c:	f1c4 0400 	rsb	r4, r4, #0
   86160:	3c20      	subs	r4, #32
   86162:	da35      	bge.n	861d0 <__aeabi_dmul+0x164>
   86164:	340c      	adds	r4, #12
   86166:	dc1b      	bgt.n	861a0 <__aeabi_dmul+0x134>
   86168:	f104 0414 	add.w	r4, r4, #20
   8616c:	f1c4 0520 	rsb	r5, r4, #32
   86170:	fa00 f305 	lsl.w	r3, r0, r5
   86174:	fa20 f004 	lsr.w	r0, r0, r4
   86178:	fa01 f205 	lsl.w	r2, r1, r5
   8617c:	ea40 0002 	orr.w	r0, r0, r2
   86180:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   86184:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86188:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8618c:	fa21 f604 	lsr.w	r6, r1, r4
   86190:	eb42 0106 	adc.w	r1, r2, r6
   86194:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86198:	bf08      	it	eq
   8619a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8619e:	bd70      	pop	{r4, r5, r6, pc}
   861a0:	f1c4 040c 	rsb	r4, r4, #12
   861a4:	f1c4 0520 	rsb	r5, r4, #32
   861a8:	fa00 f304 	lsl.w	r3, r0, r4
   861ac:	fa20 f005 	lsr.w	r0, r0, r5
   861b0:	fa01 f204 	lsl.w	r2, r1, r4
   861b4:	ea40 0002 	orr.w	r0, r0, r2
   861b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   861bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   861c0:	f141 0100 	adc.w	r1, r1, #0
   861c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   861c8:	bf08      	it	eq
   861ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   861ce:	bd70      	pop	{r4, r5, r6, pc}
   861d0:	f1c4 0520 	rsb	r5, r4, #32
   861d4:	fa00 f205 	lsl.w	r2, r0, r5
   861d8:	ea4e 0e02 	orr.w	lr, lr, r2
   861dc:	fa20 f304 	lsr.w	r3, r0, r4
   861e0:	fa01 f205 	lsl.w	r2, r1, r5
   861e4:	ea43 0302 	orr.w	r3, r3, r2
   861e8:	fa21 f004 	lsr.w	r0, r1, r4
   861ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   861f0:	fa21 f204 	lsr.w	r2, r1, r4
   861f4:	ea20 0002 	bic.w	r0, r0, r2
   861f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   861fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86200:	bf08      	it	eq
   86202:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86206:	bd70      	pop	{r4, r5, r6, pc}
   86208:	f094 0f00 	teq	r4, #0
   8620c:	d10f      	bne.n	8622e <__aeabi_dmul+0x1c2>
   8620e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   86212:	0040      	lsls	r0, r0, #1
   86214:	eb41 0101 	adc.w	r1, r1, r1
   86218:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8621c:	bf08      	it	eq
   8621e:	3c01      	subeq	r4, #1
   86220:	d0f7      	beq.n	86212 <__aeabi_dmul+0x1a6>
   86222:	ea41 0106 	orr.w	r1, r1, r6
   86226:	f095 0f00 	teq	r5, #0
   8622a:	bf18      	it	ne
   8622c:	4770      	bxne	lr
   8622e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   86232:	0052      	lsls	r2, r2, #1
   86234:	eb43 0303 	adc.w	r3, r3, r3
   86238:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8623c:	bf08      	it	eq
   8623e:	3d01      	subeq	r5, #1
   86240:	d0f7      	beq.n	86232 <__aeabi_dmul+0x1c6>
   86242:	ea43 0306 	orr.w	r3, r3, r6
   86246:	4770      	bx	lr
   86248:	ea94 0f0c 	teq	r4, ip
   8624c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86250:	bf18      	it	ne
   86252:	ea95 0f0c 	teqne	r5, ip
   86256:	d00c      	beq.n	86272 <__aeabi_dmul+0x206>
   86258:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8625c:	bf18      	it	ne
   8625e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86262:	d1d1      	bne.n	86208 <__aeabi_dmul+0x19c>
   86264:	ea81 0103 	eor.w	r1, r1, r3
   86268:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8626c:	f04f 0000 	mov.w	r0, #0
   86270:	bd70      	pop	{r4, r5, r6, pc}
   86272:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86276:	bf06      	itte	eq
   86278:	4610      	moveq	r0, r2
   8627a:	4619      	moveq	r1, r3
   8627c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86280:	d019      	beq.n	862b6 <__aeabi_dmul+0x24a>
   86282:	ea94 0f0c 	teq	r4, ip
   86286:	d102      	bne.n	8628e <__aeabi_dmul+0x222>
   86288:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8628c:	d113      	bne.n	862b6 <__aeabi_dmul+0x24a>
   8628e:	ea95 0f0c 	teq	r5, ip
   86292:	d105      	bne.n	862a0 <__aeabi_dmul+0x234>
   86294:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   86298:	bf1c      	itt	ne
   8629a:	4610      	movne	r0, r2
   8629c:	4619      	movne	r1, r3
   8629e:	d10a      	bne.n	862b6 <__aeabi_dmul+0x24a>
   862a0:	ea81 0103 	eor.w	r1, r1, r3
   862a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   862a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   862ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   862b0:	f04f 0000 	mov.w	r0, #0
   862b4:	bd70      	pop	{r4, r5, r6, pc}
   862b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   862ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   862be:	bd70      	pop	{r4, r5, r6, pc}

000862c0 <__aeabi_ddiv>:
   862c0:	b570      	push	{r4, r5, r6, lr}
   862c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   862c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   862ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   862ce:	bf1d      	ittte	ne
   862d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   862d4:	ea94 0f0c 	teqne	r4, ip
   862d8:	ea95 0f0c 	teqne	r5, ip
   862dc:	f000 f8a7 	bleq	8642e <__aeabi_ddiv+0x16e>
   862e0:	eba4 0405 	sub.w	r4, r4, r5
   862e4:	ea81 0e03 	eor.w	lr, r1, r3
   862e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   862ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
   862f0:	f000 8088 	beq.w	86404 <__aeabi_ddiv+0x144>
   862f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   862f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   862fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   86300:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   86304:	ea4f 2202 	mov.w	r2, r2, lsl #8
   86308:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8630c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   86310:	ea4f 2600 	mov.w	r6, r0, lsl #8
   86314:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   86318:	429d      	cmp	r5, r3
   8631a:	bf08      	it	eq
   8631c:	4296      	cmpeq	r6, r2
   8631e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   86322:	f504 7440 	add.w	r4, r4, #768	; 0x300
   86326:	d202      	bcs.n	8632e <__aeabi_ddiv+0x6e>
   86328:	085b      	lsrs	r3, r3, #1
   8632a:	ea4f 0232 	mov.w	r2, r2, rrx
   8632e:	1ab6      	subs	r6, r6, r2
   86330:	eb65 0503 	sbc.w	r5, r5, r3
   86334:	085b      	lsrs	r3, r3, #1
   86336:	ea4f 0232 	mov.w	r2, r2, rrx
   8633a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8633e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   86342:	ebb6 0e02 	subs.w	lr, r6, r2
   86346:	eb75 0e03 	sbcs.w	lr, r5, r3
   8634a:	bf22      	ittt	cs
   8634c:	1ab6      	subcs	r6, r6, r2
   8634e:	4675      	movcs	r5, lr
   86350:	ea40 000c 	orrcs.w	r0, r0, ip
   86354:	085b      	lsrs	r3, r3, #1
   86356:	ea4f 0232 	mov.w	r2, r2, rrx
   8635a:	ebb6 0e02 	subs.w	lr, r6, r2
   8635e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86362:	bf22      	ittt	cs
   86364:	1ab6      	subcs	r6, r6, r2
   86366:	4675      	movcs	r5, lr
   86368:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8636c:	085b      	lsrs	r3, r3, #1
   8636e:	ea4f 0232 	mov.w	r2, r2, rrx
   86372:	ebb6 0e02 	subs.w	lr, r6, r2
   86376:	eb75 0e03 	sbcs.w	lr, r5, r3
   8637a:	bf22      	ittt	cs
   8637c:	1ab6      	subcs	r6, r6, r2
   8637e:	4675      	movcs	r5, lr
   86380:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86384:	085b      	lsrs	r3, r3, #1
   86386:	ea4f 0232 	mov.w	r2, r2, rrx
   8638a:	ebb6 0e02 	subs.w	lr, r6, r2
   8638e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86392:	bf22      	ittt	cs
   86394:	1ab6      	subcs	r6, r6, r2
   86396:	4675      	movcs	r5, lr
   86398:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8639c:	ea55 0e06 	orrs.w	lr, r5, r6
   863a0:	d018      	beq.n	863d4 <__aeabi_ddiv+0x114>
   863a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   863a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   863aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
   863ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   863b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   863b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   863ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   863be:	d1c0      	bne.n	86342 <__aeabi_ddiv+0x82>
   863c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   863c4:	d10b      	bne.n	863de <__aeabi_ddiv+0x11e>
   863c6:	ea41 0100 	orr.w	r1, r1, r0
   863ca:	f04f 0000 	mov.w	r0, #0
   863ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   863d2:	e7b6      	b.n	86342 <__aeabi_ddiv+0x82>
   863d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   863d8:	bf04      	itt	eq
   863da:	4301      	orreq	r1, r0
   863dc:	2000      	moveq	r0, #0
   863de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   863e2:	bf88      	it	hi
   863e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   863e8:	f63f aeaf 	bhi.w	8614a <__aeabi_dmul+0xde>
   863ec:	ebb5 0c03 	subs.w	ip, r5, r3
   863f0:	bf04      	itt	eq
   863f2:	ebb6 0c02 	subseq.w	ip, r6, r2
   863f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   863fa:	f150 0000 	adcs.w	r0, r0, #0
   863fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86402:	bd70      	pop	{r4, r5, r6, pc}
   86404:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   86408:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8640c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   86410:	bfc2      	ittt	gt
   86412:	ebd4 050c 	rsbsgt	r5, r4, ip
   86416:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8641a:	bd70      	popgt	{r4, r5, r6, pc}
   8641c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86420:	f04f 0e00 	mov.w	lr, #0
   86424:	3c01      	subs	r4, #1
   86426:	e690      	b.n	8614a <__aeabi_dmul+0xde>
   86428:	ea45 0e06 	orr.w	lr, r5, r6
   8642c:	e68d      	b.n	8614a <__aeabi_dmul+0xde>
   8642e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86432:	ea94 0f0c 	teq	r4, ip
   86436:	bf08      	it	eq
   86438:	ea95 0f0c 	teqeq	r5, ip
   8643c:	f43f af3b 	beq.w	862b6 <__aeabi_dmul+0x24a>
   86440:	ea94 0f0c 	teq	r4, ip
   86444:	d10a      	bne.n	8645c <__aeabi_ddiv+0x19c>
   86446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8644a:	f47f af34 	bne.w	862b6 <__aeabi_dmul+0x24a>
   8644e:	ea95 0f0c 	teq	r5, ip
   86452:	f47f af25 	bne.w	862a0 <__aeabi_dmul+0x234>
   86456:	4610      	mov	r0, r2
   86458:	4619      	mov	r1, r3
   8645a:	e72c      	b.n	862b6 <__aeabi_dmul+0x24a>
   8645c:	ea95 0f0c 	teq	r5, ip
   86460:	d106      	bne.n	86470 <__aeabi_ddiv+0x1b0>
   86462:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86466:	f43f aefd 	beq.w	86264 <__aeabi_dmul+0x1f8>
   8646a:	4610      	mov	r0, r2
   8646c:	4619      	mov	r1, r3
   8646e:	e722      	b.n	862b6 <__aeabi_dmul+0x24a>
   86470:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86474:	bf18      	it	ne
   86476:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8647a:	f47f aec5 	bne.w	86208 <__aeabi_dmul+0x19c>
   8647e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   86482:	f47f af0d 	bne.w	862a0 <__aeabi_dmul+0x234>
   86486:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8648a:	f47f aeeb 	bne.w	86264 <__aeabi_dmul+0x1f8>
   8648e:	e712      	b.n	862b6 <__aeabi_dmul+0x24a>

00086490 <__gedf2>:
   86490:	f04f 3cff 	mov.w	ip, #4294967295
   86494:	e006      	b.n	864a4 <__cmpdf2+0x4>
   86496:	bf00      	nop

00086498 <__ledf2>:
   86498:	f04f 0c01 	mov.w	ip, #1
   8649c:	e002      	b.n	864a4 <__cmpdf2+0x4>
   8649e:	bf00      	nop

000864a0 <__cmpdf2>:
   864a0:	f04f 0c01 	mov.w	ip, #1
   864a4:	f84d cd04 	str.w	ip, [sp, #-4]!
   864a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   864ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   864b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   864b4:	bf18      	it	ne
   864b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   864ba:	d01b      	beq.n	864f4 <__cmpdf2+0x54>
   864bc:	b001      	add	sp, #4
   864be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   864c2:	bf0c      	ite	eq
   864c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   864c8:	ea91 0f03 	teqne	r1, r3
   864cc:	bf02      	ittt	eq
   864ce:	ea90 0f02 	teqeq	r0, r2
   864d2:	2000      	moveq	r0, #0
   864d4:	4770      	bxeq	lr
   864d6:	f110 0f00 	cmn.w	r0, #0
   864da:	ea91 0f03 	teq	r1, r3
   864de:	bf58      	it	pl
   864e0:	4299      	cmppl	r1, r3
   864e2:	bf08      	it	eq
   864e4:	4290      	cmpeq	r0, r2
   864e6:	bf2c      	ite	cs
   864e8:	17d8      	asrcs	r0, r3, #31
   864ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   864ee:	f040 0001 	orr.w	r0, r0, #1
   864f2:	4770      	bx	lr
   864f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   864f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   864fc:	d102      	bne.n	86504 <__cmpdf2+0x64>
   864fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   86502:	d107      	bne.n	86514 <__cmpdf2+0x74>
   86504:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   86508:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8650c:	d1d6      	bne.n	864bc <__cmpdf2+0x1c>
   8650e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   86512:	d0d3      	beq.n	864bc <__cmpdf2+0x1c>
   86514:	f85d 0b04 	ldr.w	r0, [sp], #4
   86518:	4770      	bx	lr
   8651a:	bf00      	nop

0008651c <__aeabi_cdrcmple>:
   8651c:	4684      	mov	ip, r0
   8651e:	4610      	mov	r0, r2
   86520:	4662      	mov	r2, ip
   86522:	468c      	mov	ip, r1
   86524:	4619      	mov	r1, r3
   86526:	4663      	mov	r3, ip
   86528:	e000      	b.n	8652c <__aeabi_cdcmpeq>
   8652a:	bf00      	nop

0008652c <__aeabi_cdcmpeq>:
   8652c:	b501      	push	{r0, lr}
   8652e:	f7ff ffb7 	bl	864a0 <__cmpdf2>
   86532:	2800      	cmp	r0, #0
   86534:	bf48      	it	mi
   86536:	f110 0f00 	cmnmi.w	r0, #0
   8653a:	bd01      	pop	{r0, pc}

0008653c <__aeabi_dcmpeq>:
   8653c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86540:	f7ff fff4 	bl	8652c <__aeabi_cdcmpeq>
   86544:	bf0c      	ite	eq
   86546:	2001      	moveq	r0, #1
   86548:	2000      	movne	r0, #0
   8654a:	f85d fb08 	ldr.w	pc, [sp], #8
   8654e:	bf00      	nop

00086550 <__aeabi_dcmplt>:
   86550:	f84d ed08 	str.w	lr, [sp, #-8]!
   86554:	f7ff ffea 	bl	8652c <__aeabi_cdcmpeq>
   86558:	bf34      	ite	cc
   8655a:	2001      	movcc	r0, #1
   8655c:	2000      	movcs	r0, #0
   8655e:	f85d fb08 	ldr.w	pc, [sp], #8
   86562:	bf00      	nop

00086564 <__aeabi_dcmple>:
   86564:	f84d ed08 	str.w	lr, [sp, #-8]!
   86568:	f7ff ffe0 	bl	8652c <__aeabi_cdcmpeq>
   8656c:	bf94      	ite	ls
   8656e:	2001      	movls	r0, #1
   86570:	2000      	movhi	r0, #0
   86572:	f85d fb08 	ldr.w	pc, [sp], #8
   86576:	bf00      	nop

00086578 <__aeabi_dcmpge>:
   86578:	f84d ed08 	str.w	lr, [sp, #-8]!
   8657c:	f7ff ffce 	bl	8651c <__aeabi_cdrcmple>
   86580:	bf94      	ite	ls
   86582:	2001      	movls	r0, #1
   86584:	2000      	movhi	r0, #0
   86586:	f85d fb08 	ldr.w	pc, [sp], #8
   8658a:	bf00      	nop

0008658c <__aeabi_dcmpgt>:
   8658c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86590:	f7ff ffc4 	bl	8651c <__aeabi_cdrcmple>
   86594:	bf34      	ite	cc
   86596:	2001      	movcc	r0, #1
   86598:	2000      	movcs	r0, #0
   8659a:	f85d fb08 	ldr.w	pc, [sp], #8
   8659e:	bf00      	nop

000865a0 <__aeabi_d2iz>:
   865a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
   865a4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   865a8:	d215      	bcs.n	865d6 <__aeabi_d2iz+0x36>
   865aa:	d511      	bpl.n	865d0 <__aeabi_d2iz+0x30>
   865ac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   865b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   865b4:	d912      	bls.n	865dc <__aeabi_d2iz+0x3c>
   865b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   865ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   865be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   865c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   865c6:	fa23 f002 	lsr.w	r0, r3, r2
   865ca:	bf18      	it	ne
   865cc:	4240      	negne	r0, r0
   865ce:	4770      	bx	lr
   865d0:	f04f 0000 	mov.w	r0, #0
   865d4:	4770      	bx	lr
   865d6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   865da:	d105      	bne.n	865e8 <__aeabi_d2iz+0x48>
   865dc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   865e0:	bf08      	it	eq
   865e2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   865e6:	4770      	bx	lr
   865e8:	f04f 0000 	mov.w	r0, #0
   865ec:	4770      	bx	lr
   865ee:	bf00      	nop

000865f0 <__aeabi_d2uiz>:
   865f0:	004a      	lsls	r2, r1, #1
   865f2:	d211      	bcs.n	86618 <__aeabi_d2uiz+0x28>
   865f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   865f8:	d211      	bcs.n	8661e <__aeabi_d2uiz+0x2e>
   865fa:	d50d      	bpl.n	86618 <__aeabi_d2uiz+0x28>
   865fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   86600:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   86604:	d40e      	bmi.n	86624 <__aeabi_d2uiz+0x34>
   86606:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8660a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8660e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   86612:	fa23 f002 	lsr.w	r0, r3, r2
   86616:	4770      	bx	lr
   86618:	f04f 0000 	mov.w	r0, #0
   8661c:	4770      	bx	lr
   8661e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   86622:	d102      	bne.n	8662a <__aeabi_d2uiz+0x3a>
   86624:	f04f 30ff 	mov.w	r0, #4294967295
   86628:	4770      	bx	lr
   8662a:	f04f 0000 	mov.w	r0, #0
   8662e:	4770      	bx	lr

00086630 <__aeabi_uldivmod>:
   86630:	b94b      	cbnz	r3, 86646 <__aeabi_uldivmod+0x16>
   86632:	b942      	cbnz	r2, 86646 <__aeabi_uldivmod+0x16>
   86634:	2900      	cmp	r1, #0
   86636:	bf08      	it	eq
   86638:	2800      	cmpeq	r0, #0
   8663a:	d002      	beq.n	86642 <__aeabi_uldivmod+0x12>
   8663c:	f04f 31ff 	mov.w	r1, #4294967295
   86640:	4608      	mov	r0, r1
   86642:	f000 b83b 	b.w	866bc <__aeabi_idiv0>
   86646:	b082      	sub	sp, #8
   86648:	46ec      	mov	ip, sp
   8664a:	e92d 5000 	stmdb	sp!, {ip, lr}
   8664e:	f000 f81d 	bl	8668c <__gnu_uldivmod_helper>
   86652:	f8dd e004 	ldr.w	lr, [sp, #4]
   86656:	b002      	add	sp, #8
   86658:	bc0c      	pop	{r2, r3}
   8665a:	4770      	bx	lr

0008665c <__gnu_ldivmod_helper>:
   8665c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86660:	9e08      	ldr	r6, [sp, #32]
   86662:	4614      	mov	r4, r2
   86664:	461d      	mov	r5, r3
   86666:	4680      	mov	r8, r0
   86668:	4689      	mov	r9, r1
   8666a:	f000 f829 	bl	866c0 <__divdi3>
   8666e:	fb04 f301 	mul.w	r3, r4, r1
   86672:	fba4 ab00 	umull	sl, fp, r4, r0
   86676:	fb00 3205 	mla	r2, r0, r5, r3
   8667a:	4493      	add	fp, r2
   8667c:	ebb8 080a 	subs.w	r8, r8, sl
   86680:	eb69 090b 	sbc.w	r9, r9, fp
   86684:	e9c6 8900 	strd	r8, r9, [r6]
   86688:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008668c <__gnu_uldivmod_helper>:
   8668c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86690:	9e08      	ldr	r6, [sp, #32]
   86692:	4614      	mov	r4, r2
   86694:	461d      	mov	r5, r3
   86696:	4680      	mov	r8, r0
   86698:	4689      	mov	r9, r1
   8669a:	f000 f961 	bl	86960 <__udivdi3>
   8669e:	fb00 f505 	mul.w	r5, r0, r5
   866a2:	fba0 ab04 	umull	sl, fp, r0, r4
   866a6:	fb04 5401 	mla	r4, r4, r1, r5
   866aa:	44a3      	add	fp, r4
   866ac:	ebb8 080a 	subs.w	r8, r8, sl
   866b0:	eb69 090b 	sbc.w	r9, r9, fp
   866b4:	e9c6 8900 	strd	r8, r9, [r6]
   866b8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000866bc <__aeabi_idiv0>:
   866bc:	4770      	bx	lr
   866be:	bf00      	nop

000866c0 <__divdi3>:
   866c0:	2900      	cmp	r1, #0
   866c2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866c6:	f2c0 80a1 	blt.w	8680c <__divdi3+0x14c>
   866ca:	2400      	movs	r4, #0
   866cc:	2b00      	cmp	r3, #0
   866ce:	f2c0 8098 	blt.w	86802 <__divdi3+0x142>
   866d2:	4615      	mov	r5, r2
   866d4:	4606      	mov	r6, r0
   866d6:	460f      	mov	r7, r1
   866d8:	2b00      	cmp	r3, #0
   866da:	d13f      	bne.n	8675c <__divdi3+0x9c>
   866dc:	428a      	cmp	r2, r1
   866de:	d958      	bls.n	86792 <__divdi3+0xd2>
   866e0:	fab2 f382 	clz	r3, r2
   866e4:	b14b      	cbz	r3, 866fa <__divdi3+0x3a>
   866e6:	f1c3 0220 	rsb	r2, r3, #32
   866ea:	fa01 f703 	lsl.w	r7, r1, r3
   866ee:	fa20 f202 	lsr.w	r2, r0, r2
   866f2:	409d      	lsls	r5, r3
   866f4:	fa00 f603 	lsl.w	r6, r0, r3
   866f8:	4317      	orrs	r7, r2
   866fa:	0c29      	lsrs	r1, r5, #16
   866fc:	fbb7 f2f1 	udiv	r2, r7, r1
   86700:	fb01 7712 	mls	r7, r1, r2, r7
   86704:	b2a8      	uxth	r0, r5
   86706:	fb00 f302 	mul.w	r3, r0, r2
   8670a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8670e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   86712:	42bb      	cmp	r3, r7
   86714:	d909      	bls.n	8672a <__divdi3+0x6a>
   86716:	197f      	adds	r7, r7, r5
   86718:	f102 3cff 	add.w	ip, r2, #4294967295
   8671c:	f080 8105 	bcs.w	8692a <__divdi3+0x26a>
   86720:	42bb      	cmp	r3, r7
   86722:	f240 8102 	bls.w	8692a <__divdi3+0x26a>
   86726:	3a02      	subs	r2, #2
   86728:	442f      	add	r7, r5
   8672a:	1aff      	subs	r7, r7, r3
   8672c:	fbb7 f3f1 	udiv	r3, r7, r1
   86730:	fb01 7113 	mls	r1, r1, r3, r7
   86734:	fb00 f003 	mul.w	r0, r0, r3
   86738:	b2b6      	uxth	r6, r6
   8673a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8673e:	4288      	cmp	r0, r1
   86740:	d908      	bls.n	86754 <__divdi3+0x94>
   86742:	1949      	adds	r1, r1, r5
   86744:	f103 37ff 	add.w	r7, r3, #4294967295
   86748:	f080 80f1 	bcs.w	8692e <__divdi3+0x26e>
   8674c:	4288      	cmp	r0, r1
   8674e:	f240 80ee 	bls.w	8692e <__divdi3+0x26e>
   86752:	3b02      	subs	r3, #2
   86754:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86758:	2300      	movs	r3, #0
   8675a:	e003      	b.n	86764 <__divdi3+0xa4>
   8675c:	428b      	cmp	r3, r1
   8675e:	d90a      	bls.n	86776 <__divdi3+0xb6>
   86760:	2300      	movs	r3, #0
   86762:	461a      	mov	r2, r3
   86764:	4610      	mov	r0, r2
   86766:	4619      	mov	r1, r3
   86768:	b114      	cbz	r4, 86770 <__divdi3+0xb0>
   8676a:	4240      	negs	r0, r0
   8676c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86770:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86774:	4770      	bx	lr
   86776:	fab3 f883 	clz	r8, r3
   8677a:	f1b8 0f00 	cmp.w	r8, #0
   8677e:	f040 8088 	bne.w	86892 <__divdi3+0x1d2>
   86782:	428b      	cmp	r3, r1
   86784:	d302      	bcc.n	8678c <__divdi3+0xcc>
   86786:	4282      	cmp	r2, r0
   86788:	f200 80e2 	bhi.w	86950 <__divdi3+0x290>
   8678c:	2300      	movs	r3, #0
   8678e:	2201      	movs	r2, #1
   86790:	e7e8      	b.n	86764 <__divdi3+0xa4>
   86792:	b912      	cbnz	r2, 8679a <__divdi3+0xda>
   86794:	2301      	movs	r3, #1
   86796:	fbb3 f5f2 	udiv	r5, r3, r2
   8679a:	fab5 f285 	clz	r2, r5
   8679e:	2a00      	cmp	r2, #0
   867a0:	d13a      	bne.n	86818 <__divdi3+0x158>
   867a2:	1b7f      	subs	r7, r7, r5
   867a4:	0c28      	lsrs	r0, r5, #16
   867a6:	fa1f fc85 	uxth.w	ip, r5
   867aa:	2301      	movs	r3, #1
   867ac:	fbb7 f1f0 	udiv	r1, r7, r0
   867b0:	fb00 7711 	mls	r7, r0, r1, r7
   867b4:	fb0c f201 	mul.w	r2, ip, r1
   867b8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   867bc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   867c0:	42ba      	cmp	r2, r7
   867c2:	d907      	bls.n	867d4 <__divdi3+0x114>
   867c4:	197f      	adds	r7, r7, r5
   867c6:	f101 38ff 	add.w	r8, r1, #4294967295
   867ca:	d202      	bcs.n	867d2 <__divdi3+0x112>
   867cc:	42ba      	cmp	r2, r7
   867ce:	f200 80c4 	bhi.w	8695a <__divdi3+0x29a>
   867d2:	4641      	mov	r1, r8
   867d4:	1abf      	subs	r7, r7, r2
   867d6:	fbb7 f2f0 	udiv	r2, r7, r0
   867da:	fb00 7012 	mls	r0, r0, r2, r7
   867de:	fb0c fc02 	mul.w	ip, ip, r2
   867e2:	b2b6      	uxth	r6, r6
   867e4:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   867e8:	4584      	cmp	ip, r0
   867ea:	d907      	bls.n	867fc <__divdi3+0x13c>
   867ec:	1940      	adds	r0, r0, r5
   867ee:	f102 37ff 	add.w	r7, r2, #4294967295
   867f2:	d202      	bcs.n	867fa <__divdi3+0x13a>
   867f4:	4584      	cmp	ip, r0
   867f6:	f200 80ae 	bhi.w	86956 <__divdi3+0x296>
   867fa:	463a      	mov	r2, r7
   867fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   86800:	e7b0      	b.n	86764 <__divdi3+0xa4>
   86802:	43e4      	mvns	r4, r4
   86804:	4252      	negs	r2, r2
   86806:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8680a:	e762      	b.n	866d2 <__divdi3+0x12>
   8680c:	4240      	negs	r0, r0
   8680e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86812:	f04f 34ff 	mov.w	r4, #4294967295
   86816:	e759      	b.n	866cc <__divdi3+0xc>
   86818:	4095      	lsls	r5, r2
   8681a:	f1c2 0920 	rsb	r9, r2, #32
   8681e:	fa27 f109 	lsr.w	r1, r7, r9
   86822:	fa26 f909 	lsr.w	r9, r6, r9
   86826:	4097      	lsls	r7, r2
   86828:	0c28      	lsrs	r0, r5, #16
   8682a:	fbb1 f8f0 	udiv	r8, r1, r0
   8682e:	fb00 1118 	mls	r1, r0, r8, r1
   86832:	fa1f fc85 	uxth.w	ip, r5
   86836:	fb0c f308 	mul.w	r3, ip, r8
   8683a:	ea49 0907 	orr.w	r9, r9, r7
   8683e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   86842:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   86846:	428b      	cmp	r3, r1
   86848:	fa06 f602 	lsl.w	r6, r6, r2
   8684c:	d908      	bls.n	86860 <__divdi3+0x1a0>
   8684e:	1949      	adds	r1, r1, r5
   86850:	f108 32ff 	add.w	r2, r8, #4294967295
   86854:	d27a      	bcs.n	8694c <__divdi3+0x28c>
   86856:	428b      	cmp	r3, r1
   86858:	d978      	bls.n	8694c <__divdi3+0x28c>
   8685a:	f1a8 0802 	sub.w	r8, r8, #2
   8685e:	4429      	add	r1, r5
   86860:	1ac9      	subs	r1, r1, r3
   86862:	fbb1 f3f0 	udiv	r3, r1, r0
   86866:	fb00 1713 	mls	r7, r0, r3, r1
   8686a:	fb0c f203 	mul.w	r2, ip, r3
   8686e:	fa1f f989 	uxth.w	r9, r9
   86872:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   86876:	42ba      	cmp	r2, r7
   86878:	d907      	bls.n	8688a <__divdi3+0x1ca>
   8687a:	197f      	adds	r7, r7, r5
   8687c:	f103 31ff 	add.w	r1, r3, #4294967295
   86880:	d260      	bcs.n	86944 <__divdi3+0x284>
   86882:	42ba      	cmp	r2, r7
   86884:	d95e      	bls.n	86944 <__divdi3+0x284>
   86886:	3b02      	subs	r3, #2
   86888:	442f      	add	r7, r5
   8688a:	1abf      	subs	r7, r7, r2
   8688c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86890:	e78c      	b.n	867ac <__divdi3+0xec>
   86892:	f1c8 0220 	rsb	r2, r8, #32
   86896:	fa25 f102 	lsr.w	r1, r5, r2
   8689a:	fa03 fc08 	lsl.w	ip, r3, r8
   8689e:	fa27 f302 	lsr.w	r3, r7, r2
   868a2:	fa20 f202 	lsr.w	r2, r0, r2
   868a6:	fa07 f708 	lsl.w	r7, r7, r8
   868aa:	ea41 0c0c 	orr.w	ip, r1, ip
   868ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
   868b2:	fbb3 f1f9 	udiv	r1, r3, r9
   868b6:	fb09 3311 	mls	r3, r9, r1, r3
   868ba:	fa1f fa8c 	uxth.w	sl, ip
   868be:	fb0a fb01 	mul.w	fp, sl, r1
   868c2:	4317      	orrs	r7, r2
   868c4:	0c3a      	lsrs	r2, r7, #16
   868c6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   868ca:	459b      	cmp	fp, r3
   868cc:	fa05 f008 	lsl.w	r0, r5, r8
   868d0:	d908      	bls.n	868e4 <__divdi3+0x224>
   868d2:	eb13 030c 	adds.w	r3, r3, ip
   868d6:	f101 32ff 	add.w	r2, r1, #4294967295
   868da:	d235      	bcs.n	86948 <__divdi3+0x288>
   868dc:	459b      	cmp	fp, r3
   868de:	d933      	bls.n	86948 <__divdi3+0x288>
   868e0:	3902      	subs	r1, #2
   868e2:	4463      	add	r3, ip
   868e4:	ebcb 0303 	rsb	r3, fp, r3
   868e8:	fbb3 f2f9 	udiv	r2, r3, r9
   868ec:	fb09 3312 	mls	r3, r9, r2, r3
   868f0:	fb0a fa02 	mul.w	sl, sl, r2
   868f4:	b2bf      	uxth	r7, r7
   868f6:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   868fa:	45ba      	cmp	sl, r7
   868fc:	d908      	bls.n	86910 <__divdi3+0x250>
   868fe:	eb17 070c 	adds.w	r7, r7, ip
   86902:	f102 33ff 	add.w	r3, r2, #4294967295
   86906:	d21b      	bcs.n	86940 <__divdi3+0x280>
   86908:	45ba      	cmp	sl, r7
   8690a:	d919      	bls.n	86940 <__divdi3+0x280>
   8690c:	3a02      	subs	r2, #2
   8690e:	4467      	add	r7, ip
   86910:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   86914:	fba5 0100 	umull	r0, r1, r5, r0
   86918:	ebca 0707 	rsb	r7, sl, r7
   8691c:	428f      	cmp	r7, r1
   8691e:	f04f 0300 	mov.w	r3, #0
   86922:	d30a      	bcc.n	8693a <__divdi3+0x27a>
   86924:	d005      	beq.n	86932 <__divdi3+0x272>
   86926:	462a      	mov	r2, r5
   86928:	e71c      	b.n	86764 <__divdi3+0xa4>
   8692a:	4662      	mov	r2, ip
   8692c:	e6fd      	b.n	8672a <__divdi3+0x6a>
   8692e:	463b      	mov	r3, r7
   86930:	e710      	b.n	86754 <__divdi3+0x94>
   86932:	fa06 f608 	lsl.w	r6, r6, r8
   86936:	4286      	cmp	r6, r0
   86938:	d2f5      	bcs.n	86926 <__divdi3+0x266>
   8693a:	1e6a      	subs	r2, r5, #1
   8693c:	2300      	movs	r3, #0
   8693e:	e711      	b.n	86764 <__divdi3+0xa4>
   86940:	461a      	mov	r2, r3
   86942:	e7e5      	b.n	86910 <__divdi3+0x250>
   86944:	460b      	mov	r3, r1
   86946:	e7a0      	b.n	8688a <__divdi3+0x1ca>
   86948:	4611      	mov	r1, r2
   8694a:	e7cb      	b.n	868e4 <__divdi3+0x224>
   8694c:	4690      	mov	r8, r2
   8694e:	e787      	b.n	86860 <__divdi3+0x1a0>
   86950:	4643      	mov	r3, r8
   86952:	4642      	mov	r2, r8
   86954:	e706      	b.n	86764 <__divdi3+0xa4>
   86956:	3a02      	subs	r2, #2
   86958:	e750      	b.n	867fc <__divdi3+0x13c>
   8695a:	3902      	subs	r1, #2
   8695c:	442f      	add	r7, r5
   8695e:	e739      	b.n	867d4 <__divdi3+0x114>

00086960 <__udivdi3>:
   86960:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86964:	4614      	mov	r4, r2
   86966:	4605      	mov	r5, r0
   86968:	460e      	mov	r6, r1
   8696a:	2b00      	cmp	r3, #0
   8696c:	d143      	bne.n	869f6 <__udivdi3+0x96>
   8696e:	428a      	cmp	r2, r1
   86970:	d953      	bls.n	86a1a <__udivdi3+0xba>
   86972:	fab2 f782 	clz	r7, r2
   86976:	b157      	cbz	r7, 8698e <__udivdi3+0x2e>
   86978:	f1c7 0620 	rsb	r6, r7, #32
   8697c:	fa20 f606 	lsr.w	r6, r0, r6
   86980:	fa01 f307 	lsl.w	r3, r1, r7
   86984:	fa02 f407 	lsl.w	r4, r2, r7
   86988:	fa00 f507 	lsl.w	r5, r0, r7
   8698c:	431e      	orrs	r6, r3
   8698e:	0c21      	lsrs	r1, r4, #16
   86990:	fbb6 f2f1 	udiv	r2, r6, r1
   86994:	fb01 6612 	mls	r6, r1, r2, r6
   86998:	b2a0      	uxth	r0, r4
   8699a:	fb00 f302 	mul.w	r3, r0, r2
   8699e:	0c2f      	lsrs	r7, r5, #16
   869a0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   869a4:	42b3      	cmp	r3, r6
   869a6:	d909      	bls.n	869bc <__udivdi3+0x5c>
   869a8:	1936      	adds	r6, r6, r4
   869aa:	f102 37ff 	add.w	r7, r2, #4294967295
   869ae:	f080 80fd 	bcs.w	86bac <__udivdi3+0x24c>
   869b2:	42b3      	cmp	r3, r6
   869b4:	f240 80fa 	bls.w	86bac <__udivdi3+0x24c>
   869b8:	3a02      	subs	r2, #2
   869ba:	4426      	add	r6, r4
   869bc:	1af6      	subs	r6, r6, r3
   869be:	fbb6 f3f1 	udiv	r3, r6, r1
   869c2:	fb01 6113 	mls	r1, r1, r3, r6
   869c6:	fb00 f003 	mul.w	r0, r0, r3
   869ca:	b2ad      	uxth	r5, r5
   869cc:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   869d0:	4288      	cmp	r0, r1
   869d2:	d908      	bls.n	869e6 <__udivdi3+0x86>
   869d4:	1909      	adds	r1, r1, r4
   869d6:	f103 36ff 	add.w	r6, r3, #4294967295
   869da:	f080 80e9 	bcs.w	86bb0 <__udivdi3+0x250>
   869de:	4288      	cmp	r0, r1
   869e0:	f240 80e6 	bls.w	86bb0 <__udivdi3+0x250>
   869e4:	3b02      	subs	r3, #2
   869e6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   869ea:	2300      	movs	r3, #0
   869ec:	4610      	mov	r0, r2
   869ee:	4619      	mov	r1, r3
   869f0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   869f4:	4770      	bx	lr
   869f6:	428b      	cmp	r3, r1
   869f8:	d84c      	bhi.n	86a94 <__udivdi3+0x134>
   869fa:	fab3 f683 	clz	r6, r3
   869fe:	2e00      	cmp	r6, #0
   86a00:	d14f      	bne.n	86aa2 <__udivdi3+0x142>
   86a02:	428b      	cmp	r3, r1
   86a04:	d302      	bcc.n	86a0c <__udivdi3+0xac>
   86a06:	4282      	cmp	r2, r0
   86a08:	f200 80dd 	bhi.w	86bc6 <__udivdi3+0x266>
   86a0c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86a10:	2300      	movs	r3, #0
   86a12:	2201      	movs	r2, #1
   86a14:	4610      	mov	r0, r2
   86a16:	4619      	mov	r1, r3
   86a18:	4770      	bx	lr
   86a1a:	b912      	cbnz	r2, 86a22 <__udivdi3+0xc2>
   86a1c:	2401      	movs	r4, #1
   86a1e:	fbb4 f4f2 	udiv	r4, r4, r2
   86a22:	fab4 f284 	clz	r2, r4
   86a26:	2a00      	cmp	r2, #0
   86a28:	f040 8082 	bne.w	86b30 <__udivdi3+0x1d0>
   86a2c:	1b09      	subs	r1, r1, r4
   86a2e:	0c26      	lsrs	r6, r4, #16
   86a30:	b2a7      	uxth	r7, r4
   86a32:	2301      	movs	r3, #1
   86a34:	fbb1 f0f6 	udiv	r0, r1, r6
   86a38:	fb06 1110 	mls	r1, r6, r0, r1
   86a3c:	fb07 f200 	mul.w	r2, r7, r0
   86a40:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86a44:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86a48:	428a      	cmp	r2, r1
   86a4a:	d907      	bls.n	86a5c <__udivdi3+0xfc>
   86a4c:	1909      	adds	r1, r1, r4
   86a4e:	f100 3cff 	add.w	ip, r0, #4294967295
   86a52:	d202      	bcs.n	86a5a <__udivdi3+0xfa>
   86a54:	428a      	cmp	r2, r1
   86a56:	f200 80c8 	bhi.w	86bea <__udivdi3+0x28a>
   86a5a:	4660      	mov	r0, ip
   86a5c:	1a89      	subs	r1, r1, r2
   86a5e:	fbb1 f2f6 	udiv	r2, r1, r6
   86a62:	fb06 1112 	mls	r1, r6, r2, r1
   86a66:	fb07 f702 	mul.w	r7, r7, r2
   86a6a:	b2ad      	uxth	r5, r5
   86a6c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86a70:	42af      	cmp	r7, r5
   86a72:	d908      	bls.n	86a86 <__udivdi3+0x126>
   86a74:	192c      	adds	r4, r5, r4
   86a76:	f102 31ff 	add.w	r1, r2, #4294967295
   86a7a:	f080 809b 	bcs.w	86bb4 <__udivdi3+0x254>
   86a7e:	42a7      	cmp	r7, r4
   86a80:	f240 8098 	bls.w	86bb4 <__udivdi3+0x254>
   86a84:	3a02      	subs	r2, #2
   86a86:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86a8a:	4610      	mov	r0, r2
   86a8c:	4619      	mov	r1, r3
   86a8e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86a92:	4770      	bx	lr
   86a94:	2300      	movs	r3, #0
   86a96:	461a      	mov	r2, r3
   86a98:	4610      	mov	r0, r2
   86a9a:	4619      	mov	r1, r3
   86a9c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86aa0:	4770      	bx	lr
   86aa2:	f1c6 0520 	rsb	r5, r6, #32
   86aa6:	fa22 f705 	lsr.w	r7, r2, r5
   86aaa:	fa03 f406 	lsl.w	r4, r3, r6
   86aae:	fa21 f305 	lsr.w	r3, r1, r5
   86ab2:	fa01 fb06 	lsl.w	fp, r1, r6
   86ab6:	fa20 f505 	lsr.w	r5, r0, r5
   86aba:	433c      	orrs	r4, r7
   86abc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86ac0:	fbb3 fcf8 	udiv	ip, r3, r8
   86ac4:	fb08 331c 	mls	r3, r8, ip, r3
   86ac8:	fa1f f984 	uxth.w	r9, r4
   86acc:	fb09 fa0c 	mul.w	sl, r9, ip
   86ad0:	ea45 0b0b 	orr.w	fp, r5, fp
   86ad4:	ea4f 451b 	mov.w	r5, fp, lsr #16
   86ad8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   86adc:	459a      	cmp	sl, r3
   86ade:	fa02 f206 	lsl.w	r2, r2, r6
   86ae2:	d904      	bls.n	86aee <__udivdi3+0x18e>
   86ae4:	191b      	adds	r3, r3, r4
   86ae6:	f10c 35ff 	add.w	r5, ip, #4294967295
   86aea:	d36f      	bcc.n	86bcc <__udivdi3+0x26c>
   86aec:	46ac      	mov	ip, r5
   86aee:	ebca 0303 	rsb	r3, sl, r3
   86af2:	fbb3 f5f8 	udiv	r5, r3, r8
   86af6:	fb08 3315 	mls	r3, r8, r5, r3
   86afa:	fb09 f905 	mul.w	r9, r9, r5
   86afe:	fa1f fb8b 	uxth.w	fp, fp
   86b02:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   86b06:	45b9      	cmp	r9, r7
   86b08:	d904      	bls.n	86b14 <__udivdi3+0x1b4>
   86b0a:	193f      	adds	r7, r7, r4
   86b0c:	f105 33ff 	add.w	r3, r5, #4294967295
   86b10:	d362      	bcc.n	86bd8 <__udivdi3+0x278>
   86b12:	461d      	mov	r5, r3
   86b14:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   86b18:	fbac 2302 	umull	r2, r3, ip, r2
   86b1c:	ebc9 0707 	rsb	r7, r9, r7
   86b20:	429f      	cmp	r7, r3
   86b22:	f04f 0500 	mov.w	r5, #0
   86b26:	d34a      	bcc.n	86bbe <__udivdi3+0x25e>
   86b28:	d046      	beq.n	86bb8 <__udivdi3+0x258>
   86b2a:	4662      	mov	r2, ip
   86b2c:	462b      	mov	r3, r5
   86b2e:	e75d      	b.n	869ec <__udivdi3+0x8c>
   86b30:	4094      	lsls	r4, r2
   86b32:	f1c2 0920 	rsb	r9, r2, #32
   86b36:	fa21 fc09 	lsr.w	ip, r1, r9
   86b3a:	4091      	lsls	r1, r2
   86b3c:	fa20 f909 	lsr.w	r9, r0, r9
   86b40:	0c26      	lsrs	r6, r4, #16
   86b42:	fbbc f8f6 	udiv	r8, ip, r6
   86b46:	fb06 cc18 	mls	ip, r6, r8, ip
   86b4a:	b2a7      	uxth	r7, r4
   86b4c:	fb07 f308 	mul.w	r3, r7, r8
   86b50:	ea49 0901 	orr.w	r9, r9, r1
   86b54:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86b58:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86b5c:	4563      	cmp	r3, ip
   86b5e:	fa00 f502 	lsl.w	r5, r0, r2
   86b62:	d909      	bls.n	86b78 <__udivdi3+0x218>
   86b64:	eb1c 0c04 	adds.w	ip, ip, r4
   86b68:	f108 32ff 	add.w	r2, r8, #4294967295
   86b6c:	d23b      	bcs.n	86be6 <__udivdi3+0x286>
   86b6e:	4563      	cmp	r3, ip
   86b70:	d939      	bls.n	86be6 <__udivdi3+0x286>
   86b72:	f1a8 0802 	sub.w	r8, r8, #2
   86b76:	44a4      	add	ip, r4
   86b78:	ebc3 0c0c 	rsb	ip, r3, ip
   86b7c:	fbbc f3f6 	udiv	r3, ip, r6
   86b80:	fb06 c113 	mls	r1, r6, r3, ip
   86b84:	fb07 f203 	mul.w	r2, r7, r3
   86b88:	fa1f f989 	uxth.w	r9, r9
   86b8c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86b90:	428a      	cmp	r2, r1
   86b92:	d907      	bls.n	86ba4 <__udivdi3+0x244>
   86b94:	1909      	adds	r1, r1, r4
   86b96:	f103 30ff 	add.w	r0, r3, #4294967295
   86b9a:	d222      	bcs.n	86be2 <__udivdi3+0x282>
   86b9c:	428a      	cmp	r2, r1
   86b9e:	d920      	bls.n	86be2 <__udivdi3+0x282>
   86ba0:	3b02      	subs	r3, #2
   86ba2:	4421      	add	r1, r4
   86ba4:	1a89      	subs	r1, r1, r2
   86ba6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86baa:	e743      	b.n	86a34 <__udivdi3+0xd4>
   86bac:	463a      	mov	r2, r7
   86bae:	e705      	b.n	869bc <__udivdi3+0x5c>
   86bb0:	4633      	mov	r3, r6
   86bb2:	e718      	b.n	869e6 <__udivdi3+0x86>
   86bb4:	460a      	mov	r2, r1
   86bb6:	e766      	b.n	86a86 <__udivdi3+0x126>
   86bb8:	40b0      	lsls	r0, r6
   86bba:	4290      	cmp	r0, r2
   86bbc:	d2b5      	bcs.n	86b2a <__udivdi3+0x1ca>
   86bbe:	f10c 32ff 	add.w	r2, ip, #4294967295
   86bc2:	2300      	movs	r3, #0
   86bc4:	e712      	b.n	869ec <__udivdi3+0x8c>
   86bc6:	4633      	mov	r3, r6
   86bc8:	4632      	mov	r2, r6
   86bca:	e70f      	b.n	869ec <__udivdi3+0x8c>
   86bcc:	459a      	cmp	sl, r3
   86bce:	d98d      	bls.n	86aec <__udivdi3+0x18c>
   86bd0:	f1ac 0c02 	sub.w	ip, ip, #2
   86bd4:	4423      	add	r3, r4
   86bd6:	e78a      	b.n	86aee <__udivdi3+0x18e>
   86bd8:	45b9      	cmp	r9, r7
   86bda:	d99a      	bls.n	86b12 <__udivdi3+0x1b2>
   86bdc:	3d02      	subs	r5, #2
   86bde:	4427      	add	r7, r4
   86be0:	e798      	b.n	86b14 <__udivdi3+0x1b4>
   86be2:	4603      	mov	r3, r0
   86be4:	e7de      	b.n	86ba4 <__udivdi3+0x244>
   86be6:	4690      	mov	r8, r2
   86be8:	e7c6      	b.n	86b78 <__udivdi3+0x218>
   86bea:	3802      	subs	r0, #2
   86bec:	4421      	add	r1, r4
   86bee:	e735      	b.n	86a5c <__udivdi3+0xfc>

00086bf0 <__errno>:
   86bf0:	4b01      	ldr	r3, [pc, #4]	; (86bf8 <__errno+0x8>)
   86bf2:	6818      	ldr	r0, [r3, #0]
   86bf4:	4770      	bx	lr
   86bf6:	bf00      	nop
   86bf8:	20070668 	.word	0x20070668

00086bfc <__libc_init_array>:
   86bfc:	b570      	push	{r4, r5, r6, lr}
   86bfe:	4e0f      	ldr	r6, [pc, #60]	; (86c3c <__libc_init_array+0x40>)
   86c00:	4d0f      	ldr	r5, [pc, #60]	; (86c40 <__libc_init_array+0x44>)
   86c02:	1b76      	subs	r6, r6, r5
   86c04:	10b6      	asrs	r6, r6, #2
   86c06:	d007      	beq.n	86c18 <__libc_init_array+0x1c>
   86c08:	3d04      	subs	r5, #4
   86c0a:	2400      	movs	r4, #0
   86c0c:	3401      	adds	r4, #1
   86c0e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   86c12:	4798      	blx	r3
   86c14:	42a6      	cmp	r6, r4
   86c16:	d1f9      	bne.n	86c0c <__libc_init_array+0x10>
   86c18:	4e0a      	ldr	r6, [pc, #40]	; (86c44 <__libc_init_array+0x48>)
   86c1a:	4d0b      	ldr	r5, [pc, #44]	; (86c48 <__libc_init_array+0x4c>)
   86c1c:	f004 fc1c 	bl	8b458 <_init>
   86c20:	1b76      	subs	r6, r6, r5
   86c22:	10b6      	asrs	r6, r6, #2
   86c24:	d008      	beq.n	86c38 <__libc_init_array+0x3c>
   86c26:	3d04      	subs	r5, #4
   86c28:	2400      	movs	r4, #0
   86c2a:	3401      	adds	r4, #1
   86c2c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   86c30:	4798      	blx	r3
   86c32:	42a6      	cmp	r6, r4
   86c34:	d1f9      	bne.n	86c2a <__libc_init_array+0x2e>
   86c36:	bd70      	pop	{r4, r5, r6, pc}
   86c38:	bd70      	pop	{r4, r5, r6, pc}
   86c3a:	bf00      	nop
   86c3c:	0008b464 	.word	0x0008b464
   86c40:	0008b464 	.word	0x0008b464
   86c44:	0008b46c 	.word	0x0008b46c
   86c48:	0008b464 	.word	0x0008b464

00086c4c <iprintf>:
   86c4c:	b40f      	push	{r0, r1, r2, r3}
   86c4e:	b510      	push	{r4, lr}
   86c50:	4b07      	ldr	r3, [pc, #28]	; (86c70 <iprintf+0x24>)
   86c52:	b082      	sub	sp, #8
   86c54:	ac04      	add	r4, sp, #16
   86c56:	f854 2b04 	ldr.w	r2, [r4], #4
   86c5a:	6818      	ldr	r0, [r3, #0]
   86c5c:	4623      	mov	r3, r4
   86c5e:	6881      	ldr	r1, [r0, #8]
   86c60:	9401      	str	r4, [sp, #4]
   86c62:	f000 fa39 	bl	870d8 <_vfiprintf_r>
   86c66:	b002      	add	sp, #8
   86c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86c6c:	b004      	add	sp, #16
   86c6e:	4770      	bx	lr
   86c70:	20070668 	.word	0x20070668

00086c74 <iscanf>:
   86c74:	b40f      	push	{r0, r1, r2, r3}
   86c76:	b510      	push	{r4, lr}
   86c78:	4b07      	ldr	r3, [pc, #28]	; (86c98 <iscanf+0x24>)
   86c7a:	b082      	sub	sp, #8
   86c7c:	ac04      	add	r4, sp, #16
   86c7e:	f854 2b04 	ldr.w	r2, [r4], #4
   86c82:	6818      	ldr	r0, [r3, #0]
   86c84:	4623      	mov	r3, r4
   86c86:	6841      	ldr	r1, [r0, #4]
   86c88:	9401      	str	r4, [sp, #4]
   86c8a:	f001 f88d 	bl	87da8 <__svfiscanf_r>
   86c8e:	b002      	add	sp, #8
   86c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86c94:	b004      	add	sp, #16
   86c96:	4770      	bx	lr
   86c98:	20070668 	.word	0x20070668

00086c9c <memcpy>:
   86c9c:	4684      	mov	ip, r0
   86c9e:	ea41 0300 	orr.w	r3, r1, r0
   86ca2:	f013 0303 	ands.w	r3, r3, #3
   86ca6:	d149      	bne.n	86d3c <memcpy+0xa0>
   86ca8:	3a40      	subs	r2, #64	; 0x40
   86caa:	d323      	bcc.n	86cf4 <memcpy+0x58>
   86cac:	680b      	ldr	r3, [r1, #0]
   86cae:	6003      	str	r3, [r0, #0]
   86cb0:	684b      	ldr	r3, [r1, #4]
   86cb2:	6043      	str	r3, [r0, #4]
   86cb4:	688b      	ldr	r3, [r1, #8]
   86cb6:	6083      	str	r3, [r0, #8]
   86cb8:	68cb      	ldr	r3, [r1, #12]
   86cba:	60c3      	str	r3, [r0, #12]
   86cbc:	690b      	ldr	r3, [r1, #16]
   86cbe:	6103      	str	r3, [r0, #16]
   86cc0:	694b      	ldr	r3, [r1, #20]
   86cc2:	6143      	str	r3, [r0, #20]
   86cc4:	698b      	ldr	r3, [r1, #24]
   86cc6:	6183      	str	r3, [r0, #24]
   86cc8:	69cb      	ldr	r3, [r1, #28]
   86cca:	61c3      	str	r3, [r0, #28]
   86ccc:	6a0b      	ldr	r3, [r1, #32]
   86cce:	6203      	str	r3, [r0, #32]
   86cd0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   86cd2:	6243      	str	r3, [r0, #36]	; 0x24
   86cd4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   86cd6:	6283      	str	r3, [r0, #40]	; 0x28
   86cd8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   86cda:	62c3      	str	r3, [r0, #44]	; 0x2c
   86cdc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   86cde:	6303      	str	r3, [r0, #48]	; 0x30
   86ce0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   86ce2:	6343      	str	r3, [r0, #52]	; 0x34
   86ce4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   86ce6:	6383      	str	r3, [r0, #56]	; 0x38
   86ce8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   86cea:	63c3      	str	r3, [r0, #60]	; 0x3c
   86cec:	3040      	adds	r0, #64	; 0x40
   86cee:	3140      	adds	r1, #64	; 0x40
   86cf0:	3a40      	subs	r2, #64	; 0x40
   86cf2:	d2db      	bcs.n	86cac <memcpy+0x10>
   86cf4:	3230      	adds	r2, #48	; 0x30
   86cf6:	d30b      	bcc.n	86d10 <memcpy+0x74>
   86cf8:	680b      	ldr	r3, [r1, #0]
   86cfa:	6003      	str	r3, [r0, #0]
   86cfc:	684b      	ldr	r3, [r1, #4]
   86cfe:	6043      	str	r3, [r0, #4]
   86d00:	688b      	ldr	r3, [r1, #8]
   86d02:	6083      	str	r3, [r0, #8]
   86d04:	68cb      	ldr	r3, [r1, #12]
   86d06:	60c3      	str	r3, [r0, #12]
   86d08:	3010      	adds	r0, #16
   86d0a:	3110      	adds	r1, #16
   86d0c:	3a10      	subs	r2, #16
   86d0e:	d2f3      	bcs.n	86cf8 <memcpy+0x5c>
   86d10:	320c      	adds	r2, #12
   86d12:	d305      	bcc.n	86d20 <memcpy+0x84>
   86d14:	f851 3b04 	ldr.w	r3, [r1], #4
   86d18:	f840 3b04 	str.w	r3, [r0], #4
   86d1c:	3a04      	subs	r2, #4
   86d1e:	d2f9      	bcs.n	86d14 <memcpy+0x78>
   86d20:	3204      	adds	r2, #4
   86d22:	d008      	beq.n	86d36 <memcpy+0x9a>
   86d24:	07d2      	lsls	r2, r2, #31
   86d26:	bf1c      	itt	ne
   86d28:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86d2c:	f800 3b01 	strbne.w	r3, [r0], #1
   86d30:	d301      	bcc.n	86d36 <memcpy+0x9a>
   86d32:	880b      	ldrh	r3, [r1, #0]
   86d34:	8003      	strh	r3, [r0, #0]
   86d36:	4660      	mov	r0, ip
   86d38:	4770      	bx	lr
   86d3a:	bf00      	nop
   86d3c:	2a08      	cmp	r2, #8
   86d3e:	d313      	bcc.n	86d68 <memcpy+0xcc>
   86d40:	078b      	lsls	r3, r1, #30
   86d42:	d0b1      	beq.n	86ca8 <memcpy+0xc>
   86d44:	f010 0303 	ands.w	r3, r0, #3
   86d48:	d0ae      	beq.n	86ca8 <memcpy+0xc>
   86d4a:	f1c3 0304 	rsb	r3, r3, #4
   86d4e:	1ad2      	subs	r2, r2, r3
   86d50:	07db      	lsls	r3, r3, #31
   86d52:	bf1c      	itt	ne
   86d54:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86d58:	f800 3b01 	strbne.w	r3, [r0], #1
   86d5c:	d3a4      	bcc.n	86ca8 <memcpy+0xc>
   86d5e:	f831 3b02 	ldrh.w	r3, [r1], #2
   86d62:	f820 3b02 	strh.w	r3, [r0], #2
   86d66:	e79f      	b.n	86ca8 <memcpy+0xc>
   86d68:	3a04      	subs	r2, #4
   86d6a:	d3d9      	bcc.n	86d20 <memcpy+0x84>
   86d6c:	3a01      	subs	r2, #1
   86d6e:	f811 3b01 	ldrb.w	r3, [r1], #1
   86d72:	f800 3b01 	strb.w	r3, [r0], #1
   86d76:	d2f9      	bcs.n	86d6c <memcpy+0xd0>
   86d78:	780b      	ldrb	r3, [r1, #0]
   86d7a:	7003      	strb	r3, [r0, #0]
   86d7c:	784b      	ldrb	r3, [r1, #1]
   86d7e:	7043      	strb	r3, [r0, #1]
   86d80:	788b      	ldrb	r3, [r1, #2]
   86d82:	7083      	strb	r3, [r0, #2]
   86d84:	4660      	mov	r0, ip
   86d86:	4770      	bx	lr

00086d88 <memset>:
   86d88:	b4f0      	push	{r4, r5, r6, r7}
   86d8a:	0784      	lsls	r4, r0, #30
   86d8c:	d043      	beq.n	86e16 <memset+0x8e>
   86d8e:	1e54      	subs	r4, r2, #1
   86d90:	2a00      	cmp	r2, #0
   86d92:	d03e      	beq.n	86e12 <memset+0x8a>
   86d94:	b2cd      	uxtb	r5, r1
   86d96:	4603      	mov	r3, r0
   86d98:	e003      	b.n	86da2 <memset+0x1a>
   86d9a:	1e62      	subs	r2, r4, #1
   86d9c:	2c00      	cmp	r4, #0
   86d9e:	d038      	beq.n	86e12 <memset+0x8a>
   86da0:	4614      	mov	r4, r2
   86da2:	f803 5b01 	strb.w	r5, [r3], #1
   86da6:	079a      	lsls	r2, r3, #30
   86da8:	d1f7      	bne.n	86d9a <memset+0x12>
   86daa:	2c03      	cmp	r4, #3
   86dac:	d92a      	bls.n	86e04 <memset+0x7c>
   86dae:	b2cd      	uxtb	r5, r1
   86db0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   86db4:	2c0f      	cmp	r4, #15
   86db6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   86dba:	d915      	bls.n	86de8 <memset+0x60>
   86dbc:	f1a4 0710 	sub.w	r7, r4, #16
   86dc0:	093f      	lsrs	r7, r7, #4
   86dc2:	f103 0610 	add.w	r6, r3, #16
   86dc6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   86dca:	461a      	mov	r2, r3
   86dcc:	6015      	str	r5, [r2, #0]
   86dce:	6055      	str	r5, [r2, #4]
   86dd0:	6095      	str	r5, [r2, #8]
   86dd2:	60d5      	str	r5, [r2, #12]
   86dd4:	3210      	adds	r2, #16
   86dd6:	42b2      	cmp	r2, r6
   86dd8:	d1f8      	bne.n	86dcc <memset+0x44>
   86dda:	f004 040f 	and.w	r4, r4, #15
   86dde:	3701      	adds	r7, #1
   86de0:	2c03      	cmp	r4, #3
   86de2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   86de6:	d90d      	bls.n	86e04 <memset+0x7c>
   86de8:	461e      	mov	r6, r3
   86dea:	4622      	mov	r2, r4
   86dec:	3a04      	subs	r2, #4
   86dee:	2a03      	cmp	r2, #3
   86df0:	f846 5b04 	str.w	r5, [r6], #4
   86df4:	d8fa      	bhi.n	86dec <memset+0x64>
   86df6:	1f22      	subs	r2, r4, #4
   86df8:	f022 0203 	bic.w	r2, r2, #3
   86dfc:	3204      	adds	r2, #4
   86dfe:	4413      	add	r3, r2
   86e00:	f004 0403 	and.w	r4, r4, #3
   86e04:	b12c      	cbz	r4, 86e12 <memset+0x8a>
   86e06:	b2c9      	uxtb	r1, r1
   86e08:	441c      	add	r4, r3
   86e0a:	f803 1b01 	strb.w	r1, [r3], #1
   86e0e:	42a3      	cmp	r3, r4
   86e10:	d1fb      	bne.n	86e0a <memset+0x82>
   86e12:	bcf0      	pop	{r4, r5, r6, r7}
   86e14:	4770      	bx	lr
   86e16:	4614      	mov	r4, r2
   86e18:	4603      	mov	r3, r0
   86e1a:	e7c6      	b.n	86daa <memset+0x22>

00086e1c <_puts_r>:
   86e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
   86e1e:	4604      	mov	r4, r0
   86e20:	b089      	sub	sp, #36	; 0x24
   86e22:	4608      	mov	r0, r1
   86e24:	460d      	mov	r5, r1
   86e26:	f000 f8b9 	bl	86f9c <strlen>
   86e2a:	68a3      	ldr	r3, [r4, #8]
   86e2c:	2102      	movs	r1, #2
   86e2e:	899a      	ldrh	r2, [r3, #12]
   86e30:	f8df e044 	ldr.w	lr, [pc, #68]	; 86e78 <_puts_r+0x5c>
   86e34:	f100 0c01 	add.w	ip, r0, #1
   86e38:	2701      	movs	r7, #1
   86e3a:	ae04      	add	r6, sp, #16
   86e3c:	9102      	str	r1, [sp, #8]
   86e3e:	0491      	lsls	r1, r2, #18
   86e40:	9504      	str	r5, [sp, #16]
   86e42:	9005      	str	r0, [sp, #20]
   86e44:	f8cd c00c 	str.w	ip, [sp, #12]
   86e48:	f8cd e018 	str.w	lr, [sp, #24]
   86e4c:	9707      	str	r7, [sp, #28]
   86e4e:	9601      	str	r6, [sp, #4]
   86e50:	d406      	bmi.n	86e60 <_puts_r+0x44>
   86e52:	6e59      	ldr	r1, [r3, #100]	; 0x64
   86e54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86e58:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   86e5c:	819a      	strh	r2, [r3, #12]
   86e5e:	6659      	str	r1, [r3, #100]	; 0x64
   86e60:	4620      	mov	r0, r4
   86e62:	4619      	mov	r1, r3
   86e64:	aa01      	add	r2, sp, #4
   86e66:	f002 f887 	bl	88f78 <__sfvwrite_r>
   86e6a:	2800      	cmp	r0, #0
   86e6c:	bf0c      	ite	eq
   86e6e:	200a      	moveq	r0, #10
   86e70:	f04f 30ff 	movne.w	r0, #4294967295
   86e74:	b009      	add	sp, #36	; 0x24
   86e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86e78:	0008ae0c 	.word	0x0008ae0c

00086e7c <puts>:
   86e7c:	4b02      	ldr	r3, [pc, #8]	; (86e88 <puts+0xc>)
   86e7e:	4601      	mov	r1, r0
   86e80:	6818      	ldr	r0, [r3, #0]
   86e82:	f7ff bfcb 	b.w	86e1c <_puts_r>
   86e86:	bf00      	nop
   86e88:	20070668 	.word	0x20070668

00086e8c <setbuf>:
   86e8c:	2900      	cmp	r1, #0
   86e8e:	bf0c      	ite	eq
   86e90:	2202      	moveq	r2, #2
   86e92:	2200      	movne	r2, #0
   86e94:	f44f 6380 	mov.w	r3, #1024	; 0x400
   86e98:	f000 b800 	b.w	86e9c <setvbuf>

00086e9c <setvbuf>:
   86e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86ea0:	4d3c      	ldr	r5, [pc, #240]	; (86f94 <setvbuf+0xf8>)
   86ea2:	4604      	mov	r4, r0
   86ea4:	682d      	ldr	r5, [r5, #0]
   86ea6:	4688      	mov	r8, r1
   86ea8:	4616      	mov	r6, r2
   86eaa:	461f      	mov	r7, r3
   86eac:	b115      	cbz	r5, 86eb4 <setvbuf+0x18>
   86eae:	6bab      	ldr	r3, [r5, #56]	; 0x38
   86eb0:	2b00      	cmp	r3, #0
   86eb2:	d04f      	beq.n	86f54 <setvbuf+0xb8>
   86eb4:	2e02      	cmp	r6, #2
   86eb6:	d830      	bhi.n	86f1a <setvbuf+0x7e>
   86eb8:	2f00      	cmp	r7, #0
   86eba:	db2e      	blt.n	86f1a <setvbuf+0x7e>
   86ebc:	4628      	mov	r0, r5
   86ebe:	4621      	mov	r1, r4
   86ec0:	f001 fd54 	bl	8896c <_fflush_r>
   86ec4:	89a3      	ldrh	r3, [r4, #12]
   86ec6:	2200      	movs	r2, #0
   86ec8:	6062      	str	r2, [r4, #4]
   86eca:	61a2      	str	r2, [r4, #24]
   86ecc:	061a      	lsls	r2, r3, #24
   86ece:	d428      	bmi.n	86f22 <setvbuf+0x86>
   86ed0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   86ed4:	b29b      	uxth	r3, r3
   86ed6:	2e02      	cmp	r6, #2
   86ed8:	81a3      	strh	r3, [r4, #12]
   86eda:	d02d      	beq.n	86f38 <setvbuf+0x9c>
   86edc:	f1b8 0f00 	cmp.w	r8, #0
   86ee0:	d03c      	beq.n	86f5c <setvbuf+0xc0>
   86ee2:	2e01      	cmp	r6, #1
   86ee4:	d013      	beq.n	86f0e <setvbuf+0x72>
   86ee6:	b29b      	uxth	r3, r3
   86ee8:	f003 0008 	and.w	r0, r3, #8
   86eec:	4a2a      	ldr	r2, [pc, #168]	; (86f98 <setvbuf+0xfc>)
   86eee:	b280      	uxth	r0, r0
   86ef0:	63ea      	str	r2, [r5, #60]	; 0x3c
   86ef2:	f8c4 8000 	str.w	r8, [r4]
   86ef6:	f8c4 8010 	str.w	r8, [r4, #16]
   86efa:	6167      	str	r7, [r4, #20]
   86efc:	b178      	cbz	r0, 86f1e <setvbuf+0x82>
   86efe:	f013 0f03 	tst.w	r3, #3
   86f02:	bf18      	it	ne
   86f04:	2700      	movne	r7, #0
   86f06:	60a7      	str	r7, [r4, #8]
   86f08:	2000      	movs	r0, #0
   86f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86f0e:	f043 0301 	orr.w	r3, r3, #1
   86f12:	427a      	negs	r2, r7
   86f14:	81a3      	strh	r3, [r4, #12]
   86f16:	61a2      	str	r2, [r4, #24]
   86f18:	e7e5      	b.n	86ee6 <setvbuf+0x4a>
   86f1a:	f04f 30ff 	mov.w	r0, #4294967295
   86f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86f22:	4628      	mov	r0, r5
   86f24:	6921      	ldr	r1, [r4, #16]
   86f26:	f001 ff5b 	bl	88de0 <_free_r>
   86f2a:	89a3      	ldrh	r3, [r4, #12]
   86f2c:	2e02      	cmp	r6, #2
   86f2e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   86f32:	b29b      	uxth	r3, r3
   86f34:	81a3      	strh	r3, [r4, #12]
   86f36:	d1d1      	bne.n	86edc <setvbuf+0x40>
   86f38:	2000      	movs	r0, #0
   86f3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   86f3e:	f043 0302 	orr.w	r3, r3, #2
   86f42:	2500      	movs	r5, #0
   86f44:	2101      	movs	r1, #1
   86f46:	81a3      	strh	r3, [r4, #12]
   86f48:	60a5      	str	r5, [r4, #8]
   86f4a:	6022      	str	r2, [r4, #0]
   86f4c:	6122      	str	r2, [r4, #16]
   86f4e:	6161      	str	r1, [r4, #20]
   86f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86f54:	4628      	mov	r0, r5
   86f56:	f001 fd37 	bl	889c8 <__sinit>
   86f5a:	e7ab      	b.n	86eb4 <setvbuf+0x18>
   86f5c:	2f00      	cmp	r7, #0
   86f5e:	bf08      	it	eq
   86f60:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   86f64:	4638      	mov	r0, r7
   86f66:	f002 fa65 	bl	89434 <malloc>
   86f6a:	4680      	mov	r8, r0
   86f6c:	b128      	cbz	r0, 86f7a <setvbuf+0xde>
   86f6e:	89a3      	ldrh	r3, [r4, #12]
   86f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86f74:	b29b      	uxth	r3, r3
   86f76:	81a3      	strh	r3, [r4, #12]
   86f78:	e7b3      	b.n	86ee2 <setvbuf+0x46>
   86f7a:	f44f 6080 	mov.w	r0, #1024	; 0x400
   86f7e:	f002 fa59 	bl	89434 <malloc>
   86f82:	4680      	mov	r8, r0
   86f84:	b918      	cbnz	r0, 86f8e <setvbuf+0xf2>
   86f86:	89a3      	ldrh	r3, [r4, #12]
   86f88:	f04f 30ff 	mov.w	r0, #4294967295
   86f8c:	e7d5      	b.n	86f3a <setvbuf+0x9e>
   86f8e:	f44f 6780 	mov.w	r7, #1024	; 0x400
   86f92:	e7ec      	b.n	86f6e <setvbuf+0xd2>
   86f94:	20070668 	.word	0x20070668
   86f98:	000889bd 	.word	0x000889bd

00086f9c <strlen>:
   86f9c:	f020 0103 	bic.w	r1, r0, #3
   86fa0:	f010 0003 	ands.w	r0, r0, #3
   86fa4:	f1c0 0000 	rsb	r0, r0, #0
   86fa8:	f851 3b04 	ldr.w	r3, [r1], #4
   86fac:	f100 0c04 	add.w	ip, r0, #4
   86fb0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   86fb4:	f06f 0200 	mvn.w	r2, #0
   86fb8:	bf1c      	itt	ne
   86fba:	fa22 f20c 	lsrne.w	r2, r2, ip
   86fbe:	4313      	orrne	r3, r2
   86fc0:	f04f 0c01 	mov.w	ip, #1
   86fc4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   86fc8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   86fcc:	eba3 020c 	sub.w	r2, r3, ip
   86fd0:	ea22 0203 	bic.w	r2, r2, r3
   86fd4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   86fd8:	bf04      	itt	eq
   86fda:	f851 3b04 	ldreq.w	r3, [r1], #4
   86fde:	3004      	addeq	r0, #4
   86fe0:	d0f4      	beq.n	86fcc <strlen+0x30>
   86fe2:	f013 0fff 	tst.w	r3, #255	; 0xff
   86fe6:	bf1f      	itttt	ne
   86fe8:	3001      	addne	r0, #1
   86fea:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   86fee:	3001      	addne	r0, #1
   86ff0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   86ff4:	bf18      	it	ne
   86ff6:	3001      	addne	r0, #1
   86ff8:	4770      	bx	lr
   86ffa:	bf00      	nop

00086ffc <strncpy>:
   86ffc:	ea40 0301 	orr.w	r3, r0, r1
   87000:	079b      	lsls	r3, r3, #30
   87002:	b470      	push	{r4, r5, r6}
   87004:	d12a      	bne.n	8705c <strncpy+0x60>
   87006:	2a03      	cmp	r2, #3
   87008:	d928      	bls.n	8705c <strncpy+0x60>
   8700a:	460c      	mov	r4, r1
   8700c:	4603      	mov	r3, r0
   8700e:	4621      	mov	r1, r4
   87010:	f854 5b04 	ldr.w	r5, [r4], #4
   87014:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   87018:	ea26 0605 	bic.w	r6, r6, r5
   8701c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   87020:	d105      	bne.n	8702e <strncpy+0x32>
   87022:	3a04      	subs	r2, #4
   87024:	2a03      	cmp	r2, #3
   87026:	f843 5b04 	str.w	r5, [r3], #4
   8702a:	4621      	mov	r1, r4
   8702c:	d8ef      	bhi.n	8700e <strncpy+0x12>
   8702e:	b19a      	cbz	r2, 87058 <strncpy+0x5c>
   87030:	780c      	ldrb	r4, [r1, #0]
   87032:	3a01      	subs	r2, #1
   87034:	701c      	strb	r4, [r3, #0]
   87036:	3301      	adds	r3, #1
   87038:	b13c      	cbz	r4, 8704a <strncpy+0x4e>
   8703a:	b16a      	cbz	r2, 87058 <strncpy+0x5c>
   8703c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   87040:	3a01      	subs	r2, #1
   87042:	f803 4b01 	strb.w	r4, [r3], #1
   87046:	2c00      	cmp	r4, #0
   87048:	d1f7      	bne.n	8703a <strncpy+0x3e>
   8704a:	b12a      	cbz	r2, 87058 <strncpy+0x5c>
   8704c:	441a      	add	r2, r3
   8704e:	2100      	movs	r1, #0
   87050:	f803 1b01 	strb.w	r1, [r3], #1
   87054:	4293      	cmp	r3, r2
   87056:	d1fb      	bne.n	87050 <strncpy+0x54>
   87058:	bc70      	pop	{r4, r5, r6}
   8705a:	4770      	bx	lr
   8705c:	4603      	mov	r3, r0
   8705e:	e7e6      	b.n	8702e <strncpy+0x32>

00087060 <__sprint_r.part.0>:
   87060:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   87062:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87066:	049c      	lsls	r4, r3, #18
   87068:	460e      	mov	r6, r1
   8706a:	4680      	mov	r8, r0
   8706c:	4691      	mov	r9, r2
   8706e:	d52a      	bpl.n	870c6 <__sprint_r.part.0+0x66>
   87070:	6893      	ldr	r3, [r2, #8]
   87072:	6812      	ldr	r2, [r2, #0]
   87074:	f102 0a08 	add.w	sl, r2, #8
   87078:	b31b      	cbz	r3, 870c2 <__sprint_r.part.0+0x62>
   8707a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8707e:	08bf      	lsrs	r7, r7, #2
   87080:	d017      	beq.n	870b2 <__sprint_r.part.0+0x52>
   87082:	3d04      	subs	r5, #4
   87084:	2400      	movs	r4, #0
   87086:	e001      	b.n	8708c <__sprint_r.part.0+0x2c>
   87088:	42a7      	cmp	r7, r4
   8708a:	d010      	beq.n	870ae <__sprint_r.part.0+0x4e>
   8708c:	4640      	mov	r0, r8
   8708e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   87092:	4632      	mov	r2, r6
   87094:	f001 fd2e 	bl	88af4 <_fputwc_r>
   87098:	1c43      	adds	r3, r0, #1
   8709a:	f104 0401 	add.w	r4, r4, #1
   8709e:	d1f3      	bne.n	87088 <__sprint_r.part.0+0x28>
   870a0:	2300      	movs	r3, #0
   870a2:	f8c9 3008 	str.w	r3, [r9, #8]
   870a6:	f8c9 3004 	str.w	r3, [r9, #4]
   870aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   870ae:	f8d9 3008 	ldr.w	r3, [r9, #8]
   870b2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   870b6:	f8c9 3008 	str.w	r3, [r9, #8]
   870ba:	f10a 0a08 	add.w	sl, sl, #8
   870be:	2b00      	cmp	r3, #0
   870c0:	d1db      	bne.n	8707a <__sprint_r.part.0+0x1a>
   870c2:	2000      	movs	r0, #0
   870c4:	e7ec      	b.n	870a0 <__sprint_r.part.0+0x40>
   870c6:	f001 ff57 	bl	88f78 <__sfvwrite_r>
   870ca:	2300      	movs	r3, #0
   870cc:	f8c9 3008 	str.w	r3, [r9, #8]
   870d0:	f8c9 3004 	str.w	r3, [r9, #4]
   870d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000870d8 <_vfiprintf_r>:
   870d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   870dc:	b0b1      	sub	sp, #196	; 0xc4
   870de:	461c      	mov	r4, r3
   870e0:	9102      	str	r1, [sp, #8]
   870e2:	4690      	mov	r8, r2
   870e4:	9308      	str	r3, [sp, #32]
   870e6:	9006      	str	r0, [sp, #24]
   870e8:	b118      	cbz	r0, 870f2 <_vfiprintf_r+0x1a>
   870ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
   870ec:	2b00      	cmp	r3, #0
   870ee:	f000 80e8 	beq.w	872c2 <_vfiprintf_r+0x1ea>
   870f2:	9d02      	ldr	r5, [sp, #8]
   870f4:	89ab      	ldrh	r3, [r5, #12]
   870f6:	b29a      	uxth	r2, r3
   870f8:	0490      	lsls	r0, r2, #18
   870fa:	d407      	bmi.n	8710c <_vfiprintf_r+0x34>
   870fc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   870fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   87102:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   87106:	81ab      	strh	r3, [r5, #12]
   87108:	b29a      	uxth	r2, r3
   8710a:	6669      	str	r1, [r5, #100]	; 0x64
   8710c:	0711      	lsls	r1, r2, #28
   8710e:	f140 80b7 	bpl.w	87280 <_vfiprintf_r+0x1a8>
   87112:	f8dd b008 	ldr.w	fp, [sp, #8]
   87116:	f8db 3010 	ldr.w	r3, [fp, #16]
   8711a:	2b00      	cmp	r3, #0
   8711c:	f000 80b0 	beq.w	87280 <_vfiprintf_r+0x1a8>
   87120:	f002 021a 	and.w	r2, r2, #26
   87124:	2a0a      	cmp	r2, #10
   87126:	f000 80b7 	beq.w	87298 <_vfiprintf_r+0x1c0>
   8712a:	2300      	movs	r3, #0
   8712c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   87130:	930a      	str	r3, [sp, #40]	; 0x28
   87132:	9315      	str	r3, [sp, #84]	; 0x54
   87134:	9314      	str	r3, [sp, #80]	; 0x50
   87136:	9309      	str	r3, [sp, #36]	; 0x24
   87138:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8713c:	464e      	mov	r6, r9
   8713e:	f898 3000 	ldrb.w	r3, [r8]
   87142:	2b00      	cmp	r3, #0
   87144:	f000 84c8 	beq.w	87ad8 <_vfiprintf_r+0xa00>
   87148:	2b25      	cmp	r3, #37	; 0x25
   8714a:	f000 84c5 	beq.w	87ad8 <_vfiprintf_r+0xa00>
   8714e:	f108 0201 	add.w	r2, r8, #1
   87152:	e001      	b.n	87158 <_vfiprintf_r+0x80>
   87154:	2b25      	cmp	r3, #37	; 0x25
   87156:	d004      	beq.n	87162 <_vfiprintf_r+0x8a>
   87158:	7813      	ldrb	r3, [r2, #0]
   8715a:	4614      	mov	r4, r2
   8715c:	3201      	adds	r2, #1
   8715e:	2b00      	cmp	r3, #0
   87160:	d1f8      	bne.n	87154 <_vfiprintf_r+0x7c>
   87162:	ebc8 0504 	rsb	r5, r8, r4
   87166:	b195      	cbz	r5, 8718e <_vfiprintf_r+0xb6>
   87168:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8716a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8716c:	3301      	adds	r3, #1
   8716e:	442a      	add	r2, r5
   87170:	2b07      	cmp	r3, #7
   87172:	f8c6 8000 	str.w	r8, [r6]
   87176:	6075      	str	r5, [r6, #4]
   87178:	9215      	str	r2, [sp, #84]	; 0x54
   8717a:	9314      	str	r3, [sp, #80]	; 0x50
   8717c:	dd7b      	ble.n	87276 <_vfiprintf_r+0x19e>
   8717e:	2a00      	cmp	r2, #0
   87180:	f040 84d5 	bne.w	87b2e <_vfiprintf_r+0xa56>
   87184:	9809      	ldr	r0, [sp, #36]	; 0x24
   87186:	9214      	str	r2, [sp, #80]	; 0x50
   87188:	4428      	add	r0, r5
   8718a:	464e      	mov	r6, r9
   8718c:	9009      	str	r0, [sp, #36]	; 0x24
   8718e:	7823      	ldrb	r3, [r4, #0]
   87190:	2b00      	cmp	r3, #0
   87192:	f000 83ed 	beq.w	87970 <_vfiprintf_r+0x898>
   87196:	2100      	movs	r1, #0
   87198:	f04f 0200 	mov.w	r2, #0
   8719c:	f04f 3cff 	mov.w	ip, #4294967295
   871a0:	7863      	ldrb	r3, [r4, #1]
   871a2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   871a6:	9104      	str	r1, [sp, #16]
   871a8:	468a      	mov	sl, r1
   871aa:	f104 0801 	add.w	r8, r4, #1
   871ae:	4608      	mov	r0, r1
   871b0:	4665      	mov	r5, ip
   871b2:	f108 0801 	add.w	r8, r8, #1
   871b6:	f1a3 0220 	sub.w	r2, r3, #32
   871ba:	2a58      	cmp	r2, #88	; 0x58
   871bc:	f200 82d9 	bhi.w	87772 <_vfiprintf_r+0x69a>
   871c0:	e8df f012 	tbh	[pc, r2, lsl #1]
   871c4:	02d702cb 	.word	0x02d702cb
   871c8:	02d202d7 	.word	0x02d202d7
   871cc:	02d702d7 	.word	0x02d702d7
   871d0:	02d702d7 	.word	0x02d702d7
   871d4:	02d702d7 	.word	0x02d702d7
   871d8:	028f0282 	.word	0x028f0282
   871dc:	008402d7 	.word	0x008402d7
   871e0:	02d70293 	.word	0x02d70293
   871e4:	0196012b 	.word	0x0196012b
   871e8:	01960196 	.word	0x01960196
   871ec:	01960196 	.word	0x01960196
   871f0:	01960196 	.word	0x01960196
   871f4:	01960196 	.word	0x01960196
   871f8:	02d702d7 	.word	0x02d702d7
   871fc:	02d702d7 	.word	0x02d702d7
   87200:	02d702d7 	.word	0x02d702d7
   87204:	02d702d7 	.word	0x02d702d7
   87208:	02d702d7 	.word	0x02d702d7
   8720c:	02d70130 	.word	0x02d70130
   87210:	02d702d7 	.word	0x02d702d7
   87214:	02d702d7 	.word	0x02d702d7
   87218:	02d702d7 	.word	0x02d702d7
   8721c:	02d702d7 	.word	0x02d702d7
   87220:	017b02d7 	.word	0x017b02d7
   87224:	02d702d7 	.word	0x02d702d7
   87228:	02d702d7 	.word	0x02d702d7
   8722c:	01a402d7 	.word	0x01a402d7
   87230:	02d702d7 	.word	0x02d702d7
   87234:	02d701bf 	.word	0x02d701bf
   87238:	02d702d7 	.word	0x02d702d7
   8723c:	02d702d7 	.word	0x02d702d7
   87240:	02d702d7 	.word	0x02d702d7
   87244:	02d702d7 	.word	0x02d702d7
   87248:	01e402d7 	.word	0x01e402d7
   8724c:	02d701fa 	.word	0x02d701fa
   87250:	02d702d7 	.word	0x02d702d7
   87254:	01fa0216 	.word	0x01fa0216
   87258:	02d702d7 	.word	0x02d702d7
   8725c:	02d7021b 	.word	0x02d7021b
   87260:	00890228 	.word	0x00890228
   87264:	027d0266 	.word	0x027d0266
   87268:	023a02d7 	.word	0x023a02d7
   8726c:	011902d7 	.word	0x011902d7
   87270:	02d702d7 	.word	0x02d702d7
   87274:	02af      	.short	0x02af
   87276:	3608      	adds	r6, #8
   87278:	9809      	ldr	r0, [sp, #36]	; 0x24
   8727a:	4428      	add	r0, r5
   8727c:	9009      	str	r0, [sp, #36]	; 0x24
   8727e:	e786      	b.n	8718e <_vfiprintf_r+0xb6>
   87280:	9806      	ldr	r0, [sp, #24]
   87282:	9902      	ldr	r1, [sp, #8]
   87284:	f001 fa5c 	bl	88740 <__swsetup_r>
   87288:	b9b0      	cbnz	r0, 872b8 <_vfiprintf_r+0x1e0>
   8728a:	9d02      	ldr	r5, [sp, #8]
   8728c:	89aa      	ldrh	r2, [r5, #12]
   8728e:	f002 021a 	and.w	r2, r2, #26
   87292:	2a0a      	cmp	r2, #10
   87294:	f47f af49 	bne.w	8712a <_vfiprintf_r+0x52>
   87298:	f8dd b008 	ldr.w	fp, [sp, #8]
   8729c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   872a0:	2b00      	cmp	r3, #0
   872a2:	f6ff af42 	blt.w	8712a <_vfiprintf_r+0x52>
   872a6:	9806      	ldr	r0, [sp, #24]
   872a8:	4659      	mov	r1, fp
   872aa:	4642      	mov	r2, r8
   872ac:	4623      	mov	r3, r4
   872ae:	f000 fd3d 	bl	87d2c <__sbprintf>
   872b2:	b031      	add	sp, #196	; 0xc4
   872b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   872b8:	f04f 30ff 	mov.w	r0, #4294967295
   872bc:	b031      	add	sp, #196	; 0xc4
   872be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   872c2:	f001 fb81 	bl	889c8 <__sinit>
   872c6:	e714      	b.n	870f2 <_vfiprintf_r+0x1a>
   872c8:	4240      	negs	r0, r0
   872ca:	9308      	str	r3, [sp, #32]
   872cc:	f04a 0a04 	orr.w	sl, sl, #4
   872d0:	f898 3000 	ldrb.w	r3, [r8]
   872d4:	e76d      	b.n	871b2 <_vfiprintf_r+0xda>
   872d6:	f01a 0320 	ands.w	r3, sl, #32
   872da:	9004      	str	r0, [sp, #16]
   872dc:	46ac      	mov	ip, r5
   872de:	f000 80f4 	beq.w	874ca <_vfiprintf_r+0x3f2>
   872e2:	f8dd b020 	ldr.w	fp, [sp, #32]
   872e6:	f10b 0307 	add.w	r3, fp, #7
   872ea:	f023 0307 	bic.w	r3, r3, #7
   872ee:	f103 0408 	add.w	r4, r3, #8
   872f2:	9408      	str	r4, [sp, #32]
   872f4:	e9d3 4500 	ldrd	r4, r5, [r3]
   872f8:	2300      	movs	r3, #0
   872fa:	f04f 0000 	mov.w	r0, #0
   872fe:	2100      	movs	r1, #0
   87300:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   87304:	f8cd c014 	str.w	ip, [sp, #20]
   87308:	9107      	str	r1, [sp, #28]
   8730a:	f1bc 0f00 	cmp.w	ip, #0
   8730e:	bfa8      	it	ge
   87310:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   87314:	ea54 0205 	orrs.w	r2, r4, r5
   87318:	f040 80ad 	bne.w	87476 <_vfiprintf_r+0x39e>
   8731c:	f1bc 0f00 	cmp.w	ip, #0
   87320:	f040 80a9 	bne.w	87476 <_vfiprintf_r+0x39e>
   87324:	2b00      	cmp	r3, #0
   87326:	f040 83c0 	bne.w	87aaa <_vfiprintf_r+0x9d2>
   8732a:	f01a 0f01 	tst.w	sl, #1
   8732e:	f000 83bc 	beq.w	87aaa <_vfiprintf_r+0x9d2>
   87332:	2330      	movs	r3, #48	; 0x30
   87334:	af30      	add	r7, sp, #192	; 0xc0
   87336:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8733a:	ebc7 0409 	rsb	r4, r7, r9
   8733e:	9405      	str	r4, [sp, #20]
   87340:	f8dd b014 	ldr.w	fp, [sp, #20]
   87344:	9c07      	ldr	r4, [sp, #28]
   87346:	45e3      	cmp	fp, ip
   87348:	bfb8      	it	lt
   8734a:	46e3      	movlt	fp, ip
   8734c:	f8cd b00c 	str.w	fp, [sp, #12]
   87350:	b11c      	cbz	r4, 8735a <_vfiprintf_r+0x282>
   87352:	f10b 0b01 	add.w	fp, fp, #1
   87356:	f8cd b00c 	str.w	fp, [sp, #12]
   8735a:	f01a 0502 	ands.w	r5, sl, #2
   8735e:	9507      	str	r5, [sp, #28]
   87360:	d005      	beq.n	8736e <_vfiprintf_r+0x296>
   87362:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87366:	f10b 0b02 	add.w	fp, fp, #2
   8736a:	f8cd b00c 	str.w	fp, [sp, #12]
   8736e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   87372:	930b      	str	r3, [sp, #44]	; 0x2c
   87374:	f040 821b 	bne.w	877ae <_vfiprintf_r+0x6d6>
   87378:	9d04      	ldr	r5, [sp, #16]
   8737a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8737e:	ebcb 0405 	rsb	r4, fp, r5
   87382:	2c00      	cmp	r4, #0
   87384:	f340 8213 	ble.w	877ae <_vfiprintf_r+0x6d6>
   87388:	2c10      	cmp	r4, #16
   8738a:	f340 8489 	ble.w	87ca0 <_vfiprintf_r+0xbc8>
   8738e:	4dbe      	ldr	r5, [pc, #760]	; (87688 <_vfiprintf_r+0x5b0>)
   87390:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87392:	462b      	mov	r3, r5
   87394:	9814      	ldr	r0, [sp, #80]	; 0x50
   87396:	4625      	mov	r5, r4
   87398:	f04f 0b10 	mov.w	fp, #16
   8739c:	4664      	mov	r4, ip
   8739e:	46b4      	mov	ip, r6
   873a0:	461e      	mov	r6, r3
   873a2:	e006      	b.n	873b2 <_vfiprintf_r+0x2da>
   873a4:	1c83      	adds	r3, r0, #2
   873a6:	f10c 0c08 	add.w	ip, ip, #8
   873aa:	4608      	mov	r0, r1
   873ac:	3d10      	subs	r5, #16
   873ae:	2d10      	cmp	r5, #16
   873b0:	dd11      	ble.n	873d6 <_vfiprintf_r+0x2fe>
   873b2:	1c41      	adds	r1, r0, #1
   873b4:	3210      	adds	r2, #16
   873b6:	2907      	cmp	r1, #7
   873b8:	9215      	str	r2, [sp, #84]	; 0x54
   873ba:	e88c 0840 	stmia.w	ip, {r6, fp}
   873be:	9114      	str	r1, [sp, #80]	; 0x50
   873c0:	ddf0      	ble.n	873a4 <_vfiprintf_r+0x2cc>
   873c2:	2a00      	cmp	r2, #0
   873c4:	f040 81e6 	bne.w	87794 <_vfiprintf_r+0x6bc>
   873c8:	3d10      	subs	r5, #16
   873ca:	2d10      	cmp	r5, #16
   873cc:	f04f 0301 	mov.w	r3, #1
   873d0:	4610      	mov	r0, r2
   873d2:	46cc      	mov	ip, r9
   873d4:	dced      	bgt.n	873b2 <_vfiprintf_r+0x2da>
   873d6:	4631      	mov	r1, r6
   873d8:	4666      	mov	r6, ip
   873da:	46a4      	mov	ip, r4
   873dc:	462c      	mov	r4, r5
   873de:	460d      	mov	r5, r1
   873e0:	4422      	add	r2, r4
   873e2:	2b07      	cmp	r3, #7
   873e4:	9215      	str	r2, [sp, #84]	; 0x54
   873e6:	6035      	str	r5, [r6, #0]
   873e8:	6074      	str	r4, [r6, #4]
   873ea:	9314      	str	r3, [sp, #80]	; 0x50
   873ec:	f300 836d 	bgt.w	87aca <_vfiprintf_r+0x9f2>
   873f0:	3608      	adds	r6, #8
   873f2:	1c59      	adds	r1, r3, #1
   873f4:	e1de      	b.n	877b4 <_vfiprintf_r+0x6dc>
   873f6:	f01a 0f20 	tst.w	sl, #32
   873fa:	9004      	str	r0, [sp, #16]
   873fc:	46ac      	mov	ip, r5
   873fe:	f000 808d 	beq.w	8751c <_vfiprintf_r+0x444>
   87402:	9d08      	ldr	r5, [sp, #32]
   87404:	1deb      	adds	r3, r5, #7
   87406:	f023 0307 	bic.w	r3, r3, #7
   8740a:	f103 0b08 	add.w	fp, r3, #8
   8740e:	e9d3 4500 	ldrd	r4, r5, [r3]
   87412:	f8cd b020 	str.w	fp, [sp, #32]
   87416:	2301      	movs	r3, #1
   87418:	e76f      	b.n	872fa <_vfiprintf_r+0x222>
   8741a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8741e:	f898 3000 	ldrb.w	r3, [r8]
   87422:	e6c6      	b.n	871b2 <_vfiprintf_r+0xda>
   87424:	f04a 0a10 	orr.w	sl, sl, #16
   87428:	f01a 0f20 	tst.w	sl, #32
   8742c:	9004      	str	r0, [sp, #16]
   8742e:	46ac      	mov	ip, r5
   87430:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87434:	f000 80c8 	beq.w	875c8 <_vfiprintf_r+0x4f0>
   87438:	9c08      	ldr	r4, [sp, #32]
   8743a:	1de1      	adds	r1, r4, #7
   8743c:	f021 0107 	bic.w	r1, r1, #7
   87440:	e9d1 2300 	ldrd	r2, r3, [r1]
   87444:	3108      	adds	r1, #8
   87446:	9108      	str	r1, [sp, #32]
   87448:	4614      	mov	r4, r2
   8744a:	461d      	mov	r5, r3
   8744c:	2a00      	cmp	r2, #0
   8744e:	f173 0b00 	sbcs.w	fp, r3, #0
   87452:	f2c0 83ce 	blt.w	87bf2 <_vfiprintf_r+0xb1a>
   87456:	f1bc 0f00 	cmp.w	ip, #0
   8745a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8745e:	bfa8      	it	ge
   87460:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   87464:	ea54 0205 	orrs.w	r2, r4, r5
   87468:	9007      	str	r0, [sp, #28]
   8746a:	f8cd c014 	str.w	ip, [sp, #20]
   8746e:	f04f 0301 	mov.w	r3, #1
   87472:	f43f af53 	beq.w	8731c <_vfiprintf_r+0x244>
   87476:	2b01      	cmp	r3, #1
   87478:	f000 8319 	beq.w	87aae <_vfiprintf_r+0x9d6>
   8747c:	2b02      	cmp	r3, #2
   8747e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   87482:	f040 824c 	bne.w	8791e <_vfiprintf_r+0x846>
   87486:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8748a:	4619      	mov	r1, r3
   8748c:	f004 000f 	and.w	r0, r4, #15
   87490:	0922      	lsrs	r2, r4, #4
   87492:	f81b 0000 	ldrb.w	r0, [fp, r0]
   87496:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8749a:	092b      	lsrs	r3, r5, #4
   8749c:	7008      	strb	r0, [r1, #0]
   8749e:	ea52 0003 	orrs.w	r0, r2, r3
   874a2:	460f      	mov	r7, r1
   874a4:	4614      	mov	r4, r2
   874a6:	461d      	mov	r5, r3
   874a8:	f101 31ff 	add.w	r1, r1, #4294967295
   874ac:	d1ee      	bne.n	8748c <_vfiprintf_r+0x3b4>
   874ae:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   874b2:	ebc7 0309 	rsb	r3, r7, r9
   874b6:	9305      	str	r3, [sp, #20]
   874b8:	e742      	b.n	87340 <_vfiprintf_r+0x268>
   874ba:	f04a 0a10 	orr.w	sl, sl, #16
   874be:	f01a 0320 	ands.w	r3, sl, #32
   874c2:	9004      	str	r0, [sp, #16]
   874c4:	46ac      	mov	ip, r5
   874c6:	f47f af0c 	bne.w	872e2 <_vfiprintf_r+0x20a>
   874ca:	f01a 0210 	ands.w	r2, sl, #16
   874ce:	f040 8311 	bne.w	87af4 <_vfiprintf_r+0xa1c>
   874d2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   874d6:	f000 830d 	beq.w	87af4 <_vfiprintf_r+0xa1c>
   874da:	f8dd b020 	ldr.w	fp, [sp, #32]
   874de:	4613      	mov	r3, r2
   874e0:	f8bb 4000 	ldrh.w	r4, [fp]
   874e4:	f10b 0b04 	add.w	fp, fp, #4
   874e8:	2500      	movs	r5, #0
   874ea:	f8cd b020 	str.w	fp, [sp, #32]
   874ee:	e704      	b.n	872fa <_vfiprintf_r+0x222>
   874f0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   874f4:	2000      	movs	r0, #0
   874f6:	f818 3b01 	ldrb.w	r3, [r8], #1
   874fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   874fe:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   87502:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   87506:	2a09      	cmp	r2, #9
   87508:	d9f5      	bls.n	874f6 <_vfiprintf_r+0x41e>
   8750a:	e654      	b.n	871b6 <_vfiprintf_r+0xde>
   8750c:	f04a 0a10 	orr.w	sl, sl, #16
   87510:	f01a 0f20 	tst.w	sl, #32
   87514:	9004      	str	r0, [sp, #16]
   87516:	46ac      	mov	ip, r5
   87518:	f47f af73 	bne.w	87402 <_vfiprintf_r+0x32a>
   8751c:	f01a 0f10 	tst.w	sl, #16
   87520:	f040 82ef 	bne.w	87b02 <_vfiprintf_r+0xa2a>
   87524:	f01a 0f40 	tst.w	sl, #64	; 0x40
   87528:	f000 82eb 	beq.w	87b02 <_vfiprintf_r+0xa2a>
   8752c:	f8dd b020 	ldr.w	fp, [sp, #32]
   87530:	2500      	movs	r5, #0
   87532:	f8bb 4000 	ldrh.w	r4, [fp]
   87536:	f10b 0b04 	add.w	fp, fp, #4
   8753a:	2301      	movs	r3, #1
   8753c:	f8cd b020 	str.w	fp, [sp, #32]
   87540:	e6db      	b.n	872fa <_vfiprintf_r+0x222>
   87542:	46ac      	mov	ip, r5
   87544:	4d51      	ldr	r5, [pc, #324]	; (8768c <_vfiprintf_r+0x5b4>)
   87546:	f01a 0f20 	tst.w	sl, #32
   8754a:	9004      	str	r0, [sp, #16]
   8754c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87550:	950a      	str	r5, [sp, #40]	; 0x28
   87552:	f000 80f0 	beq.w	87736 <_vfiprintf_r+0x65e>
   87556:	9d08      	ldr	r5, [sp, #32]
   87558:	1dea      	adds	r2, r5, #7
   8755a:	f022 0207 	bic.w	r2, r2, #7
   8755e:	f102 0b08 	add.w	fp, r2, #8
   87562:	f8cd b020 	str.w	fp, [sp, #32]
   87566:	e9d2 4500 	ldrd	r4, r5, [r2]
   8756a:	f01a 0f01 	tst.w	sl, #1
   8756e:	f000 82aa 	beq.w	87ac6 <_vfiprintf_r+0x9ee>
   87572:	ea54 0b05 	orrs.w	fp, r4, r5
   87576:	f000 82a6 	beq.w	87ac6 <_vfiprintf_r+0x9ee>
   8757a:	2230      	movs	r2, #48	; 0x30
   8757c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   87580:	f04a 0a02 	orr.w	sl, sl, #2
   87584:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   87588:	2302      	movs	r3, #2
   8758a:	e6b6      	b.n	872fa <_vfiprintf_r+0x222>
   8758c:	9b08      	ldr	r3, [sp, #32]
   8758e:	f8dd b020 	ldr.w	fp, [sp, #32]
   87592:	681b      	ldr	r3, [r3, #0]
   87594:	2401      	movs	r4, #1
   87596:	f04f 0500 	mov.w	r5, #0
   8759a:	f10b 0b04 	add.w	fp, fp, #4
   8759e:	9004      	str	r0, [sp, #16]
   875a0:	9403      	str	r4, [sp, #12]
   875a2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   875a6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   875aa:	f8cd b020 	str.w	fp, [sp, #32]
   875ae:	9405      	str	r4, [sp, #20]
   875b0:	af16      	add	r7, sp, #88	; 0x58
   875b2:	f04f 0c00 	mov.w	ip, #0
   875b6:	e6d0      	b.n	8735a <_vfiprintf_r+0x282>
   875b8:	f01a 0f20 	tst.w	sl, #32
   875bc:	9004      	str	r0, [sp, #16]
   875be:	46ac      	mov	ip, r5
   875c0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   875c4:	f47f af38 	bne.w	87438 <_vfiprintf_r+0x360>
   875c8:	f01a 0f10 	tst.w	sl, #16
   875cc:	f040 82a7 	bne.w	87b1e <_vfiprintf_r+0xa46>
   875d0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   875d4:	f000 82a3 	beq.w	87b1e <_vfiprintf_r+0xa46>
   875d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   875dc:	f9bb 4000 	ldrsh.w	r4, [fp]
   875e0:	f10b 0b04 	add.w	fp, fp, #4
   875e4:	17e5      	asrs	r5, r4, #31
   875e6:	4622      	mov	r2, r4
   875e8:	462b      	mov	r3, r5
   875ea:	f8cd b020 	str.w	fp, [sp, #32]
   875ee:	e72d      	b.n	8744c <_vfiprintf_r+0x374>
   875f0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   875f4:	f898 3000 	ldrb.w	r3, [r8]
   875f8:	e5db      	b.n	871b2 <_vfiprintf_r+0xda>
   875fa:	f898 3000 	ldrb.w	r3, [r8]
   875fe:	4642      	mov	r2, r8
   87600:	2b6c      	cmp	r3, #108	; 0x6c
   87602:	bf03      	ittte	eq
   87604:	f108 0801 	addeq.w	r8, r8, #1
   87608:	f04a 0a20 	orreq.w	sl, sl, #32
   8760c:	7853      	ldrbeq	r3, [r2, #1]
   8760e:	f04a 0a10 	orrne.w	sl, sl, #16
   87612:	e5ce      	b.n	871b2 <_vfiprintf_r+0xda>
   87614:	f01a 0f20 	tst.w	sl, #32
   87618:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8761c:	f000 82f7 	beq.w	87c0e <_vfiprintf_r+0xb36>
   87620:	9c08      	ldr	r4, [sp, #32]
   87622:	6821      	ldr	r1, [r4, #0]
   87624:	9c09      	ldr	r4, [sp, #36]	; 0x24
   87626:	17e5      	asrs	r5, r4, #31
   87628:	462b      	mov	r3, r5
   8762a:	9d08      	ldr	r5, [sp, #32]
   8762c:	4622      	mov	r2, r4
   8762e:	3504      	adds	r5, #4
   87630:	9508      	str	r5, [sp, #32]
   87632:	e9c1 2300 	strd	r2, r3, [r1]
   87636:	e582      	b.n	8713e <_vfiprintf_r+0x66>
   87638:	9c08      	ldr	r4, [sp, #32]
   8763a:	46ac      	mov	ip, r5
   8763c:	6827      	ldr	r7, [r4, #0]
   8763e:	f04f 0500 	mov.w	r5, #0
   87642:	9004      	str	r0, [sp, #16]
   87644:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   87648:	3404      	adds	r4, #4
   8764a:	2f00      	cmp	r7, #0
   8764c:	f000 8332 	beq.w	87cb4 <_vfiprintf_r+0xbdc>
   87650:	f1bc 0f00 	cmp.w	ip, #0
   87654:	4638      	mov	r0, r7
   87656:	f2c0 8307 	blt.w	87c68 <_vfiprintf_r+0xb90>
   8765a:	4662      	mov	r2, ip
   8765c:	2100      	movs	r1, #0
   8765e:	f8cd c004 	str.w	ip, [sp, #4]
   87662:	f002 f9cf 	bl	89a04 <memchr>
   87666:	f8dd c004 	ldr.w	ip, [sp, #4]
   8766a:	2800      	cmp	r0, #0
   8766c:	f000 833a 	beq.w	87ce4 <_vfiprintf_r+0xc0c>
   87670:	1bc0      	subs	r0, r0, r7
   87672:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   87676:	4560      	cmp	r0, ip
   87678:	bfa8      	it	ge
   8767a:	4660      	movge	r0, ip
   8767c:	9005      	str	r0, [sp, #20]
   8767e:	9408      	str	r4, [sp, #32]
   87680:	9507      	str	r5, [sp, #28]
   87682:	f04f 0c00 	mov.w	ip, #0
   87686:	e65b      	b.n	87340 <_vfiprintf_r+0x268>
   87688:	0008b320 	.word	0x0008b320
   8768c:	0008b2e0 	.word	0x0008b2e0
   87690:	9b08      	ldr	r3, [sp, #32]
   87692:	f8dd b020 	ldr.w	fp, [sp, #32]
   87696:	9004      	str	r0, [sp, #16]
   87698:	48b2      	ldr	r0, [pc, #712]	; (87964 <_vfiprintf_r+0x88c>)
   8769a:	681c      	ldr	r4, [r3, #0]
   8769c:	2230      	movs	r2, #48	; 0x30
   8769e:	2378      	movs	r3, #120	; 0x78
   876a0:	f10b 0b04 	add.w	fp, fp, #4
   876a4:	46ac      	mov	ip, r5
   876a6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   876aa:	f04a 0a02 	orr.w	sl, sl, #2
   876ae:	f8cd b020 	str.w	fp, [sp, #32]
   876b2:	2500      	movs	r5, #0
   876b4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   876b8:	900a      	str	r0, [sp, #40]	; 0x28
   876ba:	2302      	movs	r3, #2
   876bc:	e61d      	b.n	872fa <_vfiprintf_r+0x222>
   876be:	f04a 0a20 	orr.w	sl, sl, #32
   876c2:	f898 3000 	ldrb.w	r3, [r8]
   876c6:	e574      	b.n	871b2 <_vfiprintf_r+0xda>
   876c8:	f8dd b020 	ldr.w	fp, [sp, #32]
   876cc:	f8db 0000 	ldr.w	r0, [fp]
   876d0:	f10b 0304 	add.w	r3, fp, #4
   876d4:	2800      	cmp	r0, #0
   876d6:	f6ff adf7 	blt.w	872c8 <_vfiprintf_r+0x1f0>
   876da:	9308      	str	r3, [sp, #32]
   876dc:	f898 3000 	ldrb.w	r3, [r8]
   876e0:	e567      	b.n	871b2 <_vfiprintf_r+0xda>
   876e2:	f898 3000 	ldrb.w	r3, [r8]
   876e6:	212b      	movs	r1, #43	; 0x2b
   876e8:	e563      	b.n	871b2 <_vfiprintf_r+0xda>
   876ea:	f898 3000 	ldrb.w	r3, [r8]
   876ee:	f108 0401 	add.w	r4, r8, #1
   876f2:	2b2a      	cmp	r3, #42	; 0x2a
   876f4:	f000 8305 	beq.w	87d02 <_vfiprintf_r+0xc2a>
   876f8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   876fc:	2a09      	cmp	r2, #9
   876fe:	bf98      	it	ls
   87700:	2500      	movls	r5, #0
   87702:	f200 82fa 	bhi.w	87cfa <_vfiprintf_r+0xc22>
   87706:	f814 3b01 	ldrb.w	r3, [r4], #1
   8770a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8770e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   87712:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   87716:	2a09      	cmp	r2, #9
   87718:	d9f5      	bls.n	87706 <_vfiprintf_r+0x62e>
   8771a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8771e:	46a0      	mov	r8, r4
   87720:	e549      	b.n	871b6 <_vfiprintf_r+0xde>
   87722:	4c90      	ldr	r4, [pc, #576]	; (87964 <_vfiprintf_r+0x88c>)
   87724:	f01a 0f20 	tst.w	sl, #32
   87728:	9004      	str	r0, [sp, #16]
   8772a:	46ac      	mov	ip, r5
   8772c:	940a      	str	r4, [sp, #40]	; 0x28
   8772e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87732:	f47f af10 	bne.w	87556 <_vfiprintf_r+0x47e>
   87736:	f01a 0f10 	tst.w	sl, #16
   8773a:	f040 81ea 	bne.w	87b12 <_vfiprintf_r+0xa3a>
   8773e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   87742:	f000 81e6 	beq.w	87b12 <_vfiprintf_r+0xa3a>
   87746:	f8dd b020 	ldr.w	fp, [sp, #32]
   8774a:	2500      	movs	r5, #0
   8774c:	f8bb 4000 	ldrh.w	r4, [fp]
   87750:	f10b 0b04 	add.w	fp, fp, #4
   87754:	f8cd b020 	str.w	fp, [sp, #32]
   87758:	e707      	b.n	8756a <_vfiprintf_r+0x492>
   8775a:	f898 3000 	ldrb.w	r3, [r8]
   8775e:	2900      	cmp	r1, #0
   87760:	f47f ad27 	bne.w	871b2 <_vfiprintf_r+0xda>
   87764:	2120      	movs	r1, #32
   87766:	e524      	b.n	871b2 <_vfiprintf_r+0xda>
   87768:	f04a 0a01 	orr.w	sl, sl, #1
   8776c:	f898 3000 	ldrb.w	r3, [r8]
   87770:	e51f      	b.n	871b2 <_vfiprintf_r+0xda>
   87772:	9004      	str	r0, [sp, #16]
   87774:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87778:	2b00      	cmp	r3, #0
   8777a:	f000 80f9 	beq.w	87970 <_vfiprintf_r+0x898>
   8777e:	2501      	movs	r5, #1
   87780:	f04f 0b00 	mov.w	fp, #0
   87784:	9503      	str	r5, [sp, #12]
   87786:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8778a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8778e:	9505      	str	r5, [sp, #20]
   87790:	af16      	add	r7, sp, #88	; 0x58
   87792:	e70e      	b.n	875b2 <_vfiprintf_r+0x4da>
   87794:	9806      	ldr	r0, [sp, #24]
   87796:	9902      	ldr	r1, [sp, #8]
   87798:	aa13      	add	r2, sp, #76	; 0x4c
   8779a:	f7ff fc61 	bl	87060 <__sprint_r.part.0>
   8779e:	2800      	cmp	r0, #0
   877a0:	f040 80ed 	bne.w	8797e <_vfiprintf_r+0x8a6>
   877a4:	9814      	ldr	r0, [sp, #80]	; 0x50
   877a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   877a8:	1c43      	adds	r3, r0, #1
   877aa:	46cc      	mov	ip, r9
   877ac:	e5fe      	b.n	873ac <_vfiprintf_r+0x2d4>
   877ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
   877b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   877b2:	1c59      	adds	r1, r3, #1
   877b4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   877b8:	b168      	cbz	r0, 877d6 <_vfiprintf_r+0x6fe>
   877ba:	3201      	adds	r2, #1
   877bc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   877c0:	2301      	movs	r3, #1
   877c2:	2907      	cmp	r1, #7
   877c4:	9215      	str	r2, [sp, #84]	; 0x54
   877c6:	9114      	str	r1, [sp, #80]	; 0x50
   877c8:	e886 0009 	stmia.w	r6, {r0, r3}
   877cc:	f300 8160 	bgt.w	87a90 <_vfiprintf_r+0x9b8>
   877d0:	460b      	mov	r3, r1
   877d2:	3608      	adds	r6, #8
   877d4:	3101      	adds	r1, #1
   877d6:	9c07      	ldr	r4, [sp, #28]
   877d8:	b164      	cbz	r4, 877f4 <_vfiprintf_r+0x71c>
   877da:	3202      	adds	r2, #2
   877dc:	a812      	add	r0, sp, #72	; 0x48
   877de:	2302      	movs	r3, #2
   877e0:	2907      	cmp	r1, #7
   877e2:	9215      	str	r2, [sp, #84]	; 0x54
   877e4:	9114      	str	r1, [sp, #80]	; 0x50
   877e6:	e886 0009 	stmia.w	r6, {r0, r3}
   877ea:	f300 8157 	bgt.w	87a9c <_vfiprintf_r+0x9c4>
   877ee:	460b      	mov	r3, r1
   877f0:	3608      	adds	r6, #8
   877f2:	3101      	adds	r1, #1
   877f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   877f6:	2d80      	cmp	r5, #128	; 0x80
   877f8:	f000 8101 	beq.w	879fe <_vfiprintf_r+0x926>
   877fc:	9d05      	ldr	r5, [sp, #20]
   877fe:	ebc5 040c 	rsb	r4, r5, ip
   87802:	2c00      	cmp	r4, #0
   87804:	dd2f      	ble.n	87866 <_vfiprintf_r+0x78e>
   87806:	2c10      	cmp	r4, #16
   87808:	4d57      	ldr	r5, [pc, #348]	; (87968 <_vfiprintf_r+0x890>)
   8780a:	dd22      	ble.n	87852 <_vfiprintf_r+0x77a>
   8780c:	4630      	mov	r0, r6
   8780e:	f04f 0b10 	mov.w	fp, #16
   87812:	462e      	mov	r6, r5
   87814:	4625      	mov	r5, r4
   87816:	9c06      	ldr	r4, [sp, #24]
   87818:	e006      	b.n	87828 <_vfiprintf_r+0x750>
   8781a:	f103 0c02 	add.w	ip, r3, #2
   8781e:	3008      	adds	r0, #8
   87820:	460b      	mov	r3, r1
   87822:	3d10      	subs	r5, #16
   87824:	2d10      	cmp	r5, #16
   87826:	dd10      	ble.n	8784a <_vfiprintf_r+0x772>
   87828:	1c59      	adds	r1, r3, #1
   8782a:	3210      	adds	r2, #16
   8782c:	2907      	cmp	r1, #7
   8782e:	9215      	str	r2, [sp, #84]	; 0x54
   87830:	e880 0840 	stmia.w	r0, {r6, fp}
   87834:	9114      	str	r1, [sp, #80]	; 0x50
   87836:	ddf0      	ble.n	8781a <_vfiprintf_r+0x742>
   87838:	2a00      	cmp	r2, #0
   8783a:	d163      	bne.n	87904 <_vfiprintf_r+0x82c>
   8783c:	3d10      	subs	r5, #16
   8783e:	2d10      	cmp	r5, #16
   87840:	f04f 0c01 	mov.w	ip, #1
   87844:	4613      	mov	r3, r2
   87846:	4648      	mov	r0, r9
   87848:	dcee      	bgt.n	87828 <_vfiprintf_r+0x750>
   8784a:	462c      	mov	r4, r5
   8784c:	4661      	mov	r1, ip
   8784e:	4635      	mov	r5, r6
   87850:	4606      	mov	r6, r0
   87852:	4422      	add	r2, r4
   87854:	2907      	cmp	r1, #7
   87856:	9215      	str	r2, [sp, #84]	; 0x54
   87858:	6035      	str	r5, [r6, #0]
   8785a:	6074      	str	r4, [r6, #4]
   8785c:	9114      	str	r1, [sp, #80]	; 0x50
   8785e:	f300 80c1 	bgt.w	879e4 <_vfiprintf_r+0x90c>
   87862:	3608      	adds	r6, #8
   87864:	3101      	adds	r1, #1
   87866:	9d05      	ldr	r5, [sp, #20]
   87868:	2907      	cmp	r1, #7
   8786a:	442a      	add	r2, r5
   8786c:	9215      	str	r2, [sp, #84]	; 0x54
   8786e:	6037      	str	r7, [r6, #0]
   87870:	6075      	str	r5, [r6, #4]
   87872:	9114      	str	r1, [sp, #80]	; 0x50
   87874:	f340 80c1 	ble.w	879fa <_vfiprintf_r+0x922>
   87878:	2a00      	cmp	r2, #0
   8787a:	f040 8130 	bne.w	87ade <_vfiprintf_r+0xa06>
   8787e:	9214      	str	r2, [sp, #80]	; 0x50
   87880:	464e      	mov	r6, r9
   87882:	f01a 0f04 	tst.w	sl, #4
   87886:	f000 808b 	beq.w	879a0 <_vfiprintf_r+0x8c8>
   8788a:	9d04      	ldr	r5, [sp, #16]
   8788c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87890:	ebcb 0405 	rsb	r4, fp, r5
   87894:	2c00      	cmp	r4, #0
   87896:	f340 8083 	ble.w	879a0 <_vfiprintf_r+0x8c8>
   8789a:	2c10      	cmp	r4, #16
   8789c:	f340 821e 	ble.w	87cdc <_vfiprintf_r+0xc04>
   878a0:	9914      	ldr	r1, [sp, #80]	; 0x50
   878a2:	4d32      	ldr	r5, [pc, #200]	; (8796c <_vfiprintf_r+0x894>)
   878a4:	2710      	movs	r7, #16
   878a6:	f8dd a018 	ldr.w	sl, [sp, #24]
   878aa:	f8dd b008 	ldr.w	fp, [sp, #8]
   878ae:	e005      	b.n	878bc <_vfiprintf_r+0x7e4>
   878b0:	1c88      	adds	r0, r1, #2
   878b2:	3608      	adds	r6, #8
   878b4:	4619      	mov	r1, r3
   878b6:	3c10      	subs	r4, #16
   878b8:	2c10      	cmp	r4, #16
   878ba:	dd10      	ble.n	878de <_vfiprintf_r+0x806>
   878bc:	1c4b      	adds	r3, r1, #1
   878be:	3210      	adds	r2, #16
   878c0:	2b07      	cmp	r3, #7
   878c2:	9215      	str	r2, [sp, #84]	; 0x54
   878c4:	e886 00a0 	stmia.w	r6, {r5, r7}
   878c8:	9314      	str	r3, [sp, #80]	; 0x50
   878ca:	ddf1      	ble.n	878b0 <_vfiprintf_r+0x7d8>
   878cc:	2a00      	cmp	r2, #0
   878ce:	d17d      	bne.n	879cc <_vfiprintf_r+0x8f4>
   878d0:	3c10      	subs	r4, #16
   878d2:	2c10      	cmp	r4, #16
   878d4:	f04f 0001 	mov.w	r0, #1
   878d8:	4611      	mov	r1, r2
   878da:	464e      	mov	r6, r9
   878dc:	dcee      	bgt.n	878bc <_vfiprintf_r+0x7e4>
   878de:	4422      	add	r2, r4
   878e0:	2807      	cmp	r0, #7
   878e2:	9215      	str	r2, [sp, #84]	; 0x54
   878e4:	6035      	str	r5, [r6, #0]
   878e6:	6074      	str	r4, [r6, #4]
   878e8:	9014      	str	r0, [sp, #80]	; 0x50
   878ea:	dd59      	ble.n	879a0 <_vfiprintf_r+0x8c8>
   878ec:	2a00      	cmp	r2, #0
   878ee:	d14f      	bne.n	87990 <_vfiprintf_r+0x8b8>
   878f0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   878f2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   878f6:	9d04      	ldr	r5, [sp, #16]
   878f8:	45ab      	cmp	fp, r5
   878fa:	bfac      	ite	ge
   878fc:	445c      	addge	r4, fp
   878fe:	1964      	addlt	r4, r4, r5
   87900:	9409      	str	r4, [sp, #36]	; 0x24
   87902:	e05e      	b.n	879c2 <_vfiprintf_r+0x8ea>
   87904:	4620      	mov	r0, r4
   87906:	9902      	ldr	r1, [sp, #8]
   87908:	aa13      	add	r2, sp, #76	; 0x4c
   8790a:	f7ff fba9 	bl	87060 <__sprint_r.part.0>
   8790e:	2800      	cmp	r0, #0
   87910:	d135      	bne.n	8797e <_vfiprintf_r+0x8a6>
   87912:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87914:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87916:	f103 0c01 	add.w	ip, r3, #1
   8791a:	4648      	mov	r0, r9
   8791c:	e781      	b.n	87822 <_vfiprintf_r+0x74a>
   8791e:	08e0      	lsrs	r0, r4, #3
   87920:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   87924:	f004 0207 	and.w	r2, r4, #7
   87928:	08e9      	lsrs	r1, r5, #3
   8792a:	3230      	adds	r2, #48	; 0x30
   8792c:	ea50 0b01 	orrs.w	fp, r0, r1
   87930:	461f      	mov	r7, r3
   87932:	701a      	strb	r2, [r3, #0]
   87934:	4604      	mov	r4, r0
   87936:	460d      	mov	r5, r1
   87938:	f103 33ff 	add.w	r3, r3, #4294967295
   8793c:	d1ef      	bne.n	8791e <_vfiprintf_r+0x846>
   8793e:	f01a 0f01 	tst.w	sl, #1
   87942:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   87946:	4639      	mov	r1, r7
   87948:	f000 80b9 	beq.w	87abe <_vfiprintf_r+0x9e6>
   8794c:	2a30      	cmp	r2, #48	; 0x30
   8794e:	f43f acf4 	beq.w	8733a <_vfiprintf_r+0x262>
   87952:	461f      	mov	r7, r3
   87954:	ebc7 0509 	rsb	r5, r7, r9
   87958:	2330      	movs	r3, #48	; 0x30
   8795a:	9505      	str	r5, [sp, #20]
   8795c:	f801 3c01 	strb.w	r3, [r1, #-1]
   87960:	e4ee      	b.n	87340 <_vfiprintf_r+0x268>
   87962:	bf00      	nop
   87964:	0008b2f4 	.word	0x0008b2f4
   87968:	0008b310 	.word	0x0008b310
   8796c:	0008b320 	.word	0x0008b320
   87970:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87972:	b123      	cbz	r3, 8797e <_vfiprintf_r+0x8a6>
   87974:	9806      	ldr	r0, [sp, #24]
   87976:	9902      	ldr	r1, [sp, #8]
   87978:	aa13      	add	r2, sp, #76	; 0x4c
   8797a:	f7ff fb71 	bl	87060 <__sprint_r.part.0>
   8797e:	9c02      	ldr	r4, [sp, #8]
   87980:	89a3      	ldrh	r3, [r4, #12]
   87982:	065b      	lsls	r3, r3, #25
   87984:	f53f ac98 	bmi.w	872b8 <_vfiprintf_r+0x1e0>
   87988:	9809      	ldr	r0, [sp, #36]	; 0x24
   8798a:	b031      	add	sp, #196	; 0xc4
   8798c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87990:	9806      	ldr	r0, [sp, #24]
   87992:	9902      	ldr	r1, [sp, #8]
   87994:	aa13      	add	r2, sp, #76	; 0x4c
   87996:	f7ff fb63 	bl	87060 <__sprint_r.part.0>
   8799a:	2800      	cmp	r0, #0
   8799c:	d1ef      	bne.n	8797e <_vfiprintf_r+0x8a6>
   8799e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   879a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   879a2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   879a6:	9d04      	ldr	r5, [sp, #16]
   879a8:	45ab      	cmp	fp, r5
   879aa:	bfac      	ite	ge
   879ac:	445c      	addge	r4, fp
   879ae:	1964      	addlt	r4, r4, r5
   879b0:	9409      	str	r4, [sp, #36]	; 0x24
   879b2:	b132      	cbz	r2, 879c2 <_vfiprintf_r+0x8ea>
   879b4:	9806      	ldr	r0, [sp, #24]
   879b6:	9902      	ldr	r1, [sp, #8]
   879b8:	aa13      	add	r2, sp, #76	; 0x4c
   879ba:	f7ff fb51 	bl	87060 <__sprint_r.part.0>
   879be:	2800      	cmp	r0, #0
   879c0:	d1dd      	bne.n	8797e <_vfiprintf_r+0x8a6>
   879c2:	2000      	movs	r0, #0
   879c4:	9014      	str	r0, [sp, #80]	; 0x50
   879c6:	464e      	mov	r6, r9
   879c8:	f7ff bbb9 	b.w	8713e <_vfiprintf_r+0x66>
   879cc:	4650      	mov	r0, sl
   879ce:	4659      	mov	r1, fp
   879d0:	aa13      	add	r2, sp, #76	; 0x4c
   879d2:	f7ff fb45 	bl	87060 <__sprint_r.part.0>
   879d6:	2800      	cmp	r0, #0
   879d8:	d1d1      	bne.n	8797e <_vfiprintf_r+0x8a6>
   879da:	9914      	ldr	r1, [sp, #80]	; 0x50
   879dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   879de:	1c48      	adds	r0, r1, #1
   879e0:	464e      	mov	r6, r9
   879e2:	e768      	b.n	878b6 <_vfiprintf_r+0x7de>
   879e4:	2a00      	cmp	r2, #0
   879e6:	f040 80f7 	bne.w	87bd8 <_vfiprintf_r+0xb00>
   879ea:	9c05      	ldr	r4, [sp, #20]
   879ec:	2301      	movs	r3, #1
   879ee:	9720      	str	r7, [sp, #128]	; 0x80
   879f0:	9421      	str	r4, [sp, #132]	; 0x84
   879f2:	9415      	str	r4, [sp, #84]	; 0x54
   879f4:	4622      	mov	r2, r4
   879f6:	9314      	str	r3, [sp, #80]	; 0x50
   879f8:	464e      	mov	r6, r9
   879fa:	3608      	adds	r6, #8
   879fc:	e741      	b.n	87882 <_vfiprintf_r+0x7aa>
   879fe:	9d04      	ldr	r5, [sp, #16]
   87a00:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87a04:	ebcb 0405 	rsb	r4, fp, r5
   87a08:	2c00      	cmp	r4, #0
   87a0a:	f77f aef7 	ble.w	877fc <_vfiprintf_r+0x724>
   87a0e:	2c10      	cmp	r4, #16
   87a10:	4da6      	ldr	r5, [pc, #664]	; (87cac <_vfiprintf_r+0xbd4>)
   87a12:	f340 8170 	ble.w	87cf6 <_vfiprintf_r+0xc1e>
   87a16:	4629      	mov	r1, r5
   87a18:	f04f 0b10 	mov.w	fp, #16
   87a1c:	4625      	mov	r5, r4
   87a1e:	4664      	mov	r4, ip
   87a20:	46b4      	mov	ip, r6
   87a22:	460e      	mov	r6, r1
   87a24:	e006      	b.n	87a34 <_vfiprintf_r+0x95c>
   87a26:	1c98      	adds	r0, r3, #2
   87a28:	f10c 0c08 	add.w	ip, ip, #8
   87a2c:	460b      	mov	r3, r1
   87a2e:	3d10      	subs	r5, #16
   87a30:	2d10      	cmp	r5, #16
   87a32:	dd0f      	ble.n	87a54 <_vfiprintf_r+0x97c>
   87a34:	1c59      	adds	r1, r3, #1
   87a36:	3210      	adds	r2, #16
   87a38:	2907      	cmp	r1, #7
   87a3a:	9215      	str	r2, [sp, #84]	; 0x54
   87a3c:	e88c 0840 	stmia.w	ip, {r6, fp}
   87a40:	9114      	str	r1, [sp, #80]	; 0x50
   87a42:	ddf0      	ble.n	87a26 <_vfiprintf_r+0x94e>
   87a44:	b9ba      	cbnz	r2, 87a76 <_vfiprintf_r+0x99e>
   87a46:	3d10      	subs	r5, #16
   87a48:	2d10      	cmp	r5, #16
   87a4a:	f04f 0001 	mov.w	r0, #1
   87a4e:	4613      	mov	r3, r2
   87a50:	46cc      	mov	ip, r9
   87a52:	dcef      	bgt.n	87a34 <_vfiprintf_r+0x95c>
   87a54:	4633      	mov	r3, r6
   87a56:	4666      	mov	r6, ip
   87a58:	46a4      	mov	ip, r4
   87a5a:	462c      	mov	r4, r5
   87a5c:	461d      	mov	r5, r3
   87a5e:	4422      	add	r2, r4
   87a60:	2807      	cmp	r0, #7
   87a62:	9215      	str	r2, [sp, #84]	; 0x54
   87a64:	6035      	str	r5, [r6, #0]
   87a66:	6074      	str	r4, [r6, #4]
   87a68:	9014      	str	r0, [sp, #80]	; 0x50
   87a6a:	f300 80af 	bgt.w	87bcc <_vfiprintf_r+0xaf4>
   87a6e:	3608      	adds	r6, #8
   87a70:	1c41      	adds	r1, r0, #1
   87a72:	4603      	mov	r3, r0
   87a74:	e6c2      	b.n	877fc <_vfiprintf_r+0x724>
   87a76:	9806      	ldr	r0, [sp, #24]
   87a78:	9902      	ldr	r1, [sp, #8]
   87a7a:	aa13      	add	r2, sp, #76	; 0x4c
   87a7c:	f7ff faf0 	bl	87060 <__sprint_r.part.0>
   87a80:	2800      	cmp	r0, #0
   87a82:	f47f af7c 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87a86:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87a88:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87a8a:	1c58      	adds	r0, r3, #1
   87a8c:	46cc      	mov	ip, r9
   87a8e:	e7ce      	b.n	87a2e <_vfiprintf_r+0x956>
   87a90:	2a00      	cmp	r2, #0
   87a92:	d179      	bne.n	87b88 <_vfiprintf_r+0xab0>
   87a94:	4619      	mov	r1, r3
   87a96:	464e      	mov	r6, r9
   87a98:	4613      	mov	r3, r2
   87a9a:	e69c      	b.n	877d6 <_vfiprintf_r+0x6fe>
   87a9c:	2a00      	cmp	r2, #0
   87a9e:	f040 8084 	bne.w	87baa <_vfiprintf_r+0xad2>
   87aa2:	2101      	movs	r1, #1
   87aa4:	4613      	mov	r3, r2
   87aa6:	464e      	mov	r6, r9
   87aa8:	e6a4      	b.n	877f4 <_vfiprintf_r+0x71c>
   87aaa:	464f      	mov	r7, r9
   87aac:	e448      	b.n	87340 <_vfiprintf_r+0x268>
   87aae:	2d00      	cmp	r5, #0
   87ab0:	bf08      	it	eq
   87ab2:	2c0a      	cmpeq	r4, #10
   87ab4:	d246      	bcs.n	87b44 <_vfiprintf_r+0xa6c>
   87ab6:	3430      	adds	r4, #48	; 0x30
   87ab8:	af30      	add	r7, sp, #192	; 0xc0
   87aba:	f807 4d41 	strb.w	r4, [r7, #-65]!
   87abe:	ebc7 0309 	rsb	r3, r7, r9
   87ac2:	9305      	str	r3, [sp, #20]
   87ac4:	e43c      	b.n	87340 <_vfiprintf_r+0x268>
   87ac6:	2302      	movs	r3, #2
   87ac8:	e417      	b.n	872fa <_vfiprintf_r+0x222>
   87aca:	2a00      	cmp	r2, #0
   87acc:	f040 80af 	bne.w	87c2e <_vfiprintf_r+0xb56>
   87ad0:	4613      	mov	r3, r2
   87ad2:	2101      	movs	r1, #1
   87ad4:	464e      	mov	r6, r9
   87ad6:	e66d      	b.n	877b4 <_vfiprintf_r+0x6dc>
   87ad8:	4644      	mov	r4, r8
   87ada:	f7ff bb58 	b.w	8718e <_vfiprintf_r+0xb6>
   87ade:	9806      	ldr	r0, [sp, #24]
   87ae0:	9902      	ldr	r1, [sp, #8]
   87ae2:	aa13      	add	r2, sp, #76	; 0x4c
   87ae4:	f7ff fabc 	bl	87060 <__sprint_r.part.0>
   87ae8:	2800      	cmp	r0, #0
   87aea:	f47f af48 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87aee:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87af0:	464e      	mov	r6, r9
   87af2:	e6c6      	b.n	87882 <_vfiprintf_r+0x7aa>
   87af4:	9d08      	ldr	r5, [sp, #32]
   87af6:	682c      	ldr	r4, [r5, #0]
   87af8:	3504      	adds	r5, #4
   87afa:	9508      	str	r5, [sp, #32]
   87afc:	2500      	movs	r5, #0
   87afe:	f7ff bbfc 	b.w	872fa <_vfiprintf_r+0x222>
   87b02:	9d08      	ldr	r5, [sp, #32]
   87b04:	2301      	movs	r3, #1
   87b06:	682c      	ldr	r4, [r5, #0]
   87b08:	3504      	adds	r5, #4
   87b0a:	9508      	str	r5, [sp, #32]
   87b0c:	2500      	movs	r5, #0
   87b0e:	f7ff bbf4 	b.w	872fa <_vfiprintf_r+0x222>
   87b12:	9d08      	ldr	r5, [sp, #32]
   87b14:	682c      	ldr	r4, [r5, #0]
   87b16:	3504      	adds	r5, #4
   87b18:	9508      	str	r5, [sp, #32]
   87b1a:	2500      	movs	r5, #0
   87b1c:	e525      	b.n	8756a <_vfiprintf_r+0x492>
   87b1e:	9d08      	ldr	r5, [sp, #32]
   87b20:	682c      	ldr	r4, [r5, #0]
   87b22:	3504      	adds	r5, #4
   87b24:	9508      	str	r5, [sp, #32]
   87b26:	17e5      	asrs	r5, r4, #31
   87b28:	4622      	mov	r2, r4
   87b2a:	462b      	mov	r3, r5
   87b2c:	e48e      	b.n	8744c <_vfiprintf_r+0x374>
   87b2e:	9806      	ldr	r0, [sp, #24]
   87b30:	9902      	ldr	r1, [sp, #8]
   87b32:	aa13      	add	r2, sp, #76	; 0x4c
   87b34:	f7ff fa94 	bl	87060 <__sprint_r.part.0>
   87b38:	2800      	cmp	r0, #0
   87b3a:	f47f af20 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87b3e:	464e      	mov	r6, r9
   87b40:	f7ff bb9a 	b.w	87278 <_vfiprintf_r+0x1a0>
   87b44:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   87b48:	9603      	str	r6, [sp, #12]
   87b4a:	465e      	mov	r6, fp
   87b4c:	46e3      	mov	fp, ip
   87b4e:	4620      	mov	r0, r4
   87b50:	4629      	mov	r1, r5
   87b52:	220a      	movs	r2, #10
   87b54:	2300      	movs	r3, #0
   87b56:	f7fe fd6b 	bl	86630 <__aeabi_uldivmod>
   87b5a:	3230      	adds	r2, #48	; 0x30
   87b5c:	7032      	strb	r2, [r6, #0]
   87b5e:	4620      	mov	r0, r4
   87b60:	4629      	mov	r1, r5
   87b62:	220a      	movs	r2, #10
   87b64:	2300      	movs	r3, #0
   87b66:	f7fe fd63 	bl	86630 <__aeabi_uldivmod>
   87b6a:	4604      	mov	r4, r0
   87b6c:	460d      	mov	r5, r1
   87b6e:	ea54 0005 	orrs.w	r0, r4, r5
   87b72:	4637      	mov	r7, r6
   87b74:	f106 36ff 	add.w	r6, r6, #4294967295
   87b78:	d1e9      	bne.n	87b4e <_vfiprintf_r+0xa76>
   87b7a:	ebc7 0309 	rsb	r3, r7, r9
   87b7e:	46dc      	mov	ip, fp
   87b80:	9e03      	ldr	r6, [sp, #12]
   87b82:	9305      	str	r3, [sp, #20]
   87b84:	f7ff bbdc 	b.w	87340 <_vfiprintf_r+0x268>
   87b88:	9806      	ldr	r0, [sp, #24]
   87b8a:	9902      	ldr	r1, [sp, #8]
   87b8c:	aa13      	add	r2, sp, #76	; 0x4c
   87b8e:	f8cd c004 	str.w	ip, [sp, #4]
   87b92:	f7ff fa65 	bl	87060 <__sprint_r.part.0>
   87b96:	f8dd c004 	ldr.w	ip, [sp, #4]
   87b9a:	2800      	cmp	r0, #0
   87b9c:	f47f aeef 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87ba0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87ba2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87ba4:	1c59      	adds	r1, r3, #1
   87ba6:	464e      	mov	r6, r9
   87ba8:	e615      	b.n	877d6 <_vfiprintf_r+0x6fe>
   87baa:	9806      	ldr	r0, [sp, #24]
   87bac:	9902      	ldr	r1, [sp, #8]
   87bae:	aa13      	add	r2, sp, #76	; 0x4c
   87bb0:	f8cd c004 	str.w	ip, [sp, #4]
   87bb4:	f7ff fa54 	bl	87060 <__sprint_r.part.0>
   87bb8:	f8dd c004 	ldr.w	ip, [sp, #4]
   87bbc:	2800      	cmp	r0, #0
   87bbe:	f47f aede 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87bc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87bc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87bc6:	1c59      	adds	r1, r3, #1
   87bc8:	464e      	mov	r6, r9
   87bca:	e613      	b.n	877f4 <_vfiprintf_r+0x71c>
   87bcc:	2a00      	cmp	r2, #0
   87bce:	d156      	bne.n	87c7e <_vfiprintf_r+0xba6>
   87bd0:	2101      	movs	r1, #1
   87bd2:	4613      	mov	r3, r2
   87bd4:	464e      	mov	r6, r9
   87bd6:	e611      	b.n	877fc <_vfiprintf_r+0x724>
   87bd8:	9806      	ldr	r0, [sp, #24]
   87bda:	9902      	ldr	r1, [sp, #8]
   87bdc:	aa13      	add	r2, sp, #76	; 0x4c
   87bde:	f7ff fa3f 	bl	87060 <__sprint_r.part.0>
   87be2:	2800      	cmp	r0, #0
   87be4:	f47f aecb 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87be8:	9914      	ldr	r1, [sp, #80]	; 0x50
   87bea:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87bec:	3101      	adds	r1, #1
   87bee:	464e      	mov	r6, r9
   87bf0:	e639      	b.n	87866 <_vfiprintf_r+0x78e>
   87bf2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   87bf6:	4264      	negs	r4, r4
   87bf8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   87bfc:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   87c00:	f8cd b01c 	str.w	fp, [sp, #28]
   87c04:	f8cd c014 	str.w	ip, [sp, #20]
   87c08:	2301      	movs	r3, #1
   87c0a:	f7ff bb7e 	b.w	8730a <_vfiprintf_r+0x232>
   87c0e:	f01a 0f10 	tst.w	sl, #16
   87c12:	d11d      	bne.n	87c50 <_vfiprintf_r+0xb78>
   87c14:	f01a 0f40 	tst.w	sl, #64	; 0x40
   87c18:	d058      	beq.n	87ccc <_vfiprintf_r+0xbf4>
   87c1a:	9d08      	ldr	r5, [sp, #32]
   87c1c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   87c20:	682b      	ldr	r3, [r5, #0]
   87c22:	3504      	adds	r5, #4
   87c24:	9508      	str	r5, [sp, #32]
   87c26:	f8a3 b000 	strh.w	fp, [r3]
   87c2a:	f7ff ba88 	b.w	8713e <_vfiprintf_r+0x66>
   87c2e:	9806      	ldr	r0, [sp, #24]
   87c30:	9902      	ldr	r1, [sp, #8]
   87c32:	aa13      	add	r2, sp, #76	; 0x4c
   87c34:	f8cd c004 	str.w	ip, [sp, #4]
   87c38:	f7ff fa12 	bl	87060 <__sprint_r.part.0>
   87c3c:	f8dd c004 	ldr.w	ip, [sp, #4]
   87c40:	2800      	cmp	r0, #0
   87c42:	f47f ae9c 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87c46:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87c48:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87c4a:	1c59      	adds	r1, r3, #1
   87c4c:	464e      	mov	r6, r9
   87c4e:	e5b1      	b.n	877b4 <_vfiprintf_r+0x6dc>
   87c50:	f8dd b020 	ldr.w	fp, [sp, #32]
   87c54:	9c09      	ldr	r4, [sp, #36]	; 0x24
   87c56:	f8db 3000 	ldr.w	r3, [fp]
   87c5a:	f10b 0b04 	add.w	fp, fp, #4
   87c5e:	f8cd b020 	str.w	fp, [sp, #32]
   87c62:	601c      	str	r4, [r3, #0]
   87c64:	f7ff ba6b 	b.w	8713e <_vfiprintf_r+0x66>
   87c68:	9408      	str	r4, [sp, #32]
   87c6a:	f7ff f997 	bl	86f9c <strlen>
   87c6e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   87c72:	9005      	str	r0, [sp, #20]
   87c74:	9407      	str	r4, [sp, #28]
   87c76:	f04f 0c00 	mov.w	ip, #0
   87c7a:	f7ff bb61 	b.w	87340 <_vfiprintf_r+0x268>
   87c7e:	9806      	ldr	r0, [sp, #24]
   87c80:	9902      	ldr	r1, [sp, #8]
   87c82:	aa13      	add	r2, sp, #76	; 0x4c
   87c84:	f8cd c004 	str.w	ip, [sp, #4]
   87c88:	f7ff f9ea 	bl	87060 <__sprint_r.part.0>
   87c8c:	f8dd c004 	ldr.w	ip, [sp, #4]
   87c90:	2800      	cmp	r0, #0
   87c92:	f47f ae74 	bne.w	8797e <_vfiprintf_r+0x8a6>
   87c96:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87c98:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87c9a:	1c59      	adds	r1, r3, #1
   87c9c:	464e      	mov	r6, r9
   87c9e:	e5ad      	b.n	877fc <_vfiprintf_r+0x724>
   87ca0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87ca2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87ca4:	3301      	adds	r3, #1
   87ca6:	4d02      	ldr	r5, [pc, #8]	; (87cb0 <_vfiprintf_r+0xbd8>)
   87ca8:	f7ff bb9a 	b.w	873e0 <_vfiprintf_r+0x308>
   87cac:	0008b310 	.word	0x0008b310
   87cb0:	0008b320 	.word	0x0008b320
   87cb4:	f1bc 0f06 	cmp.w	ip, #6
   87cb8:	bf34      	ite	cc
   87cba:	4663      	movcc	r3, ip
   87cbc:	2306      	movcs	r3, #6
   87cbe:	9408      	str	r4, [sp, #32]
   87cc0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   87cc4:	9305      	str	r3, [sp, #20]
   87cc6:	9403      	str	r4, [sp, #12]
   87cc8:	4f16      	ldr	r7, [pc, #88]	; (87d24 <_vfiprintf_r+0xc4c>)
   87cca:	e472      	b.n	875b2 <_vfiprintf_r+0x4da>
   87ccc:	9c08      	ldr	r4, [sp, #32]
   87cce:	9d09      	ldr	r5, [sp, #36]	; 0x24
   87cd0:	6823      	ldr	r3, [r4, #0]
   87cd2:	3404      	adds	r4, #4
   87cd4:	9408      	str	r4, [sp, #32]
   87cd6:	601d      	str	r5, [r3, #0]
   87cd8:	f7ff ba31 	b.w	8713e <_vfiprintf_r+0x66>
   87cdc:	9814      	ldr	r0, [sp, #80]	; 0x50
   87cde:	4d12      	ldr	r5, [pc, #72]	; (87d28 <_vfiprintf_r+0xc50>)
   87ce0:	3001      	adds	r0, #1
   87ce2:	e5fc      	b.n	878de <_vfiprintf_r+0x806>
   87ce4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   87ce8:	f8cd c014 	str.w	ip, [sp, #20]
   87cec:	9507      	str	r5, [sp, #28]
   87cee:	9408      	str	r4, [sp, #32]
   87cf0:	4684      	mov	ip, r0
   87cf2:	f7ff bb25 	b.w	87340 <_vfiprintf_r+0x268>
   87cf6:	4608      	mov	r0, r1
   87cf8:	e6b1      	b.n	87a5e <_vfiprintf_r+0x986>
   87cfa:	46a0      	mov	r8, r4
   87cfc:	2500      	movs	r5, #0
   87cfe:	f7ff ba5a 	b.w	871b6 <_vfiprintf_r+0xde>
   87d02:	f8dd b020 	ldr.w	fp, [sp, #32]
   87d06:	f898 3001 	ldrb.w	r3, [r8, #1]
   87d0a:	f8db 5000 	ldr.w	r5, [fp]
   87d0e:	f10b 0204 	add.w	r2, fp, #4
   87d12:	2d00      	cmp	r5, #0
   87d14:	9208      	str	r2, [sp, #32]
   87d16:	46a0      	mov	r8, r4
   87d18:	f6bf aa4b 	bge.w	871b2 <_vfiprintf_r+0xda>
   87d1c:	f04f 35ff 	mov.w	r5, #4294967295
   87d20:	f7ff ba47 	b.w	871b2 <_vfiprintf_r+0xda>
   87d24:	0008b308 	.word	0x0008b308
   87d28:	0008b320 	.word	0x0008b320

00087d2c <__sbprintf>:
   87d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87d30:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   87d32:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   87d36:	4688      	mov	r8, r1
   87d38:	9719      	str	r7, [sp, #100]	; 0x64
   87d3a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   87d3e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   87d42:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   87d46:	9707      	str	r7, [sp, #28]
   87d48:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   87d4c:	ac1a      	add	r4, sp, #104	; 0x68
   87d4e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   87d52:	f02a 0a02 	bic.w	sl, sl, #2
   87d56:	2600      	movs	r6, #0
   87d58:	4669      	mov	r1, sp
   87d5a:	9400      	str	r4, [sp, #0]
   87d5c:	9404      	str	r4, [sp, #16]
   87d5e:	9502      	str	r5, [sp, #8]
   87d60:	9505      	str	r5, [sp, #20]
   87d62:	f8ad a00c 	strh.w	sl, [sp, #12]
   87d66:	f8ad 900e 	strh.w	r9, [sp, #14]
   87d6a:	9709      	str	r7, [sp, #36]	; 0x24
   87d6c:	9606      	str	r6, [sp, #24]
   87d6e:	4605      	mov	r5, r0
   87d70:	f7ff f9b2 	bl	870d8 <_vfiprintf_r>
   87d74:	1e04      	subs	r4, r0, #0
   87d76:	db07      	blt.n	87d88 <__sbprintf+0x5c>
   87d78:	4628      	mov	r0, r5
   87d7a:	4669      	mov	r1, sp
   87d7c:	f000 fdf6 	bl	8896c <_fflush_r>
   87d80:	42b0      	cmp	r0, r6
   87d82:	bf18      	it	ne
   87d84:	f04f 34ff 	movne.w	r4, #4294967295
   87d88:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   87d8c:	065b      	lsls	r3, r3, #25
   87d8e:	d505      	bpl.n	87d9c <__sbprintf+0x70>
   87d90:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   87d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87d98:	f8a8 300c 	strh.w	r3, [r8, #12]
   87d9c:	4620      	mov	r0, r4
   87d9e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   87da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87da6:	bf00      	nop

00087da8 <__svfiscanf_r>:
   87da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87dac:	460c      	mov	r4, r1
   87dae:	8989      	ldrh	r1, [r1, #12]
   87db0:	b0dd      	sub	sp, #372	; 0x174
   87db2:	048f      	lsls	r7, r1, #18
   87db4:	4683      	mov	fp, r0
   87db6:	9307      	str	r3, [sp, #28]
   87db8:	d406      	bmi.n	87dc8 <__svfiscanf_r+0x20>
   87dba:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87dbc:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
   87dc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87dc4:	81a1      	strh	r1, [r4, #12]
   87dc6:	6663      	str	r3, [r4, #100]	; 0x64
   87dc8:	4690      	mov	r8, r2
   87dca:	f818 3b01 	ldrb.w	r3, [r8], #1
   87dce:	2600      	movs	r6, #0
   87dd0:	9606      	str	r6, [sp, #24]
   87dd2:	9609      	str	r6, [sp, #36]	; 0x24
   87dd4:	4635      	mov	r5, r6
   87dd6:	960a      	str	r6, [sp, #40]	; 0x28
   87dd8:	4f8f      	ldr	r7, [pc, #572]	; (88018 <__svfiscanf_r+0x270>)
   87dda:	930f      	str	r3, [sp, #60]	; 0x3c
   87ddc:	b32b      	cbz	r3, 87e2a <__svfiscanf_r+0x82>
   87dde:	6839      	ldr	r1, [r7, #0]
   87de0:	18c8      	adds	r0, r1, r3
   87de2:	7840      	ldrb	r0, [r0, #1]
   87de4:	f000 0008 	and.w	r0, r0, #8
   87de8:	f000 09ff 	and.w	r9, r0, #255	; 0xff
   87dec:	b308      	cbz	r0, 87e32 <__svfiscanf_r+0x8a>
   87dee:	6862      	ldr	r2, [r4, #4]
   87df0:	e00c      	b.n	87e0c <__svfiscanf_r+0x64>
   87df2:	6823      	ldr	r3, [r4, #0]
   87df4:	683a      	ldr	r2, [r7, #0]
   87df6:	7819      	ldrb	r1, [r3, #0]
   87df8:	3301      	adds	r3, #1
   87dfa:	440a      	add	r2, r1
   87dfc:	7852      	ldrb	r2, [r2, #1]
   87dfe:	0716      	lsls	r6, r2, #28
   87e00:	d50c      	bpl.n	87e1c <__svfiscanf_r+0x74>
   87e02:	6862      	ldr	r2, [r4, #4]
   87e04:	3501      	adds	r5, #1
   87e06:	3a01      	subs	r2, #1
   87e08:	6023      	str	r3, [r4, #0]
   87e0a:	6062      	str	r2, [r4, #4]
   87e0c:	2a00      	cmp	r2, #0
   87e0e:	dcf0      	bgt.n	87df2 <__svfiscanf_r+0x4a>
   87e10:	4658      	mov	r0, fp
   87e12:	4621      	mov	r1, r4
   87e14:	f002 f894 	bl	89f40 <__srefill_r>
   87e18:	2800      	cmp	r0, #0
   87e1a:	d0ea      	beq.n	87df2 <__svfiscanf_r+0x4a>
   87e1c:	4642      	mov	r2, r8
   87e1e:	4690      	mov	r8, r2
   87e20:	f818 3b01 	ldrb.w	r3, [r8], #1
   87e24:	930f      	str	r3, [sp, #60]	; 0x3c
   87e26:	2b00      	cmp	r3, #0
   87e28:	d1d9      	bne.n	87dde <__svfiscanf_r+0x36>
   87e2a:	980a      	ldr	r0, [sp, #40]	; 0x28
   87e2c:	b05d      	add	sp, #372	; 0x174
   87e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87e32:	2b25      	cmp	r3, #37	; 0x25
   87e34:	f040 8089 	bne.w	87f4a <__svfiscanf_r+0x1a2>
   87e38:	7853      	ldrb	r3, [r2, #1]
   87e3a:	464e      	mov	r6, r9
   87e3c:	f108 0201 	add.w	r2, r8, #1
   87e40:	2b78      	cmp	r3, #120	; 0x78
   87e42:	f200 81a5 	bhi.w	88190 <__svfiscanf_r+0x3e8>
   87e46:	e8df f013 	tbh	[pc, r3, lsl #1]
   87e4a:	0079      	.short	0x0079
   87e4c:	01a301a3 	.word	0x01a301a3
   87e50:	01a301a3 	.word	0x01a301a3
   87e54:	01a301a3 	.word	0x01a301a3
   87e58:	01a301a3 	.word	0x01a301a3
   87e5c:	01a301a3 	.word	0x01a301a3
   87e60:	01a301a3 	.word	0x01a301a3
   87e64:	01a301a3 	.word	0x01a301a3
   87e68:	01a301a3 	.word	0x01a301a3
   87e6c:	01a301a3 	.word	0x01a301a3
   87e70:	01a301a3 	.word	0x01a301a3
   87e74:	01a301a3 	.word	0x01a301a3
   87e78:	01a301a3 	.word	0x01a301a3
   87e7c:	01a301a3 	.word	0x01a301a3
   87e80:	01a301a3 	.word	0x01a301a3
   87e84:	01a301a3 	.word	0x01a301a3
   87e88:	01a301a3 	.word	0x01a301a3
   87e8c:	01a301a3 	.word	0x01a301a3
   87e90:	01a301a3 	.word	0x01a301a3
   87e94:	01a3007e 	.word	0x01a3007e
   87e98:	01a301a3 	.word	0x01a301a3
   87e9c:	017901a3 	.word	0x017901a3
   87ea0:	01a301a3 	.word	0x01a301a3
   87ea4:	01a301a3 	.word	0x01a301a3
   87ea8:	016f01a3 	.word	0x016f01a3
   87eac:	016f016f 	.word	0x016f016f
   87eb0:	016f016f 	.word	0x016f016f
   87eb4:	016f016f 	.word	0x016f016f
   87eb8:	016f016f 	.word	0x016f016f
   87ebc:	01a3016f 	.word	0x01a3016f
   87ec0:	01a301a3 	.word	0x01a301a3
   87ec4:	01a301a3 	.word	0x01a301a3
   87ec8:	01a301a3 	.word	0x01a301a3
   87ecc:	01a301a3 	.word	0x01a301a3
   87ed0:	016b01a3 	.word	0x016b01a3
   87ed4:	01a301a3 	.word	0x01a301a3
   87ed8:	01a301a3 	.word	0x01a301a3
   87edc:	01a301a3 	.word	0x01a301a3
   87ee0:	016501a3 	.word	0x016501a3
   87ee4:	01a301a3 	.word	0x01a301a3
   87ee8:	01a30161 	.word	0x01a30161
   87eec:	01a301a3 	.word	0x01a301a3
   87ef0:	01a301a3 	.word	0x01a301a3
   87ef4:	01a301a3 	.word	0x01a301a3
   87ef8:	015701a3 	.word	0x015701a3
   87efc:	01a301a3 	.word	0x01a301a3
   87f00:	01a3014c 	.word	0x01a3014c
   87f04:	01a301a3 	.word	0x01a301a3
   87f08:	01a301a3 	.word	0x01a301a3
   87f0c:	01a301a3 	.word	0x01a301a3
   87f10:	013e0146 	.word	0x013e0146
   87f14:	01a301a3 	.word	0x01a301a3
   87f18:	013801a3 	.word	0x013801a3
   87f1c:	01a30130 	.word	0x01a30130
   87f20:	012701a3 	.word	0x012701a3
   87f24:	010d01a3 	.word	0x010d01a3
   87f28:	011d0105 	.word	0x011d0105
   87f2c:	01a301a3 	.word	0x01a301a3
   87f30:	01a300eb 	.word	0x01a300eb
   87f34:	01a30093 	.word	0x01a30093
   87f38:	015701a3 	.word	0x015701a3
   87f3c:	f04f 30ff 	mov.w	r0, #4294967295
   87f40:	b05d      	add	sp, #372	; 0x174
   87f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87f46:	9205      	str	r2, [sp, #20]
   87f48:	4690      	mov	r8, r2
   87f4a:	6863      	ldr	r3, [r4, #4]
   87f4c:	2b00      	cmp	r3, #0
   87f4e:	f340 8343 	ble.w	885d8 <__svfiscanf_r+0x830>
   87f52:	6823      	ldr	r3, [r4, #0]
   87f54:	f818 2c01 	ldrb.w	r2, [r8, #-1]
   87f58:	7819      	ldrb	r1, [r3, #0]
   87f5a:	4291      	cmp	r1, r2
   87f5c:	f47f af65 	bne.w	87e2a <__svfiscanf_r+0x82>
   87f60:	6862      	ldr	r2, [r4, #4]
   87f62:	3301      	adds	r3, #1
   87f64:	3a01      	subs	r2, #1
   87f66:	6062      	str	r2, [r4, #4]
   87f68:	6023      	str	r3, [r4, #0]
   87f6a:	3501      	adds	r5, #1
   87f6c:	4642      	mov	r2, r8
   87f6e:	e756      	b.n	87e1e <__svfiscanf_r+0x76>
   87f70:	492a      	ldr	r1, [pc, #168]	; (8801c <__svfiscanf_r+0x274>)
   87f72:	9205      	str	r2, [sp, #20]
   87f74:	220a      	movs	r2, #10
   87f76:	9106      	str	r1, [sp, #24]
   87f78:	9209      	str	r2, [sp, #36]	; 0x24
   87f7a:	f04f 0803 	mov.w	r8, #3
   87f7e:	6863      	ldr	r3, [r4, #4]
   87f80:	2b00      	cmp	r3, #0
   87f82:	dd53      	ble.n	8802c <__svfiscanf_r+0x284>
   87f84:	f019 0f40 	tst.w	r9, #64	; 0x40
   87f88:	d034      	beq.n	87ff4 <__svfiscanf_r+0x24c>
   87f8a:	f1b8 0f02 	cmp.w	r8, #2
   87f8e:	f000 81f0 	beq.w	88372 <__svfiscanf_r+0x5ca>
   87f92:	f1b8 0f03 	cmp.w	r8, #3
   87f96:	f000 813a 	beq.w	8820e <__svfiscanf_r+0x466>
   87f9a:	f1b8 0f01 	cmp.w	r8, #1
   87f9e:	f000 8106 	beq.w	881ae <__svfiscanf_r+0x406>
   87fa2:	2e00      	cmp	r6, #0
   87fa4:	bf08      	it	eq
   87fa6:	2601      	moveq	r6, #1
   87fa8:	f019 0801 	ands.w	r8, r9, #1
   87fac:	f040 8265 	bne.w	8847a <__svfiscanf_r+0x6d2>
   87fb0:	f019 0f10 	tst.w	r9, #16
   87fb4:	d109      	bne.n	87fca <__svfiscanf_r+0x222>
   87fb6:	e2f7      	b.n	885a8 <__svfiscanf_r+0x800>
   87fb8:	441a      	add	r2, r3
   87fba:	6022      	str	r2, [r4, #0]
   87fbc:	4498      	add	r8, r3
   87fbe:	1af6      	subs	r6, r6, r3
   87fc0:	f001 ffbe 	bl	89f40 <__srefill_r>
   87fc4:	2800      	cmp	r0, #0
   87fc6:	f040 82e8 	bne.w	8859a <__svfiscanf_r+0x7f2>
   87fca:	6863      	ldr	r3, [r4, #4]
   87fcc:	4658      	mov	r0, fp
   87fce:	42b3      	cmp	r3, r6
   87fd0:	4621      	mov	r1, r4
   87fd2:	6822      	ldr	r2, [r4, #0]
   87fd4:	dbf0      	blt.n	87fb8 <__svfiscanf_r+0x210>
   87fd6:	1b9b      	subs	r3, r3, r6
   87fd8:	4432      	add	r2, r6
   87fda:	6063      	str	r3, [r4, #4]
   87fdc:	44b0      	add	r8, r6
   87fde:	6022      	str	r2, [r4, #0]
   87fe0:	4445      	add	r5, r8
   87fe2:	f8dd 8014 	ldr.w	r8, [sp, #20]
   87fe6:	4642      	mov	r2, r8
   87fe8:	e719      	b.n	87e1e <__svfiscanf_r+0x76>
   87fea:	4658      	mov	r0, fp
   87fec:	4621      	mov	r1, r4
   87fee:	f001 ffa7 	bl	89f40 <__srefill_r>
   87ff2:	bb08      	cbnz	r0, 88038 <__svfiscanf_r+0x290>
   87ff4:	6839      	ldr	r1, [r7, #0]
   87ff6:	6823      	ldr	r3, [r4, #0]
   87ff8:	e000      	b.n	87ffc <__svfiscanf_r+0x254>
   87ffa:	6023      	str	r3, [r4, #0]
   87ffc:	781a      	ldrb	r2, [r3, #0]
   87ffe:	3301      	adds	r3, #1
   88000:	440a      	add	r2, r1
   88002:	7852      	ldrb	r2, [r2, #1]
   88004:	0710      	lsls	r0, r2, #28
   88006:	d5c0      	bpl.n	87f8a <__svfiscanf_r+0x1e2>
   88008:	6862      	ldr	r2, [r4, #4]
   8800a:	3501      	adds	r5, #1
   8800c:	3a01      	subs	r2, #1
   8800e:	2a00      	cmp	r2, #0
   88010:	6062      	str	r2, [r4, #4]
   88012:	dcf2      	bgt.n	87ffa <__svfiscanf_r+0x252>
   88014:	e7e9      	b.n	87fea <__svfiscanf_r+0x242>
   88016:	bf00      	nop
   88018:	2007066c 	.word	0x2007066c
   8801c:	0008a41d 	.word	0x0008a41d
   88020:	6863      	ldr	r3, [r4, #4]
   88022:	9205      	str	r2, [sp, #20]
   88024:	2b00      	cmp	r3, #0
   88026:	f04f 0802 	mov.w	r8, #2
   8802a:	dcab      	bgt.n	87f84 <__svfiscanf_r+0x1dc>
   8802c:	4658      	mov	r0, fp
   8802e:	4621      	mov	r1, r4
   88030:	f001 ff86 	bl	89f40 <__srefill_r>
   88034:	2800      	cmp	r0, #0
   88036:	d0a5      	beq.n	87f84 <__svfiscanf_r+0x1dc>
   88038:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8803a:	2e00      	cmp	r6, #0
   8803c:	f43f af7e 	beq.w	87f3c <__svfiscanf_r+0x194>
   88040:	89a3      	ldrh	r3, [r4, #12]
   88042:	4630      	mov	r0, r6
   88044:	f013 0f40 	tst.w	r3, #64	; 0x40
   88048:	bf18      	it	ne
   8804a:	f04f 30ff 	movne.w	r0, #4294967295
   8804e:	b05d      	add	sp, #372	; 0x174
   88050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88054:	9205      	str	r2, [sp, #20]
   88056:	4b8f      	ldr	r3, [pc, #572]	; (88294 <__svfiscanf_r+0x4ec>)
   88058:	2008      	movs	r0, #8
   8805a:	9306      	str	r3, [sp, #24]
   8805c:	9009      	str	r0, [sp, #36]	; 0x24
   8805e:	f04f 0803 	mov.w	r8, #3
   88062:	e78c      	b.n	87f7e <__svfiscanf_r+0x1d6>
   88064:	f019 0f10 	tst.w	r9, #16
   88068:	9205      	str	r2, [sp, #20]
   8806a:	f040 808d 	bne.w	88188 <__svfiscanf_r+0x3e0>
   8806e:	f019 0f04 	tst.w	r9, #4
   88072:	f000 82cc 	beq.w	8860e <__svfiscanf_r+0x866>
   88076:	9e07      	ldr	r6, [sp, #28]
   88078:	4690      	mov	r8, r2
   8807a:	6833      	ldr	r3, [r6, #0]
   8807c:	3604      	adds	r6, #4
   8807e:	801d      	strh	r5, [r3, #0]
   88080:	9607      	str	r6, [sp, #28]
   88082:	e6cb      	b.n	87e1c <__svfiscanf_r+0x74>
   88084:	4983      	ldr	r1, [pc, #524]	; (88294 <__svfiscanf_r+0x4ec>)
   88086:	9205      	str	r2, [sp, #20]
   88088:	2210      	movs	r2, #16
   8808a:	f449 7908 	orr.w	r9, r9, #544	; 0x220
   8808e:	9106      	str	r1, [sp, #24]
   88090:	9209      	str	r2, [sp, #36]	; 0x24
   88092:	f04f 0803 	mov.w	r8, #3
   88096:	e772      	b.n	87f7e <__svfiscanf_r+0x1d6>
   88098:	f898 3001 	ldrb.w	r3, [r8, #1]
   8809c:	2b6c      	cmp	r3, #108	; 0x6c
   8809e:	f000 82af 	beq.w	88600 <__svfiscanf_r+0x858>
   880a2:	f049 0901 	orr.w	r9, r9, #1
   880a6:	4690      	mov	r8, r2
   880a8:	e6c8      	b.n	87e3c <__svfiscanf_r+0x94>
   880aa:	9205      	str	r2, [sp, #20]
   880ac:	4a7a      	ldr	r2, [pc, #488]	; (88298 <__svfiscanf_r+0x4f0>)
   880ae:	2300      	movs	r3, #0
   880b0:	9206      	str	r2, [sp, #24]
   880b2:	9309      	str	r3, [sp, #36]	; 0x24
   880b4:	f04f 0803 	mov.w	r8, #3
   880b8:	e761      	b.n	87f7e <__svfiscanf_r+0x1d6>
   880ba:	f898 3001 	ldrb.w	r3, [r8, #1]
   880be:	f049 0904 	orr.w	r9, r9, #4
   880c2:	4690      	mov	r8, r2
   880c4:	e6ba      	b.n	87e3c <__svfiscanf_r+0x94>
   880c6:	9205      	str	r2, [sp, #20]
   880c8:	4973      	ldr	r1, [pc, #460]	; (88298 <__svfiscanf_r+0x4f0>)
   880ca:	220a      	movs	r2, #10
   880cc:	9106      	str	r1, [sp, #24]
   880ce:	9209      	str	r2, [sp, #36]	; 0x24
   880d0:	f04f 0803 	mov.w	r8, #3
   880d4:	e753      	b.n	87f7e <__svfiscanf_r+0x1d6>
   880d6:	9205      	str	r2, [sp, #20]
   880d8:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   880dc:	f04f 0800 	mov.w	r8, #0
   880e0:	e74d      	b.n	87f7e <__svfiscanf_r+0x1d6>
   880e2:	4611      	mov	r1, r2
   880e4:	a81c      	add	r0, sp, #112	; 0x70
   880e6:	9205      	str	r2, [sp, #20]
   880e8:	f001 ffc6 	bl	8a078 <__sccl>
   880ec:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   880f0:	9005      	str	r0, [sp, #20]
   880f2:	f04f 0801 	mov.w	r8, #1
   880f6:	e742      	b.n	87f7e <__svfiscanf_r+0x1d6>
   880f8:	4b66      	ldr	r3, [pc, #408]	; (88294 <__svfiscanf_r+0x4ec>)
   880fa:	2010      	movs	r0, #16
   880fc:	9205      	str	r2, [sp, #20]
   880fe:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   88102:	9306      	str	r3, [sp, #24]
   88104:	9009      	str	r0, [sp, #36]	; 0x24
   88106:	f04f 0803 	mov.w	r8, #3
   8810a:	e738      	b.n	87f7e <__svfiscanf_r+0x1d6>
   8810c:	9205      	str	r2, [sp, #20]
   8810e:	f049 0901 	orr.w	r9, r9, #1
   88112:	e7a0      	b.n	88056 <__svfiscanf_r+0x2ae>
   88114:	f898 3001 	ldrb.w	r3, [r8, #1]
   88118:	f049 0902 	orr.w	r9, r9, #2
   8811c:	4690      	mov	r8, r2
   8811e:	e68d      	b.n	87e3c <__svfiscanf_r+0x94>
   88120:	9205      	str	r2, [sp, #20]
   88122:	f049 0901 	orr.w	r9, r9, #1
   88126:	e7cf      	b.n	880c8 <__svfiscanf_r+0x320>
   88128:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   8812c:	eb03 0346 	add.w	r3, r3, r6, lsl #1
   88130:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
   88134:	f898 3001 	ldrb.w	r3, [r8, #1]
   88138:	4690      	mov	r8, r2
   8813a:	e67f      	b.n	87e3c <__svfiscanf_r+0x94>
   8813c:	f898 3001 	ldrb.w	r3, [r8, #1]
   88140:	f049 0910 	orr.w	r9, r9, #16
   88144:	4690      	mov	r8, r2
   88146:	e679      	b.n	87e3c <__svfiscanf_r+0x94>
   88148:	a810      	add	r0, sp, #64	; 0x40
   8814a:	2100      	movs	r1, #0
   8814c:	2208      	movs	r2, #8
   8814e:	900b      	str	r0, [sp, #44]	; 0x2c
   88150:	f7fe fe1a 	bl	86d88 <memset>
   88154:	f019 0a10 	ands.w	sl, r9, #16
   88158:	f000 8209 	beq.w	8856e <__svfiscanf_r+0x7c6>
   8815c:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
   88160:	2200      	movs	r2, #0
   88162:	4690      	mov	r8, r2
   88164:	6822      	ldr	r2, [r4, #0]
   88166:	683b      	ldr	r3, [r7, #0]
   88168:	7812      	ldrb	r2, [r2, #0]
   8816a:	4413      	add	r3, r2
   8816c:	785b      	ldrb	r3, [r3, #1]
   8816e:	071b      	lsls	r3, r3, #28
   88170:	d402      	bmi.n	88178 <__svfiscanf_r+0x3d0>
   88172:	2e00      	cmp	r6, #0
   88174:	f040 827e 	bne.w	88674 <__svfiscanf_r+0x8cc>
   88178:	f1ba 0f00 	cmp.w	sl, #0
   8817c:	d104      	bne.n	88188 <__svfiscanf_r+0x3e0>
   8817e:	f8c9 a000 	str.w	sl, [r9]
   88182:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   88184:	3601      	adds	r6, #1
   88186:	960a      	str	r6, [sp, #40]	; 0x28
   88188:	f8dd 8014 	ldr.w	r8, [sp, #20]
   8818c:	4642      	mov	r2, r8
   8818e:	e646      	b.n	87e1e <__svfiscanf_r+0x76>
   88190:	440b      	add	r3, r1
   88192:	785b      	ldrb	r3, [r3, #1]
   88194:	9205      	str	r2, [sp, #20]
   88196:	f003 0303 	and.w	r3, r3, #3
   8819a:	2b01      	cmp	r3, #1
   8819c:	f000 822d 	beq.w	885fa <__svfiscanf_r+0x852>
   881a0:	483d      	ldr	r0, [pc, #244]	; (88298 <__svfiscanf_r+0x4f0>)
   881a2:	210a      	movs	r1, #10
   881a4:	9006      	str	r0, [sp, #24]
   881a6:	9109      	str	r1, [sp, #36]	; 0x24
   881a8:	f04f 0803 	mov.w	r8, #3
   881ac:	e6e7      	b.n	87f7e <__svfiscanf_r+0x1d6>
   881ae:	2e00      	cmp	r6, #0
   881b0:	bf08      	it	eq
   881b2:	f04f 36ff 	moveq.w	r6, #4294967295
   881b6:	f019 0f10 	tst.w	r9, #16
   881ba:	f000 8130 	beq.w	8841e <__svfiscanf_r+0x676>
   881be:	6823      	ldr	r3, [r4, #0]
   881c0:	f04f 0800 	mov.w	r8, #0
   881c4:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   881c8:	781a      	ldrb	r2, [r3, #0]
   881ca:	3301      	adds	r3, #1
   881cc:	f819 2002 	ldrb.w	r2, [r9, r2]
   881d0:	b1c2      	cbz	r2, 88204 <__svfiscanf_r+0x45c>
   881d2:	6862      	ldr	r2, [r4, #4]
   881d4:	f108 0801 	add.w	r8, r8, #1
   881d8:	3a01      	subs	r2, #1
   881da:	4546      	cmp	r6, r8
   881dc:	6023      	str	r3, [r4, #0]
   881de:	6062      	str	r2, [r4, #4]
   881e0:	f43f aefe 	beq.w	87fe0 <__svfiscanf_r+0x238>
   881e4:	2a00      	cmp	r2, #0
   881e6:	dcef      	bgt.n	881c8 <__svfiscanf_r+0x420>
   881e8:	4658      	mov	r0, fp
   881ea:	4621      	mov	r1, r4
   881ec:	f001 fea8 	bl	89f40 <__srefill_r>
   881f0:	2800      	cmp	r0, #0
   881f2:	f47f aef5 	bne.w	87fe0 <__svfiscanf_r+0x238>
   881f6:	6823      	ldr	r3, [r4, #0]
   881f8:	781a      	ldrb	r2, [r3, #0]
   881fa:	3301      	adds	r3, #1
   881fc:	f819 2002 	ldrb.w	r2, [r9, r2]
   88200:	2a00      	cmp	r2, #0
   88202:	d1e6      	bne.n	881d2 <__svfiscanf_r+0x42a>
   88204:	f1b8 0f00 	cmp.w	r8, #0
   88208:	f47f aeea 	bne.w	87fe0 <__svfiscanf_r+0x238>
   8820c:	e60d      	b.n	87e2a <__svfiscanf_r+0x82>
   8820e:	1e73      	subs	r3, r6, #1
   88210:	2b26      	cmp	r3, #38	; 0x26
   88212:	bf8c      	ite	hi
   88214:	f1a6 0327 	subhi.w	r3, r6, #39	; 0x27
   88218:	2300      	movls	r3, #0
   8821a:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
   8821e:	f04f 0000 	mov.w	r0, #0
   88222:	46ac      	mov	ip, r5
   88224:	bf88      	it	hi
   88226:	2627      	movhi	r6, #39	; 0x27
   88228:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8822a:	f449 6958 	orr.w	r9, r9, #3456	; 0xd80
   8822e:	46d0      	mov	r8, sl
   88230:	9008      	str	r0, [sp, #32]
   88232:	9309      	str	r3, [sp, #36]	; 0x24
   88234:	6820      	ldr	r0, [r4, #0]
   88236:	7801      	ldrb	r1, [r0, #0]
   88238:	f1a1 022b 	sub.w	r2, r1, #43	; 0x2b
   8823c:	2a4d      	cmp	r2, #77	; 0x4d
   8823e:	d844      	bhi.n	882ca <__svfiscanf_r+0x522>
   88240:	e8df f002 	tbb	[pc, r2]
   88244:	43914391 	.word	0x43914391
   88248:	60606643 	.word	0x60606643
   8824c:	60606060 	.word	0x60606060
   88250:	438b8b60 	.word	0x438b8b60
   88254:	43434343 	.word	0x43434343
   88258:	5b5b4343 	.word	0x5b5b4343
   8825c:	5b5b5b5b 	.word	0x5b5b5b5b
   88260:	43434343 	.word	0x43434343
   88264:	43434343 	.word	0x43434343
   88268:	43434343 	.word	0x43434343
   8826c:	43434343 	.word	0x43434343
   88270:	43432c43 	.word	0x43432c43
   88274:	43434343 	.word	0x43434343
   88278:	5b5b4343 	.word	0x5b5b4343
   8827c:	5b5b5b5b 	.word	0x5b5b5b5b
   88280:	43434343 	.word	0x43434343
   88284:	43434343 	.word	0x43434343
   88288:	43434343 	.word	0x43434343
   8828c:	43434343 	.word	0x43434343
   88290:	2c43      	.short	0x2c43
   88292:	bf00      	nop
   88294:	0008a41d 	.word	0x0008a41d
   88298:	0008a16d 	.word	0x0008a16d
   8829c:	f409 62c0 	and.w	r2, r9, #1536	; 0x600
   882a0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   882a4:	d111      	bne.n	882ca <__svfiscanf_r+0x522>
   882a6:	f429 7900 	bic.w	r9, r9, #512	; 0x200
   882aa:	f449 69a0 	orr.w	r9, r9, #1280	; 0x500
   882ae:	2510      	movs	r5, #16
   882b0:	6862      	ldr	r2, [r4, #4]
   882b2:	f888 1000 	strb.w	r1, [r8]
   882b6:	3a01      	subs	r2, #1
   882b8:	2a00      	cmp	r2, #0
   882ba:	f108 0801 	add.w	r8, r8, #1
   882be:	6062      	str	r2, [r4, #4]
   882c0:	dd40      	ble.n	88344 <__svfiscanf_r+0x59c>
   882c2:	3001      	adds	r0, #1
   882c4:	6020      	str	r0, [r4, #0]
   882c6:	3e01      	subs	r6, #1
   882c8:	d1b4      	bne.n	88234 <__svfiscanf_r+0x48c>
   882ca:	f419 7f80 	tst.w	r9, #256	; 0x100
   882ce:	9509      	str	r5, [sp, #36]	; 0x24
   882d0:	4665      	mov	r5, ip
   882d2:	d005      	beq.n	882e0 <__svfiscanf_r+0x538>
   882d4:	45d0      	cmp	r8, sl
   882d6:	f200 8187 	bhi.w	885e8 <__svfiscanf_r+0x840>
   882da:	45d0      	cmp	r8, sl
   882dc:	f43f ada5 	beq.w	87e2a <__svfiscanf_r+0x82>
   882e0:	f019 0610 	ands.w	r6, r9, #16
   882e4:	f000 8115 	beq.w	88512 <__svfiscanf_r+0x76a>
   882e8:	9e08      	ldr	r6, [sp, #32]
   882ea:	ebca 0308 	rsb	r3, sl, r8
   882ee:	f8dd 8014 	ldr.w	r8, [sp, #20]
   882f2:	4433      	add	r3, r6
   882f4:	441d      	add	r5, r3
   882f6:	4642      	mov	r2, r8
   882f8:	e591      	b.n	87e1e <__svfiscanf_r+0x76>
   882fa:	2d0a      	cmp	r5, #10
   882fc:	dde5      	ble.n	882ca <__svfiscanf_r+0x522>
   882fe:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   88302:	e7d5      	b.n	882b0 <__svfiscanf_r+0x508>
   88304:	4aa7      	ldr	r2, [pc, #668]	; (885a4 <__svfiscanf_r+0x7fc>)
   88306:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   8830a:	f932 5015 	ldrsh.w	r5, [r2, r5, lsl #1]
   8830e:	e7cf      	b.n	882b0 <__svfiscanf_r+0x508>
   88310:	f419 6f00 	tst.w	r9, #2048	; 0x800
   88314:	d0cc      	beq.n	882b0 <__svfiscanf_r+0x508>
   88316:	b915      	cbnz	r5, 8831e <__svfiscanf_r+0x576>
   88318:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   8831c:	2508      	movs	r5, #8
   8831e:	f419 6f80 	tst.w	r9, #1024	; 0x400
   88322:	f040 810a 	bne.w	8853a <__svfiscanf_r+0x792>
   88326:	9a09      	ldr	r2, [sp, #36]	; 0x24
   88328:	f429 7960 	bic.w	r9, r9, #896	; 0x380
   8832c:	b112      	cbz	r2, 88334 <__svfiscanf_r+0x58c>
   8832e:	3a01      	subs	r2, #1
   88330:	9209      	str	r2, [sp, #36]	; 0x24
   88332:	3601      	adds	r6, #1
   88334:	6862      	ldr	r2, [r4, #4]
   88336:	9b08      	ldr	r3, [sp, #32]
   88338:	3a01      	subs	r2, #1
   8833a:	3301      	adds	r3, #1
   8833c:	2a00      	cmp	r2, #0
   8833e:	9308      	str	r3, [sp, #32]
   88340:	6062      	str	r2, [r4, #4]
   88342:	dcbe      	bgt.n	882c2 <__svfiscanf_r+0x51a>
   88344:	4658      	mov	r0, fp
   88346:	4621      	mov	r1, r4
   88348:	f8cd c010 	str.w	ip, [sp, #16]
   8834c:	f001 fdf8 	bl	89f40 <__srefill_r>
   88350:	f8dd c010 	ldr.w	ip, [sp, #16]
   88354:	2800      	cmp	r0, #0
   88356:	d0b6      	beq.n	882c6 <__svfiscanf_r+0x51e>
   88358:	e7b7      	b.n	882ca <__svfiscanf_r+0x522>
   8835a:	4b92      	ldr	r3, [pc, #584]	; (885a4 <__svfiscanf_r+0x7fc>)
   8835c:	f933 5015 	ldrsh.w	r5, [r3, r5, lsl #1]
   88360:	2d08      	cmp	r5, #8
   88362:	dccc      	bgt.n	882fe <__svfiscanf_r+0x556>
   88364:	e7b1      	b.n	882ca <__svfiscanf_r+0x522>
   88366:	f019 0f80 	tst.w	r9, #128	; 0x80
   8836a:	d0ae      	beq.n	882ca <__svfiscanf_r+0x522>
   8836c:	f029 0980 	bic.w	r9, r9, #128	; 0x80
   88370:	e79e      	b.n	882b0 <__svfiscanf_r+0x508>
   88372:	2e00      	cmp	r6, #0
   88374:	bf08      	it	eq
   88376:	f04f 36ff 	moveq.w	r6, #4294967295
   8837a:	f019 0801 	ands.w	r8, r9, #1
   8837e:	f47f aee3 	bne.w	88148 <__svfiscanf_r+0x3a0>
   88382:	f019 0f10 	tst.w	r9, #16
   88386:	d135      	bne.n	883f4 <__svfiscanf_r+0x64c>
   88388:	9807      	ldr	r0, [sp, #28]
   8838a:	f8d0 8000 	ldr.w	r8, [r0]
   8838e:	f100 0904 	add.w	r9, r0, #4
   88392:	46c2      	mov	sl, r8
   88394:	6823      	ldr	r3, [r4, #0]
   88396:	683a      	ldr	r2, [r7, #0]
   88398:	7818      	ldrb	r0, [r3, #0]
   8839a:	1c59      	adds	r1, r3, #1
   8839c:	4402      	add	r2, r0
   8839e:	7852      	ldrb	r2, [r2, #1]
   883a0:	0712      	lsls	r2, r2, #28
   883a2:	d411      	bmi.n	883c8 <__svfiscanf_r+0x620>
   883a4:	6862      	ldr	r2, [r4, #4]
   883a6:	6021      	str	r1, [r4, #0]
   883a8:	3a01      	subs	r2, #1
   883aa:	6062      	str	r2, [r4, #4]
   883ac:	781b      	ldrb	r3, [r3, #0]
   883ae:	3e01      	subs	r6, #1
   883b0:	f80a 3b01 	strb.w	r3, [sl], #1
   883b4:	d008      	beq.n	883c8 <__svfiscanf_r+0x620>
   883b6:	6863      	ldr	r3, [r4, #4]
   883b8:	2b00      	cmp	r3, #0
   883ba:	dceb      	bgt.n	88394 <__svfiscanf_r+0x5ec>
   883bc:	4658      	mov	r0, fp
   883be:	4621      	mov	r1, r4
   883c0:	f001 fdbe 	bl	89f40 <__srefill_r>
   883c4:	2800      	cmp	r0, #0
   883c6:	d0e5      	beq.n	88394 <__svfiscanf_r+0x5ec>
   883c8:	ebc8 080a 	rsb	r8, r8, sl
   883cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   883ce:	4445      	add	r5, r8
   883d0:	f8dd 8014 	ldr.w	r8, [sp, #20]
   883d4:	2300      	movs	r3, #0
   883d6:	3601      	adds	r6, #1
   883d8:	960a      	str	r6, [sp, #40]	; 0x28
   883da:	f8cd 901c 	str.w	r9, [sp, #28]
   883de:	f88a 3000 	strb.w	r3, [sl]
   883e2:	4642      	mov	r2, r8
   883e4:	e51b      	b.n	87e1e <__svfiscanf_r+0x76>
   883e6:	4658      	mov	r0, fp
   883e8:	4621      	mov	r1, r4
   883ea:	f001 fda9 	bl	89f40 <__srefill_r>
   883ee:	2800      	cmp	r0, #0
   883f0:	f47f adf6 	bne.w	87fe0 <__svfiscanf_r+0x238>
   883f4:	6839      	ldr	r1, [r7, #0]
   883f6:	6823      	ldr	r3, [r4, #0]
   883f8:	781a      	ldrb	r2, [r3, #0]
   883fa:	3301      	adds	r3, #1
   883fc:	440a      	add	r2, r1
   883fe:	7852      	ldrb	r2, [r2, #1]
   88400:	0710      	lsls	r0, r2, #28
   88402:	f53f aded 	bmi.w	87fe0 <__svfiscanf_r+0x238>
   88406:	6862      	ldr	r2, [r4, #4]
   88408:	f108 0801 	add.w	r8, r8, #1
   8840c:	3a01      	subs	r2, #1
   8840e:	4546      	cmp	r6, r8
   88410:	6023      	str	r3, [r4, #0]
   88412:	6062      	str	r2, [r4, #4]
   88414:	f43f ade4 	beq.w	87fe0 <__svfiscanf_r+0x238>
   88418:	2a00      	cmp	r2, #0
   8841a:	dced      	bgt.n	883f8 <__svfiscanf_r+0x650>
   8841c:	e7e3      	b.n	883e6 <__svfiscanf_r+0x63e>
   8841e:	9807      	ldr	r0, [sp, #28]
   88420:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   88424:	f8d0 8000 	ldr.w	r8, [r0]
   88428:	1d02      	adds	r2, r0, #4
   8842a:	9207      	str	r2, [sp, #28]
   8842c:	46c2      	mov	sl, r8
   8842e:	6823      	ldr	r3, [r4, #0]
   88430:	781a      	ldrb	r2, [r3, #0]
   88432:	1c59      	adds	r1, r3, #1
   88434:	f819 2002 	ldrb.w	r2, [r9, r2]
   88438:	b1a2      	cbz	r2, 88464 <__svfiscanf_r+0x6bc>
   8843a:	6862      	ldr	r2, [r4, #4]
   8843c:	6021      	str	r1, [r4, #0]
   8843e:	3a01      	subs	r2, #1
   88440:	6062      	str	r2, [r4, #4]
   88442:	781b      	ldrb	r3, [r3, #0]
   88444:	3e01      	subs	r6, #1
   88446:	f80a 3b01 	strb.w	r3, [sl], #1
   8844a:	d00b      	beq.n	88464 <__svfiscanf_r+0x6bc>
   8844c:	6863      	ldr	r3, [r4, #4]
   8844e:	2b00      	cmp	r3, #0
   88450:	dced      	bgt.n	8842e <__svfiscanf_r+0x686>
   88452:	4658      	mov	r0, fp
   88454:	4621      	mov	r1, r4
   88456:	f001 fd73 	bl	89f40 <__srefill_r>
   8845a:	2800      	cmp	r0, #0
   8845c:	d0e7      	beq.n	8842e <__svfiscanf_r+0x686>
   8845e:	45d0      	cmp	r8, sl
   88460:	f43f adea 	beq.w	88038 <__svfiscanf_r+0x290>
   88464:	ebba 0808 	subs.w	r8, sl, r8
   88468:	f43f acdf 	beq.w	87e2a <__svfiscanf_r+0x82>
   8846c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8846e:	2300      	movs	r3, #0
   88470:	3601      	adds	r6, #1
   88472:	960a      	str	r6, [sp, #40]	; 0x28
   88474:	f88a 3000 	strb.w	r3, [sl]
   88478:	e5b2      	b.n	87fe0 <__svfiscanf_r+0x238>
   8847a:	aa10      	add	r2, sp, #64	; 0x40
   8847c:	920b      	str	r2, [sp, #44]	; 0x2c
   8847e:	4610      	mov	r0, r2
   88480:	2100      	movs	r1, #0
   88482:	2208      	movs	r2, #8
   88484:	f7fe fc80 	bl	86d88 <memset>
   88488:	f019 0310 	ands.w	r3, r9, #16
   8848c:	930d      	str	r3, [sp, #52]	; 0x34
   8848e:	d074      	beq.n	8857a <__svfiscanf_r+0x7d2>
   88490:	f04f 0900 	mov.w	r9, #0
   88494:	f04f 0a00 	mov.w	sl, #0
   88498:	9508      	str	r5, [sp, #32]
   8849a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   8849c:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
   884a0:	f10d 0848 	add.w	r8, sp, #72	; 0x48
   884a4:	46d3      	mov	fp, sl
   884a6:	f000 ff4f 	bl	89348 <__locale_mb_cur_max>
   884aa:	4558      	cmp	r0, fp
   884ac:	f43f adc4 	beq.w	88038 <__svfiscanf_r+0x290>
   884b0:	6823      	ldr	r3, [r4, #0]
   884b2:	6861      	ldr	r1, [r4, #4]
   884b4:	f813 eb01 	ldrb.w	lr, [r3], #1
   884b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   884ba:	3901      	subs	r1, #1
   884bc:	f10b 0a01 	add.w	sl, fp, #1
   884c0:	6023      	str	r3, [r4, #0]
   884c2:	4642      	mov	r2, r8
   884c4:	9000      	str	r0, [sp, #0]
   884c6:	4653      	mov	r3, sl
   884c8:	6061      	str	r1, [r4, #4]
   884ca:	980c      	ldr	r0, [sp, #48]	; 0x30
   884cc:	4649      	mov	r1, r9
   884ce:	f808 e00b 	strb.w	lr, [r8, fp]
   884d2:	f001 fa53 	bl	8997c <_mbrtowc_r>
   884d6:	1c41      	adds	r1, r0, #1
   884d8:	f43f adae 	beq.w	88038 <__svfiscanf_r+0x290>
   884dc:	2800      	cmp	r0, #0
   884de:	d155      	bne.n	8858c <__svfiscanf_r+0x7e4>
   884e0:	b90d      	cbnz	r5, 884e6 <__svfiscanf_r+0x73e>
   884e2:	f8c9 5000 	str.w	r5, [r9]
   884e6:	9908      	ldr	r1, [sp, #32]
   884e8:	3e01      	subs	r6, #1
   884ea:	4451      	add	r1, sl
   884ec:	9108      	str	r1, [sp, #32]
   884ee:	2d00      	cmp	r5, #0
   884f0:	d150      	bne.n	88594 <__svfiscanf_r+0x7ec>
   884f2:	f109 0904 	add.w	r9, r9, #4
   884f6:	46ab      	mov	fp, r5
   884f8:	6863      	ldr	r3, [r4, #4]
   884fa:	2b00      	cmp	r3, #0
   884fc:	dd29      	ble.n	88552 <__svfiscanf_r+0x7aa>
   884fe:	2e00      	cmp	r6, #0
   88500:	d1d1      	bne.n	884a6 <__svfiscanf_r+0x6fe>
   88502:	9d08      	ldr	r5, [sp, #32]
   88504:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   88508:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   8850a:	2e00      	cmp	r6, #0
   8850c:	f43f ae39 	beq.w	88182 <__svfiscanf_r+0x3da>
   88510:	e63a      	b.n	88188 <__svfiscanf_r+0x3e0>
   88512:	4632      	mov	r2, r6
   88514:	f888 6000 	strb.w	r6, [r8]
   88518:	4658      	mov	r0, fp
   8851a:	4651      	mov	r1, sl
   8851c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8851e:	9e06      	ldr	r6, [sp, #24]
   88520:	47b0      	blx	r6
   88522:	f019 0f20 	tst.w	r9, #32
   88526:	d00b      	beq.n	88540 <__svfiscanf_r+0x798>
   88528:	9e07      	ldr	r6, [sp, #28]
   8852a:	6833      	ldr	r3, [r6, #0]
   8852c:	3604      	adds	r6, #4
   8852e:	9607      	str	r6, [sp, #28]
   88530:	6018      	str	r0, [r3, #0]
   88532:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   88534:	3601      	adds	r6, #1
   88536:	960a      	str	r6, [sp, #40]	; 0x28
   88538:	e6d6      	b.n	882e8 <__svfiscanf_r+0x540>
   8853a:	f429 69b0 	bic.w	r9, r9, #1408	; 0x580
   8853e:	e6b7      	b.n	882b0 <__svfiscanf_r+0x508>
   88540:	f019 0f04 	tst.w	r9, #4
   88544:	d07e      	beq.n	88644 <__svfiscanf_r+0x89c>
   88546:	9e07      	ldr	r6, [sp, #28]
   88548:	6833      	ldr	r3, [r6, #0]
   8854a:	3604      	adds	r6, #4
   8854c:	9607      	str	r6, [sp, #28]
   8854e:	8018      	strh	r0, [r3, #0]
   88550:	e7ef      	b.n	88532 <__svfiscanf_r+0x78a>
   88552:	980c      	ldr	r0, [sp, #48]	; 0x30
   88554:	4621      	mov	r1, r4
   88556:	f001 fcf3 	bl	89f40 <__srefill_r>
   8855a:	2800      	cmp	r0, #0
   8855c:	d0cf      	beq.n	884fe <__svfiscanf_r+0x756>
   8855e:	46da      	mov	sl, fp
   88560:	9d08      	ldr	r5, [sp, #32]
   88562:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   88566:	f1ba 0f00 	cmp.w	sl, #0
   8856a:	d0cd      	beq.n	88508 <__svfiscanf_r+0x760>
   8856c:	e564      	b.n	88038 <__svfiscanf_r+0x290>
   8856e:	9907      	ldr	r1, [sp, #28]
   88570:	f8d1 9000 	ldr.w	r9, [r1]
   88574:	3104      	adds	r1, #4
   88576:	9107      	str	r1, [sp, #28]
   88578:	e5f2      	b.n	88160 <__svfiscanf_r+0x3b8>
   8857a:	f8dd e01c 	ldr.w	lr, [sp, #28]
   8857e:	f8de 9000 	ldr.w	r9, [lr]
   88582:	f10e 0e04 	add.w	lr, lr, #4
   88586:	f8cd e01c 	str.w	lr, [sp, #28]
   8858a:	e783      	b.n	88494 <__svfiscanf_r+0x6ec>
   8858c:	3002      	adds	r0, #2
   8858e:	d1aa      	bne.n	884e6 <__svfiscanf_r+0x73e>
   88590:	46d3      	mov	fp, sl
   88592:	e7b1      	b.n	884f8 <__svfiscanf_r+0x750>
   88594:	f04f 0b00 	mov.w	fp, #0
   88598:	e7ae      	b.n	884f8 <__svfiscanf_r+0x750>
   8859a:	f1b8 0f00 	cmp.w	r8, #0
   8859e:	f47f ad1f 	bne.w	87fe0 <__svfiscanf_r+0x238>
   885a2:	e549      	b.n	88038 <__svfiscanf_r+0x290>
   885a4:	0008b330 	.word	0x0008b330
   885a8:	f8dd e01c 	ldr.w	lr, [sp, #28]
   885ac:	4633      	mov	r3, r6
   885ae:	f8de 1000 	ldr.w	r1, [lr]
   885b2:	4658      	mov	r0, fp
   885b4:	9400      	str	r4, [sp, #0]
   885b6:	2201      	movs	r2, #1
   885b8:	f000 fafc 	bl	88bb4 <_fread_r>
   885bc:	9e07      	ldr	r6, [sp, #28]
   885be:	1d33      	adds	r3, r6, #4
   885c0:	2800      	cmp	r0, #0
   885c2:	f43f ad39 	beq.w	88038 <__svfiscanf_r+0x290>
   885c6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   885c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
   885cc:	3601      	adds	r6, #1
   885ce:	4405      	add	r5, r0
   885d0:	960a      	str	r6, [sp, #40]	; 0x28
   885d2:	9307      	str	r3, [sp, #28]
   885d4:	4642      	mov	r2, r8
   885d6:	e422      	b.n	87e1e <__svfiscanf_r+0x76>
   885d8:	4658      	mov	r0, fp
   885da:	4621      	mov	r1, r4
   885dc:	f001 fcb0 	bl	89f40 <__srefill_r>
   885e0:	2800      	cmp	r0, #0
   885e2:	f43f acb6 	beq.w	87f52 <__svfiscanf_r+0x1aa>
   885e6:	e527      	b.n	88038 <__svfiscanf_r+0x290>
   885e8:	f818 1c01 	ldrb.w	r1, [r8, #-1]
   885ec:	4658      	mov	r0, fp
   885ee:	4622      	mov	r2, r4
   885f0:	f002 f8b2 	bl	8a758 <_ungetc_r>
   885f4:	f108 38ff 	add.w	r8, r8, #4294967295
   885f8:	e66f      	b.n	882da <__svfiscanf_r+0x532>
   885fa:	f049 0901 	orr.w	r9, r9, #1
   885fe:	e5cf      	b.n	881a0 <__svfiscanf_r+0x3f8>
   88600:	f898 3002 	ldrb.w	r3, [r8, #2]
   88604:	f049 0902 	orr.w	r9, r9, #2
   88608:	f108 0802 	add.w	r8, r8, #2
   8860c:	e416      	b.n	87e3c <__svfiscanf_r+0x94>
   8860e:	f019 0f01 	tst.w	r9, #1
   88612:	d10e      	bne.n	88632 <__svfiscanf_r+0x88a>
   88614:	f019 0f02 	tst.w	r9, #2
   88618:	d00b      	beq.n	88632 <__svfiscanf_r+0x88a>
   8861a:	9e07      	ldr	r6, [sp, #28]
   8861c:	462a      	mov	r2, r5
   8861e:	6831      	ldr	r1, [r6, #0]
   88620:	17eb      	asrs	r3, r5, #31
   88622:	3604      	adds	r6, #4
   88624:	f8dd 8014 	ldr.w	r8, [sp, #20]
   88628:	9607      	str	r6, [sp, #28]
   8862a:	e9c1 2300 	strd	r2, r3, [r1]
   8862e:	f7ff bbf5 	b.w	87e1c <__svfiscanf_r+0x74>
   88632:	9e07      	ldr	r6, [sp, #28]
   88634:	f8dd 8014 	ldr.w	r8, [sp, #20]
   88638:	6833      	ldr	r3, [r6, #0]
   8863a:	3604      	adds	r6, #4
   8863c:	601d      	str	r5, [r3, #0]
   8863e:	9607      	str	r6, [sp, #28]
   88640:	f7ff bbec 	b.w	87e1c <__svfiscanf_r+0x74>
   88644:	f019 0201 	ands.w	r2, r9, #1
   88648:	f47f af6e 	bne.w	88528 <__svfiscanf_r+0x780>
   8864c:	f019 0f02 	tst.w	r9, #2
   88650:	f43f af6a 	beq.w	88528 <__svfiscanf_r+0x780>
   88654:	4b39      	ldr	r3, [pc, #228]	; (8873c <__svfiscanf_r+0x994>)
   88656:	9e06      	ldr	r6, [sp, #24]
   88658:	4658      	mov	r0, fp
   8865a:	429e      	cmp	r6, r3
   8865c:	4651      	mov	r1, sl
   8865e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88660:	d065      	beq.n	8872e <__svfiscanf_r+0x986>
   88662:	f001 fe0d 	bl	8a280 <_strtoll_r>
   88666:	9e07      	ldr	r6, [sp, #28]
   88668:	6833      	ldr	r3, [r6, #0]
   8866a:	3604      	adds	r6, #4
   8866c:	9607      	str	r6, [sp, #28]
   8866e:	e9c3 0100 	strd	r0, r1, [r3]
   88672:	e75e      	b.n	88532 <__svfiscanf_r+0x78a>
   88674:	f000 fe68 	bl	89348 <__locale_mb_cur_max>
   88678:	4540      	cmp	r0, r8
   8867a:	f43f acdd 	beq.w	88038 <__svfiscanf_r+0x290>
   8867e:	6823      	ldr	r3, [r4, #0]
   88680:	6861      	ldr	r1, [r4, #4]
   88682:	f813 2b01 	ldrb.w	r2, [r3], #1
   88686:	f108 0c01 	add.w	ip, r8, #1
   8868a:	6023      	str	r3, [r4, #0]
   8868c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8868e:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
   88692:	3901      	subs	r1, #1
   88694:	9300      	str	r3, [sp, #0]
   88696:	4658      	mov	r0, fp
   88698:	6061      	str	r1, [r4, #4]
   8869a:	f80e 2008 	strb.w	r2, [lr, r8]
   8869e:	4663      	mov	r3, ip
   886a0:	4672      	mov	r2, lr
   886a2:	4649      	mov	r1, r9
   886a4:	f8cd c010 	str.w	ip, [sp, #16]
   886a8:	f001 f968 	bl	8997c <_mbrtowc_r>
   886ac:	1c42      	adds	r2, r0, #1
   886ae:	f8dd c010 	ldr.w	ip, [sp, #16]
   886b2:	f43f acc1 	beq.w	88038 <__svfiscanf_r+0x290>
   886b6:	b198      	cbz	r0, 886e0 <__svfiscanf_r+0x938>
   886b8:	3002      	adds	r0, #2
   886ba:	bf08      	it	eq
   886bc:	46e0      	moveq	r8, ip
   886be:	d139      	bne.n	88734 <__svfiscanf_r+0x98c>
   886c0:	6863      	ldr	r3, [r4, #4]
   886c2:	2b00      	cmp	r3, #0
   886c4:	f73f ad4e 	bgt.w	88164 <__svfiscanf_r+0x3bc>
   886c8:	4658      	mov	r0, fp
   886ca:	4621      	mov	r1, r4
   886cc:	f001 fc38 	bl	89f40 <__srefill_r>
   886d0:	2800      	cmp	r0, #0
   886d2:	f43f ad47 	beq.w	88164 <__svfiscanf_r+0x3bc>
   886d6:	4642      	mov	r2, r8
   886d8:	2a00      	cmp	r2, #0
   886da:	f47f acad 	bne.w	88038 <__svfiscanf_r+0x290>
   886de:	e54b      	b.n	88178 <__svfiscanf_r+0x3d0>
   886e0:	f8c9 0000 	str.w	r0, [r9]
   886e4:	f8cd c010 	str.w	ip, [sp, #16]
   886e8:	f000 fe1c 	bl	89324 <iswspace>
   886ec:	f8dd c010 	ldr.w	ip, [sp, #16]
   886f0:	b190      	cbz	r0, 88718 <__svfiscanf_r+0x970>
   886f2:	46e0      	mov	r8, ip
   886f4:	f1bc 0f00 	cmp.w	ip, #0
   886f8:	f43f ad3e 	beq.w	88178 <__svfiscanf_r+0x3d0>
   886fc:	ae12      	add	r6, sp, #72	; 0x48
   886fe:	4466      	add	r6, ip
   88700:	f108 38ff 	add.w	r8, r8, #4294967295
   88704:	4658      	mov	r0, fp
   88706:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
   8870a:	4622      	mov	r2, r4
   8870c:	f002 f824 	bl	8a758 <_ungetc_r>
   88710:	f1b8 0f00 	cmp.w	r8, #0
   88714:	d1f4      	bne.n	88700 <__svfiscanf_r+0x958>
   88716:	e52f      	b.n	88178 <__svfiscanf_r+0x3d0>
   88718:	4465      	add	r5, ip
   8871a:	3e01      	subs	r6, #1
   8871c:	f1ba 0f00 	cmp.w	sl, #0
   88720:	d103      	bne.n	8872a <__svfiscanf_r+0x982>
   88722:	f109 0904 	add.w	r9, r9, #4
   88726:	46d0      	mov	r8, sl
   88728:	e7ca      	b.n	886c0 <__svfiscanf_r+0x918>
   8872a:	4680      	mov	r8, r0
   8872c:	e7c8      	b.n	886c0 <__svfiscanf_r+0x918>
   8872e:	f001 ff0d 	bl	8a54c <_strtoull_r>
   88732:	e798      	b.n	88666 <__svfiscanf_r+0x8be>
   88734:	f8d9 0000 	ldr.w	r0, [r9]
   88738:	e7d4      	b.n	886e4 <__svfiscanf_r+0x93c>
   8873a:	bf00      	nop
   8873c:	0008a41d 	.word	0x0008a41d

00088740 <__swsetup_r>:
   88740:	4b2f      	ldr	r3, [pc, #188]	; (88800 <__swsetup_r+0xc0>)
   88742:	b570      	push	{r4, r5, r6, lr}
   88744:	4606      	mov	r6, r0
   88746:	6818      	ldr	r0, [r3, #0]
   88748:	460c      	mov	r4, r1
   8874a:	b110      	cbz	r0, 88752 <__swsetup_r+0x12>
   8874c:	6b82      	ldr	r2, [r0, #56]	; 0x38
   8874e:	2a00      	cmp	r2, #0
   88750:	d036      	beq.n	887c0 <__swsetup_r+0x80>
   88752:	89a5      	ldrh	r5, [r4, #12]
   88754:	b2ab      	uxth	r3, r5
   88756:	0719      	lsls	r1, r3, #28
   88758:	d50c      	bpl.n	88774 <__swsetup_r+0x34>
   8875a:	6922      	ldr	r2, [r4, #16]
   8875c:	b1aa      	cbz	r2, 8878a <__swsetup_r+0x4a>
   8875e:	f013 0101 	ands.w	r1, r3, #1
   88762:	d01e      	beq.n	887a2 <__swsetup_r+0x62>
   88764:	6963      	ldr	r3, [r4, #20]
   88766:	2100      	movs	r1, #0
   88768:	425b      	negs	r3, r3
   8876a:	61a3      	str	r3, [r4, #24]
   8876c:	60a1      	str	r1, [r4, #8]
   8876e:	b1f2      	cbz	r2, 887ae <__swsetup_r+0x6e>
   88770:	2000      	movs	r0, #0
   88772:	bd70      	pop	{r4, r5, r6, pc}
   88774:	06da      	lsls	r2, r3, #27
   88776:	d53a      	bpl.n	887ee <__swsetup_r+0xae>
   88778:	075b      	lsls	r3, r3, #29
   8877a:	d424      	bmi.n	887c6 <__swsetup_r+0x86>
   8877c:	6922      	ldr	r2, [r4, #16]
   8877e:	f045 0308 	orr.w	r3, r5, #8
   88782:	81a3      	strh	r3, [r4, #12]
   88784:	b29b      	uxth	r3, r3
   88786:	2a00      	cmp	r2, #0
   88788:	d1e9      	bne.n	8875e <__swsetup_r+0x1e>
   8878a:	f403 7120 	and.w	r1, r3, #640	; 0x280
   8878e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   88792:	d0e4      	beq.n	8875e <__swsetup_r+0x1e>
   88794:	4630      	mov	r0, r6
   88796:	4621      	mov	r1, r4
   88798:	f000 fddc 	bl	89354 <__smakebuf_r>
   8879c:	89a3      	ldrh	r3, [r4, #12]
   8879e:	6922      	ldr	r2, [r4, #16]
   887a0:	e7dd      	b.n	8875e <__swsetup_r+0x1e>
   887a2:	0798      	lsls	r0, r3, #30
   887a4:	bf58      	it	pl
   887a6:	6961      	ldrpl	r1, [r4, #20]
   887a8:	60a1      	str	r1, [r4, #8]
   887aa:	2a00      	cmp	r2, #0
   887ac:	d1e0      	bne.n	88770 <__swsetup_r+0x30>
   887ae:	89a3      	ldrh	r3, [r4, #12]
   887b0:	061a      	lsls	r2, r3, #24
   887b2:	d5dd      	bpl.n	88770 <__swsetup_r+0x30>
   887b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   887b8:	81a3      	strh	r3, [r4, #12]
   887ba:	f04f 30ff 	mov.w	r0, #4294967295
   887be:	bd70      	pop	{r4, r5, r6, pc}
   887c0:	f000 f902 	bl	889c8 <__sinit>
   887c4:	e7c5      	b.n	88752 <__swsetup_r+0x12>
   887c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   887c8:	b149      	cbz	r1, 887de <__swsetup_r+0x9e>
   887ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
   887ce:	4299      	cmp	r1, r3
   887d0:	d003      	beq.n	887da <__swsetup_r+0x9a>
   887d2:	4630      	mov	r0, r6
   887d4:	f000 fb04 	bl	88de0 <_free_r>
   887d8:	89a5      	ldrh	r5, [r4, #12]
   887da:	2300      	movs	r3, #0
   887dc:	6323      	str	r3, [r4, #48]	; 0x30
   887de:	6922      	ldr	r2, [r4, #16]
   887e0:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   887e4:	2100      	movs	r1, #0
   887e6:	b2ad      	uxth	r5, r5
   887e8:	6022      	str	r2, [r4, #0]
   887ea:	6061      	str	r1, [r4, #4]
   887ec:	e7c7      	b.n	8877e <__swsetup_r+0x3e>
   887ee:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   887f2:	2309      	movs	r3, #9
   887f4:	6033      	str	r3, [r6, #0]
   887f6:	f04f 30ff 	mov.w	r0, #4294967295
   887fa:	81a5      	strh	r5, [r4, #12]
   887fc:	bd70      	pop	{r4, r5, r6, pc}
   887fe:	bf00      	nop
   88800:	20070668 	.word	0x20070668

00088804 <register_fini>:
   88804:	4b02      	ldr	r3, [pc, #8]	; (88810 <register_fini+0xc>)
   88806:	b113      	cbz	r3, 8880e <register_fini+0xa>
   88808:	4802      	ldr	r0, [pc, #8]	; (88814 <register_fini+0x10>)
   8880a:	f000 b805 	b.w	88818 <atexit>
   8880e:	4770      	bx	lr
   88810:	00000000 	.word	0x00000000
   88814:	00088ac5 	.word	0x00088ac5

00088818 <atexit>:
   88818:	4601      	mov	r1, r0
   8881a:	2000      	movs	r0, #0
   8881c:	4602      	mov	r2, r0
   8881e:	4603      	mov	r3, r0
   88820:	f002 b8a2 	b.w	8a968 <__register_exitproc>

00088824 <__sflush_r>:
   88824:	898b      	ldrh	r3, [r1, #12]
   88826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8882a:	b29a      	uxth	r2, r3
   8882c:	460d      	mov	r5, r1
   8882e:	0711      	lsls	r1, r2, #28
   88830:	4680      	mov	r8, r0
   88832:	d43c      	bmi.n	888ae <__sflush_r+0x8a>
   88834:	686a      	ldr	r2, [r5, #4]
   88836:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8883a:	2a00      	cmp	r2, #0
   8883c:	81ab      	strh	r3, [r5, #12]
   8883e:	dd59      	ble.n	888f4 <__sflush_r+0xd0>
   88840:	6aac      	ldr	r4, [r5, #40]	; 0x28
   88842:	2c00      	cmp	r4, #0
   88844:	d04b      	beq.n	888de <__sflush_r+0xba>
   88846:	b29b      	uxth	r3, r3
   88848:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   8884c:	2100      	movs	r1, #0
   8884e:	b292      	uxth	r2, r2
   88850:	f8d8 6000 	ldr.w	r6, [r8]
   88854:	f8c8 1000 	str.w	r1, [r8]
   88858:	2a00      	cmp	r2, #0
   8885a:	d04f      	beq.n	888fc <__sflush_r+0xd8>
   8885c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8885e:	075f      	lsls	r7, r3, #29
   88860:	d505      	bpl.n	8886e <__sflush_r+0x4a>
   88862:	6869      	ldr	r1, [r5, #4]
   88864:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   88866:	1a52      	subs	r2, r2, r1
   88868:	b10b      	cbz	r3, 8886e <__sflush_r+0x4a>
   8886a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8886c:	1ad2      	subs	r2, r2, r3
   8886e:	4640      	mov	r0, r8
   88870:	69e9      	ldr	r1, [r5, #28]
   88872:	2300      	movs	r3, #0
   88874:	47a0      	blx	r4
   88876:	1c44      	adds	r4, r0, #1
   88878:	d04a      	beq.n	88910 <__sflush_r+0xec>
   8887a:	89ab      	ldrh	r3, [r5, #12]
   8887c:	692a      	ldr	r2, [r5, #16]
   8887e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   88882:	b29b      	uxth	r3, r3
   88884:	2100      	movs	r1, #0
   88886:	602a      	str	r2, [r5, #0]
   88888:	04da      	lsls	r2, r3, #19
   8888a:	81ab      	strh	r3, [r5, #12]
   8888c:	6069      	str	r1, [r5, #4]
   8888e:	d44c      	bmi.n	8892a <__sflush_r+0x106>
   88890:	6b29      	ldr	r1, [r5, #48]	; 0x30
   88892:	f8c8 6000 	str.w	r6, [r8]
   88896:	b311      	cbz	r1, 888de <__sflush_r+0xba>
   88898:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8889c:	4299      	cmp	r1, r3
   8889e:	d002      	beq.n	888a6 <__sflush_r+0x82>
   888a0:	4640      	mov	r0, r8
   888a2:	f000 fa9d 	bl	88de0 <_free_r>
   888a6:	2000      	movs	r0, #0
   888a8:	6328      	str	r0, [r5, #48]	; 0x30
   888aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   888ae:	692e      	ldr	r6, [r5, #16]
   888b0:	b1ae      	cbz	r6, 888de <__sflush_r+0xba>
   888b2:	0791      	lsls	r1, r2, #30
   888b4:	682c      	ldr	r4, [r5, #0]
   888b6:	bf0c      	ite	eq
   888b8:	696b      	ldreq	r3, [r5, #20]
   888ba:	2300      	movne	r3, #0
   888bc:	602e      	str	r6, [r5, #0]
   888be:	1ba4      	subs	r4, r4, r6
   888c0:	60ab      	str	r3, [r5, #8]
   888c2:	e00a      	b.n	888da <__sflush_r+0xb6>
   888c4:	4632      	mov	r2, r6
   888c6:	4623      	mov	r3, r4
   888c8:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   888ca:	4640      	mov	r0, r8
   888cc:	69e9      	ldr	r1, [r5, #28]
   888ce:	47b8      	blx	r7
   888d0:	2800      	cmp	r0, #0
   888d2:	ebc0 0404 	rsb	r4, r0, r4
   888d6:	4406      	add	r6, r0
   888d8:	dd04      	ble.n	888e4 <__sflush_r+0xc0>
   888da:	2c00      	cmp	r4, #0
   888dc:	dcf2      	bgt.n	888c4 <__sflush_r+0xa0>
   888de:	2000      	movs	r0, #0
   888e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   888e4:	89ab      	ldrh	r3, [r5, #12]
   888e6:	f04f 30ff 	mov.w	r0, #4294967295
   888ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   888ee:	81ab      	strh	r3, [r5, #12]
   888f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   888f4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   888f6:	2a00      	cmp	r2, #0
   888f8:	dca2      	bgt.n	88840 <__sflush_r+0x1c>
   888fa:	e7f0      	b.n	888de <__sflush_r+0xba>
   888fc:	2301      	movs	r3, #1
   888fe:	4640      	mov	r0, r8
   88900:	69e9      	ldr	r1, [r5, #28]
   88902:	47a0      	blx	r4
   88904:	1c43      	adds	r3, r0, #1
   88906:	4602      	mov	r2, r0
   88908:	d01e      	beq.n	88948 <__sflush_r+0x124>
   8890a:	89ab      	ldrh	r3, [r5, #12]
   8890c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8890e:	e7a6      	b.n	8885e <__sflush_r+0x3a>
   88910:	f8d8 3000 	ldr.w	r3, [r8]
   88914:	b95b      	cbnz	r3, 8892e <__sflush_r+0x10a>
   88916:	89aa      	ldrh	r2, [r5, #12]
   88918:	6929      	ldr	r1, [r5, #16]
   8891a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8891e:	b292      	uxth	r2, r2
   88920:	606b      	str	r3, [r5, #4]
   88922:	04d3      	lsls	r3, r2, #19
   88924:	81aa      	strh	r2, [r5, #12]
   88926:	6029      	str	r1, [r5, #0]
   88928:	d5b2      	bpl.n	88890 <__sflush_r+0x6c>
   8892a:	6528      	str	r0, [r5, #80]	; 0x50
   8892c:	e7b0      	b.n	88890 <__sflush_r+0x6c>
   8892e:	2b1d      	cmp	r3, #29
   88930:	d001      	beq.n	88936 <__sflush_r+0x112>
   88932:	2b16      	cmp	r3, #22
   88934:	d113      	bne.n	8895e <__sflush_r+0x13a>
   88936:	89a9      	ldrh	r1, [r5, #12]
   88938:	692b      	ldr	r3, [r5, #16]
   8893a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8893e:	2200      	movs	r2, #0
   88940:	81a9      	strh	r1, [r5, #12]
   88942:	602b      	str	r3, [r5, #0]
   88944:	606a      	str	r2, [r5, #4]
   88946:	e7a3      	b.n	88890 <__sflush_r+0x6c>
   88948:	f8d8 3000 	ldr.w	r3, [r8]
   8894c:	2b00      	cmp	r3, #0
   8894e:	d0dc      	beq.n	8890a <__sflush_r+0xe6>
   88950:	2b1d      	cmp	r3, #29
   88952:	d001      	beq.n	88958 <__sflush_r+0x134>
   88954:	2b16      	cmp	r3, #22
   88956:	d1c5      	bne.n	888e4 <__sflush_r+0xc0>
   88958:	f8c8 6000 	str.w	r6, [r8]
   8895c:	e7bf      	b.n	888de <__sflush_r+0xba>
   8895e:	89ab      	ldrh	r3, [r5, #12]
   88960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88964:	81ab      	strh	r3, [r5, #12]
   88966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8896a:	bf00      	nop

0008896c <_fflush_r>:
   8896c:	b510      	push	{r4, lr}
   8896e:	4604      	mov	r4, r0
   88970:	b082      	sub	sp, #8
   88972:	b108      	cbz	r0, 88978 <_fflush_r+0xc>
   88974:	6b83      	ldr	r3, [r0, #56]	; 0x38
   88976:	b153      	cbz	r3, 8898e <_fflush_r+0x22>
   88978:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8897c:	b908      	cbnz	r0, 88982 <_fflush_r+0x16>
   8897e:	b002      	add	sp, #8
   88980:	bd10      	pop	{r4, pc}
   88982:	4620      	mov	r0, r4
   88984:	b002      	add	sp, #8
   88986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8898a:	f7ff bf4b 	b.w	88824 <__sflush_r>
   8898e:	9101      	str	r1, [sp, #4]
   88990:	f000 f81a 	bl	889c8 <__sinit>
   88994:	9901      	ldr	r1, [sp, #4]
   88996:	e7ef      	b.n	88978 <_fflush_r+0xc>

00088998 <fflush>:
   88998:	b120      	cbz	r0, 889a4 <fflush+0xc>
   8899a:	4b05      	ldr	r3, [pc, #20]	; (889b0 <fflush+0x18>)
   8899c:	4601      	mov	r1, r0
   8899e:	6818      	ldr	r0, [r3, #0]
   889a0:	f7ff bfe4 	b.w	8896c <_fflush_r>
   889a4:	4b03      	ldr	r3, [pc, #12]	; (889b4 <fflush+0x1c>)
   889a6:	4904      	ldr	r1, [pc, #16]	; (889b8 <fflush+0x20>)
   889a8:	6818      	ldr	r0, [r3, #0]
   889aa:	f000 bc95 	b.w	892d8 <_fwalk_reent>
   889ae:	bf00      	nop
   889b0:	20070668 	.word	0x20070668
   889b4:	0008b2dc 	.word	0x0008b2dc
   889b8:	0008896d 	.word	0x0008896d

000889bc <_cleanup_r>:
   889bc:	4901      	ldr	r1, [pc, #4]	; (889c4 <_cleanup_r+0x8>)
   889be:	f000 bc67 	b.w	89290 <_fwalk>
   889c2:	bf00      	nop
   889c4:	0008aab5 	.word	0x0008aab5

000889c8 <__sinit>:
   889c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   889cc:	6b84      	ldr	r4, [r0, #56]	; 0x38
   889ce:	b083      	sub	sp, #12
   889d0:	4607      	mov	r7, r0
   889d2:	2c00      	cmp	r4, #0
   889d4:	d165      	bne.n	88aa2 <__sinit+0xda>
   889d6:	687d      	ldr	r5, [r7, #4]
   889d8:	4833      	ldr	r0, [pc, #204]	; (88aa8 <__sinit+0xe0>)
   889da:	2304      	movs	r3, #4
   889dc:	2103      	movs	r1, #3
   889de:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   889e2:	63f8      	str	r0, [r7, #60]	; 0x3c
   889e4:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   889e8:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   889ec:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   889f0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   889f4:	81ab      	strh	r3, [r5, #12]
   889f6:	602c      	str	r4, [r5, #0]
   889f8:	606c      	str	r4, [r5, #4]
   889fa:	60ac      	str	r4, [r5, #8]
   889fc:	666c      	str	r4, [r5, #100]	; 0x64
   889fe:	81ec      	strh	r4, [r5, #14]
   88a00:	612c      	str	r4, [r5, #16]
   88a02:	616c      	str	r4, [r5, #20]
   88a04:	61ac      	str	r4, [r5, #24]
   88a06:	4621      	mov	r1, r4
   88a08:	2208      	movs	r2, #8
   88a0a:	f7fe f9bd 	bl	86d88 <memset>
   88a0e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 88aac <__sinit+0xe4>
   88a12:	68be      	ldr	r6, [r7, #8]
   88a14:	f8df a098 	ldr.w	sl, [pc, #152]	; 88ab0 <__sinit+0xe8>
   88a18:	f8df 9098 	ldr.w	r9, [pc, #152]	; 88ab4 <__sinit+0xec>
   88a1c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 88ab8 <__sinit+0xf0>
   88a20:	2301      	movs	r3, #1
   88a22:	2209      	movs	r2, #9
   88a24:	61ed      	str	r5, [r5, #28]
   88a26:	f8c5 b020 	str.w	fp, [r5, #32]
   88a2a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   88a2e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   88a32:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   88a36:	4621      	mov	r1, r4
   88a38:	81f3      	strh	r3, [r6, #14]
   88a3a:	81b2      	strh	r2, [r6, #12]
   88a3c:	6034      	str	r4, [r6, #0]
   88a3e:	6074      	str	r4, [r6, #4]
   88a40:	60b4      	str	r4, [r6, #8]
   88a42:	6674      	str	r4, [r6, #100]	; 0x64
   88a44:	6134      	str	r4, [r6, #16]
   88a46:	6174      	str	r4, [r6, #20]
   88a48:	61b4      	str	r4, [r6, #24]
   88a4a:	2208      	movs	r2, #8
   88a4c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   88a50:	9301      	str	r3, [sp, #4]
   88a52:	f7fe f999 	bl	86d88 <memset>
   88a56:	68fd      	ldr	r5, [r7, #12]
   88a58:	2012      	movs	r0, #18
   88a5a:	2202      	movs	r2, #2
   88a5c:	61f6      	str	r6, [r6, #28]
   88a5e:	f8c6 b020 	str.w	fp, [r6, #32]
   88a62:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   88a66:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   88a6a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   88a6e:	4621      	mov	r1, r4
   88a70:	81a8      	strh	r0, [r5, #12]
   88a72:	81ea      	strh	r2, [r5, #14]
   88a74:	602c      	str	r4, [r5, #0]
   88a76:	606c      	str	r4, [r5, #4]
   88a78:	60ac      	str	r4, [r5, #8]
   88a7a:	666c      	str	r4, [r5, #100]	; 0x64
   88a7c:	612c      	str	r4, [r5, #16]
   88a7e:	616c      	str	r4, [r5, #20]
   88a80:	61ac      	str	r4, [r5, #24]
   88a82:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   88a86:	2208      	movs	r2, #8
   88a88:	f7fe f97e 	bl	86d88 <memset>
   88a8c:	9b01      	ldr	r3, [sp, #4]
   88a8e:	61ed      	str	r5, [r5, #28]
   88a90:	f8c5 b020 	str.w	fp, [r5, #32]
   88a94:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   88a98:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   88a9c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   88aa0:	63bb      	str	r3, [r7, #56]	; 0x38
   88aa2:	b003      	add	sp, #12
   88aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88aa8:	000889bd 	.word	0x000889bd
   88aac:	0008a0e9 	.word	0x0008a0e9
   88ab0:	0008a10d 	.word	0x0008a10d
   88ab4:	0008a145 	.word	0x0008a145
   88ab8:	0008a165 	.word	0x0008a165

00088abc <__sfp_lock_acquire>:
   88abc:	4770      	bx	lr
   88abe:	bf00      	nop

00088ac0 <__sfp_lock_release>:
   88ac0:	4770      	bx	lr
   88ac2:	bf00      	nop

00088ac4 <__libc_fini_array>:
   88ac4:	b538      	push	{r3, r4, r5, lr}
   88ac6:	4d09      	ldr	r5, [pc, #36]	; (88aec <__libc_fini_array+0x28>)
   88ac8:	4c09      	ldr	r4, [pc, #36]	; (88af0 <__libc_fini_array+0x2c>)
   88aca:	1b64      	subs	r4, r4, r5
   88acc:	10a4      	asrs	r4, r4, #2
   88ace:	bf18      	it	ne
   88ad0:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   88ad4:	d005      	beq.n	88ae2 <__libc_fini_array+0x1e>
   88ad6:	3c01      	subs	r4, #1
   88ad8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   88adc:	4798      	blx	r3
   88ade:	2c00      	cmp	r4, #0
   88ae0:	d1f9      	bne.n	88ad6 <__libc_fini_array+0x12>
   88ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   88ae6:	f002 bcc1 	b.w	8b46c <_fini>
   88aea:	bf00      	nop
   88aec:	0008b478 	.word	0x0008b478
   88af0:	0008b47c 	.word	0x0008b47c

00088af4 <_fputwc_r>:
   88af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88af8:	8993      	ldrh	r3, [r2, #12]
   88afa:	460f      	mov	r7, r1
   88afc:	0499      	lsls	r1, r3, #18
   88afe:	b082      	sub	sp, #8
   88b00:	4614      	mov	r4, r2
   88b02:	4680      	mov	r8, r0
   88b04:	d406      	bmi.n	88b14 <_fputwc_r+0x20>
   88b06:	6e52      	ldr	r2, [r2, #100]	; 0x64
   88b08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   88b0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   88b10:	81a3      	strh	r3, [r4, #12]
   88b12:	6662      	str	r2, [r4, #100]	; 0x64
   88b14:	f000 fc18 	bl	89348 <__locale_mb_cur_max>
   88b18:	2801      	cmp	r0, #1
   88b1a:	d03e      	beq.n	88b9a <_fputwc_r+0xa6>
   88b1c:	463a      	mov	r2, r7
   88b1e:	4640      	mov	r0, r8
   88b20:	a901      	add	r1, sp, #4
   88b22:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   88b26:	f001 fed5 	bl	8a8d4 <_wcrtomb_r>
   88b2a:	1c42      	adds	r2, r0, #1
   88b2c:	4606      	mov	r6, r0
   88b2e:	d02d      	beq.n	88b8c <_fputwc_r+0x98>
   88b30:	2800      	cmp	r0, #0
   88b32:	d03a      	beq.n	88baa <_fputwc_r+0xb6>
   88b34:	f89d 1004 	ldrb.w	r1, [sp, #4]
   88b38:	2500      	movs	r5, #0
   88b3a:	e009      	b.n	88b50 <_fputwc_r+0x5c>
   88b3c:	6823      	ldr	r3, [r4, #0]
   88b3e:	7019      	strb	r1, [r3, #0]
   88b40:	6823      	ldr	r3, [r4, #0]
   88b42:	3301      	adds	r3, #1
   88b44:	6023      	str	r3, [r4, #0]
   88b46:	3501      	adds	r5, #1
   88b48:	42b5      	cmp	r5, r6
   88b4a:	d22e      	bcs.n	88baa <_fputwc_r+0xb6>
   88b4c:	ab01      	add	r3, sp, #4
   88b4e:	5ce9      	ldrb	r1, [r5, r3]
   88b50:	68a3      	ldr	r3, [r4, #8]
   88b52:	3b01      	subs	r3, #1
   88b54:	2b00      	cmp	r3, #0
   88b56:	60a3      	str	r3, [r4, #8]
   88b58:	daf0      	bge.n	88b3c <_fputwc_r+0x48>
   88b5a:	69a2      	ldr	r2, [r4, #24]
   88b5c:	4293      	cmp	r3, r2
   88b5e:	db06      	blt.n	88b6e <_fputwc_r+0x7a>
   88b60:	6823      	ldr	r3, [r4, #0]
   88b62:	7019      	strb	r1, [r3, #0]
   88b64:	6823      	ldr	r3, [r4, #0]
   88b66:	7819      	ldrb	r1, [r3, #0]
   88b68:	3301      	adds	r3, #1
   88b6a:	290a      	cmp	r1, #10
   88b6c:	d1ea      	bne.n	88b44 <_fputwc_r+0x50>
   88b6e:	4640      	mov	r0, r8
   88b70:	4622      	mov	r2, r4
   88b72:	f001 fe5b 	bl	8a82c <__swbuf_r>
   88b76:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   88b7a:	4258      	negs	r0, r3
   88b7c:	4158      	adcs	r0, r3
   88b7e:	2800      	cmp	r0, #0
   88b80:	d0e1      	beq.n	88b46 <_fputwc_r+0x52>
   88b82:	f04f 30ff 	mov.w	r0, #4294967295
   88b86:	b002      	add	sp, #8
   88b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88b8c:	89a3      	ldrh	r3, [r4, #12]
   88b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88b92:	81a3      	strh	r3, [r4, #12]
   88b94:	b002      	add	sp, #8
   88b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88b9a:	1e7b      	subs	r3, r7, #1
   88b9c:	2bfe      	cmp	r3, #254	; 0xfe
   88b9e:	d8bd      	bhi.n	88b1c <_fputwc_r+0x28>
   88ba0:	b2f9      	uxtb	r1, r7
   88ba2:	4606      	mov	r6, r0
   88ba4:	f88d 1004 	strb.w	r1, [sp, #4]
   88ba8:	e7c6      	b.n	88b38 <_fputwc_r+0x44>
   88baa:	4638      	mov	r0, r7
   88bac:	b002      	add	sp, #8
   88bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88bb2:	bf00      	nop

00088bb4 <_fread_r>:
   88bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88bb8:	fb02 f503 	mul.w	r5, r2, r3
   88bbc:	b085      	sub	sp, #20
   88bbe:	4690      	mov	r8, r2
   88bc0:	9301      	str	r3, [sp, #4]
   88bc2:	4689      	mov	r9, r1
   88bc4:	4604      	mov	r4, r0
   88bc6:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
   88bca:	2d00      	cmp	r5, #0
   88bcc:	d046      	beq.n	88c5c <_fread_r+0xa8>
   88bce:	b118      	cbz	r0, 88bd8 <_fread_r+0x24>
   88bd0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   88bd2:	2a00      	cmp	r2, #0
   88bd4:	f000 80a7 	beq.w	88d26 <_fread_r+0x172>
   88bd8:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   88bdc:	b291      	uxth	r1, r2
   88bde:	0488      	lsls	r0, r1, #18
   88be0:	d40a      	bmi.n	88bf8 <_fread_r+0x44>
   88be2:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
   88be6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   88bea:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
   88bee:	f8ab 200c 	strh.w	r2, [fp, #12]
   88bf2:	b291      	uxth	r1, r2
   88bf4:	f8cb 0064 	str.w	r0, [fp, #100]	; 0x64
   88bf8:	f8db 7004 	ldr.w	r7, [fp, #4]
   88bfc:	2f00      	cmp	r7, #0
   88bfe:	db38      	blt.n	88c72 <_fread_r+0xbe>
   88c00:	078b      	lsls	r3, r1, #30
   88c02:	46ba      	mov	sl, r7
   88c04:	d43c      	bmi.n	88c80 <_fread_r+0xcc>
   88c06:	46aa      	mov	sl, r5
   88c08:	e010      	b.n	88c2c <_fread_r+0x78>
   88c0a:	f7fe f847 	bl	86c9c <memcpy>
   88c0e:	f8db 2000 	ldr.w	r2, [fp]
   88c12:	4620      	mov	r0, r4
   88c14:	443a      	add	r2, r7
   88c16:	f8cb 2000 	str.w	r2, [fp]
   88c1a:	4659      	mov	r1, fp
   88c1c:	44b9      	add	r9, r7
   88c1e:	ebc7 0a0a 	rsb	sl, r7, sl
   88c22:	f001 f98d 	bl	89f40 <__srefill_r>
   88c26:	b9e8      	cbnz	r0, 88c64 <_fread_r+0xb0>
   88c28:	f8db 7004 	ldr.w	r7, [fp, #4]
   88c2c:	45ba      	cmp	sl, r7
   88c2e:	463a      	mov	r2, r7
   88c30:	4648      	mov	r0, r9
   88c32:	f8db 1000 	ldr.w	r1, [fp]
   88c36:	d8e8      	bhi.n	88c0a <_fread_r+0x56>
   88c38:	4652      	mov	r2, sl
   88c3a:	f7fe f82f 	bl	86c9c <memcpy>
   88c3e:	f8db 1004 	ldr.w	r1, [fp, #4]
   88c42:	f8db 2000 	ldr.w	r2, [fp]
   88c46:	ebca 0101 	rsb	r1, sl, r1
   88c4a:	4452      	add	r2, sl
   88c4c:	9801      	ldr	r0, [sp, #4]
   88c4e:	f8cb 1004 	str.w	r1, [fp, #4]
   88c52:	f8cb 2000 	str.w	r2, [fp]
   88c56:	b005      	add	sp, #20
   88c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88c5c:	4628      	mov	r0, r5
   88c5e:	b005      	add	sp, #20
   88c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88c64:	ebca 0505 	rsb	r5, sl, r5
   88c68:	fbb5 f0f8 	udiv	r0, r5, r8
   88c6c:	b005      	add	sp, #20
   88c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88c72:	2200      	movs	r2, #0
   88c74:	078b      	lsls	r3, r1, #30
   88c76:	4692      	mov	sl, r2
   88c78:	f8cb 2004 	str.w	r2, [fp, #4]
   88c7c:	4617      	mov	r7, r2
   88c7e:	d5c2      	bpl.n	88c06 <_fread_r+0x52>
   88c80:	45aa      	cmp	sl, r5
   88c82:	bf28      	it	cs
   88c84:	46aa      	movcs	sl, r5
   88c86:	4652      	mov	r2, sl
   88c88:	f8db 1000 	ldr.w	r1, [fp]
   88c8c:	4648      	mov	r0, r9
   88c8e:	f7fe f805 	bl	86c9c <memcpy>
   88c92:	f8db 7000 	ldr.w	r7, [fp]
   88c96:	f8db 2004 	ldr.w	r2, [fp, #4]
   88c9a:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   88c9e:	4457      	add	r7, sl
   88ca0:	ebca 0202 	rsb	r2, sl, r2
   88ca4:	9702      	str	r7, [sp, #8]
   88ca6:	f8cb 7000 	str.w	r7, [fp]
   88caa:	eb09 060a 	add.w	r6, r9, sl
   88cae:	f8cb 2004 	str.w	r2, [fp, #4]
   88cb2:	ebca 0705 	rsb	r7, sl, r5
   88cb6:	2900      	cmp	r1, #0
   88cb8:	d03e      	beq.n	88d38 <_fread_r+0x184>
   88cba:	2f00      	cmp	r7, #0
   88cbc:	d03e      	beq.n	88d3c <_fread_r+0x188>
   88cbe:	f10b 0040 	add.w	r0, fp, #64	; 0x40
   88cc2:	4281      	cmp	r1, r0
   88cc4:	d005      	beq.n	88cd2 <_fread_r+0x11e>
   88cc6:	4620      	mov	r0, r4
   88cc8:	f000 f88a 	bl	88de0 <_free_r>
   88ccc:	f8db 3000 	ldr.w	r3, [fp]
   88cd0:	9302      	str	r3, [sp, #8]
   88cd2:	2100      	movs	r1, #0
   88cd4:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
   88cd8:	f8db 3010 	ldr.w	r3, [fp, #16]
   88cdc:	f8db a014 	ldr.w	sl, [fp, #20]
   88ce0:	9303      	str	r3, [sp, #12]
   88ce2:	f04f 0900 	mov.w	r9, #0
   88ce6:	e000      	b.n	88cea <_fread_r+0x136>
   88ce8:	b347      	cbz	r7, 88d3c <_fread_r+0x188>
   88cea:	f8cb 6010 	str.w	r6, [fp, #16]
   88cee:	f8cb 7014 	str.w	r7, [fp, #20]
   88cf2:	f8cb 6000 	str.w	r6, [fp]
   88cf6:	4659      	mov	r1, fp
   88cf8:	4620      	mov	r0, r4
   88cfa:	f001 f921 	bl	89f40 <__srefill_r>
   88cfe:	9b03      	ldr	r3, [sp, #12]
   88d00:	f8db 1004 	ldr.w	r1, [fp, #4]
   88d04:	f8cb 3010 	str.w	r3, [fp, #16]
   88d08:	9b02      	ldr	r3, [sp, #8]
   88d0a:	f8cb a014 	str.w	sl, [fp, #20]
   88d0e:	f8cb 3000 	str.w	r3, [fp]
   88d12:	1a7f      	subs	r7, r7, r1
   88d14:	440e      	add	r6, r1
   88d16:	f8cb 9004 	str.w	r9, [fp, #4]
   88d1a:	2800      	cmp	r0, #0
   88d1c:	d0e4      	beq.n	88ce8 <_fread_r+0x134>
   88d1e:	1bed      	subs	r5, r5, r7
   88d20:	fbb5 f0f8 	udiv	r0, r5, r8
   88d24:	e797      	b.n	88c56 <_fread_r+0xa2>
   88d26:	f7ff fe4f 	bl	889c8 <__sinit>
   88d2a:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   88d2e:	b291      	uxth	r1, r2
   88d30:	0488      	lsls	r0, r1, #18
   88d32:	f53f af61 	bmi.w	88bf8 <_fread_r+0x44>
   88d36:	e754      	b.n	88be2 <_fread_r+0x2e>
   88d38:	2f00      	cmp	r7, #0
   88d3a:	d1cd      	bne.n	88cd8 <_fread_r+0x124>
   88d3c:	9801      	ldr	r0, [sp, #4]
   88d3e:	b005      	add	sp, #20
   88d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00088d44 <_malloc_trim_r>:
   88d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88d46:	4d23      	ldr	r5, [pc, #140]	; (88dd4 <_malloc_trim_r+0x90>)
   88d48:	460f      	mov	r7, r1
   88d4a:	4604      	mov	r4, r0
   88d4c:	f000 ff0a 	bl	89b64 <__malloc_lock>
   88d50:	68ab      	ldr	r3, [r5, #8]
   88d52:	685e      	ldr	r6, [r3, #4]
   88d54:	f026 0603 	bic.w	r6, r6, #3
   88d58:	1bf1      	subs	r1, r6, r7
   88d5a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   88d5e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   88d62:	f021 010f 	bic.w	r1, r1, #15
   88d66:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   88d6a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   88d6e:	db07      	blt.n	88d80 <_malloc_trim_r+0x3c>
   88d70:	4620      	mov	r0, r4
   88d72:	2100      	movs	r1, #0
   88d74:	f001 f96e 	bl	8a054 <_sbrk_r>
   88d78:	68ab      	ldr	r3, [r5, #8]
   88d7a:	4433      	add	r3, r6
   88d7c:	4298      	cmp	r0, r3
   88d7e:	d004      	beq.n	88d8a <_malloc_trim_r+0x46>
   88d80:	4620      	mov	r0, r4
   88d82:	f000 fef1 	bl	89b68 <__malloc_unlock>
   88d86:	2000      	movs	r0, #0
   88d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88d8a:	4620      	mov	r0, r4
   88d8c:	4279      	negs	r1, r7
   88d8e:	f001 f961 	bl	8a054 <_sbrk_r>
   88d92:	3001      	adds	r0, #1
   88d94:	d00d      	beq.n	88db2 <_malloc_trim_r+0x6e>
   88d96:	4b10      	ldr	r3, [pc, #64]	; (88dd8 <_malloc_trim_r+0x94>)
   88d98:	68aa      	ldr	r2, [r5, #8]
   88d9a:	6819      	ldr	r1, [r3, #0]
   88d9c:	1bf6      	subs	r6, r6, r7
   88d9e:	f046 0601 	orr.w	r6, r6, #1
   88da2:	4620      	mov	r0, r4
   88da4:	1bc9      	subs	r1, r1, r7
   88da6:	6056      	str	r6, [r2, #4]
   88da8:	6019      	str	r1, [r3, #0]
   88daa:	f000 fedd 	bl	89b68 <__malloc_unlock>
   88dae:	2001      	movs	r0, #1
   88db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88db2:	4620      	mov	r0, r4
   88db4:	2100      	movs	r1, #0
   88db6:	f001 f94d 	bl	8a054 <_sbrk_r>
   88dba:	68ab      	ldr	r3, [r5, #8]
   88dbc:	1ac2      	subs	r2, r0, r3
   88dbe:	2a0f      	cmp	r2, #15
   88dc0:	ddde      	ble.n	88d80 <_malloc_trim_r+0x3c>
   88dc2:	4d06      	ldr	r5, [pc, #24]	; (88ddc <_malloc_trim_r+0x98>)
   88dc4:	4904      	ldr	r1, [pc, #16]	; (88dd8 <_malloc_trim_r+0x94>)
   88dc6:	682d      	ldr	r5, [r5, #0]
   88dc8:	f042 0201 	orr.w	r2, r2, #1
   88dcc:	1b40      	subs	r0, r0, r5
   88dce:	605a      	str	r2, [r3, #4]
   88dd0:	6008      	str	r0, [r1, #0]
   88dd2:	e7d5      	b.n	88d80 <_malloc_trim_r+0x3c>
   88dd4:	20070694 	.word	0x20070694
   88dd8:	2007ad7c 	.word	0x2007ad7c
   88ddc:	20070aa0 	.word	0x20070aa0

00088de0 <_free_r>:
   88de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88de4:	460d      	mov	r5, r1
   88de6:	4606      	mov	r6, r0
   88de8:	2900      	cmp	r1, #0
   88dea:	d055      	beq.n	88e98 <_free_r+0xb8>
   88dec:	f000 feba 	bl	89b64 <__malloc_lock>
   88df0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   88df4:	f8df c170 	ldr.w	ip, [pc, #368]	; 88f68 <_free_r+0x188>
   88df8:	f1a5 0408 	sub.w	r4, r5, #8
   88dfc:	f021 0301 	bic.w	r3, r1, #1
   88e00:	18e2      	adds	r2, r4, r3
   88e02:	f8dc 0008 	ldr.w	r0, [ip, #8]
   88e06:	6857      	ldr	r7, [r2, #4]
   88e08:	4290      	cmp	r0, r2
   88e0a:	f027 0703 	bic.w	r7, r7, #3
   88e0e:	d068      	beq.n	88ee2 <_free_r+0x102>
   88e10:	f011 0101 	ands.w	r1, r1, #1
   88e14:	6057      	str	r7, [r2, #4]
   88e16:	d032      	beq.n	88e7e <_free_r+0x9e>
   88e18:	2100      	movs	r1, #0
   88e1a:	19d0      	adds	r0, r2, r7
   88e1c:	6840      	ldr	r0, [r0, #4]
   88e1e:	07c0      	lsls	r0, r0, #31
   88e20:	d406      	bmi.n	88e30 <_free_r+0x50>
   88e22:	443b      	add	r3, r7
   88e24:	6890      	ldr	r0, [r2, #8]
   88e26:	2900      	cmp	r1, #0
   88e28:	d04d      	beq.n	88ec6 <_free_r+0xe6>
   88e2a:	68d2      	ldr	r2, [r2, #12]
   88e2c:	60c2      	str	r2, [r0, #12]
   88e2e:	6090      	str	r0, [r2, #8]
   88e30:	f043 0201 	orr.w	r2, r3, #1
   88e34:	6062      	str	r2, [r4, #4]
   88e36:	50e3      	str	r3, [r4, r3]
   88e38:	b9e1      	cbnz	r1, 88e74 <_free_r+0x94>
   88e3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   88e3e:	d32d      	bcc.n	88e9c <_free_r+0xbc>
   88e40:	0a5a      	lsrs	r2, r3, #9
   88e42:	2a04      	cmp	r2, #4
   88e44:	d869      	bhi.n	88f1a <_free_r+0x13a>
   88e46:	0998      	lsrs	r0, r3, #6
   88e48:	3038      	adds	r0, #56	; 0x38
   88e4a:	0041      	lsls	r1, r0, #1
   88e4c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   88e50:	f8dc 2008 	ldr.w	r2, [ip, #8]
   88e54:	4944      	ldr	r1, [pc, #272]	; (88f68 <_free_r+0x188>)
   88e56:	4562      	cmp	r2, ip
   88e58:	d065      	beq.n	88f26 <_free_r+0x146>
   88e5a:	6851      	ldr	r1, [r2, #4]
   88e5c:	f021 0103 	bic.w	r1, r1, #3
   88e60:	428b      	cmp	r3, r1
   88e62:	d202      	bcs.n	88e6a <_free_r+0x8a>
   88e64:	6892      	ldr	r2, [r2, #8]
   88e66:	4594      	cmp	ip, r2
   88e68:	d1f7      	bne.n	88e5a <_free_r+0x7a>
   88e6a:	68d3      	ldr	r3, [r2, #12]
   88e6c:	60e3      	str	r3, [r4, #12]
   88e6e:	60a2      	str	r2, [r4, #8]
   88e70:	609c      	str	r4, [r3, #8]
   88e72:	60d4      	str	r4, [r2, #12]
   88e74:	4630      	mov	r0, r6
   88e76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88e7a:	f000 be75 	b.w	89b68 <__malloc_unlock>
   88e7e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   88e82:	f10c 0808 	add.w	r8, ip, #8
   88e86:	1b64      	subs	r4, r4, r5
   88e88:	68a0      	ldr	r0, [r4, #8]
   88e8a:	442b      	add	r3, r5
   88e8c:	4540      	cmp	r0, r8
   88e8e:	d042      	beq.n	88f16 <_free_r+0x136>
   88e90:	68e5      	ldr	r5, [r4, #12]
   88e92:	60c5      	str	r5, [r0, #12]
   88e94:	60a8      	str	r0, [r5, #8]
   88e96:	e7c0      	b.n	88e1a <_free_r+0x3a>
   88e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88e9c:	08db      	lsrs	r3, r3, #3
   88e9e:	109a      	asrs	r2, r3, #2
   88ea0:	2001      	movs	r0, #1
   88ea2:	4090      	lsls	r0, r2
   88ea4:	f8dc 1004 	ldr.w	r1, [ip, #4]
   88ea8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   88eac:	689a      	ldr	r2, [r3, #8]
   88eae:	4301      	orrs	r1, r0
   88eb0:	60a2      	str	r2, [r4, #8]
   88eb2:	60e3      	str	r3, [r4, #12]
   88eb4:	f8cc 1004 	str.w	r1, [ip, #4]
   88eb8:	4630      	mov	r0, r6
   88eba:	609c      	str	r4, [r3, #8]
   88ebc:	60d4      	str	r4, [r2, #12]
   88ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88ec2:	f000 be51 	b.w	89b68 <__malloc_unlock>
   88ec6:	4d29      	ldr	r5, [pc, #164]	; (88f6c <_free_r+0x18c>)
   88ec8:	42a8      	cmp	r0, r5
   88eca:	d1ae      	bne.n	88e2a <_free_r+0x4a>
   88ecc:	f043 0201 	orr.w	r2, r3, #1
   88ed0:	f8cc 4014 	str.w	r4, [ip, #20]
   88ed4:	f8cc 4010 	str.w	r4, [ip, #16]
   88ed8:	60e0      	str	r0, [r4, #12]
   88eda:	60a0      	str	r0, [r4, #8]
   88edc:	6062      	str	r2, [r4, #4]
   88ede:	50e3      	str	r3, [r4, r3]
   88ee0:	e7c8      	b.n	88e74 <_free_r+0x94>
   88ee2:	441f      	add	r7, r3
   88ee4:	07cb      	lsls	r3, r1, #31
   88ee6:	d407      	bmi.n	88ef8 <_free_r+0x118>
   88ee8:	f855 1c08 	ldr.w	r1, [r5, #-8]
   88eec:	1a64      	subs	r4, r4, r1
   88eee:	68e3      	ldr	r3, [r4, #12]
   88ef0:	68a2      	ldr	r2, [r4, #8]
   88ef2:	440f      	add	r7, r1
   88ef4:	60d3      	str	r3, [r2, #12]
   88ef6:	609a      	str	r2, [r3, #8]
   88ef8:	4b1d      	ldr	r3, [pc, #116]	; (88f70 <_free_r+0x190>)
   88efa:	f047 0201 	orr.w	r2, r7, #1
   88efe:	681b      	ldr	r3, [r3, #0]
   88f00:	6062      	str	r2, [r4, #4]
   88f02:	429f      	cmp	r7, r3
   88f04:	f8cc 4008 	str.w	r4, [ip, #8]
   88f08:	d3b4      	bcc.n	88e74 <_free_r+0x94>
   88f0a:	4b1a      	ldr	r3, [pc, #104]	; (88f74 <_free_r+0x194>)
   88f0c:	4630      	mov	r0, r6
   88f0e:	6819      	ldr	r1, [r3, #0]
   88f10:	f7ff ff18 	bl	88d44 <_malloc_trim_r>
   88f14:	e7ae      	b.n	88e74 <_free_r+0x94>
   88f16:	2101      	movs	r1, #1
   88f18:	e77f      	b.n	88e1a <_free_r+0x3a>
   88f1a:	2a14      	cmp	r2, #20
   88f1c:	d80b      	bhi.n	88f36 <_free_r+0x156>
   88f1e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   88f22:	0041      	lsls	r1, r0, #1
   88f24:	e792      	b.n	88e4c <_free_r+0x6c>
   88f26:	1080      	asrs	r0, r0, #2
   88f28:	2501      	movs	r5, #1
   88f2a:	4085      	lsls	r5, r0
   88f2c:	6848      	ldr	r0, [r1, #4]
   88f2e:	4613      	mov	r3, r2
   88f30:	4328      	orrs	r0, r5
   88f32:	6048      	str	r0, [r1, #4]
   88f34:	e79a      	b.n	88e6c <_free_r+0x8c>
   88f36:	2a54      	cmp	r2, #84	; 0x54
   88f38:	d803      	bhi.n	88f42 <_free_r+0x162>
   88f3a:	0b18      	lsrs	r0, r3, #12
   88f3c:	306e      	adds	r0, #110	; 0x6e
   88f3e:	0041      	lsls	r1, r0, #1
   88f40:	e784      	b.n	88e4c <_free_r+0x6c>
   88f42:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   88f46:	d803      	bhi.n	88f50 <_free_r+0x170>
   88f48:	0bd8      	lsrs	r0, r3, #15
   88f4a:	3077      	adds	r0, #119	; 0x77
   88f4c:	0041      	lsls	r1, r0, #1
   88f4e:	e77d      	b.n	88e4c <_free_r+0x6c>
   88f50:	f240 5154 	movw	r1, #1364	; 0x554
   88f54:	428a      	cmp	r2, r1
   88f56:	d803      	bhi.n	88f60 <_free_r+0x180>
   88f58:	0c98      	lsrs	r0, r3, #18
   88f5a:	307c      	adds	r0, #124	; 0x7c
   88f5c:	0041      	lsls	r1, r0, #1
   88f5e:	e775      	b.n	88e4c <_free_r+0x6c>
   88f60:	21fc      	movs	r1, #252	; 0xfc
   88f62:	207e      	movs	r0, #126	; 0x7e
   88f64:	e772      	b.n	88e4c <_free_r+0x6c>
   88f66:	bf00      	nop
   88f68:	20070694 	.word	0x20070694
   88f6c:	2007069c 	.word	0x2007069c
   88f70:	20070a9c 	.word	0x20070a9c
   88f74:	2007ad78 	.word	0x2007ad78

00088f78 <__sfvwrite_r>:
   88f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88f7c:	6893      	ldr	r3, [r2, #8]
   88f7e:	b083      	sub	sp, #12
   88f80:	4616      	mov	r6, r2
   88f82:	4681      	mov	r9, r0
   88f84:	460c      	mov	r4, r1
   88f86:	b32b      	cbz	r3, 88fd4 <__sfvwrite_r+0x5c>
   88f88:	898b      	ldrh	r3, [r1, #12]
   88f8a:	0719      	lsls	r1, r3, #28
   88f8c:	d526      	bpl.n	88fdc <__sfvwrite_r+0x64>
   88f8e:	6922      	ldr	r2, [r4, #16]
   88f90:	b322      	cbz	r2, 88fdc <__sfvwrite_r+0x64>
   88f92:	f003 0202 	and.w	r2, r3, #2
   88f96:	b292      	uxth	r2, r2
   88f98:	6835      	ldr	r5, [r6, #0]
   88f9a:	2a00      	cmp	r2, #0
   88f9c:	d02c      	beq.n	88ff8 <__sfvwrite_r+0x80>
   88f9e:	f04f 0a00 	mov.w	sl, #0
   88fa2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 8928c <__sfvwrite_r+0x314>
   88fa6:	46d0      	mov	r8, sl
   88fa8:	45d8      	cmp	r8, fp
   88faa:	bf34      	ite	cc
   88fac:	4643      	movcc	r3, r8
   88fae:	465b      	movcs	r3, fp
   88fb0:	4652      	mov	r2, sl
   88fb2:	4648      	mov	r0, r9
   88fb4:	f1b8 0f00 	cmp.w	r8, #0
   88fb8:	d04f      	beq.n	8905a <__sfvwrite_r+0xe2>
   88fba:	69e1      	ldr	r1, [r4, #28]
   88fbc:	6a67      	ldr	r7, [r4, #36]	; 0x24
   88fbe:	47b8      	blx	r7
   88fc0:	2800      	cmp	r0, #0
   88fc2:	dd56      	ble.n	89072 <__sfvwrite_r+0xfa>
   88fc4:	68b3      	ldr	r3, [r6, #8]
   88fc6:	4482      	add	sl, r0
   88fc8:	1a1b      	subs	r3, r3, r0
   88fca:	ebc0 0808 	rsb	r8, r0, r8
   88fce:	60b3      	str	r3, [r6, #8]
   88fd0:	2b00      	cmp	r3, #0
   88fd2:	d1e9      	bne.n	88fa8 <__sfvwrite_r+0x30>
   88fd4:	2000      	movs	r0, #0
   88fd6:	b003      	add	sp, #12
   88fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88fdc:	4648      	mov	r0, r9
   88fde:	4621      	mov	r1, r4
   88fe0:	f7ff fbae 	bl	88740 <__swsetup_r>
   88fe4:	2800      	cmp	r0, #0
   88fe6:	f040 8148 	bne.w	8927a <__sfvwrite_r+0x302>
   88fea:	89a3      	ldrh	r3, [r4, #12]
   88fec:	6835      	ldr	r5, [r6, #0]
   88fee:	f003 0202 	and.w	r2, r3, #2
   88ff2:	b292      	uxth	r2, r2
   88ff4:	2a00      	cmp	r2, #0
   88ff6:	d1d2      	bne.n	88f9e <__sfvwrite_r+0x26>
   88ff8:	f013 0a01 	ands.w	sl, r3, #1
   88ffc:	d142      	bne.n	89084 <__sfvwrite_r+0x10c>
   88ffe:	46d0      	mov	r8, sl
   89000:	f1b8 0f00 	cmp.w	r8, #0
   89004:	d023      	beq.n	8904e <__sfvwrite_r+0xd6>
   89006:	059a      	lsls	r2, r3, #22
   89008:	68a7      	ldr	r7, [r4, #8]
   8900a:	d576      	bpl.n	890fa <__sfvwrite_r+0x182>
   8900c:	45b8      	cmp	r8, r7
   8900e:	f0c0 80a4 	bcc.w	8915a <__sfvwrite_r+0x1e2>
   89012:	f413 6f90 	tst.w	r3, #1152	; 0x480
   89016:	f040 80b2 	bne.w	8917e <__sfvwrite_r+0x206>
   8901a:	6820      	ldr	r0, [r4, #0]
   8901c:	46bb      	mov	fp, r7
   8901e:	4651      	mov	r1, sl
   89020:	465a      	mov	r2, fp
   89022:	f000 fd39 	bl	89a98 <memmove>
   89026:	68a2      	ldr	r2, [r4, #8]
   89028:	6821      	ldr	r1, [r4, #0]
   8902a:	1bd2      	subs	r2, r2, r7
   8902c:	eb01 030b 	add.w	r3, r1, fp
   89030:	60a2      	str	r2, [r4, #8]
   89032:	6023      	str	r3, [r4, #0]
   89034:	4642      	mov	r2, r8
   89036:	68b3      	ldr	r3, [r6, #8]
   89038:	4492      	add	sl, r2
   8903a:	1a9b      	subs	r3, r3, r2
   8903c:	ebc2 0808 	rsb	r8, r2, r8
   89040:	60b3      	str	r3, [r6, #8]
   89042:	2b00      	cmp	r3, #0
   89044:	d0c6      	beq.n	88fd4 <__sfvwrite_r+0x5c>
   89046:	89a3      	ldrh	r3, [r4, #12]
   89048:	f1b8 0f00 	cmp.w	r8, #0
   8904c:	d1db      	bne.n	89006 <__sfvwrite_r+0x8e>
   8904e:	f8d5 a000 	ldr.w	sl, [r5]
   89052:	f8d5 8004 	ldr.w	r8, [r5, #4]
   89056:	3508      	adds	r5, #8
   89058:	e7d2      	b.n	89000 <__sfvwrite_r+0x88>
   8905a:	f8d5 a000 	ldr.w	sl, [r5]
   8905e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   89062:	3508      	adds	r5, #8
   89064:	e7a0      	b.n	88fa8 <__sfvwrite_r+0x30>
   89066:	4648      	mov	r0, r9
   89068:	4621      	mov	r1, r4
   8906a:	f7ff fc7f 	bl	8896c <_fflush_r>
   8906e:	2800      	cmp	r0, #0
   89070:	d059      	beq.n	89126 <__sfvwrite_r+0x1ae>
   89072:	89a3      	ldrh	r3, [r4, #12]
   89074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89078:	f04f 30ff 	mov.w	r0, #4294967295
   8907c:	81a3      	strh	r3, [r4, #12]
   8907e:	b003      	add	sp, #12
   89080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89084:	4692      	mov	sl, r2
   89086:	9201      	str	r2, [sp, #4]
   89088:	4693      	mov	fp, r2
   8908a:	4690      	mov	r8, r2
   8908c:	f1b8 0f00 	cmp.w	r8, #0
   89090:	d02b      	beq.n	890ea <__sfvwrite_r+0x172>
   89092:	9f01      	ldr	r7, [sp, #4]
   89094:	2f00      	cmp	r7, #0
   89096:	d064      	beq.n	89162 <__sfvwrite_r+0x1ea>
   89098:	6820      	ldr	r0, [r4, #0]
   8909a:	6921      	ldr	r1, [r4, #16]
   8909c:	45c2      	cmp	sl, r8
   8909e:	bf34      	ite	cc
   890a0:	4653      	movcc	r3, sl
   890a2:	4643      	movcs	r3, r8
   890a4:	4288      	cmp	r0, r1
   890a6:	461f      	mov	r7, r3
   890a8:	f8d4 c008 	ldr.w	ip, [r4, #8]
   890ac:	6962      	ldr	r2, [r4, #20]
   890ae:	d903      	bls.n	890b8 <__sfvwrite_r+0x140>
   890b0:	4494      	add	ip, r2
   890b2:	4563      	cmp	r3, ip
   890b4:	f300 80ae 	bgt.w	89214 <__sfvwrite_r+0x29c>
   890b8:	4293      	cmp	r3, r2
   890ba:	db36      	blt.n	8912a <__sfvwrite_r+0x1b2>
   890bc:	4613      	mov	r3, r2
   890be:	6a67      	ldr	r7, [r4, #36]	; 0x24
   890c0:	4648      	mov	r0, r9
   890c2:	69e1      	ldr	r1, [r4, #28]
   890c4:	465a      	mov	r2, fp
   890c6:	47b8      	blx	r7
   890c8:	1e07      	subs	r7, r0, #0
   890ca:	ddd2      	ble.n	89072 <__sfvwrite_r+0xfa>
   890cc:	ebba 0a07 	subs.w	sl, sl, r7
   890d0:	d03a      	beq.n	89148 <__sfvwrite_r+0x1d0>
   890d2:	68b3      	ldr	r3, [r6, #8]
   890d4:	44bb      	add	fp, r7
   890d6:	1bdb      	subs	r3, r3, r7
   890d8:	ebc7 0808 	rsb	r8, r7, r8
   890dc:	60b3      	str	r3, [r6, #8]
   890de:	2b00      	cmp	r3, #0
   890e0:	f43f af78 	beq.w	88fd4 <__sfvwrite_r+0x5c>
   890e4:	f1b8 0f00 	cmp.w	r8, #0
   890e8:	d1d3      	bne.n	89092 <__sfvwrite_r+0x11a>
   890ea:	2700      	movs	r7, #0
   890ec:	f8d5 b000 	ldr.w	fp, [r5]
   890f0:	f8d5 8004 	ldr.w	r8, [r5, #4]
   890f4:	9701      	str	r7, [sp, #4]
   890f6:	3508      	adds	r5, #8
   890f8:	e7c8      	b.n	8908c <__sfvwrite_r+0x114>
   890fa:	6820      	ldr	r0, [r4, #0]
   890fc:	6923      	ldr	r3, [r4, #16]
   890fe:	4298      	cmp	r0, r3
   89100:	d802      	bhi.n	89108 <__sfvwrite_r+0x190>
   89102:	6963      	ldr	r3, [r4, #20]
   89104:	4598      	cmp	r8, r3
   89106:	d272      	bcs.n	891ee <__sfvwrite_r+0x276>
   89108:	45b8      	cmp	r8, r7
   8910a:	bf38      	it	cc
   8910c:	4647      	movcc	r7, r8
   8910e:	463a      	mov	r2, r7
   89110:	4651      	mov	r1, sl
   89112:	f000 fcc1 	bl	89a98 <memmove>
   89116:	68a3      	ldr	r3, [r4, #8]
   89118:	6822      	ldr	r2, [r4, #0]
   8911a:	1bdb      	subs	r3, r3, r7
   8911c:	443a      	add	r2, r7
   8911e:	60a3      	str	r3, [r4, #8]
   89120:	6022      	str	r2, [r4, #0]
   89122:	2b00      	cmp	r3, #0
   89124:	d09f      	beq.n	89066 <__sfvwrite_r+0xee>
   89126:	463a      	mov	r2, r7
   89128:	e785      	b.n	89036 <__sfvwrite_r+0xbe>
   8912a:	461a      	mov	r2, r3
   8912c:	4659      	mov	r1, fp
   8912e:	9300      	str	r3, [sp, #0]
   89130:	f000 fcb2 	bl	89a98 <memmove>
   89134:	9b00      	ldr	r3, [sp, #0]
   89136:	68a1      	ldr	r1, [r4, #8]
   89138:	6822      	ldr	r2, [r4, #0]
   8913a:	1ac9      	subs	r1, r1, r3
   8913c:	ebba 0a07 	subs.w	sl, sl, r7
   89140:	4413      	add	r3, r2
   89142:	60a1      	str	r1, [r4, #8]
   89144:	6023      	str	r3, [r4, #0]
   89146:	d1c4      	bne.n	890d2 <__sfvwrite_r+0x15a>
   89148:	4648      	mov	r0, r9
   8914a:	4621      	mov	r1, r4
   8914c:	f7ff fc0e 	bl	8896c <_fflush_r>
   89150:	2800      	cmp	r0, #0
   89152:	d18e      	bne.n	89072 <__sfvwrite_r+0xfa>
   89154:	f8cd a004 	str.w	sl, [sp, #4]
   89158:	e7bb      	b.n	890d2 <__sfvwrite_r+0x15a>
   8915a:	6820      	ldr	r0, [r4, #0]
   8915c:	4647      	mov	r7, r8
   8915e:	46c3      	mov	fp, r8
   89160:	e75d      	b.n	8901e <__sfvwrite_r+0xa6>
   89162:	4658      	mov	r0, fp
   89164:	210a      	movs	r1, #10
   89166:	4642      	mov	r2, r8
   89168:	f000 fc4c 	bl	89a04 <memchr>
   8916c:	2800      	cmp	r0, #0
   8916e:	d07f      	beq.n	89270 <__sfvwrite_r+0x2f8>
   89170:	f100 0a01 	add.w	sl, r0, #1
   89174:	2701      	movs	r7, #1
   89176:	ebcb 0a0a 	rsb	sl, fp, sl
   8917a:	9701      	str	r7, [sp, #4]
   8917c:	e78c      	b.n	89098 <__sfvwrite_r+0x120>
   8917e:	6822      	ldr	r2, [r4, #0]
   89180:	6921      	ldr	r1, [r4, #16]
   89182:	6967      	ldr	r7, [r4, #20]
   89184:	ebc1 0c02 	rsb	ip, r1, r2
   89188:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   8918c:	f10c 0201 	add.w	r2, ip, #1
   89190:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   89194:	4442      	add	r2, r8
   89196:	107f      	asrs	r7, r7, #1
   89198:	4297      	cmp	r7, r2
   8919a:	bf34      	ite	cc
   8919c:	4617      	movcc	r7, r2
   8919e:	463a      	movcs	r2, r7
   891a0:	055b      	lsls	r3, r3, #21
   891a2:	d54f      	bpl.n	89244 <__sfvwrite_r+0x2cc>
   891a4:	4611      	mov	r1, r2
   891a6:	4648      	mov	r0, r9
   891a8:	f8cd c000 	str.w	ip, [sp]
   891ac:	f000 f94a 	bl	89444 <_malloc_r>
   891b0:	f8dd c000 	ldr.w	ip, [sp]
   891b4:	4683      	mov	fp, r0
   891b6:	2800      	cmp	r0, #0
   891b8:	d062      	beq.n	89280 <__sfvwrite_r+0x308>
   891ba:	4662      	mov	r2, ip
   891bc:	6921      	ldr	r1, [r4, #16]
   891be:	f8cd c000 	str.w	ip, [sp]
   891c2:	f7fd fd6b 	bl	86c9c <memcpy>
   891c6:	89a2      	ldrh	r2, [r4, #12]
   891c8:	f8dd c000 	ldr.w	ip, [sp]
   891cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   891d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   891d4:	81a2      	strh	r2, [r4, #12]
   891d6:	eb0b 000c 	add.w	r0, fp, ip
   891da:	ebcc 0207 	rsb	r2, ip, r7
   891de:	f8c4 b010 	str.w	fp, [r4, #16]
   891e2:	6167      	str	r7, [r4, #20]
   891e4:	6020      	str	r0, [r4, #0]
   891e6:	60a2      	str	r2, [r4, #8]
   891e8:	4647      	mov	r7, r8
   891ea:	46c3      	mov	fp, r8
   891ec:	e717      	b.n	8901e <__sfvwrite_r+0xa6>
   891ee:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   891f2:	4590      	cmp	r8, r2
   891f4:	bf38      	it	cc
   891f6:	4642      	movcc	r2, r8
   891f8:	fb92 f2f3 	sdiv	r2, r2, r3
   891fc:	fb02 f303 	mul.w	r3, r2, r3
   89200:	6a67      	ldr	r7, [r4, #36]	; 0x24
   89202:	4648      	mov	r0, r9
   89204:	69e1      	ldr	r1, [r4, #28]
   89206:	4652      	mov	r2, sl
   89208:	47b8      	blx	r7
   8920a:	2800      	cmp	r0, #0
   8920c:	f77f af31 	ble.w	89072 <__sfvwrite_r+0xfa>
   89210:	4602      	mov	r2, r0
   89212:	e710      	b.n	89036 <__sfvwrite_r+0xbe>
   89214:	4662      	mov	r2, ip
   89216:	4659      	mov	r1, fp
   89218:	f8cd c000 	str.w	ip, [sp]
   8921c:	f000 fc3c 	bl	89a98 <memmove>
   89220:	f8dd c000 	ldr.w	ip, [sp]
   89224:	6823      	ldr	r3, [r4, #0]
   89226:	4648      	mov	r0, r9
   89228:	4463      	add	r3, ip
   8922a:	6023      	str	r3, [r4, #0]
   8922c:	4621      	mov	r1, r4
   8922e:	f8cd c000 	str.w	ip, [sp]
   89232:	f7ff fb9b 	bl	8896c <_fflush_r>
   89236:	f8dd c000 	ldr.w	ip, [sp]
   8923a:	2800      	cmp	r0, #0
   8923c:	f47f af19 	bne.w	89072 <__sfvwrite_r+0xfa>
   89240:	4667      	mov	r7, ip
   89242:	e743      	b.n	890cc <__sfvwrite_r+0x154>
   89244:	4648      	mov	r0, r9
   89246:	f8cd c000 	str.w	ip, [sp]
   8924a:	f000 fc8f 	bl	89b6c <_realloc_r>
   8924e:	f8dd c000 	ldr.w	ip, [sp]
   89252:	4683      	mov	fp, r0
   89254:	2800      	cmp	r0, #0
   89256:	d1be      	bne.n	891d6 <__sfvwrite_r+0x25e>
   89258:	4648      	mov	r0, r9
   8925a:	6921      	ldr	r1, [r4, #16]
   8925c:	f7ff fdc0 	bl	88de0 <_free_r>
   89260:	89a3      	ldrh	r3, [r4, #12]
   89262:	220c      	movs	r2, #12
   89264:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   89268:	b29b      	uxth	r3, r3
   8926a:	f8c9 2000 	str.w	r2, [r9]
   8926e:	e701      	b.n	89074 <__sfvwrite_r+0xfc>
   89270:	2701      	movs	r7, #1
   89272:	f108 0a01 	add.w	sl, r8, #1
   89276:	9701      	str	r7, [sp, #4]
   89278:	e70e      	b.n	89098 <__sfvwrite_r+0x120>
   8927a:	f04f 30ff 	mov.w	r0, #4294967295
   8927e:	e6aa      	b.n	88fd6 <__sfvwrite_r+0x5e>
   89280:	230c      	movs	r3, #12
   89282:	f8c9 3000 	str.w	r3, [r9]
   89286:	89a3      	ldrh	r3, [r4, #12]
   89288:	e6f4      	b.n	89074 <__sfvwrite_r+0xfc>
   8928a:	bf00      	nop
   8928c:	7ffffc00 	.word	0x7ffffc00

00089290 <_fwalk>:
   89290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   89294:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   89298:	4688      	mov	r8, r1
   8929a:	d019      	beq.n	892d0 <_fwalk+0x40>
   8929c:	2600      	movs	r6, #0
   8929e:	687d      	ldr	r5, [r7, #4]
   892a0:	68bc      	ldr	r4, [r7, #8]
   892a2:	3d01      	subs	r5, #1
   892a4:	d40e      	bmi.n	892c4 <_fwalk+0x34>
   892a6:	89a3      	ldrh	r3, [r4, #12]
   892a8:	3d01      	subs	r5, #1
   892aa:	2b01      	cmp	r3, #1
   892ac:	d906      	bls.n	892bc <_fwalk+0x2c>
   892ae:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   892b2:	4620      	mov	r0, r4
   892b4:	3301      	adds	r3, #1
   892b6:	d001      	beq.n	892bc <_fwalk+0x2c>
   892b8:	47c0      	blx	r8
   892ba:	4306      	orrs	r6, r0
   892bc:	1c6b      	adds	r3, r5, #1
   892be:	f104 0468 	add.w	r4, r4, #104	; 0x68
   892c2:	d1f0      	bne.n	892a6 <_fwalk+0x16>
   892c4:	683f      	ldr	r7, [r7, #0]
   892c6:	2f00      	cmp	r7, #0
   892c8:	d1e9      	bne.n	8929e <_fwalk+0xe>
   892ca:	4630      	mov	r0, r6
   892cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   892d0:	463e      	mov	r6, r7
   892d2:	4630      	mov	r0, r6
   892d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000892d8 <_fwalk_reent>:
   892d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   892dc:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   892e0:	4680      	mov	r8, r0
   892e2:	4689      	mov	r9, r1
   892e4:	d01a      	beq.n	8931c <_fwalk_reent+0x44>
   892e6:	2700      	movs	r7, #0
   892e8:	6875      	ldr	r5, [r6, #4]
   892ea:	68b4      	ldr	r4, [r6, #8]
   892ec:	3d01      	subs	r5, #1
   892ee:	d40f      	bmi.n	89310 <_fwalk_reent+0x38>
   892f0:	89a3      	ldrh	r3, [r4, #12]
   892f2:	3d01      	subs	r5, #1
   892f4:	2b01      	cmp	r3, #1
   892f6:	d907      	bls.n	89308 <_fwalk_reent+0x30>
   892f8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   892fc:	4621      	mov	r1, r4
   892fe:	3301      	adds	r3, #1
   89300:	4640      	mov	r0, r8
   89302:	d001      	beq.n	89308 <_fwalk_reent+0x30>
   89304:	47c8      	blx	r9
   89306:	4307      	orrs	r7, r0
   89308:	1c6b      	adds	r3, r5, #1
   8930a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8930e:	d1ef      	bne.n	892f0 <_fwalk_reent+0x18>
   89310:	6836      	ldr	r6, [r6, #0]
   89312:	2e00      	cmp	r6, #0
   89314:	d1e8      	bne.n	892e8 <_fwalk_reent+0x10>
   89316:	4638      	mov	r0, r7
   89318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8931c:	4637      	mov	r7, r6
   8931e:	4638      	mov	r0, r7
   89320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00089324 <iswspace>:
   89324:	28ff      	cmp	r0, #255	; 0xff
   89326:	d807      	bhi.n	89338 <iswspace+0x14>
   89328:	4b04      	ldr	r3, [pc, #16]	; (8933c <iswspace+0x18>)
   8932a:	681b      	ldr	r3, [r3, #0]
   8932c:	4418      	add	r0, r3
   8932e:	7840      	ldrb	r0, [r0, #1]
   89330:	f000 0008 	and.w	r0, r0, #8
   89334:	b2c0      	uxtb	r0, r0
   89336:	4770      	bx	lr
   89338:	2000      	movs	r0, #0
   8933a:	4770      	bx	lr
   8933c:	2007066c 	.word	0x2007066c

00089340 <__locale_charset>:
   89340:	4800      	ldr	r0, [pc, #0]	; (89344 <__locale_charset+0x4>)
   89342:	4770      	bx	lr
   89344:	20070670 	.word	0x20070670

00089348 <__locale_mb_cur_max>:
   89348:	4b01      	ldr	r3, [pc, #4]	; (89350 <__locale_mb_cur_max+0x8>)
   8934a:	6818      	ldr	r0, [r3, #0]
   8934c:	4770      	bx	lr
   8934e:	bf00      	nop
   89350:	20070690 	.word	0x20070690

00089354 <__smakebuf_r>:
   89354:	b5f0      	push	{r4, r5, r6, r7, lr}
   89356:	898b      	ldrh	r3, [r1, #12]
   89358:	b091      	sub	sp, #68	; 0x44
   8935a:	b29a      	uxth	r2, r3
   8935c:	0796      	lsls	r6, r2, #30
   8935e:	460c      	mov	r4, r1
   89360:	4605      	mov	r5, r0
   89362:	d437      	bmi.n	893d4 <__smakebuf_r+0x80>
   89364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89368:	2900      	cmp	r1, #0
   8936a:	db17      	blt.n	8939c <__smakebuf_r+0x48>
   8936c:	aa01      	add	r2, sp, #4
   8936e:	f001 fba9 	bl	8aac4 <_fstat_r>
   89372:	2800      	cmp	r0, #0
   89374:	db10      	blt.n	89398 <__smakebuf_r+0x44>
   89376:	9b02      	ldr	r3, [sp, #8]
   89378:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   8937c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   89380:	424f      	negs	r7, r1
   89382:	414f      	adcs	r7, r1
   89384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   89388:	d02c      	beq.n	893e4 <__smakebuf_r+0x90>
   8938a:	89a3      	ldrh	r3, [r4, #12]
   8938c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   89390:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   89394:	81a3      	strh	r3, [r4, #12]
   89396:	e00b      	b.n	893b0 <__smakebuf_r+0x5c>
   89398:	89a3      	ldrh	r3, [r4, #12]
   8939a:	b29a      	uxth	r2, r3
   8939c:	f012 0f80 	tst.w	r2, #128	; 0x80
   893a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   893a4:	81a3      	strh	r3, [r4, #12]
   893a6:	bf14      	ite	ne
   893a8:	2640      	movne	r6, #64	; 0x40
   893aa:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   893ae:	2700      	movs	r7, #0
   893b0:	4628      	mov	r0, r5
   893b2:	4631      	mov	r1, r6
   893b4:	f000 f846 	bl	89444 <_malloc_r>
   893b8:	89a3      	ldrh	r3, [r4, #12]
   893ba:	2800      	cmp	r0, #0
   893bc:	d029      	beq.n	89412 <__smakebuf_r+0xbe>
   893be:	4a1b      	ldr	r2, [pc, #108]	; (8942c <__smakebuf_r+0xd8>)
   893c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   893c4:	63ea      	str	r2, [r5, #60]	; 0x3c
   893c6:	81a3      	strh	r3, [r4, #12]
   893c8:	6020      	str	r0, [r4, #0]
   893ca:	6120      	str	r0, [r4, #16]
   893cc:	6166      	str	r6, [r4, #20]
   893ce:	b9a7      	cbnz	r7, 893fa <__smakebuf_r+0xa6>
   893d0:	b011      	add	sp, #68	; 0x44
   893d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   893d4:	f101 0343 	add.w	r3, r1, #67	; 0x43
   893d8:	2201      	movs	r2, #1
   893da:	600b      	str	r3, [r1, #0]
   893dc:	610b      	str	r3, [r1, #16]
   893de:	614a      	str	r2, [r1, #20]
   893e0:	b011      	add	sp, #68	; 0x44
   893e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   893e4:	4a12      	ldr	r2, [pc, #72]	; (89430 <__smakebuf_r+0xdc>)
   893e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   893e8:	4293      	cmp	r3, r2
   893ea:	d1ce      	bne.n	8938a <__smakebuf_r+0x36>
   893ec:	89a3      	ldrh	r3, [r4, #12]
   893ee:	f44f 6680 	mov.w	r6, #1024	; 0x400
   893f2:	4333      	orrs	r3, r6
   893f4:	81a3      	strh	r3, [r4, #12]
   893f6:	64e6      	str	r6, [r4, #76]	; 0x4c
   893f8:	e7da      	b.n	893b0 <__smakebuf_r+0x5c>
   893fa:	4628      	mov	r0, r5
   893fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   89400:	f001 fb74 	bl	8aaec <_isatty_r>
   89404:	2800      	cmp	r0, #0
   89406:	d0e3      	beq.n	893d0 <__smakebuf_r+0x7c>
   89408:	89a3      	ldrh	r3, [r4, #12]
   8940a:	f043 0301 	orr.w	r3, r3, #1
   8940e:	81a3      	strh	r3, [r4, #12]
   89410:	e7de      	b.n	893d0 <__smakebuf_r+0x7c>
   89412:	059a      	lsls	r2, r3, #22
   89414:	d4dc      	bmi.n	893d0 <__smakebuf_r+0x7c>
   89416:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8941a:	f043 0302 	orr.w	r3, r3, #2
   8941e:	2101      	movs	r1, #1
   89420:	81a3      	strh	r3, [r4, #12]
   89422:	6022      	str	r2, [r4, #0]
   89424:	6122      	str	r2, [r4, #16]
   89426:	6161      	str	r1, [r4, #20]
   89428:	e7d2      	b.n	893d0 <__smakebuf_r+0x7c>
   8942a:	bf00      	nop
   8942c:	000889bd 	.word	0x000889bd
   89430:	0008a145 	.word	0x0008a145

00089434 <malloc>:
   89434:	4b02      	ldr	r3, [pc, #8]	; (89440 <malloc+0xc>)
   89436:	4601      	mov	r1, r0
   89438:	6818      	ldr	r0, [r3, #0]
   8943a:	f000 b803 	b.w	89444 <_malloc_r>
   8943e:	bf00      	nop
   89440:	20070668 	.word	0x20070668

00089444 <_malloc_r>:
   89444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89448:	f101 050b 	add.w	r5, r1, #11
   8944c:	2d16      	cmp	r5, #22
   8944e:	b083      	sub	sp, #12
   89450:	4606      	mov	r6, r0
   89452:	d927      	bls.n	894a4 <_malloc_r+0x60>
   89454:	f035 0507 	bics.w	r5, r5, #7
   89458:	d427      	bmi.n	894aa <_malloc_r+0x66>
   8945a:	42a9      	cmp	r1, r5
   8945c:	d825      	bhi.n	894aa <_malloc_r+0x66>
   8945e:	4630      	mov	r0, r6
   89460:	f000 fb80 	bl	89b64 <__malloc_lock>
   89464:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   89468:	d226      	bcs.n	894b8 <_malloc_r+0x74>
   8946a:	4fc1      	ldr	r7, [pc, #772]	; (89770 <_malloc_r+0x32c>)
   8946c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   89470:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   89474:	68dc      	ldr	r4, [r3, #12]
   89476:	429c      	cmp	r4, r3
   89478:	f000 81d2 	beq.w	89820 <_malloc_r+0x3dc>
   8947c:	6863      	ldr	r3, [r4, #4]
   8947e:	68e2      	ldr	r2, [r4, #12]
   89480:	f023 0303 	bic.w	r3, r3, #3
   89484:	4423      	add	r3, r4
   89486:	6858      	ldr	r0, [r3, #4]
   89488:	68a1      	ldr	r1, [r4, #8]
   8948a:	f040 0501 	orr.w	r5, r0, #1
   8948e:	60ca      	str	r2, [r1, #12]
   89490:	4630      	mov	r0, r6
   89492:	6091      	str	r1, [r2, #8]
   89494:	605d      	str	r5, [r3, #4]
   89496:	f000 fb67 	bl	89b68 <__malloc_unlock>
   8949a:	3408      	adds	r4, #8
   8949c:	4620      	mov	r0, r4
   8949e:	b003      	add	sp, #12
   894a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   894a4:	2510      	movs	r5, #16
   894a6:	42a9      	cmp	r1, r5
   894a8:	d9d9      	bls.n	8945e <_malloc_r+0x1a>
   894aa:	2400      	movs	r4, #0
   894ac:	230c      	movs	r3, #12
   894ae:	4620      	mov	r0, r4
   894b0:	6033      	str	r3, [r6, #0]
   894b2:	b003      	add	sp, #12
   894b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   894b8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   894bc:	f000 8089 	beq.w	895d2 <_malloc_r+0x18e>
   894c0:	f1bc 0f04 	cmp.w	ip, #4
   894c4:	f200 8160 	bhi.w	89788 <_malloc_r+0x344>
   894c8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   894cc:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   894d0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   894d4:	4fa6      	ldr	r7, [pc, #664]	; (89770 <_malloc_r+0x32c>)
   894d6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   894da:	68cc      	ldr	r4, [r1, #12]
   894dc:	42a1      	cmp	r1, r4
   894de:	d105      	bne.n	894ec <_malloc_r+0xa8>
   894e0:	e00c      	b.n	894fc <_malloc_r+0xb8>
   894e2:	2b00      	cmp	r3, #0
   894e4:	da79      	bge.n	895da <_malloc_r+0x196>
   894e6:	68e4      	ldr	r4, [r4, #12]
   894e8:	42a1      	cmp	r1, r4
   894ea:	d007      	beq.n	894fc <_malloc_r+0xb8>
   894ec:	6862      	ldr	r2, [r4, #4]
   894ee:	f022 0203 	bic.w	r2, r2, #3
   894f2:	1b53      	subs	r3, r2, r5
   894f4:	2b0f      	cmp	r3, #15
   894f6:	ddf4      	ble.n	894e2 <_malloc_r+0x9e>
   894f8:	f10c 3cff 	add.w	ip, ip, #4294967295
   894fc:	f10c 0c01 	add.w	ip, ip, #1
   89500:	4b9b      	ldr	r3, [pc, #620]	; (89770 <_malloc_r+0x32c>)
   89502:	693c      	ldr	r4, [r7, #16]
   89504:	f103 0e08 	add.w	lr, r3, #8
   89508:	4574      	cmp	r4, lr
   8950a:	f000 817e 	beq.w	8980a <_malloc_r+0x3c6>
   8950e:	6861      	ldr	r1, [r4, #4]
   89510:	f021 0103 	bic.w	r1, r1, #3
   89514:	1b4a      	subs	r2, r1, r5
   89516:	2a0f      	cmp	r2, #15
   89518:	f300 8164 	bgt.w	897e4 <_malloc_r+0x3a0>
   8951c:	2a00      	cmp	r2, #0
   8951e:	f8c3 e014 	str.w	lr, [r3, #20]
   89522:	f8c3 e010 	str.w	lr, [r3, #16]
   89526:	da69      	bge.n	895fc <_malloc_r+0x1b8>
   89528:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8952c:	f080 813a 	bcs.w	897a4 <_malloc_r+0x360>
   89530:	08c9      	lsrs	r1, r1, #3
   89532:	108a      	asrs	r2, r1, #2
   89534:	f04f 0801 	mov.w	r8, #1
   89538:	fa08 f802 	lsl.w	r8, r8, r2
   8953c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   89540:	685a      	ldr	r2, [r3, #4]
   89542:	6888      	ldr	r0, [r1, #8]
   89544:	ea48 0202 	orr.w	r2, r8, r2
   89548:	60a0      	str	r0, [r4, #8]
   8954a:	60e1      	str	r1, [r4, #12]
   8954c:	605a      	str	r2, [r3, #4]
   8954e:	608c      	str	r4, [r1, #8]
   89550:	60c4      	str	r4, [r0, #12]
   89552:	ea4f 03ac 	mov.w	r3, ip, asr #2
   89556:	2001      	movs	r0, #1
   89558:	4098      	lsls	r0, r3
   8955a:	4290      	cmp	r0, r2
   8955c:	d85b      	bhi.n	89616 <_malloc_r+0x1d2>
   8955e:	4202      	tst	r2, r0
   89560:	d106      	bne.n	89570 <_malloc_r+0x12c>
   89562:	f02c 0c03 	bic.w	ip, ip, #3
   89566:	0040      	lsls	r0, r0, #1
   89568:	4202      	tst	r2, r0
   8956a:	f10c 0c04 	add.w	ip, ip, #4
   8956e:	d0fa      	beq.n	89566 <_malloc_r+0x122>
   89570:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   89574:	4644      	mov	r4, r8
   89576:	46e1      	mov	r9, ip
   89578:	68e3      	ldr	r3, [r4, #12]
   8957a:	429c      	cmp	r4, r3
   8957c:	d107      	bne.n	8958e <_malloc_r+0x14a>
   8957e:	e146      	b.n	8980e <_malloc_r+0x3ca>
   89580:	2a00      	cmp	r2, #0
   89582:	f280 8157 	bge.w	89834 <_malloc_r+0x3f0>
   89586:	68db      	ldr	r3, [r3, #12]
   89588:	429c      	cmp	r4, r3
   8958a:	f000 8140 	beq.w	8980e <_malloc_r+0x3ca>
   8958e:	6859      	ldr	r1, [r3, #4]
   89590:	f021 0103 	bic.w	r1, r1, #3
   89594:	1b4a      	subs	r2, r1, r5
   89596:	2a0f      	cmp	r2, #15
   89598:	ddf2      	ble.n	89580 <_malloc_r+0x13c>
   8959a:	461c      	mov	r4, r3
   8959c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   895a0:	68d9      	ldr	r1, [r3, #12]
   895a2:	f045 0901 	orr.w	r9, r5, #1
   895a6:	f042 0801 	orr.w	r8, r2, #1
   895aa:	441d      	add	r5, r3
   895ac:	f8c3 9004 	str.w	r9, [r3, #4]
   895b0:	4630      	mov	r0, r6
   895b2:	f8cc 100c 	str.w	r1, [ip, #12]
   895b6:	f8c1 c008 	str.w	ip, [r1, #8]
   895ba:	617d      	str	r5, [r7, #20]
   895bc:	613d      	str	r5, [r7, #16]
   895be:	f8c5 e00c 	str.w	lr, [r5, #12]
   895c2:	f8c5 e008 	str.w	lr, [r5, #8]
   895c6:	f8c5 8004 	str.w	r8, [r5, #4]
   895ca:	50aa      	str	r2, [r5, r2]
   895cc:	f000 facc 	bl	89b68 <__malloc_unlock>
   895d0:	e764      	b.n	8949c <_malloc_r+0x58>
   895d2:	217e      	movs	r1, #126	; 0x7e
   895d4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   895d8:	e77c      	b.n	894d4 <_malloc_r+0x90>
   895da:	4422      	add	r2, r4
   895dc:	6850      	ldr	r0, [r2, #4]
   895de:	68e3      	ldr	r3, [r4, #12]
   895e0:	68a1      	ldr	r1, [r4, #8]
   895e2:	f040 0501 	orr.w	r5, r0, #1
   895e6:	60cb      	str	r3, [r1, #12]
   895e8:	4630      	mov	r0, r6
   895ea:	6099      	str	r1, [r3, #8]
   895ec:	6055      	str	r5, [r2, #4]
   895ee:	f000 fabb 	bl	89b68 <__malloc_unlock>
   895f2:	3408      	adds	r4, #8
   895f4:	4620      	mov	r0, r4
   895f6:	b003      	add	sp, #12
   895f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   895fc:	4421      	add	r1, r4
   895fe:	684b      	ldr	r3, [r1, #4]
   89600:	4630      	mov	r0, r6
   89602:	f043 0301 	orr.w	r3, r3, #1
   89606:	604b      	str	r3, [r1, #4]
   89608:	f000 faae 	bl	89b68 <__malloc_unlock>
   8960c:	3408      	adds	r4, #8
   8960e:	4620      	mov	r0, r4
   89610:	b003      	add	sp, #12
   89612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89616:	68bc      	ldr	r4, [r7, #8]
   89618:	6863      	ldr	r3, [r4, #4]
   8961a:	f023 0903 	bic.w	r9, r3, #3
   8961e:	45a9      	cmp	r9, r5
   89620:	d304      	bcc.n	8962c <_malloc_r+0x1e8>
   89622:	ebc5 0309 	rsb	r3, r5, r9
   89626:	2b0f      	cmp	r3, #15
   89628:	f300 8091 	bgt.w	8974e <_malloc_r+0x30a>
   8962c:	4b51      	ldr	r3, [pc, #324]	; (89774 <_malloc_r+0x330>)
   8962e:	4a52      	ldr	r2, [pc, #328]	; (89778 <_malloc_r+0x334>)
   89630:	6819      	ldr	r1, [r3, #0]
   89632:	6813      	ldr	r3, [r2, #0]
   89634:	eb05 0a01 	add.w	sl, r5, r1
   89638:	3301      	adds	r3, #1
   8963a:	eb04 0b09 	add.w	fp, r4, r9
   8963e:	f000 8161 	beq.w	89904 <_malloc_r+0x4c0>
   89642:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   89646:	f10a 0a0f 	add.w	sl, sl, #15
   8964a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8964e:	f02a 0a0f 	bic.w	sl, sl, #15
   89652:	4630      	mov	r0, r6
   89654:	4651      	mov	r1, sl
   89656:	9201      	str	r2, [sp, #4]
   89658:	f000 fcfc 	bl	8a054 <_sbrk_r>
   8965c:	f1b0 3fff 	cmp.w	r0, #4294967295
   89660:	4680      	mov	r8, r0
   89662:	9a01      	ldr	r2, [sp, #4]
   89664:	f000 8101 	beq.w	8986a <_malloc_r+0x426>
   89668:	4583      	cmp	fp, r0
   8966a:	f200 80fb 	bhi.w	89864 <_malloc_r+0x420>
   8966e:	f8df c114 	ldr.w	ip, [pc, #276]	; 89784 <_malloc_r+0x340>
   89672:	45c3      	cmp	fp, r8
   89674:	f8dc 3000 	ldr.w	r3, [ip]
   89678:	4453      	add	r3, sl
   8967a:	f8cc 3000 	str.w	r3, [ip]
   8967e:	f000 814a 	beq.w	89916 <_malloc_r+0x4d2>
   89682:	6812      	ldr	r2, [r2, #0]
   89684:	493c      	ldr	r1, [pc, #240]	; (89778 <_malloc_r+0x334>)
   89686:	3201      	adds	r2, #1
   89688:	bf1b      	ittet	ne
   8968a:	ebcb 0b08 	rsbne	fp, fp, r8
   8968e:	445b      	addne	r3, fp
   89690:	f8c1 8000 	streq.w	r8, [r1]
   89694:	f8cc 3000 	strne.w	r3, [ip]
   89698:	f018 0307 	ands.w	r3, r8, #7
   8969c:	f000 8114 	beq.w	898c8 <_malloc_r+0x484>
   896a0:	f1c3 0208 	rsb	r2, r3, #8
   896a4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   896a8:	4490      	add	r8, r2
   896aa:	3308      	adds	r3, #8
   896ac:	44c2      	add	sl, r8
   896ae:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   896b2:	ebca 0a03 	rsb	sl, sl, r3
   896b6:	4651      	mov	r1, sl
   896b8:	4630      	mov	r0, r6
   896ba:	f8cd c004 	str.w	ip, [sp, #4]
   896be:	f000 fcc9 	bl	8a054 <_sbrk_r>
   896c2:	1c43      	adds	r3, r0, #1
   896c4:	f8dd c004 	ldr.w	ip, [sp, #4]
   896c8:	f000 8135 	beq.w	89936 <_malloc_r+0x4f2>
   896cc:	ebc8 0200 	rsb	r2, r8, r0
   896d0:	4452      	add	r2, sl
   896d2:	f042 0201 	orr.w	r2, r2, #1
   896d6:	f8dc 3000 	ldr.w	r3, [ip]
   896da:	42bc      	cmp	r4, r7
   896dc:	4453      	add	r3, sl
   896de:	f8c7 8008 	str.w	r8, [r7, #8]
   896e2:	f8cc 3000 	str.w	r3, [ip]
   896e6:	f8c8 2004 	str.w	r2, [r8, #4]
   896ea:	f8df a098 	ldr.w	sl, [pc, #152]	; 89784 <_malloc_r+0x340>
   896ee:	d015      	beq.n	8971c <_malloc_r+0x2d8>
   896f0:	f1b9 0f0f 	cmp.w	r9, #15
   896f4:	f240 80eb 	bls.w	898ce <_malloc_r+0x48a>
   896f8:	6861      	ldr	r1, [r4, #4]
   896fa:	f1a9 020c 	sub.w	r2, r9, #12
   896fe:	f022 0207 	bic.w	r2, r2, #7
   89702:	f001 0101 	and.w	r1, r1, #1
   89706:	ea42 0e01 	orr.w	lr, r2, r1
   8970a:	2005      	movs	r0, #5
   8970c:	18a1      	adds	r1, r4, r2
   8970e:	2a0f      	cmp	r2, #15
   89710:	f8c4 e004 	str.w	lr, [r4, #4]
   89714:	6048      	str	r0, [r1, #4]
   89716:	6088      	str	r0, [r1, #8]
   89718:	f200 8111 	bhi.w	8993e <_malloc_r+0x4fa>
   8971c:	4a17      	ldr	r2, [pc, #92]	; (8977c <_malloc_r+0x338>)
   8971e:	68bc      	ldr	r4, [r7, #8]
   89720:	6811      	ldr	r1, [r2, #0]
   89722:	428b      	cmp	r3, r1
   89724:	bf88      	it	hi
   89726:	6013      	strhi	r3, [r2, #0]
   89728:	4a15      	ldr	r2, [pc, #84]	; (89780 <_malloc_r+0x33c>)
   8972a:	6811      	ldr	r1, [r2, #0]
   8972c:	428b      	cmp	r3, r1
   8972e:	bf88      	it	hi
   89730:	6013      	strhi	r3, [r2, #0]
   89732:	6862      	ldr	r2, [r4, #4]
   89734:	f022 0203 	bic.w	r2, r2, #3
   89738:	4295      	cmp	r5, r2
   8973a:	ebc5 0302 	rsb	r3, r5, r2
   8973e:	d801      	bhi.n	89744 <_malloc_r+0x300>
   89740:	2b0f      	cmp	r3, #15
   89742:	dc04      	bgt.n	8974e <_malloc_r+0x30a>
   89744:	4630      	mov	r0, r6
   89746:	f000 fa0f 	bl	89b68 <__malloc_unlock>
   8974a:	2400      	movs	r4, #0
   8974c:	e6a6      	b.n	8949c <_malloc_r+0x58>
   8974e:	f045 0201 	orr.w	r2, r5, #1
   89752:	f043 0301 	orr.w	r3, r3, #1
   89756:	4425      	add	r5, r4
   89758:	6062      	str	r2, [r4, #4]
   8975a:	4630      	mov	r0, r6
   8975c:	60bd      	str	r5, [r7, #8]
   8975e:	606b      	str	r3, [r5, #4]
   89760:	f000 fa02 	bl	89b68 <__malloc_unlock>
   89764:	3408      	adds	r4, #8
   89766:	4620      	mov	r0, r4
   89768:	b003      	add	sp, #12
   8976a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8976e:	bf00      	nop
   89770:	20070694 	.word	0x20070694
   89774:	2007ad78 	.word	0x2007ad78
   89778:	20070aa0 	.word	0x20070aa0
   8977c:	2007ad74 	.word	0x2007ad74
   89780:	2007ad70 	.word	0x2007ad70
   89784:	2007ad7c 	.word	0x2007ad7c
   89788:	f1bc 0f14 	cmp.w	ip, #20
   8978c:	d961      	bls.n	89852 <_malloc_r+0x40e>
   8978e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   89792:	f200 808f 	bhi.w	898b4 <_malloc_r+0x470>
   89796:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8979a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8979e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   897a2:	e697      	b.n	894d4 <_malloc_r+0x90>
   897a4:	0a4b      	lsrs	r3, r1, #9
   897a6:	2b04      	cmp	r3, #4
   897a8:	d958      	bls.n	8985c <_malloc_r+0x418>
   897aa:	2b14      	cmp	r3, #20
   897ac:	f200 80ad 	bhi.w	8990a <_malloc_r+0x4c6>
   897b0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   897b4:	0050      	lsls	r0, r2, #1
   897b6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   897ba:	6883      	ldr	r3, [r0, #8]
   897bc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 89978 <_malloc_r+0x534>
   897c0:	4283      	cmp	r3, r0
   897c2:	f000 808a 	beq.w	898da <_malloc_r+0x496>
   897c6:	685a      	ldr	r2, [r3, #4]
   897c8:	f022 0203 	bic.w	r2, r2, #3
   897cc:	4291      	cmp	r1, r2
   897ce:	d202      	bcs.n	897d6 <_malloc_r+0x392>
   897d0:	689b      	ldr	r3, [r3, #8]
   897d2:	4298      	cmp	r0, r3
   897d4:	d1f7      	bne.n	897c6 <_malloc_r+0x382>
   897d6:	68d9      	ldr	r1, [r3, #12]
   897d8:	687a      	ldr	r2, [r7, #4]
   897da:	60e1      	str	r1, [r4, #12]
   897dc:	60a3      	str	r3, [r4, #8]
   897de:	608c      	str	r4, [r1, #8]
   897e0:	60dc      	str	r4, [r3, #12]
   897e2:	e6b6      	b.n	89552 <_malloc_r+0x10e>
   897e4:	f045 0701 	orr.w	r7, r5, #1
   897e8:	f042 0101 	orr.w	r1, r2, #1
   897ec:	4425      	add	r5, r4
   897ee:	6067      	str	r7, [r4, #4]
   897f0:	4630      	mov	r0, r6
   897f2:	615d      	str	r5, [r3, #20]
   897f4:	611d      	str	r5, [r3, #16]
   897f6:	f8c5 e00c 	str.w	lr, [r5, #12]
   897fa:	f8c5 e008 	str.w	lr, [r5, #8]
   897fe:	6069      	str	r1, [r5, #4]
   89800:	50aa      	str	r2, [r5, r2]
   89802:	3408      	adds	r4, #8
   89804:	f000 f9b0 	bl	89b68 <__malloc_unlock>
   89808:	e648      	b.n	8949c <_malloc_r+0x58>
   8980a:	685a      	ldr	r2, [r3, #4]
   8980c:	e6a1      	b.n	89552 <_malloc_r+0x10e>
   8980e:	f109 0901 	add.w	r9, r9, #1
   89812:	f019 0f03 	tst.w	r9, #3
   89816:	f104 0408 	add.w	r4, r4, #8
   8981a:	f47f aead 	bne.w	89578 <_malloc_r+0x134>
   8981e:	e02d      	b.n	8987c <_malloc_r+0x438>
   89820:	f104 0308 	add.w	r3, r4, #8
   89824:	6964      	ldr	r4, [r4, #20]
   89826:	42a3      	cmp	r3, r4
   89828:	bf08      	it	eq
   8982a:	f10c 0c02 	addeq.w	ip, ip, #2
   8982e:	f43f ae67 	beq.w	89500 <_malloc_r+0xbc>
   89832:	e623      	b.n	8947c <_malloc_r+0x38>
   89834:	4419      	add	r1, r3
   89836:	6848      	ldr	r0, [r1, #4]
   89838:	461c      	mov	r4, r3
   8983a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8983e:	68db      	ldr	r3, [r3, #12]
   89840:	f040 0501 	orr.w	r5, r0, #1
   89844:	604d      	str	r5, [r1, #4]
   89846:	4630      	mov	r0, r6
   89848:	60d3      	str	r3, [r2, #12]
   8984a:	609a      	str	r2, [r3, #8]
   8984c:	f000 f98c 	bl	89b68 <__malloc_unlock>
   89850:	e624      	b.n	8949c <_malloc_r+0x58>
   89852:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   89856:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8985a:	e63b      	b.n	894d4 <_malloc_r+0x90>
   8985c:	098a      	lsrs	r2, r1, #6
   8985e:	3238      	adds	r2, #56	; 0x38
   89860:	0050      	lsls	r0, r2, #1
   89862:	e7a8      	b.n	897b6 <_malloc_r+0x372>
   89864:	42bc      	cmp	r4, r7
   89866:	f43f af02 	beq.w	8966e <_malloc_r+0x22a>
   8986a:	68bc      	ldr	r4, [r7, #8]
   8986c:	6862      	ldr	r2, [r4, #4]
   8986e:	f022 0203 	bic.w	r2, r2, #3
   89872:	e761      	b.n	89738 <_malloc_r+0x2f4>
   89874:	f8d8 8000 	ldr.w	r8, [r8]
   89878:	4598      	cmp	r8, r3
   8987a:	d17a      	bne.n	89972 <_malloc_r+0x52e>
   8987c:	f01c 0f03 	tst.w	ip, #3
   89880:	f1a8 0308 	sub.w	r3, r8, #8
   89884:	f10c 3cff 	add.w	ip, ip, #4294967295
   89888:	d1f4      	bne.n	89874 <_malloc_r+0x430>
   8988a:	687b      	ldr	r3, [r7, #4]
   8988c:	ea23 0300 	bic.w	r3, r3, r0
   89890:	607b      	str	r3, [r7, #4]
   89892:	0040      	lsls	r0, r0, #1
   89894:	4298      	cmp	r0, r3
   89896:	f63f aebe 	bhi.w	89616 <_malloc_r+0x1d2>
   8989a:	2800      	cmp	r0, #0
   8989c:	f43f aebb 	beq.w	89616 <_malloc_r+0x1d2>
   898a0:	4203      	tst	r3, r0
   898a2:	46cc      	mov	ip, r9
   898a4:	f47f ae64 	bne.w	89570 <_malloc_r+0x12c>
   898a8:	0040      	lsls	r0, r0, #1
   898aa:	4203      	tst	r3, r0
   898ac:	f10c 0c04 	add.w	ip, ip, #4
   898b0:	d0fa      	beq.n	898a8 <_malloc_r+0x464>
   898b2:	e65d      	b.n	89570 <_malloc_r+0x12c>
   898b4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   898b8:	d819      	bhi.n	898ee <_malloc_r+0x4aa>
   898ba:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   898be:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   898c2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   898c6:	e605      	b.n	894d4 <_malloc_r+0x90>
   898c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   898cc:	e6ee      	b.n	896ac <_malloc_r+0x268>
   898ce:	2301      	movs	r3, #1
   898d0:	f8c8 3004 	str.w	r3, [r8, #4]
   898d4:	4644      	mov	r4, r8
   898d6:	2200      	movs	r2, #0
   898d8:	e72e      	b.n	89738 <_malloc_r+0x2f4>
   898da:	1092      	asrs	r2, r2, #2
   898dc:	2001      	movs	r0, #1
   898de:	4090      	lsls	r0, r2
   898e0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   898e4:	4619      	mov	r1, r3
   898e6:	4302      	orrs	r2, r0
   898e8:	f8c8 2004 	str.w	r2, [r8, #4]
   898ec:	e775      	b.n	897da <_malloc_r+0x396>
   898ee:	f240 5354 	movw	r3, #1364	; 0x554
   898f2:	459c      	cmp	ip, r3
   898f4:	d81b      	bhi.n	8992e <_malloc_r+0x4ea>
   898f6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   898fa:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   898fe:	ea4f 014c 	mov.w	r1, ip, lsl #1
   89902:	e5e7      	b.n	894d4 <_malloc_r+0x90>
   89904:	f10a 0a10 	add.w	sl, sl, #16
   89908:	e6a3      	b.n	89652 <_malloc_r+0x20e>
   8990a:	2b54      	cmp	r3, #84	; 0x54
   8990c:	d81f      	bhi.n	8994e <_malloc_r+0x50a>
   8990e:	0b0a      	lsrs	r2, r1, #12
   89910:	326e      	adds	r2, #110	; 0x6e
   89912:	0050      	lsls	r0, r2, #1
   89914:	e74f      	b.n	897b6 <_malloc_r+0x372>
   89916:	f3cb 010b 	ubfx	r1, fp, #0, #12
   8991a:	2900      	cmp	r1, #0
   8991c:	f47f aeb1 	bne.w	89682 <_malloc_r+0x23e>
   89920:	eb0a 0109 	add.w	r1, sl, r9
   89924:	68ba      	ldr	r2, [r7, #8]
   89926:	f041 0101 	orr.w	r1, r1, #1
   8992a:	6051      	str	r1, [r2, #4]
   8992c:	e6f6      	b.n	8971c <_malloc_r+0x2d8>
   8992e:	21fc      	movs	r1, #252	; 0xfc
   89930:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   89934:	e5ce      	b.n	894d4 <_malloc_r+0x90>
   89936:	2201      	movs	r2, #1
   89938:	f04f 0a00 	mov.w	sl, #0
   8993c:	e6cb      	b.n	896d6 <_malloc_r+0x292>
   8993e:	f104 0108 	add.w	r1, r4, #8
   89942:	4630      	mov	r0, r6
   89944:	f7ff fa4c 	bl	88de0 <_free_r>
   89948:	f8da 3000 	ldr.w	r3, [sl]
   8994c:	e6e6      	b.n	8971c <_malloc_r+0x2d8>
   8994e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   89952:	d803      	bhi.n	8995c <_malloc_r+0x518>
   89954:	0bca      	lsrs	r2, r1, #15
   89956:	3277      	adds	r2, #119	; 0x77
   89958:	0050      	lsls	r0, r2, #1
   8995a:	e72c      	b.n	897b6 <_malloc_r+0x372>
   8995c:	f240 5254 	movw	r2, #1364	; 0x554
   89960:	4293      	cmp	r3, r2
   89962:	d803      	bhi.n	8996c <_malloc_r+0x528>
   89964:	0c8a      	lsrs	r2, r1, #18
   89966:	327c      	adds	r2, #124	; 0x7c
   89968:	0050      	lsls	r0, r2, #1
   8996a:	e724      	b.n	897b6 <_malloc_r+0x372>
   8996c:	20fc      	movs	r0, #252	; 0xfc
   8996e:	227e      	movs	r2, #126	; 0x7e
   89970:	e721      	b.n	897b6 <_malloc_r+0x372>
   89972:	687b      	ldr	r3, [r7, #4]
   89974:	e78d      	b.n	89892 <_malloc_r+0x44e>
   89976:	bf00      	nop
   89978:	20070694 	.word	0x20070694

0008997c <_mbrtowc_r>:
   8997c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   89980:	b083      	sub	sp, #12
   89982:	461f      	mov	r7, r3
   89984:	4614      	mov	r4, r2
   89986:	4605      	mov	r5, r0
   89988:	4688      	mov	r8, r1
   8998a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8998c:	4b10      	ldr	r3, [pc, #64]	; (899d0 <_mbrtowc_r+0x54>)
   8998e:	b19a      	cbz	r2, 899b8 <_mbrtowc_r+0x3c>
   89990:	f8d3 9000 	ldr.w	r9, [r3]
   89994:	f7ff fcd4 	bl	89340 <__locale_charset>
   89998:	4641      	mov	r1, r8
   8999a:	e88d 0041 	stmia.w	sp, {r0, r6}
   8999e:	4622      	mov	r2, r4
   899a0:	463b      	mov	r3, r7
   899a2:	4628      	mov	r0, r5
   899a4:	47c8      	blx	r9
   899a6:	1c43      	adds	r3, r0, #1
   899a8:	d103      	bne.n	899b2 <_mbrtowc_r+0x36>
   899aa:	2200      	movs	r2, #0
   899ac:	238a      	movs	r3, #138	; 0x8a
   899ae:	6032      	str	r2, [r6, #0]
   899b0:	602b      	str	r3, [r5, #0]
   899b2:	b003      	add	sp, #12
   899b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   899b8:	681f      	ldr	r7, [r3, #0]
   899ba:	f7ff fcc1 	bl	89340 <__locale_charset>
   899be:	4621      	mov	r1, r4
   899c0:	e88d 0041 	stmia.w	sp, {r0, r6}
   899c4:	4a03      	ldr	r2, [pc, #12]	; (899d4 <_mbrtowc_r+0x58>)
   899c6:	4628      	mov	r0, r5
   899c8:	2301      	movs	r3, #1
   899ca:	47b8      	blx	r7
   899cc:	e7eb      	b.n	899a6 <_mbrtowc_r+0x2a>
   899ce:	bf00      	nop
   899d0:	20070aa4 	.word	0x20070aa4
   899d4:	0008af24 	.word	0x0008af24

000899d8 <__ascii_mbtowc>:
   899d8:	b082      	sub	sp, #8
   899da:	b149      	cbz	r1, 899f0 <__ascii_mbtowc+0x18>
   899dc:	b15a      	cbz	r2, 899f6 <__ascii_mbtowc+0x1e>
   899de:	b16b      	cbz	r3, 899fc <__ascii_mbtowc+0x24>
   899e0:	7813      	ldrb	r3, [r2, #0]
   899e2:	600b      	str	r3, [r1, #0]
   899e4:	7810      	ldrb	r0, [r2, #0]
   899e6:	3000      	adds	r0, #0
   899e8:	bf18      	it	ne
   899ea:	2001      	movne	r0, #1
   899ec:	b002      	add	sp, #8
   899ee:	4770      	bx	lr
   899f0:	a901      	add	r1, sp, #4
   899f2:	2a00      	cmp	r2, #0
   899f4:	d1f3      	bne.n	899de <__ascii_mbtowc+0x6>
   899f6:	4610      	mov	r0, r2
   899f8:	b002      	add	sp, #8
   899fa:	4770      	bx	lr
   899fc:	f06f 0001 	mvn.w	r0, #1
   89a00:	e7f4      	b.n	899ec <__ascii_mbtowc+0x14>
   89a02:	bf00      	nop

00089a04 <memchr>:
   89a04:	0783      	lsls	r3, r0, #30
   89a06:	b470      	push	{r4, r5, r6}
   89a08:	b2c9      	uxtb	r1, r1
   89a0a:	d040      	beq.n	89a8e <memchr+0x8a>
   89a0c:	1e54      	subs	r4, r2, #1
   89a0e:	b32a      	cbz	r2, 89a5c <memchr+0x58>
   89a10:	7803      	ldrb	r3, [r0, #0]
   89a12:	428b      	cmp	r3, r1
   89a14:	d023      	beq.n	89a5e <memchr+0x5a>
   89a16:	1c43      	adds	r3, r0, #1
   89a18:	e004      	b.n	89a24 <memchr+0x20>
   89a1a:	b1fc      	cbz	r4, 89a5c <memchr+0x58>
   89a1c:	7805      	ldrb	r5, [r0, #0]
   89a1e:	4614      	mov	r4, r2
   89a20:	428d      	cmp	r5, r1
   89a22:	d01c      	beq.n	89a5e <memchr+0x5a>
   89a24:	f013 0f03 	tst.w	r3, #3
   89a28:	4618      	mov	r0, r3
   89a2a:	f104 32ff 	add.w	r2, r4, #4294967295
   89a2e:	f103 0301 	add.w	r3, r3, #1
   89a32:	d1f2      	bne.n	89a1a <memchr+0x16>
   89a34:	2c03      	cmp	r4, #3
   89a36:	d814      	bhi.n	89a62 <memchr+0x5e>
   89a38:	1e65      	subs	r5, r4, #1
   89a3a:	b354      	cbz	r4, 89a92 <memchr+0x8e>
   89a3c:	7803      	ldrb	r3, [r0, #0]
   89a3e:	428b      	cmp	r3, r1
   89a40:	d00d      	beq.n	89a5e <memchr+0x5a>
   89a42:	1c42      	adds	r2, r0, #1
   89a44:	2300      	movs	r3, #0
   89a46:	e002      	b.n	89a4e <memchr+0x4a>
   89a48:	7804      	ldrb	r4, [r0, #0]
   89a4a:	428c      	cmp	r4, r1
   89a4c:	d007      	beq.n	89a5e <memchr+0x5a>
   89a4e:	42ab      	cmp	r3, r5
   89a50:	4610      	mov	r0, r2
   89a52:	f103 0301 	add.w	r3, r3, #1
   89a56:	f102 0201 	add.w	r2, r2, #1
   89a5a:	d1f5      	bne.n	89a48 <memchr+0x44>
   89a5c:	2000      	movs	r0, #0
   89a5e:	bc70      	pop	{r4, r5, r6}
   89a60:	4770      	bx	lr
   89a62:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   89a66:	4603      	mov	r3, r0
   89a68:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   89a6c:	681a      	ldr	r2, [r3, #0]
   89a6e:	4618      	mov	r0, r3
   89a70:	4072      	eors	r2, r6
   89a72:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   89a76:	ea25 0202 	bic.w	r2, r5, r2
   89a7a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   89a7e:	f103 0304 	add.w	r3, r3, #4
   89a82:	d1d9      	bne.n	89a38 <memchr+0x34>
   89a84:	3c04      	subs	r4, #4
   89a86:	2c03      	cmp	r4, #3
   89a88:	4618      	mov	r0, r3
   89a8a:	d8ef      	bhi.n	89a6c <memchr+0x68>
   89a8c:	e7d4      	b.n	89a38 <memchr+0x34>
   89a8e:	4614      	mov	r4, r2
   89a90:	e7d0      	b.n	89a34 <memchr+0x30>
   89a92:	4620      	mov	r0, r4
   89a94:	e7e3      	b.n	89a5e <memchr+0x5a>
   89a96:	bf00      	nop

00089a98 <memmove>:
   89a98:	4288      	cmp	r0, r1
   89a9a:	b4f0      	push	{r4, r5, r6, r7}
   89a9c:	d910      	bls.n	89ac0 <memmove+0x28>
   89a9e:	188c      	adds	r4, r1, r2
   89aa0:	42a0      	cmp	r0, r4
   89aa2:	d20d      	bcs.n	89ac0 <memmove+0x28>
   89aa4:	1885      	adds	r5, r0, r2
   89aa6:	1e53      	subs	r3, r2, #1
   89aa8:	b142      	cbz	r2, 89abc <memmove+0x24>
   89aaa:	4621      	mov	r1, r4
   89aac:	462a      	mov	r2, r5
   89aae:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   89ab2:	3b01      	subs	r3, #1
   89ab4:	f802 4d01 	strb.w	r4, [r2, #-1]!
   89ab8:	1c5c      	adds	r4, r3, #1
   89aba:	d1f8      	bne.n	89aae <memmove+0x16>
   89abc:	bcf0      	pop	{r4, r5, r6, r7}
   89abe:	4770      	bx	lr
   89ac0:	2a0f      	cmp	r2, #15
   89ac2:	d944      	bls.n	89b4e <memmove+0xb6>
   89ac4:	ea40 0301 	orr.w	r3, r0, r1
   89ac8:	079b      	lsls	r3, r3, #30
   89aca:	d144      	bne.n	89b56 <memmove+0xbe>
   89acc:	f1a2 0710 	sub.w	r7, r2, #16
   89ad0:	093f      	lsrs	r7, r7, #4
   89ad2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   89ad6:	3610      	adds	r6, #16
   89ad8:	460c      	mov	r4, r1
   89ada:	4603      	mov	r3, r0
   89adc:	6825      	ldr	r5, [r4, #0]
   89ade:	3310      	adds	r3, #16
   89ae0:	f843 5c10 	str.w	r5, [r3, #-16]
   89ae4:	6865      	ldr	r5, [r4, #4]
   89ae6:	3410      	adds	r4, #16
   89ae8:	f843 5c0c 	str.w	r5, [r3, #-12]
   89aec:	f854 5c08 	ldr.w	r5, [r4, #-8]
   89af0:	f843 5c08 	str.w	r5, [r3, #-8]
   89af4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   89af8:	f843 5c04 	str.w	r5, [r3, #-4]
   89afc:	42b3      	cmp	r3, r6
   89afe:	d1ed      	bne.n	89adc <memmove+0x44>
   89b00:	1c7b      	adds	r3, r7, #1
   89b02:	f002 0c0f 	and.w	ip, r2, #15
   89b06:	011b      	lsls	r3, r3, #4
   89b08:	f1bc 0f03 	cmp.w	ip, #3
   89b0c:	4419      	add	r1, r3
   89b0e:	4403      	add	r3, r0
   89b10:	d923      	bls.n	89b5a <memmove+0xc2>
   89b12:	460e      	mov	r6, r1
   89b14:	461d      	mov	r5, r3
   89b16:	4664      	mov	r4, ip
   89b18:	f856 7b04 	ldr.w	r7, [r6], #4
   89b1c:	3c04      	subs	r4, #4
   89b1e:	2c03      	cmp	r4, #3
   89b20:	f845 7b04 	str.w	r7, [r5], #4
   89b24:	d8f8      	bhi.n	89b18 <memmove+0x80>
   89b26:	f1ac 0404 	sub.w	r4, ip, #4
   89b2a:	f024 0403 	bic.w	r4, r4, #3
   89b2e:	3404      	adds	r4, #4
   89b30:	f002 0203 	and.w	r2, r2, #3
   89b34:	4423      	add	r3, r4
   89b36:	4421      	add	r1, r4
   89b38:	2a00      	cmp	r2, #0
   89b3a:	d0bf      	beq.n	89abc <memmove+0x24>
   89b3c:	441a      	add	r2, r3
   89b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
   89b42:	f803 4b01 	strb.w	r4, [r3], #1
   89b46:	4293      	cmp	r3, r2
   89b48:	d1f9      	bne.n	89b3e <memmove+0xa6>
   89b4a:	bcf0      	pop	{r4, r5, r6, r7}
   89b4c:	4770      	bx	lr
   89b4e:	4603      	mov	r3, r0
   89b50:	2a00      	cmp	r2, #0
   89b52:	d1f3      	bne.n	89b3c <memmove+0xa4>
   89b54:	e7b2      	b.n	89abc <memmove+0x24>
   89b56:	4603      	mov	r3, r0
   89b58:	e7f0      	b.n	89b3c <memmove+0xa4>
   89b5a:	4662      	mov	r2, ip
   89b5c:	2a00      	cmp	r2, #0
   89b5e:	d1ed      	bne.n	89b3c <memmove+0xa4>
   89b60:	e7ac      	b.n	89abc <memmove+0x24>
   89b62:	bf00      	nop

00089b64 <__malloc_lock>:
   89b64:	4770      	bx	lr
   89b66:	bf00      	nop

00089b68 <__malloc_unlock>:
   89b68:	4770      	bx	lr
   89b6a:	bf00      	nop

00089b6c <_realloc_r>:
   89b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89b70:	460c      	mov	r4, r1
   89b72:	b083      	sub	sp, #12
   89b74:	4690      	mov	r8, r2
   89b76:	4681      	mov	r9, r0
   89b78:	2900      	cmp	r1, #0
   89b7a:	f000 80ba 	beq.w	89cf2 <_realloc_r+0x186>
   89b7e:	f7ff fff1 	bl	89b64 <__malloc_lock>
   89b82:	f108 060b 	add.w	r6, r8, #11
   89b86:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89b8a:	2e16      	cmp	r6, #22
   89b8c:	f023 0503 	bic.w	r5, r3, #3
   89b90:	f1a4 0708 	sub.w	r7, r4, #8
   89b94:	d84b      	bhi.n	89c2e <_realloc_r+0xc2>
   89b96:	2110      	movs	r1, #16
   89b98:	460e      	mov	r6, r1
   89b9a:	45b0      	cmp	r8, r6
   89b9c:	d84c      	bhi.n	89c38 <_realloc_r+0xcc>
   89b9e:	428d      	cmp	r5, r1
   89ba0:	da51      	bge.n	89c46 <_realloc_r+0xda>
   89ba2:	f8df b384 	ldr.w	fp, [pc, #900]	; 89f28 <_realloc_r+0x3bc>
   89ba6:	1978      	adds	r0, r7, r5
   89ba8:	f8db e008 	ldr.w	lr, [fp, #8]
   89bac:	4586      	cmp	lr, r0
   89bae:	f000 80a6 	beq.w	89cfe <_realloc_r+0x192>
   89bb2:	6842      	ldr	r2, [r0, #4]
   89bb4:	f022 0c01 	bic.w	ip, r2, #1
   89bb8:	4484      	add	ip, r0
   89bba:	f8dc c004 	ldr.w	ip, [ip, #4]
   89bbe:	f01c 0f01 	tst.w	ip, #1
   89bc2:	d054      	beq.n	89c6e <_realloc_r+0x102>
   89bc4:	2200      	movs	r2, #0
   89bc6:	4610      	mov	r0, r2
   89bc8:	07db      	lsls	r3, r3, #31
   89bca:	d46f      	bmi.n	89cac <_realloc_r+0x140>
   89bcc:	f854 3c08 	ldr.w	r3, [r4, #-8]
   89bd0:	ebc3 0a07 	rsb	sl, r3, r7
   89bd4:	f8da 3004 	ldr.w	r3, [sl, #4]
   89bd8:	f023 0303 	bic.w	r3, r3, #3
   89bdc:	442b      	add	r3, r5
   89bde:	2800      	cmp	r0, #0
   89be0:	d062      	beq.n	89ca8 <_realloc_r+0x13c>
   89be2:	4570      	cmp	r0, lr
   89be4:	f000 80e9 	beq.w	89dba <_realloc_r+0x24e>
   89be8:	eb02 0e03 	add.w	lr, r2, r3
   89bec:	458e      	cmp	lr, r1
   89bee:	db5b      	blt.n	89ca8 <_realloc_r+0x13c>
   89bf0:	68c3      	ldr	r3, [r0, #12]
   89bf2:	6882      	ldr	r2, [r0, #8]
   89bf4:	46d0      	mov	r8, sl
   89bf6:	60d3      	str	r3, [r2, #12]
   89bf8:	609a      	str	r2, [r3, #8]
   89bfa:	f858 1f08 	ldr.w	r1, [r8, #8]!
   89bfe:	f8da 300c 	ldr.w	r3, [sl, #12]
   89c02:	1f2a      	subs	r2, r5, #4
   89c04:	2a24      	cmp	r2, #36	; 0x24
   89c06:	60cb      	str	r3, [r1, #12]
   89c08:	6099      	str	r1, [r3, #8]
   89c0a:	f200 8123 	bhi.w	89e54 <_realloc_r+0x2e8>
   89c0e:	2a13      	cmp	r2, #19
   89c10:	f240 80b0 	bls.w	89d74 <_realloc_r+0x208>
   89c14:	6823      	ldr	r3, [r4, #0]
   89c16:	2a1b      	cmp	r2, #27
   89c18:	f8ca 3008 	str.w	r3, [sl, #8]
   89c1c:	6863      	ldr	r3, [r4, #4]
   89c1e:	f8ca 300c 	str.w	r3, [sl, #12]
   89c22:	f200 812b 	bhi.w	89e7c <_realloc_r+0x310>
   89c26:	3408      	adds	r4, #8
   89c28:	f10a 0310 	add.w	r3, sl, #16
   89c2c:	e0a3      	b.n	89d76 <_realloc_r+0x20a>
   89c2e:	f026 0607 	bic.w	r6, r6, #7
   89c32:	2e00      	cmp	r6, #0
   89c34:	4631      	mov	r1, r6
   89c36:	dab0      	bge.n	89b9a <_realloc_r+0x2e>
   89c38:	230c      	movs	r3, #12
   89c3a:	2000      	movs	r0, #0
   89c3c:	f8c9 3000 	str.w	r3, [r9]
   89c40:	b003      	add	sp, #12
   89c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89c46:	46a0      	mov	r8, r4
   89c48:	1baa      	subs	r2, r5, r6
   89c4a:	2a0f      	cmp	r2, #15
   89c4c:	f003 0301 	and.w	r3, r3, #1
   89c50:	d81a      	bhi.n	89c88 <_realloc_r+0x11c>
   89c52:	432b      	orrs	r3, r5
   89c54:	607b      	str	r3, [r7, #4]
   89c56:	443d      	add	r5, r7
   89c58:	686b      	ldr	r3, [r5, #4]
   89c5a:	f043 0301 	orr.w	r3, r3, #1
   89c5e:	606b      	str	r3, [r5, #4]
   89c60:	4648      	mov	r0, r9
   89c62:	f7ff ff81 	bl	89b68 <__malloc_unlock>
   89c66:	4640      	mov	r0, r8
   89c68:	b003      	add	sp, #12
   89c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89c6e:	f022 0203 	bic.w	r2, r2, #3
   89c72:	eb02 0c05 	add.w	ip, r2, r5
   89c76:	458c      	cmp	ip, r1
   89c78:	dba6      	blt.n	89bc8 <_realloc_r+0x5c>
   89c7a:	68c2      	ldr	r2, [r0, #12]
   89c7c:	6881      	ldr	r1, [r0, #8]
   89c7e:	46a0      	mov	r8, r4
   89c80:	60ca      	str	r2, [r1, #12]
   89c82:	4665      	mov	r5, ip
   89c84:	6091      	str	r1, [r2, #8]
   89c86:	e7df      	b.n	89c48 <_realloc_r+0xdc>
   89c88:	19b9      	adds	r1, r7, r6
   89c8a:	4333      	orrs	r3, r6
   89c8c:	f042 0001 	orr.w	r0, r2, #1
   89c90:	607b      	str	r3, [r7, #4]
   89c92:	440a      	add	r2, r1
   89c94:	6048      	str	r0, [r1, #4]
   89c96:	6853      	ldr	r3, [r2, #4]
   89c98:	3108      	adds	r1, #8
   89c9a:	f043 0301 	orr.w	r3, r3, #1
   89c9e:	6053      	str	r3, [r2, #4]
   89ca0:	4648      	mov	r0, r9
   89ca2:	f7ff f89d 	bl	88de0 <_free_r>
   89ca6:	e7db      	b.n	89c60 <_realloc_r+0xf4>
   89ca8:	428b      	cmp	r3, r1
   89caa:	da33      	bge.n	89d14 <_realloc_r+0x1a8>
   89cac:	4641      	mov	r1, r8
   89cae:	4648      	mov	r0, r9
   89cb0:	f7ff fbc8 	bl	89444 <_malloc_r>
   89cb4:	4680      	mov	r8, r0
   89cb6:	2800      	cmp	r0, #0
   89cb8:	d0d2      	beq.n	89c60 <_realloc_r+0xf4>
   89cba:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89cbe:	f1a0 0108 	sub.w	r1, r0, #8
   89cc2:	f023 0201 	bic.w	r2, r3, #1
   89cc6:	443a      	add	r2, r7
   89cc8:	4291      	cmp	r1, r2
   89cca:	f000 80bc 	beq.w	89e46 <_realloc_r+0x2da>
   89cce:	1f2a      	subs	r2, r5, #4
   89cd0:	2a24      	cmp	r2, #36	; 0x24
   89cd2:	d86e      	bhi.n	89db2 <_realloc_r+0x246>
   89cd4:	2a13      	cmp	r2, #19
   89cd6:	d842      	bhi.n	89d5e <_realloc_r+0x1f2>
   89cd8:	4603      	mov	r3, r0
   89cda:	4622      	mov	r2, r4
   89cdc:	6811      	ldr	r1, [r2, #0]
   89cde:	6019      	str	r1, [r3, #0]
   89ce0:	6851      	ldr	r1, [r2, #4]
   89ce2:	6059      	str	r1, [r3, #4]
   89ce4:	6892      	ldr	r2, [r2, #8]
   89ce6:	609a      	str	r2, [r3, #8]
   89ce8:	4621      	mov	r1, r4
   89cea:	4648      	mov	r0, r9
   89cec:	f7ff f878 	bl	88de0 <_free_r>
   89cf0:	e7b6      	b.n	89c60 <_realloc_r+0xf4>
   89cf2:	4611      	mov	r1, r2
   89cf4:	b003      	add	sp, #12
   89cf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89cfa:	f7ff bba3 	b.w	89444 <_malloc_r>
   89cfe:	f8de 2004 	ldr.w	r2, [lr, #4]
   89d02:	f106 0c10 	add.w	ip, r6, #16
   89d06:	f022 0203 	bic.w	r2, r2, #3
   89d0a:	1950      	adds	r0, r2, r5
   89d0c:	4560      	cmp	r0, ip
   89d0e:	da3d      	bge.n	89d8c <_realloc_r+0x220>
   89d10:	4670      	mov	r0, lr
   89d12:	e759      	b.n	89bc8 <_realloc_r+0x5c>
   89d14:	46d0      	mov	r8, sl
   89d16:	f858 0f08 	ldr.w	r0, [r8, #8]!
   89d1a:	f8da 100c 	ldr.w	r1, [sl, #12]
   89d1e:	1f2a      	subs	r2, r5, #4
   89d20:	2a24      	cmp	r2, #36	; 0x24
   89d22:	60c1      	str	r1, [r0, #12]
   89d24:	6088      	str	r0, [r1, #8]
   89d26:	f200 80a0 	bhi.w	89e6a <_realloc_r+0x2fe>
   89d2a:	2a13      	cmp	r2, #19
   89d2c:	f240 809b 	bls.w	89e66 <_realloc_r+0x2fa>
   89d30:	6821      	ldr	r1, [r4, #0]
   89d32:	2a1b      	cmp	r2, #27
   89d34:	f8ca 1008 	str.w	r1, [sl, #8]
   89d38:	6861      	ldr	r1, [r4, #4]
   89d3a:	f8ca 100c 	str.w	r1, [sl, #12]
   89d3e:	f200 80b2 	bhi.w	89ea6 <_realloc_r+0x33a>
   89d42:	3408      	adds	r4, #8
   89d44:	f10a 0210 	add.w	r2, sl, #16
   89d48:	6821      	ldr	r1, [r4, #0]
   89d4a:	461d      	mov	r5, r3
   89d4c:	6011      	str	r1, [r2, #0]
   89d4e:	6861      	ldr	r1, [r4, #4]
   89d50:	4657      	mov	r7, sl
   89d52:	6051      	str	r1, [r2, #4]
   89d54:	68a3      	ldr	r3, [r4, #8]
   89d56:	6093      	str	r3, [r2, #8]
   89d58:	f8da 3004 	ldr.w	r3, [sl, #4]
   89d5c:	e774      	b.n	89c48 <_realloc_r+0xdc>
   89d5e:	6823      	ldr	r3, [r4, #0]
   89d60:	2a1b      	cmp	r2, #27
   89d62:	6003      	str	r3, [r0, #0]
   89d64:	6863      	ldr	r3, [r4, #4]
   89d66:	6043      	str	r3, [r0, #4]
   89d68:	d862      	bhi.n	89e30 <_realloc_r+0x2c4>
   89d6a:	f100 0308 	add.w	r3, r0, #8
   89d6e:	f104 0208 	add.w	r2, r4, #8
   89d72:	e7b3      	b.n	89cdc <_realloc_r+0x170>
   89d74:	4643      	mov	r3, r8
   89d76:	6822      	ldr	r2, [r4, #0]
   89d78:	4675      	mov	r5, lr
   89d7a:	601a      	str	r2, [r3, #0]
   89d7c:	6862      	ldr	r2, [r4, #4]
   89d7e:	4657      	mov	r7, sl
   89d80:	605a      	str	r2, [r3, #4]
   89d82:	68a2      	ldr	r2, [r4, #8]
   89d84:	609a      	str	r2, [r3, #8]
   89d86:	f8da 3004 	ldr.w	r3, [sl, #4]
   89d8a:	e75d      	b.n	89c48 <_realloc_r+0xdc>
   89d8c:	1b83      	subs	r3, r0, r6
   89d8e:	4437      	add	r7, r6
   89d90:	f043 0301 	orr.w	r3, r3, #1
   89d94:	f8cb 7008 	str.w	r7, [fp, #8]
   89d98:	607b      	str	r3, [r7, #4]
   89d9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89d9e:	4648      	mov	r0, r9
   89da0:	f003 0301 	and.w	r3, r3, #1
   89da4:	431e      	orrs	r6, r3
   89da6:	f844 6c04 	str.w	r6, [r4, #-4]
   89daa:	f7ff fedd 	bl	89b68 <__malloc_unlock>
   89dae:	4620      	mov	r0, r4
   89db0:	e75a      	b.n	89c68 <_realloc_r+0xfc>
   89db2:	4621      	mov	r1, r4
   89db4:	f7ff fe70 	bl	89a98 <memmove>
   89db8:	e796      	b.n	89ce8 <_realloc_r+0x17c>
   89dba:	eb02 0c03 	add.w	ip, r2, r3
   89dbe:	f106 0210 	add.w	r2, r6, #16
   89dc2:	4594      	cmp	ip, r2
   89dc4:	f6ff af70 	blt.w	89ca8 <_realloc_r+0x13c>
   89dc8:	4657      	mov	r7, sl
   89dca:	f857 1f08 	ldr.w	r1, [r7, #8]!
   89dce:	f8da 300c 	ldr.w	r3, [sl, #12]
   89dd2:	1f2a      	subs	r2, r5, #4
   89dd4:	2a24      	cmp	r2, #36	; 0x24
   89dd6:	60cb      	str	r3, [r1, #12]
   89dd8:	6099      	str	r1, [r3, #8]
   89dda:	f200 8086 	bhi.w	89eea <_realloc_r+0x37e>
   89dde:	2a13      	cmp	r2, #19
   89de0:	d977      	bls.n	89ed2 <_realloc_r+0x366>
   89de2:	6823      	ldr	r3, [r4, #0]
   89de4:	2a1b      	cmp	r2, #27
   89de6:	f8ca 3008 	str.w	r3, [sl, #8]
   89dea:	6863      	ldr	r3, [r4, #4]
   89dec:	f8ca 300c 	str.w	r3, [sl, #12]
   89df0:	f200 8084 	bhi.w	89efc <_realloc_r+0x390>
   89df4:	3408      	adds	r4, #8
   89df6:	f10a 0310 	add.w	r3, sl, #16
   89dfa:	6822      	ldr	r2, [r4, #0]
   89dfc:	601a      	str	r2, [r3, #0]
   89dfe:	6862      	ldr	r2, [r4, #4]
   89e00:	605a      	str	r2, [r3, #4]
   89e02:	68a2      	ldr	r2, [r4, #8]
   89e04:	609a      	str	r2, [r3, #8]
   89e06:	ebc6 020c 	rsb	r2, r6, ip
   89e0a:	eb0a 0306 	add.w	r3, sl, r6
   89e0e:	f042 0201 	orr.w	r2, r2, #1
   89e12:	f8cb 3008 	str.w	r3, [fp, #8]
   89e16:	605a      	str	r2, [r3, #4]
   89e18:	f8da 3004 	ldr.w	r3, [sl, #4]
   89e1c:	4648      	mov	r0, r9
   89e1e:	f003 0301 	and.w	r3, r3, #1
   89e22:	431e      	orrs	r6, r3
   89e24:	f8ca 6004 	str.w	r6, [sl, #4]
   89e28:	f7ff fe9e 	bl	89b68 <__malloc_unlock>
   89e2c:	4638      	mov	r0, r7
   89e2e:	e71b      	b.n	89c68 <_realloc_r+0xfc>
   89e30:	68a3      	ldr	r3, [r4, #8]
   89e32:	2a24      	cmp	r2, #36	; 0x24
   89e34:	6083      	str	r3, [r0, #8]
   89e36:	68e3      	ldr	r3, [r4, #12]
   89e38:	60c3      	str	r3, [r0, #12]
   89e3a:	d02b      	beq.n	89e94 <_realloc_r+0x328>
   89e3c:	f100 0310 	add.w	r3, r0, #16
   89e40:	f104 0210 	add.w	r2, r4, #16
   89e44:	e74a      	b.n	89cdc <_realloc_r+0x170>
   89e46:	f850 2c04 	ldr.w	r2, [r0, #-4]
   89e4a:	46a0      	mov	r8, r4
   89e4c:	f022 0203 	bic.w	r2, r2, #3
   89e50:	4415      	add	r5, r2
   89e52:	e6f9      	b.n	89c48 <_realloc_r+0xdc>
   89e54:	4621      	mov	r1, r4
   89e56:	4640      	mov	r0, r8
   89e58:	4675      	mov	r5, lr
   89e5a:	4657      	mov	r7, sl
   89e5c:	f7ff fe1c 	bl	89a98 <memmove>
   89e60:	f8da 3004 	ldr.w	r3, [sl, #4]
   89e64:	e6f0      	b.n	89c48 <_realloc_r+0xdc>
   89e66:	4642      	mov	r2, r8
   89e68:	e76e      	b.n	89d48 <_realloc_r+0x1dc>
   89e6a:	4621      	mov	r1, r4
   89e6c:	4640      	mov	r0, r8
   89e6e:	461d      	mov	r5, r3
   89e70:	4657      	mov	r7, sl
   89e72:	f7ff fe11 	bl	89a98 <memmove>
   89e76:	f8da 3004 	ldr.w	r3, [sl, #4]
   89e7a:	e6e5      	b.n	89c48 <_realloc_r+0xdc>
   89e7c:	68a3      	ldr	r3, [r4, #8]
   89e7e:	2a24      	cmp	r2, #36	; 0x24
   89e80:	f8ca 3010 	str.w	r3, [sl, #16]
   89e84:	68e3      	ldr	r3, [r4, #12]
   89e86:	f8ca 3014 	str.w	r3, [sl, #20]
   89e8a:	d018      	beq.n	89ebe <_realloc_r+0x352>
   89e8c:	3410      	adds	r4, #16
   89e8e:	f10a 0318 	add.w	r3, sl, #24
   89e92:	e770      	b.n	89d76 <_realloc_r+0x20a>
   89e94:	6922      	ldr	r2, [r4, #16]
   89e96:	f100 0318 	add.w	r3, r0, #24
   89e9a:	6102      	str	r2, [r0, #16]
   89e9c:	6961      	ldr	r1, [r4, #20]
   89e9e:	f104 0218 	add.w	r2, r4, #24
   89ea2:	6141      	str	r1, [r0, #20]
   89ea4:	e71a      	b.n	89cdc <_realloc_r+0x170>
   89ea6:	68a1      	ldr	r1, [r4, #8]
   89ea8:	2a24      	cmp	r2, #36	; 0x24
   89eaa:	f8ca 1010 	str.w	r1, [sl, #16]
   89eae:	68e1      	ldr	r1, [r4, #12]
   89eb0:	f8ca 1014 	str.w	r1, [sl, #20]
   89eb4:	d00f      	beq.n	89ed6 <_realloc_r+0x36a>
   89eb6:	3410      	adds	r4, #16
   89eb8:	f10a 0218 	add.w	r2, sl, #24
   89ebc:	e744      	b.n	89d48 <_realloc_r+0x1dc>
   89ebe:	6922      	ldr	r2, [r4, #16]
   89ec0:	f10a 0320 	add.w	r3, sl, #32
   89ec4:	f8ca 2018 	str.w	r2, [sl, #24]
   89ec8:	6962      	ldr	r2, [r4, #20]
   89eca:	3418      	adds	r4, #24
   89ecc:	f8ca 201c 	str.w	r2, [sl, #28]
   89ed0:	e751      	b.n	89d76 <_realloc_r+0x20a>
   89ed2:	463b      	mov	r3, r7
   89ed4:	e791      	b.n	89dfa <_realloc_r+0x28e>
   89ed6:	6921      	ldr	r1, [r4, #16]
   89ed8:	f10a 0220 	add.w	r2, sl, #32
   89edc:	f8ca 1018 	str.w	r1, [sl, #24]
   89ee0:	6961      	ldr	r1, [r4, #20]
   89ee2:	3418      	adds	r4, #24
   89ee4:	f8ca 101c 	str.w	r1, [sl, #28]
   89ee8:	e72e      	b.n	89d48 <_realloc_r+0x1dc>
   89eea:	4621      	mov	r1, r4
   89eec:	4638      	mov	r0, r7
   89eee:	f8cd c004 	str.w	ip, [sp, #4]
   89ef2:	f7ff fdd1 	bl	89a98 <memmove>
   89ef6:	f8dd c004 	ldr.w	ip, [sp, #4]
   89efa:	e784      	b.n	89e06 <_realloc_r+0x29a>
   89efc:	68a3      	ldr	r3, [r4, #8]
   89efe:	2a24      	cmp	r2, #36	; 0x24
   89f00:	f8ca 3010 	str.w	r3, [sl, #16]
   89f04:	68e3      	ldr	r3, [r4, #12]
   89f06:	f8ca 3014 	str.w	r3, [sl, #20]
   89f0a:	d003      	beq.n	89f14 <_realloc_r+0x3a8>
   89f0c:	3410      	adds	r4, #16
   89f0e:	f10a 0318 	add.w	r3, sl, #24
   89f12:	e772      	b.n	89dfa <_realloc_r+0x28e>
   89f14:	6922      	ldr	r2, [r4, #16]
   89f16:	f10a 0320 	add.w	r3, sl, #32
   89f1a:	f8ca 2018 	str.w	r2, [sl, #24]
   89f1e:	6962      	ldr	r2, [r4, #20]
   89f20:	3418      	adds	r4, #24
   89f22:	f8ca 201c 	str.w	r2, [sl, #28]
   89f26:	e768      	b.n	89dfa <_realloc_r+0x28e>
   89f28:	20070694 	.word	0x20070694

00089f2c <lflush>:
   89f2c:	8983      	ldrh	r3, [r0, #12]
   89f2e:	f003 0309 	and.w	r3, r3, #9
   89f32:	2b09      	cmp	r3, #9
   89f34:	d001      	beq.n	89f3a <lflush+0xe>
   89f36:	2000      	movs	r0, #0
   89f38:	4770      	bx	lr
   89f3a:	f7fe bd2d 	b.w	88998 <fflush>
   89f3e:	bf00      	nop

00089f40 <__srefill_r>:
   89f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89f42:	460c      	mov	r4, r1
   89f44:	4605      	mov	r5, r0
   89f46:	b110      	cbz	r0, 89f4e <__srefill_r+0xe>
   89f48:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89f4a:	2b00      	cmp	r3, #0
   89f4c:	d045      	beq.n	89fda <__srefill_r+0x9a>
   89f4e:	89a2      	ldrh	r2, [r4, #12]
   89f50:	b293      	uxth	r3, r2
   89f52:	0499      	lsls	r1, r3, #18
   89f54:	d407      	bmi.n	89f66 <__srefill_r+0x26>
   89f56:	6e63      	ldr	r3, [r4, #100]	; 0x64
   89f58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   89f5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   89f60:	6663      	str	r3, [r4, #100]	; 0x64
   89f62:	81a2      	strh	r2, [r4, #12]
   89f64:	b293      	uxth	r3, r2
   89f66:	2100      	movs	r1, #0
   89f68:	069f      	lsls	r7, r3, #26
   89f6a:	6061      	str	r1, [r4, #4]
   89f6c:	d432      	bmi.n	89fd4 <__srefill_r+0x94>
   89f6e:	075e      	lsls	r6, r3, #29
   89f70:	d521      	bpl.n	89fb6 <__srefill_r+0x76>
   89f72:	6b21      	ldr	r1, [r4, #48]	; 0x30
   89f74:	b161      	cbz	r1, 89f90 <__srefill_r+0x50>
   89f76:	f104 0340 	add.w	r3, r4, #64	; 0x40
   89f7a:	4299      	cmp	r1, r3
   89f7c:	d002      	beq.n	89f84 <__srefill_r+0x44>
   89f7e:	4628      	mov	r0, r5
   89f80:	f7fe ff2e 	bl	88de0 <_free_r>
   89f84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   89f86:	2000      	movs	r0, #0
   89f88:	6063      	str	r3, [r4, #4]
   89f8a:	6320      	str	r0, [r4, #48]	; 0x30
   89f8c:	2b00      	cmp	r3, #0
   89f8e:	d13f      	bne.n	8a010 <__srefill_r+0xd0>
   89f90:	6923      	ldr	r3, [r4, #16]
   89f92:	2b00      	cmp	r3, #0
   89f94:	d04c      	beq.n	8a030 <__srefill_r+0xf0>
   89f96:	89a6      	ldrh	r6, [r4, #12]
   89f98:	b2b7      	uxth	r7, r6
   89f9a:	07bb      	lsls	r3, r7, #30
   89f9c:	d120      	bne.n	89fe0 <__srefill_r+0xa0>
   89f9e:	6922      	ldr	r2, [r4, #16]
   89fa0:	4628      	mov	r0, r5
   89fa2:	6022      	str	r2, [r4, #0]
   89fa4:	6a25      	ldr	r5, [r4, #32]
   89fa6:	69e1      	ldr	r1, [r4, #28]
   89fa8:	6963      	ldr	r3, [r4, #20]
   89faa:	47a8      	blx	r5
   89fac:	2800      	cmp	r0, #0
   89fae:	6060      	str	r0, [r4, #4]
   89fb0:	dd09      	ble.n	89fc6 <__srefill_r+0x86>
   89fb2:	2000      	movs	r0, #0
   89fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89fb6:	06d8      	lsls	r0, r3, #27
   89fb8:	d53f      	bpl.n	8a03a <__srefill_r+0xfa>
   89fba:	0719      	lsls	r1, r3, #28
   89fbc:	d42b      	bmi.n	8a016 <__srefill_r+0xd6>
   89fbe:	f042 0204 	orr.w	r2, r2, #4
   89fc2:	81a2      	strh	r2, [r4, #12]
   89fc4:	e7e4      	b.n	89f90 <__srefill_r+0x50>
   89fc6:	d01c      	beq.n	8a002 <__srefill_r+0xc2>
   89fc8:	89a2      	ldrh	r2, [r4, #12]
   89fca:	2300      	movs	r3, #0
   89fcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   89fd0:	81a2      	strh	r2, [r4, #12]
   89fd2:	6063      	str	r3, [r4, #4]
   89fd4:	f04f 30ff 	mov.w	r0, #4294967295
   89fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89fda:	f7fe fcf5 	bl	889c8 <__sinit>
   89fde:	e7b6      	b.n	89f4e <__srefill_r+0xe>
   89fe0:	4a1a      	ldr	r2, [pc, #104]	; (8a04c <__srefill_r+0x10c>)
   89fe2:	2301      	movs	r3, #1
   89fe4:	6810      	ldr	r0, [r2, #0]
   89fe6:	81a3      	strh	r3, [r4, #12]
   89fe8:	4919      	ldr	r1, [pc, #100]	; (8a050 <__srefill_r+0x110>)
   89fea:	f007 0709 	and.w	r7, r7, #9
   89fee:	f7ff f94f 	bl	89290 <_fwalk>
   89ff2:	2f09      	cmp	r7, #9
   89ff4:	81a6      	strh	r6, [r4, #12]
   89ff6:	d1d2      	bne.n	89f9e <__srefill_r+0x5e>
   89ff8:	4628      	mov	r0, r5
   89ffa:	4621      	mov	r1, r4
   89ffc:	f7fe fc12 	bl	88824 <__sflush_r>
   8a000:	e7cd      	b.n	89f9e <__srefill_r+0x5e>
   8a002:	89a3      	ldrh	r3, [r4, #12]
   8a004:	f04f 30ff 	mov.w	r0, #4294967295
   8a008:	f043 0320 	orr.w	r3, r3, #32
   8a00c:	81a3      	strh	r3, [r4, #12]
   8a00e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a010:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8a012:	6023      	str	r3, [r4, #0]
   8a014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a016:	4628      	mov	r0, r5
   8a018:	4621      	mov	r1, r4
   8a01a:	f7fe fca7 	bl	8896c <_fflush_r>
   8a01e:	2800      	cmp	r0, #0
   8a020:	d1d8      	bne.n	89fd4 <__srefill_r+0x94>
   8a022:	89a2      	ldrh	r2, [r4, #12]
   8a024:	60a0      	str	r0, [r4, #8]
   8a026:	f022 0208 	bic.w	r2, r2, #8
   8a02a:	61a0      	str	r0, [r4, #24]
   8a02c:	b292      	uxth	r2, r2
   8a02e:	e7c6      	b.n	89fbe <__srefill_r+0x7e>
   8a030:	4628      	mov	r0, r5
   8a032:	4621      	mov	r1, r4
   8a034:	f7ff f98e 	bl	89354 <__smakebuf_r>
   8a038:	e7ad      	b.n	89f96 <__srefill_r+0x56>
   8a03a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8a03e:	2309      	movs	r3, #9
   8a040:	602b      	str	r3, [r5, #0]
   8a042:	f04f 30ff 	mov.w	r0, #4294967295
   8a046:	81a2      	strh	r2, [r4, #12]
   8a048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a04a:	bf00      	nop
   8a04c:	0008b2dc 	.word	0x0008b2dc
   8a050:	00089f2d 	.word	0x00089f2d

0008a054 <_sbrk_r>:
   8a054:	b538      	push	{r3, r4, r5, lr}
   8a056:	4c07      	ldr	r4, [pc, #28]	; (8a074 <_sbrk_r+0x20>)
   8a058:	2300      	movs	r3, #0
   8a05a:	4605      	mov	r5, r0
   8a05c:	4608      	mov	r0, r1
   8a05e:	6023      	str	r3, [r4, #0]
   8a060:	f7f9 fcaa 	bl	839b8 <_sbrk>
   8a064:	1c43      	adds	r3, r0, #1
   8a066:	d000      	beq.n	8a06a <_sbrk_r+0x16>
   8a068:	bd38      	pop	{r3, r4, r5, pc}
   8a06a:	6823      	ldr	r3, [r4, #0]
   8a06c:	2b00      	cmp	r3, #0
   8a06e:	d0fb      	beq.n	8a068 <_sbrk_r+0x14>
   8a070:	602b      	str	r3, [r5, #0]
   8a072:	bd38      	pop	{r3, r4, r5, pc}
   8a074:	2007ae9c 	.word	0x2007ae9c

0008a078 <__sccl>:
   8a078:	b470      	push	{r4, r5, r6}
   8a07a:	780c      	ldrb	r4, [r1, #0]
   8a07c:	2c5e      	cmp	r4, #94	; 0x5e
   8a07e:	d02e      	beq.n	8a0de <__sccl+0x66>
   8a080:	2200      	movs	r2, #0
   8a082:	1c4d      	adds	r5, r1, #1
   8a084:	4616      	mov	r6, r2
   8a086:	2300      	movs	r3, #0
   8a088:	54c2      	strb	r2, [r0, r3]
   8a08a:	3301      	adds	r3, #1
   8a08c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   8a090:	d1fa      	bne.n	8a088 <__sccl+0x10>
   8a092:	b184      	cbz	r4, 8a0b6 <__sccl+0x3e>
   8a094:	f086 0201 	eor.w	r2, r6, #1
   8a098:	5502      	strb	r2, [r0, r4]
   8a09a:	1c6e      	adds	r6, r5, #1
   8a09c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   8a0a0:	2b2d      	cmp	r3, #45	; 0x2d
   8a0a2:	d00e      	beq.n	8a0c2 <__sccl+0x4a>
   8a0a4:	2b5d      	cmp	r3, #93	; 0x5d
   8a0a6:	d009      	beq.n	8a0bc <__sccl+0x44>
   8a0a8:	b113      	cbz	r3, 8a0b0 <__sccl+0x38>
   8a0aa:	461c      	mov	r4, r3
   8a0ac:	4635      	mov	r5, r6
   8a0ae:	e7f3      	b.n	8a098 <__sccl+0x20>
   8a0b0:	4628      	mov	r0, r5
   8a0b2:	bc70      	pop	{r4, r5, r6}
   8a0b4:	4770      	bx	lr
   8a0b6:	1e68      	subs	r0, r5, #1
   8a0b8:	bc70      	pop	{r4, r5, r6}
   8a0ba:	4770      	bx	lr
   8a0bc:	4630      	mov	r0, r6
   8a0be:	bc70      	pop	{r4, r5, r6}
   8a0c0:	4770      	bx	lr
   8a0c2:	7869      	ldrb	r1, [r5, #1]
   8a0c4:	295d      	cmp	r1, #93	; 0x5d
   8a0c6:	d0f0      	beq.n	8a0aa <__sccl+0x32>
   8a0c8:	428c      	cmp	r4, r1
   8a0ca:	dcee      	bgt.n	8a0aa <__sccl+0x32>
   8a0cc:	3502      	adds	r5, #2
   8a0ce:	1903      	adds	r3, r0, r4
   8a0d0:	3401      	adds	r4, #1
   8a0d2:	42a1      	cmp	r1, r4
   8a0d4:	f803 2f01 	strb.w	r2, [r3, #1]!
   8a0d8:	dcfa      	bgt.n	8a0d0 <__sccl+0x58>
   8a0da:	3602      	adds	r6, #2
   8a0dc:	e7de      	b.n	8a09c <__sccl+0x24>
   8a0de:	2201      	movs	r2, #1
   8a0e0:	784c      	ldrb	r4, [r1, #1]
   8a0e2:	4616      	mov	r6, r2
   8a0e4:	1c8d      	adds	r5, r1, #2
   8a0e6:	e7ce      	b.n	8a086 <__sccl+0xe>

0008a0e8 <__sread>:
   8a0e8:	b510      	push	{r4, lr}
   8a0ea:	460c      	mov	r4, r1
   8a0ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8a0f0:	f000 fd22 	bl	8ab38 <_read_r>
   8a0f4:	2800      	cmp	r0, #0
   8a0f6:	db03      	blt.n	8a100 <__sread+0x18>
   8a0f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8a0fa:	4403      	add	r3, r0
   8a0fc:	6523      	str	r3, [r4, #80]	; 0x50
   8a0fe:	bd10      	pop	{r4, pc}
   8a100:	89a3      	ldrh	r3, [r4, #12]
   8a102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8a106:	81a3      	strh	r3, [r4, #12]
   8a108:	bd10      	pop	{r4, pc}
   8a10a:	bf00      	nop

0008a10c <__swrite>:
   8a10c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a110:	460c      	mov	r4, r1
   8a112:	8989      	ldrh	r1, [r1, #12]
   8a114:	461d      	mov	r5, r3
   8a116:	05cb      	lsls	r3, r1, #23
   8a118:	4616      	mov	r6, r2
   8a11a:	4607      	mov	r7, r0
   8a11c:	d506      	bpl.n	8a12c <__swrite+0x20>
   8a11e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8a122:	2200      	movs	r2, #0
   8a124:	2302      	movs	r3, #2
   8a126:	f000 fcf3 	bl	8ab10 <_lseek_r>
   8a12a:	89a1      	ldrh	r1, [r4, #12]
   8a12c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8a130:	81a1      	strh	r1, [r4, #12]
   8a132:	4638      	mov	r0, r7
   8a134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8a138:	4632      	mov	r2, r6
   8a13a:	462b      	mov	r3, r5
   8a13c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8a140:	f000 bbfe 	b.w	8a940 <_write_r>

0008a144 <__sseek>:
   8a144:	b510      	push	{r4, lr}
   8a146:	460c      	mov	r4, r1
   8a148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8a14c:	f000 fce0 	bl	8ab10 <_lseek_r>
   8a150:	89a3      	ldrh	r3, [r4, #12]
   8a152:	1c42      	adds	r2, r0, #1
   8a154:	bf0e      	itee	eq
   8a156:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8a15a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8a15e:	6520      	strne	r0, [r4, #80]	; 0x50
   8a160:	81a3      	strh	r3, [r4, #12]
   8a162:	bd10      	pop	{r4, pc}

0008a164 <__sclose>:
   8a164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8a168:	f000 bc52 	b.w	8aa10 <_close_r>

0008a16c <_strtol_r>:
   8a16c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a170:	4c42      	ldr	r4, [pc, #264]	; (8a27c <_strtol_r+0x110>)
   8a172:	b082      	sub	sp, #8
   8a174:	f8d4 c000 	ldr.w	ip, [r4]
   8a178:	9001      	str	r0, [sp, #4]
   8a17a:	460e      	mov	r6, r1
   8a17c:	e000      	b.n	8a180 <_strtol_r+0x14>
   8a17e:	4626      	mov	r6, r4
   8a180:	4634      	mov	r4, r6
   8a182:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a186:	eb0c 0005 	add.w	r0, ip, r5
   8a18a:	7840      	ldrb	r0, [r0, #1]
   8a18c:	f000 0008 	and.w	r0, r0, #8
   8a190:	f000 0aff 	and.w	sl, r0, #255	; 0xff
   8a194:	2800      	cmp	r0, #0
   8a196:	d1f2      	bne.n	8a17e <_strtol_r+0x12>
   8a198:	2d2d      	cmp	r5, #45	; 0x2d
   8a19a:	d05b      	beq.n	8a254 <_strtol_r+0xe8>
   8a19c:	2d2b      	cmp	r5, #43	; 0x2b
   8a19e:	bf04      	itt	eq
   8a1a0:	7875      	ldrbeq	r5, [r6, #1]
   8a1a2:	1cb4      	addeq	r4, r6, #2
   8a1a4:	f033 0010 	bics.w	r0, r3, #16
   8a1a8:	d03c      	beq.n	8a224 <_strtol_r+0xb8>
   8a1aa:	4699      	mov	r9, r3
   8a1ac:	f1ba 0f00 	cmp.w	sl, #0
   8a1b0:	bf0c      	ite	eq
   8a1b2:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
   8a1b6:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
   8a1ba:	fbbb f8f9 	udiv	r8, fp, r9
   8a1be:	2700      	movs	r7, #0
   8a1c0:	fb09 bb18 	mls	fp, r9, r8, fp
   8a1c4:	4638      	mov	r0, r7
   8a1c6:	e00c      	b.n	8a1e2 <_strtol_r+0x76>
   8a1c8:	3d30      	subs	r5, #48	; 0x30
   8a1ca:	42ab      	cmp	r3, r5
   8a1cc:	dd19      	ble.n	8a202 <_strtol_r+0x96>
   8a1ce:	1c7e      	adds	r6, r7, #1
   8a1d0:	d005      	beq.n	8a1de <_strtol_r+0x72>
   8a1d2:	4540      	cmp	r0, r8
   8a1d4:	d823      	bhi.n	8a21e <_strtol_r+0xb2>
   8a1d6:	d020      	beq.n	8a21a <_strtol_r+0xae>
   8a1d8:	fb09 5000 	mla	r0, r9, r0, r5
   8a1dc:	2701      	movs	r7, #1
   8a1de:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a1e2:	eb0c 0605 	add.w	r6, ip, r5
   8a1e6:	7876      	ldrb	r6, [r6, #1]
   8a1e8:	f016 0f04 	tst.w	r6, #4
   8a1ec:	d1ec      	bne.n	8a1c8 <_strtol_r+0x5c>
   8a1ee:	f016 0603 	ands.w	r6, r6, #3
   8a1f2:	d006      	beq.n	8a202 <_strtol_r+0x96>
   8a1f4:	2e01      	cmp	r6, #1
   8a1f6:	bf14      	ite	ne
   8a1f8:	2657      	movne	r6, #87	; 0x57
   8a1fa:	2637      	moveq	r6, #55	; 0x37
   8a1fc:	1bad      	subs	r5, r5, r6
   8a1fe:	42ab      	cmp	r3, r5
   8a200:	dce5      	bgt.n	8a1ce <_strtol_r+0x62>
   8a202:	1c7b      	adds	r3, r7, #1
   8a204:	d015      	beq.n	8a232 <_strtol_r+0xc6>
   8a206:	f1ba 0f00 	cmp.w	sl, #0
   8a20a:	d121      	bne.n	8a250 <_strtol_r+0xe4>
   8a20c:	b10a      	cbz	r2, 8a212 <_strtol_r+0xa6>
   8a20e:	b9ef      	cbnz	r7, 8a24c <_strtol_r+0xe0>
   8a210:	6011      	str	r1, [r2, #0]
   8a212:	b002      	add	sp, #8
   8a214:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a218:	4770      	bx	lr
   8a21a:	455d      	cmp	r5, fp
   8a21c:	dddc      	ble.n	8a1d8 <_strtol_r+0x6c>
   8a21e:	f04f 37ff 	mov.w	r7, #4294967295
   8a222:	e7dc      	b.n	8a1de <_strtol_r+0x72>
   8a224:	2d30      	cmp	r5, #48	; 0x30
   8a226:	d01a      	beq.n	8a25e <_strtol_r+0xf2>
   8a228:	2b00      	cmp	r3, #0
   8a22a:	d1be      	bne.n	8a1aa <_strtol_r+0x3e>
   8a22c:	230a      	movs	r3, #10
   8a22e:	4699      	mov	r9, r3
   8a230:	e7bc      	b.n	8a1ac <_strtol_r+0x40>
   8a232:	9901      	ldr	r1, [sp, #4]
   8a234:	f1ba 0f00 	cmp.w	sl, #0
   8a238:	f04f 0322 	mov.w	r3, #34	; 0x22
   8a23c:	bf0c      	ite	eq
   8a23e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8a242:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8a246:	600b      	str	r3, [r1, #0]
   8a248:	2a00      	cmp	r2, #0
   8a24a:	d0e2      	beq.n	8a212 <_strtol_r+0xa6>
   8a24c:	1e61      	subs	r1, r4, #1
   8a24e:	e7df      	b.n	8a210 <_strtol_r+0xa4>
   8a250:	4240      	negs	r0, r0
   8a252:	e7db      	b.n	8a20c <_strtol_r+0xa0>
   8a254:	1cb4      	adds	r4, r6, #2
   8a256:	7875      	ldrb	r5, [r6, #1]
   8a258:	f04f 0a01 	mov.w	sl, #1
   8a25c:	e7a2      	b.n	8a1a4 <_strtol_r+0x38>
   8a25e:	7820      	ldrb	r0, [r4, #0]
   8a260:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   8a264:	2858      	cmp	r0, #88	; 0x58
   8a266:	d003      	beq.n	8a270 <_strtol_r+0x104>
   8a268:	2b00      	cmp	r3, #0
   8a26a:	d19e      	bne.n	8a1aa <_strtol_r+0x3e>
   8a26c:	2308      	movs	r3, #8
   8a26e:	e79c      	b.n	8a1aa <_strtol_r+0x3e>
   8a270:	2310      	movs	r3, #16
   8a272:	7865      	ldrb	r5, [r4, #1]
   8a274:	4699      	mov	r9, r3
   8a276:	3402      	adds	r4, #2
   8a278:	e798      	b.n	8a1ac <_strtol_r+0x40>
   8a27a:	bf00      	nop
   8a27c:	2007066c 	.word	0x2007066c

0008a280 <_strtoll_r>:
   8a280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a284:	4c64      	ldr	r4, [pc, #400]	; (8a418 <_strtoll_r+0x198>)
   8a286:	b087      	sub	sp, #28
   8a288:	4694      	mov	ip, r2
   8a28a:	9104      	str	r1, [sp, #16]
   8a28c:	f8d4 8000 	ldr.w	r8, [r4]
   8a290:	9005      	str	r0, [sp, #20]
   8a292:	4699      	mov	r9, r3
   8a294:	460a      	mov	r2, r1
   8a296:	e000      	b.n	8a29a <_strtoll_r+0x1a>
   8a298:	4632      	mov	r2, r6
   8a29a:	4616      	mov	r6, r2
   8a29c:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a2a0:	eb08 0307 	add.w	r3, r8, r7
   8a2a4:	785b      	ldrb	r3, [r3, #1]
   8a2a6:	f003 0308 	and.w	r3, r3, #8
   8a2aa:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   8a2ae:	2b00      	cmp	r3, #0
   8a2b0:	d1f2      	bne.n	8a298 <_strtoll_r+0x18>
   8a2b2:	2f2d      	cmp	r7, #45	; 0x2d
   8a2b4:	f000 808d 	beq.w	8a3d2 <_strtoll_r+0x152>
   8a2b8:	2f2b      	cmp	r7, #43	; 0x2b
   8a2ba:	bf08      	it	eq
   8a2bc:	7857      	ldrbeq	r7, [r2, #1]
   8a2be:	9102      	str	r1, [sp, #8]
   8a2c0:	bf08      	it	eq
   8a2c2:	1c96      	addeq	r6, r2, #2
   8a2c4:	f039 0110 	bics.w	r1, r9, #16
   8a2c8:	d05e      	beq.n	8a388 <_strtoll_r+0x108>
   8a2ca:	46ca      	mov	sl, r9
   8a2cc:	ea4f 7be9 	mov.w	fp, r9, asr #31
   8a2d0:	9c02      	ldr	r4, [sp, #8]
   8a2d2:	2c00      	cmp	r4, #0
   8a2d4:	d066      	beq.n	8a3a4 <_strtoll_r+0x124>
   8a2d6:	2400      	movs	r4, #0
   8a2d8:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   8a2dc:	4620      	mov	r0, r4
   8a2de:	4629      	mov	r1, r5
   8a2e0:	4652      	mov	r2, sl
   8a2e2:	465b      	mov	r3, fp
   8a2e4:	f8cd c004 	str.w	ip, [sp, #4]
   8a2e8:	f7fc f9a2 	bl	86630 <__aeabi_uldivmod>
   8a2ec:	4620      	mov	r0, r4
   8a2ee:	9203      	str	r2, [sp, #12]
   8a2f0:	465b      	mov	r3, fp
   8a2f2:	4652      	mov	r2, sl
   8a2f4:	4629      	mov	r1, r5
   8a2f6:	f7fc f99b 	bl	86630 <__aeabi_uldivmod>
   8a2fa:	2400      	movs	r4, #0
   8a2fc:	2200      	movs	r2, #0
   8a2fe:	2300      	movs	r3, #0
   8a300:	f8dd c004 	ldr.w	ip, [sp, #4]
   8a304:	e019      	b.n	8a33a <_strtoll_r+0xba>
   8a306:	3f30      	subs	r7, #48	; 0x30
   8a308:	45b9      	cmp	r9, r7
   8a30a:	dd26      	ble.n	8a35a <_strtoll_r+0xda>
   8a30c:	1c65      	adds	r5, r4, #1
   8a30e:	d012      	beq.n	8a336 <_strtoll_r+0xb6>
   8a310:	4299      	cmp	r1, r3
   8a312:	bf08      	it	eq
   8a314:	4290      	cmpeq	r0, r2
   8a316:	d334      	bcc.n	8a382 <_strtoll_r+0x102>
   8a318:	428b      	cmp	r3, r1
   8a31a:	bf08      	it	eq
   8a31c:	4282      	cmpeq	r2, r0
   8a31e:	d02d      	beq.n	8a37c <_strtoll_r+0xfc>
   8a320:	fb02 f40b 	mul.w	r4, r2, fp
   8a324:	fb0a 4403 	mla	r4, sl, r3, r4
   8a328:	fba2 230a 	umull	r2, r3, r2, sl
   8a32c:	4423      	add	r3, r4
   8a32e:	19d2      	adds	r2, r2, r7
   8a330:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
   8a334:	2401      	movs	r4, #1
   8a336:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a33a:	eb08 0507 	add.w	r5, r8, r7
   8a33e:	786d      	ldrb	r5, [r5, #1]
   8a340:	f015 0f04 	tst.w	r5, #4
   8a344:	d1df      	bne.n	8a306 <_strtoll_r+0x86>
   8a346:	f015 0503 	ands.w	r5, r5, #3
   8a34a:	d006      	beq.n	8a35a <_strtoll_r+0xda>
   8a34c:	2d01      	cmp	r5, #1
   8a34e:	bf14      	ite	ne
   8a350:	2557      	movne	r5, #87	; 0x57
   8a352:	2537      	moveq	r5, #55	; 0x37
   8a354:	1b7f      	subs	r7, r7, r5
   8a356:	45b9      	cmp	r9, r7
   8a358:	dcd8      	bgt.n	8a30c <_strtoll_r+0x8c>
   8a35a:	1c61      	adds	r1, r4, #1
   8a35c:	d027      	beq.n	8a3ae <_strtoll_r+0x12e>
   8a35e:	9902      	ldr	r1, [sp, #8]
   8a360:	2900      	cmp	r1, #0
   8a362:	d132      	bne.n	8a3ca <_strtoll_r+0x14a>
   8a364:	4610      	mov	r0, r2
   8a366:	4619      	mov	r1, r3
   8a368:	f1bc 0f00 	cmp.w	ip, #0
   8a36c:	d003      	beq.n	8a376 <_strtoll_r+0xf6>
   8a36e:	bb54      	cbnz	r4, 8a3c6 <_strtoll_r+0x146>
   8a370:	9e04      	ldr	r6, [sp, #16]
   8a372:	f8cc 6000 	str.w	r6, [ip]
   8a376:	b007      	add	sp, #28
   8a378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a37c:	9c03      	ldr	r4, [sp, #12]
   8a37e:	42a7      	cmp	r7, r4
   8a380:	ddce      	ble.n	8a320 <_strtoll_r+0xa0>
   8a382:	f04f 34ff 	mov.w	r4, #4294967295
   8a386:	e7d6      	b.n	8a336 <_strtoll_r+0xb6>
   8a388:	2f30      	cmp	r7, #48	; 0x30
   8a38a:	d027      	beq.n	8a3dc <_strtoll_r+0x15c>
   8a38c:	f1b9 0f00 	cmp.w	r9, #0
   8a390:	d19b      	bne.n	8a2ca <_strtoll_r+0x4a>
   8a392:	9c02      	ldr	r4, [sp, #8]
   8a394:	f04f 0a0a 	mov.w	sl, #10
   8a398:	f04f 0b00 	mov.w	fp, #0
   8a39c:	f04f 090a 	mov.w	r9, #10
   8a3a0:	2c00      	cmp	r4, #0
   8a3a2:	d198      	bne.n	8a2d6 <_strtoll_r+0x56>
   8a3a4:	f04f 34ff 	mov.w	r4, #4294967295
   8a3a8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   8a3ac:	e796      	b.n	8a2dc <_strtoll_r+0x5c>
   8a3ae:	9c02      	ldr	r4, [sp, #8]
   8a3b0:	bb24      	cbnz	r4, 8a3fc <_strtoll_r+0x17c>
   8a3b2:	f04f 30ff 	mov.w	r0, #4294967295
   8a3b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   8a3ba:	9c05      	ldr	r4, [sp, #20]
   8a3bc:	2322      	movs	r3, #34	; 0x22
   8a3be:	6023      	str	r3, [r4, #0]
   8a3c0:	f1bc 0f00 	cmp.w	ip, #0
   8a3c4:	d0d7      	beq.n	8a376 <_strtoll_r+0xf6>
   8a3c6:	3e01      	subs	r6, #1
   8a3c8:	e7d3      	b.n	8a372 <_strtoll_r+0xf2>
   8a3ca:	4252      	negs	r2, r2
   8a3cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8a3d0:	e7c8      	b.n	8a364 <_strtoll_r+0xe4>
   8a3d2:	2401      	movs	r4, #1
   8a3d4:	1c96      	adds	r6, r2, #2
   8a3d6:	7857      	ldrb	r7, [r2, #1]
   8a3d8:	9402      	str	r4, [sp, #8]
   8a3da:	e773      	b.n	8a2c4 <_strtoll_r+0x44>
   8a3dc:	7833      	ldrb	r3, [r6, #0]
   8a3de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   8a3e2:	2b58      	cmp	r3, #88	; 0x58
   8a3e4:	d00e      	beq.n	8a404 <_strtoll_r+0x184>
   8a3e6:	f1b9 0f00 	cmp.w	r9, #0
   8a3ea:	f47f af6e 	bne.w	8a2ca <_strtoll_r+0x4a>
   8a3ee:	f04f 0a08 	mov.w	sl, #8
   8a3f2:	f04f 0b00 	mov.w	fp, #0
   8a3f6:	f04f 0908 	mov.w	r9, #8
   8a3fa:	e769      	b.n	8a2d0 <_strtoll_r+0x50>
   8a3fc:	2000      	movs	r0, #0
   8a3fe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   8a402:	e7da      	b.n	8a3ba <_strtoll_r+0x13a>
   8a404:	7877      	ldrb	r7, [r6, #1]
   8a406:	f04f 0a10 	mov.w	sl, #16
   8a40a:	f04f 0b00 	mov.w	fp, #0
   8a40e:	3602      	adds	r6, #2
   8a410:	f04f 0910 	mov.w	r9, #16
   8a414:	e75c      	b.n	8a2d0 <_strtoll_r+0x50>
   8a416:	bf00      	nop
   8a418:	2007066c 	.word	0x2007066c

0008a41c <_strtoul_r>:
   8a41c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a420:	4c48      	ldr	r4, [pc, #288]	; (8a544 <_strtoul_r+0x128>)
   8a422:	b082      	sub	sp, #8
   8a424:	f8d4 c000 	ldr.w	ip, [r4]
   8a428:	9001      	str	r0, [sp, #4]
   8a42a:	460e      	mov	r6, r1
   8a42c:	e000      	b.n	8a430 <_strtoul_r+0x14>
   8a42e:	4626      	mov	r6, r4
   8a430:	4634      	mov	r4, r6
   8a432:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a436:	eb0c 0005 	add.w	r0, ip, r5
   8a43a:	7840      	ldrb	r0, [r0, #1]
   8a43c:	f000 0008 	and.w	r0, r0, #8
   8a440:	f000 07ff 	and.w	r7, r0, #255	; 0xff
   8a444:	2800      	cmp	r0, #0
   8a446:	d1f2      	bne.n	8a42e <_strtoul_r+0x12>
   8a448:	2d2d      	cmp	r5, #45	; 0x2d
   8a44a:	d056      	beq.n	8a4fa <_strtoul_r+0xde>
   8a44c:	2d2b      	cmp	r5, #43	; 0x2b
   8a44e:	bf08      	it	eq
   8a450:	7875      	ldrbeq	r5, [r6, #1]
   8a452:	46ba      	mov	sl, r7
   8a454:	bf08      	it	eq
   8a456:	1cb4      	addeq	r4, r6, #2
   8a458:	f033 0010 	bics.w	r0, r3, #16
   8a45c:	d039      	beq.n	8a4d2 <_strtoul_r+0xb6>
   8a45e:	f04f 38ff 	mov.w	r8, #4294967295
   8a462:	fbb8 f8f3 	udiv	r8, r8, r3
   8a466:	fb03 fb08 	mul.w	fp, r3, r8
   8a46a:	4699      	mov	r9, r3
   8a46c:	ea6f 0b0b 	mvn.w	fp, fp
   8a470:	2700      	movs	r7, #0
   8a472:	4638      	mov	r0, r7
   8a474:	e00c      	b.n	8a490 <_strtoul_r+0x74>
   8a476:	3d30      	subs	r5, #48	; 0x30
   8a478:	42ab      	cmp	r3, r5
   8a47a:	dd19      	ble.n	8a4b0 <_strtoul_r+0x94>
   8a47c:	2f00      	cmp	r7, #0
   8a47e:	db25      	blt.n	8a4cc <_strtoul_r+0xb0>
   8a480:	4540      	cmp	r0, r8
   8a482:	d823      	bhi.n	8a4cc <_strtoul_r+0xb0>
   8a484:	d020      	beq.n	8a4c8 <_strtoul_r+0xac>
   8a486:	fb09 5000 	mla	r0, r9, r0, r5
   8a48a:	2701      	movs	r7, #1
   8a48c:	f814 5b01 	ldrb.w	r5, [r4], #1
   8a490:	eb0c 0605 	add.w	r6, ip, r5
   8a494:	7876      	ldrb	r6, [r6, #1]
   8a496:	f016 0f04 	tst.w	r6, #4
   8a49a:	d1ec      	bne.n	8a476 <_strtoul_r+0x5a>
   8a49c:	f016 0603 	ands.w	r6, r6, #3
   8a4a0:	d006      	beq.n	8a4b0 <_strtoul_r+0x94>
   8a4a2:	2e01      	cmp	r6, #1
   8a4a4:	bf14      	ite	ne
   8a4a6:	2657      	movne	r6, #87	; 0x57
   8a4a8:	2637      	moveq	r6, #55	; 0x37
   8a4aa:	1bad      	subs	r5, r5, r6
   8a4ac:	42ab      	cmp	r3, r5
   8a4ae:	dce5      	bgt.n	8a47c <_strtoul_r+0x60>
   8a4b0:	2f00      	cmp	r7, #0
   8a4b2:	db1c      	blt.n	8a4ee <_strtoul_r+0xd2>
   8a4b4:	f1ba 0f00 	cmp.w	sl, #0
   8a4b8:	d117      	bne.n	8a4ea <_strtoul_r+0xce>
   8a4ba:	b10a      	cbz	r2, 8a4c0 <_strtoul_r+0xa4>
   8a4bc:	b99f      	cbnz	r7, 8a4e6 <_strtoul_r+0xca>
   8a4be:	6011      	str	r1, [r2, #0]
   8a4c0:	b002      	add	sp, #8
   8a4c2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8a4c6:	4770      	bx	lr
   8a4c8:	455d      	cmp	r5, fp
   8a4ca:	dddc      	ble.n	8a486 <_strtoul_r+0x6a>
   8a4cc:	f04f 37ff 	mov.w	r7, #4294967295
   8a4d0:	e7dc      	b.n	8a48c <_strtoul_r+0x70>
   8a4d2:	2d30      	cmp	r5, #48	; 0x30
   8a4d4:	d016      	beq.n	8a504 <_strtoul_r+0xe8>
   8a4d6:	bb5b      	cbnz	r3, 8a530 <_strtoul_r+0x114>
   8a4d8:	230a      	movs	r3, #10
   8a4da:	4699      	mov	r9, r3
   8a4dc:	f04f 0b05 	mov.w	fp, #5
   8a4e0:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8a548 <_strtoul_r+0x12c>
   8a4e4:	e7c4      	b.n	8a470 <_strtoul_r+0x54>
   8a4e6:	1e61      	subs	r1, r4, #1
   8a4e8:	e7e9      	b.n	8a4be <_strtoul_r+0xa2>
   8a4ea:	4240      	negs	r0, r0
   8a4ec:	e7e5      	b.n	8a4ba <_strtoul_r+0x9e>
   8a4ee:	9801      	ldr	r0, [sp, #4]
   8a4f0:	2322      	movs	r3, #34	; 0x22
   8a4f2:	6003      	str	r3, [r0, #0]
   8a4f4:	f04f 30ff 	mov.w	r0, #4294967295
   8a4f8:	e7df      	b.n	8a4ba <_strtoul_r+0x9e>
   8a4fa:	1cb4      	adds	r4, r6, #2
   8a4fc:	7875      	ldrb	r5, [r6, #1]
   8a4fe:	f04f 0a01 	mov.w	sl, #1
   8a502:	e7a9      	b.n	8a458 <_strtoul_r+0x3c>
   8a504:	7820      	ldrb	r0, [r4, #0]
   8a506:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   8a50a:	2858      	cmp	r0, #88	; 0x58
   8a50c:	d007      	beq.n	8a51e <_strtoul_r+0x102>
   8a50e:	b97b      	cbnz	r3, 8a530 <_strtoul_r+0x114>
   8a510:	2308      	movs	r3, #8
   8a512:	4699      	mov	r9, r3
   8a514:	f04f 0b07 	mov.w	fp, #7
   8a518:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
   8a51c:	e7a8      	b.n	8a470 <_strtoul_r+0x54>
   8a51e:	2310      	movs	r3, #16
   8a520:	7865      	ldrb	r5, [r4, #1]
   8a522:	4699      	mov	r9, r3
   8a524:	f04f 0b0f 	mov.w	fp, #15
   8a528:	3402      	adds	r4, #2
   8a52a:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
   8a52e:	e79f      	b.n	8a470 <_strtoul_r+0x54>
   8a530:	f04f 38ff 	mov.w	r8, #4294967295
   8a534:	fbb8 f8f3 	udiv	r8, r8, r3
   8a538:	fb03 fb08 	mul.w	fp, r3, r8
   8a53c:	4699      	mov	r9, r3
   8a53e:	ea6f 0b0b 	mvn.w	fp, fp
   8a542:	e795      	b.n	8a470 <_strtoul_r+0x54>
   8a544:	2007066c 	.word	0x2007066c
   8a548:	19999999 	.word	0x19999999

0008a54c <_strtoull_r>:
   8a54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a550:	4c60      	ldr	r4, [pc, #384]	; (8a6d4 <_strtoull_r+0x188>)
   8a552:	b085      	sub	sp, #20
   8a554:	9200      	str	r2, [sp, #0]
   8a556:	9101      	str	r1, [sp, #4]
   8a558:	f8d4 8000 	ldr.w	r8, [r4]
   8a55c:	9003      	str	r0, [sp, #12]
   8a55e:	4699      	mov	r9, r3
   8a560:	460a      	mov	r2, r1
   8a562:	e000      	b.n	8a566 <_strtoull_r+0x1a>
   8a564:	4632      	mov	r2, r6
   8a566:	4616      	mov	r6, r2
   8a568:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a56c:	eb08 0307 	add.w	r3, r8, r7
   8a570:	785b      	ldrb	r3, [r3, #1]
   8a572:	f003 0308 	and.w	r3, r3, #8
   8a576:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   8a57a:	2b00      	cmp	r3, #0
   8a57c:	d1f2      	bne.n	8a564 <_strtoull_r+0x18>
   8a57e:	2f2d      	cmp	r7, #45	; 0x2d
   8a580:	d07d      	beq.n	8a67e <_strtoull_r+0x132>
   8a582:	2f2b      	cmp	r7, #43	; 0x2b
   8a584:	bf08      	it	eq
   8a586:	7857      	ldrbeq	r7, [r2, #1]
   8a588:	9102      	str	r1, [sp, #8]
   8a58a:	bf08      	it	eq
   8a58c:	1c96      	addeq	r6, r2, #2
   8a58e:	f039 0210 	bics.w	r2, r9, #16
   8a592:	d055      	beq.n	8a640 <_strtoull_r+0xf4>
   8a594:	ea4f 7be9 	mov.w	fp, r9, asr #31
   8a598:	464a      	mov	r2, r9
   8a59a:	465b      	mov	r3, fp
   8a59c:	f04f 30ff 	mov.w	r0, #4294967295
   8a5a0:	f04f 31ff 	mov.w	r1, #4294967295
   8a5a4:	f7fc f844 	bl	86630 <__aeabi_uldivmod>
   8a5a8:	464a      	mov	r2, r9
   8a5aa:	4604      	mov	r4, r0
   8a5ac:	460d      	mov	r5, r1
   8a5ae:	465b      	mov	r3, fp
   8a5b0:	f04f 30ff 	mov.w	r0, #4294967295
   8a5b4:	f04f 31ff 	mov.w	r1, #4294967295
   8a5b8:	f7fc f83a 	bl	86630 <__aeabi_uldivmod>
   8a5bc:	46ca      	mov	sl, r9
   8a5be:	4694      	mov	ip, r2
   8a5c0:	2300      	movs	r3, #0
   8a5c2:	2000      	movs	r0, #0
   8a5c4:	2100      	movs	r1, #0
   8a5c6:	e019      	b.n	8a5fc <_strtoull_r+0xb0>
   8a5c8:	3f30      	subs	r7, #48	; 0x30
   8a5ca:	45b9      	cmp	r9, r7
   8a5cc:	dd26      	ble.n	8a61c <_strtoull_r+0xd0>
   8a5ce:	2b00      	cmp	r3, #0
   8a5d0:	db33      	blt.n	8a63a <_strtoull_r+0xee>
   8a5d2:	428d      	cmp	r5, r1
   8a5d4:	bf08      	it	eq
   8a5d6:	4284      	cmpeq	r4, r0
   8a5d8:	d32f      	bcc.n	8a63a <_strtoull_r+0xee>
   8a5da:	42a9      	cmp	r1, r5
   8a5dc:	bf08      	it	eq
   8a5de:	42a0      	cmpeq	r0, r4
   8a5e0:	d029      	beq.n	8a636 <_strtoull_r+0xea>
   8a5e2:	fb00 f30b 	mul.w	r3, r0, fp
   8a5e6:	fb0a 3301 	mla	r3, sl, r1, r3
   8a5ea:	fba0 010a 	umull	r0, r1, r0, sl
   8a5ee:	4419      	add	r1, r3
   8a5f0:	19c0      	adds	r0, r0, r7
   8a5f2:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
   8a5f6:	2301      	movs	r3, #1
   8a5f8:	f816 7b01 	ldrb.w	r7, [r6], #1
   8a5fc:	eb08 0207 	add.w	r2, r8, r7
   8a600:	7852      	ldrb	r2, [r2, #1]
   8a602:	f012 0f04 	tst.w	r2, #4
   8a606:	d1df      	bne.n	8a5c8 <_strtoull_r+0x7c>
   8a608:	f012 0203 	ands.w	r2, r2, #3
   8a60c:	d006      	beq.n	8a61c <_strtoull_r+0xd0>
   8a60e:	2a01      	cmp	r2, #1
   8a610:	bf14      	ite	ne
   8a612:	2257      	movne	r2, #87	; 0x57
   8a614:	2237      	moveq	r2, #55	; 0x37
   8a616:	1abf      	subs	r7, r7, r2
   8a618:	45b9      	cmp	r9, r7
   8a61a:	dcd8      	bgt.n	8a5ce <_strtoull_r+0x82>
   8a61c:	2b00      	cmp	r3, #0
   8a61e:	db26      	blt.n	8a66e <_strtoull_r+0x122>
   8a620:	9a02      	ldr	r2, [sp, #8]
   8a622:	bb02      	cbnz	r2, 8a666 <_strtoull_r+0x11a>
   8a624:	9a00      	ldr	r2, [sp, #0]
   8a626:	b11a      	cbz	r2, 8a630 <_strtoull_r+0xe4>
   8a628:	b9db      	cbnz	r3, 8a662 <_strtoull_r+0x116>
   8a62a:	9e01      	ldr	r6, [sp, #4]
   8a62c:	9b00      	ldr	r3, [sp, #0]
   8a62e:	601e      	str	r6, [r3, #0]
   8a630:	b005      	add	sp, #20
   8a632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a636:	4567      	cmp	r7, ip
   8a638:	ddd3      	ble.n	8a5e2 <_strtoull_r+0x96>
   8a63a:	f04f 33ff 	mov.w	r3, #4294967295
   8a63e:	e7db      	b.n	8a5f8 <_strtoull_r+0xac>
   8a640:	2f30      	cmp	r7, #48	; 0x30
   8a642:	d021      	beq.n	8a688 <_strtoull_r+0x13c>
   8a644:	f1b9 0f00 	cmp.w	r9, #0
   8a648:	d1a4      	bne.n	8a594 <_strtoull_r+0x48>
   8a64a:	f04f 0c05 	mov.w	ip, #5
   8a64e:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
   8a652:	4d21      	ldr	r5, [pc, #132]	; (8a6d8 <_strtoull_r+0x18c>)
   8a654:	f04f 0a0a 	mov.w	sl, #10
   8a658:	f04f 0b00 	mov.w	fp, #0
   8a65c:	f04f 090a 	mov.w	r9, #10
   8a660:	e7ae      	b.n	8a5c0 <_strtoull_r+0x74>
   8a662:	3e01      	subs	r6, #1
   8a664:	e7e2      	b.n	8a62c <_strtoull_r+0xe0>
   8a666:	4240      	negs	r0, r0
   8a668:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8a66c:	e7da      	b.n	8a624 <_strtoull_r+0xd8>
   8a66e:	9903      	ldr	r1, [sp, #12]
   8a670:	2222      	movs	r2, #34	; 0x22
   8a672:	600a      	str	r2, [r1, #0]
   8a674:	f04f 30ff 	mov.w	r0, #4294967295
   8a678:	f04f 31ff 	mov.w	r1, #4294967295
   8a67c:	e7d2      	b.n	8a624 <_strtoull_r+0xd8>
   8a67e:	2101      	movs	r1, #1
   8a680:	1c96      	adds	r6, r2, #2
   8a682:	7857      	ldrb	r7, [r2, #1]
   8a684:	9102      	str	r1, [sp, #8]
   8a686:	e782      	b.n	8a58e <_strtoull_r+0x42>
   8a688:	7833      	ldrb	r3, [r6, #0]
   8a68a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   8a68e:	2b58      	cmp	r3, #88	; 0x58
   8a690:	d010      	beq.n	8a6b4 <_strtoull_r+0x168>
   8a692:	f1b9 0f00 	cmp.w	r9, #0
   8a696:	f47f af7d 	bne.w	8a594 <_strtoull_r+0x48>
   8a69a:	f04f 0c07 	mov.w	ip, #7
   8a69e:	f04f 34ff 	mov.w	r4, #4294967295
   8a6a2:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
   8a6a6:	f04f 0a08 	mov.w	sl, #8
   8a6aa:	f04f 0b00 	mov.w	fp, #0
   8a6ae:	f04f 0908 	mov.w	r9, #8
   8a6b2:	e785      	b.n	8a5c0 <_strtoull_r+0x74>
   8a6b4:	7877      	ldrb	r7, [r6, #1]
   8a6b6:	f04f 0c0f 	mov.w	ip, #15
   8a6ba:	3602      	adds	r6, #2
   8a6bc:	f04f 34ff 	mov.w	r4, #4294967295
   8a6c0:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
   8a6c4:	f04f 0a10 	mov.w	sl, #16
   8a6c8:	f04f 0b00 	mov.w	fp, #0
   8a6cc:	f04f 0910 	mov.w	r9, #16
   8a6d0:	e776      	b.n	8a5c0 <_strtoull_r+0x74>
   8a6d2:	bf00      	nop
   8a6d4:	2007066c 	.word	0x2007066c
   8a6d8:	19999999 	.word	0x19999999

0008a6dc <__submore>:
   8a6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a6e0:	460c      	mov	r4, r1
   8a6e2:	6b09      	ldr	r1, [r1, #48]	; 0x30
   8a6e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8a6e8:	4299      	cmp	r1, r3
   8a6ea:	d014      	beq.n	8a716 <__submore+0x3a>
   8a6ec:	6b66      	ldr	r6, [r4, #52]	; 0x34
   8a6ee:	0077      	lsls	r7, r6, #1
   8a6f0:	463a      	mov	r2, r7
   8a6f2:	f7ff fa3b 	bl	89b6c <_realloc_r>
   8a6f6:	4605      	mov	r5, r0
   8a6f8:	b348      	cbz	r0, 8a74e <__submore+0x72>
   8a6fa:	eb00 0806 	add.w	r8, r0, r6
   8a6fe:	4632      	mov	r2, r6
   8a700:	4640      	mov	r0, r8
   8a702:	4629      	mov	r1, r5
   8a704:	f7fc faca 	bl	86c9c <memcpy>
   8a708:	f8c4 8000 	str.w	r8, [r4]
   8a70c:	6325      	str	r5, [r4, #48]	; 0x30
   8a70e:	6367      	str	r7, [r4, #52]	; 0x34
   8a710:	2000      	movs	r0, #0
   8a712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a716:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8a71a:	f7fe fe93 	bl	89444 <_malloc_r>
   8a71e:	4603      	mov	r3, r0
   8a720:	b1a8      	cbz	r0, 8a74e <__submore+0x72>
   8a722:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
   8a726:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8a72a:	6320      	str	r0, [r4, #48]	; 0x30
   8a72c:	6361      	str	r1, [r4, #52]	; 0x34
   8a72e:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
   8a732:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
   8a736:	f200 32fd 	addw	r2, r0, #1021	; 0x3fd
   8a73a:	f880 13fe 	strb.w	r1, [r0, #1022]	; 0x3fe
   8a73e:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
   8a742:	2000      	movs	r0, #0
   8a744:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
   8a748:	6022      	str	r2, [r4, #0]
   8a74a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a74e:	f04f 30ff 	mov.w	r0, #4294967295
   8a752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a756:	bf00      	nop

0008a758 <_ungetc_r>:
   8a758:	b570      	push	{r4, r5, r6, lr}
   8a75a:	460e      	mov	r6, r1
   8a75c:	3101      	adds	r1, #1
   8a75e:	4614      	mov	r4, r2
   8a760:	4605      	mov	r5, r0
   8a762:	d031      	beq.n	8a7c8 <_ungetc_r+0x70>
   8a764:	b110      	cbz	r0, 8a76c <_ungetc_r+0x14>
   8a766:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a768:	2b00      	cmp	r3, #0
   8a76a:	d030      	beq.n	8a7ce <_ungetc_r+0x76>
   8a76c:	89a3      	ldrh	r3, [r4, #12]
   8a76e:	049a      	lsls	r2, r3, #18
   8a770:	d405      	bmi.n	8a77e <_ungetc_r+0x26>
   8a772:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8a774:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8a778:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   8a77c:	6662      	str	r2, [r4, #100]	; 0x64
   8a77e:	f023 0320 	bic.w	r3, r3, #32
   8a782:	b29b      	uxth	r3, r3
   8a784:	b29a      	uxth	r2, r3
   8a786:	0750      	lsls	r0, r2, #29
   8a788:	81a3      	strh	r3, [r4, #12]
   8a78a:	d406      	bmi.n	8a79a <_ungetc_r+0x42>
   8a78c:	06d1      	lsls	r1, r2, #27
   8a78e:	d51b      	bpl.n	8a7c8 <_ungetc_r+0x70>
   8a790:	0712      	lsls	r2, r2, #28
   8a792:	d438      	bmi.n	8a806 <_ungetc_r+0xae>
   8a794:	f043 0304 	orr.w	r3, r3, #4
   8a798:	81a3      	strh	r3, [r4, #12]
   8a79a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8a79c:	b2f6      	uxtb	r6, r6
   8a79e:	b1cb      	cbz	r3, 8a7d4 <_ungetc_r+0x7c>
   8a7a0:	6862      	ldr	r2, [r4, #4]
   8a7a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8a7a4:	429a      	cmp	r2, r3
   8a7a6:	da09      	bge.n	8a7bc <_ungetc_r+0x64>
   8a7a8:	6823      	ldr	r3, [r4, #0]
   8a7aa:	4630      	mov	r0, r6
   8a7ac:	1e5a      	subs	r2, r3, #1
   8a7ae:	6022      	str	r2, [r4, #0]
   8a7b0:	f803 6c01 	strb.w	r6, [r3, #-1]
   8a7b4:	6863      	ldr	r3, [r4, #4]
   8a7b6:	3301      	adds	r3, #1
   8a7b8:	6063      	str	r3, [r4, #4]
   8a7ba:	bd70      	pop	{r4, r5, r6, pc}
   8a7bc:	4628      	mov	r0, r5
   8a7be:	4621      	mov	r1, r4
   8a7c0:	f7ff ff8c 	bl	8a6dc <__submore>
   8a7c4:	2800      	cmp	r0, #0
   8a7c6:	d0ef      	beq.n	8a7a8 <_ungetc_r+0x50>
   8a7c8:	f04f 30ff 	mov.w	r0, #4294967295
   8a7cc:	bd70      	pop	{r4, r5, r6, pc}
   8a7ce:	f7fe f8fb 	bl	889c8 <__sinit>
   8a7d2:	e7cb      	b.n	8a76c <_ungetc_r+0x14>
   8a7d4:	6923      	ldr	r3, [r4, #16]
   8a7d6:	6822      	ldr	r2, [r4, #0]
   8a7d8:	b12b      	cbz	r3, 8a7e6 <_ungetc_r+0x8e>
   8a7da:	4293      	cmp	r3, r2
   8a7dc:	d203      	bcs.n	8a7e6 <_ungetc_r+0x8e>
   8a7de:	f812 0c01 	ldrb.w	r0, [r2, #-1]
   8a7e2:	42b0      	cmp	r0, r6
   8a7e4:	d01c      	beq.n	8a820 <_ungetc_r+0xc8>
   8a7e6:	6861      	ldr	r1, [r4, #4]
   8a7e8:	4623      	mov	r3, r4
   8a7ea:	f104 0540 	add.w	r5, r4, #64	; 0x40
   8a7ee:	2003      	movs	r0, #3
   8a7f0:	63a2      	str	r2, [r4, #56]	; 0x38
   8a7f2:	6360      	str	r0, [r4, #52]	; 0x34
   8a7f4:	63e1      	str	r1, [r4, #60]	; 0x3c
   8a7f6:	6325      	str	r5, [r4, #48]	; 0x30
   8a7f8:	2201      	movs	r2, #1
   8a7fa:	f803 6f42 	strb.w	r6, [r3, #66]!
   8a7fe:	6023      	str	r3, [r4, #0]
   8a800:	4630      	mov	r0, r6
   8a802:	6062      	str	r2, [r4, #4]
   8a804:	bd70      	pop	{r4, r5, r6, pc}
   8a806:	4628      	mov	r0, r5
   8a808:	4621      	mov	r1, r4
   8a80a:	f7fe f8af 	bl	8896c <_fflush_r>
   8a80e:	2800      	cmp	r0, #0
   8a810:	d1da      	bne.n	8a7c8 <_ungetc_r+0x70>
   8a812:	89a3      	ldrh	r3, [r4, #12]
   8a814:	60a0      	str	r0, [r4, #8]
   8a816:	f023 0308 	bic.w	r3, r3, #8
   8a81a:	61a0      	str	r0, [r4, #24]
   8a81c:	b29b      	uxth	r3, r3
   8a81e:	e7b9      	b.n	8a794 <_ungetc_r+0x3c>
   8a820:	6863      	ldr	r3, [r4, #4]
   8a822:	3a01      	subs	r2, #1
   8a824:	3301      	adds	r3, #1
   8a826:	e884 000c 	stmia.w	r4, {r2, r3}
   8a82a:	bd70      	pop	{r4, r5, r6, pc}

0008a82c <__swbuf_r>:
   8a82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8a82e:	460d      	mov	r5, r1
   8a830:	4614      	mov	r4, r2
   8a832:	4607      	mov	r7, r0
   8a834:	b110      	cbz	r0, 8a83c <__swbuf_r+0x10>
   8a836:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a838:	2b00      	cmp	r3, #0
   8a83a:	d048      	beq.n	8a8ce <__swbuf_r+0xa2>
   8a83c:	89a2      	ldrh	r2, [r4, #12]
   8a83e:	69a0      	ldr	r0, [r4, #24]
   8a840:	b293      	uxth	r3, r2
   8a842:	60a0      	str	r0, [r4, #8]
   8a844:	0718      	lsls	r0, r3, #28
   8a846:	d538      	bpl.n	8a8ba <__swbuf_r+0x8e>
   8a848:	6926      	ldr	r6, [r4, #16]
   8a84a:	2e00      	cmp	r6, #0
   8a84c:	d035      	beq.n	8a8ba <__swbuf_r+0x8e>
   8a84e:	0499      	lsls	r1, r3, #18
   8a850:	b2ed      	uxtb	r5, r5
   8a852:	d515      	bpl.n	8a880 <__swbuf_r+0x54>
   8a854:	6823      	ldr	r3, [r4, #0]
   8a856:	6962      	ldr	r2, [r4, #20]
   8a858:	1b9e      	subs	r6, r3, r6
   8a85a:	4296      	cmp	r6, r2
   8a85c:	da1c      	bge.n	8a898 <__swbuf_r+0x6c>
   8a85e:	3601      	adds	r6, #1
   8a860:	68a2      	ldr	r2, [r4, #8]
   8a862:	1c59      	adds	r1, r3, #1
   8a864:	3a01      	subs	r2, #1
   8a866:	60a2      	str	r2, [r4, #8]
   8a868:	6021      	str	r1, [r4, #0]
   8a86a:	701d      	strb	r5, [r3, #0]
   8a86c:	6963      	ldr	r3, [r4, #20]
   8a86e:	42b3      	cmp	r3, r6
   8a870:	d01a      	beq.n	8a8a8 <__swbuf_r+0x7c>
   8a872:	89a3      	ldrh	r3, [r4, #12]
   8a874:	07db      	lsls	r3, r3, #31
   8a876:	d501      	bpl.n	8a87c <__swbuf_r+0x50>
   8a878:	2d0a      	cmp	r5, #10
   8a87a:	d015      	beq.n	8a8a8 <__swbuf_r+0x7c>
   8a87c:	4628      	mov	r0, r5
   8a87e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a880:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8a882:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8a886:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8a88a:	6663      	str	r3, [r4, #100]	; 0x64
   8a88c:	6823      	ldr	r3, [r4, #0]
   8a88e:	81a2      	strh	r2, [r4, #12]
   8a890:	6962      	ldr	r2, [r4, #20]
   8a892:	1b9e      	subs	r6, r3, r6
   8a894:	4296      	cmp	r6, r2
   8a896:	dbe2      	blt.n	8a85e <__swbuf_r+0x32>
   8a898:	4638      	mov	r0, r7
   8a89a:	4621      	mov	r1, r4
   8a89c:	f7fe f866 	bl	8896c <_fflush_r>
   8a8a0:	b940      	cbnz	r0, 8a8b4 <__swbuf_r+0x88>
   8a8a2:	6823      	ldr	r3, [r4, #0]
   8a8a4:	2601      	movs	r6, #1
   8a8a6:	e7db      	b.n	8a860 <__swbuf_r+0x34>
   8a8a8:	4638      	mov	r0, r7
   8a8aa:	4621      	mov	r1, r4
   8a8ac:	f7fe f85e 	bl	8896c <_fflush_r>
   8a8b0:	2800      	cmp	r0, #0
   8a8b2:	d0e3      	beq.n	8a87c <__swbuf_r+0x50>
   8a8b4:	f04f 30ff 	mov.w	r0, #4294967295
   8a8b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a8ba:	4638      	mov	r0, r7
   8a8bc:	4621      	mov	r1, r4
   8a8be:	f7fd ff3f 	bl	88740 <__swsetup_r>
   8a8c2:	2800      	cmp	r0, #0
   8a8c4:	d1f6      	bne.n	8a8b4 <__swbuf_r+0x88>
   8a8c6:	89a2      	ldrh	r2, [r4, #12]
   8a8c8:	6926      	ldr	r6, [r4, #16]
   8a8ca:	b293      	uxth	r3, r2
   8a8cc:	e7bf      	b.n	8a84e <__swbuf_r+0x22>
   8a8ce:	f7fe f87b 	bl	889c8 <__sinit>
   8a8d2:	e7b3      	b.n	8a83c <__swbuf_r+0x10>

0008a8d4 <_wcrtomb_r>:
   8a8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a8d8:	461e      	mov	r6, r3
   8a8da:	b086      	sub	sp, #24
   8a8dc:	460c      	mov	r4, r1
   8a8de:	4605      	mov	r5, r0
   8a8e0:	4617      	mov	r7, r2
   8a8e2:	4b0f      	ldr	r3, [pc, #60]	; (8a920 <_wcrtomb_r+0x4c>)
   8a8e4:	b191      	cbz	r1, 8a90c <_wcrtomb_r+0x38>
   8a8e6:	f8d3 8000 	ldr.w	r8, [r3]
   8a8ea:	f7fe fd29 	bl	89340 <__locale_charset>
   8a8ee:	9600      	str	r6, [sp, #0]
   8a8f0:	4603      	mov	r3, r0
   8a8f2:	4621      	mov	r1, r4
   8a8f4:	463a      	mov	r2, r7
   8a8f6:	4628      	mov	r0, r5
   8a8f8:	47c0      	blx	r8
   8a8fa:	1c43      	adds	r3, r0, #1
   8a8fc:	d103      	bne.n	8a906 <_wcrtomb_r+0x32>
   8a8fe:	2200      	movs	r2, #0
   8a900:	238a      	movs	r3, #138	; 0x8a
   8a902:	6032      	str	r2, [r6, #0]
   8a904:	602b      	str	r3, [r5, #0]
   8a906:	b006      	add	sp, #24
   8a908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a90c:	681f      	ldr	r7, [r3, #0]
   8a90e:	f7fe fd17 	bl	89340 <__locale_charset>
   8a912:	9600      	str	r6, [sp, #0]
   8a914:	4603      	mov	r3, r0
   8a916:	4622      	mov	r2, r4
   8a918:	4628      	mov	r0, r5
   8a91a:	a903      	add	r1, sp, #12
   8a91c:	47b8      	blx	r7
   8a91e:	e7ec      	b.n	8a8fa <_wcrtomb_r+0x26>
   8a920:	20070aa8 	.word	0x20070aa8

0008a924 <__ascii_wctomb>:
   8a924:	b121      	cbz	r1, 8a930 <__ascii_wctomb+0xc>
   8a926:	2aff      	cmp	r2, #255	; 0xff
   8a928:	d804      	bhi.n	8a934 <__ascii_wctomb+0x10>
   8a92a:	700a      	strb	r2, [r1, #0]
   8a92c:	2001      	movs	r0, #1
   8a92e:	4770      	bx	lr
   8a930:	4608      	mov	r0, r1
   8a932:	4770      	bx	lr
   8a934:	238a      	movs	r3, #138	; 0x8a
   8a936:	6003      	str	r3, [r0, #0]
   8a938:	f04f 30ff 	mov.w	r0, #4294967295
   8a93c:	4770      	bx	lr
   8a93e:	bf00      	nop

0008a940 <_write_r>:
   8a940:	b570      	push	{r4, r5, r6, lr}
   8a942:	4c08      	ldr	r4, [pc, #32]	; (8a964 <_write_r+0x24>)
   8a944:	4606      	mov	r6, r0
   8a946:	2500      	movs	r5, #0
   8a948:	4608      	mov	r0, r1
   8a94a:	4611      	mov	r1, r2
   8a94c:	461a      	mov	r2, r3
   8a94e:	6025      	str	r5, [r4, #0]
   8a950:	f7f7 f8be 	bl	81ad0 <_write>
   8a954:	1c43      	adds	r3, r0, #1
   8a956:	d000      	beq.n	8a95a <_write_r+0x1a>
   8a958:	bd70      	pop	{r4, r5, r6, pc}
   8a95a:	6823      	ldr	r3, [r4, #0]
   8a95c:	2b00      	cmp	r3, #0
   8a95e:	d0fb      	beq.n	8a958 <_write_r+0x18>
   8a960:	6033      	str	r3, [r6, #0]
   8a962:	bd70      	pop	{r4, r5, r6, pc}
   8a964:	2007ae9c 	.word	0x2007ae9c

0008a968 <__register_exitproc>:
   8a968:	b5f0      	push	{r4, r5, r6, r7, lr}
   8a96a:	4c27      	ldr	r4, [pc, #156]	; (8aa08 <__register_exitproc+0xa0>)
   8a96c:	b085      	sub	sp, #20
   8a96e:	6826      	ldr	r6, [r4, #0]
   8a970:	4607      	mov	r7, r0
   8a972:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8a976:	2c00      	cmp	r4, #0
   8a978:	d040      	beq.n	8a9fc <__register_exitproc+0x94>
   8a97a:	6865      	ldr	r5, [r4, #4]
   8a97c:	2d1f      	cmp	r5, #31
   8a97e:	dd1e      	ble.n	8a9be <__register_exitproc+0x56>
   8a980:	4822      	ldr	r0, [pc, #136]	; (8aa0c <__register_exitproc+0xa4>)
   8a982:	b918      	cbnz	r0, 8a98c <__register_exitproc+0x24>
   8a984:	f04f 30ff 	mov.w	r0, #4294967295
   8a988:	b005      	add	sp, #20
   8a98a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8a98c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8a990:	9103      	str	r1, [sp, #12]
   8a992:	9202      	str	r2, [sp, #8]
   8a994:	9301      	str	r3, [sp, #4]
   8a996:	f7fe fd4d 	bl	89434 <malloc>
   8a99a:	9903      	ldr	r1, [sp, #12]
   8a99c:	4604      	mov	r4, r0
   8a99e:	9a02      	ldr	r2, [sp, #8]
   8a9a0:	9b01      	ldr	r3, [sp, #4]
   8a9a2:	2800      	cmp	r0, #0
   8a9a4:	d0ee      	beq.n	8a984 <__register_exitproc+0x1c>
   8a9a6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8a9aa:	2000      	movs	r0, #0
   8a9ac:	6025      	str	r5, [r4, #0]
   8a9ae:	6060      	str	r0, [r4, #4]
   8a9b0:	4605      	mov	r5, r0
   8a9b2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8a9b6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8a9ba:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8a9be:	b93f      	cbnz	r7, 8a9d0 <__register_exitproc+0x68>
   8a9c0:	1c6b      	adds	r3, r5, #1
   8a9c2:	2000      	movs	r0, #0
   8a9c4:	3502      	adds	r5, #2
   8a9c6:	6063      	str	r3, [r4, #4]
   8a9c8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   8a9cc:	b005      	add	sp, #20
   8a9ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8a9d0:	2601      	movs	r6, #1
   8a9d2:	40ae      	lsls	r6, r5
   8a9d4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8a9d8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8a9dc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8a9e0:	2f02      	cmp	r7, #2
   8a9e2:	ea42 0206 	orr.w	r2, r2, r6
   8a9e6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8a9ea:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8a9ee:	d1e7      	bne.n	8a9c0 <__register_exitproc+0x58>
   8a9f0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8a9f4:	431e      	orrs	r6, r3
   8a9f6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8a9fa:	e7e1      	b.n	8a9c0 <__register_exitproc+0x58>
   8a9fc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8aa00:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8aa04:	e7b9      	b.n	8a97a <__register_exitproc+0x12>
   8aa06:	bf00      	nop
   8aa08:	0008b2dc 	.word	0x0008b2dc
   8aa0c:	00089435 	.word	0x00089435

0008aa10 <_close_r>:
   8aa10:	b538      	push	{r3, r4, r5, lr}
   8aa12:	4c07      	ldr	r4, [pc, #28]	; (8aa30 <_close_r+0x20>)
   8aa14:	2300      	movs	r3, #0
   8aa16:	4605      	mov	r5, r0
   8aa18:	4608      	mov	r0, r1
   8aa1a:	6023      	str	r3, [r4, #0]
   8aa1c:	f7f8 ffe6 	bl	839ec <_close>
   8aa20:	1c43      	adds	r3, r0, #1
   8aa22:	d000      	beq.n	8aa26 <_close_r+0x16>
   8aa24:	bd38      	pop	{r3, r4, r5, pc}
   8aa26:	6823      	ldr	r3, [r4, #0]
   8aa28:	2b00      	cmp	r3, #0
   8aa2a:	d0fb      	beq.n	8aa24 <_close_r+0x14>
   8aa2c:	602b      	str	r3, [r5, #0]
   8aa2e:	bd38      	pop	{r3, r4, r5, pc}
   8aa30:	2007ae9c 	.word	0x2007ae9c

0008aa34 <_fclose_r>:
   8aa34:	b570      	push	{r4, r5, r6, lr}
   8aa36:	460c      	mov	r4, r1
   8aa38:	4605      	mov	r5, r0
   8aa3a:	b131      	cbz	r1, 8aa4a <_fclose_r+0x16>
   8aa3c:	b110      	cbz	r0, 8aa44 <_fclose_r+0x10>
   8aa3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8aa40:	2b00      	cmp	r3, #0
   8aa42:	d02f      	beq.n	8aaa4 <_fclose_r+0x70>
   8aa44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8aa48:	b90b      	cbnz	r3, 8aa4e <_fclose_r+0x1a>
   8aa4a:	2000      	movs	r0, #0
   8aa4c:	bd70      	pop	{r4, r5, r6, pc}
   8aa4e:	4628      	mov	r0, r5
   8aa50:	4621      	mov	r1, r4
   8aa52:	f7fd ff8b 	bl	8896c <_fflush_r>
   8aa56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8aa58:	4606      	mov	r6, r0
   8aa5a:	b133      	cbz	r3, 8aa6a <_fclose_r+0x36>
   8aa5c:	4628      	mov	r0, r5
   8aa5e:	69e1      	ldr	r1, [r4, #28]
   8aa60:	4798      	blx	r3
   8aa62:	2800      	cmp	r0, #0
   8aa64:	bfb8      	it	lt
   8aa66:	f04f 36ff 	movlt.w	r6, #4294967295
   8aa6a:	89a3      	ldrh	r3, [r4, #12]
   8aa6c:	061b      	lsls	r3, r3, #24
   8aa6e:	d41c      	bmi.n	8aaaa <_fclose_r+0x76>
   8aa70:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8aa72:	b141      	cbz	r1, 8aa86 <_fclose_r+0x52>
   8aa74:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8aa78:	4299      	cmp	r1, r3
   8aa7a:	d002      	beq.n	8aa82 <_fclose_r+0x4e>
   8aa7c:	4628      	mov	r0, r5
   8aa7e:	f7fe f9af 	bl	88de0 <_free_r>
   8aa82:	2300      	movs	r3, #0
   8aa84:	6323      	str	r3, [r4, #48]	; 0x30
   8aa86:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8aa88:	b121      	cbz	r1, 8aa94 <_fclose_r+0x60>
   8aa8a:	4628      	mov	r0, r5
   8aa8c:	f7fe f9a8 	bl	88de0 <_free_r>
   8aa90:	2300      	movs	r3, #0
   8aa92:	6463      	str	r3, [r4, #68]	; 0x44
   8aa94:	f7fe f812 	bl	88abc <__sfp_lock_acquire>
   8aa98:	2300      	movs	r3, #0
   8aa9a:	81a3      	strh	r3, [r4, #12]
   8aa9c:	f7fe f810 	bl	88ac0 <__sfp_lock_release>
   8aaa0:	4630      	mov	r0, r6
   8aaa2:	bd70      	pop	{r4, r5, r6, pc}
   8aaa4:	f7fd ff90 	bl	889c8 <__sinit>
   8aaa8:	e7cc      	b.n	8aa44 <_fclose_r+0x10>
   8aaaa:	4628      	mov	r0, r5
   8aaac:	6921      	ldr	r1, [r4, #16]
   8aaae:	f7fe f997 	bl	88de0 <_free_r>
   8aab2:	e7dd      	b.n	8aa70 <_fclose_r+0x3c>

0008aab4 <fclose>:
   8aab4:	4b02      	ldr	r3, [pc, #8]	; (8aac0 <fclose+0xc>)
   8aab6:	4601      	mov	r1, r0
   8aab8:	6818      	ldr	r0, [r3, #0]
   8aaba:	f7ff bfbb 	b.w	8aa34 <_fclose_r>
   8aabe:	bf00      	nop
   8aac0:	20070668 	.word	0x20070668

0008aac4 <_fstat_r>:
   8aac4:	b538      	push	{r3, r4, r5, lr}
   8aac6:	4c08      	ldr	r4, [pc, #32]	; (8aae8 <_fstat_r+0x24>)
   8aac8:	2300      	movs	r3, #0
   8aaca:	4605      	mov	r5, r0
   8aacc:	4608      	mov	r0, r1
   8aace:	4611      	mov	r1, r2
   8aad0:	6023      	str	r3, [r4, #0]
   8aad2:	f7f8 ff8f 	bl	839f4 <_fstat>
   8aad6:	1c43      	adds	r3, r0, #1
   8aad8:	d000      	beq.n	8aadc <_fstat_r+0x18>
   8aada:	bd38      	pop	{r3, r4, r5, pc}
   8aadc:	6823      	ldr	r3, [r4, #0]
   8aade:	2b00      	cmp	r3, #0
   8aae0:	d0fb      	beq.n	8aada <_fstat_r+0x16>
   8aae2:	602b      	str	r3, [r5, #0]
   8aae4:	bd38      	pop	{r3, r4, r5, pc}
   8aae6:	bf00      	nop
   8aae8:	2007ae9c 	.word	0x2007ae9c

0008aaec <_isatty_r>:
   8aaec:	b538      	push	{r3, r4, r5, lr}
   8aaee:	4c07      	ldr	r4, [pc, #28]	; (8ab0c <_isatty_r+0x20>)
   8aaf0:	2300      	movs	r3, #0
   8aaf2:	4605      	mov	r5, r0
   8aaf4:	4608      	mov	r0, r1
   8aaf6:	6023      	str	r3, [r4, #0]
   8aaf8:	f7f8 ff82 	bl	83a00 <_isatty>
   8aafc:	1c43      	adds	r3, r0, #1
   8aafe:	d000      	beq.n	8ab02 <_isatty_r+0x16>
   8ab00:	bd38      	pop	{r3, r4, r5, pc}
   8ab02:	6823      	ldr	r3, [r4, #0]
   8ab04:	2b00      	cmp	r3, #0
   8ab06:	d0fb      	beq.n	8ab00 <_isatty_r+0x14>
   8ab08:	602b      	str	r3, [r5, #0]
   8ab0a:	bd38      	pop	{r3, r4, r5, pc}
   8ab0c:	2007ae9c 	.word	0x2007ae9c

0008ab10 <_lseek_r>:
   8ab10:	b570      	push	{r4, r5, r6, lr}
   8ab12:	4c08      	ldr	r4, [pc, #32]	; (8ab34 <_lseek_r+0x24>)
   8ab14:	4606      	mov	r6, r0
   8ab16:	2500      	movs	r5, #0
   8ab18:	4608      	mov	r0, r1
   8ab1a:	4611      	mov	r1, r2
   8ab1c:	461a      	mov	r2, r3
   8ab1e:	6025      	str	r5, [r4, #0]
   8ab20:	f7f8 ff70 	bl	83a04 <_lseek>
   8ab24:	1c43      	adds	r3, r0, #1
   8ab26:	d000      	beq.n	8ab2a <_lseek_r+0x1a>
   8ab28:	bd70      	pop	{r4, r5, r6, pc}
   8ab2a:	6823      	ldr	r3, [r4, #0]
   8ab2c:	2b00      	cmp	r3, #0
   8ab2e:	d0fb      	beq.n	8ab28 <_lseek_r+0x18>
   8ab30:	6033      	str	r3, [r6, #0]
   8ab32:	bd70      	pop	{r4, r5, r6, pc}
   8ab34:	2007ae9c 	.word	0x2007ae9c

0008ab38 <_read_r>:
   8ab38:	b570      	push	{r4, r5, r6, lr}
   8ab3a:	4c08      	ldr	r4, [pc, #32]	; (8ab5c <_read_r+0x24>)
   8ab3c:	4606      	mov	r6, r0
   8ab3e:	2500      	movs	r5, #0
   8ab40:	4608      	mov	r0, r1
   8ab42:	4611      	mov	r1, r2
   8ab44:	461a      	mov	r2, r3
   8ab46:	6025      	str	r5, [r4, #0]
   8ab48:	f7f6 ff5c 	bl	81a04 <_read>
   8ab4c:	1c43      	adds	r3, r0, #1
   8ab4e:	d000      	beq.n	8ab52 <_read_r+0x1a>
   8ab50:	bd70      	pop	{r4, r5, r6, pc}
   8ab52:	6823      	ldr	r3, [r4, #0]
   8ab54:	2b00      	cmp	r3, #0
   8ab56:	d0fb      	beq.n	8ab50 <_read_r+0x18>
   8ab58:	6033      	str	r3, [r6, #0]
   8ab5a:	bd70      	pop	{r4, r5, r6, pc}
   8ab5c:	2007ae9c 	.word	0x2007ae9c
   8ab60:	6b6f7262 	.word	0x6b6f7262
   8ab64:	4f4c6e65 	.word	0x4f4c6e65
   8ab68:	00000a57 	.word	0x00000a57
   8ab6c:	6b6f7262 	.word	0x6b6f7262
   8ab70:	49486e65 	.word	0x49486e65
   8ab74:	203a4847 	.word	0x203a4847
   8ab78:	206f6f54 	.word	0x206f6f54
   8ab7c:	20726166 	.word	0x20726166
   8ab80:	79617761 	.word	0x79617761
   8ab84:	0000000a 	.word	0x0000000a
   8ab88:	7070614d 	.word	0x7070614d
   8ab8c:	20676e69 	.word	0x20676e69
   8ab90:	72617473 	.word	0x72617473
   8ab94:	0a646574 	.word	0x0a646574
   8ab98:	00000000 	.word	0x00000000
   8ab9c:	20642520 	.word	0x20642520
   8aba0:	2035202f 	.word	0x2035202f
   8aba4:	64616572 	.word	0x64616572
   8aba8:	73676e69 	.word	0x73676e69
   8abac:	76696420 	.word	0x76696420
   8abb0:	20747265 	.word	0x20747265
   8abb4:	6d206f74 	.word	0x6d206f74
   8abb8:	20686375 	.word	0x20686375
   8abbc:	6d6f7266 	.word	0x6d6f7266
   8abc0:	70616d20 	.word	0x70616d20
   8abc4:	676e6970 	.word	0x676e6970
   8abc8:	73696420 	.word	0x73696420
   8abcc:	636e6174 	.word	0x636e6174
   8abd0:	00000a65 	.word	0x00000a65
   8abd4:	656a624f 	.word	0x656a624f
   8abd8:	6c207463 	.word	0x6c207463
   8abdc:	3b74736f 	.word	0x3b74736f
   8abe0:	61747320 	.word	0x61747320
   8abe4:	6e697472 	.word	0x6e697472
   8abe8:	65732067 	.word	0x65732067
   8abec:	68637261 	.word	0x68637261
   8abf0:	00000a20 	.word	0x00000a20
   8abf4:	69786946 	.word	0x69786946
   8abf8:	6120676e 	.word	0x6120676e
   8abfc:	656c676e 	.word	0x656c676e
   8ac00:	0000000a 	.word	0x0000000a
   8ac04:	20642520 	.word	0x20642520
   8ac08:	25206425 	.word	0x25206425
   8ac0c:	64252064 	.word	0x64252064
   8ac10:	00000000 	.word	0x00000000
   8ac14:	20642520 	.word	0x20642520
   8ac18:	25206425 	.word	0x25206425
   8ac1c:	64252064 	.word	0x64252064
   8ac20:	20642520 	.word	0x20642520
   8ac24:	000a6425 	.word	0x000a6425
   8ac28:	72727563 	.word	0x72727563
   8ac2c:	41746e65 	.word	0x41746e65
   8ac30:	656c676e 	.word	0x656c676e
   8ac34:	626f202c 	.word	0x626f202c
   8ac38:	676e416a 	.word	0x676e416a
   8ac3c:	203a656c 	.word	0x203a656c
   8ac40:	25206425 	.word	0x25206425
   8ac44:	00000a64 	.word	0x00000a64
   8ac48:	00000001 	.word	0x00000001
   8ac4c:	00000002 	.word	0x00000002
   8ac50:	00000004 	.word	0x00000004
   8ac54:	00000008 	.word	0x00000008
   8ac58:	00000010 	.word	0x00000010
   8ac5c:	00000020 	.word	0x00000020
   8ac60:	00000040 	.word	0x00000040
   8ac64:	00000080 	.word	0x00000080
   8ac68:	00000100 	.word	0x00000100
   8ac6c:	00000200 	.word	0x00000200
   8ac70:	00000400 	.word	0x00000400
   8ac74:	00000724 	.word	0x00000724
   8ac78:	5f495754 	.word	0x5f495754
   8ac7c:	5f444d43 	.word	0x5f444d43
   8ac80:	5f4d5241 	.word	0x5f4d5241
   8ac84:	54494e49 	.word	0x54494e49
   8ac88:	0000000a 	.word	0x0000000a
   8ac8c:	5f495754 	.word	0x5f495754
   8ac90:	5f444d43 	.word	0x5f444d43
   8ac94:	5f4d5241 	.word	0x5f4d5241
   8ac98:	5f514552 	.word	0x5f514552
   8ac9c:	5f584f42 	.word	0x5f584f42
   8aca0:	4f464e49 	.word	0x4f464e49
   8aca4:	0000000a 	.word	0x0000000a
   8aca8:	5f495754 	.word	0x5f495754
   8acac:	5f444d43 	.word	0x5f444d43
   8acb0:	5f4d5241 	.word	0x5f4d5241
   8acb4:	5f514552 	.word	0x5f514552
   8acb8:	5f4a424f 	.word	0x5f4a424f
   8acbc:	4f464e49 	.word	0x4f464e49
   8acc0:	0000000a 	.word	0x0000000a
   8acc4:	5f495754 	.word	0x5f495754
   8acc8:	5f444d43 	.word	0x5f444d43
   8accc:	5f4d5241 	.word	0x5f4d5241
   8acd0:	5f514552 	.word	0x5f514552
   8acd4:	4c4c4f43 	.word	0x4c4c4f43
   8acd8:	5f544345 	.word	0x5f544345
   8acdc:	4f464e49 	.word	0x4f464e49
   8ace0:	0000000a 	.word	0x0000000a
   8ace4:	5f495754 	.word	0x5f495754
   8ace8:	5f444d43 	.word	0x5f444d43
   8acec:	4b434950 	.word	0x4b434950
   8acf0:	535f5055 	.word	0x535f5055
   8acf4:	54524154 	.word	0x54524154
   8acf8:	0000000a 	.word	0x0000000a
   8acfc:	5f495754 	.word	0x5f495754
   8ad00:	5f444d43 	.word	0x5f444d43
   8ad04:	4b434950 	.word	0x4b434950
   8ad08:	535f5055 	.word	0x535f5055
   8ad0c:	55544154 	.word	0x55544154
   8ad10:	00000a53 	.word	0x00000a53
   8ad14:	5f495754 	.word	0x5f495754
   8ad18:	5f444d43 	.word	0x5f444d43
   8ad1c:	504f5244 	.word	0x504f5244
   8ad20:	5f46464f 	.word	0x5f46464f
   8ad24:	52415453 	.word	0x52415453
   8ad28:	00000a54 	.word	0x00000a54
   8ad2c:	5f495754 	.word	0x5f495754
   8ad30:	5f444d43 	.word	0x5f444d43
   8ad34:	504f5244 	.word	0x504f5244
   8ad38:	5f46464f 	.word	0x5f46464f
   8ad3c:	54415453 	.word	0x54415453
   8ad40:	000a5355 	.word	0x000a5355
   8ad44:	5f495754 	.word	0x5f495754
   8ad48:	5f444d43 	.word	0x5f444d43
   8ad4c:	4f525245 	.word	0x4f525245
   8ad50:	00000a52 	.word	0x00000a52
   8ad54:	6f727265 	.word	0x6f727265
   8ad58:	00000a72 	.word	0x00000a72
   8ad5c:	6c696146 	.word	0x6c696146
   8ad60:	31313120 	.word	0x31313120
   8ad64:	00000000 	.word	0x00000000
   8ad68:	6c696146 	.word	0x6c696146
   8ad6c:	32323220 	.word	0x32323220
   8ad70:	00000000 	.word	0x00000000
   8ad74:	6c696146 	.word	0x6c696146
   8ad78:	33333320 	.word	0x33333320
   8ad7c:	00000000 	.word	0x00000000
   8ad80:	4f525245 	.word	0x4f525245
   8ad84:	69702052 	.word	0x69702052
   8ad88:	70756b63 	.word	0x70756b63
   8ad8c:	61747320 	.word	0x61747320
   8ad90:	00737574 	.word	0x00737574
   8ad94:	3a746f67 	.word	0x3a746f67
   8ad98:	20782520 	.word	0x20782520
   8ad9c:	000a7525 	.word	0x000a7525
   8ada0:	6f727245 	.word	0x6f727245
   8ada4:	6e6f2072 	.word	0x6e6f2072
   8ada8:	6e657320 	.word	0x6e657320
   8adac:	74732064 	.word	0x74732064
   8adb0:	73757461 	.word	0x73757461
   8adb4:	63697020 	.word	0x63697020
   8adb8:	0070756b 	.word	0x0070756b
   8adbc:	444e4553 	.word	0x444e4553
   8adc0:	434f5320 	.word	0x434f5320
   8adc4:	5854454b 	.word	0x5854454b
   8adc8:	00000059 	.word	0x00000059
   8adcc:	444e4553 	.word	0x444e4553
   8add0:	55515320 	.word	0x55515320
   8add4:	58455241 	.word	0x58455241
   8add8:	00000059 	.word	0x00000059
   8addc:	444e4553 	.word	0x444e4553
   8ade0:	414c4720 	.word	0x414c4720
   8ade4:	59585353 	.word	0x59585353
   8ade8:	00000000 	.word	0x00000000
   8adec:	444e4553 	.word	0x444e4553
   8adf0:	786f4220 	.word	0x786f4220
   8adf4:	6c616f47 	.word	0x6c616f47
   8adf8:	00007978 	.word	0x00007978
   8adfc:	09097325 	.word	0x09097325
   8ae00:	25096325 	.word	0x25096325
   8ae04:	75250975 	.word	0x75250975
   8ae08:	0d752509 	.word	0x0d752509
   8ae0c:	0000000a 	.word	0x0000000a
   8ae10:	454c4449 	.word	0x454c4449
   8ae14:	00000000 	.word	0x00000000
   8ae18:	00000a0d 	.word	0x00000a0d
   8ae1c:	20726d54 	.word	0x20726d54
   8ae20:	00637653 	.word	0x00637653
   8ae24:	54494e49 	.word	0x54494e49
   8ae28:	4d52415f 	.word	0x4d52415f
   8ae2c:	00000000 	.word	0x00000000
   8ae30:	52415453 	.word	0x52415453
   8ae34:	20444554 	.word	0x20444554
   8ae38:	4b434950 	.word	0x4b434950
   8ae3c:	00005055 	.word	0x00005055
   8ae40:	4c494146 	.word	0x4c494146
   8ae44:	54204445 	.word	0x54204445
   8ae48:	5453204f 	.word	0x5453204f
   8ae4c:	5f545241 	.word	0x5f545241
   8ae50:	4b434950 	.word	0x4b434950
   8ae54:	00005055 	.word	0x00005055
   8ae58:	4b434950 	.word	0x4b434950
   8ae5c:	465f5055 	.word	0x465f5055
   8ae60:	454c4941 	.word	0x454c4941
   8ae64:	00000044 	.word	0x00000044
   8ae68:	4b434950 	.word	0x4b434950
   8ae6c:	445f5055 	.word	0x445f5055
   8ae70:	5f454e4f 	.word	0x5f454e4f
   8ae74:	56495244 	.word	0x56495244
   8ae78:	00000045 	.word	0x00000045
   8ae7c:	4b434950 	.word	0x4b434950
   8ae80:	445f5055 	.word	0x445f5055
   8ae84:	00454e4f 	.word	0x00454e4f
   8ae88:	66206f67 	.word	0x66206f67
   8ae8c:	6177726f 	.word	0x6177726f
   8ae90:	6f206472 	.word	0x6f206472
   8ae94:	61622072 	.word	0x61622072
   8ae98:	00006b63 	.word	0x00006b63
   8ae9c:	76697244 	.word	0x76697244
   8aea0:	20676e69 	.word	0x20676e69
   8aea4:	77726f66 	.word	0x77726f66
   8aea8:	2f647261 	.word	0x2f647261
   8aeac:	6b636162 	.word	0x6b636162
   8aeb0:	64726177 	.word	0x64726177
   8aeb4:	00000000 	.word	0x00000000
   8aeb8:	77726f46 	.word	0x77726f46
   8aebc:	20647261 	.word	0x20647261
   8aec0:	76697264 	.word	0x76697264
   8aec4:	75642065 	.word	0x75642065
   8aec8:	676e6972 	.word	0x676e6972
   8aecc:	63697020 	.word	0x63697020
   8aed0:	2170756b 	.word	0x2170756b
   8aed4:	00000000 	.word	0x00000000
   8aed8:	4c494146 	.word	0x4c494146
   8aedc:	4f542044 	.word	0x4f542044
   8aee0:	41545320 	.word	0x41545320
   8aee4:	44205452 	.word	0x44205452
   8aee8:	4f504f52 	.word	0x4f504f52
   8aeec:	00004646 	.word	0x00004646
   8aef0:	5f544547 	.word	0x5f544547
   8aef4:	54415453 	.word	0x54415453
   8aef8:	445f5355 	.word	0x445f5355
   8aefc:	5f504f52 	.word	0x5f504f52
   8af00:	0046464f 	.word	0x0046464f
   8af04:	504f5244 	.word	0x504f5244
   8af08:	5f46464f 	.word	0x5f46464f
   8af0c:	454e4f44 	.word	0x454e4f44
   8af10:	0000000a 	.word	0x0000000a
   8af14:	504f5244 	.word	0x504f5244
   8af18:	5f46464f 	.word	0x5f46464f
   8af1c:	4e4e5552 	.word	0x4e4e5552
   8af20:	0a474e49 	.word	0x0a474e49
   8af24:	00000000 	.word	0x00000000
   8af28:	504f5244 	.word	0x504f5244
   8af2c:	5f46464f 	.word	0x5f46464f
   8af30:	4c494146 	.word	0x4c494146
   8af34:	000a4445 	.word	0x000a4445
   8af38:	504f5244 	.word	0x504f5244
   8af3c:	5f46464f 	.word	0x5f46464f
   8af40:	454c4449 	.word	0x454c4449
   8af44:	0000000a 	.word	0x0000000a
   8af48:	6c696166 	.word	0x6c696166
   8af4c:	74206465 	.word	0x74206465
   8af50:	73206977 	.word	0x73206977
   8af54:	63746977 	.word	0x63746977
   8af58:	64252068 	.word	0x64252068
   8af5c:	0000000a 	.word	0x0000000a
   8af60:	656a624f 	.word	0x656a624f
   8af64:	68207463 	.word	0x68207463
   8af68:	62207361 	.word	0x62207361
   8af6c:	206e6565 	.word	0x206e6565
   8af70:	65746564 	.word	0x65746564
   8af74:	64657463 	.word	0x64657463
   8af78:	00000000 	.word	0x00000000
   8af7c:	69646f4d 	.word	0x69646f4d
   8af80:	6e697966 	.word	0x6e697966
   8af84:	72642067 	.word	0x72642067
   8af88:	6e697669 	.word	0x6e697669
   8af8c:	00000a67 	.word	0x00000a67
   8af90:	3e3e3e0a 	.word	0x3e3e3e0a
   8af94:	3e3e3e3e 	.word	0x3e3e3e3e
   8af98:	3e3e3e3e 	.word	0x3e3e3e3e
   8af9c:	4952443e 	.word	0x4952443e
   8afa0:	474e4956 	.word	0x474e4956
   8afa4:	204f5420 	.word	0x204f5420
   8afa8:	454a424f 	.word	0x454a424f
   8afac:	3c3c5443 	.word	0x3c3c5443
   8afb0:	3c3c3c3c 	.word	0x3c3c3c3c
   8afb4:	3c3c3c3c 	.word	0x3c3c3c3c
   8afb8:	000a3c3c 	.word	0x000a3c3c
   8afbc:	4f544f47 	.word	0x4f544f47
   8afc0:	43495020 	.word	0x43495020
   8afc4:	2050554b 	.word	0x2050554b
   8afc8:	4d4f5246 	.word	0x4d4f5246
   8afcc:	49524420 	.word	0x49524420
   8afd0:	00004556 	.word	0x00004556
   8afd4:	746f470a 	.word	0x746f470a
   8afd8:	6c61566f 	.word	0x6c61566f
   8afdc:	25203d20 	.word	0x25203d20
   8afe0:	00000075 	.word	0x00000075
   8afe4:	4f544f47 	.word	0x4f544f47
   8afe8:	4f524420 	.word	0x4f524420
   8afec:	46464f50 	.word	0x46464f50
   8aff0:	4f524620 	.word	0x4f524620
   8aff4:	5244204d 	.word	0x5244204d
   8aff8:	00455649 	.word	0x00455649
   8affc:	736e6f43 	.word	0x736e6f43
   8b000:	20656c6f 	.word	0x20656c6f
   8b004:	64616572 	.word	0x64616572
   8b008:	00000a79 	.word	0x00000a79
   8b00c:	3d3d3d3d 	.word	0x3d3d3d3d
   8b010:	3d3d3d3d 	.word	0x3d3d3d3d
   8b014:	3d3d3d3d 	.word	0x3d3d3d3d
   8b018:	00000a3d 	.word	0x00000a3d
   8b01c:	76697244 	.word	0x76697244
   8b020:	4f6f5465 	.word	0x4f6f5465
   8b024:	63656a62 	.word	0x63656a62
   8b028:	00000074 	.word	0x00000074
   8b02c:	6c696146 	.word	0x6c696146
   8b030:	74206465 	.word	0x74206465
   8b034:	7263206f 	.word	0x7263206f
   8b038:	65746165 	.word	0x65746165
   8b03c:	69724420 	.word	0x69724420
   8b040:	6f546576 	.word	0x6f546576
   8b044:	656a624f 	.word	0x656a624f
   8b048:	742d7463 	.word	0x742d7463
   8b04c:	006b7361 	.word	0x006b7361
   8b050:	72746c55 	.word	0x72746c55
   8b054:	6e655361 	.word	0x6e655361
   8b058:	00726f73 	.word	0x00726f73
   8b05c:	6c696146 	.word	0x6c696146
   8b060:	74206465 	.word	0x74206465
   8b064:	7263206f 	.word	0x7263206f
   8b068:	65746165 	.word	0x65746165
   8b06c:	746c5520 	.word	0x746c5520
   8b070:	65536172 	.word	0x65536172
   8b074:	726f736e 	.word	0x726f736e
   8b078:	7361742d 	.word	0x7361742d
   8b07c:	0000006b 	.word	0x0000006b
   8b080:	6d6d6f43 	.word	0x6d6d6f43
   8b084:	63696e75 	.word	0x63696e75
   8b088:	6f697461 	.word	0x6f697461
   8b08c:	0000006e 	.word	0x0000006e
   8b090:	6c696146 	.word	0x6c696146
   8b094:	74206465 	.word	0x74206465
   8b098:	7263206f 	.word	0x7263206f
   8b09c:	65746165 	.word	0x65746165
   8b0a0:	6d6f4320 	.word	0x6d6f4320
   8b0a4:	696e756d 	.word	0x696e756d
   8b0a8:	69746163 	.word	0x69746163
   8b0ac:	742d6e6f 	.word	0x742d6e6f
   8b0b0:	006b7361 	.word	0x006b7361
   8b0b4:	74727173 	.word	0x74727173
   8b0b8:	00000000 	.word	0x00000000

0008b0bc <npio2_hw>:
   8b0bc:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   8b0cc:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   8b0dc:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   8b0ec:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   8b0fc:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   8b10c:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   8b11c:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   8b12c:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0008b13c <two_over_pi>:
   8b13c:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   8b14c:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   8b15c:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   8b16c:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   8b17c:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   8b18c:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   8b19c:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   8b1ac:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   8b1bc:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   8b1cc:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   8b1dc:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   8b1ec:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   8b1fc:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   8b20c:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   8b21c:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   8b22c:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   8b23c:	0060e27b 00c08c6b                       {.`.k...

0008b244 <init_jk>:
   8b244:	00000002 00000003 00000004 00000006     ................
   8b254:	00000000                                ....

0008b258 <PIo2>:
   8b258:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
   8b268:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
   8b278:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
   8b288:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

0008b298 <atanlo>:
   8b298:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   8b2a8:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0008b2b8 <atanhi>:
   8b2b8:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   8b2c8:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   8b2d8:	00000043                                C...

0008b2dc <_global_impure_ptr>:
   8b2dc:	20070240 33323130 37363534 42413938     @.. 0123456789AB
   8b2ec:	46454443 00000000 33323130 37363534     CDEF....01234567
   8b2fc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   8b30c:	0000296c                                l)..

0008b310 <zeroes.6721>:
   8b310:	30303030 30303030 30303030 30303030     0000000000000000

0008b320 <blanks.6720>:
   8b320:	20202020 20202020 20202020 20202020                     

0008b330 <basefix.6187>:
   8b330:	0001000a 00030002 00050004 00070006     ................
   8b340:	00090008 000b000a 000d000c 000f000e     ................
   8b350:	00000010                                ....

0008b354 <_ctype_>:
   8b354:	20202000 20202020 28282020 20282828     .         ((((( 
   8b364:	20202020 20202020 20202020 20202020                     
   8b374:	10108820 10101010 10101010 10101010      ...............
   8b384:	04040410 04040404 10040404 10101010     ................
   8b394:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8b3a4:	01010101 01010101 01010101 10101010     ................
   8b3b4:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8b3c4:	02020202 02020202 02020202 10101010     ................
   8b3d4:	00000020 00000000 00000000 00000000      ...............
	...

0008b458 <_init>:
   8b458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8b45a:	bf00      	nop
   8b45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8b45e:	bc08      	pop	{r3}
   8b460:	469e      	mov	lr, r3
   8b462:	4770      	bx	lr

0008b464 <__init_array_start>:
   8b464:	00088805 	.word	0x00088805

0008b468 <__frame_dummy_init_array_entry>:
   8b468:	00080119                                ....

0008b46c <_fini>:
   8b46c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8b46e:	bf00      	nop
   8b470:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8b472:	bc08      	pop	{r3}
   8b474:	469e      	mov	lr, r3
   8b476:	4770      	bx	lr

0008b478 <__fini_array_start>:
   8b478:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070234 	.word	0x20070234

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	0000067c 00000000                       |.......

20070140 <kP>:
20070140:	00000000 3ff00000                       .......?

20070148 <bS>:
20070148:	000006a4                                ....

2007014c <currentAngle>:
2007014c:	0000005a                                Z...

20070150 <radius>:
20070150:	00000050                                P...

20070154 <pulse_channels>:
20070154:	40094000 00000000 0000000b 00010000     .@.@............
20070164:	00000000 0000c350 00000000 00000000     ....P...........
	...
20070180:	00000024 00000043 00000001 000007d0     $...C...........
20070190:	40094000 00000001 0000000b 00010000     .@.@............
200701a0:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701bc:	00000024 00000045 00000001 000007d0     $...E...........

200701cc <pulse_timers>:
200701cc:	40080000 00000001 0000001c 0000001c     ...@............
200701dc:	00090600 00000002 00000000 00000008     ................
200701ec:	00000002 40080000 00000000 0000001b     .......@........
200701fc:	0000001b 00090600 00000039 00000001     ........9.......
2007020c:	00000008 00000002                       ........

20070214 <pulse_clock_setting>:
20070214:	000f4240 00000000 0501bd00              @B..........

20070220 <twi_masterPickupStatus>:
20070220:	00000005                                ....

20070224 <uxCriticalNesting>:
20070224:	aaaaaaaa                                ....

20070228 <xFreeBytesRemaining>:
20070228:	0000a000                                ....

2007022c <xNextTaskUnblockTime>:
2007022c:	ffffffff                                ....

20070230 <g_interrupt_enabled>:
20070230:	00000001                                ....

20070234 <SystemCoreClock>:
20070234:	003d0900                                ..=.

20070238 <__fdlib_version>:
20070238:	00000001 00000000                       ........

20070240 <impure_data>:
20070240:	00000000 2007052c 20070594 200705fc     ....,.. ... ... 
	...
20070274:	0008b2d8 00000000 00000000 00000000     ................
	...
200702e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200702f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070668 <_impure_ptr>:
20070668:	20070240                                @.. 

2007066c <__ctype_ptr__>:
2007066c:	0008b354                                T...

20070670 <lc_ctype_charset>:
20070670:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070690 <__mb_cur_max>:
20070690:	00000001                                ....

20070694 <__malloc_av_>:
	...
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 
200709dc:	200709d4 200709d4 200709dc 200709dc     ... ... ... ... 
200709ec:	200709e4 200709e4 200709ec 200709ec     ... ... ... ... 
200709fc:	200709f4 200709f4 200709fc 200709fc     ... ... ... ... 
20070a0c:	20070a04 20070a04 20070a0c 20070a0c     ... ... ... ... 
20070a1c:	20070a14 20070a14 20070a1c 20070a1c     ... ... ... ... 
20070a2c:	20070a24 20070a24 20070a2c 20070a2c     $.. $.. ,.. ,.. 
20070a3c:	20070a34 20070a34 20070a3c 20070a3c     4.. 4.. <.. <.. 
20070a4c:	20070a44 20070a44 20070a4c 20070a4c     D.. D.. L.. L.. 
20070a5c:	20070a54 20070a54 20070a5c 20070a5c     T.. T.. \.. \.. 
20070a6c:	20070a64 20070a64 20070a6c 20070a6c     d.. d.. l.. l.. 
20070a7c:	20070a74 20070a74 20070a7c 20070a7c     t.. t.. |.. |.. 
20070a8c:	20070a84 20070a84 20070a8c 20070a8c     ... ... ... ... 

20070a9c <__malloc_trim_threshold>:
20070a9c:	00020000                                ....

20070aa0 <__malloc_sbrk_base>:
20070aa0:	ffffffff                                ....

20070aa4 <__mbtowc>:
20070aa4:	000899d9                                ....

20070aa8 <__wctomb>:
20070aa8:	0008a925                                %...
