// Copyright (c) 2025-2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT
//
// Operand-aware SIMD glue for the auto-generated execute_<mnemonic>
// kernels in execute_shared.h. Hand-maintained; lives separately from
// the generated header so the same code is not duplicated in
// simd_codegen.py (raw string) and execute_shared.h (emitted output).
//
// Layering: this header sees rocjitsu types (Wavefront, plus the Op /
// Inst template parameters) and bridges to the generic util SIMD
// primitives in util/simd.h. The generic util layer never depends on
// rocjitsu; only this direction is permitted.

#ifndef ROCJITSU_ISA_AMDGPU_SHARED_SIMD_GLUE_H_
#define ROCJITSU_ISA_AMDGPU_SHARED_SIMD_GLUE_H_

#include "rocjitsu/isa/arch/amdgpu/shared/dpp_sdwa_ops.h"
#include "rocjitsu/isa/arch/amdgpu/shared/fp_mode.h"
#include "rocjitsu/isa/arch/amdgpu/shared/instruction_encoding.h"
#include "rocjitsu/isa/operand.h"
#include "rocjitsu/vm/amdgpu/compute_unit.h"
#include "rocjitsu/vm/amdgpu/register_access.h"
#include "rocjitsu/vm/amdgpu/wavefront.h"
#include "simdojo/components/vector_reg.h"
#include "util/simd.h"

#include <algorithm>
#include <bit>
#include <cassert>
#include <cmath>
#include <cstddef>
#include <cstdint>
#include <limits>
#include <type_traits>

namespace rocjitsu::cdna5 {
struct Isa;
} // namespace rocjitsu::cdna5

namespace rocjitsu {
namespace amdgpu {

/// Explicit-width alias for IEEE-754 binary32. C++23 has std::float32_t
/// in <stdfloat>; rocjitsu is on C++20 so a local alias.
using float32_t = float;

/// Process-wide, immutable override that disables the SIMD fast path in
/// kernels that have one. Forwards to util::force_scalar() (read once from
/// RJ_FORCE_SCALAR); returned by value, so there is no mutable global to
/// flip at runtime.
inline bool simd_force_scalar() { return util::force_scalar(); }

/// True when a source-selector field names one of the nine inline float
/// constants (0.5 .. 1/(2*pi)). A 32-bit literal is selector 255, so it never
/// matches here even when its value lands in the same range.
inline bool is_inline_float_src(uint32_t selector) { return selector >= 240u && selector <= 248u; }

/// True when a packed 16-bit body has to re-narrow this source itself. An
/// inline float constant reaches a 32-bit source in single precision, so the
/// packed halves would take the low half of e.g. 0x3F800000. A source declared
/// 16 bits wide was already resolved through the half-precision inline table --
/// Operand::read_lane branches on the same `size_bits_ == 16` -- and narrowing
/// that again would read the 16-bit pattern as an f32 denormal and flush it to
/// zero. CDNA2 builds every packed f16 source 16 bits wide, CDNA3 does for
/// v_pk_min_f16 / v_pk_max_f16.
inline bool pk16_src_needs_narrowing(uint32_t selector, int src_size_bits) {
  return is_inline_float_src(selector) && src_size_bits != 16;
}

/// @brief True16 DOT2 replicates integer and floating inline constants into both halves.
inline bool dot2_src_needs_half_replication(uint32_t selector) {
  return (selector >= 128u && selector <= 208u) || is_inline_float_src(selector);
}

/// @brief Return whether floating CLAMP converts a NaN result to positive zero.
/// @details GFX12 and gfx1250 always convert NaN. Earlier profiles require MODE.DX10_CLAMP.
inline bool floating_clamp_nan_to_zero(rj_code_arch_t arch, bool dx10_clamp) {
  return arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5 || dx10_clamp;
}

/// @brief Return the floating NaN CLAMP policy for one wavefront.
inline bool floating_clamp_nan_to_zero(const Wavefront &wf) {
  return floating_clamp_nan_to_zero(wf.cu().arch(), wf.dx10_clamp());
}

/// @brief Clamp one floating result with an explicit NaN conversion policy.
template <typename T> inline T clamp_floating_result(T value, bool clamp_nan_to_zero) {
  static_assert(std::is_floating_point_v<T>);
  if (std::isnan(value))
    return clamp_nan_to_zero ? T(0) : value;
  if (value <= T(0))
    return T(0);
  if (value > T(1))
    return T(1);
  return value;
}

/// @brief Clamp one floating result according to the wave's ISA and MODE state.
template <typename T> inline T clamp_floating_result(T value, const Wavefront &wf) {
  return clamp_floating_result(value, floating_clamp_nan_to_zero(wf));
}

/// @brief Execute VOP3 integer addition, saturating when CLAMP is set.
template <typename T>
inline std::make_unsigned_t<T> vop3_integer_add(std::make_unsigned_t<T> lhs,
                                                std::make_unsigned_t<T> rhs, bool clamp) {
  static_assert(std::is_integral_v<T> && (sizeof(T) == 2 || sizeof(T) == 4 || sizeof(T) == 8));
  using U = std::make_unsigned_t<T>;
  const U lhs_bits = lhs;
  const U rhs_bits = rhs;
  if (!clamp)
    return static_cast<U>(lhs_bits + rhs_bits);
  if constexpr (std::is_signed_v<T>) {
    static_assert(sizeof(T) <= 4, "signed 64-bit VOP3 saturation is not implemented");
    using Wide = std::conditional_t<sizeof(T) == 2, int32_t, int64_t>;
    const Wide wide = static_cast<Wide>(std::bit_cast<T>(lhs_bits)) +
                      static_cast<Wide>(std::bit_cast<T>(rhs_bits));
    const Wide saturated = std::clamp(wide, static_cast<Wide>(std::numeric_limits<T>::min()),
                                      static_cast<Wide>(std::numeric_limits<T>::max()));
    return static_cast<U>(saturated);
  } else {
    const U max = std::numeric_limits<U>::max();
    return rhs_bits > max - lhs_bits ? max : static_cast<U>(lhs_bits + rhs_bits);
  }
}

/// @brief Add with intrinsic saturation, then select the maximum or minimum operand.
template <typename T, bool SelectMax>
inline std::make_unsigned_t<T> vop3_integer_add_minmax(std::make_unsigned_t<T> lhs,
                                                       std::make_unsigned_t<T> rhs,
                                                       std::make_unsigned_t<T> bound) {
  static_assert(std::is_integral_v<T> && sizeof(T) == 4);
  using U = std::make_unsigned_t<T>;
  const U sum_bits = vop3_integer_add<T>(lhs, rhs, true);
  if constexpr (std::is_signed_v<T>) {
    const T sum = std::bit_cast<T>(sum_bits);
    const T typed_bound = std::bit_cast<T>(bound);
    return static_cast<U>(SelectMax ? std::max(sum, typed_bound) : std::min(sum, typed_bound));
  } else {
    return SelectMax ? std::max(sum_bits, bound) : std::min(sum_bits, bound);
  }
}

/// @brief Execute an integer multiply-add with an exact intermediate.
template <typename T, unsigned SourceBits>
inline std::make_unsigned_t<T> vop3_integer_mad(uint32_t lhs, uint32_t rhs,
                                                std::make_unsigned_t<T> addend, bool clamp) {
  static_assert(std::is_integral_v<T> && sizeof(T) <= 4);
  static_assert(SourceBits == 16 || SourceBits == 24);
  using U = std::make_unsigned_t<T>;
  if constexpr (std::is_signed_v<T>) {
    const auto extend = [](uint32_t value) -> int64_t {
      constexpr uint32_t shift = 32 - SourceBits;
      return static_cast<int64_t>(static_cast<int32_t>(value << shift) >> shift);
    };
    const int64_t wide = extend(lhs) * extend(rhs) + static_cast<int64_t>(std::bit_cast<T>(addend));
    if (!clamp)
      return static_cast<U>(wide);
    return static_cast<U>(std::clamp(wide, static_cast<int64_t>(std::numeric_limits<T>::min()),
                                     static_cast<int64_t>(std::numeric_limits<T>::max())));
  } else {
    constexpr uint32_t source_mask = (uint32_t{1} << SourceBits) - 1u;
    const uint64_t wide = static_cast<uint64_t>(lhs & source_mask) * (rhs & source_mask) + addend;
    if (clamp && wide > std::numeric_limits<U>::max())
      return std::numeric_limits<U>::max();
    return static_cast<U>(wide);
  }
}

template <typename T, unsigned SourceBits>
inline std::make_unsigned_t<T> vop3_integer_mul(uint32_t lhs, uint32_t rhs, bool clamp) {
  return vop3_integer_mad<T, SourceBits>(lhs, rhs, std::make_unsigned_t<T>{0}, clamp);
}

inline uint32_t vop3_integer_sad_u8(uint32_t lhs, uint32_t rhs, uint32_t addend, bool clamp) {
  uint32_t difference = 0;
  for (unsigned i = 0; i < 4; ++i) {
    const uint32_t a = (lhs >> (i * 8)) & 0xffu;
    const uint32_t b = (rhs >> (i * 8)) & 0xffu;
    difference += a > b ? a - b : b - a;
  }
  return vop3_integer_add<uint32_t>(difference, addend, clamp);
}

/// @brief Execute shifted byte SAD plus accumulation, saturating when CLAMP is set.
inline uint32_t vop3_integer_sad_hi_u8(uint32_t lhs, uint32_t rhs, uint32_t addend, bool clamp) {
  uint32_t difference = 0;
  for (unsigned i = 0; i < 4; ++i) {
    const uint32_t a = (lhs >> (i * 8)) & 0xffu;
    const uint32_t b = (rhs >> (i * 8)) & 0xffu;
    difference += a > b ? a - b : b - a;
  }
  const uint64_t wide = (static_cast<uint64_t>(difference) << 16) + addend;
  if (clamp && wide > UINT32_MAX)
    return UINT32_MAX;
  return static_cast<uint32_t>(wide);
}

inline uint32_t vop3_integer_sad_u16(uint32_t lhs, uint32_t rhs, uint32_t addend, bool clamp) {
  uint32_t difference = 0;
  for (unsigned i = 0; i < 2; ++i) {
    const uint32_t a = (lhs >> (i * 16)) & 0xffffu;
    const uint32_t b = (rhs >> (i * 16)) & 0xffffu;
    difference += a > b ? a - b : b - a;
  }
  return vop3_integer_add<uint32_t>(difference, addend, clamp);
}

inline uint32_t vop3_integer_sad_u32(uint32_t lhs, uint32_t rhs, uint32_t addend, bool clamp) {
  const uint32_t difference = lhs > rhs ? lhs - rhs : rhs - lhs;
  return vop3_integer_add<uint32_t>(difference, addend, clamp);
}

inline uint32_t vop3_integer_msad_u8(uint32_t lhs, uint32_t rhs, uint32_t addend, bool clamp) {
  uint32_t difference = 0;
  for (unsigned i = 0; i < 4; ++i) {
    const uint32_t a = (lhs >> (i * 8)) & 0xffu;
    const uint32_t b = (rhs >> (i * 8)) & 0xffu;
    if (b != 0)
      difference += a > b ? a - b : b - a;
  }
  return vop3_integer_add<uint32_t>(difference, addend, clamp);
}

/// @brief Execute VOP3 integer subtraction, saturating when CLAMP is set.
template <typename T>
inline std::make_unsigned_t<T> vop3_integer_sub(std::make_unsigned_t<T> lhs,
                                                std::make_unsigned_t<T> rhs, bool clamp) {
  static_assert(std::is_integral_v<T> && (sizeof(T) == 2 || sizeof(T) == 4 || sizeof(T) == 8));
  using U = std::make_unsigned_t<T>;
  const U lhs_bits = lhs;
  const U rhs_bits = rhs;
  if (!clamp)
    return static_cast<U>(lhs_bits - rhs_bits);
  if constexpr (std::is_signed_v<T>) {
    static_assert(sizeof(T) <= 4, "signed 64-bit VOP3 saturation is not implemented");
    using Wide = std::conditional_t<sizeof(T) == 2, int32_t, int64_t>;
    const Wide wide = static_cast<Wide>(std::bit_cast<T>(lhs_bits)) -
                      static_cast<Wide>(std::bit_cast<T>(rhs_bits));
    const Wide saturated = std::clamp(wide, static_cast<Wide>(std::numeric_limits<T>::min()),
                                      static_cast<Wide>(std::numeric_limits<T>::max()));
    return static_cast<U>(saturated);
  } else {
    return lhs_bits < rhs_bits ? U{0} : static_cast<U>(lhs_bits - rhs_bits);
  }
}

/// @brief Return whether V_DOT4 integer instructions honor the encoded CLAMP bit.
/// @details GFX12 (RDNA4) and the CDNA5-backed gfx1250 profile explicitly ignore CLAMP
/// for the integer DOT4 forms; earlier CDNA/RDNA profiles retain the ordinary
/// integer saturation behavior. Keep this policy shared by scalar generation
/// and SIMD execution.
inline bool dot4_clamp_supported(const Wavefront &wf) {
  const rj_code_arch_t arch = wf.cu().arch();
  return arch != ROCJITSU_CODE_ARCH_RDNA4 && arch != ROCJITSU_CODE_ARCH_CDNA5;
}

inline uint32_t sign_extend_u32(uint32_t value, unsigned bits) {
  assert(bits >= 1 && bits <= 32 && "sign_extend_u32 requires a 1..32 bit width");
  const uint32_t sign = uint32_t{1} << (bits - 1);
  const uint32_t mask = bits == 32 ? ~uint32_t{0} : ((uint32_t{1} << bits) - uint32_t{1});
  return ((value & mask) ^ sign) - sign;
}

inline uint32_t lshl_masked(uint32_t value, uint32_t count) { return value << (count & 31u); }

inline uint64_t lshl_masked(uint64_t value, uint64_t count) { return value << (count & 63u); }

inline uint32_t bfm_b32(uint32_t width, uint32_t offset) {
  const uint32_t w = width & 31u;
  const uint32_t off = offset & 31u;
  return w == 0 ? uint32_t{0} : ((uint32_t{1} << w) - uint32_t{1}) << off;
}

inline uint32_t mul_i24_u32(uint32_t lhs, uint32_t rhs) {
  return sign_extend_u32(lhs, 24) * sign_extend_u32(rhs, 24);
}

inline uint32_t mad_i24_u32(uint32_t lhs, uint32_t rhs, uint32_t addend) {
  return mul_i24_u32(lhs, rhs) + addend;
}

inline uint32_t mad_lo_u16(uint32_t lhs, uint32_t rhs, uint32_t addend) {
  const uint32_t a = lhs & 0xffffu;
  const uint32_t b = rhs & 0xffffu;
  const uint32_t c = addend & 0xffffu;
  return (a * b + c) & 0xffffu;
}

/// Return whether signed integer add/sub overflows. The unsigned parameter type
/// is deduced, so the same helper serves 32- and 64-bit scalar add/sub.
template <typename U> inline bool signed_add_overflows(U a, U b) {
  static_assert(std::is_unsigned_v<U>, "operands must be unsigned");
  const U sum = static_cast<U>(a + b);
  constexpr U sign_bit = U{1} << (sizeof(U) * 8 - 1);
  // Overflow iff the operands share a sign that differs from the result's.
  return ((a ^ sum) & (b ^ sum) & sign_bit) != 0;
}

template <typename U> inline bool signed_sub_overflows(U a, U b) {
  static_assert(std::is_unsigned_v<U>, "operands must be unsigned");
  const U diff = static_cast<U>(a - b);
  constexpr U sign_bit = U{1} << (sizeof(U) * 8 - 1);
  // Overflow iff the operands differ in sign and a's sign differs from the
  // result's.
  return ((a ^ b) & (a ^ diff) & sign_bit) != 0;
}

/// Write an explicit SGPR lane-mask destination. Wave32 targets use the low
/// dword only; writing a pair would clobber the next SGPR, which codegen may
/// legally use for unrelated scalar state.
template <typename Operand>
inline void write_explicit_lane_mask(const Operand &dst, Wavefront &wf, uint64_t mask) {
  if (wf.wf_size() <= 32)
    amdgpu::RegisterAccess(wf).write_scalar(dst, static_cast<uint32_t>(mask));
  else
    amdgpu::RegisterAccess(wf).write_scalar64(dst, mask);
}

inline void write_explicit_lane_mask(uint32_t physical_dst, Wavefront &wf, uint64_t mask) {
  amdgpu::RegisterAccess regs(wf);
  if (wf.wf_size() <= 32)
    regs.write_sgpr(physical_dst, static_cast<uint32_t>(mask));
  else
    regs.write_sgpr64(physical_dst, mask);
}

inline util::native<uint32_t> simd_sign_extend_u32(util::native<uint32_t> v, unsigned bits) {
  assert(bits >= 1 && bits <= 32 && "simd_sign_extend_u32 requires a 1..32 bit width");
  const uint32_t sign = uint32_t{1} << (bits - 1);
  const uint32_t mask = bits == 32 ? ~uint32_t{0} : ((uint32_t{1} << bits) - uint32_t{1});
  return ((v & mask) ^ sign) - sign;
}

inline util::native<uint32_t> simd_mul_i24_u32(util::native<uint32_t> lhs,
                                               util::native<uint32_t> rhs) {
  return simd_sign_extend_u32(lhs, 24) * simd_sign_extend_u32(rhs, 24);
}

inline util::native<uint32_t> simd_mad_i24_u32(util::native<uint32_t> lhs,
                                               util::native<uint32_t> rhs,
                                               util::native<uint32_t> addend) {
  return simd_mul_i24_u32(lhs, rhs) + addend;
}

inline util::native<uint32_t> simd_lshl_u32(util::native<uint32_t> v, util::native<uint32_t> sh) {
  return util::map_native_scalar<uint32_t>(
      v, sh, [](uint32_t value, uint32_t count) { return value << (count & 31u); });
}

inline util::native<uint32_t> simd_lshr_u32(util::native<uint32_t> v, util::native<uint32_t> sh) {
  return util::map_native_scalar<uint32_t>(
      v, sh, [](uint32_t value, uint32_t count) { return value >> (count & 31u); });
}

inline util::native<uint64_t> simd_lshl_u64(util::native<uint64_t> v, util::native<uint64_t> sh) {
  return util::map_native64_scalar<uint64_t>(
      v, sh, [](uint64_t value, uint64_t count) { return value << (count & 63u); });
}

inline util::native<uint64_t> simd_lshr_u64(util::native<uint64_t> v, util::native<uint64_t> sh) {
  return util::map_native64_scalar<uint64_t>(
      v, sh, [](uint64_t value, uint64_t count) { return value >> (count & 63u); });
}

inline util::native<uint64_t> simd_ashr_i64(util::native<uint64_t> v, util::native<uint64_t> sh) {
  return util::map_native64_scalar<uint64_t>(v, sh, [](uint64_t value, uint64_t count) {
    return static_cast<uint64_t>(static_cast<int64_t>(value) >> (count & 63u));
  });
}

inline util::native<uint32_t> simd_bfe_u32(util::native<uint32_t> src,
                                           util::native<uint32_t> offset,
                                           util::native<uint32_t> width) {
  return util::map_native_scalar<uint32_t>(
      src, offset, width, [](uint32_t value, uint32_t offset_value, uint32_t width_value) {
        const uint32_t off = offset_value & 31u;
        const uint32_t w = width_value & 31u;
        if (w == 0)
          return uint32_t{0};
        const uint32_t mask = (uint32_t{1} << w) - 1u;
        return (value >> off) & mask;
      });
}

inline util::native<uint32_t> simd_bfe_i32(util::native<uint32_t> src,
                                           util::native<uint32_t> offset,
                                           util::native<uint32_t> width) {
  return util::map_native_scalar<uint32_t>(
      src, offset, width, [](uint32_t value, uint32_t offset_value, uint32_t width_value) {
        const uint32_t off = offset_value & 31u;
        const uint32_t w = width_value & 31u;
        if (w == 0)
          return uint32_t{0};
        const uint32_t mask = (uint32_t{1} << w) - 1u;
        const uint32_t extracted = static_cast<uint32_t>(static_cast<int32_t>(value) >> off) & mask;
        const uint32_t signbit = uint32_t{1} << (w - 1u);
        return (extracted ^ signbit) - signbit;
      });
}

inline util::native<uint32_t> simd_bfm_b32(util::native<uint32_t> width,
                                           util::native<uint32_t> offset) {
  return util::map_native_scalar<uint32_t>(width, offset,
                                           [](uint32_t width_value, uint32_t offset_value) {
                                             return bfm_b32(width_value, offset_value);
                                           });
}

inline util::native<int32_t> simd_cvt_i32_f32(util::native<float32_t> s) {
  return util::map_native_convert_scalar<int32_t>(s, [](float32_t value) {
    if (std::isnan(value))
      return int32_t{0};
    if (value >= 2147483648.0f)
      return std::numeric_limits<int32_t>::max();
    if (value < -2147483648.0f)
      return std::numeric_limits<int32_t>::min();
    return static_cast<int32_t>(value);
  });
}

inline util::native<uint32_t> simd_cvt_u32_f32(util::native<float32_t> s) {
  return util::map_native_convert_scalar<uint32_t>(s, [](float32_t value) {
    if (std::isnan(value) || value < 0.0f)
      return uint32_t{0};
    if (value >= 4294967296.0f)
      return std::numeric_limits<uint32_t>::max();
    return static_cast<uint32_t>(value);
  });
}

inline util::native<uint32_t> simd_cvt_i16_f32_to_u32(util::native<float32_t> s) {
  return util::map_native_convert_scalar<uint32_t>(s, [](float32_t value) {
    if (std::isnan(value))
      return uint32_t{0};
    if (value >= 32768.0f)
      return static_cast<uint32_t>(static_cast<uint16_t>(std::numeric_limits<int16_t>::max()));
    if (value < -32768.0f)
      return static_cast<uint32_t>(static_cast<uint16_t>(std::numeric_limits<int16_t>::min()));
    return static_cast<uint32_t>(static_cast<uint16_t>(static_cast<int16_t>(value)));
  });
}

inline util::native<uint32_t> simd_cvt_u16_f32_to_u32(util::native<float32_t> s) {
  return util::map_native_convert_scalar<uint32_t>(s, [](float32_t value) {
    if (std::isnan(value) || value < 0.0f)
      return uint32_t{0};
    if (value >= 65536.0f)
      return static_cast<uint32_t>(std::numeric_limits<uint16_t>::max());
    return static_cast<uint32_t>(static_cast<uint16_t>(value));
  });
}

template <typename Op>
inline void write_wave_mask_scalar(const Op &op, Wavefront &wf, uint64_t mask) {
  write_explicit_lane_mask(op, wf, mask);
}

/// @brief Read a wave-sized mask from an explicit scalar-register operand.
/// @details Reads one SGPR for a Wave32 wavefront and an SGPR pair for Wave64.
template <typename Op> inline uint64_t read_wave_mask_scalar(const Op &op, Wavefront &wf) {
  RegisterAccess regs(wf);
  return wf.wf_size() <= 32 ? static_cast<uint64_t>(regs.read_scalar(op)) : regs.read_scalar64(op);
}

template <typename T>
inline T apply_vop3_b32_src_mod(T value, uint32_t abs, uint32_t neg, uint32_t src_idx) {
  if (abs & (1u << src_idx))
    value &= T(0x7fffffffu);
  if (neg & (1u << src_idx))
    value ^= T(0x80000000u);
  return value;
}

template <typename Inst> inline bool vop3_fp8_decode_e5m3(const Inst &inst) {
  if constexpr (requires { typename Inst::IsaType; }) {
    if constexpr (std::is_same_v<typename Inst::IsaType, ::rocjitsu::cdna5::Isa> &&
                  requires { inst.inst_.clamp; })
      return inst.inst_.clamp;
  }
  return false;
}

template <typename Operand>
inline uint32_t read_vop3_true16_src(const Operand &src, Wavefront &wf, uint32_t lane,
                                     uint32_t opsel, uint32_t src_idx) {
  uint32_t value = amdgpu::RegisterAccess(wf).read_lane(src, lane);
  if (opsel & (1u << src_idx))
    value >>= 16;
  return value & 0xffffu;
}

inline util::native<uint32_t> select_vop3_true16_src(util::native<uint32_t> value, uint32_t opsel,
                                                     uint32_t src_idx) {
  if (opsel & (1u << src_idx))
    value >>= 16;
  return value & util::broadcast<uint32_t>(0xffffu);
}

inline bool cdna_vop3_low_dst_zeroes_high(const Wavefront &wf) {
  switch (wf.cu().arch()) {
  case ROCJITSU_CODE_ARCH_CDNA1:
  case ROCJITSU_CODE_ARCH_CDNA2:
  case ROCJITSU_CODE_ARCH_CDNA3:
  case ROCJITSU_CODE_ARCH_CDNA4:
    return true;
  default:
    return false;
  }
}

template <typename Operand>
inline void write_vop3_true16_dst(const Operand &dst, Wavefront &wf, uint32_t lane, uint32_t opsel,
                                  uint32_t value, bool cdna_low_dst_zeroes_high = false) {
  uint32_t src_half = value & 0xffffu;
  const bool dst_hi = (opsel & 0x8u) != 0;
  const bool low_dst_zeroes_high =
      !dst_hi && cdna_low_dst_zeroes_high && cdna_vop3_low_dst_zeroes_high(wf);
  auto reg = dst.to_register_ref();
  if (reg && reg->cls == RegClass::VGPR) {
    // Real VOP3 OP_SEL true16 destinations select the destination half with
    // op_sel[3]. CDNA low-half OP_SEL writes zero the upper half; fixed
    // MIXLO/MIXHI-style half writes and RDNA/gfx true16 writes preserve it.
    uint32_t off = reg->index + (wf.vgpr_msb_for_role(dst.vgpr_msb_role()) << 8);
    uint32_t voff = wf.gpr_idx_en() ? apply_gpr_idx(wf, off, dst.vgpr_msb_role()) : off;
    uint32_t idx = wf.vgpr_alloc().base + voff;
    RegisterAccess regs(wf);
    auto dst_region = regs.readwrite_vgpr_region(idx, 1, uint64_t{1} << lane);
    uint32_t old_dst = dst_region.read().lane(0, lane);
    uint32_t merged = dst_hi
                          ? ((old_dst & 0x0000ffffu) | (src_half << 16))
                          : (low_dst_zeroes_high ? src_half : ((old_dst & 0xffff0000u) | src_half));
    dst_region.write().set_lane(0, lane, merged);
    return;
  }
  amdgpu::RegisterAccess(wf).write_lane(dst, lane, dst_hi ? (src_half << 16) : src_half);
}

/// In-vector VOP3 source modifier (f32), bit-exact with the scalar lambda the
/// generated bodies emit per source: `abs` first (`std::fabs`), then `neg`
/// (`-x`). `abs`/`neg` are the raw VOP3 modifier fields; the bit for source
/// index `SrcIdx` selects whether the modifier applies. std::fabs clears the
/// sign bit and unary minus flips it (both NaN-payload preserving), so the
/// vector form is a pure sign-bit AND/XOR — bit-identical on every input.
template <unsigned SrcIdx>
util::native<float> apply_vop3_src_mod_f32(util::native<float> v, uint32_t abs, uint32_t neg) {
  using U = util::native<uint32_t>;
  U b = std::bit_cast<U>(v);
  if (abs & (1u << SrcIdx))
    b = b & 0x7FFFFFFFu;
  if (neg & (1u << SrcIdx))
    b = b ^ 0x80000000u;
  return std::bit_cast<util::native<float>>(b);
}

/// In-vector VOP3 source modifier (f64), the f64 counterpart of
/// apply_vop3_src_mod_f32: abs first (std::fabs = sign-bit clear), then neg
/// (unary minus = sign-bit flip). Both are sign-bit-only on IEEE binary64, so
/// the vector form is a pure AND/XOR — bit-identical incl. NaN payload,
/// matching the scalar lambda the f64 VOP3 bodies emit.
template <unsigned SrcIdx>
util::native<double> apply_vop3_src_mod_f64(util::native<double> v, uint32_t abs, uint32_t neg) {
  using U = util::native<uint64_t>;
  U b = std::bit_cast<U>(v);
  if (abs & (1u << SrcIdx))
    b = b & 0x7FFFFFFFFFFFFFFFull;
  if (neg & (1u << SrcIdx))
    b = b ^ 0x8000000000000000ull;
  return std::bit_cast<util::native<double>>(b);
}

/// In-vector VOP3 destination modifier, bit-exact with the scalar tail: `omod`
/// scales by an exact power of two (1->*2, 2->*4, 3->*0.5; IEEE-exact, no
/// rounding), then `clamp` saturates to [0,1]. The clamp uses ordered compares
/// (`v < 0`, `v > 1`), which are false for NaN, so NaN passes through unchanged —
/// using the selected architecture/MODE NaN policy. Instantiated for float and double;
/// the `_f32`/`_f64` wrappers below name the two lane types the VOP3 paths use.
template <typename T>
util::native<T> apply_vop3_dst_mod(util::native<T> v, uint32_t omod, uint32_t clamp,
                                   bool clamp_nan_to_zero) {
  if (omod == 1)
    v = v * T(2);
  else if (omod == 2)
    v = v * T(4);
  else if (omod == 3)
    v = v * T(0.5);
  if (clamp) {
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
    if constexpr (std::is_same_v<T, double>) {
      v = util::map_native64_scalar<double>(v, [clamp_nan_to_zero](double x) {
        if (std::isnan(x))
          return clamp_nan_to_zero ? 0.0 : x;
        if (x <= 0.0)
          return 0.0;
        if (x > 1.0)
          return 1.0;
        return x;
      });
    } else
#endif
    {
      if (clamp_nan_to_zero)
        util::stdx::where(util::stdx::isnan(v), v) = T(0);
      util::stdx::where(v <= T(0), v) = T(0);
      util::stdx::where(v > T(1), v) = T(1);
    }
  }
  if (omod != 0) {
    if constexpr (std::is_same_v<T, float>) {
      using U = util::native<uint32_t>;
      U bits = std::bit_cast<U>(v);
      const auto subnormal = ((bits & U(0x7f800000u)) == U(0)) && ((bits & U(0x007fffffu)) != U(0));
      util::stdx::where(subnormal, bits) = bits & U(0x80000000u);
      util::stdx::where((bits & U(0x7fffffffu)) == U(0), bits) = U(0);
      v = std::bit_cast<util::native<float>>(bits);
    } else {
      using U = util::native<uint64_t>;
      U bits = std::bit_cast<U>(v);
      const auto subnormal = ((bits & U(0x7ff0000000000000ULL)) == U(0)) &&
                             ((bits & U(0x000fffffffffffffULL)) != U(0));
      util::stdx::where(subnormal, bits) = bits & U(0x8000000000000000ULL);
      util::stdx::where((bits & U(0x7fffffffffffffffULL)) == U(0), bits) = U(0);
      v = std::bit_cast<util::native<double>>(bits);
    }
  }
  return v;
}

inline util::native<double> apply_vop3_dst_mod_f64(util::native<double> v, uint32_t omod,
                                                   uint32_t clamp, bool clamp_nan_to_zero) {
  return apply_vop3_dst_mod<double>(v, omod, clamp, clamp_nan_to_zero);
}

inline util::native<float> apply_vop3_dst_mod_f32(util::native<float> v, uint32_t omod,
                                                  uint32_t clamp, bool clamp_nan_to_zero) {
  return apply_vop3_dst_mod<float>(v, omod, clamp, clamp_nan_to_zero);
}

inline uint32_t effective_vop3_omod_f32(const Wavefront &wf, uint32_t omod) {
  return fp_mode::effective_omod(wf.cu().arch(), wf.fp_denorm_mode_f32(), wf.ieee_mode(), omod);
}

inline uint32_t effective_vop3_omod_f16(const Wavefront &wf, uint32_t omod) {
  return fp_mode::effective_f16_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(), wf.ieee_mode(),
                                     false, omod);
}

inline uint32_t effective_vop3_omod_f64(const Wavefront &wf, uint32_t omod) {
  return fp_mode::effective_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(), wf.ieee_mode(), omod);
}

inline util::native<uint32_t> finalize_omod_f16_bits_simd(util::native<uint32_t> value,
                                                          uint32_t omod) {
  if (omod == 0)
    return value;
  using U = util::native<uint32_t>;
  const auto subnormal = ((value & U(0x7c00u)) == U(0)) && ((value & U(0x03ffu)) != U(0));
  util::stdx::where(subnormal, value) = value & U(0x8000u);
  util::stdx::where((value & U(0x7fffu)) == U(0), value) = U(0);
  return value;
}

/// @brief Execute a native-width batch of architectural F16 fused multiply-adds.
/// @details The raw F16 operands remain in 32-bit SIMD lanes. Each native-width
/// batch is split into double-width chunks so the multiply-add itself is fused
/// in SIMD without the erroneous F16-to-F32-to-F16 double rounding. The final
/// F16 rounding and output policy reuse the scalar architectural primitive.
inline util::native<uint32_t>
fma_f16_mode_simd(util::native<uint32_t> src0, util::native<uint32_t> src1,
                  util::native<uint32_t> src2, bool abs0, bool abs1, bool abs2, bool neg0,
                  bool neg1, bool neg2, uint32_t round_mode, uint32_t denorm_mode, uint32_t omod,
                  bool clamp, bool fp16_ovfl, bool clamp_nan_to_zero) {
  constexpr std::size_t W32 = util::native_width_v<uint32_t>;
  constexpr std::size_t W64 = util::native_width64;
  static_assert(W32 % W64 == 0);
  alignas(util::native<uint32_t>) uint32_t raw0[W32];
  alignas(util::native<uint32_t>) uint32_t raw1[W32];
  alignas(util::native<uint32_t>) uint32_t raw2[W32];
  alignas(util::native<uint32_t>) uint32_t out[W32];
  src0.copy_to(raw0, util::stdx::vector_aligned);
  src1.copy_to(raw1, util::stdx::vector_aligned);
  src2.copy_to(raw2, util::stdx::vector_aligned);

  auto prepare = [denorm_mode](uint32_t raw, bool absolute, bool negate) {
    return fp_mode::detail::flush_input_f16(
        fp_mode::detail::modify_f16(static_cast<uint16_t>(raw), absolute, negate), denorm_mode);
  };
  for (std::size_t base = 0; base < W32; base += W64) {
    alignas(util::native<double>) double a_lanes[W64];
    alignas(util::native<double>) double b_lanes[W64];
    alignas(util::native<double>) double c_lanes[W64];
    for (std::size_t i = 0; i < W64; ++i) {
      a_lanes[i] = static_cast<double>(util::f16_to_f32(prepare(raw0[base + i], abs0, neg0)));
      b_lanes[i] = static_cast<double>(util::f16_to_f32(prepare(raw1[base + i], abs1, neg1)));
      c_lanes[i] = static_cast<double>(util::f16_to_f32(prepare(raw2[base + i], abs2, neg2)));
    }
    const util::native<double> a(a_lanes, util::stdx::vector_aligned);
    const util::native<double> b(b_lanes, util::stdx::vector_aligned);
    const util::native<double> c(c_lanes, util::stdx::vector_aligned);
    const util::native<double> result = util::stdx::fma(a, b, c);
    alignas(util::native<double>) double result_lanes[W64];
    result.copy_to(result_lanes, util::stdx::vector_aligned);
    for (std::size_t i = 0; i < W64; ++i) {
      const bool nan_input =
          std::isnan(a_lanes[i]) || std::isnan(b_lanes[i]) || std::isnan(c_lanes[i]);
      uint16_t rounded = nan_input
                             ? fp_mode::fma_f16(static_cast<uint16_t>(raw0[base + i]),
                                                static_cast<uint16_t>(raw1[base + i]),
                                                static_cast<uint16_t>(raw2[base + i]), abs0, abs1,
                                                abs2, neg0, neg1, neg2, round_mode, denorm_mode,
                                                omod, clamp, fp16_ovfl, clamp_nan_to_zero)
                             : pseudo_scalar::round_f16_result(result_lanes[i], round_mode, omod,
                                                               clamp, fp16_ovfl, clamp_nan_to_zero);
      if ((denorm_mode & 2u) == 0 && (rounded & 0x7c00u) == 0 && (rounded & 0x03ffu) != 0)
        rounded &= 0x8000u;
      out[base + i] = fp_mode::finalize_omod_f16(rounded, omod);
    }
  }
  return util::native<uint32_t>(out, util::stdx::vector_aligned);
}

/// @brief Execute a MODE-aware native batch of architectural F64 FMAs.
inline util::native<double> fma_f64_mode_simd(util::native<double> src0, util::native<double> src1,
                                              util::native<double> src2, uint32_t round_mode,
                                              uint32_t denorm_mode) {
  using U = util::native<uint64_t>;
  const U original0 = std::bit_cast<U>(src0);
  const U original1 = std::bit_cast<U>(src1);
  const U original2 = std::bit_cast<U>(src2);
  auto flush = [](util::native<double> value) {
    U bits = std::bit_cast<U>(value);
    const auto denormal =
        (bits & 0x7ff0000000000000ULL) == 0 && (bits & 0x000fffffffffffffULL) != 0;
    util::stdx::where(denormal, bits) = bits & 0x8000000000000000ULL;
    return std::bit_cast<util::native<double>>(bits);
  };
  if ((denorm_mode & 1u) == 0) {
    src0 = flush(src0);
    src1 = flush(src1);
    src2 = flush(src2);
  }

  util::native<double> result;
  {
    fp_mode::ScopedEnvironment environment(round_mode);
    result = util::stdx::fma(src0, src1, src2);
  }
  if ((denorm_mode & 2u) == 0)
    result = flush(result);

  constexpr std::size_t W = util::native_width64;
  alignas(U) uint64_t a_bits[W];
  alignas(U) uint64_t b_bits[W];
  alignas(U) uint64_t c_bits[W];
  alignas(U) uint64_t result_bits[W];
  original0.copy_to(a_bits, util::stdx::vector_aligned);
  original1.copy_to(b_bits, util::stdx::vector_aligned);
  original2.copy_to(c_bits, util::stdx::vector_aligned);
  std::bit_cast<U>(result).copy_to(result_bits, util::stdx::vector_aligned);
  for (std::size_t i = 0; i < W; ++i) {
    if (std::isnan(std::bit_cast<double>(a_bits[i])) ||
        std::isnan(std::bit_cast<double>(b_bits[i])) ||
        std::isnan(std::bit_cast<double>(c_bits[i])))
      result_bits[i] = fp_mode::fma_f64(a_bits[i], b_bits[i], c_bits[i], round_mode, denorm_mode);
  }
  return std::bit_cast<util::native<double>>(U(result_bits, util::stdx::vector_aligned));
}

/// @brief Apply architectural F64 OMOD and CLAMP to a native batch.
inline util::native<double> finish_f64_mode_simd(util::native<double> value, uint32_t round_mode,
                                                 uint32_t omod, bool clamp,
                                                 bool clamp_nan_to_zero) {
  using U = util::native<uint64_t>;
  constexpr std::size_t W = util::native_width64;
  alignas(U) uint64_t bits[W];
  std::bit_cast<U>(value).copy_to(bits, util::stdx::vector_aligned);
  for (uint64_t &lane : bits)
    lane = fp_mode::finish_f64(lane, round_mode, omod, clamp, clamp_nan_to_zero);
  return std::bit_cast<util::native<double>>(U(bits, util::stdx::vector_aligned));
}

/// Per-half f32 reader for the packed-f32 VOP3P family (v_pk_add/mul/fma_f32).
/// In a VGPR pair {N, N+1}, register N holds the LO f32 of every lane and N+1
/// the HI f32, so each half is a native-width native<float> read of one
/// register (no 64-bit-lane / narrow32 detour). Scalar-backed pair views follow
/// read_lane_pair32: 64-bit register pairs and literal64 operands preserve
/// distinct words, while inline, literal32, and other single-word sources splat.
struct PkF32Halves {
  util::native<float> lo;
  util::native<float> hi;
};
template <typename = void>
  requires(util::has_stdx_simd)
inline PkF32Halves read_pkf32_halves(const RegisterAccess::OperandReadPair32View &op,
                                     uint32_t lane_base) {
  return {op.template load_lo_native<float>(lane_base),
          op.template load_hi_native<float>(lane_base)};
}

/// In-vector f32 sign flip (neg modifier): XOR the sign bit. Bit-exact to the
/// scalar `x = -x` for all values incl. ±0 / ±Inf / NaN (payload preserved).
inline util::native<float> pkf32_neg(util::native<float> v, bool do_neg) {
  if (!do_neg)
    return v;
  return std::bit_cast<util::native<float>>(std::bit_cast<util::native<uint32_t>>(v) ^
                                            util::native<uint32_t>(0x80000000u));
}

/// VOP2 binary SIMD fast path. Returns true when the SIMD path executed
/// and the caller should skip its scalar per-lane loop; false on the
/// `force_scalar` override or when any operand reports `!simd_capable()`.
/// Constrained on `util::has_stdx_simd`; an unconstrained overload
/// below returns false unconditionally when the constraint cannot be
/// satisfied, so callers can write the probe without an `if constexpr`
/// guard.
template <typename T, typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop2_simd(Inst &inst, Wavefront &wf, BinOp bin_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  // Resolve operand views once. Read-view acquisition observes plugin-visible
  // VGPR reads; write-view acquisition is write-only. Operands that are not
  // contiguous VGPR storage carry their scalar broadcast/fallback behavior in
  // the view object.
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto r = bin_op(a, b);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback selected when `util::has_stdx_simd` is false.
/// Trivially inlined to `return false;` so the generated probe at the
/// call site costs nothing on toolchains without `<experimental/simd>`.
template <typename T, typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop2_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// Re-type a `simd_mask` (e.g. the result of a float comparison) to the mask
/// type of `native<To>`, so it can drive `util::stdx::where` on a `native<To>`
/// value. Needed by the clamp/NaN cvt-to-int functors, which compute masks in
/// the float domain but blend into an int result. Wraps the libstdc++
/// `__proposed` mask cast in one place; `<experimental/simd>` is libstdc++-only
/// so the dependency is acceptable.
template <typename To, typename Mask>
  requires(util::has_stdx_simd)
inline auto simd_mask_as(const Mask &m) {
  return util::stdx::__proposed::static_simd_cast<util::native<To>>(m);
}

template <typename T, typename CmpOp>
  requires(util::has_stdx_simd)
inline uint64_t cmp_bits64(util::native<T> a, util::native<T> b, CmpOp cmp_op) {
  constexpr std::size_t W = util::native_width64;
  alignas(64) T abuf[W];
  alignas(64) T bbuf[W];
  a.copy_to(abuf, util::stdx::element_aligned);
  b.copy_to(bbuf, util::stdx::element_aligned);
  uint64_t bits = 0;
  for (std::size_t i = 0; i < W; ++i) {
    if constexpr (std::is_floating_point_v<T>) {
      using One = util::stdx::fixed_size_simd<T, 1>;
      const One av(&abuf[i], util::stdx::element_aligned);
      const One bv(&bbuf[i], util::stdx::element_aligned);
      if (cmp_op(av, bv)[0])
        bits |= (1ULL << i);
    } else {
      if (cmp_op(abuf[i], bbuf[i]))
        bits |= (1ULL << i);
    }
  }
  return bits;
}

template <typename CmpOp>
  requires(util::has_stdx_simd)
inline uint64_t cmp_class_f64_bits(util::native<uint64_t> s, util::narrow32<uint32_t> mask,
                                   CmpOp cmp_op) {
  constexpr std::size_t W = util::native_width64;
  alignas(64) uint64_t sbuf[W];
  alignas(64) uint32_t mbuf[W];
  s.copy_to(sbuf, util::stdx::element_aligned);
  mask.copy_to(mbuf, util::stdx::element_aligned);
  uint64_t bits = 0;
  for (std::size_t i = 0; i < W; ++i) {
    using One64 = util::stdx::fixed_size_simd<uint64_t, 1>;
    using One32 = util::stdx::fixed_size_simd<uint32_t, 1>;
    const One64 sv(&sbuf[i], util::stdx::element_aligned);
    const One32 mv(&mbuf[i], util::stdx::element_aligned);
    if (cmp_op(sv, mv)[0])
      bits |= (1ULL << i);
  }
  return bits;
}

/// VOP1 unary SIMD fast path. Reads `src0` as `Tin`, applies `un_op`
/// (`native<Tin> -> native<Tout>`), masked-stores the result to `vdst` as
/// `Tout`. `Tin` and `Tout` are both 32-bit lane types (possibly different,
/// e.g. int32->float32 for v_cvt_f32_i32). Same contract as the VOP2 path:
/// returns true when the SIMD path executed; false on the `force_scalar`
/// override or when either operand reports `!simd_capable()`.
template <typename Tin, typename Tout, typename Inst, typename UnOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_unary_vop1_simd(Inst &inst, Wavefront &wf, UnOp un_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<Tout>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<Tin>(base);
    const auto r = un_op(a);
    dst.template store_native<Tout>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the unary path; see the binary-path note above.
template <typename Tin, typename Tout, typename Inst, typename UnOp>
[[nodiscard]] bool try_execute_unary_vop1_simd(Inst &, Wavefront &, UnOp) {
  return false;
}

/// Result of a carry-bearing VOP2 functor: the 32-bit per-lane result and the
/// per-lane carry/borrow as a `simd_mask`. A class template (not a fixed type)
/// so it never names `native<uint32_t>::mask_type` outside the SIMD build —
/// the carry functors below build it through `make_simd_carry`, whose return
/// type is deduced and only instantiated on the constrained code path.
template <typename Value, typename Mask> struct SimdCarry {
  Value value;
  Mask carry;
};

/// Deduce-and-wrap helper for the carry functors. Keeps each functor a single
/// expression while leaving the mask type implicit.
template <typename Value, typename Mask>
SimdCarry<Value, Mask> make_simd_carry(Value value, Mask carry) {
  return {value, carry};
}

/// VOP2 carry SIMD fast path (v_add_co/sub_co/subrev_co/addc/subb/subbrev_u32).
/// The lane type is fixed to uint32_t. `carry_op` is invoked as
///   carry_op(native<uint32_t> src0, native<uint32_t> vsrc1, native<uint32_t> cin)
///     -> SimdCarry<native<uint32_t>, mask>
/// where `cin` carries the incoming VCC bit (0/1 per lane); ops without a
/// carry-in ignore it. The result is masked-stored to vdst and the carry mask
/// is returned through `write_result`, which owns the architectural VCC commit
/// after any DPP source-validity merge. Inactive-lane bits remain zero.
template <typename Inst, typename CarryOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop2_carry_simd(Inst &inst, Wavefront &wf,
                                                             CarryOp carry_op,
                                                             WriteResult write_result) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  // Carry-in reads the incoming VCC; the result accumulates from zero so that
  // inactive lanes are zeroed (matching hardware and the scalar bodies).
  const uint64_t vcc_in = wf.vcc();
  uint64_t vcc_out = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    // Expand the incoming VCC bits for this chunk to a 0/1-per-lane vector.
    const uint64_t cin_bits = (vcc_in >> base) & chunk_full;
    alignas(util::native<T>) uint32_t cinbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      cinbuf[i] = static_cast<uint32_t>((cin_bits >> i) & 1u);
    const auto cin = util::load<T>(cinbuf);
    const auto r = carry_op(a, b, cin);
    dst.template store_native<T>(base, r.value, chunk);
    // Pack the per-lane carry mask into the low W bits, then merge into VCC for
    // active lanes only (clear active bits, set from carry; preserve the rest).
    uint64_t carry_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (r.carry[i])
        carry_bits |= (1ULL << i);
    vcc_out = (vcc_out & ~(chunk << base)) | ((carry_bits & chunk) << base);
  }
  write_result(vcc_out);
  return true;
}

/// Unconstrained fallback for the carry path; see the binary-path note above.
template <typename Inst, typename CarryOp, typename WriteResult>
[[nodiscard]] bool try_execute_binary_vop2_carry_simd(Inst &, Wavefront &, CarryOp, WriteResult) {
  return false;
}

/// VOP2 ternary (fused multiply-add) SIMD fast path for literal-addend and
/// literal-multiplier forms. Reads src0/vsrc1 and writes vdst; it deliberately
/// does not read vdst. The accumulator-shaped VOP2 FMA/MAC forms use
/// try_execute_ternary_vop2_acc_simd below so register observation follows the
/// instruction-visible read set exactly.
///
/// `util::stdx::fma` is bit-identical to the scalar `std::fma` for all finite
/// and infinite inputs (including Inf*0 -> NaN). When an *input* is NaN the
/// packed and scalar FMA may propagate a different NaN operand (a toolchain-
/// dependent payload, observed on g++-13/AVX-512); that NaN-payload divergence
/// is accepted — the result is a NaN either way. The finite/Inf bit-exactness
/// the fast path relies on is guarded by UtilSimd.Fma_VectorMatchesScalar_*.
template <typename T, typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop2_simd(Inst &inst, Wavefront &wf,
                                                        util::native<T> k, FmaOp fma_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto d = util::native<T>{};
    const auto r = fma_op(a, b, d, k);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the ternary path; see the binary-path note above.
template <typename T, typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_ternary_vop2_simd(Inst &, Wavefront &, util::native<T>, FmaOp) {
  return false;
}

/// VOP2 ternary SIMD fast path for dst-accumulate FMA/MAC forms:
/// `dst = fma(src0, vsrc1, dst)`. The destination is acquired as a read-write
/// view so read observation and write resolution use the same write-role VGPR
/// mapping.
template <typename T, typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop2_acc_simd(Inst &inst, Wavefront &wf,
                                                            util::native<T> k, FmaOp fma_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto d = acc.template load_native<T>(base);
    const auto r = fma_op(a, b, d, k);
    acc.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename T, typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_ternary_vop2_acc_simd(Inst &, Wavefront &, util::native<T>, FmaOp) {
  return false;
}

enum class F16Vop2FmaShape { AddLiteral, MultiplyLiteral, Accumulate };

/// @brief MODE-aware VOP2 F16 fused multiply-add SIMD fast path.
template <F16Vop2FmaShape Shape, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fma_vop2_f16_simd(Inst &inst, Wavefront &wf,
                                                        uint32_t literal = 0) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  RegisterAccess::OperandReadView src0 = regs.read_operand(inst.src0, exec);
  RegisterAccess::OperandReadView src1 = regs.read_operand(inst.vsrc1, exec);
  const auto literal_value = util::broadcast<T>(literal);
  if constexpr (Shape == F16Vop2FmaShape::Accumulate) {
    RegisterAccess::OperandReadWriteView acc = regs.readwrite_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      const auto result =
          fma_f16_mode_simd(src0.template load_native<T>(base), src1.template load_native<T>(base),
                            acc.template load_native<T>(base), false, false, false, false, false,
                            false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0,
                            false, wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf));
      acc.template store_native<T>(base, result, chunk);
    }
  } else {
    RegisterAccess::OperandWriteView dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      const auto a = src0.template load_native<T>(base);
      const auto b = src1.template load_native<T>(base);
      const auto result =
          Shape == F16Vop2FmaShape::AddLiteral
              ? fma_f16_mode_simd(a, b, literal_value, false, false, false, false, false, false,
                                  wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, false,
                                  wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf))
              : fma_f16_mode_simd(a, literal_value, b, false, false, false, false, false, false,
                                  wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, false,
                                  wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf));
      dst.template store_native<T>(base, result, chunk);
    }
  }
  return true;
}

template <F16Vop2FmaShape Shape, typename Inst>
[[nodiscard]] bool try_execute_fma_vop2_f16_simd(Inst &, Wavefront &, uint32_t = 0) {
  return false;
}

/// 64-bit-lane VOP2 fused-multiply-add SIMD fast path for the v_fmac_f64
/// dst-accumulate form: `dst = fma(src0, vsrc1, dst)`. Reads all three operands
/// as `native<T>` (T = double) through the split lo/hi VGPR-pair path and
/// masked-stores the result. fma_f64_mode_simd executes the native<double>
/// fused operation under the architectural FP_ROUND/FP_DENORM mode and
/// replaces NaN-input lanes with the scalar helper result so NaN payload policy
/// remains exact.
template <typename T, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop2_f64_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  RegisterAccess::OperandRead64View src0 = regs.read_operand64(inst.src0, exec);
  RegisterAccess::OperandRead64View src1 = regs.read_operand64(inst.vsrc1, exec);
  RegisterAccess::OperandReadWrite64View acc = regs.readwrite_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto d = acc.template load_native<T>(base); // dst-accumulate
    const auto result =
        fma_f64_mode_simd(a, b, d, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64());
    acc.template store_native<T>(base, result, chunk);
  }
  return true;
}

/// Unconstrained fallback for the f64 ternary path; see the binary-path note.
template <typename T, typename Inst>
[[nodiscard]] bool try_execute_ternary_vop2_f64_simd(Inst &, Wavefront &) {
  return false;
}

/// 64-bit-lane VOP2 binary SIMD fast path (v_add_f64 / v_mul_f64 /
/// v_max_num_f64 / v_min_num_f64). VOP2 has no abs/neg/omod/clamp fields and
/// reads its second source as `vsrc1` (not `src1`); otherwise identical to the
/// f64 FMA vop2 path minus the dst-accumulate operand. add/mul are bit-exact;
/// fmax/fmin carry the accepted NaN-payload / signed-zero-tie carve-out (same as
/// the f64 vop3 binary path and every other min/max).
template <typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop2_f64_simd(Inst &inst, Wavefront &wf,
                                                           BinOp bin_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.vsrc1, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    dst.template store_native<T>(base, bin_op(a, b), chunk);
  }
  return true;
}

/// Unconstrained fallback for the f64 vop2 binary path.
template <typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop2_f64_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// 64-bit-lane VOP1 unary SIMD fast path. The 64-bit counterpart of
/// try_execute_unary_vop1_simd: reads src0 as `native<T>` through a 64-bit
/// RegisterAccess operand view, applies `un_op` (`native<T> ->
/// native<T>`), and masked-stores the result to vdst. `T` is `double` for the
/// f64 math ops (ceil/floor/trunc/rndne/fract/rcp/rsq/sqrt) and `uint64_t` for
/// the pure 64-bit move (v_mov_b64). Same contract as the other paths: returns
/// true when the SIMD path executed; false on the `force_scalar` override or
/// when either operand reports `!simd_capable()`.
///
/// The rounding ops map to `vroundpd`, sqrt to `vsqrtpd`, and `1.0 / x` to
/// `vdivpd` — all correctly-rounded IEEE operations, bit-identical to the scalar
/// `std::ceil`/`std::sqrt`/... for every finite and infinite input. NaN-*input*
/// lanes may differ in propagated NaN payload (accepted — the result is a NaN
/// either way), guarded by the UtilSimd.*F64*_VectorMatchesScalar_BitExact tests.
template <typename T, typename Inst, typename UnOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_unary_vop1_f64_simd(Inst &inst, Wavefront &wf, UnOp un_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    dst.template store_native<T>(base, un_op(a), chunk);
  }
  return true;
}

/// Unconstrained fallback for the f64 unary path; see the binary-path note.
template <typename T, typename Inst, typename UnOp>
[[nodiscard]] bool try_execute_unary_vop1_f64_simd(Inst &, Wavefront &, UnOp) {
  return false;
}

/// Mixed-width VOP1 conversion SIMD fast path, f64 source -> 32-bit dst
/// (v_cvt_f32_f64, v_cvt_i32_f64, v_cvt_u32_f64). Reads src0 as `native<double>`
/// through a 64-bit RegisterAccess operand view, applies `cvt_op`
/// (`native<double> -> narrow32<Tout>`), and masked-stores the `native_width64`
/// 32-bit results to vdst. The double->Tout step is a single `static_simd_cast`
/// (cvt_f32_f64 maps to vcvtpd2ps, correctly rounded; the int forms clamp/NaN in
/// the double domain first, then one cast). Bit-identical to the scalar body for
/// finite/Inf inputs; a NaN *result* may differ in payload (accepted), which the
/// A/B test skips. Returns true when the SIMD path executed.
template <typename Tout, typename Inst, typename CvtOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cvt_f64_to_b32_simd(Inst &inst, Wavefront &wf, CvtOp cvt_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto s = src0.template load_native<double>(base);
    const util::narrow32<Tout> r = cvt_op(s);
    dst.template store_narrow<Tout>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the f64->b32 cvt path; see the binary-path note.
template <typename Tout, typename Inst, typename CvtOp>
[[nodiscard]] bool try_execute_cvt_f64_to_b32_simd(Inst &, Wavefront &, CvtOp) {
  return false;
}

/// Mixed-width VOP1 conversion SIMD fast path, 32-bit source -> f64 dst
/// (v_cvt_f64_f32, v_cvt_f64_i32, v_cvt_f64_u32). Reads src0 as `narrow32<Tin>`
/// (native_width64 32-bit lanes), applies `cvt_op` (`narrow32<Tin> ->
/// native<double>`), and masked-stores the result to the 64-bit vdst through a
/// 64-bit RegisterAccess write view. Each conversion is an exact widening
/// `static_simd_cast` (vcvtps2pd / int->double), bit-identical to the scalar body
/// for every input. Returns true when the SIMD path executed.
template <typename Tin, typename Inst, typename CvtOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cvt_b32_to_f64_simd(Inst &inst, Wavefront &wf, CvtOp cvt_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto in = src0.template load_narrow<Tin>(base);
    dst.template store_native<double>(base, cvt_op(in), chunk);
  }
  return true;
}

/// Unconstrained fallback for the b32->f64 cvt path; see the binary-path note.
template <typename Tin, typename Inst, typename CvtOp>
[[nodiscard]] bool try_execute_cvt_b32_to_f64_simd(Inst &, Wavefront &, CvtOp) {
  return false;
}

/// VOP3 mixed-width f64-source -> 32-bit-fp-dst fast path: the 64-bit-in /
/// 32-bit-out counterpart of the f64 unary FP glue, for v_frexp_exp_i32_f64
/// (the lone f64 VOP3 cvt whose body keeps the modifiers around an
/// f64 -> float(exp) -> bit_cast tail). Reads src0 as native<double>
/// (native_width64 lanes), applies src0 abs/neg in the f64 domain, runs cvt_op
/// (native<double> -> narrow32<float> = the exponent as float), then applies the
/// result omod/clamp INLINE at narrow32 width (apply_vop3_dst_mod_f32 is
/// native<float>-wide — a different width than narrow32<float>), and stores the
/// 32-bit results. All steps bit-exact: frexp_exp_f64_simd is the proven VOP1
/// helper (op 48), apply_vop3_src_mod_f64 is the same helper the tested f64
/// unary ops use, and the (float)(uint32) cast + power-of-two omod + ordered
/// clamp mirror the scalar tail (the exp is always finite, so NaN handling is
/// moot).
template <typename Inst, typename CvtOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cvt_vop3_f64_to_b32_fp_simd(Inst &inst, Wavefront &wf,
                                                                  CvtOp cvt_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto s = apply_vop3_src_mod_f64<0>(src0.template load_native<double>(base), abs, neg);
    util::narrow32<float> v = cvt_op(s);
    // Inline omod/clamp at narrow32<float> width (mirrors apply_vop3_dst_mod):
    // IEEE-exact power-of-two scale, ordered-compare saturation to [0,1].
    if (omod == 1)
      v = v * 2.0f;
    else if (omod == 2)
      v = v * 4.0f;
    else if (omod == 3)
      v = v * 0.5f;
    if (clamp) {
      if (floating_clamp_nan_to_zero(wf))
        util::stdx::where(util::stdx::isnan(v), v) = 0.0f;
      util::stdx::where(v <= 0.0f, v) = 0.0f;
      util::stdx::where(v > 1.0f, v) = 1.0f;
    }
    if (omod != 0) {
      // fixed_size_simd is not guaranteed to be trivially copyable, so avoid
      // whole-vector bit_cast here. This predicate selects both subnormals and
      // either signed zero, which OMOD maps to canonical +0.
      util::stdx::where(util::stdx::abs(v) < std::numeric_limits<float>::min(), v) = 0.0f;
    }
    dst.template store_narrow<float>(base, v, chunk);
  }
  return true;
}

template <typename Inst, typename CvtOp>
[[nodiscard]] bool try_execute_cvt_vop3_f64_to_b32_fp_simd(Inst &, Wavefront &, CvtOp) {
  return false;
}

/// VOP3 v_cvt_f32_f16 fast path. The generic form reads the low f16 half and
/// writes the full f32 dword, matching non-true16 scalar write_lane semantics.
/// The true16 form selects src0 with op_sel[0] before widening; the destination
/// is f32 in both cases, so no destination half merge is needed.
template <bool True16, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cvt_f32_f16_vop3_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto raw = src0.template load_native<T>(base);
    if constexpr (True16)
      raw = select_vop3_true16_src(raw, opsel, 0);
    else
      raw = raw & util::broadcast<T>(0xffffu);
    const auto src = apply_vop3_src_mod_f32<0>(util::f16_to_f32_simd(raw), abs, neg);
    dst.template store_native<T>(base, std::bit_cast<util::native<T>>(src), chunk);
  }
  return true;
}

template <bool True16, typename Inst>
[[nodiscard]] bool try_execute_cvt_f32_f16_vop3_simd(Inst &, Wavefront &) {
  return false;
}

/// v_cndmask_b32 SIMD fast path: dst[lane] = (VCC bit) ? vsrc1 : src0. VCC is an
/// input side-channel here (no carry-out). The per-lane select bits for a chunk
/// are read from VCC at the chunk's bit offset, expanded to a 0/1-per-lane
/// vector, and used to blend src0/vsrc1 with `where`. A pure 32-bit bit select,
/// so the result is bit-identical to the scalar body for every input.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cndmask_vop2_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t vcc = wf.vcc();
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const uint64_t sel_bits = (vcc >> base) & chunk_full;
    alignas(util::native<T>) uint32_t selbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      selbuf[i] = static_cast<uint32_t>((sel_bits >> i) & 1u);
    auto r = a;
    util::stdx::where(util::load<T>(selbuf) != 0u, r) = b;
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the cndmask path; see the binary-path note above.
template <typename Inst> [[nodiscard]] bool try_execute_cndmask_vop2_simd(Inst &, Wavefront &) {
  return false;
}

/// v_cndmask_b32 VOP3 form: dst[lane] = (sel[lane]) ? src1 : src0, where `sel`
/// is the wave-mask value read from scalar `src2` (instead of the fixed VCC
/// used by the VOP2 form). Wave32-only gfx1250 uses one SGPR; wave64-capable
/// targets use a pair when running Wave64. VOP3 source modifiers are bitwise sign modifiers for
/// this B32 select: abs clears bit 31 and neg flips bit 31 before selection.
/// `src2` is an SGPR/inline operand, not a VGPR, so it does not participate in
/// the simd_capable gate; src0/src1/vdst do.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cndmask_vop3_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t sel64 = read_wave_mask_scalar(inst.src2, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_b32_src_mod(src0.template load_native<T>(base), inst.inst_.abs,
                                          inst.inst_.neg, 0);
    const auto b = apply_vop3_b32_src_mod(src1.template load_native<T>(base), inst.inst_.abs,
                                          inst.inst_.neg, 1);
    const uint64_t sel_bits = (sel64 >> base) & chunk_full;
    alignas(util::native<T>) uint32_t selbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      selbuf[i] = static_cast<uint32_t>((sel_bits >> i) & 1u);
    auto r = a;
    util::stdx::where(util::load<T>(selbuf) != 0u, r) = b;
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 cndmask path; see the binary-path note.
template <typename Inst> [[nodiscard]] bool try_execute_cndmask_vop3_simd(Inst &, Wavefront &) {
  return false;
}

/// v_cndmask_b16 VOP3 form: same per-lane select as cndmask_vop3 but the
/// dst (and each source) is the low 16 bits of the 32-bit VGPR; the high 16
/// are zeroed (matching the scalar body's `uint32_t(uint16_t(...))` pattern).
/// The select shape is identical to the b32 form — the only addition is a
/// `& 0xFFFFu` mask before the masked store. RDNA3+; CDNA4 does not decode.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_cndmask_b16_vop3_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t sel64 = read_wave_mask_scalar(inst.src2, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const uint64_t sel_bits = (sel64 >> base) & chunk_full;
    alignas(util::native<T>) uint32_t selbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      selbuf[i] = static_cast<uint32_t>((sel_bits >> i) & 1u);
    auto r = a;
    util::stdx::where(util::load<T>(selbuf) != 0u, r) = b;
    r = r & util::native<T>(0xFFFFu);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst> [[nodiscard]] bool try_execute_cndmask_b16_vop3_simd(Inst &, Wavefront &) {
  return false;
}

/// VOPC compare SIMD fast path: per active EXEC lane, `cmp_op(src0, vsrc1)`
/// produces a `simd_mask` whose bit is packed into VCC at the lane position;
/// inactive-lane VCC bits are preserved (mirroring the scalar body, which
/// flips only active-lane bits). VOPC writes VCC only — there is no vdst
/// operand and CDNA4 has no v_cmpx (EXEC-writing) form, so this single shape
/// covers every compare. `T` is the 32-bit lane read type (float32_t for the
/// f32 relations, int32_t/uint32_t for the integer ones); the f16 and 16-bit
/// integer relations also read as 32-bit lanes and narrow/convert inside the
/// functor. The VCC merge is identical to the carry path's.
///
/// Float comparison operators (and stdx::isnan, used by the ordered/unordered
/// relations) produce the same per-lane boolean as the scalar `<`/`==`/isnan,
/// for all inputs including NaN/Inf/±0 — so the compares are bit-exact with no
/// accepted-divergence carve-out (unlike fma / min-max).
template <typename T, typename Inst, typename CmpOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t vcc = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.vsrc1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto m = cmp_op(a, b);
    uint64_t cmp_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (m[i])
        cmp_bits |= (1ULL << i);
    vcc = (vcc & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  wf.set_vcc_mask(vcc);
  return true;
}

/// Unconstrained fallback for the VOPC path; see the binary-path note above.
template <typename T, typename Inst, typename CmpOp>
[[nodiscard]] bool try_execute_vopc_simd(Inst &, Wavefront &, CmpOp) {
  return false;
}

/// 64-bit-lane VOPC compare SIMD fast path (f64/i64/u64 relations). Identical to
/// try_execute_vopc_simd but reads each operand as `native<T>` (T = double /
/// int64_t / uint64_t) through 64-bit RegisterAccess operand views, so
/// it processes `native_width64` lanes per chunk. Same VCC merge.
template <typename T, typename Inst, typename CmpOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc64_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t vcc = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.vsrc1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const uint64_t cmp_bits = cmp_bits64<T>(a, b, cmp_op);
    vcc = (vcc & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  wf.set_vcc_mask(vcc);
  return true;
}

/// Unconstrained fallback for the 64-bit VOPC path; see the binary-path note.
template <typename T, typename Inst, typename CmpOp>
[[nodiscard]] bool try_execute_vopc64_simd(Inst &, Wavefront &, CmpOp) {
  return false;
}

/// Mixed-width v_cmp_class_f64 SIMD fast path. v_cmp_class_f64 tests a 64-bit f64
/// src0 against a 32-bit class mask in vsrc1, so unlike the relational VOPC64 path
/// the two operands have different widths: src0 is read as `native<uint64_t>` raw
/// bits through a 64-bit RegisterAccess operand view, and the per-lane
/// mask as a `native_width64`-wide `narrow32<uint32_t>`. The functor
/// classifies the f64 from its raw bits and tests the class against the mask,
/// returning a `native_width64`-wide mask packed into VCC exactly like the other
/// VOPC paths (active lanes only, inactive bits preserved). The classification is
/// pure bit decode, bit-exact with the scalar body for every input.
template <typename Inst, typename CmpOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc_class_f64_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vsrc1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t vcc = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto mask_src = regs.read_operand(inst.vsrc1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto s = src0.template load_native<uint64_t>(base);
    const auto mask = mask_src.template load_narrow<uint32_t>(base);
    const uint64_t cmp_bits = cmp_class_f64_bits(s, mask, cmp_op);
    vcc = (vcc & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  wf.set_vcc_mask(vcc);
  return true;
}

/// Unconstrained fallback for the f64 class path; see the binary-path note.
template <typename Inst, typename CmpOp>
[[nodiscard]] bool try_execute_vopc_class_f64_simd(Inst &, Wavefront &, CmpOp) {
  return false;
}

/// VOP3 v_cmp_class_f16/f32 SIMD fast path (32-bit value). The VOP3 form differs
/// from the VOPC form in three ways, all handled here: (1) the raw result is
/// passed to a caller-provided architectural commit; (2) the per-instruction
/// `abs`/`neg` source modifiers are applied
/// to src0's selected raw bits before classification; `signmask` is passed per op
/// (0x8000 for f16, 0x80000000 for f32, since both share a uint32 lane); (3) the
/// class mask is read from `inst.src1`, not `inst.vsrc1`. In true16 mode, f16
/// VOP3 inputs use op_sel to select each source half before the classify functor
/// sees the value and mask.
template <bool True16, typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3_class_b32_simd(Inst &inst, Wavefront &wf,
                                                          uint32_t signmask, CmpOp cmp_op,
                                                          WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool do_abs = (inst.inst_.abs & (1u << 0)) != 0;
  const bool do_neg = (inst.inst_.neg & (1u << 0)) != 0;
  const bool true16 = True16 && signmask == 0x8000u;
  const uint32_t opsel = true16 ? vop3_opsel(inst.inst_) : 0u;
  const auto sm = util::broadcast<T>(signmask);
  uint64_t vcc = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto a = src0.template load_native<T>(base);
    auto b = src1.template load_native<T>(base);
    if (true16) {
      a = select_vop3_true16_src(a, opsel, 0);
      b = select_vop3_true16_src(b, opsel, 1);
    }
    if (do_abs)
      a = a & ~sm;
    if (do_neg)
      a = a ^ sm;
    const auto m = cmp_op(a, b);
    uint64_t cmp_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (m[i])
        cmp_bits |= (1ULL << i);
    vcc = (vcc & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(vcc);
  return true;
}

/// Unconstrained fallback for the VOP3 b32 class path; see the binary-path note.
template <bool True16, typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vop3_class_b32_simd(Inst &, Wavefront &, uint32_t, CmpOp,
                                                   WriteResult) {
  return false;
}

/// VOP3 v_cmp_class_f64 SIMD fast path. The 64-bit-value counterpart of
/// try_execute_vop3_class_b32_simd: src0 is read as `native<uint64_t>` raw bits
/// through a 64-bit RegisterAccess operand view and the class mask as a
/// `narrow32<uint32_t>` from `inst.src1`. The packed result is passed to the
/// generated wrapper's result writer, which owns the final SGPR/EXEC merge.
/// abs/neg are applied to the 64-bit raw bits (signmask 0x8000000000000000),
/// using the same classify functor as the VOPC f64 class path.
template <typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3_class_f64_simd(Inst &inst, Wavefront &wf,
                                                          uint64_t signmask, CmpOp cmp_op,
                                                          WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool do_abs = (inst.inst_.abs & (1u << 0)) != 0;
  const bool do_neg = (inst.inst_.neg & (1u << 0)) != 0;
  const auto sm = util::broadcast64<uint64_t>(signmask);
  uint64_t vcc = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto mask_src = regs.read_operand(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto s = src0.template load_native<uint64_t>(base);
    if (do_abs)
      s = s & ~sm;
    if (do_neg)
      s = s ^ sm;
    const auto mask = mask_src.template load_narrow<uint32_t>(base);
    const uint64_t cmp_bits = cmp_class_f64_bits(s, mask, cmp_op);
    vcc = (vcc & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(vcc);
  return true;
}

/// Unconstrained fallback for the VOP3 f64 class path; see the binary-path note.
template <typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vop3_class_f64_simd(Inst &, Wavefront &, uint64_t, CmpOp,
                                                   WriteResult) {
  return false;
}

/// VOP3 integer/bitwise binary SIMD fast path. Same shape as
/// try_execute_binary_vop2_simd but reads the VOP3 operands `src0`/`src1`
/// (instead of `src0`/`vsrc1`). The generated integer/bitwise VOP3 bodies apply
/// no source/result modifiers other than integer CLAMP. Saturating integer
/// arithmetic falls back to the scalar body; the plain op is bit-identical to
/// that body when CLAMP is clear. T is a 32-bit integer lane type.
template <typename T, typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_simd(Inst &inst, Wavefront &wf, BinOp bin_op) {
  if (inst.inst_.clamp != 0u || simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) ||
      !inst.src0.simd_capable() || !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto r = bin_op(a, b);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 integer binary path; see the VOP2
/// binary-path note above.
template <typename T, typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop3_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// VOP3 binary operations whose operands are encoded as true16 sources but
/// whose destination is a full b32 pack result.
template <typename T, typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_true16_src_simd(Inst &inst, Wavefront &wf,
                                                                  BinOp bin_op) {
  static_assert(std::is_same_v<T, uint32_t>);
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t opsel = vop3_opsel(inst.inst_);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = select_vop3_true16_src(src0.template load_native<T>(base), opsel, 0);
    const auto b = select_vop3_true16_src(src1.template load_native<T>(base), opsel, 1);
    const auto r = bin_op(a, b);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename T, typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop3_true16_src_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// VOP3 f16 binary fast path. The generic form matches the ordinary scalar
/// body's low-half read plus full-dword zero-extending write. The true16 form
/// selects source halves with op_sel[0:1] and writes the destination half per
/// the ISA's op_sel[3] policy. The packed-f16 binary functors do not apply
/// abs/neg/omod/clamp, so both forms bail to scalar whenever a modifier is
/// present.
template <bool True16, typename T, typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_f16_simd(Inst &inst, Wavefront &wf,
                                                           BinOp bin_op) {
  static_assert(std::is_same_v<T, uint32_t>);
  if (inst.inst_.abs != 0u || inst.inst_.neg != 0u || inst.inst_.omod != 0u ||
      inst.inst_.clamp != 0u)
    return false;
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t opsel = vop3_opsel(inst.inst_);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  if constexpr (True16) {
    auto dst = regs.readwrite_operand(inst.vdst, exec);
    if (!dst.has_storage())
      return false;
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto a = src0.template load_native<T>(base);
      auto b = src1.template load_native<T>(base);
      a = select_vop3_true16_src(a, opsel, 0);
      b = select_vop3_true16_src(b, opsel, 1);
      const auto r = bin_op(a, b);
      const auto out_half = r & util::broadcast<T>(0xffffu);
      auto prev = dst.template load_native<T>(base);
      auto out = (opsel & 0x8u) ? ((prev & util::broadcast<T>(0x0000ffffu)) | (out_half << 16))
                                : ((prev & util::broadcast<T>(0xffff0000u)) | out_half);
      if (!(opsel & 0x8u) && cdna_vop3_low_dst_zeroes_high(wf))
        out = out_half;
      dst.template store_native<T>(base, out, chunk);
    }
  } else {
    auto dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      const auto a = src0.template load_native<T>(base);
      const auto b = src1.template load_native<T>(base);
      const auto r = bin_op(a, b);
      dst.template store_native<T>(base, r, chunk);
    }
  }
  return true;
}

template <bool True16, typename T, typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop3_f16_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// VOP3 f32 binary SIMD fast path. Reads `src0`/`src1`, applies the per-source
/// abs/neg modifiers, runs `bin_op`, then applies the result omod/clamp — the
/// exact order of the generated scalar body (abs->neg per source, op,
/// omod->clamp on the result). The modifier helpers are bit-exact, so unlike the
/// VOP2 path this fast path stays correct even when modifiers are set; no bail.
template <typename T, typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_fp_simd(Inst &inst, Wavefront &wf, BinOp bin_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(src1.template load_native<T>(base), abs, neg);
    const auto r =
        apply_vop3_dst_mod_f32(bin_op(a, b), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 f32 binary path.
template <typename T, typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop3_fp_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// VOP3 integer/bitwise VOPC compare SIMD fast path (32-bit lane). The VOP3 form
/// of v_cmp_<rel>_<i16|u16|i32|u32> reads src0/src1 (not src0/vsrc1) and writes
/// the per-lane compare result into an arbitrary wave-mask scalar destination
/// through a caller-provided architectural commit. The
/// integer/bitwise scalar bodies apply no source/result modifiers (abs/neg/omod
/// are float-only; clamp on integer is unused here), so the plain functor is
/// bit-identical to the scalar body on every input. The raw result contains
/// active EXEC lanes only. Returns true when the SIMD path executed.
template <typename T, typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc_vop3_int_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op,
                                                         WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t dst = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto m = cmp_op(a, b);
    uint64_t cmp_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (m[i])
        cmp_bits |= (1ULL << i);
    dst = (dst & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(dst);
  return true;
}

/// Unconstrained fallback for the VOP3 integer VOPC path; see the binary-path note.
template <typename T, typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vopc_vop3_int_simd(Inst &, Wavefront &, CmpOp, WriteResult) {
  return false;
}

/// 64-bit-lane VOP3 integer/bitwise VOPC compare SIMD fast path (i64/u64).
/// Identical to try_execute_vopc_vop3_int_simd but reads each operand as
/// `native<T>` (T = int64_t / uint64_t) through 64-bit RegisterAccess operand
/// views, so it processes `native_width64` lanes per chunk. The caller performs
/// the result commit. No modifiers.
template <typename T, typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc64_vop3_int_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op,
                                                           WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t dst = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const uint64_t cmp_bits = cmp_bits64<T>(a, b, cmp_op);
    dst = (dst & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(dst);
  return true;
}

/// Unconstrained fallback for the 64-bit VOP3 integer VOPC path; see the binary-path note.
template <typename T, typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vopc64_vop3_int_simd(Inst &, Wavefront &, CmpOp, WriteResult) {
  return false;
}

/// VOP3 f32 VOPC compare SIMD fast path. It reads src0/src1 as `native<float>`
/// and applies the
/// per-source abs/neg VOP3 modifiers — bit-identical to the scalar body which
/// does `std::fabs` then unary minus per source before comparing. The compare
/// itself is the existing VOPC f32 functor (omod/clamp are not applied because
/// the compare result is a single bit, not an f32; the scalar bodies for these
/// kernels likewise ignore omod/clamp). NaN handling mirrors the scalar
/// `<`/`==`/etc. exactly. Returns true when the SIMD path executed.
template <typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc_vop3_fp32_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op,
                                                          WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  using T = float32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t dst = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(src1.template load_native<T>(base), abs, neg);
    const auto m = cmp_op(a, b);
    uint64_t cmp_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (m[i])
        cmp_bits |= (1ULL << i);
    dst = (dst & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(dst);
  return true;
}

/// Unconstrained fallback for the VOP3 f32 VOPC path; see the binary-path note.
template <typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vopc_vop3_fp32_simd(Inst &, Wavefront &, CmpOp, WriteResult) {
  return false;
}

/// VOP3 f16 VOPC compare SIMD fast path. The generic form reads the low f16
/// half; the true16 form selects source halves with VOP3 op_sel. Both then
/// widen each f16 src to f32 (`util::f16_to_f32`) and only then apply abs/neg
/// (std::fabs / unary minus on the f32), matching their scalar bodies.
template <bool True16, typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc_vop3_fp16_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op,
                                                          WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t dst = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto a_raw = src0.template load_native<T>(base);
    auto b_raw = src1.template load_native<T>(base);
    if constexpr (True16) {
      a_raw = select_vop3_true16_src(a_raw, opsel, 0);
      b_raw = select_vop3_true16_src(b_raw, opsel, 1);
    } else {
      a_raw = a_raw & util::broadcast<T>(0xffffu);
      b_raw = b_raw & util::broadcast<T>(0xffffu);
    }
    const auto a = apply_vop3_src_mod_f32<0>(util::f16_to_f32_simd(a_raw), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(util::f16_to_f32_simd(b_raw), abs, neg);
    const auto m = cmp_op(a, b);
    uint64_t cmp_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (m[i])
        cmp_bits |= (1ULL << i);
    dst = (dst & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(dst);
  return true;
}

/// Unconstrained fallback for the VOP3 f16 VOPC path; see the binary-path note.
template <bool True16, typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vopc_vop3_fp16_simd(Inst &, Wavefront &, CmpOp, WriteResult) {
  return false;
}

/// VOP3 f64 VOPC compare SIMD fast path. 64-bit-lane counterpart of the f32
/// path: reads src0/src1 as `native<double>` through 64-bit RegisterAccess
/// operand views, applies the per-source abs/neg modifiers in the f64
/// domain (apply_vop3_src_mod_f64; sign-bit AND/XOR — bit-identical incl. NaN
/// payload), and calls the compare functor on `native<double>` operands. The
/// packed lane-mask result is returned through `write_result`, which owns the
/// one architectural commit after any DPP masking. Lanes are processed
/// `native_width64` at a time. Bit-identical to the scalar body for every input.
template <typename Inst, typename CmpOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vopc64_vop3_fp64_simd(Inst &inst, Wavefront &wf, CmpOp cmp_op,
                                                            WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t dst = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<T>(base), abs, neg);
    const uint64_t cmp_bits = cmp_bits64<T>(a, b, cmp_op);
    dst = (dst & ~(chunk << base)) | ((cmp_bits & chunk) << base);
  }
  write_result(dst);
  return true;
}

/// Unconstrained fallback for the VOP3 f64 VOPC path; see the binary-path note.
template <typename Inst, typename CmpOp, typename WriteResult>
[[nodiscard]] bool try_execute_vopc64_vop3_fp64_simd(Inst &, Wavefront &, CmpOp, WriteResult) {
  return false;
}

/// VOP3 f64 binary SIMD fast path. 64-bit-lane counterpart of
/// try_execute_binary_vop3_fp_simd: reads src0/src1 as `native<double>` through
/// 64-bit RegisterAccess operand views, applies the per-source abs/neg
/// VOP3 modifiers in the f64 domain (apply_vop3_src_mod_f64), runs `bin_op`,
/// applies the result omod/clamp (apply_vop3_dst_mod_f64), and masked-stores
/// through a 64-bit RegisterAccess write view. All modifier helpers are
/// bit-exact, so the fast path stays correct even with modifiers set; no bail.
template <typename Inst, typename BinOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_fp64_simd(Inst &inst, Wavefront &wf,
                                                            BinOp bin_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f64(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<T>(base), abs, neg);
    const auto r =
        apply_vop3_dst_mod_f64(bin_op(a, b), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 f64 binary path; see the binary-path note.
template <typename Inst, typename BinOp>
[[nodiscard]] bool try_execute_binary_vop3_fp64_simd(Inst &, Wavefront &, BinOp) {
  return false;
}

/// VOP3 f64 unary SIMD fast path. 64-bit-lane counterpart of
/// try_execute_unary_vop3_fp_simd: reads `src0` as `native<double>`, applies
/// the src0 abs/neg modifiers (apply_vop3_src_mod_f64), runs `un_op`, applies
/// the result omod/clamp (apply_vop3_dst_mod_f64). All bit-exact.
template <typename Inst, typename UnOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_unary_vop3_fp64_simd(Inst &inst, Wavefront &wf, UnOp un_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f64(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto r = apply_vop3_dst_mod_f64(un_op(a), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 f64 unary path; see the binary-path note.
template <typename Inst, typename UnOp>
[[nodiscard]] bool try_execute_unary_vop3_fp64_simd(Inst &, Wavefront &, UnOp) {
  return false;
}

/// VOP3 f16 unary SIMD fast path. Mirrors the scalar body's
/// f16_to_f32 -> abs/neg -> op -> omod/clamp -> f32_to_f16_mode chain. The generic
/// form reads the low source half and zero-extends the full destination dword;
/// the true16 form selects the source half and writes the selected destination
/// half per the ISA's op_sel[3] policy.
/// All steps bit-exact per the f16 VOP3 cmp slice's widening probe (f16_to_f32
/// + f32_to_f16_mode verified against the scalar helper incl. NaN payload).
template <bool True16, typename Inst, typename UnOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_unary_vop3_fp16_simd(Inst &inst, Wavefront &wf, UnOp un_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f16(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  if constexpr (True16) {
    auto dst = regs.readwrite_operand(inst.vdst, exec);
    if (!dst.has_storage())
      return false;
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto raw = src0.template load_native<T>(base);
      raw = select_vop3_true16_src(raw, opsel, 0);
      const auto in = util::f16_to_f32_simd(raw);
      const auto a = apply_vop3_src_mod_f32<0>(in, abs, neg);
      const auto r = apply_vop3_dst_mod_f32(un_op(a), omod, clamp, floating_clamp_nan_to_zero(wf));
      const auto out_half =
          finalize_omod_f16_bits_simd(util::f32_to_f16_mode_simd(r, wf.fp16_ovfl()), omod);
      auto prev = dst.template load_native<T>(base);
      auto out = (opsel & 0x8u) ? ((prev & util::broadcast<T>(0x0000ffffu)) | (out_half << 16))
                                : ((prev & util::broadcast<T>(0xffff0000u)) | out_half);
      if (!(opsel & 0x8u) && cdna_vop3_low_dst_zeroes_high(wf))
        out = out_half;
      dst.template store_native<T>(base, out, chunk);
    }
  } else {
    auto dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto raw = src0.template load_native<T>(base) & util::broadcast<T>(0xffffu);
      const auto in = util::f16_to_f32_simd(raw);
      const auto a = apply_vop3_src_mod_f32<0>(in, abs, neg);
      const auto r = apply_vop3_dst_mod_f32(un_op(a), omod, clamp, floating_clamp_nan_to_zero(wf));
      const auto out =
          finalize_omod_f16_bits_simd(util::f32_to_f16_mode_simd(r, wf.fp16_ovfl()), omod) &
          util::broadcast<T>(0xffffu);
      dst.template store_native<T>(base, out, chunk);
    }
  }
  return true;
}

/// Unconstrained fallback for the VOP3 f16 unary path; see the binary-path note.
template <bool True16, typename Inst, typename UnOp>
[[nodiscard]] bool try_execute_unary_vop3_fp16_simd(Inst &, Wavefront &, UnOp) {
  return false;
}

/// VOP3 integer/bitwise ternary SIMD fast path. Reads `src0`/`src1`/`src2`,
/// runs `tern_op(a, b, c)`, and masked-stores the result. The generated scalar
/// bodies for these ternary integer ops apply no source/result modifiers except
/// integer CLAMP. Saturating arithmetic falls back to the scalar body; the plain
/// functor is bit-identical to that body when CLAMP is clear. T is a 32-bit
/// integer lane type (typically uint32_t). Same SIMD-capable / EXEC-chunk loop
/// as the binary VOP3 path.
template <typename T, typename Inst, typename TernOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_simd(Inst &inst, Wavefront &wf, TernOp tern_op) {
  if (inst.inst_.clamp != 0u || simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) ||
      !inst.src0.simd_capable() || !inst.src1.simd_capable() || !inst.src2.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto c = src2.template load_native<T>(base);
    const auto r = tern_op(a, b, c);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 integer ternary path; see binary-path note.
template <typename T, typename Inst, typename TernOp>
[[nodiscard]] bool try_execute_ternary_vop3_simd(Inst &, Wavefront &, TernOp) {
  return false;
}

/// VOP3 ternary operations with true16 SRC0/SRC1 and a full-width SRC2/result,
/// such as V_MAD_[IU]32_[IU]16.
template <typename T, typename Inst, typename TernOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_true16_src01_simd(Inst &inst, Wavefront &wf,
                                                                     TernOp tern_op) {
  static_assert(std::is_same_v<T, uint32_t>);
  if (inst.inst_.clamp != 0u || simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) ||
      !inst.src0.simd_capable() || !inst.src1.simd_capable() || !inst.src2.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t opsel = vop3_opsel(inst.inst_);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = select_vop3_true16_src(src0.template load_native<T>(base), opsel, 0);
    const auto b = select_vop3_true16_src(src1.template load_native<T>(base), opsel, 1);
    const auto c = src2.template load_native<T>(base);
    const auto r = tern_op(a, b, c);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename T, typename Inst, typename TernOp>
[[nodiscard]] bool try_execute_ternary_vop3_true16_src01_simd(Inst &, Wavefront &, TernOp) {
  return false;
}

/// VOP3 ternary operations whose three sources and destination are true16,
/// such as min3/max3/med3 i16/u16 on RDNA true16 encodings.
template <typename T, typename Inst, typename TernOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_true16_simd(Inst &inst, Wavefront &wf,
                                                               TernOp tern_op) {
  static_assert(std::is_same_v<T, uint32_t>);
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t opsel = vop3_opsel(inst.inst_);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.readwrite_operand(inst.vdst, exec);
  if (!dst.has_storage())
    return false;
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = select_vop3_true16_src(src0.template load_native<T>(base), opsel, 0);
    const auto b = select_vop3_true16_src(src1.template load_native<T>(base), opsel, 1);
    const auto c = select_vop3_true16_src(src2.template load_native<T>(base), opsel, 2);
    const auto r = tern_op(a, b, c);
    const auto out_half = r & util::broadcast<T>(0xffffu);
    auto prev = dst.template load_native<T>(base);
    auto out = (opsel & 0x8u) ? ((prev & util::broadcast<T>(0x0000ffffu)) | (out_half << 16))
                              : ((prev & util::broadcast<T>(0xffff0000u)) | out_half);
    if (!(opsel & 0x8u) && cdna_vop3_low_dst_zeroes_high(wf))
      out = out_half;
    dst.template store_native<T>(base, out, chunk);
  }
  return true;
}

template <typename T, typename Inst, typename TernOp>
[[nodiscard]] bool try_execute_ternary_vop3_true16_simd(Inst &, Wavefront &, TernOp) {
  return false;
}

/// VOP3 f32 ternary SIMD fast path (FMA / MAD family). Reads src0/src1/src2 as
/// `native<float>`, applies the per-source abs/neg VOP3 modifiers, runs
/// `tern_op(a, b, c)`, applies the result omod/clamp. NaN-payload divergence
/// between stdx::fma and std::fma is the standard accepted carve-out (the A/B
/// test skips NaN-input lanes), same as the existing VOP2 ternary path.
template <typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_fp_simd(Inst &inst, Wavefront &wf,
                                                           FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = float32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = apply_vop3_src_mod_f32<2>(src2.template load_native<T>(base), abs, neg);
    const auto r =
        apply_vop3_dst_mod_f32(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_ternary_vop3_fp_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// VOP3 f16 ternary SIMD fast path. Mirrors the scalar f16 chain across three
/// sources: widen each via util::f16_to_f32_simd, apply f32 abs/neg, run
/// `tern_op` on native<float>, apply omod/clamp, narrow via f32_to_f16_mode_simd.
/// The generic form zero-extends the full destination dword; the true16 form
/// selects all source halves and writes the selected destination half per the
/// ISA's op_sel[3] policy.
template <bool True16, typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_fp16_simd(Inst &inst, Wavefront &wf,
                                                             FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f16(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  if constexpr (True16) {
    auto dst = regs.readwrite_operand(inst.vdst, exec);
    if (!dst.has_storage())
      return false;
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto a_raw = src0.template load_native<T>(base);
      auto b_raw = src1.template load_native<T>(base);
      auto c_raw = src2.template load_native<T>(base);
      a_raw = select_vop3_true16_src(a_raw, opsel, 0);
      b_raw = select_vop3_true16_src(b_raw, opsel, 1);
      c_raw = select_vop3_true16_src(c_raw, opsel, 2);
      const auto a = apply_vop3_src_mod_f32<0>(util::f16_to_f32_simd(a_raw), abs, neg);
      const auto b = apply_vop3_src_mod_f32<1>(util::f16_to_f32_simd(b_raw), abs, neg);
      const auto c = apply_vop3_src_mod_f32<2>(util::f16_to_f32_simd(c_raw), abs, neg);
      const auto r =
          apply_vop3_dst_mod_f32(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
      const auto out_half =
          finalize_omod_f16_bits_simd(util::f32_to_f16_mode_simd(r, wf.fp16_ovfl()), omod);
      auto prev = dst.template load_native<T>(base);
      auto out = (opsel & 0x8u) ? ((prev & util::broadcast<T>(0x0000ffffu)) | (out_half << 16))
                                : ((prev & util::broadcast<T>(0xffff0000u)) | out_half);
      if (!(opsel & 0x8u) && cdna_vop3_low_dst_zeroes_high(wf))
        out = out_half;
      dst.template store_native<T>(base, out, chunk);
    }
  } else {
    auto dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto a_raw = src0.template load_native<T>(base) & util::broadcast<T>(0xffffu);
      auto b_raw = src1.template load_native<T>(base) & util::broadcast<T>(0xffffu);
      auto c_raw = src2.template load_native<T>(base) & util::broadcast<T>(0xffffu);
      const auto a = apply_vop3_src_mod_f32<0>(util::f16_to_f32_simd(a_raw), abs, neg);
      const auto b = apply_vop3_src_mod_f32<1>(util::f16_to_f32_simd(b_raw), abs, neg);
      const auto c = apply_vop3_src_mod_f32<2>(util::f16_to_f32_simd(c_raw), abs, neg);
      const auto r =
          apply_vop3_dst_mod_f32(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
      const auto out =
          finalize_omod_f16_bits_simd(util::f32_to_f16_mode_simd(r, wf.fp16_ovfl()), omod) &
          util::broadcast<T>(0xffffu);
      dst.template store_native<T>(base, out, chunk);
    }
  }
  return true;
}

template <bool True16, typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_ternary_vop3_fp16_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// @brief MODE-aware VOP3 F16 FMA SIMD fast path.
template <bool True16, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fma_vop3_fp16_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  const uint32_t omod = fp_mode::effective_f16_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(),
                                                    wf.ieee_mode(), false, inst.inst_.omod);
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  if constexpr (True16) {
    auto dst = regs.readwrite_operand(inst.vdst, exec);
    if (!dst.has_storage())
      return false;
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      auto a = select_vop3_true16_src(src0.template load_native<T>(base), opsel, 0);
      auto b = select_vop3_true16_src(src1.template load_native<T>(base), opsel, 1);
      auto c = select_vop3_true16_src(src2.template load_native<T>(base), opsel, 2);
      const auto out_half =
          fma_f16_mode_simd(a, b, c, inst.inst_.abs & 1u, inst.inst_.abs & 2u, inst.inst_.abs & 4u,
                            inst.inst_.neg & 1u, inst.inst_.neg & 2u, inst.inst_.neg & 4u,
                            wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), omod,
                            inst.inst_.clamp, wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf));
      auto prev = dst.template load_native<T>(base);
      auto out = (opsel & 0x8u) ? ((prev & 0x0000ffffu) | (out_half << 16))
                                : ((prev & 0xffff0000u) | out_half);
      if (!(opsel & 0x8u) && cdna_vop3_low_dst_zeroes_high(wf))
        out = out_half;
      dst.template store_native<T>(base, out, chunk);
    }
  } else {
    auto dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      const auto out = fma_f16_mode_simd(
          src0.template load_native<T>(base), src1.template load_native<T>(base),
          src2.template load_native<T>(base), inst.inst_.abs & 1u, inst.inst_.abs & 2u,
          inst.inst_.abs & 4u, inst.inst_.neg & 1u, inst.inst_.neg & 2u, inst.inst_.neg & 4u,
          wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), omod, inst.inst_.clamp,
          wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf));
      dst.template store_native<T>(base, out, chunk);
    }
  }
  return true;
}

template <bool True16, typename Inst>
[[nodiscard]] bool try_execute_fma_vop3_fp16_simd(Inst &, Wavefront &) {
  return false;
}

/// @brief MODE-aware VOP3 F64 FMA SIMD fast path.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fma_vop3_fp64_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t omod = fp_mode::effective_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(),
                                                wf.ieee_mode(), inst.inst_.omod);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto src2 = regs.read_operand64(inst.src2, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<double>(base),
                                             inst.inst_.abs, inst.inst_.neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<double>(base),
                                             inst.inst_.abs, inst.inst_.neg);
    const auto c = apply_vop3_src_mod_f64<2>(src2.template load_native<double>(base),
                                             inst.inst_.abs, inst.inst_.neg);
    auto result =
        fma_f64_mode_simd(a, b, c, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64());
    result = finish_f64_mode_simd(result, wf.fp_round_mode_f16_f64(), omod, inst.inst_.clamp,
                                  floating_clamp_nan_to_zero(wf));
    dst.template store_native<double>(base, result, chunk);
  }
  return true;
}

template <typename Inst> [[nodiscard]] bool try_execute_fma_vop3_fp64_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3 f64 ternary SIMD fast path. 64-bit-lane counterpart: read src0/src1/src2
/// through 64-bit RegisterAccess operand views, apply abs/neg in f64, run
/// `tern_op`, apply omod/clamp, and store through a 64-bit RegisterAccess write
/// view.
template <typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ternary_vop3_fp64_simd(Inst &inst, Wavefront &wf,
                                                             FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f64(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto src2 = regs.read_operand64(inst.src2, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = apply_vop3_src_mod_f64<2>(src2.template load_native<T>(base), abs, neg);
    const auto r =
        apply_vop3_dst_mod_f64(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_ternary_vop3_fp64_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// VOP3 dst-accumulate FMA fast path (f32). Counterpart of
/// try_execute_ternary_vop3_fp_simd for the v_fmac / v_mac family, where the
/// third FMA operand IS the destination register (no separate src2 Operand
/// in the per-isa codegen class). The scalar body reads vdst as the
/// accumulator without applying abs/neg to it (per scalar; verified for
/// v_fmac_f32_vop3 + v_mac_f32_vop3). SIMD mirrors: read inst.vdst as the
/// third operand, apply abs/neg to src0/src1 only, run `tern_op`, apply
/// result omod/clamp, masked-store back to inst.vdst (overwriting accumulator).
template <typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fmac_vop3_fp_simd(Inst &inst, Wavefront &wf, FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = float32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = acc.template load_native<T>(base); // accumulator, NO modifier
    const auto r =
        apply_vop3_dst_mod_f32(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
    acc.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_fmac_vop3_fp_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// VOP3 dst-accumulate FMA fast path (f16). f16 widen chain across src0/src1
/// + vdst (accumulator). NO abs/neg on accumulator (per scalar). The generic
/// form treats vdst as a low-half f16 value and zero-extends the full dword;
/// the true16 form selects src0/src1 and the accumulator/destination half with
/// OPSEL.
template <bool True16, typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fmac_vop3_fp16_simd(Inst &inst, Wavefront &wf,
                                                          FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f16(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  if constexpr (True16)
    if (!acc.has_storage())
      return false;
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto a_raw = src0.template load_native<T>(base);
    auto b_raw = src1.template load_native<T>(base);
    auto c_raw = acc.template load_native<T>(base);
    auto prev = c_raw;
    if constexpr (True16) {
      a_raw = select_vop3_true16_src(a_raw, opsel, 0);
      b_raw = select_vop3_true16_src(b_raw, opsel, 1);
      c_raw = (opsel & 0x8u) ? (c_raw >> 16) : c_raw;
      c_raw = c_raw & util::broadcast<T>(0xffffu);
    } else {
      a_raw = a_raw & util::broadcast<T>(0xffffu);
      b_raw = b_raw & util::broadcast<T>(0xffffu);
      c_raw = c_raw & util::broadcast<T>(0xffffu);
    }
    const auto a = apply_vop3_src_mod_f32<0>(util::f16_to_f32_simd(a_raw), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(util::f16_to_f32_simd(b_raw), abs, neg);
    const auto c = util::f16_to_f32_simd(c_raw); // accumulator, no modifier
    const auto r =
        apply_vop3_dst_mod_f32(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
    const auto out_half =
        finalize_omod_f16_bits_simd(util::f32_to_f16_mode_simd(r, wf.fp16_ovfl()), omod) &
        util::broadcast<T>(0xffffu);
    auto out = out_half;
    if constexpr (True16) {
      if (opsel & 0x8u)
        out = (prev & util::broadcast<T>(0x0000ffffu)) | (out_half << 16);
      else if (cdna_vop3_low_dst_zeroes_high(wf))
        out = out_half;
      else
        out = (prev & util::broadcast<T>(0xffff0000u)) | out_half;
    }
    acc.template store_native<T>(base, out, chunk);
  }
  return true;
}

template <bool True16, typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_fmac_vop3_fp16_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// @brief MODE-aware VOP3 F16 destination-accumulate FMA SIMD fast path.
template <bool True16, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fmac_vop3_fp16_mode_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  const uint32_t opsel = vop3_opsel(inst.inst_);
  const uint32_t omod = fp_mode::effective_f16_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(),
                                                    wf.ieee_mode(), false, inst.inst_.omod);
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  if constexpr (True16)
    if (!acc.has_storage())
      return false;
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    auto a = src0.template load_native<T>(base);
    auto b = src1.template load_native<T>(base);
    auto c = acc.template load_native<T>(base);
    const auto prev = c;
    if constexpr (True16) {
      a = select_vop3_true16_src(a, opsel, 0);
      b = select_vop3_true16_src(b, opsel, 1);
      c = (opsel & 0x8u) ? (c >> 16) : c;
    }
    const auto out_half = fma_f16_mode_simd(
        a, b, c, inst.inst_.abs & 1u, inst.inst_.abs & 2u, false, inst.inst_.neg & 1u,
        inst.inst_.neg & 2u, false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), omod,
        inst.inst_.clamp, wf.fp16_ovfl(), floating_clamp_nan_to_zero(wf));
    auto out = out_half;
    if constexpr (True16) {
      if (opsel & 0x8u)
        out = (prev & 0x0000ffffu) | (out_half << 16);
      else if (!cdna_vop3_low_dst_zeroes_high(wf))
        out = (prev & 0xffff0000u) | out_half;
    }
    acc.template store_native<T>(base, out, chunk);
  }
  return true;
}

template <bool True16, typename Inst>
[[nodiscard]] bool try_execute_fmac_vop3_fp16_mode_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3 dst-accumulate FMA fast path (f64).
template <typename Inst, typename FmaOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fmac_vop3_fp64_simd(Inst &inst, Wavefront &wf,
                                                          FmaOp tern_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f64(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto acc = regs.readwrite_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = acc.template load_native<T>(base); // accumulator, no mod
    const auto r =
        apply_vop3_dst_mod_f64(tern_op(a, b, c), omod, clamp, floating_clamp_nan_to_zero(wf));
    acc.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename FmaOp>
[[nodiscard]] bool try_execute_fmac_vop3_fp64_simd(Inst &, Wavefront &, FmaOp) {
  return false;
}

/// @brief MODE-aware VOP3 F64 destination-accumulate FMA SIMD fast path.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_fmac_vop3_fp64_mode_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint32_t omod = fp_mode::effective_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(),
                                                wf.ieee_mode(), inst.inst_.omod);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto acc = regs.readwrite_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<double>(base),
                                             inst.inst_.abs, inst.inst_.neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<double>(base),
                                             inst.inst_.abs, inst.inst_.neg);
    const auto c = acc.template load_native<double>(base);
    auto result =
        fma_f64_mode_simd(a, b, c, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64());
    result = finish_f64_mode_simd(result, wf.fp_round_mode_f16_f64(), omod, inst.inst_.clamp,
                                  floating_clamp_nan_to_zero(wf));
    acc.template store_native<double>(base, result, chunk);
  }
  return true;
}

template <typename Inst>
[[nodiscard]] bool try_execute_fmac_vop3_fp64_mode_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3 mixed-width ldexp fast path (f32 = std::ldexp(f32 src0, int32 src1)).
/// Reads src0 as native<float>, applies src0 abs/neg in f32, reads src1 as
/// native<int32_t> (per-lane exponent), runs `op(a, e)` (stdx::ldexp), applies
/// result omod/clamp, then stores through a RegisterAccess write view.
/// stdx::ldexp is bit-exact to std::ldexp for every input incl. NaN (proven via
/// the VOP2 v_ldexp_f16 path).
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ldexp_vop3_fp32_simd(Inst &inst, Wavefront &wf, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = float32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto exp_src = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto e = exp_src.template load_native<int32_t>(base);
    const auto r = apply_vop3_dst_mod_f32(op(a, e), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_ldexp_vop3_fp32_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3 mixed-width ldexp fast path (f64 = std::ldexp(f64 src0, int32 src1)).
/// Reads src0 as native<double> via a 64-bit RegisterAccess operand view,
/// applies src0 abs/neg in f64,
/// reads src1 as narrow32<int32_t> (native_width64-wide), runs `op(a, e)`,
/// applies result omod/clamp, and stores through a 64-bit RegisterAccess write
/// view.
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_ldexp_vop3_fp64_simd(Inst &inst, Wavefront &wf, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f64(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto exp_src = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto e = exp_src.template load_narrow<int32_t>(base);
    const auto r = apply_vop3_dst_mod_f64(op(a, e), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_ldexp_vop3_fp64_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3 f32 unary SIMD fast path. Reads `src0` as f32, applies the src0 abs/neg
/// modifiers, runs `un_op` (`native<float> -> native<float>`), then applies the
/// result omod/clamp — the scalar body's order (abs->neg, op, omod->clamp). Tin
/// and Tout are both float32_t (the plain int/cvt unary VOP3 forms apply no
/// modifiers and reuse the VOP1 unary path directly). The modifier helpers are
/// bit-exact, so the fast path stays correct with modifiers set; no bail.
template <typename Tin, typename Tout, typename Inst, typename UnOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_unary_vop3_fp_simd(Inst &inst, Wavefront &wf, UnOp un_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t omod = effective_vop3_omod_f32(wf, inst.inst_.omod);
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<Tout>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<Tin>(base), abs, neg);
    const auto r = apply_vop3_dst_mod_f32(un_op(a), omod, clamp, floating_clamp_nan_to_zero(wf));
    dst.template store_native<Tout>(base, r, chunk);
  }
  return true;
}

/// Unconstrained fallback for the VOP3 f32 unary path.
template <typename Tin, typename Tout, typename Inst, typename UnOp>
[[nodiscard]] bool try_execute_unary_vop3_fp_simd(Inst &, Wavefront &, UnOp) {
  return false;
}

/// v_div_fixup_f32 SIMD helper. Mirrors the scalar `else if` cascade
/// (execute_shared.h:execute_v_div_fixup_f32_vop3): given three already-
/// modified f32 operands `p` (the fma scaffold input), `b` (numerator), and
/// `c` (denominator), pick the result among NaN/Inf/zero copysign cases
/// according to AMD's div_fixup ULP table. The cascade is applied lowest-
/// priority first so that the higher-priority `where` blends overwrite —
/// equivalent to scalar's first-match `else if`; source-2 NaN therefore
/// overwrites source-1 NaN. The sign-of-quotient `b ^ c` is computed once
/// in the integer domain and reinterpreted as
/// float, matching the scalar's `bit_cast<float>(bits(b) ^ bits(c))`. Both
/// `std::copysign(Inf, bxc)` and `std::copysign(0, bxc)` reduce to
/// `stdx::copysign(target, bxc)`.
inline util::native<float> div_fixup_f32_simd(util::native<float> p, util::native<float> b,
                                              util::native<float> c) {
  using F = util::native<float>;
  using U = util::native<uint32_t>;
  const auto bxc = std::bit_cast<F>(std::bit_cast<U>(b) ^ std::bit_cast<U>(c));
  const auto inf_val = util::stdx::copysign(F(std::numeric_limits<float>::infinity()), bxc);
  const auto zero_val = util::stdx::copysign(F(0.0f), bxc);
  const auto qnan = F(std::numeric_limits<float>::quiet_NaN());
  const auto b_nan = util::stdx::isnan(b);
  const auto c_nan = util::stdx::isnan(c);
  const auto b_inf = util::stdx::isinf(b);
  const auto c_inf = util::stdx::isinf(c);
  const auto b_zero = (b == F(0.0f));
  const auto c_zero = (c == F(0.0f));
  F r = p;
  util::stdx::where(b_inf, r) = zero_val;
  util::stdx::where(c_inf, r) = inf_val;
  util::stdx::where(c_zero, r) = zero_val;
  util::stdx::where(b_zero, r) = inf_val;
  util::stdx::where(b_inf && c_inf, r) = qnan;
  util::stdx::where(b_zero && c_zero, r) = qnan;
  util::stdx::where(b_nan, r) = b;
  util::stdx::where(c_nan, r) = c;
  return r;
}

/// f64 counterpart of div_fixup_f32_simd — same cascade, 64-bit-lane domain.
inline util::native<double> div_fixup_f64_simd(util::native<double> p, util::native<double> b,
                                               util::native<double> c) {
  using D = util::native<double>;
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
  constexpr std::size_t W = D::size();
  alignas(D) double pbuf[W];
  alignas(D) double bbuf[W];
  alignas(D) double cbuf[W];
  alignas(D) double out[W];
  p.copy_to(pbuf, util::stdx::vector_aligned);
  b.copy_to(bbuf, util::stdx::vector_aligned);
  c.copy_to(cbuf, util::stdx::vector_aligned);
  for (std::size_t i = 0; i < W; ++i) {
    const double bi = bbuf[i];
    const double ci = cbuf[i];
    const double bxc =
        std::bit_cast<double>(std::bit_cast<uint64_t>(bi) ^ std::bit_cast<uint64_t>(ci));
    const double inf_val = std::copysign(std::numeric_limits<double>::infinity(), bxc);
    const double zero_val = std::copysign(0.0, bxc);
    double r = pbuf[i];
    if (std::isinf(bi))
      r = zero_val;
    if (std::isinf(ci))
      r = inf_val;
    if (ci == 0.0)
      r = zero_val;
    if (bi == 0.0)
      r = inf_val;
    if ((std::isinf(bi) && std::isinf(ci)) || (bi == 0.0 && ci == 0.0))
      r = std::numeric_limits<double>::quiet_NaN();
    if (std::isnan(bi))
      r = bi;
    if (std::isnan(ci))
      r = ci;
    out[i] = r;
  }
  return D(out, util::stdx::vector_aligned);
#else
  using U = util::native<uint64_t>;
  const auto bxc = std::bit_cast<D>(std::bit_cast<U>(b) ^ std::bit_cast<U>(c));
  const auto inf_val = util::stdx::copysign(D(std::numeric_limits<double>::infinity()), bxc);
  const auto zero_val = util::stdx::copysign(D(0.0), bxc);
  const auto qnan = D(std::numeric_limits<double>::quiet_NaN());
  const auto b_nan = util::stdx::isnan(b);
  const auto c_nan = util::stdx::isnan(c);
  const auto b_inf = util::stdx::isinf(b);
  const auto c_inf = util::stdx::isinf(c);
  const auto b_zero = (b == D(0.0));
  const auto c_zero = (c == D(0.0));
  D r = p;
  util::stdx::where(b_inf, r) = zero_val;
  util::stdx::where(c_inf, r) = inf_val;
  util::stdx::where(c_zero, r) = zero_val;
  util::stdx::where(b_zero, r) = inf_val;
  util::stdx::where(b_inf && c_inf, r) = qnan;
  util::stdx::where(b_zero && c_zero, r) = qnan;
  util::stdx::where(b_nan, r) = b;
  util::stdx::where(c_nan, r) = c;
  return r;
#endif
}

/// VOP3 div_fmas SIMD fast path (f32). The scalar body is `fma(s0, s1, s2)`
/// followed by a per-lane `ldexp(result, 32)` gated by the VCC bit; no
/// omod/clamp are applied (the encoded modifier fields are intentionally
/// ignored). Per-source abs/neg modifiers ARE applied (matching scalar).
/// This is a dedicated glue (rather than routing through the existing
/// ternary fp glue) because the omod/clamp policy differs and the VCC-
/// driven ldexp gate is unique to div_fmas. NaN-input lanes skipped by test
/// (gcc-13 packed FMA quiets a different NaN operand vs scalar std::fma —
/// same accepted carve-out as the rest of the ternary fp suite).
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_div_fmas_f32_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = float32_t;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t vcc = wf.vcc();
  using IExp = util::stdx::fixed_size_simd<int, util::native<float>::size()>;
  const IExp shift_32 = IExp(32);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f32<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f32<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = apply_vop3_src_mod_f32<2>(src2.template load_native<T>(base), abs, neg);
    auto r = util::stdx::fma(a, b, c);
    const auto scaled = util::stdx::ldexp(r, shift_32);
    const uint64_t sel_bits = (vcc >> base) & chunk_full;
    alignas(util::native<uint32_t>) uint32_t selbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      selbuf[i] = static_cast<uint32_t>((sel_bits >> i) & 1u);
    const auto vcc_mask_u = util::load<uint32_t>(selbuf) != 0u;
    util::stdx::where(simd_mask_as<float>(vcc_mask_u), r) = scaled;
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst> [[nodiscard]] bool try_execute_div_fmas_f32_simd(Inst &, Wavefront &) {
  return false;
}

/// f64 counterpart of try_execute_div_fmas_f32_simd. Same VCC-gated ldexp
/// shape with shift=64 (per AMD spec for div_fmas_f64). 64-bit-lane reads,
/// abs/neg in f64 domain via apply_vop3_src_mod_f64.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_div_fmas_f64_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = double;
  const uint32_t abs = inst.inst_.abs;
  const uint32_t neg = inst.inst_.neg;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t vcc = wf.vcc();
  using IExp = util::stdx::fixed_size_simd<int, util::native_width64>;
  const IExp shift_64 = IExp(64);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto src2 = regs.read_operand64(inst.src2, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = apply_vop3_src_mod_f64<0>(src0.template load_native<T>(base), abs, neg);
    const auto b = apply_vop3_src_mod_f64<1>(src1.template load_native<T>(base), abs, neg);
    const auto c = apply_vop3_src_mod_f64<2>(src2.template load_native<T>(base), abs, neg);
    auto r = util::stdx::fma(a, b, c);
    const auto scaled = util::stdx::ldexp(r, shift_64);
    const uint64_t vcc_chunk = vcc >> base;
    r = util::replace_f64_lanes(r, scaled,
                                [&](std::size_t i) { return ((vcc_chunk >> i) & 1ULL) != 0; });
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst> [[nodiscard]] bool try_execute_div_fmas_f64_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3 64-bit-lane reverse-shift fast path (v_lshlrev_b64 / v_lshrrev_b64 /
/// v_ashrrev_i64). The shift amount is a 32-bit src0 (read as a native_width64
/// narrow lane, widened to 64-bit and masked to [0,63]); the shifted value is
/// the 64-bit src1; the result is 64-bit. `shift_op(value, shift)` receives both
/// as `native<uint64_t>` (shift already widened+masked), so the functor is a
/// plain `v << sh` / `v >> sh` (logical) or an arithmetic-shift cast for the
/// signed form — bit-identical to the scalar body's `& 63u` shift.
template <typename Inst, typename ShiftOp>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_shift64_vop3_simd(Inst &inst, Wavefront &wf,
                                                        ShiftOp shift_op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  // src0 = 32-bit shift amount (narrow lane), src1 = 64-bit value, dst = 64-bit.
  RegisterAccess regs(wf);
  auto shift_src = regs.read_operand(inst.src0, exec);
  auto value_src = regs.read_operand64(inst.src1, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto s = shift_src.template load_narrow<uint32_t>(base);
    const auto v = value_src.template load_native<uint64_t>(base);
    const auto sh = util::stdx::static_simd_cast<util::native<uint64_t>>(s) & 63ull;
    dst.template store_native<uint64_t>(base, shift_op(v, sh), chunk);
  }
  return true;
}
template <typename Inst, typename ShiftOp>
[[nodiscard]] bool try_execute_shift64_vop3_simd(Inst &, Wavefront &, ShiftOp) {
  return false;
}

/// VOP3 v_lshl_add_u64 fast path: dst = (src0 << (src1 & 63)) + src2, all 64-bit
/// except the 32-bit shift amount src1. The scalar body shifts by the raw src1
/// (C++ UB at >=64, but x86 masks the count to 6 bits); masking to 63 here
/// reproduces that x86 scalar result for every shift value.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_lshl_add_u64_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  // src0 = 64-bit value, src1 = 32-bit shift (narrow), src2 = 64-bit addend.
  RegisterAccess regs(wf);
  auto value_src = regs.read_operand64(inst.src0, exec);
  auto shift_src = regs.read_operand(inst.src1, exec);
  auto addend_src = regs.read_operand64(inst.src2, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto v = value_src.template load_native<uint64_t>(base);
    const auto s = shift_src.template load_narrow<uint32_t>(base);
    const auto c = addend_src.template load_native<uint64_t>(base);
    const auto sh = util::stdx::static_simd_cast<util::native<uint64_t>>(s) & 63ull;
    dst.template store_native<uint64_t>(base, simd_lshl_u64(v, sh) + c, chunk);
  }
  return true;
}
template <typename Inst> [[nodiscard]] bool try_execute_lshl_add_u64_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3 wide 32x32->64 multiply-add fast path (v_mad_u64_u32 / v_mad_i64_i32).
/// src0/src1 are 32-bit multiplicands (read as narrow lanes), src2 is the 64-bit
/// addend, dst is 64-bit, and sdst is the per-lane overflow/carryout mask.
/// `mad_op(s0, s1, c)` receives the two narrow operands and the 64-bit addend
/// and returns both the low 64-bit result and carry/overflow mask.
template <typename Inst, typename MadOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_mad_wide64_vop3_result_simd(Inst &inst, Wavefront &wf,
                                                                  MadOp mad_op,
                                                                  WriteResult write_result) {
  if (simd_force_scalar() || !inst.src0.simd_capable() || !inst.src1.simd_capable() ||
      !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if constexpr (requires { inst.inst_.clamp; }) {
    if (inst.inst_.clamp)
      return false;
  }
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t carry_out = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand64(inst.src2, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_narrow<uint32_t>(base);
    const auto b = src1.template load_narrow<uint32_t>(base);
    const auto c = src2.template load_native<uint64_t>(base);
    const auto r = mad_op(a, b, c);
    dst.template store_native<uint64_t>(base, r.value, chunk);
    uint64_t carry_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (r.carry[i])
        carry_bits |= (1ULL << i);
    carry_out = (carry_out & ~(chunk << base)) | ((carry_bits & chunk) << base);
  }
  write_result(carry_out);
  return true;
}
template <typename Inst, typename MadOp, typename WriteResult>
[[nodiscard]] bool try_execute_mad_wide64_vop3_result_simd(Inst &, Wavefront &, MadOp,
                                                           WriteResult) {
  return false;
}

template <typename Inst, typename MadOp>
[[nodiscard]] inline bool try_execute_mad_wide64_vop3_simd(Inst &inst, Wavefront &wf,
                                                           MadOp mad_op) {
  return try_execute_mad_wide64_vop3_result_simd(
      inst, wf, mad_op, [&](uint64_t result) { write_wave_mask_scalar(inst.sdst, wf, result); });
}

/// VOP3 carry-OUT binary fast path (v_add_co/sub_co/subrev_co_u32). No carry-in
/// (the SimdCarry functor's third arg is a zero vector); the per-lane carry-out
/// is written to the SGPR-pair `sdst` (not the fixed VCC). In wave32, explicit
/// scalar mask destinations write only the low SGPR and preserve the high SGPR;
/// wave64 writes the full pair.
/// `sdst` is an SGPR operand, so it does not participate in the simd_capable
/// gate; src0/src1/vdst do. (These VOP3 forms carry no `src2` member, so the
/// carry-in path lives in the separate _cin glue below.)
template <typename Inst, typename CarryOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_co_result_simd(Inst &inst, Wavefront &wf,
                                                                 CarryOp carry_op,
                                                                 WriteResult write_result) {
  if (simd_force_scalar() || inst.inst_.clamp || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  uint64_t carry_out = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  const auto zero_cin = util::broadcast<T>(0u);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto r = carry_op(a, b, zero_cin);
    dst.template store_native<T>(base, r.value, chunk);
    uint64_t carry_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (r.carry[i])
        carry_bits |= (1ULL << i);
    carry_out = (carry_out & ~(chunk << base)) | ((carry_bits & chunk) << base);
  }
  write_result(carry_out);
  return true;
}
template <typename Inst, typename CarryOp, typename WriteResult>
[[nodiscard]] bool try_execute_binary_vop3_co_result_simd(Inst &, Wavefront &, CarryOp,
                                                          WriteResult) {
  return false;
}

template <typename Inst, typename CarryOp>
[[nodiscard]] inline bool try_execute_binary_vop3_co_simd(Inst &inst, Wavefront &wf,
                                                          CarryOp carry_op) {
  return try_execute_binary_vop3_co_result_simd(
      inst, wf, carry_op, [&](uint64_t result) { write_wave_mask_scalar(inst.sdst, wf, result); });
}

/// VOP3 carry-IN binary fast path (v_addc_co/subb_co/subbrev_co_u32). Same as
/// the _co glue but the per-lane carry-in is read from the SGPR-pair `src2`
/// (these forms have a src2 member) and expanded to a 0/1-per-lane vector;
/// carry-out goes to `sdst` with the same wave32/wave64 width rule as _co.
/// src2/sdst are SGPR operands (not gated).
template <typename Inst, typename CarryOp, typename WriteResult>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_binary_vop3_cin_result_simd(Inst &inst, Wavefront &wf,
                                                                  CarryOp carry_op,
                                                                  WriteResult write_result) {
  if (simd_force_scalar() || inst.inst_.clamp || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const uint64_t cin_all = read_wave_mask_scalar(inst.src2, wf);
  uint64_t carry_out = 0;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const uint64_t cin_bits = (cin_all >> base) & chunk_full;
    alignas(util::native<T>) uint32_t cinbuf[W];
    for (std::size_t i = 0; i < W; ++i)
      cinbuf[i] = static_cast<uint32_t>((cin_bits >> i) & 1u);
    const auto cin = util::load<T>(cinbuf);
    const auto r = carry_op(a, b, cin);
    dst.template store_native<T>(base, r.value, chunk);
    uint64_t carry_bits = 0;
    for (std::size_t i = 0; i < W; ++i)
      if (r.carry[i])
        carry_bits |= (1ULL << i);
    carry_out = (carry_out & ~(chunk << base)) | ((carry_bits & chunk) << base);
  }
  write_result(carry_out);
  return true;
}
template <typename Inst, typename CarryOp, typename WriteResult>
[[nodiscard]] bool try_execute_binary_vop3_cin_result_simd(Inst &, Wavefront &, CarryOp,
                                                           WriteResult) {
  return false;
}

template <typename Inst, typename CarryOp>
[[nodiscard]] inline bool try_execute_binary_vop3_cin_simd(Inst &inst, Wavefront &wf,
                                                           CarryOp carry_op) {
  return try_execute_binary_vop3_cin_result_simd(
      inst, wf, carry_op, [&](uint64_t result) { write_wave_mask_scalar(inst.sdst, wf, result); });
}

/// Destination shape for the VOP3P fma_mix / mad_mix family. F32 writes a
/// full 32-bit float into vdst; F16_LO writes the f16-narrowed result into
/// the low half of vdst (high half preserved); F16_HI writes it into the
/// high half (low half preserved). Selected by the per-mnemonic glue probe.
enum class FmaMixDst { F32, F16_LO, F16_HI };

inline util::native<float> fma_mix_mul_add(util::native<float> a, util::native<float> b,
                                           util::native<float> c) {
  return a * b + c;
}

/// VOP3P fma_mix / mad_mix SIMD fast path. Six ops share one body because all
/// six differ only in (a) the f16-vs-f32 widening shape per source and (b) the
/// f16-lo/f16-hi/f32 narrowing shape on the destination. The generated scalar
/// bodies use `a * b + c`, so this keeps the SIMD path in the same expression
/// shape instead of forcing a fused stdx::fma and shifting finite results by an
/// ulp on some hosts.
///
/// Per-source data fetch is gated by `op_sel_hi` (src0/src1) and
/// `op_sel_hi_2` (src2): when the bit is 0 the source is read as f32; when
/// 1 the source is read as a 32-bit word and the low or high f16 half
/// (selected by the matching `op_sel` bit) is widened via f16_to_f32_simd.
/// Per-source abs is gated by the field named `neg_hi` in the shared VOP3P
/// layout for this mix-family encoding, and per-source sign-flip is gated by
/// `neg` (xor of bit 31). Result-clamp saturates to [0, 1] via stdx::where.
///
/// All modifier fields are uniform across the wave so the per-source mode
/// branches live outside the chunk loop and feed into the same `a*b+c`
/// inner kernel regardless of fetch shape, keeping the SIMD path branch-
/// predictable on every chunk.
template <FmaMixDst DstMode, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_fma_mix_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
#if defined(__clang__) && defined(__FMA__)
  if constexpr (DstMode == FmaMixDst::F32) {
    // Clang contracts native SIMD a*b+c on FMA hosts for this shape while the
    // generated scalar bodies remain bit-exact with separate multiply/add. The
    // f16 destination modes round after the mixed-precision add, and the other
    // FMA-family SIMD helpers intentionally model fused instructions with
    // stdx::fma, so this guard is only needed for the F32 fma_mix/mad_mix path.
    return false;
  }
#endif
  using T = float32_t;
  const uint32_t op_sel = inst.inst_.op_sel;
  const uint32_t op_sel_hi = inst.inst_.op_sel_hi;
  const uint32_t op_sel_hi_2 = inst.inst_.op_sel_hi_2;
  const uint32_t abs = inst.inst_.neg_hi;
  const uint32_t neg = inst.inst_.neg;
  const uint32_t clamp = inst.inst_.clamp;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using U = util::native<uint32_t>;
  using F = util::native<float>;
  const U kSignBit(0x80000000u);
  const U kAbsMask(~0x80000000u);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto load_src = [&](const RegisterAccess::OperandReadView &op, uint32_t base,
                      uint32_t src_selector, uint32_t sel_hi_bit, uint32_t sel_bit,
                      uint32_t abs_bit, uint32_t neg_bit) -> F {
    F v;
    if (sel_hi_bit) {
      U raw = op.template load_native<uint32_t>(base);
      U halves = is_inline_float_src(src_selector) ? util::f32_to_f16_simd(std::bit_cast<F>(raw))
                                                   : (sel_bit ? (raw >> 16) : (raw & 0xFFFFu));
      v = util::f16_to_f32_simd(halves);
    } else {
      v = op.template load_native<float>(base);
    }
    if (abs_bit)
      v = std::bit_cast<F>(std::bit_cast<U>(v) & kAbsMask);
    if (neg_bit)
      v = std::bit_cast<F>(std::bit_cast<U>(v) ^ kSignBit);
    return v;
  };
  auto compute_result = [&](uint32_t base) {
    F a = load_src(src0, base, inst.inst_.src0, op_sel_hi & 1u, op_sel & 1u, abs & 1u, neg & 1u);
    F b = load_src(src1, base, inst.inst_.src1, (op_sel_hi >> 1) & 1u, (op_sel >> 1) & 1u,
                   (abs >> 1) & 1u, (neg >> 1) & 1u);
    F c = load_src(src2, base, inst.inst_.src2, op_sel_hi_2, (op_sel >> 2) & 1u, (abs >> 2) & 1u,
                   (neg >> 2) & 1u);
    F r = fma_mix_mul_add(a, b, c);
    if (clamp)
      r = apply_vop3_dst_mod_f32(r, 0, 1, floating_clamp_nan_to_zero(wf));
    return r;
  };
  if constexpr (DstMode == FmaMixDst::F32) {
    auto dst = regs.write_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      dst.template store_native<float>(base, compute_result(base), chunk);
    }
  } else {
    auto dst = regs.readwrite_operand(inst.vdst, exec);
    for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
      const uint64_t chunk = (exec >> base) & chunk_full;
      if (chunk == 0)
        continue;
      U h = util::f32_to_f16_mode_simd(compute_result(base), wf.fp16_ovfl());
      U prev = dst.template load_native<uint32_t>(base);
      U packed;
      if constexpr (DstMode == FmaMixDst::F16_LO) {
        packed = (prev & 0xFFFF0000u) | h;
      } else { // F16_HI
        packed = (prev & 0x0000FFFFu) | (h << 16);
      }
      dst.template store_native<uint32_t>(base, packed, chunk);
    }
  }
  return true;
}

template <FmaMixDst DstMode, typename Inst>
[[nodiscard]] bool try_execute_vop3p_fma_mix_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3P packed-16 binary integer SIMD fast path. Covers the pk_add /
/// pk_sub / pk_mul_lo / pk_min / pk_max / pk_*shrev family on i16/u16/b16.
/// Scalar pattern (verified across pk_add_i16, pk_add_u16, pk_mul_lo_u16,
/// pk_lshlrev_b16, pk_min/max_*_16, etc.): two packed 16-bit values per
/// 32-bit lane, each output half computed from the matching halves of
/// src0/src1 picked by op_sel (low half) / op_sel_hi (high half). Default
/// packing is op_sel = 0 (both srcs feed their low half into the low
/// output) and op_sel_hi = 3 (both srcs feed their high half into the
/// high output) — the LLVM-AS encoder emits this for the default-mode
/// pk mnemonics, and the SIMD fast path bails when any other combination
/// or integer saturation is requested. The scalar bodies apply CLAMP to
/// packed integer add/sub independently for each selected half. Functor
/// receives the two source u32 lane vectors (each holding {low16, high16}
/// packed) and returns the same shape; the per-half decompose / recompose
/// lives inside the functor for op-specific flexibility (e.g. mul_lo
/// requires the wider product to be masked to 16 bits before pack).
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_binary_int_simd(Inst &inst, Wavefront &wf, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (inst.inst_.clamp || inst.inst_.op_sel != 0u || inst.inst_.op_sel_hi != 3u)
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto r = op(a, b);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_binary_int_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3P packed-16 ternary integer SIMD fast path (3-source). Same default-
/// packing gate as the binary form: op_sel == 0, op_sel_hi == 3, and the
/// third source's high-half selector op_sel_hi_2 == 1 (per the scalar body
/// `sel2_hi = inst.inst_.op_sel_hi_2`, which is a single bit — value 1 picks
/// the high half for the high-output computation). For pk_mad_i16/u16 the
/// scalar bodies do not apply neg/neg_hi. Clamped integer MAD falls back to
/// scalar execution for exact per-half saturation. Functor receives three u32
/// packed lane vectors and returns the per-half-masked packed result.
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_ternary_int_simd(Inst &inst, Wavefront &wf, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (inst.inst_.clamp || inst.inst_.op_sel != 0u || inst.inst_.op_sel_hi != 3u ||
      inst.inst_.op_sel_hi_2 != 1u)
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const auto a = src0.template load_native<T>(base);
    const auto b = src1.template load_native<T>(base);
    const auto c = src2.template load_native<T>(base);
    const auto r = op(a, b, c);
    dst.template store_native<T>(base, r, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_ternary_int_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3P packed F16 ADD/MUL use SIMD for default MODE with no clamp.
/// Directed rounding, flushing, clamp and MIN/MAX use the shared scalar helper.
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_binary_fp16_simd(Inst &inst, Wavefront &wf, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (inst.inst_.op_sel != 0u || inst.inst_.op_sel_hi != 3u)
    return false;
  // Decline exactly the sources the scalar body re-narrows -- an inline float
  // constant on a 32-bit source -- so the two paths cannot disagree. Keyed on
  // the source-selector field, so a 32-bit literal (255) still runs here.
  if (pk16_src_needs_narrowing(inst.inst_.src0, inst.src0.size_bits()) ||
      pk16_src_needs_narrowing(inst.inst_.src1, inst.src1.size_bits()))
    return false;
  // Directed rounding, flushing and CLAMP use the shared exact F16 helper.
  if (wf.fp_round_mode_f16_f64() != 0 || wf.fp_denorm_mode_f16_f64() != 3 || inst.inst_.clamp)
    return false;
  fp_mode::ScopedEnvironment nearest_environment(0);
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using F = util::native<float>;
  using U = util::native<uint32_t>;
  const U kSignBit(0x80000000u);
  const bool neg0_lo = inst.inst_.neg & 1u;
  const bool neg1_lo = inst.inst_.neg & 2u;
  const bool neg0_hi = inst.inst_.neg_hi & 1u;
  const bool neg1_hi = inst.inst_.neg_hi & 2u;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    F a_lo = util::f16_to_f32_simd(raw0 & 0xFFFFu);
    F a_hi = util::f16_to_f32_simd(raw0 >> 16);
    F b_lo = util::f16_to_f32_simd(raw1 & 0xFFFFu);
    F b_hi = util::f16_to_f32_simd(raw1 >> 16);
    if (neg0_lo)
      a_lo = std::bit_cast<F>(std::bit_cast<U>(a_lo) ^ kSignBit);
    if (neg1_lo)
      b_lo = std::bit_cast<F>(std::bit_cast<U>(b_lo) ^ kSignBit);
    if (neg0_hi)
      a_hi = std::bit_cast<F>(std::bit_cast<U>(a_hi) ^ kSignBit);
    if (neg1_hi)
      b_hi = std::bit_cast<F>(std::bit_cast<U>(b_hi) ^ kSignBit);
    const F r_lo = op(a_lo, b_lo);
    const F r_hi = op(a_hi, b_hi);
    const U h_lo = util::f32_to_f16_mode_simd(r_lo, wf.fp16_ovfl());
    const U h_hi = util::f32_to_f16_mode_simd(r_hi, wf.fp16_ovfl());
    const U packed = h_lo | (h_hi << 16);
    dst.template store_native<uint32_t>(base, packed, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_binary_fp16_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3P packed-16 f16 ternary SIMD fast path (3-source pk_fma_f16). Directed
/// rounding modes use the scalar path. The RNE path applies the input/output
/// denormal controls and CLAMP around the fused operation.
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool
try_execute_vop3p_pk_ternary_fp16_simd(Inst &inst, Wavefront &wf, uint32_t op_sel,
                                       uint32_t op_sel_hi, uint32_t op_sel_hi_2, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (wf.fp_round_mode_f16_f64() != 0)
    return false;
  if (op_sel != 0u || op_sel_hi != 3u || op_sel_hi_2 != 1u)
    return false;
  // Decline exactly the sources the scalar body re-narrows -- an inline float
  // constant on a 32-bit source -- so the two paths cannot disagree. Keyed on
  // the source-selector field, so a 32-bit literal (255) still runs here.
  if (pk16_src_needs_narrowing(inst.inst_.src0, inst.src0.size_bits()) ||
      pk16_src_needs_narrowing(inst.inst_.src1, inst.src1.size_bits()) ||
      pk16_src_needs_narrowing(inst.inst_.src2, inst.src2.size_bits()))
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using F = util::native<float>;
  using U = util::native<uint32_t>;
  const U kSignBit(0x80000000u);
  const bool neg0_lo = inst.inst_.neg & 1u;
  const bool neg1_lo = inst.inst_.neg & 2u;
  const bool neg2_lo = inst.inst_.neg & 4u;
  const bool neg0_hi = inst.inst_.neg_hi & 1u;
  const bool neg1_hi = inst.inst_.neg_hi & 2u;
  const bool neg2_hi = inst.inst_.neg_hi & 4u;
  const bool flush_inputs = (wf.fp_denorm_mode_f16_f64() & 1u) == 0;
  const bool flush_outputs = (wf.fp_denorm_mode_f16_f64() & 2u) == 0;
  const bool clamp = inst.inst_.clamp;
  const auto flush_input = [flush_inputs](U raw) {
    if (flush_inputs) {
      const U magnitude = raw & U(0x7fffu);
      util::stdx::where((magnitude != U(0)) && (magnitude < U(0x0400u)), raw) = raw & U(0x8000u);
    }
    return raw;
  };
  const auto finish = [flush_outputs, clamp, &wf](F value) {
    if (clamp)
      value = apply_vop3_dst_mod_f32(value, 0, 1, floating_clamp_nan_to_zero(wf));
    U result = util::f32_to_f16_mode_simd(value, wf.fp16_ovfl());
    if (flush_outputs) {
      const U magnitude = result & U(0x7fffu);
      util::stdx::where((magnitude != U(0)) && (magnitude < U(0x0400u)), result) =
          result & U(0x8000u);
    }
    return result;
  };
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    const U raw2 = src2.template load_native<uint32_t>(base);
    F a_lo = util::f16_to_f32_simd(flush_input(raw0 & 0xFFFFu));
    F a_hi = util::f16_to_f32_simd(flush_input(raw0 >> 16));
    F b_lo = util::f16_to_f32_simd(flush_input(raw1 & 0xFFFFu));
    F b_hi = util::f16_to_f32_simd(flush_input(raw1 >> 16));
    F c_lo = util::f16_to_f32_simd(flush_input(raw2 & 0xFFFFu));
    F c_hi = util::f16_to_f32_simd(flush_input(raw2 >> 16));
    if (neg0_lo)
      a_lo = std::bit_cast<F>(std::bit_cast<U>(a_lo) ^ kSignBit);
    if (neg1_lo)
      b_lo = std::bit_cast<F>(std::bit_cast<U>(b_lo) ^ kSignBit);
    if (neg2_lo)
      c_lo = std::bit_cast<F>(std::bit_cast<U>(c_lo) ^ kSignBit);
    if (neg0_hi)
      a_hi = std::bit_cast<F>(std::bit_cast<U>(a_hi) ^ kSignBit);
    if (neg1_hi)
      b_hi = std::bit_cast<F>(std::bit_cast<U>(b_hi) ^ kSignBit);
    if (neg2_hi)
      c_hi = std::bit_cast<F>(std::bit_cast<U>(c_hi) ^ kSignBit);
    const U h_lo = finish(op(a_lo, b_lo, c_lo));
    const U h_hi = finish(op(a_hi, b_hi, c_hi));
    const U packed = h_lo | (h_hi << 16);
    dst.template store_native<uint32_t>(base, packed, chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_ternary_fp16_simd(Inst &, Wavefront &, uint32_t, uint32_t,
                                                          uint32_t, Op) {
  return false;
}

template <typename Inst, typename Op>
[[nodiscard]] inline bool try_execute_vop3p_pk_ternary_fp16_simd(Inst &inst, Wavefront &wf, Op op) {
  return try_execute_vop3p_pk_ternary_fp16_simd(inst, wf, inst.inst_.op_sel, inst.inst_.op_sel_hi,
                                                inst.inst_.op_sel_hi_2, op);
}

/// VOP3P packed-f32 binary fast path (v_pk_add_f32 / v_pk_mul_f32). In a VGPR
/// pair {N, N+1} register N is the LO f32 of every lane, N+1 the HI f32, so each
/// half is a native-width native<float> read of one register (read_pkf32_halves)
/// and the per-half arithmetic runs at full native width. Default-packing gate
/// (op_sel == 0, op_sel_hi == 3) bails to scalar otherwise — under default
/// packing the lo result comes from the lo halves and hi from the hi halves.
/// neg/neg_hi bits 0/1 sign-flip the respective half. MODE and CLAMP match
/// the scalar helper. Scalar-backed sources use the same pair-or-splat contract as
/// read_lane_pair32.
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_binary_f32_simd(Inst &inst, Wavefront &wf,
                                                               uint32_t op_sel, uint32_t op_sel_hi,
                                                               Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (op_sel != 0u || op_sel_hi != 3u)
    return false;
  fp_mode::ScopedEnvironment environment(wf.fp_round_mode_f32());
  auto flush_input = [&wf](util::native<float> value) {
    return (wf.fp_denorm_mode_f32() & 1u) ? value : util::flush_denorm_f32_simd(value);
  };
  auto flush_output = [&wf, &inst](util::native<float> value) {
    if (inst.inst_.clamp)
      value = apply_vop3_dst_mod_f32(value, 0, 1, floating_clamp_nan_to_zero(wf));
    return (wf.fp_denorm_mode_f32() & 2u) ? value : util::flush_denorm_f32_simd(value);
  };
  constexpr std::size_t W = util::native_width_v<float>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool neg0_lo = inst.inst_.neg & 1u;
  const bool neg1_lo = inst.inst_.neg & 2u;
  const bool neg0_hi = inst.inst_.neg_hi & 1u;
  const bool neg1_hi = inst.inst_.neg_hi & 2u;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand_pair32(inst.src0, exec);
  auto src1 = regs.read_operand_pair32(inst.src1, exec);
  auto dst = regs.write_operand_pair32(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const PkF32Halves a = read_pkf32_halves(src0, base);
    const PkF32Halves b = read_pkf32_halves(src1, base);
    const util::native<float> r_lo =
        op(flush_input(pkf32_neg(a.lo, neg0_lo)), flush_input(pkf32_neg(b.lo, neg1_lo)));
    const util::native<float> r_hi =
        op(flush_input(pkf32_neg(a.hi, neg0_hi)), flush_input(pkf32_neg(b.hi, neg1_hi)));
    dst.template store_native_pair<float>(base, flush_output(r_lo), flush_output(r_hi), chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_binary_f32_simd(Inst &, Wavefront &, uint32_t, uint32_t,
                                                        Op) {
  return false;
}

template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_binary_f32_simd(Inst &inst, Wavefront &wf, Op op) {
  return try_execute_vop3p_pk_binary_f32_simd(inst, wf, inst.inst_.op_sel, inst.inst_.op_sel_hi,
                                              op);
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_binary_f32_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3P packed-f32 ternary fast path (v_pk_fma_f32). 3-source FMA per half;
/// same per-register native<float> read/write as the binary form. Default-
/// packing gate adds op_sel_hi_2 == 1 (the src2-hi select). neg/neg_hi bits
/// 0/1/2 sign-flip the respective half. MODE and CLAMP match the scalar helper.
/// NaN-input payload divergence
/// between stdx::fma and std::fma accepted (same carve-out as the f16 pk ternary
/// / fma_mix slices).
template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_ternary_f32_simd(Inst &inst, Wavefront &wf,
                                                                uint32_t op_sel, uint32_t op_sel_hi,
                                                                uint32_t op_sel_hi_2, Op op) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (op_sel != 0u || op_sel_hi != 3u || op_sel_hi_2 != 1u)
    return false;
  fp_mode::ScopedEnvironment environment(wf.fp_round_mode_f32());
  auto flush_input = [&wf](util::native<float> value) {
    return (wf.fp_denorm_mode_f32() & 1u) ? value : util::flush_denorm_f32_simd(value);
  };
  auto flush_output = [&wf, &inst](util::native<float> value) {
    if (inst.inst_.clamp)
      value = apply_vop3_dst_mod_f32(value, 0, 1, floating_clamp_nan_to_zero(wf));
    return (wf.fp_denorm_mode_f32() & 2u) ? value : util::flush_denorm_f32_simd(value);
  };
  constexpr std::size_t W = util::native_width_v<float>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool neg0_lo = inst.inst_.neg & 1u;
  const bool neg1_lo = inst.inst_.neg & 2u;
  const bool neg2_lo = inst.inst_.neg & 4u;
  const bool neg0_hi = inst.inst_.neg_hi & 1u;
  const bool neg1_hi = inst.inst_.neg_hi & 2u;
  const bool neg2_hi = inst.inst_.neg_hi & 4u;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand_pair32(inst.src0, exec);
  auto src1 = regs.read_operand_pair32(inst.src1, exec);
  auto src2 = regs.read_operand_pair32(inst.src2, exec);
  auto dst = regs.write_operand_pair32(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const PkF32Halves a = read_pkf32_halves(src0, base);
    const PkF32Halves b = read_pkf32_halves(src1, base);
    const PkF32Halves c = read_pkf32_halves(src2, base);
    const util::native<float> r_lo =
        op(flush_input(pkf32_neg(a.lo, neg0_lo)), flush_input(pkf32_neg(b.lo, neg1_lo)),
           flush_input(pkf32_neg(c.lo, neg2_lo)));
    const util::native<float> r_hi =
        op(flush_input(pkf32_neg(a.hi, neg0_hi)), flush_input(pkf32_neg(b.hi, neg1_hi)),
           flush_input(pkf32_neg(c.hi, neg2_hi)));
    dst.template store_native_pair<float>(base, flush_output(r_lo), flush_output(r_hi), chunk);
  }
  return true;
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_ternary_f32_simd(Inst &, Wavefront &, uint32_t, uint32_t,
                                                         uint32_t, Op) {
  return false;
}

template <typename Inst, typename Op>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_pk_ternary_f32_simd(Inst &inst, Wavefront &wf, Op op) {
  return try_execute_vop3p_pk_ternary_f32_simd(inst, wf, inst.inst_.op_sel, inst.inst_.op_sel_hi,
                                               inst.inst_.op_sel_hi_2, op);
}

template <typename Inst, typename Op>
[[nodiscard]] bool try_execute_vop3p_pk_ternary_f32_simd(Inst &, Wavefront &, Op) {
  return false;
}

/// VOP3P v_pk_mov_b32 SIMD fast path. Each src is a 64-bit SGPR or VGPR pair.
/// SGPR pairs are broadcast across lanes by RegisterAccess' scalar fallback.
/// op_sel[0] selects the low output dword from src0, and op_sel[1] selects the
/// high output dword from src1. The fast path is limited to the assembler's
/// default op_sel_hi value and writes through a 64-bit RegisterAccess view.
/// Functorless / fixed-op.
template <typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_mov_b32_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (inst.inst_.op_sel_hi != 3u)
    return false;
  constexpr std::size_t W = util::native_width64;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using U64 = util::native<uint64_t>;
  const U64 kHiMask(0xFFFFFFFF00000000ULL);
  const U64 kLoMask(0x00000000FFFFFFFFULL);
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand64(inst.src0, exec);
  auto src1 = regs.read_operand64(inst.src1, exec);
  auto dst = regs.write_operand64(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U64 s0 = src0.template load_native<uint64_t>(base);
    const U64 s1 = src1.template load_native<uint64_t>(base);
    const U64 out_lo = (inst.inst_.op_sel & 1u) ? ((s0 >> 32) & kLoMask) : (s0 & kLoMask);
    const U64 out_hi = (inst.inst_.op_sel & 2u) ? (s1 & kHiMask) : ((s1 & kLoMask) << 32);
    const U64 out = out_lo | out_hi;
    dst.template store_native<uint64_t>(base, out, chunk);
  }
  return true;
}

template <typename Inst> [[nodiscard]] bool try_execute_vop3p_mov_b32_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3P integer dot-product SIMD fast path (v_dot4_i32_i8 / v_dot4_u32_u8 /
/// v_dot8_i32_i4 / v_dot8_u32_u4 / v_dot2_i32_i16 / v_dot2_u32_u16). Unlike
/// the packed-16 family the destination is a single 32-bit lane (NOT packed)
/// and src2 is a per-lane accumulator; the dot reduction happens *within*
/// each lane, so the fast path vectorizes across lanes (each lane computes
/// its own reduction). ElemBits selects the sub-word width (16/8/4 -> 2/4/8
/// products per lane); Signed selects sign- vs zero-extension and, for the
/// signed forms when inst.clamp is set, saturation to [INT_MIN, INT_MAX]. Unsigned
/// clamp saturates to UINT_MAX. Clamped accumulation is widened so overflow is
/// detected before narrowing; unclamped accumulation remains in uint32_t bits
/// and wraps. For the 16-bit forms op_sel /
/// op_sel_hi pick the source halves,
/// so the fast path gates on the default packing (op_sel == 0, op_sel_hi == 3)
/// and bails otherwise; the 8/4-bit scalar bodies ignore op_sel so no gate is
/// needed there.
template <int ElemBits, bool Signed, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_dot_int_simd(Inst &inst, Wavefront &wf) {
  static_assert(ElemBits == 16 || ElemBits == 8 || ElemBits == 4, "dot ElemBits must be 16/8/4");
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if constexpr (ElemBits == 16) {
    if (inst.inst_.op_sel != 0u || inst.inst_.op_sel_hi != 3u)
      return false;
  }
  constexpr int N = 32 / ElemBits;
  constexpr uint32_t kElemMask = (ElemBits == 16) ? 0xFFFFu : (ElemBits == 8) ? 0xFFu : 0xFu;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool clamp = inst.inst_.clamp && (ElemBits != 8 || dot4_clamp_supported(wf));
  using U = util::native<uint32_t>;
  using I = util::native<int32_t>;
  using U64 = util::stdx::fixed_size_simd<uint64_t, W>;
  using I64 = util::stdx::fixed_size_simd<int64_t, W>;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    const U acc = src2.template load_native<uint32_t>(base);
    if constexpr (Signed) {
      if (clamp) {
        I64 sum = util::stdx::static_simd_cast<I64>(std::bit_cast<I>(acc));
        for (int i = 0; i < N; ++i) {
          const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
          const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
          const I a = std::bit_cast<I>(simd_sign_extend_u32(ea, ElemBits));
          const I b = std::bit_cast<I>(simd_sign_extend_u32(eb, ElemBits));
          sum += util::stdx::static_simd_cast<I64>(a * b);
        }
        util::stdx::where(sum < I64(std::numeric_limits<int32_t>::min()), sum) =
            I64(std::numeric_limits<int32_t>::min());
        util::stdx::where(sum > I64(std::numeric_limits<int32_t>::max()), sum) =
            I64(std::numeric_limits<int32_t>::max());
        dst.template store_native<uint32_t>(base, util::stdx::static_simd_cast<U>(sum), chunk);
      } else {
        U sum = acc;
        for (int i = 0; i < N; ++i) {
          const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
          const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
          const I a = std::bit_cast<I>(simd_sign_extend_u32(ea, ElemBits));
          const I b = std::bit_cast<I>(simd_sign_extend_u32(eb, ElemBits));
          sum += std::bit_cast<U>(a * b);
        }
        dst.template store_native<uint32_t>(base, sum, chunk);
      }
    } else {
      if (clamp) {
        U64 sum = util::stdx::static_simd_cast<U64>(acc);
        for (int i = 0; i < N; ++i) {
          const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
          const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
          sum += util::stdx::static_simd_cast<U64>(ea * eb);
        }
        util::stdx::where(sum > U64(std::numeric_limits<uint32_t>::max()), sum) =
            U64(std::numeric_limits<uint32_t>::max());
        dst.template store_native<uint32_t>(base, util::stdx::static_simd_cast<U>(sum), chunk);
      } else {
        U sum = acc;
        for (int i = 0; i < N; ++i) {
          const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
          const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
          sum += ea * eb;
        }
        dst.template store_native<uint32_t>(base, sum, chunk);
      }
    }
  }
  return true;
}

template <int ElemBits, bool Signed, typename Inst>
[[nodiscard]] bool try_execute_vop3p_dot_int_simd(Inst &, Wavefront &) {
  return false;
}

/// Whether a VOP3P dot widens its 16-bit float halves as F16 or BF16. The two
/// formats share the entire dot2 structure (op_sel packing and neg/neg_hi,
/// left-to-right accumulate) and differ only in how each half is widened to f32.
enum class Vop3pDotHalfFormat { F16, BF16 };

/// VOP3P v_dot2_f32_{f16,bf16} SIMD fast path. Two half-precision products plus
/// an f32 accumulator collapse into a single f32 lane: result = a0*b0 + a1*b1 +
/// acc (plain `*` / `+`, left-to-right — matching the scalar, NOT a contracted
/// fma). op_sel / op_sel_hi pick the halves of src0/src1 (gated to the default
/// packing op_sel == 0 && op_sel_hi == 3); neg / neg_hi flip the src0/src1
/// product-operand signs and neg bit 2 flips the accumulator. The encoded CLAMP
/// field is ignored for floating DOT instructions. NaN-input payload divergence accepted (same
/// carve-out as the pk_fma
/// slices). @tparam Fmt selects the f16 vs bf16 widening.
template <Vop3pDotHalfFormat Fmt, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_dot_f16_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  if (inst.inst_.op_sel != 0u || inst.inst_.op_sel_hi != 3u)
    return false;
  // Decline exactly the sources the scalar body re-narrows, so the two paths
  // cannot disagree. src2 is a genuine f32 accumulator, so an inline constant
  // there is already correct.
  if (pk16_src_needs_narrowing(inst.inst_.src0, inst.src0.size_bits()) ||
      pk16_src_needs_narrowing(inst.inst_.src1, inst.src1.size_bits()))
    return false;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using F = util::native<float>;
  using U = util::native<uint32_t>;
  const U kSignBit(0x80000000u);
  const bool neg_a0 = inst.inst_.neg & 1u;
  const bool neg_b0 = inst.inst_.neg & 2u;
  const bool neg_acc = inst.inst_.neg & 4u;
  const bool neg_a1 = inst.inst_.neg_hi & 1u;
  const bool neg_b1 = inst.inst_.neg_hi & 2u;
  const auto widen = [](U raw) {
    if constexpr (Fmt == Vop3pDotHalfFormat::BF16)
      return util::bf16_to_f32_simd(raw);
    else
      return util::f16_to_f32_simd(raw);
  };
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    F acc = src2.template load_native<float>(base);
    F a0 = widen(raw0 & 0xFFFFu);
    F a1 = widen(raw0 >> 16);
    F b0 = widen(raw1 & 0xFFFFu);
    F b1 = widen(raw1 >> 16);
    if (neg_a0)
      a0 = std::bit_cast<F>(std::bit_cast<U>(a0) ^ kSignBit);
    if (neg_b0)
      b0 = std::bit_cast<F>(std::bit_cast<U>(b0) ^ kSignBit);
    if (neg_a1)
      a1 = std::bit_cast<F>(std::bit_cast<U>(a1) ^ kSignBit);
    if (neg_b1)
      b1 = std::bit_cast<F>(std::bit_cast<U>(b1) ^ kSignBit);
    if (neg_acc)
      acc = std::bit_cast<F>(std::bit_cast<U>(acc) ^ kSignBit);
    F r = a0 * b0 + a1 * b1 + acc;
    dst.template store_native<float>(base, r, chunk);
  }
  return true;
}

template <Vop3pDotHalfFormat Fmt, typename Inst>
[[nodiscard]] bool try_execute_vop3p_dot_f16_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP3P mixed-sign integer dot product (v_dot4_i32_iu8 / v_dot8_i32_iu4).
/// Same structure as try_execute_vop3p_dot_int_simd but the per-operand
/// signedness is chosen at RUNTIME from inst.neg (bit 0 -> src0 signed, bit 1
/// -> src1 signed) — hoisted out of the chunk loop. src2 is the int32
/// accumulator seed; clamp (when set) saturates to [INT_MIN, INT_MAX] before
/// narrowing. Unclamped accumulation wraps in uint32_t bits. The 8/4-bit scalar
/// bodies read no op_sel/neg_hi, so no gate.
template <int ElemBits, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_vop3p_dot_int_mixed_simd(Inst &inst, Wavefront &wf) {
  static_assert(ElemBits == 8 || ElemBits == 4, "iu dot ElemBits must be 8/4");
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.src1.simd_capable() || !inst.src2.simd_capable() || !inst.vdst.simd_capable())
    return false;
  constexpr int N = 32 / ElemBits;
  constexpr uint32_t kElemMask = (ElemBits == 8) ? 0xFFu : 0xFu;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  const bool clamp = inst.inst_.clamp && (ElemBits != 8 || dot4_clamp_supported(wf));
  const bool src0_signed = (inst.inst_.neg & 0x1u) != 0;
  const bool src1_signed = (inst.inst_.neg & 0x2u) != 0;
  using U = util::native<uint32_t>;
  using I = util::native<int32_t>;
  using I64 = util::stdx::fixed_size_simd<int64_t, W>;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = regs.read_operand(inst.src1, exec);
  auto src2 = regs.read_operand(inst.src2, exec);
  auto dst = regs.write_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    const U acc = src2.template load_native<uint32_t>(base);
    if (clamp) {
      I64 sum = util::stdx::static_simd_cast<I64>(std::bit_cast<I>(acc));
      for (int i = 0; i < N; ++i) {
        const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
        const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
        const I a = src0_signed ? std::bit_cast<I>(simd_sign_extend_u32(ea, ElemBits))
                                : util::stdx::static_simd_cast<I>(ea);
        const I b = src1_signed ? std::bit_cast<I>(simd_sign_extend_u32(eb, ElemBits))
                                : util::stdx::static_simd_cast<I>(eb);
        sum += util::stdx::static_simd_cast<I64>(a * b);
      }
      util::stdx::where(sum < I64(std::numeric_limits<int32_t>::min()), sum) =
          I64(std::numeric_limits<int32_t>::min());
      util::stdx::where(sum > I64(std::numeric_limits<int32_t>::max()), sum) =
          I64(std::numeric_limits<int32_t>::max());
      dst.template store_native<uint32_t>(base, util::stdx::static_simd_cast<U>(sum), chunk);
    } else {
      U sum = acc;
      for (int i = 0; i < N; ++i) {
        const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
        const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
        const I a = src0_signed ? std::bit_cast<I>(simd_sign_extend_u32(ea, ElemBits))
                                : util::stdx::static_simd_cast<I>(ea);
        const I b = src1_signed ? std::bit_cast<I>(simd_sign_extend_u32(eb, ElemBits))
                                : util::stdx::static_simd_cast<I>(eb);
        sum += std::bit_cast<U>(a * b);
      }
      dst.template store_native<uint32_t>(base, sum, chunk);
    }
  }
  return true;
}

template <int ElemBits, typename Inst>
[[nodiscard]] bool try_execute_vop3p_dot_int_mixed_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP2/VOP3 dst-accumulate integer dot product (the "c" forms:
/// v_dot2c_i32_i16, v_dot4c_i32_i8, v_dot8c_i32_i4). The accumulator is the
/// DESTINATION register (inst.vdst), read as the accumulate source and written
/// as the result. VOP2 reads its 2nd source as inst.vsrc1, VOP3 as inst.src1
/// (selected by the Vop3 flag via if constexpr). All *c int forms are signed;
/// products fit in int32, while accumulation wraps in uint32_t bits. The scalar
/// bodies carry no op_sel/neg/clamp.
template <int ElemBits, bool Vop3, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_dotc_int_simd(Inst &inst, Wavefront &wf) {
  static_assert(ElemBits == 16 || ElemBits == 8 || ElemBits == 4, "dotc ElemBits must be 16/8/4");
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  if constexpr (Vop3) {
    if (!inst.src1.simd_capable())
      return false;
  } else {
    if (!inst.vsrc1.simd_capable())
      return false;
  }
  constexpr int N = 32 / ElemBits;
  constexpr uint32_t kElemMask = (ElemBits == 16) ? 0xFFFFu : (ElemBits == 8) ? 0xFFu : 0xFu;
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using U = util::native<uint32_t>;
  using I = util::native<int32_t>;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = [&]() {
    if constexpr (Vop3)
      return regs.read_operand(inst.src1, exec);
    else
      return regs.read_operand(inst.vsrc1, exec);
  }();
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    U sum = acc.template load_native<uint32_t>(base); // accumulator from dst
    for (int i = 0; i < N; ++i) {
      const U ea = (raw0 >> (i * ElemBits)) & kElemMask;
      const U eb = (raw1 >> (i * ElemBits)) & kElemMask;
      const I a = std::bit_cast<I>(simd_sign_extend_u32(ea, ElemBits));
      const I b = std::bit_cast<I>(simd_sign_extend_u32(eb, ElemBits));
      sum += std::bit_cast<U>(a * b);
    }
    acc.template store_native<uint32_t>(base, sum, chunk);
  }
  return true;
}

template <int ElemBits, bool Vop3, typename Inst>
[[nodiscard]] bool try_execute_dotc_int_simd(Inst &, Wavefront &) {
  return false;
}

/// VOP2/VOP3 dst-accumulate f16 dot product (v_dot2c_f32_f16). Two f16 products
/// of src0 and src1/vsrc1 (widened via f16_to_f32_simd) plus the f32
/// accumulator read from the DESTINATION register. Bracketing matches the
/// scalar `facc += a0*b0 + a1*b1` exactly: acc + ((a0*b0)+(a1*b1)). No
/// op_sel/neg/clamp. NaN-payload divergence accepted (shared f16 carve-out).
template <bool Vop3, typename Inst>
  requires(util::has_stdx_simd)
[[nodiscard]] inline bool try_execute_dotc_f16_simd(Inst &inst, Wavefront &wf) {
  if (simd_force_scalar() || !sdwa::supports_direct_simd_store(inst) || !inst.src0.simd_capable() ||
      !inst.vdst.simd_capable())
    return false;
  if constexpr (Vop3) {
    if (!inst.src1.simd_capable())
      return false;
  } else {
    if (!inst.vsrc1.simd_capable())
      return false;
  }
  using T = uint32_t;
  constexpr std::size_t W = util::native_width_v<T>;
  const uint64_t chunk_full = util::mask<uint64_t>(static_cast<int>(W));
  const uint64_t exec = dpp::execution_lane_mask(inst, wf);
  using F = util::native<float>;
  using U = util::native<uint32_t>;
  RegisterAccess regs(wf);
  auto src0 = regs.read_operand(inst.src0, exec);
  auto src1 = [&]() {
    if constexpr (Vop3)
      return regs.read_operand(inst.src1, exec);
    else
      return regs.read_operand(inst.vsrc1, exec);
  }();
  auto acc = regs.readwrite_operand(inst.vdst, exec);
  for (uint32_t base = 0; base < wf.wf_size(); base += static_cast<uint32_t>(W)) {
    const uint64_t chunk = (exec >> base) & chunk_full;
    if (chunk == 0)
      continue;
    const U raw0 = src0.template load_native<uint32_t>(base);
    const U raw1 = src1.template load_native<uint32_t>(base);
    const F acc_value = std::bit_cast<F>(acc.template load_native<uint32_t>(base));
    const F a0 = util::f16_to_f32_simd(raw0 & 0xFFFFu);
    const F a1 = util::f16_to_f32_simd(raw0 >> 16);
    const F b0 = util::f16_to_f32_simd(raw1 & 0xFFFFu);
    const F b1 = util::f16_to_f32_simd(raw1 >> 16);
    const F r = acc_value + (a0 * b0 + a1 * b1);
    acc.template store_native<uint32_t>(base, std::bit_cast<U>(r), chunk);
  }
  return true;
}

template <bool Vop3, typename Inst>
[[nodiscard]] bool try_execute_dotc_f16_simd(Inst &, Wavefront &) {
  return false;
}

} // namespace amdgpu
} // namespace rocjitsu

/// Probe macro emitted at the top of each SIMD-eligible execute_<mnemonic>
/// kernel by simd_codegen.py. Expands to the binary-VOP2 fast-path call and
/// an early `return` on success, keeping each generated body to a single
/// line. Variadic in the operator argument so functor lambdas (which contain
/// commas) pass through as one token sequence. Relies on the kernel's `inst`
/// and `wf` parameters being in scope.
#define ROCJITSU_TRY_SIMD_VOP2_BINARY(T, ...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_binary_vop2_simd<T>(inst, wf, __VA_ARGS__))                  \
  return

/// VOP1 unary counterpart of ROCJITSU_TRY_SIMD_VOP2_BINARY. Variadic in the
/// operator argument so functor lambdas pass through as one token sequence.
#define ROCJITSU_TRY_SIMD_VOP1_UNARY(Tin, Tout, ...)                                               \
  if (::rocjitsu::amdgpu::try_execute_unary_vop1_simd<Tin, Tout>(inst, wf, __VA_ARGS__))           \
  return

/// Carry-VOP2 counterpart. The wrapper-owned writer merges DPP-suppressed
/// lanes and applies the target wave-width policy before the VCC commit.
#define ROCJITSU_TRY_SIMD_VOP2_CARRY_RESULT(WRITE_RESULT, ...)                                     \
  if (::rocjitsu::amdgpu::try_execute_binary_vop2_carry_simd(inst, wf, __VA_ARGS__, WRITE_RESULT)) \
  return

/// Literal FMA/MAD VOP2 counterpart. `KEXPR` is the inline-literal bits
/// broadcast to every lane before the call. Variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP2_TERNARY(T, KEXPR, ...)                                              \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop2_simd<T>(inst, wf, ::util::broadcast<T>(KEXPR),  \
                                                           __VA_ARGS__))                           \
  return

/// Dst-accumulate FMA/MAC VOP2 counterpart. The helper acquires vdst as a
/// read-write register view, so only these forms observe a vdst read.
#define ROCJITSU_TRY_SIMD_VOP2_TERNARY_ACC(T, KEXPR, ...)                                          \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop2_acc_simd<T>(                                    \
          inst, wf, ::util::broadcast<T>(KEXPR), __VA_ARGS__))                                     \
  return

#define ROCJITSU_TRY_SIMD_VOP2_FMA_F16_ADD_LITERAL(KEXPR)                                          \
  if (::rocjitsu::amdgpu::try_execute_fma_vop2_f16_simd<                                           \
          ::rocjitsu::amdgpu::F16Vop2FmaShape::AddLiteral>(inst, wf, KEXPR))                       \
  return

#define ROCJITSU_TRY_SIMD_VOP2_FMA_F16_MULTIPLY_LITERAL(KEXPR)                                     \
  if (::rocjitsu::amdgpu::try_execute_fma_vop2_f16_simd<                                           \
          ::rocjitsu::amdgpu::F16Vop2FmaShape::MultiplyLiteral>(inst, wf, KEXPR))                  \
  return

#define ROCJITSU_TRY_SIMD_VOP2_FMAC_F16()                                                          \
  if (::rocjitsu::amdgpu::try_execute_fma_vop2_f16_simd<                                           \
          ::rocjitsu::amdgpu::F16Vop2FmaShape::Accumulate>(inst, wf))                              \
  return

/// v_cndmask_b32 counterpart. Fixed op (VCC-driven select), so no type or
/// functor argument.
#define ROCJITSU_TRY_SIMD_VOP2_CNDMASK()                                                           \
  if (::rocjitsu::amdgpu::try_execute_cndmask_vop2_simd(inst, wf))                                 \
  return

/// v_cndmask_b32 VOP3 counterpart. Same shape, but the selector comes from the
/// wave-mask scalar `src2` instead of fixed VCC.
#define ROCJITSU_TRY_SIMD_VOP3_CNDMASK()                                                           \
  if (::rocjitsu::amdgpu::try_execute_cndmask_vop3_simd(inst, wf))                                 \
  return

/// 16-bit variant of v_cndmask_b32 VOP3 (RDNA3+). Same select + low-16 mask
/// on the result.
#define ROCJITSU_TRY_SIMD_VOP3_CNDMASK_B16()                                                       \
  if (::rocjitsu::amdgpu::try_execute_cndmask_b16_vop3_simd(inst, wf))                             \
  return

/// 64-bit-lane MODE-aware VOP2 FMA counterpart (v_fmac_f64).
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP2_FMA_F64()
#else
#define ROCJITSU_TRY_SIMD_VOP2_FMA_F64()                                                           \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop2_f64_simd<double>(inst, wf))                     \
  return
#endif

/// 64-bit-lane VOP2 binary counterpart (v_add/mul/max_num/min_num_f64). Lane
/// type fixed to double, read/written through the split lo/hi VGPR-pair path
/// (vsrc1 as the second source). Variadic in the functor.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP2_BINARY_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_VOP2_BINARY_FP64(...)                                                    \
  if (::rocjitsu::amdgpu::try_execute_binary_vop2_f64_simd(inst, wf, __VA_ARGS__))                 \
  return
#endif

/// 64-bit-lane VOP1 unary counterpart. `T` is the 64-bit lane type (`double`
/// for the f64 math ops, `uint64_t` for v_mov_b64). Variadic in the functor so
/// its commas pass through as one token sequence.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP1_UNARY_F64(T, ...)
#else
#define ROCJITSU_TRY_SIMD_VOP1_UNARY_F64(T, ...)                                                   \
  if (::rocjitsu::amdgpu::try_execute_unary_vop1_f64_simd<T>(inst, wf, __VA_ARGS__))               \
  return
#endif

/// Mixed-width cvt counterpart, f64 source -> 32-bit dst. `Tout` is the 32-bit
/// result lane type; the functor (`native<double> -> narrow32<Tout>`) is variadic
/// so its commas pass through as one token sequence.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_CVT_F64_TO_B32(Tout, ...)
#else
#define ROCJITSU_TRY_SIMD_CVT_F64_TO_B32(Tout, ...)                                                \
  if (::rocjitsu::amdgpu::try_execute_cvt_f64_to_b32_simd<Tout>(inst, wf, __VA_ARGS__))            \
  return
#endif

/// Mixed-width cvt counterpart, 32-bit source -> f64 dst. `Tin` is the 32-bit
/// source lane type; the functor (`narrow32<Tin> -> native<double>`) is variadic.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_CVT_B32_TO_F64(Tin, ...)
#else
#define ROCJITSU_TRY_SIMD_CVT_B32_TO_F64(Tin, ...)                                                 \
  if (::rocjitsu::amdgpu::try_execute_cvt_b32_to_f64_simd<Tin>(inst, wf, __VA_ARGS__))             \
  return
#endif

/// VOP3 f64-source -> 32-bit-fp-dst cvt counterpart (src0 abs/neg + result
/// omod/clamp; for v_frexp_exp_i32_f64). Functor: native<double> -> narrow32<float>.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_CVT_VOP3_F64_TO_B32_FP(...)
#else
#define ROCJITSU_TRY_SIMD_CVT_VOP3_F64_TO_B32_FP(...)                                              \
  if (::rocjitsu::amdgpu::try_execute_cvt_vop3_f64_to_b32_fp_simd(inst, wf, __VA_ARGS__))          \
  return
#endif

/// VOP3 v_cvt_f32_f16 counterpart. Generic form reads src0.l; TRUE16 form
/// selects src0 via op_sel[0]. Both write a full f32 dword.
#define ROCJITSU_TRY_SIMD_CVT_F32_F16_VOP3()                                                       \
  if (::rocjitsu::amdgpu::try_execute_cvt_f32_f16_vop3_simd<false>(inst, wf))                      \
  return

#define ROCJITSU_TRY_SIMD_CVT_F32_F16_VOP3_TRUE16()                                                \
  if (::rocjitsu::amdgpu::try_execute_cvt_f32_f16_vop3_simd<true>(inst, wf))                       \
  return

/// VOPC compare counterpart. `T` is the 32-bit lane read type; the comparison
/// functor (which may convert/narrow inside) is variadic so its commas pass
/// through as one token sequence.
#define ROCJITSU_TRY_SIMD_VOPC(T, ...)                                                             \
  if (::rocjitsu::amdgpu::try_execute_vopc_simd<T>(inst, wf, __VA_ARGS__))                         \
  return

/// 64-bit-lane VOPC compare counterpart (f64/i64/u64). `T` is the 64-bit lane
/// read type; the comparison functor is variadic so its commas pass through.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOPC64(T, ...)
#else
#define ROCJITSU_TRY_SIMD_VOPC64(T, ...)                                                           \
  if (::rocjitsu::amdgpu::try_execute_vopc64_simd<T>(inst, wf, __VA_ARGS__))                       \
  return
#endif

/// Mixed-width v_cmp_class_f64 counterpart (64-bit value, 32-bit mask). No type
/// argument; the class functor `(native<uint64_t> bits, narrow32<uint32_t> mask)
/// -> mask` is variadic so its commas pass through as one token sequence.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOPC_CLASS_F64(...)
#else
#define ROCJITSU_TRY_SIMD_VOPC_CLASS_F64(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_vopc_class_f64_simd(inst, wf, __VA_ARGS__))                  \
  return
#endif

/// VOP3 v_cmp_class_f16/f32 counterpart (32-bit value, abs/neg modifiers, src1
/// mask, SGPR-pair dst). `SM` is the per-op sign-bit mask (0x8000 / 0x80000000);
/// the class functor is variadic so its commas pass through.
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_B32(SM, ...)                                                  \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_b32_simd<false>(                                  \
          inst, wf, SM, __VA_ARGS__, [&](uint64_t result) {                                        \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return

#define ROCJITSU_TRY_SIMD_VOP3_CLASS_B32_RESULT(WRITE_RESULT, SM, ...)                             \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_b32_simd<false>(inst, wf, SM, __VA_ARGS__,        \
                                                                 WRITE_RESULT))                    \
  return

/// VOP3 f16 class counterpart for true16 OPSEL source/mask halves.
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_TRUE16_B32(SM, ...)                                           \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_b32_simd<true>(                                   \
          inst, wf, SM, __VA_ARGS__, [&](uint64_t result) {                                        \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return

#define ROCJITSU_TRY_SIMD_VOP3_CLASS_TRUE16_B32_RESULT(WRITE_RESULT, SM, ...)                      \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_b32_simd<true>(inst, wf, SM, __VA_ARGS__,         \
                                                                WRITE_RESULT))                     \
  return

/// VOP3 v_cmp_class_f64 counterpart (64-bit value). `SM` is the f64 sign-bit mask
/// (0x8000000000000000); the class functor is variadic.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_F64(SM, ...)
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_F64_RESULT(WRITE_RESULT, SM, ...)
#else
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_F64(SM, ...)                                                  \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_f64_simd(                                         \
          inst, wf, SM, __VA_ARGS__, [&](uint64_t result) {                                        \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOP3_CLASS_F64_RESULT(WRITE_RESULT, SM, ...)                             \
  if (::rocjitsu::amdgpu::try_execute_vop3_class_f64_simd(inst, wf, SM, __VA_ARGS__,               \
                                                          WRITE_RESULT))                           \
  return
#endif

/// VOP3 integer/bitwise binary counterpart (reads src0/src1, no modifiers).
/// `T` is the 32-bit integer lane type; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_INT(T, ...)                                                  \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_simd<T>(inst, wf, __VA_ARGS__))                  \
  return

/// VOP3 binary counterpart for true16 source selectors with a full b32 result,
/// such as v_pack_b32_f16.
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_TRUE16_SRC(T, ...)                                           \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_true16_src_simd<T>(inst, wf, __VA_ARGS__))       \
  return

/// VOP3 f16 binary counterpart: same packed path as the integer form, but bails
/// to the (modifier-applying) scalar body when any abs/neg/omod/clamp field is
/// set. `T` is the 32-bit packed lane type; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_F16(T, ...)                                                  \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_f16_simd<false, T>(inst, wf, __VA_ARGS__))       \
  return

/// VOP3 f16 binary counterpart for true16 OPSEL source/destination halves.
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_TRUE16_F16(T, ...)                                           \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_f16_simd<true, T>(inst, wf, __VA_ARGS__))        \
  return

/// VOP3 f32 binary counterpart (reads src0/src1, applies abs/neg/omod/clamp).
/// `T` is the 32-bit float lane type; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_FP(T, ...)                                                   \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_fp_simd<T>(inst, wf, __VA_ARGS__))               \
  return

/// VOP3 f32 unary counterpart (reads src0, applies abs/neg/omod/clamp). `Tin`
/// and `Tout` are both float32_t; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP3_UNARY_FP(Tin, Tout, ...)                                            \
  if (::rocjitsu::amdgpu::try_execute_unary_vop3_fp_simd<Tin, Tout>(inst, wf, __VA_ARGS__))        \
  return

/// VOP3 integer/bitwise VOPC compare counterpart (32-bit lane, no modifiers,
/// SGPR-pair dst). `T` is the 32-bit integer lane read type; variadic in the
/// functor so its commas pass through as one token sequence.
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_INT(T, ...)                                                    \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_int_simd<T>(                                       \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_INT_RESULT(WRITE_RESULT, T, ...)                               \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_int_simd<T>(inst, wf, __VA_ARGS__, WRITE_RESULT))  \
  return

/// 64-bit-lane VOP3 integer/bitwise VOPC compare counterpart (i64/u64, no
/// modifiers, SGPR-pair dst). `T` is the 64-bit integer lane read type;
/// variadic in the functor.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_INT(T, ...)
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_INT_RESULT(WRITE_RESULT, T, ...)
#else
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_INT(T, ...)                                                  \
  if (::rocjitsu::amdgpu::try_execute_vopc64_vop3_int_simd<T>(                                     \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_INT_RESULT(WRITE_RESULT, T, ...)                             \
  if (::rocjitsu::amdgpu::try_execute_vopc64_vop3_int_simd<T>(inst, wf, __VA_ARGS__,               \
                                                              WRITE_RESULT))                       \
  return
#endif

/// VOP3 f32 VOPC compare counterpart (per-source abs/neg modifiers, SGPR-pair
/// dst). Lane type is fixed to float32_t; the functor takes already-modified
/// `native<float>` arguments and is variadic so its commas pass through.
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_FP32(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp32_simd(                                         \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_FP32_RESULT(WRITE_RESULT, ...)                                 \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp32_simd(inst, wf, __VA_ARGS__, WRITE_RESULT))    \
  return

/// VOP3 f16 VOPC compare counterpart. Lane type is fixed to uint32_t (raw f16
/// bits in low 16); the glue widens to f32 then applies the abs/neg modifier.
/// The functor takes the same already-widened, already-modified `native<float>`
/// arguments as the f32 path; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_FP16(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp16_simd<false>(                                  \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_FP16_RESULT(WRITE_RESULT, ...)                                 \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp16_simd<false>(inst, wf, __VA_ARGS__,            \
                                                                 WRITE_RESULT))                    \
  return

/// VOP3 f16 VOPC compare counterpart for true16 OPSEL source halves.
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_TRUE16_FP16(...)                                               \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp16_simd<true>(                                   \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC_VOP3_TRUE16_FP16_RESULT(WRITE_RESULT, ...)                          \
  if (::rocjitsu::amdgpu::try_execute_vopc_vop3_fp16_simd<true>(inst, wf, __VA_ARGS__,             \
                                                                WRITE_RESULT))                     \
  return

/// VOP3 f64 VOPC compare counterpart (per-source abs/neg modifiers, 64-bit
/// lane via split lo/hi VGPR-pair, SGPR-pair dst). Lane type is fixed to
/// `double`; the functor takes already-modified `native<double>` arguments
/// and is variadic so its commas pass through.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_FP64(...)
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_FP64_RESULT(WRITE_RESULT, ...)
#else
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_FP64(...)                                                    \
  if (::rocjitsu::amdgpu::try_execute_vopc64_vop3_fp64_simd(                                       \
          inst, wf, __VA_ARGS__, [&](uint64_t result) {                                            \
            ::rocjitsu::amdgpu::write_explicit_lane_mask(inst.vdst, wf, result);                   \
          }))                                                                                      \
  return
#define ROCJITSU_TRY_SIMD_VOPC64_VOP3_FP64_RESULT(WRITE_RESULT, ...)                               \
  if (::rocjitsu::amdgpu::try_execute_vopc64_vop3_fp64_simd(inst, wf, __VA_ARGS__, WRITE_RESULT))  \
  return
#endif

/// VOP3 integer/bitwise ternary counterpart (reads src0/src1/src2, no
/// modifiers). `T` is the 32-bit integer lane type; variadic in the functor.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_INT(T, ...)                                                 \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_simd<T>(inst, wf, __VA_ARGS__))                 \
  return

/// VOP3 ternary counterpart for true16 SRC0/SRC1 plus full-width SRC2/result.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_TRUE16_SRC01(T, ...)                                        \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_true16_src01_simd<T>(inst, wf, __VA_ARGS__))    \
  return

/// VOP3 ternary counterpart for true16 SRC0/SRC1/SRC2 plus selected-half dst.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_TRUE16(T, ...)                                              \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_true16_simd<T>(inst, wf, __VA_ARGS__))          \
  return

/// VOP3 f32 ternary counterpart (per-source abs/neg, result omod/clamp).
/// Functor takes already-modified `native<float>` arguments; variadic.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_FP32(...)                                                   \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_fp_simd(inst, wf, __VA_ARGS__))                 \
  return

/// VOP3 f16 ternary counterpart (raw uint32 lanes; widen f16->f32 each src,
/// abs/neg, op, omod/clamp, narrow). Variadic.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_FP16(...)                                                   \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_fp16_simd<false>(inst, wf, __VA_ARGS__))        \
  return

/// VOP3 f16 ternary counterpart for true16 source and destination halves.
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_TRUE16_FP16(...)                                            \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_fp16_simd<true>(inst, wf, __VA_ARGS__))         \
  return

#define ROCJITSU_TRY_SIMD_FMA_VOP3_FP16()                                                          \
  if (::rocjitsu::amdgpu::try_execute_fma_vop3_fp16_simd<false>(inst, wf))                         \
  return

#define ROCJITSU_TRY_SIMD_FMA_VOP3_TRUE16_FP16()                                                   \
  if (::rocjitsu::amdgpu::try_execute_fma_vop3_fp16_simd<true>(inst, wf))                          \
  return

#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_FMA_VOP3_FP64()
#else
#define ROCJITSU_TRY_SIMD_FMA_VOP3_FP64()                                                          \
  if (::rocjitsu::amdgpu::try_execute_fma_vop3_fp64_simd(inst, wf))                                \
  return
#endif

/// VOP3 f64 ternary counterpart (64-bit RegisterAccess reads, per-source
/// abs/neg, omod/clamp).
/// Variadic.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_VOP3_TERNARY_FP64(...)                                                   \
  if (::rocjitsu::amdgpu::try_execute_ternary_vop3_fp64_simd(inst, wf, __VA_ARGS__))               \
  return
#endif

/// VOP3 dst-accumulate FMA counterpart (f32). Per-isa class has no src2;
/// vdst is the accumulator. abs/neg apply to src0/src1 only.
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_FP32(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp_simd(inst, wf, __VA_ARGS__))                    \
  return

/// VOP3 dst-accumulate FMA counterpart (f16). Widen chain, vdst is the
/// (widened) accumulator.
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_FP16(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp16_simd<false>(inst, wf, __VA_ARGS__))           \
  return

/// VOP3 dst-accumulate f16 counterpart for true16 source/accumulator/dst halves.
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_TRUE16_FP16(...)                                               \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp16_simd<true>(inst, wf, __VA_ARGS__))            \
  return

#define ROCJITSU_TRY_SIMD_FMAC_VOP3_MODE_FP16()                                                    \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp16_mode_simd<false>(inst, wf))                   \
  return

#define ROCJITSU_TRY_SIMD_FMAC_VOP3_MODE_TRUE16_FP16()                                             \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp16_mode_simd<true>(inst, wf))                    \
  return

#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_MODE_FP64()
#else
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_MODE_FP64()                                                    \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp64_mode_simd(inst, wf))                          \
  return
#endif

/// VOP3 dst-accumulate FMA counterpart (f64).
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_FMAC_VOP3_FP64(...)                                                      \
  if (::rocjitsu::amdgpu::try_execute_fmac_vop3_fp64_simd(inst, wf, __VA_ARGS__))                  \
  return
#endif

/// VOP3 ldexp counterpart (f32 src0 + int32 src1 exp). Variadic functor.
#define ROCJITSU_TRY_SIMD_LDEXP_VOP3_FP32(...)                                                     \
  if (::rocjitsu::amdgpu::try_execute_ldexp_vop3_fp32_simd(inst, wf, __VA_ARGS__))                 \
  return

/// VOP3 ldexp counterpart (f64 src0 + int32 src1 exp). Variadic functor.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_LDEXP_VOP3_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_LDEXP_VOP3_FP64(...)                                                     \
  if (::rocjitsu::amdgpu::try_execute_ldexp_vop3_fp64_simd(inst, wf, __VA_ARGS__))                 \
  return
#endif

/// VOP3 div_fmas counterpart (fma(s0,s1,s2) followed by VCC-gated ldexp; no
/// omod/clamp). No functor — the op is fixed (operand order, ldexp shift) and
/// distinct for f32 vs f64.
#define ROCJITSU_TRY_SIMD_DIV_FMAS_VOP3_FP32()                                                     \
  if (::rocjitsu::amdgpu::try_execute_div_fmas_f32_simd(inst, wf))                                 \
  return

#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_DIV_FMAS_VOP3_FP64()
#else
#define ROCJITSU_TRY_SIMD_DIV_FMAS_VOP3_FP64()                                                     \
  if (::rocjitsu::amdgpu::try_execute_div_fmas_f64_simd(inst, wf))                                 \
  return
#endif

/// VOP3 f64 binary counterpart (64-bit RegisterAccess reads, per-source
/// abs/neg, omod/clamp on the result). Variadic in the functor so its commas pass through as one
/// token sequence.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_VOP3_BINARY_FP64(...)                                                    \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_fp64_simd(inst, wf, __VA_ARGS__))                \
  return
#endif

/// VOP3 f64 unary counterpart (64-bit RegisterAccess read, src0 abs/neg,
/// omod/clamp on the result). Variadic in the functor.
#if UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS
#define ROCJITSU_TRY_SIMD_VOP3_UNARY_FP64(...)
#else
#define ROCJITSU_TRY_SIMD_VOP3_UNARY_FP64(...)                                                     \
  if (::rocjitsu::amdgpu::try_execute_unary_vop3_fp64_simd(inst, wf, __VA_ARGS__))                 \
  return
#endif

/// VOP3 f16 unary counterpart (raw uint32 lanes; widen f16->f32, src0 abs/neg,
/// op, omod/clamp, narrow f32->f16). The functor takes already-widened-and-
/// modified `native<float>` and returns `native<float>`; variadic.
#define ROCJITSU_TRY_SIMD_VOP3_UNARY_FP16(...)                                                     \
  if (::rocjitsu::amdgpu::try_execute_unary_vop3_fp16_simd<false>(inst, wf, __VA_ARGS__))          \
  return

/// VOP3 f16 unary counterpart for true16 source and destination halves.
#define ROCJITSU_TRY_SIMD_VOP3_UNARY_TRUE16_FP16(...)                                              \
  if (::rocjitsu::amdgpu::try_execute_unary_vop3_fp16_simd<true>(inst, wf, __VA_ARGS__))           \
  return

/// VOP3 64-bit reverse-shift counterpart (v_lshlrev_b64 / v_lshrrev_b64 /
/// v_ashrrev_i64). src0 = 32-bit shift, src1 = 64-bit value; the functor takes
/// `(native<uint64_t> value, native<uint64_t> shift)`. Variadic.
#define ROCJITSU_TRY_SIMD_SHIFT64_VOP3(...)                                                        \
  if (::rocjitsu::amdgpu::try_execute_shift64_vop3_simd(inst, wf, __VA_ARGS__))                    \
  return

/// VOP3 v_lshl_add_u64 counterpart. Fixed op ((src0 << (src1 & 63)) + src2).
#define ROCJITSU_TRY_SIMD_LSHL_ADD_U64()                                                           \
  if (::rocjitsu::amdgpu::try_execute_lshl_add_u64_simd(inst, wf))                                 \
  return

/// VOP3 wide 32x32->64 multiply-add counterpart (v_mad_u64_u32 / v_mad_i64_i32).
/// The functor takes `(narrow32<uint32_t> s0, narrow32<uint32_t> s1,
/// native<uint64_t> c)` and returns `SimdCarry<native<uint64_t>, mask>`;
/// variadic so its commas pass through.
#define ROCJITSU_TRY_SIMD_MAD_WIDE64_VOP3(...)                                                     \
  if (::rocjitsu::amdgpu::try_execute_mad_wide64_vop3_simd(inst, wf, __VA_ARGS__))                 \
  return
#define ROCJITSU_TRY_SIMD_MAD_WIDE64_VOP3_RESULT(WRITE_RESULT, ...)                                \
  if (::rocjitsu::amdgpu::try_execute_mad_wide64_vop3_result_simd(inst, wf, __VA_ARGS__,           \
                                                                  WRITE_RESULT))                   \
  return

/// VOP3 carry-OUT counterpart (no carry-in; carry-out to SGPR sdst). Lane type
/// fixed to uint32_t; variadic in the SimdCarry functor.
#define ROCJITSU_TRY_SIMD_VOP3_CO(...)                                                             \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_co_simd(inst, wf, __VA_ARGS__))                  \
  return
#define ROCJITSU_TRY_SIMD_VOP3_CO_RESULT(WRITE_RESULT, ...)                                        \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_co_result_simd(inst, wf, __VA_ARGS__,            \
                                                                 WRITE_RESULT))                    \
  return

/// VOP3 carry-IN counterpart (carry-in from SGPR src2, carry-out to SGPR sdst).
/// Lane type fixed to uint32_t; variadic in the SimdCarry functor.
#define ROCJITSU_TRY_SIMD_VOP3_CIN(...)                                                            \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_cin_simd(inst, wf, __VA_ARGS__))                 \
  return
#define ROCJITSU_TRY_SIMD_VOP3_CIN_RESULT(WRITE_RESULT, ...)                                       \
  if (::rocjitsu::amdgpu::try_execute_binary_vop3_cin_result_simd(inst, wf, __VA_ARGS__,           \
                                                                  WRITE_RESULT))                   \
  return

/// VOP3P fma_mix / mad_mix probes. The destination shape is the only thing
/// that differs across the six ops, so the probe is parameterised by
/// `FmaMixDst::{F32,F16_LO,F16_HI}` and the shared scalar formula `a*b+c`
/// (incl. clamp) lives in the glue. No functor argument.
#define ROCJITSU_TRY_SIMD_VOP3P_FMA_MIX_F32()                                                      \
  if (::rocjitsu::amdgpu::try_execute_vop3p_fma_mix_simd<::rocjitsu::amdgpu::FmaMixDst::F32>(inst, \
                                                                                             wf))  \
  return

#define ROCJITSU_TRY_SIMD_VOP3P_FMA_MIX_F16_LO()                                                   \
  if (::rocjitsu::amdgpu::try_execute_vop3p_fma_mix_simd<::rocjitsu::amdgpu::FmaMixDst::F16_LO>(   \
          inst, wf))                                                                               \
  return

#define ROCJITSU_TRY_SIMD_VOP3P_FMA_MIX_F16_HI()                                                   \
  if (::rocjitsu::amdgpu::try_execute_vop3p_fma_mix_simd<::rocjitsu::amdgpu::FmaMixDst::F16_HI>(   \
          inst, wf))                                                                               \
  return

/// VOP3P packed-16 integer binary probe. Functor takes two u32 simd vectors
/// (each holding {low16, high16} packed) and returns the same shape with
/// the per-half op applied; the glue gates op_sel/op_sel_hi to the default
/// packing (0 / 3) and falls back to scalar otherwise.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_BINARY_INT(...)                                                 \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_binary_int_simd(inst, wf, __VA_ARGS__))             \
  return

/// VOP3P packed-16 integer ternary probe (3-source pk_mad family).
#define ROCJITSU_TRY_SIMD_VOP3P_PK_TERNARY_INT(...)                                                \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_ternary_int_simd(inst, wf, __VA_ARGS__))            \
  return

/// VOP3P packed-16 f16 binary probe. Functor takes (a, b) as f32 simd
/// vectors (already widened from f16 halves with neg applied) and returns
/// an f32 simd vector that is narrowed back to f16 inside the glue.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_BINARY_FP16(...)                                                \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_binary_fp16_simd(inst, wf, __VA_ARGS__))            \
  return

/// VOP3P packed-16 f16 ternary probe (3-source pk_fma_f16).
#define ROCJITSU_TRY_SIMD_VOP3P_PK_TERNARY_FP16(...)                                               \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_ternary_fp16_simd(inst, wf, __VA_ARGS__))           \
  return

/// VOP3P packed-f32 binary probe (v_pk_add_f32 / v_pk_mul_f32). Functor takes
/// (a, b) as narrow32<float> (neg-applied) and returns narrow32<float>.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_BINARY_F32(...)                                                 \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_binary_f32_simd(inst, wf, __VA_ARGS__))             \
  return

/// Profile-aware form for ISA-local VOP3P bodies whose selector fields do not
/// use the canonical op_sel/op_sel_hi member names.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_BINARY_F32_SELECTORS(OpSel, OpSelHi, ...)                       \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_binary_f32_simd(                                    \
          inst, wf, static_cast<uint32_t>(OpSel), static_cast<uint32_t>(OpSelHi), __VA_ARGS__))    \
  return

/// VOP3P packed-f32 ternary probe (v_pk_fma_f32). Functor takes (a, b, c) as
/// narrow32<float>; default-packing gate adds op_sel_hi_2 == 1.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_TERNARY_F32(...)                                                \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_ternary_f32_simd(inst, wf, __VA_ARGS__))            \
  return

/// Profile-aware form for ISA-local ternary VOP3P bodies whose selector fields
/// do not use the canonical op_sel/op_sel_hi/op_sel_hi_2 member names.
#define ROCJITSU_TRY_SIMD_VOP3P_PK_TERNARY_F32_SELECTORS(OpSel, OpSelHi, OpSelHi2, ...)            \
  if (::rocjitsu::amdgpu::try_execute_vop3p_pk_ternary_f32_simd(                                   \
          inst, wf, static_cast<uint32_t>(OpSel), static_cast<uint32_t>(OpSelHi),                  \
          static_cast<uint32_t>(OpSelHi2), __VA_ARGS__))                                           \
  return

/// VOP3P v_pk_mov_b32 probe. Functorless / fixed-op.
#define ROCJITSU_TRY_SIMD_VOP3P_MOV_B32()                                                          \
  if (::rocjitsu::amdgpu::try_execute_vop3p_mov_b32_simd(inst, wf))                                \
  return

/// VOP3P integer dot-product probe. Args: (ElemBits, Signed) — e.g.
/// (8, true) for v_dot4_i32_i8, (4, false) for v_dot8_u32_u4. Functorless.
#define ROCJITSU_TRY_SIMD_VOP3P_DOT_INT(...)                                                       \
  if (::rocjitsu::amdgpu::try_execute_vop3p_dot_int_simd<__VA_ARGS__>(inst, wf))                   \
  return

/// VOP3P v_dot2_f32_f16 probe. Functorless / fixed-op.
/// VOP3P v_dot2_f32_{f16,bf16} SIMD probe. Arg: the half-precision widening
/// format (F16 or BF16) as a ::rocjitsu::amdgpu::Vop3pDotHalfFormat enumerator.
#define ROCJITSU_TRY_SIMD_VOP3P_DOT_F16(Fmt)                                                       \
  if (::rocjitsu::amdgpu::try_execute_vop3p_dot_f16_simd<                                          \
          ::rocjitsu::amdgpu::Vop3pDotHalfFormat::Fmt>(inst, wf))                                  \
  return

/// VOP3P mixed-sign integer dot probe (v_dot4_i32_iu8 / v_dot8_i32_iu4). Arg:
/// ElemBits (8 or 4). Per-operand sign read at runtime from inst.neg.
#define ROCJITSU_TRY_SIMD_VOP3P_DOT_INT_MIXED(ElemBits)                                            \
  if (::rocjitsu::amdgpu::try_execute_vop3p_dot_int_mixed_simd<ElemBits>(inst, wf))                \
  return

/// VOP2/VOP3 dst-accumulate integer dot probe (the "c" forms). Args:
/// (ElemBits, Vop3) — e.g. (8, true) for v_dot4c_i32_i8_vop3.
#define ROCJITSU_TRY_SIMD_DOTC_INT(...)                                                            \
  if (::rocjitsu::amdgpu::try_execute_dotc_int_simd<__VA_ARGS__>(inst, wf))                        \
  return

/// VOP2/VOP3 dst-accumulate f16 dot probe (v_dot2c_f32_f16). Arg: Vop3 bool.
#define ROCJITSU_TRY_SIMD_DOTC_F16(...)                                                            \
  if (::rocjitsu::amdgpu::try_execute_dotc_f16_simd<__VA_ARGS__>(inst, wf))                        \
  return

#endif // ROCJITSU_ISA_AMDGPU_SHARED_SIMD_GLUE_H_
