
ol_328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000288  00800100  000019bc  00001a50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000019bc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  00800388  00800388  00001cd8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001cd8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001d08  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000268  00000000  00000000  00001d48  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003846  00000000  00000000  00001fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a75  00000000  00000000  000057f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000022b9  00000000  00000000  0000626b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000968  00000000  00000000  00008524  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00007f59  00000000  00000000  00008e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000335e  00000000  00000000  00010de5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c0  00000000  00000000  00014143  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002fb3  00000000  00000000  00014403  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 27 0a 	jmp	0x144e	; 0x144e <__vector_1>
       8:	0c 94 b3 0a 	jmp	0x1566	; 0x1566 <__vector_2>
       c:	4a c0       	rjmp	.+148    	; 0xa2 <__bad_interrupt>
       e:	00 00       	nop
      10:	48 c0       	rjmp	.+144    	; 0xa2 <__bad_interrupt>
      12:	00 00       	nop
      14:	46 c0       	rjmp	.+140    	; 0xa2 <__bad_interrupt>
      16:	00 00       	nop
      18:	44 c0       	rjmp	.+136    	; 0xa2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	42 c0       	rjmp	.+132    	; 0xa2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	40 c0       	rjmp	.+128    	; 0xa2 <__bad_interrupt>
      22:	00 00       	nop
      24:	3e c0       	rjmp	.+124    	; 0xa2 <__bad_interrupt>
      26:	00 00       	nop
      28:	3c c0       	rjmp	.+120    	; 0xa2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0c 94 33 09 	jmp	0x1266	; 0x1266 <__vector_11>
      30:	38 c0       	rjmp	.+112    	; 0xa2 <__bad_interrupt>
      32:	00 00       	nop
      34:	36 c0       	rjmp	.+108    	; 0xa2 <__bad_interrupt>
      36:	00 00       	nop
      38:	34 c0       	rjmp	.+104    	; 0xa2 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	32 c0       	rjmp	.+100    	; 0xa2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	30 c0       	rjmp	.+96     	; 0xa2 <__bad_interrupt>
      42:	00 00       	nop
      44:	2e c0       	rjmp	.+92     	; 0xa2 <__bad_interrupt>
      46:	00 00       	nop
      48:	2c c0       	rjmp	.+88     	; 0xa2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	2a c0       	rjmp	.+84     	; 0xa2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	28 c0       	rjmp	.+80     	; 0xa2 <__bad_interrupt>
      52:	00 00       	nop
      54:	26 c0       	rjmp	.+76     	; 0xa2 <__bad_interrupt>
      56:	00 00       	nop
      58:	24 c0       	rjmp	.+72     	; 0xa2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	22 c0       	rjmp	.+68     	; 0xa2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	20 c0       	rjmp	.+64     	; 0xa2 <__bad_interrupt>
      62:	00 00       	nop
      64:	1e c0       	rjmp	.+60     	; 0xa2 <__bad_interrupt>
	...

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	13 e0       	ldi	r17, 0x03	; 3
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec eb       	ldi	r30, 0xBC	; 188
      7c:	f9 e1       	ldi	r31, 0x19	; 25
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a8 38       	cpi	r26, 0x88	; 136
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	23 e0       	ldi	r18, 0x03	; 3
      8c:	a8 e8       	ldi	r26, 0x88	; 136
      8e:	b3 e0       	ldi	r27, 0x03	; 3
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a6 39       	cpi	r26, 0x96	; 150
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <main>
      9e:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <_exit>

000000a2 <__bad_interrupt>:
      a2:	ae cf       	rjmp	.-164    	; 0x0 <__vectors>

000000a4 <ADC_Init>:
#include "adc.h"
//-------------
void ADC_Init(void) //initial

{
	ADCSRA |= (1<<ADEN) // adc enable ?????????? ????????????? ??? 
      a4:	ea e7       	ldi	r30, 0x7A	; 122
      a6:	f0 e0       	ldi	r31, 0x00	; 0
      a8:	80 81       	ld	r24, Z
      aa:	87 68       	ori	r24, 0x87	; 135
      ac:	80 83       	st	Z, r24
	| (1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);//divider 128 = 64kHz ???????? 128 = 64???
	
	//ADMUX |= (1<<REFS1)|(1<<REFS0); // inside ref voltage 1.1V  port ADC0 00, ref AVcc 01 ?????????? ???????? ?? 2,56?, ???? ADC0	
	ADMUX |= (0<<REFS1)|(1<<REFS0)|(0<<MUX1)|(0<<MUX0); // ref AVcc 01 ?????????? ???????? ?? 2,56?, ???? ADC0
      ae:	ec e7       	ldi	r30, 0x7C	; 124
      b0:	f0 e0       	ldi	r31, 0x00	; 0
      b2:	80 81       	ld	r24, Z
      b4:	80 64       	ori	r24, 0x40	; 64
      b6:	80 83       	st	Z, r24
      b8:	08 95       	ret

000000ba <ADC_convert>:
}
//-------------------------
//-------------------------
unsigned int ADC_convert (void)   //adc start counting process 
{
	ADCSRA |= (1<<ADSC); //start coversion (When the conversion is complete, it returns to zero). ???????? ??????????????
      ba:	ea e7       	ldi	r30, 0x7A	; 122
      bc:	f0 e0       	ldi	r31, 0x00	; 0
      be:	80 81       	ld	r24, Z
      c0:	80 64       	ori	r24, 0x40	; 64
      c2:	80 83       	st	Z, r24
	while((ADCSRA & (1<<ADSC))); //check, does the conversion finished ???????? ??????????? ?? ???????-???????? ??????????????
      c4:	80 81       	ld	r24, Z
      c6:	86 fd       	sbrc	r24, 6
      c8:	fd cf       	rjmp	.-6      	; 0xc4 <ADC_convert+0xa>
	return (unsigned int) ADC;	
      ca:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
      ce:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
}
      d2:	08 95       	ret

000000d4 <ADT_Init>:
#include "adt.h"
//-------------same as adc.c just for the ADC1
void ADT_Init(void) //initial

{
	ADCSRA |= (1<<ADEN) // adc enable ?????????? ????????????? ???
      d4:	ea e7       	ldi	r30, 0x7A	; 122
      d6:	f0 e0       	ldi	r31, 0x00	; 0
      d8:	80 81       	ld	r24, Z
      da:	87 68       	ori	r24, 0x87	; 135
      dc:	80 83       	st	Z, r24
	| (1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);//divider 128 = 64kHz ???????? 128 = 64???
	
	//ADMUX |= (1<<REFS1)|(1<<REFS0) |(1<<MUX0); // inside ref voltage 1.1V  port ADC1 0001 ?????????? ???????? ?? 2,56?, ???? ADC0
	ADMUX |= (0<<REFS1)|(1<<REFS0) |(0<<MUX1)|(1<<MUX0); // inside ref voltage 1.1V  port ADC1 0001 ?????????? ???????? ?? 2,56?, ???? ADC0
      de:	ec e7       	ldi	r30, 0x7C	; 124
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	80 81       	ld	r24, Z
      e4:	81 64       	ori	r24, 0x41	; 65
      e6:	80 83       	st	Z, r24
      e8:	08 95       	ret

000000ea <ADT_convert>:
}
//-------------------------
//-------------------------
unsigned int ADT_convert (void)   //adc start counting process
{
	ADCSRA |= (1<<ADSC); //start coversion (When the conversion is complete, it returns to zero). ???????? ??????????????
      ea:	ea e7       	ldi	r30, 0x7A	; 122
      ec:	f0 e0       	ldi	r31, 0x00	; 0
      ee:	80 81       	ld	r24, Z
      f0:	80 64       	ori	r24, 0x40	; 64
      f2:	80 83       	st	Z, r24
	while((ADCSRA & (1<<ADSC))); //check, does the conversion finished ???????? ??????????? ?? ???????-???????? ??????????????
      f4:	80 81       	ld	r24, Z
      f6:	86 fd       	sbrc	r24, 6
      f8:	fd cf       	rjmp	.-6      	; 0xf4 <ADT_convert+0xa>
	return (unsigned int) ADC;
      fa:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
      fe:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
}
     102:	08 95       	ret

00000104 <MeasurementEnable>:



//-----------------------------
void Timer (void)
{
     104:	57 9a       	sbi	0x0a, 7	; 10
     106:	5f 98       	cbi	0x0b, 7	; 11
     108:	5f 9a       	sbi	0x0b, 7	; 11
     10a:	2f ef       	ldi	r18, 0xFF	; 255
     10c:	89 e6       	ldi	r24, 0x69	; 105
     10e:	98 e1       	ldi	r25, 0x18	; 24
     110:	21 50       	subi	r18, 0x01	; 1
     112:	80 40       	sbci	r24, 0x00	; 0
     114:	90 40       	sbci	r25, 0x00	; 0
     116:	e1 f7       	brne	.-8      	; 0x110 <MeasurementEnable+0xc>
     118:	00 c0       	rjmp	.+0      	; 0x11a <MeasurementEnable+0x16>
     11a:	00 00       	nop
     11c:	1b b8       	out	0x0b, r1	; 11
     11e:	2f ef       	ldi	r18, 0xFF	; 255
     120:	89 e6       	ldi	r24, 0x69	; 105
     122:	98 e1       	ldi	r25, 0x18	; 24
     124:	21 50       	subi	r18, 0x01	; 1
     126:	80 40       	sbci	r24, 0x00	; 0
     128:	90 40       	sbci	r25, 0x00	; 0
     12a:	e1 f7       	brne	.-8      	; 0x124 <MeasurementEnable+0x20>
     12c:	00 c0       	rjmp	.+0      	; 0x12e <MeasurementEnable+0x2a>
     12e:	00 00       	nop
     130:	08 95       	ret

00000132 <ShiftRegister2>:
     132:	cf 93       	push	r28
     134:	84 b1       	in	r24, 0x04	; 4
     136:	8c 62       	ori	r24, 0x2C	; 44
     138:	84 b9       	out	0x04, r24	; 4
     13a:	85 b1       	in	r24, 0x05	; 5
     13c:	83 7d       	andi	r24, 0xD3	; 211
     13e:	85 b9       	out	0x05, r24	; 5
     140:	2b 9a       	sbi	0x05, 3	; 5
     142:	c9 e1       	ldi	r28, 0x19	; 25
     144:	2d 9a       	sbi	0x05, 5	; 5
     146:	2f ef       	ldi	r18, 0xFF	; 255
     148:	89 e6       	ldi	r24, 0x69	; 105
     14a:	98 e1       	ldi	r25, 0x18	; 24
     14c:	21 50       	subi	r18, 0x01	; 1
     14e:	80 40       	sbci	r24, 0x00	; 0
     150:	90 40       	sbci	r25, 0x00	; 0
     152:	e1 f7       	brne	.-8      	; 0x14c <ShiftRegister2+0x1a>
     154:	00 c0       	rjmp	.+0      	; 0x156 <ShiftRegister2+0x24>
     156:	00 00       	nop
     158:	15 b8       	out	0x05, r1	; 5
     15a:	2f ef       	ldi	r18, 0xFF	; 255
     15c:	89 e6       	ldi	r24, 0x69	; 105
     15e:	98 e1       	ldi	r25, 0x18	; 24
     160:	21 50       	subi	r18, 0x01	; 1
     162:	80 40       	sbci	r24, 0x00	; 0
     164:	90 40       	sbci	r25, 0x00	; 0
     166:	e1 f7       	brne	.-8      	; 0x160 <ShiftRegister2+0x2e>
     168:	00 c0       	rjmp	.+0      	; 0x16a <ShiftRegister2+0x38>
     16a:	00 00       	nop
     16c:	2a 9a       	sbi	0x05, 2	; 5
     16e:	2f ef       	ldi	r18, 0xFF	; 255
     170:	89 e6       	ldi	r24, 0x69	; 105
     172:	98 e1       	ldi	r25, 0x18	; 24
     174:	21 50       	subi	r18, 0x01	; 1
     176:	80 40       	sbci	r24, 0x00	; 0
     178:	90 40       	sbci	r25, 0x00	; 0
     17a:	e1 f7       	brne	.-8      	; 0x174 <ShiftRegister2+0x42>
     17c:	00 c0       	rjmp	.+0      	; 0x17e <ShiftRegister2+0x4c>
     17e:	00 00       	nop
     180:	2a 98       	cbi	0x05, 2	; 5
     182:	2f ef       	ldi	r18, 0xFF	; 255
     184:	89 e6       	ldi	r24, 0x69	; 105
     186:	98 e1       	ldi	r25, 0x18	; 24
     188:	21 50       	subi	r18, 0x01	; 1
     18a:	80 40       	sbci	r24, 0x00	; 0
     18c:	90 40       	sbci	r25, 0x00	; 0
     18e:	e1 f7       	brne	.-8      	; 0x188 <ShiftRegister2+0x56>
     190:	00 c0       	rjmp	.+0      	; 0x192 <ShiftRegister2+0x60>
     192:	00 00       	nop
     194:	b7 df       	rcall	.-146    	; 0x104 <MeasurementEnable>
     196:	c1 50       	subi	r28, 0x01	; 1
     198:	a9 f6       	brne	.-86     	; 0x144 <ShiftRegister2+0x12>
     19a:	cf 91       	pop	r28
     19c:	08 95       	ret

0000019e <Blink_13>:
     19e:	25 9a       	sbi	0x04, 5	; 4
     1a0:	90 e0       	ldi	r25, 0x00	; 0
     1a2:	18 16       	cp	r1, r24
     1a4:	19 06       	cpc	r1, r25
     1a6:	2c f5       	brge	.+74     	; 0x1f2 <Blink_13+0x54>
     1a8:	20 e0       	ldi	r18, 0x00	; 0
     1aa:	30 e0       	ldi	r19, 0x00	; 0
     1ac:	40 e2       	ldi	r20, 0x20	; 32
     1ae:	5f ef       	ldi	r21, 0xFF	; 255
     1b0:	69 e6       	ldi	r22, 0x69	; 105
     1b2:	78 e1       	ldi	r23, 0x18	; 24
     1b4:	51 50       	subi	r21, 0x01	; 1
     1b6:	60 40       	sbci	r22, 0x00	; 0
     1b8:	70 40       	sbci	r23, 0x00	; 0
     1ba:	e1 f7       	brne	.-8      	; 0x1b4 <Blink_13+0x16>
     1bc:	00 c0       	rjmp	.+0      	; 0x1be <Blink_13+0x20>
     1be:	00 00       	nop
     1c0:	45 b9       	out	0x05, r20	; 5
     1c2:	5f ef       	ldi	r21, 0xFF	; 255
     1c4:	63 ed       	ldi	r22, 0xD3	; 211
     1c6:	70 e3       	ldi	r23, 0x30	; 48
     1c8:	51 50       	subi	r21, 0x01	; 1
     1ca:	60 40       	sbci	r22, 0x00	; 0
     1cc:	70 40       	sbci	r23, 0x00	; 0
     1ce:	e1 f7       	brne	.-8      	; 0x1c8 <Blink_13+0x2a>
     1d0:	00 c0       	rjmp	.+0      	; 0x1d2 <Blink_13+0x34>
     1d2:	00 00       	nop
     1d4:	15 b8       	out	0x05, r1	; 5
     1d6:	5f ef       	ldi	r21, 0xFF	; 255
     1d8:	69 e6       	ldi	r22, 0x69	; 105
     1da:	78 e1       	ldi	r23, 0x18	; 24
     1dc:	51 50       	subi	r21, 0x01	; 1
     1de:	60 40       	sbci	r22, 0x00	; 0
     1e0:	70 40       	sbci	r23, 0x00	; 0
     1e2:	e1 f7       	brne	.-8      	; 0x1dc <Blink_13+0x3e>
     1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <Blink_13+0x48>
     1e6:	00 00       	nop
     1e8:	2f 5f       	subi	r18, 0xFF	; 255
     1ea:	3f 4f       	sbci	r19, 0xFF	; 255
     1ec:	28 17       	cp	r18, r24
     1ee:	39 07       	cpc	r19, r25
     1f0:	f1 f6       	brne	.-68     	; 0x1ae <Blink_13+0x10>
     1f2:	08 95       	ret

000001f4 <Blink_red_n>:
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	18 16       	cp	r1, r24
     1f8:	19 06       	cpc	r1, r25
     1fa:	2c f5       	brge	.+74     	; 0x246 <Blink_red_n+0x52>
     1fc:	20 e0       	ldi	r18, 0x00	; 0
     1fe:	30 e0       	ldi	r19, 0x00	; 0
     200:	42 e0       	ldi	r20, 0x02	; 2
     202:	5f ef       	ldi	r21, 0xFF	; 255
     204:	65 ea       	ldi	r22, 0xA5	; 165
     206:	7e e0       	ldi	r23, 0x0E	; 14
     208:	51 50       	subi	r21, 0x01	; 1
     20a:	60 40       	sbci	r22, 0x00	; 0
     20c:	70 40       	sbci	r23, 0x00	; 0
     20e:	e1 f7       	brne	.-8      	; 0x208 <Blink_red_n+0x14>
     210:	00 c0       	rjmp	.+0      	; 0x212 <Blink_red_n+0x1e>
     212:	00 00       	nop
     214:	45 b9       	out	0x05, r20	; 5
     216:	5f ef       	ldi	r21, 0xFF	; 255
     218:	65 ea       	ldi	r22, 0xA5	; 165
     21a:	7e e0       	ldi	r23, 0x0E	; 14
     21c:	51 50       	subi	r21, 0x01	; 1
     21e:	60 40       	sbci	r22, 0x00	; 0
     220:	70 40       	sbci	r23, 0x00	; 0
     222:	e1 f7       	brne	.-8      	; 0x21c <Blink_red_n+0x28>
     224:	00 c0       	rjmp	.+0      	; 0x226 <Blink_red_n+0x32>
     226:	00 00       	nop
     228:	15 b8       	out	0x05, r1	; 5
     22a:	5f ef       	ldi	r21, 0xFF	; 255
     22c:	65 ea       	ldi	r22, 0xA5	; 165
     22e:	7e e0       	ldi	r23, 0x0E	; 14
     230:	51 50       	subi	r21, 0x01	; 1
     232:	60 40       	sbci	r22, 0x00	; 0
     234:	70 40       	sbci	r23, 0x00	; 0
     236:	e1 f7       	brne	.-8      	; 0x230 <Blink_red_n+0x3c>
     238:	00 c0       	rjmp	.+0      	; 0x23a <Blink_red_n+0x46>
     23a:	00 00       	nop
     23c:	2f 5f       	subi	r18, 0xFF	; 255
     23e:	3f 4f       	sbci	r19, 0xFF	; 255
     240:	28 17       	cp	r18, r24
     242:	39 07       	cpc	r19, r25
     244:	f1 f6       	brne	.-68     	; 0x202 <Blink_red_n+0xe>
     246:	08 95       	ret

00000248 <Blink_yellow_n>:
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	18 16       	cp	r1, r24
     24c:	19 06       	cpc	r1, r25
     24e:	2c f5       	brge	.+74     	; 0x29a <Blink_yellow_n+0x52>
     250:	20 e0       	ldi	r18, 0x00	; 0
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	41 e0       	ldi	r20, 0x01	; 1
     256:	5f ef       	ldi	r21, 0xFF	; 255
     258:	63 ec       	ldi	r22, 0xC3	; 195
     25a:	79 e0       	ldi	r23, 0x09	; 9
     25c:	51 50       	subi	r21, 0x01	; 1
     25e:	60 40       	sbci	r22, 0x00	; 0
     260:	70 40       	sbci	r23, 0x00	; 0
     262:	e1 f7       	brne	.-8      	; 0x25c <Blink_yellow_n+0x14>
     264:	00 c0       	rjmp	.+0      	; 0x266 <Blink_yellow_n+0x1e>
     266:	00 00       	nop
     268:	45 b9       	out	0x05, r20	; 5
     26a:	5f ef       	ldi	r21, 0xFF	; 255
     26c:	63 ec       	ldi	r22, 0xC3	; 195
     26e:	79 e0       	ldi	r23, 0x09	; 9
     270:	51 50       	subi	r21, 0x01	; 1
     272:	60 40       	sbci	r22, 0x00	; 0
     274:	70 40       	sbci	r23, 0x00	; 0
     276:	e1 f7       	brne	.-8      	; 0x270 <Blink_yellow_n+0x28>
     278:	00 c0       	rjmp	.+0      	; 0x27a <Blink_yellow_n+0x32>
     27a:	00 00       	nop
     27c:	15 b8       	out	0x05, r1	; 5
     27e:	5f ef       	ldi	r21, 0xFF	; 255
     280:	63 ec       	ldi	r22, 0xC3	; 195
     282:	79 e0       	ldi	r23, 0x09	; 9
     284:	51 50       	subi	r21, 0x01	; 1
     286:	60 40       	sbci	r22, 0x00	; 0
     288:	70 40       	sbci	r23, 0x00	; 0
     28a:	e1 f7       	brne	.-8      	; 0x284 <Blink_yellow_n+0x3c>
     28c:	00 c0       	rjmp	.+0      	; 0x28e <Blink_yellow_n+0x46>
     28e:	00 00       	nop
     290:	2f 5f       	subi	r18, 0xFF	; 255
     292:	3f 4f       	sbci	r19, 0xFF	; 255
     294:	28 17       	cp	r18, r24
     296:	39 07       	cpc	r19, r25
     298:	f1 f6       	brne	.-68     	; 0x256 <Blink_yellow_n+0xe>
     29a:	08 95       	ret

0000029c <Blink_green_n>:
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	18 16       	cp	r1, r24
     2a0:	19 06       	cpc	r1, r25
     2a2:	9c f4       	brge	.+38     	; 0x2ca <Blink_green_n+0x2e>
     2a4:	20 e0       	ldi	r18, 0x00	; 0
     2a6:	30 e0       	ldi	r19, 0x00	; 0
     2a8:	40 e8       	ldi	r20, 0x80	; 128
     2aa:	4b b9       	out	0x0b, r20	; 11
     2ac:	5f ef       	ldi	r21, 0xFF	; 255
     2ae:	69 ef       	ldi	r22, 0xF9	; 249
     2b0:	70 e0       	ldi	r23, 0x00	; 0
     2b2:	51 50       	subi	r21, 0x01	; 1
     2b4:	60 40       	sbci	r22, 0x00	; 0
     2b6:	70 40       	sbci	r23, 0x00	; 0
     2b8:	e1 f7       	brne	.-8      	; 0x2b2 <Blink_green_n+0x16>
     2ba:	00 c0       	rjmp	.+0      	; 0x2bc <Blink_green_n+0x20>
     2bc:	00 00       	nop
     2be:	1b b8       	out	0x0b, r1	; 11
     2c0:	2f 5f       	subi	r18, 0xFF	; 255
     2c2:	3f 4f       	sbci	r19, 0xFF	; 255
     2c4:	28 17       	cp	r18, r24
     2c6:	39 07       	cpc	r19, r25
     2c8:	81 f7       	brne	.-32     	; 0x2aa <Blink_green_n+0xe>
     2ca:	08 95       	ret

000002cc <ERROR1>:
     2cc:	83 e0       	ldi	r24, 0x03	; 3
     2ce:	bc cf       	rjmp	.-136    	; 0x248 <Blink_yellow_n>
     2d0:	08 95       	ret

000002d2 <ERROR2>:
     2d2:	86 e0       	ldi	r24, 0x06	; 6
     2d4:	b9 cf       	rjmp	.-142    	; 0x248 <Blink_yellow_n>
     2d6:	08 95       	ret

000002d8 <ERROR3>:
     2d8:	89 e0       	ldi	r24, 0x09	; 9
     2da:	b6 cf       	rjmp	.-148    	; 0x248 <Blink_yellow_n>
     2dc:	08 95       	ret

000002de <I2C_Start>:
     2de:	84 ea       	ldi	r24, 0xA4	; 164
     2e0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     2e4:	ec eb       	ldi	r30, 0xBC	; 188
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	80 81       	ld	r24, Z
     2ea:	88 23       	and	r24, r24
     2ec:	ec f7       	brge	.-6      	; 0x2e8 <I2C_Start+0xa>
     2ee:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     2f2:	88 7f       	andi	r24, 0xF8	; 248
     2f4:	88 30       	cpi	r24, 0x08	; 8
     2f6:	09 f0       	breq	.+2      	; 0x2fa <I2C_Start+0x1c>
     2f8:	e9 cf       	rjmp	.-46     	; 0x2cc <ERROR1>
     2fa:	08 95       	ret

000002fc <I2C_SLA_W>:
     2fc:	88 e7       	ldi	r24, 0x78	; 120
     2fe:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     302:	84 e8       	ldi	r24, 0x84	; 132
     304:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     308:	ec eb       	ldi	r30, 0xBC	; 188
     30a:	f0 e0       	ldi	r31, 0x00	; 0
     30c:	80 81       	ld	r24, Z
     30e:	88 23       	and	r24, r24
     310:	ec f7       	brge	.-6      	; 0x30c <I2C_SLA_W+0x10>
     312:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     316:	88 7f       	andi	r24, 0xF8	; 248
     318:	88 31       	cpi	r24, 0x18	; 24
     31a:	09 f0       	breq	.+2      	; 0x31e <I2C_SLA_W+0x22>
     31c:	da cf       	rjmp	.-76     	; 0x2d2 <ERROR2>
     31e:	08 95       	ret

00000320 <I2C_cnt_COM>:
     320:	80 e8       	ldi	r24, 0x80	; 128
     322:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     326:	84 e8       	ldi	r24, 0x84	; 132
     328:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     32c:	ec eb       	ldi	r30, 0xBC	; 188
     32e:	f0 e0       	ldi	r31, 0x00	; 0
     330:	80 81       	ld	r24, Z
     332:	88 23       	and	r24, r24
     334:	ec f7       	brge	.-6      	; 0x330 <I2C_cnt_COM+0x10>
     336:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     33a:	88 7f       	andi	r24, 0xF8	; 248
     33c:	88 32       	cpi	r24, 0x28	; 40
     33e:	09 f0       	breq	.+2      	; 0x342 <I2C_cnt_COM+0x22>
     340:	cb cf       	rjmp	.-106    	; 0x2d8 <ERROR3>
     342:	08 95       	ret

00000344 <I2C_cnt_DATA>:
     344:	80 ec       	ldi	r24, 0xC0	; 192
     346:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     34a:	84 e8       	ldi	r24, 0x84	; 132
     34c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     350:	ec eb       	ldi	r30, 0xBC	; 188
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	80 81       	ld	r24, Z
     356:	88 23       	and	r24, r24
     358:	ec f7       	brge	.-6      	; 0x354 <I2C_cnt_DATA+0x10>
     35a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     35e:	88 7f       	andi	r24, 0xF8	; 248
     360:	88 32       	cpi	r24, 0x28	; 40
     362:	09 f0       	breq	.+2      	; 0x366 <I2C_cnt_DATA+0x22>
     364:	b9 cf       	rjmp	.-142    	; 0x2d8 <ERROR3>
     366:	08 95       	ret

00000368 <I2C_DATA>:
     368:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <data>
     36c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     370:	84 e8       	ldi	r24, 0x84	; 132
     372:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     376:	ec eb       	ldi	r30, 0xBC	; 188
     378:	f0 e0       	ldi	r31, 0x00	; 0
     37a:	80 81       	ld	r24, Z
     37c:	88 23       	and	r24, r24
     37e:	ec f7       	brge	.-6      	; 0x37a <I2C_DATA+0x12>
     380:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     384:	88 7f       	andi	r24, 0xF8	; 248
     386:	88 32       	cpi	r24, 0x28	; 40
     388:	09 f0       	breq	.+2      	; 0x38c <I2C_DATA+0x24>
     38a:	a6 cf       	rjmp	.-180    	; 0x2d8 <ERROR3>
     38c:	08 95       	ret

0000038e <SetPgAddr>:
     38e:	cf 93       	push	r28
     390:	df 93       	push	r29
     392:	d8 2f       	mov	r29, r24
     394:	c6 2f       	mov	r28, r22
     396:	c4 df       	rcall	.-120    	; 0x320 <I2C_cnt_COM>
     398:	82 e2       	ldi	r24, 0x22	; 34
     39a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     39e:	e4 df       	rcall	.-56     	; 0x368 <I2C_DATA>
     3a0:	bf df       	rcall	.-130    	; 0x320 <I2C_cnt_COM>
     3a2:	d0 93 34 02 	sts	0x0234, r29	; 0x800234 <data>
     3a6:	e0 df       	rcall	.-64     	; 0x368 <I2C_DATA>
     3a8:	bb df       	rcall	.-138    	; 0x320 <I2C_cnt_COM>
     3aa:	c0 93 34 02 	sts	0x0234, r28	; 0x800234 <data>
     3ae:	dc df       	rcall	.-72     	; 0x368 <I2C_DATA>
     3b0:	df 91       	pop	r29
     3b2:	cf 91       	pop	r28
     3b4:	08 95       	ret

000003b6 <SetClmAddr>:
     3b6:	cf 93       	push	r28
     3b8:	df 93       	push	r29
     3ba:	d8 2f       	mov	r29, r24
     3bc:	c6 2f       	mov	r28, r22
     3be:	b0 df       	rcall	.-160    	; 0x320 <I2C_cnt_COM>
     3c0:	81 e2       	ldi	r24, 0x21	; 33
     3c2:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     3c6:	d0 df       	rcall	.-96     	; 0x368 <I2C_DATA>
     3c8:	ab df       	rcall	.-170    	; 0x320 <I2C_cnt_COM>
     3ca:	d0 93 34 02 	sts	0x0234, r29	; 0x800234 <data>
     3ce:	cc df       	rcall	.-104    	; 0x368 <I2C_DATA>
     3d0:	a7 df       	rcall	.-178    	; 0x320 <I2C_cnt_COM>
     3d2:	c0 93 34 02 	sts	0x0234, r28	; 0x800234 <data>
     3d6:	c8 df       	rcall	.-112    	; 0x368 <I2C_DATA>
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <Reset>:
     3de:	a0 df       	rcall	.-192    	; 0x320 <I2C_cnt_COM>
     3e0:	8f e7       	ldi	r24, 0x7F	; 127
     3e2:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     3e6:	c0 df       	rcall	.-128    	; 0x368 <I2C_DATA>
     3e8:	9b df       	rcall	.-202    	; 0x320 <I2C_cnt_COM>
     3ea:	80 e2       	ldi	r24, 0x20	; 32
     3ec:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     3f0:	bb df       	rcall	.-138    	; 0x368 <I2C_DATA>
     3f2:	96 df       	rcall	.-212    	; 0x320 <I2C_cnt_COM>
     3f4:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <data>
     3f8:	b7 df       	rcall	.-146    	; 0x368 <I2C_DATA>
     3fa:	67 e0       	ldi	r22, 0x07	; 7
     3fc:	80 e0       	ldi	r24, 0x00	; 0
     3fe:	c7 df       	rcall	.-114    	; 0x38e <SetPgAddr>
     400:	6f e7       	ldi	r22, 0x7F	; 127
     402:	80 e0       	ldi	r24, 0x00	; 0
     404:	d8 df       	rcall	.-80     	; 0x3b6 <SetClmAddr>
     406:	8c df       	rcall	.-232    	; 0x320 <I2C_cnt_COM>
     408:	80 e4       	ldi	r24, 0x40	; 64
     40a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     40e:	ac df       	rcall	.-168    	; 0x368 <I2C_DATA>
     410:	87 df       	rcall	.-242    	; 0x320 <I2C_cnt_COM>
     412:	84 ea       	ldi	r24, 0xA4	; 164
     414:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     418:	a7 df       	rcall	.-178    	; 0x368 <I2C_DATA>
     41a:	82 df       	rcall	.-252    	; 0x320 <I2C_cnt_COM>
     41c:	86 ea       	ldi	r24, 0xA6	; 166
     41e:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     422:	a2 df       	rcall	.-188    	; 0x368 <I2C_DATA>
     424:	2f ef       	ldi	r18, 0xFF	; 255
     426:	82 e1       	ldi	r24, 0x12	; 18
     428:	91 e0       	ldi	r25, 0x01	; 1
     42a:	21 50       	subi	r18, 0x01	; 1
     42c:	80 40       	sbci	r24, 0x00	; 0
     42e:	90 40       	sbci	r25, 0x00	; 0
     430:	e1 f7       	brne	.-8      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     432:	00 c0       	rjmp	.+0      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     434:	00 00       	nop
     436:	08 95       	ret

00000438 <Char1>:
     438:	1f 93       	push	r17
     43a:	cf 93       	push	r28
     43c:	df 93       	push	r29
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	ec 01       	movw	r28, r24
     442:	cc 0f       	add	r28, r28
     444:	dd 1f       	adc	r29, r29
     446:	c8 0f       	add	r28, r24
     448:	d9 1f       	adc	r29, r25
     44a:	cc 0f       	add	r28, r28
     44c:	dd 1f       	adc	r29, r29
     44e:	cf 5f       	subi	r28, 0xFF	; 255
     450:	de 4f       	sbci	r29, 0xFE	; 254
     452:	10 e0       	ldi	r17, 0x00	; 0
     454:	77 df       	rcall	.-274    	; 0x344 <I2C_cnt_DATA>
     456:	89 91       	ld	r24, Y+
     458:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
     45c:	85 df       	rcall	.-246    	; 0x368 <I2C_DATA>
     45e:	1f 5f       	subi	r17, 0xFF	; 255
     460:	16 30       	cpi	r17, 0x06	; 6
     462:	c1 f7       	brne	.-16     	; 0x454 <Char1+0x1c>
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	1a df       	rcall	.-460    	; 0x29c <Blink_green_n>
     468:	df 91       	pop	r29
     46a:	cf 91       	pop	r28
     46c:	1f 91       	pop	r17
     46e:	08 95       	ret

00000470 <VoltTempCalc1>:
     470:	af 92       	push	r10
     472:	bf 92       	push	r11
     474:	cf 92       	push	r12
     476:	df 92       	push	r13
     478:	ef 92       	push	r14
     47a:	ff 92       	push	r15
     47c:	0f 93       	push	r16
     47e:	1f 93       	push	r17
     480:	cf 93       	push	r28
     482:	df 93       	push	r29
     484:	cd b7       	in	r28, 0x3d	; 61
     486:	de b7       	in	r29, 0x3e	; 62
     488:	cd 5a       	subi	r28, 0xAD	; 173
     48a:	d1 09       	sbc	r29, r1
     48c:	0f b6       	in	r0, 0x3f	; 63
     48e:	f8 94       	cli
     490:	de bf       	out	0x3e, r29	; 62
     492:	0f be       	out	0x3f, r0	; 63
     494:	cd bf       	out	0x3d, r28	; 61
     496:	26 e6       	ldi	r18, 0x66	; 102
     498:	e5 e3       	ldi	r30, 0x35	; 53
     49a:	f2 e0       	ldi	r31, 0x02	; 2
     49c:	de 01       	movw	r26, r28
     49e:	11 96       	adiw	r26, 0x01	; 1
     4a0:	01 90       	ld	r0, Z+
     4a2:	0d 92       	st	X+, r0
     4a4:	2a 95       	dec	r18
     4a6:	e1 f7       	brne	.-8      	; 0x4a0 <VoltTempCalc1+0x30>
     4a8:	23 e3       	ldi	r18, 0x33	; 51
     4aa:	eb e9       	ldi	r30, 0x9B	; 155
     4ac:	f2 e0       	ldi	r31, 0x02	; 2
     4ae:	de 01       	movw	r26, r28
     4b0:	a9 59       	subi	r26, 0x99	; 153
     4b2:	bf 4f       	sbci	r27, 0xFF	; 255
     4b4:	01 90       	ld	r0, Z+
     4b6:	0d 92       	st	X+, r0
     4b8:	2a 95       	dec	r18
     4ba:	e1 f7       	brne	.-8      	; 0x4b4 <VoltTempCalc1+0x44>
     4bc:	fe 01       	movw	r30, r28
     4be:	e6 56       	subi	r30, 0x66	; 102
     4c0:	ff 4f       	sbci	r31, 0xFF	; 255
     4c2:	2a e0       	ldi	r18, 0x0A	; 10
     4c4:	df 01       	movw	r26, r30
     4c6:	32 2f       	mov	r19, r18
     4c8:	1d 92       	st	X+, r1
     4ca:	3a 95       	dec	r19
     4cc:	e9 f7       	brne	.-6      	; 0x4c8 <VoltTempCalc1+0x58>
     4ce:	3a 96       	adiw	r30, 0x0a	; 10
     4d0:	df 01       	movw	r26, r30
     4d2:	1d 92       	st	X+, r1
     4d4:	2a 95       	dec	r18
     4d6:	e9 f7       	brne	.-6      	; 0x4d2 <VoltTempCalc1+0x62>
     4d8:	29 81       	ldd	r18, Y+1	; 0x01
     4da:	3a 81       	ldd	r19, Y+2	; 0x02
     4dc:	28 17       	cp	r18, r24
     4de:	39 07       	cpc	r19, r25
     4e0:	48 f0       	brcs	.+18     	; 0x4f4 <VoltTempCalc1+0x84>
     4e2:	e1 5a       	subi	r30, 0xA1	; 161
     4e4:	f1 09       	sbc	r31, r1
     4e6:	11 e0       	ldi	r17, 0x01	; 1
     4e8:	21 91       	ld	r18, Z+
     4ea:	31 91       	ld	r19, Z+
     4ec:	28 17       	cp	r18, r24
     4ee:	39 07       	cpc	r19, r25
     4f0:	48 f4       	brcc	.+18     	; 0x504 <VoltTempCalc1+0x94>
     4f2:	01 c0       	rjmp	.+2      	; 0x4f6 <VoltTempCalc1+0x86>
     4f4:	10 e0       	ldi	r17, 0x00	; 0
     4f6:	ef e9       	ldi	r30, 0x9F	; 159
     4f8:	ff e0       	ldi	r31, 0x0F	; 15
     4fa:	31 97       	sbiw	r30, 0x01	; 1
     4fc:	f1 f7       	brne	.-4      	; 0x4fa <VoltTempCalc1+0x8a>
     4fe:	00 c0       	rjmp	.+0      	; 0x500 <VoltTempCalc1+0x90>
     500:	00 00       	nop
     502:	03 c0       	rjmp	.+6      	; 0x50a <VoltTempCalc1+0x9a>
     504:	1f 5f       	subi	r17, 0xFF	; 255
     506:	13 33       	cpi	r17, 0x33	; 51
     508:	79 f7       	brne	.-34     	; 0x4e8 <VoltTempCalc1+0x78>
     50a:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <n>
     50e:	68 2f       	mov	r22, r24
     510:	3e df       	rcall	.-388    	; 0x38e <SetPgAddr>
     512:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <n>
     516:	98 2f       	mov	r25, r24
     518:	99 0f       	add	r25, r25
     51a:	6a e5       	ldi	r22, 0x5A	; 90
     51c:	89 0f       	add	r24, r25
     51e:	4b df       	rcall	.-362    	; 0x3b6 <SetClmAddr>
     520:	e1 2e       	mov	r14, r17
     522:	f1 2c       	mov	r15, r1
     524:	e7 e6       	ldi	r30, 0x67	; 103
     526:	f0 e0       	ldi	r31, 0x00	; 0
     528:	ec 0f       	add	r30, r28
     52a:	fd 1f       	adc	r31, r29
     52c:	ee 0d       	add	r30, r14
     52e:	ff 1d       	adc	r31, r15
     530:	10 81       	ld	r17, Z
     532:	91 2f       	mov	r25, r17
     534:	90 95       	com	r25
     536:	99 1f       	adc	r25, r25
     538:	99 27       	eor	r25, r25
     53a:	99 1f       	adc	r25, r25
     53c:	82 e3       	ldi	r24, 0x32	; 50
     53e:	89 1b       	sub	r24, r25
     540:	7b df       	rcall	.-266    	; 0x438 <Char1>
     542:	4a e0       	ldi	r20, 0x0A	; 10
     544:	be 01       	movw	r22, r28
     546:	66 56       	subi	r22, 0x66	; 102
     548:	7f 4f       	sbci	r23, 0xFF	; 255
     54a:	81 2f       	mov	r24, r17
     54c:	11 0f       	add	r17, r17
     54e:	99 0b       	sbc	r25, r25
     550:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__itoa_ncheck>
     554:	8e 01       	movw	r16, r28
     556:	06 56       	subi	r16, 0x66	; 102
     558:	1f 4f       	sbci	r17, 0xFF	; 255
     55a:	68 01       	movw	r12, r16
     55c:	f3 e0       	ldi	r31, 0x03	; 3
     55e:	cf 0e       	add	r12, r31
     560:	d1 1c       	adc	r13, r1
     562:	d8 01       	movw	r26, r16
     564:	8d 91       	ld	r24, X+
     566:	8d 01       	movw	r16, r26
     568:	90 ed       	ldi	r25, 0xD0	; 208
     56a:	98 0f       	add	r25, r24
     56c:	9a 30       	cpi	r25, 0x0A	; 10
     56e:	10 f4       	brcc	.+4      	; 0x574 <VoltTempCalc1+0x104>
     570:	8f 52       	subi	r24, 0x2F	; 47
     572:	01 c0       	rjmp	.+2      	; 0x576 <VoltTempCalc1+0x106>
     574:	80 e3       	ldi	r24, 0x30	; 48
     576:	60 df       	rcall	.-320    	; 0x438 <Char1>
     578:	0c 15       	cp	r16, r12
     57a:	1d 05       	cpc	r17, r13
     57c:	91 f7       	brne	.-28     	; 0x562 <VoltTempCalc1+0xf2>
     57e:	80 e3       	ldi	r24, 0x30	; 48
     580:	5b df       	rcall	.-330    	; 0x438 <Char1>
     582:	80 e3       	ldi	r24, 0x30	; 48
     584:	59 df       	rcall	.-334    	; 0x438 <Char1>
     586:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <n>
     58a:	68 2f       	mov	r22, r24
     58c:	00 df       	rcall	.-512    	; 0x38e <SetPgAddr>
     58e:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <n>
     592:	98 2f       	mov	r25, r24
     594:	99 0f       	add	r25, r25
     596:	89 0f       	add	r24, r25
     598:	64 e6       	ldi	r22, 0x64	; 100
     59a:	85 5e       	subi	r24, 0xE5	; 229
     59c:	0c df       	rcall	.-488    	; 0x3b6 <SetClmAddr>
     59e:	6e 01       	movw	r12, r28
     5a0:	b4 ea       	ldi	r27, 0xA4	; 164
     5a2:	cb 0e       	add	r12, r27
     5a4:	d1 1c       	adc	r13, r1
     5a6:	56 01       	movw	r10, r12
     5a8:	e4 e0       	ldi	r30, 0x04	; 4
     5aa:	ae 0e       	add	r10, r30
     5ac:	b1 1c       	adc	r11, r1
     5ae:	87 01       	movw	r16, r14
     5b0:	00 0f       	add	r16, r16
     5b2:	11 1f       	adc	r17, r17
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	8c 0f       	add	r24, r28
     5ba:	9d 1f       	adc	r25, r29
     5bc:	08 0f       	add	r16, r24
     5be:	19 1f       	adc	r17, r25
     5c0:	4a e0       	ldi	r20, 0x0A	; 10
     5c2:	be 01       	movw	r22, r28
     5c4:	6c 55       	subi	r22, 0x5C	; 92
     5c6:	7f 4f       	sbci	r23, 0xFF	; 255
     5c8:	d8 01       	movw	r26, r16
     5ca:	8d 91       	ld	r24, X+
     5cc:	9c 91       	ld	r25, X
     5ce:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__itoa_ncheck>
     5d2:	f6 01       	movw	r30, r12
     5d4:	81 91       	ld	r24, Z+
     5d6:	6f 01       	movw	r12, r30
     5d8:	8f 52       	subi	r24, 0x2F	; 47
     5da:	2e df       	rcall	.-420    	; 0x438 <Char1>
     5dc:	ca 14       	cp	r12, r10
     5de:	db 04       	cpc	r13, r11
     5e0:	79 f7       	brne	.-34     	; 0x5c0 <VoltTempCalc1+0x150>
     5e2:	80 e3       	ldi	r24, 0x30	; 48
     5e4:	29 df       	rcall	.-430    	; 0x438 <Char1>
     5e6:	80 e3       	ldi	r24, 0x30	; 48
     5e8:	27 df       	rcall	.-434    	; 0x438 <Char1>
     5ea:	c3 55       	subi	r28, 0x53	; 83
     5ec:	df 4f       	sbci	r29, 0xFF	; 255
     5ee:	0f b6       	in	r0, 0x3f	; 63
     5f0:	f8 94       	cli
     5f2:	de bf       	out	0x3e, r29	; 62
     5f4:	0f be       	out	0x3f, r0	; 63
     5f6:	cd bf       	out	0x3d, r28	; 61
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	1f 91       	pop	r17
     5fe:	0f 91       	pop	r16
     600:	ff 90       	pop	r15
     602:	ef 90       	pop	r14
     604:	df 90       	pop	r13
     606:	cf 90       	pop	r12
     608:	bf 90       	pop	r11
     60a:	af 90       	pop	r10
     60c:	08 95       	ret

0000060e <Banner>:
     60e:	df 92       	push	r13
     610:	ef 92       	push	r14
     612:	ff 92       	push	r15
     614:	0f 93       	push	r16
     616:	1f 93       	push	r17
     618:	cf 93       	push	r28
     61a:	df 93       	push	r29
     61c:	cd b7       	in	r28, 0x3d	; 61
     61e:	de b7       	in	r29, 0x3e	; 62
     620:	27 97       	sbiw	r28, 0x07	; 7
     622:	0f b6       	in	r0, 0x3f	; 63
     624:	f8 94       	cli
     626:	de bf       	out	0x3e, r29	; 62
     628:	0f be       	out	0x3f, r0	; 63
     62a:	cd bf       	out	0x3d, r28	; 61
     62c:	6f e7       	ldi	r22, 0x7F	; 127
     62e:	85 e5       	ldi	r24, 0x55	; 85
     630:	c2 de       	rcall	.-636    	; 0x3b6 <SetClmAddr>
     632:	67 e0       	ldi	r22, 0x07	; 7
     634:	87 e0       	ldi	r24, 0x07	; 7
     636:	ab de       	rcall	.-682    	; 0x38e <SetPgAddr>
     638:	87 e0       	ldi	r24, 0x07	; 7
     63a:	ec e2       	ldi	r30, 0x2C	; 44
     63c:	f3 e0       	ldi	r31, 0x03	; 3
     63e:	de 01       	movw	r26, r28
     640:	11 96       	adiw	r26, 0x01	; 1
     642:	01 90       	ld	r0, Z+
     644:	0d 92       	st	X+, r0
     646:	8a 95       	dec	r24
     648:	e1 f7       	brne	.-8      	; 0x642 <Banner+0x34>
     64a:	89 81       	ldd	r24, Y+1	; 0x01
     64c:	8f 52       	subi	r24, 0x2F	; 47
     64e:	7e 01       	movw	r14, r28
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	e9 0e       	add	r14, r25
     654:	f1 1c       	adc	r15, r1
     656:	10 e0       	ldi	r17, 0x00	; 0
     658:	01 e0       	ldi	r16, 0x01	; 1
     65a:	d1 2c       	mov	r13, r1
     65c:	14 c0       	rjmp	.+40     	; 0x686 <Banner+0x78>
     65e:	f7 01       	movw	r30, r14
     660:	81 91       	ld	r24, Z+
     662:	7f 01       	movw	r14, r30
     664:	20 ed       	ldi	r18, 0xD0	; 208
     666:	28 0f       	add	r18, r24
     668:	90 2f       	mov	r25, r16
     66a:	2a 30       	cpi	r18, 0x0A	; 10
     66c:	08 f4       	brcc	.+2      	; 0x670 <Banner+0x62>
     66e:	9d 2d       	mov	r25, r13
     670:	99 23       	and	r25, r25
     672:	31 f0       	breq	.+12     	; 0x680 <Banner+0x72>
     674:	90 2f       	mov	r25, r16
     676:	16 30       	cpi	r17, 0x06	; 6
     678:	08 f4       	brcc	.+2      	; 0x67c <Banner+0x6e>
     67a:	9d 2d       	mov	r25, r13
     67c:	91 11       	cpse	r25, r1
     67e:	02 c0       	rjmp	.+4      	; 0x684 <Banner+0x76>
     680:	8f 52       	subi	r24, 0x2F	; 47
     682:	01 c0       	rjmp	.+2      	; 0x686 <Banner+0x78>
     684:	80 e3       	ldi	r24, 0x30	; 48
     686:	d8 de       	rcall	.-592    	; 0x438 <Char1>
     688:	1f 5f       	subi	r17, 0xFF	; 255
     68a:	17 30       	cpi	r17, 0x07	; 7
     68c:	41 f7       	brne	.-48     	; 0x65e <Banner+0x50>
     68e:	27 96       	adiw	r28, 0x07	; 7
     690:	0f b6       	in	r0, 0x3f	; 63
     692:	f8 94       	cli
     694:	de bf       	out	0x3e, r29	; 62
     696:	0f be       	out	0x3f, r0	; 63
     698:	cd bf       	out	0x3d, r28	; 61
     69a:	df 91       	pop	r29
     69c:	cf 91       	pop	r28
     69e:	1f 91       	pop	r17
     6a0:	0f 91       	pop	r16
     6a2:	ff 90       	pop	r15
     6a4:	ef 90       	pop	r14
     6a6:	df 90       	pop	r13
     6a8:	08 95       	ret

000006aa <Clearscreen>:
     6aa:	0f 93       	push	r16
     6ac:	1f 93       	push	r17
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	95 de       	rcall	.-726    	; 0x3de <Reset>
     6b4:	80 91 8e 03 	lds	r24, 0x038E	; 0x80038e <zer>
     6b8:	81 11       	cpse	r24, r1
     6ba:	0f c0       	rjmp	.+30     	; 0x6da <Clearscreen+0x30>
     6bc:	0e ea       	ldi	r16, 0xAE	; 174
     6be:	10 e0       	ldi	r17, 0x00	; 0
     6c0:	0e c0       	rjmp	.+28     	; 0x6de <Clearscreen+0x34>
     6c2:	80 e3       	ldi	r24, 0x30	; 48
     6c4:	b9 de       	rcall	.-654    	; 0x438 <Char1>
     6c6:	21 96       	adiw	r28, 0x01	; 1
     6c8:	c0 17       	cp	r28, r16
     6ca:	d1 07       	cpc	r29, r17
     6cc:	d4 f3       	brlt	.-12     	; 0x6c2 <Clearscreen+0x18>
     6ce:	80 91 8e 03 	lds	r24, 0x038E	; 0x80038e <zer>
     6d2:	8f 5f       	subi	r24, 0xFF	; 255
     6d4:	80 93 8e 03 	sts	0x038E, r24	; 0x80038e <zer>
     6d8:	05 c0       	rjmp	.+10     	; 0x6e4 <Clearscreen+0x3a>
     6da:	03 ea       	ldi	r16, 0xA3	; 163
     6dc:	10 e0       	ldi	r17, 0x00	; 0
     6de:	c0 e0       	ldi	r28, 0x00	; 0
     6e0:	d0 e0       	ldi	r29, 0x00	; 0
     6e2:	ef cf       	rjmp	.-34     	; 0x6c2 <Clearscreen+0x18>
     6e4:	df 91       	pop	r29
     6e6:	cf 91       	pop	r28
     6e8:	1f 91       	pop	r17
     6ea:	0f 91       	pop	r16
     6ec:	08 95       	ret

000006ee <Adc>:
     6ee:	af 92       	push	r10
     6f0:	bf 92       	push	r11
     6f2:	cf 92       	push	r12
     6f4:	df 92       	push	r13
     6f6:	ef 92       	push	r14
     6f8:	ff 92       	push	r15
     6fa:	0f 93       	push	r16
     6fc:	1f 93       	push	r17
     6fe:	cf 93       	push	r28
     700:	df 93       	push	r29
     702:	cd b7       	in	r28, 0x3d	; 61
     704:	de b7       	in	r29, 0x3e	; 62
     706:	2a 97       	sbiw	r28, 0x0a	; 10
     708:	0f b6       	in	r0, 0x3f	; 63
     70a:	f8 94       	cli
     70c:	de bf       	out	0x3e, r29	; 62
     70e:	0f be       	out	0x3f, r0	; 63
     710:	cd bf       	out	0x3d, r28	; 61
     712:	cb df       	rcall	.-106    	; 0x6aa <Clearscreen>
     714:	c7 dc       	rcall	.-1650   	; 0xa4 <ADC_Init>
     716:	0f 2e       	mov	r0, r31
     718:	f4 e6       	ldi	r31, 0x64	; 100
     71a:	bf 2e       	mov	r11, r31
     71c:	f0 2d       	mov	r31, r0
     71e:	a1 2c       	mov	r10, r1
     720:	7e 01       	movw	r14, r28
     722:	27 e0       	ldi	r18, 0x07	; 7
     724:	e2 0e       	add	r14, r18
     726:	f1 1c       	adc	r15, r1
     728:	c8 dc       	rcall	.-1648   	; 0xba <ADC_convert>
     72a:	8c 01       	movw	r16, r24
     72c:	90 93 8b 03 	sts	0x038B, r25	; 0x80038b <adc_value+0x1>
     730:	80 93 8a 03 	sts	0x038A, r24	; 0x80038a <adc_value>
     734:	83 e1       	ldi	r24, 0x13	; 19
     736:	80 de       	rcall	.-768    	; 0x438 <Char1>
     738:	8f ef       	ldi	r24, 0xFF	; 255
     73a:	93 ed       	ldi	r25, 0xD3	; 211
     73c:	e0 e3       	ldi	r30, 0x30	; 48
     73e:	81 50       	subi	r24, 0x01	; 1
     740:	90 40       	sbci	r25, 0x00	; 0
     742:	e0 40       	sbci	r30, 0x00	; 0
     744:	e1 f7       	brne	.-8      	; 0x73e <Adc+0x50>
     746:	00 c0       	rjmp	.+0      	; 0x748 <Adc+0x5a>
     748:	00 00       	nop
     74a:	b8 01       	movw	r22, r16
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	e7 d7       	rcall	.+4046   	; 0x1720 <__floatunsisf>
     752:	27 ed       	ldi	r18, 0xD7	; 215
     754:	33 ea       	ldi	r19, 0xA3	; 163
     756:	40 ea       	ldi	r20, 0xA0	; 160
     758:	5b e3       	ldi	r21, 0x3B	; 59
     75a:	0e 94 1e 0c 	call	0x183c	; 0x183c <__mulsf3>
     75e:	20 e0       	ldi	r18, 0x00	; 0
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	4a e7       	ldi	r20, 0x7A	; 122
     764:	54 e4       	ldi	r21, 0x44	; 68
     766:	0e 94 1e 0c 	call	0x183c	; 0x183c <__mulsf3>
     76a:	a9 d7       	rcall	.+3922   	; 0x16be <__fixsfsi>
     76c:	dc 01       	movw	r26, r24
     76e:	cb 01       	movw	r24, r22
     770:	4a e0       	ldi	r20, 0x0A	; 10
     772:	be 01       	movw	r22, r28
     774:	6f 5f       	subi	r22, 0xFF	; 255
     776:	7f 4f       	sbci	r23, 0xFF	; 255
     778:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__itoa_ncheck>
     77c:	d1 2c       	mov	r13, r1
     77e:	8a 2d       	mov	r24, r10
     780:	cc 24       	eor	r12, r12
     782:	c3 94       	inc	r12
     784:	c8 0e       	add	r12, r24
     786:	6c 2d       	mov	r22, r12
     788:	02 de       	rcall	.-1020   	; 0x38e <SetPgAddr>
     78a:	64 e6       	ldi	r22, 0x64	; 100
     78c:	8d 2d       	mov	r24, r13
     78e:	13 de       	rcall	.-986    	; 0x3b6 <SetClmAddr>
     790:	8e 01       	movw	r16, r28
     792:	0f 5f       	subi	r16, 0xFF	; 255
     794:	1f 4f       	sbci	r17, 0xFF	; 255
     796:	f8 01       	movw	r30, r16
     798:	81 91       	ld	r24, Z+
     79a:	8f 01       	movw	r16, r30
     79c:	90 ed       	ldi	r25, 0xD0	; 208
     79e:	98 0f       	add	r25, r24
     7a0:	9a 30       	cpi	r25, 0x0A	; 10
     7a2:	10 f4       	brcc	.+4      	; 0x7a8 <Adc+0xba>
     7a4:	8f 52       	subi	r24, 0x2F	; 47
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <Adc+0xbc>
     7a8:	80 e3       	ldi	r24, 0x30	; 48
     7aa:	46 de       	rcall	.-884    	; 0x438 <Char1>
     7ac:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
     7b0:	83 30       	cpi	r24, 0x03	; 3
     7b2:	19 f4       	brne	.+6      	; 0x7ba <Adc+0xcc>
     7b4:	0e 15       	cp	r16, r14
     7b6:	1f 05       	cpc	r17, r15
     7b8:	71 f7       	brne	.-36     	; 0x796 <Adc+0xa8>
     7ba:	8b e0       	ldi	r24, 0x0B	; 11
     7bc:	3d de       	rcall	.-902    	; 0x438 <Char1>
     7be:	8b e0       	ldi	r24, 0x0B	; 11
     7c0:	3b de       	rcall	.-906    	; 0x438 <Char1>
     7c2:	8b e0       	ldi	r24, 0x0B	; 11
     7c4:	39 de       	rcall	.-910    	; 0x438 <Char1>
     7c6:	ff ef       	ldi	r31, 0xFF	; 255
     7c8:	29 e6       	ldi	r18, 0x69	; 105
     7ca:	88 e1       	ldi	r24, 0x18	; 24
     7cc:	f1 50       	subi	r31, 0x01	; 1
     7ce:	20 40       	sbci	r18, 0x00	; 0
     7d0:	80 40       	sbci	r24, 0x00	; 0
     7d2:	e1 f7       	brne	.-8      	; 0x7cc <Adc+0xde>
     7d4:	00 c0       	rjmp	.+0      	; 0x7d6 <Adc+0xe8>
     7d6:	00 00       	nop
     7d8:	d3 94       	inc	r13
     7da:	d3 94       	inc	r13
     7dc:	8c 2d       	mov	r24, r12
     7de:	86 30       	cpi	r24, 0x06	; 6
     7e0:	79 f6       	brne	.-98     	; 0x780 <Adc+0x92>
     7e2:	87 e2       	ldi	r24, 0x27	; 39
     7e4:	29 de       	rcall	.-942    	; 0x438 <Char1>
     7e6:	ba 94       	dec	r11
     7e8:	b1 10       	cpse	r11, r1
     7ea:	9e cf       	rjmp	.-196    	; 0x728 <Adc+0x3a>
     7ec:	2a 96       	adiw	r28, 0x0a	; 10
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	f8 94       	cli
     7f2:	de bf       	out	0x3e, r29	; 62
     7f4:	0f be       	out	0x3f, r0	; 63
     7f6:	cd bf       	out	0x3d, r28	; 61
     7f8:	df 91       	pop	r29
     7fa:	cf 91       	pop	r28
     7fc:	1f 91       	pop	r17
     7fe:	0f 91       	pop	r16
     800:	ff 90       	pop	r15
     802:	ef 90       	pop	r14
     804:	df 90       	pop	r13
     806:	cf 90       	pop	r12
     808:	bf 90       	pop	r11
     80a:	af 90       	pop	r10
     80c:	08 95       	ret

0000080e <Adt1>:
     80e:	cf 92       	push	r12
     810:	df 92       	push	r13
     812:	ef 92       	push	r14
     814:	ff 92       	push	r15
     816:	0f 93       	push	r16
     818:	1f 93       	push	r17
     81a:	cf 93       	push	r28
     81c:	df 93       	push	r29
     81e:	45 df       	rcall	.-374    	; 0x6aa <Clearscreen>
     820:	59 dc       	rcall	.-1870   	; 0xd4 <ADT_Init>
     822:	d5 e0       	ldi	r29, 0x05	; 5
     824:	c1 e0       	ldi	r28, 0x01	; 1
     826:	00 e0       	ldi	r16, 0x00	; 0
     828:	60 dc       	rcall	.-1856   	; 0xea <ADT_convert>
     82a:	90 93 89 03 	sts	0x0389, r25	; 0x800389 <__data_end+0x1>
     82e:	80 93 88 03 	sts	0x0388, r24	; 0x800388 <__data_end>
     832:	bc 01       	movw	r22, r24
     834:	80 e0       	ldi	r24, 0x00	; 0
     836:	90 e0       	ldi	r25, 0x00	; 0
     838:	73 d7       	rcall	.+3814   	; 0x1720 <__floatunsisf>
     83a:	25 e8       	ldi	r18, 0x85	; 133
     83c:	3b ee       	ldi	r19, 0xEB	; 235
     83e:	49 e8       	ldi	r20, 0x89	; 137
     840:	5b e3       	ldi	r21, 0x3B	; 59
     842:	fc d7       	rcall	.+4088   	; 0x183c <__mulsf3>
     844:	20 e0       	ldi	r18, 0x00	; 0
     846:	30 e0       	ldi	r19, 0x00	; 0
     848:	4a e7       	ldi	r20, 0x7A	; 122
     84a:	54 e4       	ldi	r21, 0x44	; 68
     84c:	f7 d7       	rcall	.+4078   	; 0x183c <__mulsf3>
     84e:	6b 01       	movw	r12, r22
     850:	7c 01       	movw	r14, r24
     852:	60 93 91 03 	sts	0x0391, r22	; 0x800391 <p2>
     856:	70 93 92 03 	sts	0x0392, r23	; 0x800392 <p2+0x1>
     85a:	80 93 93 03 	sts	0x0393, r24	; 0x800393 <p2+0x2>
     85e:	90 93 94 03 	sts	0x0394, r25	; 0x800394 <p2+0x3>
     862:	1c 2f       	mov	r17, r28
     864:	20 e0       	ldi	r18, 0x00	; 0
     866:	30 e0       	ldi	r19, 0x00	; 0
     868:	a9 01       	movw	r20, r18
     86a:	e4 d7       	rcall	.+4040   	; 0x1834 <__gesf2>
     86c:	18 16       	cp	r1, r24
     86e:	0c f0       	brlt	.+2      	; 0x872 <Adt1+0x64>
     870:	10 2f       	mov	r17, r16
     872:	11 23       	and	r17, r17
     874:	99 f0       	breq	.+38     	; 0x89c <Adt1+0x8e>
     876:	20 e0       	ldi	r18, 0x00	; 0
     878:	30 e0       	ldi	r19, 0x00	; 0
     87a:	48 e4       	ldi	r20, 0x48	; 72
     87c:	54 e4       	ldi	r21, 0x44	; 68
     87e:	c7 01       	movw	r24, r14
     880:	b6 01       	movw	r22, r12
     882:	19 d7       	rcall	.+3634   	; 0x16b6 <__cmpsf2>
     884:	88 0f       	add	r24, r24
     886:	88 0b       	sbc	r24, r24
     888:	8c 23       	and	r24, r28
     88a:	41 f0       	breq	.+16     	; 0x89c <Adt1+0x8e>
     88c:	2e ef       	ldi	r18, 0xFE	; 254
     88e:	34 ed       	ldi	r19, 0xD4	; 212
     890:	48 e3       	ldi	r20, 0x38	; 56
     892:	5f e3       	ldi	r21, 0x3F	; 63
     894:	c7 01       	movw	r24, r14
     896:	b6 01       	movw	r22, r12
     898:	d1 d7       	rcall	.+4002   	; 0x183c <__mulsf3>
     89a:	a3 c0       	rjmp	.+326    	; 0x9e2 <__stack+0xe3>
     89c:	1c 2f       	mov	r17, r28
     89e:	20 e0       	ldi	r18, 0x00	; 0
     8a0:	30 e0       	ldi	r19, 0x00	; 0
     8a2:	48 e4       	ldi	r20, 0x48	; 72
     8a4:	54 e4       	ldi	r21, 0x44	; 68
     8a6:	c7 01       	movw	r24, r14
     8a8:	b6 01       	movw	r22, r12
     8aa:	c4 d7       	rcall	.+3976   	; 0x1834 <__gesf2>
     8ac:	18 16       	cp	r1, r24
     8ae:	0c f0       	brlt	.+2      	; 0x8b2 <Adt1+0xa4>
     8b0:	10 2f       	mov	r17, r16
     8b2:	11 23       	and	r17, r17
     8b4:	99 f0       	breq	.+38     	; 0x8dc <Adt1+0xce>
     8b6:	20 e0       	ldi	r18, 0x00	; 0
     8b8:	30 e8       	ldi	r19, 0x80	; 128
     8ba:	42 ea       	ldi	r20, 0xA2	; 162
     8bc:	54 e4       	ldi	r21, 0x44	; 68
     8be:	c7 01       	movw	r24, r14
     8c0:	b6 01       	movw	r22, r12
     8c2:	f9 d6       	rcall	.+3570   	; 0x16b6 <__cmpsf2>
     8c4:	88 0f       	add	r24, r24
     8c6:	88 0b       	sbc	r24, r24
     8c8:	8c 23       	and	r24, r28
     8ca:	41 f0       	breq	.+16     	; 0x8dc <Adt1+0xce>
     8cc:	23 ee       	ldi	r18, 0xE3	; 227
     8ce:	35 ea       	ldi	r19, 0xA5	; 165
     8d0:	4b e5       	ldi	r20, 0x5B	; 91
     8d2:	5f e3       	ldi	r21, 0x3F	; 63
     8d4:	c7 01       	movw	r24, r14
     8d6:	b6 01       	movw	r22, r12
     8d8:	b1 d7       	rcall	.+3938   	; 0x183c <__mulsf3>
     8da:	83 c0       	rjmp	.+262    	; 0x9e2 <__stack+0xe3>
     8dc:	1c 2f       	mov	r17, r28
     8de:	20 e0       	ldi	r18, 0x00	; 0
     8e0:	30 e8       	ldi	r19, 0x80	; 128
     8e2:	44 ed       	ldi	r20, 0xD4	; 212
     8e4:	54 e4       	ldi	r21, 0x44	; 68
     8e6:	c7 01       	movw	r24, r14
     8e8:	b6 01       	movw	r22, r12
     8ea:	a4 d7       	rcall	.+3912   	; 0x1834 <__gesf2>
     8ec:	18 16       	cp	r1, r24
     8ee:	0c f0       	brlt	.+2      	; 0x8f2 <Adt1+0xe4>
     8f0:	10 2f       	mov	r17, r16
     8f2:	11 23       	and	r17, r17
     8f4:	99 f0       	breq	.+38     	; 0x91c <__stack+0x1d>
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e4       	ldi	r19, 0x40	; 64
     8fa:	4c e1       	ldi	r20, 0x1C	; 28
     8fc:	55 e4       	ldi	r21, 0x45	; 69
     8fe:	c7 01       	movw	r24, r14
     900:	b6 01       	movw	r22, r12
     902:	d9 d6       	rcall	.+3506   	; 0x16b6 <__cmpsf2>
     904:	88 0f       	add	r24, r24
     906:	88 0b       	sbc	r24, r24
     908:	8c 23       	and	r24, r28
     90a:	41 f0       	breq	.+16     	; 0x91c <__stack+0x1d>
     90c:	28 e4       	ldi	r18, 0x48	; 72
     90e:	31 ee       	ldi	r19, 0xE1	; 225
     910:	4a e7       	ldi	r20, 0x7A	; 122
     912:	5f e3       	ldi	r21, 0x3F	; 63
     914:	c7 01       	movw	r24, r14
     916:	b6 01       	movw	r22, r12
     918:	91 d7       	rcall	.+3874   	; 0x183c <__mulsf3>
     91a:	63 c0       	rjmp	.+198    	; 0x9e2 <__stack+0xe3>
     91c:	1c 2f       	mov	r17, r28
     91e:	20 e0       	ldi	r18, 0x00	; 0
     920:	30 e4       	ldi	r19, 0x40	; 64
     922:	4c e1       	ldi	r20, 0x1C	; 28
     924:	55 e4       	ldi	r21, 0x45	; 69
     926:	c7 01       	movw	r24, r14
     928:	b6 01       	movw	r22, r12
     92a:	84 d7       	rcall	.+3848   	; 0x1834 <__gesf2>
     92c:	18 16       	cp	r1, r24
     92e:	0c f0       	brlt	.+2      	; 0x932 <__stack+0x33>
     930:	10 2f       	mov	r17, r16
     932:	11 23       	and	r17, r17
     934:	99 f0       	breq	.+38     	; 0x95c <__stack+0x5d>
     936:	20 e0       	ldi	r18, 0x00	; 0
     938:	30 e4       	ldi	r19, 0x40	; 64
     93a:	4e e4       	ldi	r20, 0x4E	; 78
     93c:	55 e4       	ldi	r21, 0x45	; 69
     93e:	c7 01       	movw	r24, r14
     940:	b6 01       	movw	r22, r12
     942:	b9 d6       	rcall	.+3442   	; 0x16b6 <__cmpsf2>
     944:	88 0f       	add	r24, r24
     946:	88 0b       	sbc	r24, r24
     948:	8c 23       	and	r24, r28
     94a:	41 f0       	breq	.+16     	; 0x95c <__stack+0x5d>
     94c:	21 ec       	ldi	r18, 0xC1	; 193
     94e:	3a ec       	ldi	r19, 0xCA	; 202
     950:	41 e8       	ldi	r20, 0x81	; 129
     952:	5f e3       	ldi	r21, 0x3F	; 63
     954:	c7 01       	movw	r24, r14
     956:	b6 01       	movw	r22, r12
     958:	71 d7       	rcall	.+3810   	; 0x183c <__mulsf3>
     95a:	43 c0       	rjmp	.+134    	; 0x9e2 <__stack+0xe3>
     95c:	1c 2f       	mov	r17, r28
     95e:	20 e0       	ldi	r18, 0x00	; 0
     960:	30 e4       	ldi	r19, 0x40	; 64
     962:	47 e6       	ldi	r20, 0x67	; 103
     964:	55 e4       	ldi	r21, 0x45	; 69
     966:	c7 01       	movw	r24, r14
     968:	b6 01       	movw	r22, r12
     96a:	64 d7       	rcall	.+3784   	; 0x1834 <__gesf2>
     96c:	18 16       	cp	r1, r24
     96e:	0c f0       	brlt	.+2      	; 0x972 <__stack+0x73>
     970:	10 2f       	mov	r17, r16
     972:	11 23       	and	r17, r17
     974:	99 f0       	breq	.+38     	; 0x99c <__stack+0x9d>
     976:	20 e0       	ldi	r18, 0x00	; 0
     978:	30 e6       	ldi	r19, 0x60	; 96
     97a:	46 e8       	ldi	r20, 0x86	; 134
     97c:	55 e4       	ldi	r21, 0x45	; 69
     97e:	c7 01       	movw	r24, r14
     980:	b6 01       	movw	r22, r12
     982:	99 d6       	rcall	.+3378   	; 0x16b6 <__cmpsf2>
     984:	88 0f       	add	r24, r24
     986:	88 0b       	sbc	r24, r24
     988:	8c 23       	and	r24, r28
     98a:	41 f0       	breq	.+16     	; 0x99c <__stack+0x9d>
     98c:	27 ec       	ldi	r18, 0xC7	; 199
     98e:	3b e4       	ldi	r19, 0x4B	; 75
     990:	47 e8       	ldi	r20, 0x87	; 135
     992:	5f e3       	ldi	r21, 0x3F	; 63
     994:	c7 01       	movw	r24, r14
     996:	b6 01       	movw	r22, r12
     998:	51 d7       	rcall	.+3746   	; 0x183c <__mulsf3>
     99a:	23 c0       	rjmp	.+70     	; 0x9e2 <__stack+0xe3>
     99c:	1c 2f       	mov	r17, r28
     99e:	20 e0       	ldi	r18, 0x00	; 0
     9a0:	30 e6       	ldi	r19, 0x60	; 96
     9a2:	46 e8       	ldi	r20, 0x86	; 134
     9a4:	55 e4       	ldi	r21, 0x45	; 69
     9a6:	c7 01       	movw	r24, r14
     9a8:	b6 01       	movw	r22, r12
     9aa:	44 d7       	rcall	.+3720   	; 0x1834 <__gesf2>
     9ac:	18 16       	cp	r1, r24
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__stack+0xb3>
     9b0:	10 2f       	mov	r17, r16
     9b2:	11 23       	and	r17, r17
     9b4:	99 f0       	breq	.+38     	; 0x9dc <__stack+0xdd>
     9b6:	20 e0       	ldi	r18, 0x00	; 0
     9b8:	30 e4       	ldi	r19, 0x40	; 64
     9ba:	4c e9       	ldi	r20, 0x9C	; 156
     9bc:	55 e4       	ldi	r21, 0x45	; 69
     9be:	c7 01       	movw	r24, r14
     9c0:	b6 01       	movw	r22, r12
     9c2:	79 d6       	rcall	.+3314   	; 0x16b6 <__cmpsf2>
     9c4:	88 0f       	add	r24, r24
     9c6:	88 0b       	sbc	r24, r24
     9c8:	8c 23       	and	r24, r28
     9ca:	41 f0       	breq	.+16     	; 0x9dc <__stack+0xdd>
     9cc:	24 e5       	ldi	r18, 0x54	; 84
     9ce:	33 ee       	ldi	r19, 0xE3	; 227
     9d0:	45 e8       	ldi	r20, 0x85	; 133
     9d2:	5f e3       	ldi	r21, 0x3F	; 63
     9d4:	c7 01       	movw	r24, r14
     9d6:	b6 01       	movw	r22, r12
     9d8:	31 d7       	rcall	.+3682   	; 0x183c <__mulsf3>
     9da:	03 c0       	rjmp	.+6      	; 0x9e2 <__stack+0xe3>
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	cb 01       	movw	r24, r22
     9e2:	ef e9       	ldi	r30, 0x9F	; 159
     9e4:	ff e0       	ldi	r31, 0x0F	; 15
     9e6:	31 97       	sbiw	r30, 0x01	; 1
     9e8:	f1 f7       	brne	.-4      	; 0x9e6 <__stack+0xe7>
     9ea:	00 c0       	rjmp	.+0      	; 0x9ec <__stack+0xed>
     9ec:	00 00       	nop
     9ee:	67 d6       	rcall	.+3278   	; 0x16be <__fixsfsi>
     9f0:	cb 01       	movw	r24, r22
     9f2:	3e dd       	rcall	.-1412   	; 0x470 <VoltTempCalc1>
     9f4:	85 e2       	ldi	r24, 0x25	; 37
     9f6:	20 dd       	rcall	.-1472   	; 0x438 <Char1>
     9f8:	d1 50       	subi	r29, 0x01	; 1
     9fa:	09 f0       	breq	.+2      	; 0x9fe <__stack+0xff>
     9fc:	15 cf       	rjmp	.-470    	; 0x828 <Adt1+0x1a>
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	1f 91       	pop	r17
     a04:	0f 91       	pop	r16
     a06:	ff 90       	pop	r15
     a08:	ef 90       	pop	r14
     a0a:	df 90       	pop	r13
     a0c:	cf 90       	pop	r12
     a0e:	08 95       	ret

00000a10 <ShiftRegister1>:
     a10:	cf 93       	push	r28
     a12:	df 93       	push	r29
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	10 dd       	rcall	.-1504   	; 0x438 <Char1>
     a18:	80 e0       	ldi	r24, 0x00	; 0
     a1a:	0e dd       	rcall	.-1508   	; 0x438 <Char1>
     a1c:	46 de       	rcall	.-884    	; 0x6aa <Clearscreen>
     a1e:	84 b1       	in	r24, 0x04	; 4
     a20:	8c 62       	ori	r24, 0x2C	; 44
     a22:	84 b9       	out	0x04, r24	; 4
     a24:	85 b1       	in	r24, 0x05	; 5
     a26:	83 7d       	andi	r24, 0xD3	; 211
     a28:	85 b9       	out	0x05, r24	; 5
     a2a:	2b 9a       	sbi	0x05, 3	; 5
     a2c:	d0 e0       	ldi	r29, 0x00	; 0
     a2e:	c0 e0       	ldi	r28, 0x00	; 0
     a30:	6c 2f       	mov	r22, r28
     a32:	8c 2f       	mov	r24, r28
     a34:	ac dc       	rcall	.-1704   	; 0x38e <SetPgAddr>
     a36:	68 e7       	ldi	r22, 0x78	; 120
     a38:	8d 2f       	mov	r24, r29
     a3a:	bd dc       	rcall	.-1670   	; 0x3b6 <SetClmAddr>
     a3c:	ca 30       	cpi	r28, 0x0A	; 10
     a3e:	28 f4       	brcc	.+10     	; 0xa4a <ShiftRegister1+0x3a>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	fa dc       	rcall	.-1548   	; 0x438 <Char1>
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	8c 0f       	add	r24, r28
     a48:	f7 dc       	rcall	.-1554   	; 0x438 <Char1>
     a4a:	86 ef       	ldi	r24, 0xF6	; 246
     a4c:	8c 0f       	add	r24, r28
     a4e:	8a 30       	cpi	r24, 0x0A	; 10
     a50:	28 f4       	brcc	.+10     	; 0xa5c <ShiftRegister1+0x4c>
     a52:	82 e0       	ldi	r24, 0x02	; 2
     a54:	f1 dc       	rcall	.-1566   	; 0x438 <Char1>
     a56:	87 ef       	ldi	r24, 0xF7	; 247
     a58:	8c 0f       	add	r24, r28
     a5a:	ee dc       	rcall	.-1572   	; 0x438 <Char1>
     a5c:	8c ee       	ldi	r24, 0xEC	; 236
     a5e:	8c 0f       	add	r24, r28
     a60:	8a 30       	cpi	r24, 0x0A	; 10
     a62:	28 f4       	brcc	.+10     	; 0xa6e <ShiftRegister1+0x5e>
     a64:	83 e0       	ldi	r24, 0x03	; 3
     a66:	e8 dc       	rcall	.-1584   	; 0x438 <Char1>
     a68:	8d ee       	ldi	r24, 0xED	; 237
     a6a:	8c 0f       	add	r24, r28
     a6c:	e5 dc       	rcall	.-1590   	; 0x438 <Char1>
     a6e:	2d 9a       	sbi	0x05, 5	; 5
     a70:	2f ef       	ldi	r18, 0xFF	; 255
     a72:	89 e6       	ldi	r24, 0x69	; 105
     a74:	98 e1       	ldi	r25, 0x18	; 24
     a76:	21 50       	subi	r18, 0x01	; 1
     a78:	80 40       	sbci	r24, 0x00	; 0
     a7a:	90 40       	sbci	r25, 0x00	; 0
     a7c:	e1 f7       	brne	.-8      	; 0xa76 <ShiftRegister1+0x66>
     a7e:	00 c0       	rjmp	.+0      	; 0xa80 <ShiftRegister1+0x70>
     a80:	00 00       	nop
     a82:	15 b8       	out	0x05, r1	; 5
     a84:	2f ef       	ldi	r18, 0xFF	; 255
     a86:	89 e6       	ldi	r24, 0x69	; 105
     a88:	98 e1       	ldi	r25, 0x18	; 24
     a8a:	21 50       	subi	r18, 0x01	; 1
     a8c:	80 40       	sbci	r24, 0x00	; 0
     a8e:	90 40       	sbci	r25, 0x00	; 0
     a90:	e1 f7       	brne	.-8      	; 0xa8a <ShiftRegister1+0x7a>
     a92:	00 c0       	rjmp	.+0      	; 0xa94 <ShiftRegister1+0x84>
     a94:	00 00       	nop
     a96:	2a 9a       	sbi	0x05, 2	; 5
     a98:	2f ef       	ldi	r18, 0xFF	; 255
     a9a:	89 e6       	ldi	r24, 0x69	; 105
     a9c:	98 e1       	ldi	r25, 0x18	; 24
     a9e:	21 50       	subi	r18, 0x01	; 1
     aa0:	80 40       	sbci	r24, 0x00	; 0
     aa2:	90 40       	sbci	r25, 0x00	; 0
     aa4:	e1 f7       	brne	.-8      	; 0xa9e <ShiftRegister1+0x8e>
     aa6:	00 c0       	rjmp	.+0      	; 0xaa8 <ShiftRegister1+0x98>
     aa8:	00 00       	nop
     aaa:	2a 98       	cbi	0x05, 2	; 5
     aac:	2f ef       	ldi	r18, 0xFF	; 255
     aae:	89 e6       	ldi	r24, 0x69	; 105
     ab0:	98 e1       	ldi	r25, 0x18	; 24
     ab2:	21 50       	subi	r18, 0x01	; 1
     ab4:	80 40       	sbci	r24, 0x00	; 0
     ab6:	90 40       	sbci	r25, 0x00	; 0
     ab8:	e1 f7       	brne	.-8      	; 0xab2 <ShiftRegister1+0xa2>
     aba:	00 c0       	rjmp	.+0      	; 0xabc <ShiftRegister1+0xac>
     abc:	00 00       	nop
     abe:	cf 5f       	subi	r28, 0xFF	; 255
     ac0:	dd 5f       	subi	r29, 0xFD	; 253
     ac2:	c9 31       	cpi	r28, 0x19	; 25
     ac4:	09 f0       	breq	.+2      	; 0xac8 <ShiftRegister1+0xb8>
     ac6:	b4 cf       	rjmp	.-152    	; 0xa30 <ShiftRegister1+0x20>
     ac8:	df 91       	pop	r29
     aca:	cf 91       	pop	r28
     acc:	08 95       	ret

00000ace <TempCalc>:
     ace:	2f 92       	push	r2
     ad0:	3f 92       	push	r3
     ad2:	4f 92       	push	r4
     ad4:	5f 92       	push	r5
     ad6:	6f 92       	push	r6
     ad8:	7f 92       	push	r7
     ada:	8f 92       	push	r8
     adc:	9f 92       	push	r9
     ade:	af 92       	push	r10
     ae0:	bf 92       	push	r11
     ae2:	cf 92       	push	r12
     ae4:	df 92       	push	r13
     ae6:	ef 92       	push	r14
     ae8:	ff 92       	push	r15
     aea:	0f 93       	push	r16
     aec:	1f 93       	push	r17
     aee:	cf 93       	push	r28
     af0:	df 93       	push	r29
     af2:	cd b7       	in	r28, 0x3d	; 61
     af4:	de b7       	in	r29, 0x3e	; 62
     af6:	ed 97       	sbiw	r28, 0x3d	; 61
     af8:	0f b6       	in	r0, 0x3f	; 63
     afa:	f8 94       	cli
     afc:	de bf       	out	0x3e, r29	; 62
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	cd bf       	out	0x3d, r28	; 61
     b02:	83 e3       	ldi	r24, 0x33	; 51
     b04:	eb e9       	ldi	r30, 0x9B	; 155
     b06:	f2 e0       	ldi	r31, 0x02	; 2
     b08:	de 01       	movw	r26, r28
     b0a:	11 96       	adiw	r26, 0x01	; 1
     b0c:	01 90       	ld	r0, Z+
     b0e:	0d 92       	st	X+, r0
     b10:	8a 95       	dec	r24
     b12:	e1 f7       	brne	.-8      	; 0xb0c <TempCalc+0x3e>
     b14:	ca dd       	rcall	.-1132   	; 0x6aa <Clearscreen>
     b16:	ce 01       	movw	r24, r28
     b18:	01 96       	adiw	r24, 0x01	; 1
     b1a:	5c 01       	movw	r10, r24
     b1c:	61 2c       	mov	r6, r1
     b1e:	71 2c       	mov	r7, r1
     b20:	0f 2e       	mov	r0, r31
     b22:	fa e0       	ldi	r31, 0x0A	; 10
     b24:	5f 2e       	mov	r5, r31
     b26:	f0 2d       	mov	r31, r0
     b28:	4e 01       	movw	r8, r28
     b2a:	94 e3       	ldi	r25, 0x34	; 52
     b2c:	89 0e       	add	r8, r25
     b2e:	91 1c       	adc	r9, r1
     b30:	0f 2e       	mov	r0, r31
     b32:	f2 e3       	ldi	r31, 0x32	; 50
     b34:	2f 2e       	mov	r2, r31
     b36:	f0 2d       	mov	r31, r0
     b38:	6e 01       	movw	r12, r28
     b3a:	e7 e3       	ldi	r30, 0x37	; 55
     b3c:	ce 0e       	add	r12, r30
     b3e:	d1 1c       	adc	r13, r1
     b40:	38 2c       	mov	r3, r8
     b42:	49 2c       	mov	r4, r9
     b44:	66 2d       	mov	r22, r6
     b46:	86 2d       	mov	r24, r6
     b48:	22 dc       	rcall	.-1980   	; 0x38e <SetPgAddr>
     b4a:	6a e5       	ldi	r22, 0x5A	; 90
     b4c:	86 2d       	mov	r24, r6
     b4e:	88 0f       	add	r24, r24
     b50:	86 0d       	add	r24, r6
     b52:	31 dc       	rcall	.-1950   	; 0x3b6 <SetClmAddr>
     b54:	f4 01       	movw	r30, r8
     b56:	25 2d       	mov	r18, r5
     b58:	11 92       	st	Z+, r1
     b5a:	2a 95       	dec	r18
     b5c:	e9 f7       	brne	.-6      	; 0xb58 <TempCalc+0x8a>
     b5e:	f5 01       	movw	r30, r10
     b60:	e1 90       	ld	r14, Z+
     b62:	5f 01       	movw	r10, r30
     b64:	8e 2d       	mov	r24, r14
     b66:	80 95       	com	r24
     b68:	88 1f       	adc	r24, r24
     b6a:	88 27       	eor	r24, r24
     b6c:	88 1f       	adc	r24, r24
     b6e:	f2 2d       	mov	r31, r2
     b70:	f8 1b       	sub	r31, r24
     b72:	8f 2f       	mov	r24, r31
     b74:	61 dc       	rcall	.-1854   	; 0x438 <Char1>
     b76:	8e 01       	movw	r16, r28
     b78:	0c 5c       	subi	r16, 0xCC	; 204
     b7a:	1f 4f       	sbci	r17, 0xFF	; 255
     b7c:	0e 2c       	mov	r0, r14
     b7e:	00 0c       	add	r0, r0
     b80:	ff 08       	sbc	r15, r15
     b82:	45 2d       	mov	r20, r5
     b84:	63 2d       	mov	r22, r3
     b86:	74 2d       	mov	r23, r4
     b88:	c7 01       	movw	r24, r14
     b8a:	e3 d6       	rcall	.+3526   	; 0x1952 <__itoa_ncheck>
     b8c:	f8 01       	movw	r30, r16
     b8e:	81 91       	ld	r24, Z+
     b90:	8f 01       	movw	r16, r30
     b92:	90 ed       	ldi	r25, 0xD0	; 208
     b94:	98 0f       	add	r25, r24
     b96:	9a 30       	cpi	r25, 0x0A	; 10
     b98:	10 f4       	brcc	.+4      	; 0xb9e <TempCalc+0xd0>
     b9a:	8f 52       	subi	r24, 0x2F	; 47
     b9c:	01 c0       	rjmp	.+2      	; 0xba0 <TempCalc+0xd2>
     b9e:	80 e3       	ldi	r24, 0x30	; 48
     ba0:	4b dc       	rcall	.-1898   	; 0x438 <Char1>
     ba2:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
     ba6:	85 30       	cpi	r24, 0x05	; 5
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <TempCalc+0xe2>
     baa:	0c 15       	cp	r16, r12
     bac:	1d 05       	cpc	r17, r13
     bae:	49 f7       	brne	.-46     	; 0xb82 <TempCalc+0xb4>
     bb0:	80 e3       	ldi	r24, 0x30	; 48
     bb2:	42 dc       	rcall	.-1916   	; 0x438 <Char1>
     bb4:	80 e3       	ldi	r24, 0x30	; 48
     bb6:	40 dc       	rcall	.-1920   	; 0x438 <Char1>
     bb8:	73 94       	inc	r7
     bba:	f5 e2       	ldi	r31, 0x25	; 37
     bbc:	7f 9e       	mul	r7, r31
     bbe:	91 2d       	mov	r25, r1
     bc0:	11 24       	eor	r1, r1
     bc2:	87 2d       	mov	r24, r7
     bc4:	89 1b       	sub	r24, r25
     bc6:	86 95       	lsr	r24
     bc8:	89 0f       	add	r24, r25
     bca:	86 95       	lsr	r24
     bcc:	86 95       	lsr	r24
     bce:	98 2f       	mov	r25, r24
     bd0:	99 0f       	add	r25, r25
     bd2:	99 0f       	add	r25, r25
     bd4:	99 0f       	add	r25, r25
     bd6:	98 1b       	sub	r25, r24
     bd8:	89 2f       	mov	r24, r25
     bda:	91 e0       	ldi	r25, 0x01	; 1
     bdc:	78 12       	cpse	r7, r24
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	99 23       	and	r25, r25
     be2:	39 f0       	breq	.+14     	; 0xbf2 <TempCalc+0x124>
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	26 e0       	ldi	r18, 0x06	; 6
     be8:	27 15       	cp	r18, r7
     bea:	08 f0       	brcs	.+2      	; 0xbee <TempCalc+0x120>
     bec:	80 e0       	ldi	r24, 0x00	; 0
     bee:	81 11       	cpse	r24, r1
     bf0:	02 c0       	rjmp	.+4      	; 0xbf6 <TempCalc+0x128>
     bf2:	63 94       	inc	r6
     bf4:	0b c0       	rjmp	.+22     	; 0xc0c <TempCalc+0x13e>
     bf6:	8f ef       	ldi	r24, 0xFF	; 255
     bf8:	91 ef       	ldi	r25, 0xF1	; 241
     bfa:	eb e2       	ldi	r30, 0x2B	; 43
     bfc:	81 50       	subi	r24, 0x01	; 1
     bfe:	90 40       	sbci	r25, 0x00	; 0
     c00:	e0 40       	sbci	r30, 0x00	; 0
     c02:	e1 f7       	brne	.-8      	; 0xbfc <TempCalc+0x12e>
     c04:	00 c0       	rjmp	.+0      	; 0xc06 <TempCalc+0x138>
     c06:	00 00       	nop
     c08:	50 dd       	rcall	.-1376   	; 0x6aa <Clearscreen>
     c0a:	61 2c       	mov	r6, r1
     c0c:	f3 e3       	ldi	r31, 0x33	; 51
     c0e:	7f 12       	cpse	r7, r31
     c10:	99 cf       	rjmp	.-206    	; 0xb44 <TempCalc+0x76>
     c12:	ed 96       	adiw	r28, 0x3d	; 61
     c14:	0f b6       	in	r0, 0x3f	; 63
     c16:	f8 94       	cli
     c18:	de bf       	out	0x3e, r29	; 62
     c1a:	0f be       	out	0x3f, r0	; 63
     c1c:	cd bf       	out	0x3d, r28	; 61
     c1e:	df 91       	pop	r29
     c20:	cf 91       	pop	r28
     c22:	1f 91       	pop	r17
     c24:	0f 91       	pop	r16
     c26:	ff 90       	pop	r15
     c28:	ef 90       	pop	r14
     c2a:	df 90       	pop	r13
     c2c:	cf 90       	pop	r12
     c2e:	bf 90       	pop	r11
     c30:	af 90       	pop	r10
     c32:	9f 90       	pop	r9
     c34:	8f 90       	pop	r8
     c36:	7f 90       	pop	r7
     c38:	6f 90       	pop	r6
     c3a:	5f 90       	pop	r5
     c3c:	4f 90       	pop	r4
     c3e:	3f 90       	pop	r3
     c40:	2f 90       	pop	r2
     c42:	08 95       	ret

00000c44 <Bannercenter>:
     c44:	ef 92       	push	r14
     c46:	ff 92       	push	r15
     c48:	0f 93       	push	r16
     c4a:	1f 93       	push	r17
     c4c:	cf 93       	push	r28
     c4e:	df 93       	push	r29
     c50:	cd b7       	in	r28, 0x3d	; 61
     c52:	de b7       	in	r29, 0x3e	; 62
     c54:	68 97       	sbiw	r28, 0x18	; 24
     c56:	0f b6       	in	r0, 0x3f	; 63
     c58:	f8 94       	cli
     c5a:	de bf       	out	0x3e, r29	; 62
     c5c:	0f be       	out	0x3f, r0	; 63
     c5e:	cd bf       	out	0x3d, r28	; 61
     c60:	6a e5       	ldi	r22, 0x5A	; 90
     c62:	8a e0       	ldi	r24, 0x0A	; 10
     c64:	a8 db       	rcall	.-2224   	; 0x3b6 <SetClmAddr>
     c66:	63 e0       	ldi	r22, 0x03	; 3
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	91 db       	rcall	.-2270   	; 0x38e <SetPgAddr>
     c6c:	8c e0       	ldi	r24, 0x0C	; 12
     c6e:	e3 e3       	ldi	r30, 0x33	; 51
     c70:	f3 e0       	ldi	r31, 0x03	; 3
     c72:	de 01       	movw	r26, r28
     c74:	11 96       	adiw	r26, 0x01	; 1
     c76:	01 90       	ld	r0, Z+
     c78:	0d 92       	st	X+, r0
     c7a:	8a 95       	dec	r24
     c7c:	e1 f7       	brne	.-8      	; 0xc76 <Bannercenter+0x32>
     c7e:	8e 01       	movw	r16, r28
     c80:	0f 5f       	subi	r16, 0xFF	; 255
     c82:	1f 4f       	sbci	r17, 0xFF	; 255
     c84:	7e 01       	movw	r14, r28
     c86:	8c e0       	ldi	r24, 0x0C	; 12
     c88:	e8 0e       	add	r14, r24
     c8a:	f1 1c       	adc	r15, r1
     c8c:	f8 01       	movw	r30, r16
     c8e:	81 91       	ld	r24, Z+
     c90:	8f 01       	movw	r16, r30
     c92:	8f 52       	subi	r24, 0x2F	; 47
     c94:	d1 db       	rcall	.-2142   	; 0x438 <Char1>
     c96:	0e 15       	cp	r16, r14
     c98:	1f 05       	cpc	r17, r15
     c9a:	c1 f7       	brne	.-16     	; 0xc8c <Bannercenter+0x48>
     c9c:	64 e0       	ldi	r22, 0x04	; 4
     c9e:	84 e0       	ldi	r24, 0x04	; 4
     ca0:	76 db       	rcall	.-2324   	; 0x38e <SetPgAddr>
     ca2:	6a e5       	ldi	r22, 0x5A	; 90
     ca4:	8a e0       	ldi	r24, 0x0A	; 10
     ca6:	87 db       	rcall	.-2290   	; 0x3b6 <SetClmAddr>
     ca8:	8c e0       	ldi	r24, 0x0C	; 12
     caa:	ef e3       	ldi	r30, 0x3F	; 63
     cac:	f3 e0       	ldi	r31, 0x03	; 3
     cae:	de 01       	movw	r26, r28
     cb0:	1d 96       	adiw	r26, 0x0d	; 13
     cb2:	01 90       	ld	r0, Z+
     cb4:	0d 92       	st	X+, r0
     cb6:	8a 95       	dec	r24
     cb8:	e1 f7       	brne	.-8      	; 0xcb2 <Bannercenter+0x6e>
     cba:	8e 01       	movw	r16, r28
     cbc:	03 5f       	subi	r16, 0xF3	; 243
     cbe:	1f 4f       	sbci	r17, 0xFF	; 255
     cc0:	7e 01       	movw	r14, r28
     cc2:	f8 e1       	ldi	r31, 0x18	; 24
     cc4:	ef 0e       	add	r14, r31
     cc6:	f1 1c       	adc	r15, r1
     cc8:	f8 01       	movw	r30, r16
     cca:	81 91       	ld	r24, Z+
     ccc:	8f 01       	movw	r16, r30
     cce:	8f 52       	subi	r24, 0x2F	; 47
     cd0:	b3 db       	rcall	.-2202   	; 0x438 <Char1>
     cd2:	0e 15       	cp	r16, r14
     cd4:	1f 05       	cpc	r17, r15
     cd6:	c1 f7       	brne	.-16     	; 0xcc8 <Bannercenter+0x84>
     cd8:	68 96       	adiw	r28, 0x18	; 24
     cda:	0f b6       	in	r0, 0x3f	; 63
     cdc:	f8 94       	cli
     cde:	de bf       	out	0x3e, r29	; 62
     ce0:	0f be       	out	0x3f, r0	; 63
     ce2:	cd bf       	out	0x3d, r28	; 61
     ce4:	df 91       	pop	r29
     ce6:	cf 91       	pop	r28
     ce8:	1f 91       	pop	r17
     cea:	0f 91       	pop	r16
     cec:	ff 90       	pop	r15
     cee:	ef 90       	pop	r14
     cf0:	08 95       	ret

00000cf2 <Byt2Bit>:
     cf2:	1f 93       	push	r17
     cf4:	cf 93       	push	r28
     cf6:	df 93       	push	r29
     cf8:	cd b7       	in	r28, 0x3d	; 61
     cfa:	de b7       	in	r29, 0x3e	; 62
     cfc:	28 97       	sbiw	r28, 0x08	; 8
     cfe:	0f b6       	in	r0, 0x3f	; 63
     d00:	f8 94       	cli
     d02:	de bf       	out	0x3e, r29	; 62
     d04:	0f be       	out	0x3f, r0	; 63
     d06:	cd bf       	out	0x3d, r28	; 61
     d08:	20 e8       	ldi	r18, 0x80	; 128
     d0a:	28 0f       	add	r18, r24
     d0c:	1a f0       	brmi	.+6      	; 0xd14 <Byt2Bit+0x22>
     d0e:	82 e0       	ldi	r24, 0x02	; 2
     d10:	88 87       	std	Y+8, r24	; 0x08
     d12:	03 c0       	rjmp	.+6      	; 0xd1a <Byt2Bit+0x28>
     d14:	91 e0       	ldi	r25, 0x01	; 1
     d16:	98 87       	std	Y+8, r25	; 0x08
     d18:	28 2f       	mov	r18, r24
     d1a:	90 ec       	ldi	r25, 0xC0	; 192
     d1c:	92 0f       	add	r25, r18
     d1e:	1a f0       	brmi	.+6      	; 0xd26 <Byt2Bit+0x34>
     d20:	82 e0       	ldi	r24, 0x02	; 2
     d22:	8f 83       	std	Y+7, r24	; 0x07
     d24:	03 c0       	rjmp	.+6      	; 0xd2c <Byt2Bit+0x3a>
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	8f 83       	std	Y+7, r24	; 0x07
     d2a:	92 2f       	mov	r25, r18
     d2c:	80 ee       	ldi	r24, 0xE0	; 224
     d2e:	89 0f       	add	r24, r25
     d30:	1a f0       	brmi	.+6      	; 0xd38 <Byt2Bit+0x46>
     d32:	92 e0       	ldi	r25, 0x02	; 2
     d34:	9e 83       	std	Y+6, r25	; 0x06
     d36:	03 c0       	rjmp	.+6      	; 0xd3e <Byt2Bit+0x4c>
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	8e 83       	std	Y+6, r24	; 0x06
     d3c:	89 2f       	mov	r24, r25
     d3e:	90 ef       	ldi	r25, 0xF0	; 240
     d40:	98 0f       	add	r25, r24
     d42:	1a f0       	brmi	.+6      	; 0xd4a <Byt2Bit+0x58>
     d44:	82 e0       	ldi	r24, 0x02	; 2
     d46:	8d 83       	std	Y+5, r24	; 0x05
     d48:	03 c0       	rjmp	.+6      	; 0xd50 <Byt2Bit+0x5e>
     d4a:	91 e0       	ldi	r25, 0x01	; 1
     d4c:	9d 83       	std	Y+5, r25	; 0x05
     d4e:	98 2f       	mov	r25, r24
     d50:	88 ef       	ldi	r24, 0xF8	; 248
     d52:	89 0f       	add	r24, r25
     d54:	1a f0       	brmi	.+6      	; 0xd5c <Byt2Bit+0x6a>
     d56:	92 e0       	ldi	r25, 0x02	; 2
     d58:	9c 83       	std	Y+4, r25	; 0x04
     d5a:	03 c0       	rjmp	.+6      	; 0xd62 <Byt2Bit+0x70>
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	8c 83       	std	Y+4, r24	; 0x04
     d60:	89 2f       	mov	r24, r25
     d62:	9c ef       	ldi	r25, 0xFC	; 252
     d64:	98 0f       	add	r25, r24
     d66:	1a f0       	brmi	.+6      	; 0xd6e <Byt2Bit+0x7c>
     d68:	82 e0       	ldi	r24, 0x02	; 2
     d6a:	8b 83       	std	Y+3, r24	; 0x03
     d6c:	03 c0       	rjmp	.+6      	; 0xd74 <Byt2Bit+0x82>
     d6e:	91 e0       	ldi	r25, 0x01	; 1
     d70:	9b 83       	std	Y+3, r25	; 0x03
     d72:	98 2f       	mov	r25, r24
     d74:	8e ef       	ldi	r24, 0xFE	; 254
     d76:	89 0f       	add	r24, r25
     d78:	1a f0       	brmi	.+6      	; 0xd80 <Byt2Bit+0x8e>
     d7a:	92 e0       	ldi	r25, 0x02	; 2
     d7c:	9a 83       	std	Y+2, r25	; 0x02
     d7e:	03 c0       	rjmp	.+6      	; 0xd86 <Byt2Bit+0x94>
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	8a 83       	std	Y+2, r24	; 0x02
     d84:	89 2f       	mov	r24, r25
     d86:	81 50       	subi	r24, 0x01	; 1
     d88:	1a f0       	brmi	.+6      	; 0xd90 <Byt2Bit+0x9e>
     d8a:	82 e0       	ldi	r24, 0x02	; 2
     d8c:	89 83       	std	Y+1, r24	; 0x01
     d8e:	0f c0       	rjmp	.+30     	; 0xdae <Byt2Bit+0xbc>
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	89 83       	std	Y+1, r24	; 0x01
     d94:	0c c0       	rjmp	.+24     	; 0xdae <Byt2Bit+0xbc>
     d96:	11 50       	subi	r17, 0x01	; 1
     d98:	e1 e0       	ldi	r30, 0x01	; 1
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	ec 0f       	add	r30, r28
     d9e:	fd 1f       	adc	r31, r29
     da0:	e1 0f       	add	r30, r17
     da2:	f1 1d       	adc	r31, r1
     da4:	80 81       	ld	r24, Z
     da6:	48 db       	rcall	.-2416   	; 0x438 <Char1>
     da8:	11 11       	cpse	r17, r1
     daa:	f5 cf       	rjmp	.-22     	; 0xd96 <Byt2Bit+0xa4>
     dac:	02 c0       	rjmp	.+4      	; 0xdb2 <Byt2Bit+0xc0>
     dae:	18 e0       	ldi	r17, 0x08	; 8
     db0:	f2 cf       	rjmp	.-28     	; 0xd96 <Byt2Bit+0xa4>
     db2:	28 96       	adiw	r28, 0x08	; 8
     db4:	0f b6       	in	r0, 0x3f	; 63
     db6:	f8 94       	cli
     db8:	de bf       	out	0x3e, r29	; 62
     dba:	0f be       	out	0x3f, r0	; 63
     dbc:	cd bf       	out	0x3d, r28	; 61
     dbe:	df 91       	pop	r29
     dc0:	cf 91       	pop	r28
     dc2:	1f 91       	pop	r17
     dc4:	08 95       	ret

00000dc6 <Reg0_out>:
     dc6:	ef 92       	push	r14
     dc8:	ff 92       	push	r15
     dca:	0f 93       	push	r16
     dcc:	1f 93       	push	r17
     dce:	cf 93       	push	r28
     dd0:	df 93       	push	r29
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
     dd6:	28 97       	sbiw	r28, 0x08	; 8
     dd8:	0f b6       	in	r0, 0x3f	; 63
     dda:	f8 94       	cli
     ddc:	de bf       	out	0x3e, r29	; 62
     dde:	0f be       	out	0x3f, r0	; 63
     de0:	cd bf       	out	0x3d, r28	; 61
     de2:	88 e0       	ldi	r24, 0x08	; 8
     de4:	eb e4       	ldi	r30, 0x4B	; 75
     de6:	f3 e0       	ldi	r31, 0x03	; 3
     de8:	de 01       	movw	r26, r28
     dea:	11 96       	adiw	r26, 0x01	; 1
     dec:	01 90       	ld	r0, Z+
     dee:	0d 92       	st	X+, r0
     df0:	8a 95       	dec	r24
     df2:	e1 f7       	brne	.-8      	; 0xdec <Reg0_out+0x26>
     df4:	61 e0       	ldi	r22, 0x01	; 1
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	ca da       	rcall	.-2668   	; 0x38e <SetPgAddr>
     dfa:	64 e5       	ldi	r22, 0x54	; 84
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	db da       	rcall	.-2634   	; 0x3b6 <SetClmAddr>
     e00:	8e 01       	movw	r16, r28
     e02:	0f 5f       	subi	r16, 0xFF	; 255
     e04:	1f 4f       	sbci	r17, 0xFF	; 255
     e06:	7e 01       	movw	r14, r28
     e08:	87 e0       	ldi	r24, 0x07	; 7
     e0a:	e8 0e       	add	r14, r24
     e0c:	f1 1c       	adc	r15, r1
     e0e:	f8 01       	movw	r30, r16
     e10:	81 91       	ld	r24, Z+
     e12:	8f 01       	movw	r16, r30
     e14:	8f 52       	subi	r24, 0x2F	; 47
     e16:	10 db       	rcall	.-2528   	; 0x438 <Char1>
     e18:	0e 15       	cp	r16, r14
     e1a:	1f 05       	cpc	r17, r15
     e1c:	c1 f7       	brne	.-16     	; 0xe0e <Reg0_out+0x48>
     e1e:	28 96       	adiw	r28, 0x08	; 8
     e20:	0f b6       	in	r0, 0x3f	; 63
     e22:	f8 94       	cli
     e24:	de bf       	out	0x3e, r29	; 62
     e26:	0f be       	out	0x3f, r0	; 63
     e28:	cd bf       	out	0x3d, r28	; 61
     e2a:	df 91       	pop	r29
     e2c:	cf 91       	pop	r28
     e2e:	1f 91       	pop	r17
     e30:	0f 91       	pop	r16
     e32:	ff 90       	pop	r15
     e34:	ef 90       	pop	r14
     e36:	08 95       	ret

00000e38 <Reg1_out>:
     e38:	ef 92       	push	r14
     e3a:	ff 92       	push	r15
     e3c:	0f 93       	push	r16
     e3e:	1f 93       	push	r17
     e40:	cf 93       	push	r28
     e42:	df 93       	push	r29
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
     e48:	28 97       	sbiw	r28, 0x08	; 8
     e4a:	0f b6       	in	r0, 0x3f	; 63
     e4c:	f8 94       	cli
     e4e:	de bf       	out	0x3e, r29	; 62
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	cd bf       	out	0x3d, r28	; 61
     e54:	88 e0       	ldi	r24, 0x08	; 8
     e56:	e3 e5       	ldi	r30, 0x53	; 83
     e58:	f3 e0       	ldi	r31, 0x03	; 3
     e5a:	de 01       	movw	r26, r28
     e5c:	11 96       	adiw	r26, 0x01	; 1
     e5e:	01 90       	ld	r0, Z+
     e60:	0d 92       	st	X+, r0
     e62:	8a 95       	dec	r24
     e64:	e1 f7       	brne	.-8      	; 0xe5e <Reg1_out+0x26>
     e66:	61 e0       	ldi	r22, 0x01	; 1
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	91 da       	rcall	.-2782   	; 0x38e <SetPgAddr>
     e6c:	64 e5       	ldi	r22, 0x54	; 84
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	a2 da       	rcall	.-2748   	; 0x3b6 <SetClmAddr>
     e72:	8e 01       	movw	r16, r28
     e74:	0f 5f       	subi	r16, 0xFF	; 255
     e76:	1f 4f       	sbci	r17, 0xFF	; 255
     e78:	7e 01       	movw	r14, r28
     e7a:	87 e0       	ldi	r24, 0x07	; 7
     e7c:	e8 0e       	add	r14, r24
     e7e:	f1 1c       	adc	r15, r1
     e80:	f8 01       	movw	r30, r16
     e82:	81 91       	ld	r24, Z+
     e84:	8f 01       	movw	r16, r30
     e86:	8f 52       	subi	r24, 0x2F	; 47
     e88:	d7 da       	rcall	.-2642   	; 0x438 <Char1>
     e8a:	0e 15       	cp	r16, r14
     e8c:	1f 05       	cpc	r17, r15
     e8e:	c1 f7       	brne	.-16     	; 0xe80 <Reg1_out+0x48>
     e90:	28 96       	adiw	r28, 0x08	; 8
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	df 91       	pop	r29
     e9e:	cf 91       	pop	r28
     ea0:	1f 91       	pop	r17
     ea2:	0f 91       	pop	r16
     ea4:	ff 90       	pop	r15
     ea6:	ef 90       	pop	r14
     ea8:	08 95       	ret

00000eaa <Reg2_out>:
     eaa:	ef 92       	push	r14
     eac:	ff 92       	push	r15
     eae:	0f 93       	push	r16
     eb0:	1f 93       	push	r17
     eb2:	cf 93       	push	r28
     eb4:	df 93       	push	r29
     eb6:	cd b7       	in	r28, 0x3d	; 61
     eb8:	de b7       	in	r29, 0x3e	; 62
     eba:	28 97       	sbiw	r28, 0x08	; 8
     ebc:	0f b6       	in	r0, 0x3f	; 63
     ebe:	f8 94       	cli
     ec0:	de bf       	out	0x3e, r29	; 62
     ec2:	0f be       	out	0x3f, r0	; 63
     ec4:	cd bf       	out	0x3d, r28	; 61
     ec6:	88 e0       	ldi	r24, 0x08	; 8
     ec8:	eb e5       	ldi	r30, 0x5B	; 91
     eca:	f3 e0       	ldi	r31, 0x03	; 3
     ecc:	de 01       	movw	r26, r28
     ece:	11 96       	adiw	r26, 0x01	; 1
     ed0:	01 90       	ld	r0, Z+
     ed2:	0d 92       	st	X+, r0
     ed4:	8a 95       	dec	r24
     ed6:	e1 f7       	brne	.-8      	; 0xed0 <Reg2_out+0x26>
     ed8:	62 e0       	ldi	r22, 0x02	; 2
     eda:	82 e0       	ldi	r24, 0x02	; 2
     edc:	58 da       	rcall	.-2896   	; 0x38e <SetPgAddr>
     ede:	64 e5       	ldi	r22, 0x54	; 84
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	69 da       	rcall	.-2862   	; 0x3b6 <SetClmAddr>
     ee4:	8e 01       	movw	r16, r28
     ee6:	0f 5f       	subi	r16, 0xFF	; 255
     ee8:	1f 4f       	sbci	r17, 0xFF	; 255
     eea:	7e 01       	movw	r14, r28
     eec:	87 e0       	ldi	r24, 0x07	; 7
     eee:	e8 0e       	add	r14, r24
     ef0:	f1 1c       	adc	r15, r1
     ef2:	f8 01       	movw	r30, r16
     ef4:	81 91       	ld	r24, Z+
     ef6:	8f 01       	movw	r16, r30
     ef8:	8f 52       	subi	r24, 0x2F	; 47
     efa:	9e da       	rcall	.-2756   	; 0x438 <Char1>
     efc:	0e 15       	cp	r16, r14
     efe:	1f 05       	cpc	r17, r15
     f00:	c1 f7       	brne	.-16     	; 0xef2 <Reg2_out+0x48>
     f02:	28 96       	adiw	r28, 0x08	; 8
     f04:	0f b6       	in	r0, 0x3f	; 63
     f06:	f8 94       	cli
     f08:	de bf       	out	0x3e, r29	; 62
     f0a:	0f be       	out	0x3f, r0	; 63
     f0c:	cd bf       	out	0x3d, r28	; 61
     f0e:	df 91       	pop	r29
     f10:	cf 91       	pop	r28
     f12:	1f 91       	pop	r17
     f14:	0f 91       	pop	r16
     f16:	ff 90       	pop	r15
     f18:	ef 90       	pop	r14
     f1a:	08 95       	ret

00000f1c <Reg3_out>:
     f1c:	ef 92       	push	r14
     f1e:	ff 92       	push	r15
     f20:	0f 93       	push	r16
     f22:	1f 93       	push	r17
     f24:	cf 93       	push	r28
     f26:	df 93       	push	r29
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
     f2c:	28 97       	sbiw	r28, 0x08	; 8
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	f8 94       	cli
     f32:	de bf       	out	0x3e, r29	; 62
     f34:	0f be       	out	0x3f, r0	; 63
     f36:	cd bf       	out	0x3d, r28	; 61
     f38:	88 e0       	ldi	r24, 0x08	; 8
     f3a:	e3 e6       	ldi	r30, 0x63	; 99
     f3c:	f3 e0       	ldi	r31, 0x03	; 3
     f3e:	de 01       	movw	r26, r28
     f40:	11 96       	adiw	r26, 0x01	; 1
     f42:	01 90       	ld	r0, Z+
     f44:	0d 92       	st	X+, r0
     f46:	8a 95       	dec	r24
     f48:	e1 f7       	brne	.-8      	; 0xf42 <Reg3_out+0x26>
     f4a:	63 e0       	ldi	r22, 0x03	; 3
     f4c:	83 e0       	ldi	r24, 0x03	; 3
     f4e:	1f da       	rcall	.-3010   	; 0x38e <SetPgAddr>
     f50:	64 e5       	ldi	r22, 0x54	; 84
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	30 da       	rcall	.-2976   	; 0x3b6 <SetClmAddr>
     f56:	8e 01       	movw	r16, r28
     f58:	0f 5f       	subi	r16, 0xFF	; 255
     f5a:	1f 4f       	sbci	r17, 0xFF	; 255
     f5c:	7e 01       	movw	r14, r28
     f5e:	87 e0       	ldi	r24, 0x07	; 7
     f60:	e8 0e       	add	r14, r24
     f62:	f1 1c       	adc	r15, r1
     f64:	f8 01       	movw	r30, r16
     f66:	81 91       	ld	r24, Z+
     f68:	8f 01       	movw	r16, r30
     f6a:	8f 52       	subi	r24, 0x2F	; 47
     f6c:	65 da       	rcall	.-2870   	; 0x438 <Char1>
     f6e:	0e 15       	cp	r16, r14
     f70:	1f 05       	cpc	r17, r15
     f72:	c1 f7       	brne	.-16     	; 0xf64 <Reg3_out+0x48>
     f74:	28 96       	adiw	r28, 0x08	; 8
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	f8 94       	cli
     f7a:	de bf       	out	0x3e, r29	; 62
     f7c:	0f be       	out	0x3f, r0	; 63
     f7e:	cd bf       	out	0x3d, r28	; 61
     f80:	df 91       	pop	r29
     f82:	cf 91       	pop	r28
     f84:	1f 91       	pop	r17
     f86:	0f 91       	pop	r16
     f88:	ff 90       	pop	r15
     f8a:	ef 90       	pop	r14
     f8c:	08 95       	ret

00000f8e <Reg4_out>:
     f8e:	ef 92       	push	r14
     f90:	ff 92       	push	r15
     f92:	0f 93       	push	r16
     f94:	1f 93       	push	r17
     f96:	cf 93       	push	r28
     f98:	df 93       	push	r29
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	28 97       	sbiw	r28, 0x08	; 8
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	f8 94       	cli
     fa4:	de bf       	out	0x3e, r29	; 62
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	cd bf       	out	0x3d, r28	; 61
     faa:	88 e0       	ldi	r24, 0x08	; 8
     fac:	eb e6       	ldi	r30, 0x6B	; 107
     fae:	f3 e0       	ldi	r31, 0x03	; 3
     fb0:	de 01       	movw	r26, r28
     fb2:	11 96       	adiw	r26, 0x01	; 1
     fb4:	01 90       	ld	r0, Z+
     fb6:	0d 92       	st	X+, r0
     fb8:	8a 95       	dec	r24
     fba:	e1 f7       	brne	.-8      	; 0xfb4 <Reg4_out+0x26>
     fbc:	64 e0       	ldi	r22, 0x04	; 4
     fbe:	84 e0       	ldi	r24, 0x04	; 4
     fc0:	e6 d9       	rcall	.-3124   	; 0x38e <SetPgAddr>
     fc2:	64 e5       	ldi	r22, 0x54	; 84
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	f7 d9       	rcall	.-3090   	; 0x3b6 <SetClmAddr>
     fc8:	8e 01       	movw	r16, r28
     fca:	0f 5f       	subi	r16, 0xFF	; 255
     fcc:	1f 4f       	sbci	r17, 0xFF	; 255
     fce:	7e 01       	movw	r14, r28
     fd0:	87 e0       	ldi	r24, 0x07	; 7
     fd2:	e8 0e       	add	r14, r24
     fd4:	f1 1c       	adc	r15, r1
     fd6:	f8 01       	movw	r30, r16
     fd8:	81 91       	ld	r24, Z+
     fda:	8f 01       	movw	r16, r30
     fdc:	8f 52       	subi	r24, 0x2F	; 47
     fde:	2c da       	rcall	.-2984   	; 0x438 <Char1>
     fe0:	0e 15       	cp	r16, r14
     fe2:	1f 05       	cpc	r17, r15
     fe4:	c1 f7       	brne	.-16     	; 0xfd6 <Reg4_out+0x48>
     fe6:	28 96       	adiw	r28, 0x08	; 8
     fe8:	0f b6       	in	r0, 0x3f	; 63
     fea:	f8 94       	cli
     fec:	de bf       	out	0x3e, r29	; 62
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	cd bf       	out	0x3d, r28	; 61
     ff2:	df 91       	pop	r29
     ff4:	cf 91       	pop	r28
     ff6:	1f 91       	pop	r17
     ff8:	0f 91       	pop	r16
     ffa:	ff 90       	pop	r15
     ffc:	ef 90       	pop	r14
     ffe:	08 95       	ret

00001000 <Reg5_out>:
    1000:	ef 92       	push	r14
    1002:	ff 92       	push	r15
    1004:	0f 93       	push	r16
    1006:	1f 93       	push	r17
    1008:	cf 93       	push	r28
    100a:	df 93       	push	r29
    100c:	cd b7       	in	r28, 0x3d	; 61
    100e:	de b7       	in	r29, 0x3e	; 62
    1010:	28 97       	sbiw	r28, 0x08	; 8
    1012:	0f b6       	in	r0, 0x3f	; 63
    1014:	f8 94       	cli
    1016:	de bf       	out	0x3e, r29	; 62
    1018:	0f be       	out	0x3f, r0	; 63
    101a:	cd bf       	out	0x3d, r28	; 61
    101c:	88 e0       	ldi	r24, 0x08	; 8
    101e:	e3 e7       	ldi	r30, 0x73	; 115
    1020:	f3 e0       	ldi	r31, 0x03	; 3
    1022:	de 01       	movw	r26, r28
    1024:	11 96       	adiw	r26, 0x01	; 1
    1026:	01 90       	ld	r0, Z+
    1028:	0d 92       	st	X+, r0
    102a:	8a 95       	dec	r24
    102c:	e1 f7       	brne	.-8      	; 0x1026 <Reg5_out+0x26>
    102e:	65 e0       	ldi	r22, 0x05	; 5
    1030:	85 e0       	ldi	r24, 0x05	; 5
    1032:	ad d9       	rcall	.-3238   	; 0x38e <SetPgAddr>
    1034:	64 e5       	ldi	r22, 0x54	; 84
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	be d9       	rcall	.-3204   	; 0x3b6 <SetClmAddr>
    103a:	8e 01       	movw	r16, r28
    103c:	0f 5f       	subi	r16, 0xFF	; 255
    103e:	1f 4f       	sbci	r17, 0xFF	; 255
    1040:	7e 01       	movw	r14, r28
    1042:	87 e0       	ldi	r24, 0x07	; 7
    1044:	e8 0e       	add	r14, r24
    1046:	f1 1c       	adc	r15, r1
    1048:	f8 01       	movw	r30, r16
    104a:	81 91       	ld	r24, Z+
    104c:	8f 01       	movw	r16, r30
    104e:	8f 52       	subi	r24, 0x2F	; 47
    1050:	f3 d9       	rcall	.-3098   	; 0x438 <Char1>
    1052:	0e 15       	cp	r16, r14
    1054:	1f 05       	cpc	r17, r15
    1056:	c1 f7       	brne	.-16     	; 0x1048 <Reg5_out+0x48>
    1058:	28 96       	adiw	r28, 0x08	; 8
    105a:	0f b6       	in	r0, 0x3f	; 63
    105c:	f8 94       	cli
    105e:	de bf       	out	0x3e, r29	; 62
    1060:	0f be       	out	0x3f, r0	; 63
    1062:	cd bf       	out	0x3d, r28	; 61
    1064:	df 91       	pop	r29
    1066:	cf 91       	pop	r28
    1068:	1f 91       	pop	r17
    106a:	0f 91       	pop	r16
    106c:	ff 90       	pop	r15
    106e:	ef 90       	pop	r14
    1070:	08 95       	ret

00001072 <Reg6_out>:
    1072:	ef 92       	push	r14
    1074:	ff 92       	push	r15
    1076:	0f 93       	push	r16
    1078:	1f 93       	push	r17
    107a:	cf 93       	push	r28
    107c:	df 93       	push	r29
    107e:	cd b7       	in	r28, 0x3d	; 61
    1080:	de b7       	in	r29, 0x3e	; 62
    1082:	27 97       	sbiw	r28, 0x07	; 7
    1084:	0f b6       	in	r0, 0x3f	; 63
    1086:	f8 94       	cli
    1088:	de bf       	out	0x3e, r29	; 62
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	cd bf       	out	0x3d, r28	; 61
    108e:	87 e0       	ldi	r24, 0x07	; 7
    1090:	eb e7       	ldi	r30, 0x7B	; 123
    1092:	f3 e0       	ldi	r31, 0x03	; 3
    1094:	de 01       	movw	r26, r28
    1096:	11 96       	adiw	r26, 0x01	; 1
    1098:	01 90       	ld	r0, Z+
    109a:	0d 92       	st	X+, r0
    109c:	8a 95       	dec	r24
    109e:	e1 f7       	brne	.-8      	; 0x1098 <Reg6_out+0x26>
    10a0:	66 e0       	ldi	r22, 0x06	; 6
    10a2:	86 e0       	ldi	r24, 0x06	; 6
    10a4:	74 d9       	rcall	.-3352   	; 0x38e <SetPgAddr>
    10a6:	64 e5       	ldi	r22, 0x54	; 84
    10a8:	81 e0       	ldi	r24, 0x01	; 1
    10aa:	85 d9       	rcall	.-3318   	; 0x3b6 <SetClmAddr>
    10ac:	8e 01       	movw	r16, r28
    10ae:	0f 5f       	subi	r16, 0xFF	; 255
    10b0:	1f 4f       	sbci	r17, 0xFF	; 255
    10b2:	7e 01       	movw	r14, r28
    10b4:	87 e0       	ldi	r24, 0x07	; 7
    10b6:	e8 0e       	add	r14, r24
    10b8:	f1 1c       	adc	r15, r1
    10ba:	f8 01       	movw	r30, r16
    10bc:	81 91       	ld	r24, Z+
    10be:	8f 01       	movw	r16, r30
    10c0:	8f 52       	subi	r24, 0x2F	; 47
    10c2:	ba d9       	rcall	.-3212   	; 0x438 <Char1>
    10c4:	0e 15       	cp	r16, r14
    10c6:	1f 05       	cpc	r17, r15
    10c8:	c1 f7       	brne	.-16     	; 0x10ba <Reg6_out+0x48>
    10ca:	27 96       	adiw	r28, 0x07	; 7
    10cc:	0f b6       	in	r0, 0x3f	; 63
    10ce:	f8 94       	cli
    10d0:	de bf       	out	0x3e, r29	; 62
    10d2:	0f be       	out	0x3f, r0	; 63
    10d4:	cd bf       	out	0x3d, r28	; 61
    10d6:	df 91       	pop	r29
    10d8:	cf 91       	pop	r28
    10da:	1f 91       	pop	r17
    10dc:	0f 91       	pop	r16
    10de:	ff 90       	pop	r15
    10e0:	ef 90       	pop	r14
    10e2:	08 95       	ret

000010e4 <Reg7_out>:
    10e4:	ef 92       	push	r14
    10e6:	ff 92       	push	r15
    10e8:	0f 93       	push	r16
    10ea:	1f 93       	push	r17
    10ec:	cf 93       	push	r28
    10ee:	df 93       	push	r29
    10f0:	00 d0       	rcall	.+0      	; 0x10f2 <Reg7_out+0xe>
    10f2:	00 d0       	rcall	.+0      	; 0x10f4 <Reg7_out+0x10>
    10f4:	00 d0       	rcall	.+0      	; 0x10f6 <Reg7_out+0x12>
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	86 e0       	ldi	r24, 0x06	; 6
    10fc:	e2 e8       	ldi	r30, 0x82	; 130
    10fe:	f3 e0       	ldi	r31, 0x03	; 3
    1100:	de 01       	movw	r26, r28
    1102:	11 96       	adiw	r26, 0x01	; 1
    1104:	01 90       	ld	r0, Z+
    1106:	0d 92       	st	X+, r0
    1108:	8a 95       	dec	r24
    110a:	e1 f7       	brne	.-8      	; 0x1104 <Reg7_out+0x20>
    110c:	67 e0       	ldi	r22, 0x07	; 7
    110e:	87 e0       	ldi	r24, 0x07	; 7
    1110:	3e d9       	rcall	.-3460   	; 0x38e <SetPgAddr>
    1112:	64 e5       	ldi	r22, 0x54	; 84
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	4f d9       	rcall	.-3426   	; 0x3b6 <SetClmAddr>
    1118:	8e 01       	movw	r16, r28
    111a:	0f 5f       	subi	r16, 0xFF	; 255
    111c:	1f 4f       	sbci	r17, 0xFF	; 255
    111e:	7e 01       	movw	r14, r28
    1120:	86 e0       	ldi	r24, 0x06	; 6
    1122:	e8 0e       	add	r14, r24
    1124:	f1 1c       	adc	r15, r1
    1126:	f8 01       	movw	r30, r16
    1128:	81 91       	ld	r24, Z+
    112a:	8f 01       	movw	r16, r30
    112c:	8f 52       	subi	r24, 0x2F	; 47
    112e:	84 d9       	rcall	.-3320   	; 0x438 <Char1>
    1130:	0e 15       	cp	r16, r14
    1132:	1f 05       	cpc	r17, r15
    1134:	c1 f7       	brne	.-16     	; 0x1126 <Reg7_out+0x42>
    1136:	26 96       	adiw	r28, 0x06	; 6
    1138:	0f b6       	in	r0, 0x3f	; 63
    113a:	f8 94       	cli
    113c:	de bf       	out	0x3e, r29	; 62
    113e:	0f be       	out	0x3f, r0	; 63
    1140:	cd bf       	out	0x3d, r28	; 61
    1142:	df 91       	pop	r29
    1144:	cf 91       	pop	r28
    1146:	1f 91       	pop	r17
    1148:	0f 91       	pop	r16
    114a:	ff 90       	pop	r15
    114c:	ef 90       	pop	r14
    114e:	08 95       	ret

00001150 <Arrow>:
    1150:	60 e0       	ldi	r22, 0x00	; 0
    1152:	80 e0       	ldi	r24, 0x00	; 0
    1154:	1c d9       	rcall	.-3528   	; 0x38e <SetPgAddr>
    1156:	6f e7       	ldi	r22, 0x7F	; 127
    1158:	84 e7       	ldi	r24, 0x74	; 116
    115a:	2d d9       	rcall	.-3494   	; 0x3b6 <SetClmAddr>
    115c:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    1160:	8f 5f       	subi	r24, 0xFF	; 255
    1162:	6a d9       	rcall	.-3372   	; 0x438 <Char1>
    1164:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    1168:	82 30       	cpi	r24, 0x02	; 2
    116a:	d0 f0       	brcs	.+52     	; 0x11a0 <Arrow+0x50>
    116c:	6f e7       	ldi	r22, 0x7F	; 127
    116e:	84 e7       	ldi	r24, 0x74	; 116
    1170:	22 d9       	rcall	.-3516   	; 0x3b6 <SetClmAddr>
    1172:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    1176:	81 50       	subi	r24, 0x01	; 1
    1178:	68 2f       	mov	r22, r24
    117a:	09 d9       	rcall	.-3566   	; 0x38e <SetPgAddr>
    117c:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <n>
    1180:	80 e3       	ldi	r24, 0x30	; 48
    1182:	5a d9       	rcall	.-3404   	; 0x438 <Char1>
    1184:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <n>
    1188:	8f 5f       	subi	r24, 0xFF	; 255
    118a:	80 93 33 02 	sts	0x0233, r24	; 0x800233 <n>
    118e:	82 30       	cpi	r24, 0x02	; 2
    1190:	b8 f3       	brcs	.-18     	; 0x1180 <Arrow+0x30>
    1192:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    1196:	87 30       	cpi	r24, 0x07	; 7
    1198:	18 f0       	brcs	.+6      	; 0x11a0 <Arrow+0x50>
    119a:	81 e0       	ldi	r24, 0x01	; 1
    119c:	80 93 8c 03 	sts	0x038C, r24	; 0x80038c <Line>
    11a0:	6f e7       	ldi	r22, 0x7F	; 127
    11a2:	84 e7       	ldi	r24, 0x74	; 116
    11a4:	08 d9       	rcall	.-3568   	; 0x3b6 <SetClmAddr>
    11a6:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    11aa:	68 2f       	mov	r22, r24
    11ac:	f0 d8       	rcall	.-3616   	; 0x38e <SetPgAddr>
    11ae:	8d e0       	ldi	r24, 0x0D	; 13
    11b0:	43 d9       	rcall	.-3450   	; 0x438 <Char1>
    11b2:	8e e0       	ldi	r24, 0x0E	; 14
    11b4:	41 d9       	rcall	.-3454   	; 0x438 <Char1>
    11b6:	e8 9a       	sbi	0x1d, 0	; 29
    11b8:	2f ef       	ldi	r18, 0xFF	; 255
    11ba:	89 e6       	ldi	r24, 0x69	; 105
    11bc:	98 e1       	ldi	r25, 0x18	; 24
    11be:	21 50       	subi	r18, 0x01	; 1
    11c0:	80 40       	sbci	r24, 0x00	; 0
    11c2:	90 40       	sbci	r25, 0x00	; 0
    11c4:	e1 f7       	brne	.-8      	; 0x11be <Arrow+0x6e>
    11c6:	00 c0       	rjmp	.+0      	; 0x11c8 <Arrow+0x78>
    11c8:	00 00       	nop
    11ca:	08 95       	ret

000011cc <MenuPrint>:
    11cc:	cf 92       	push	r12
    11ce:	df 92       	push	r13
    11d0:	ef 92       	push	r14
    11d2:	ff 92       	push	r15
    11d4:	0f 93       	push	r16
    11d6:	1f 93       	push	r17
    11d8:	cf 93       	push	r28
    11da:	df 93       	push	r29
    11dc:	cd b7       	in	r28, 0x3d	; 61
    11de:	de b7       	in	r29, 0x3e	; 62
    11e0:	6c 97       	sbiw	r28, 0x1c	; 28
    11e2:	0f b6       	in	r0, 0x3f	; 63
    11e4:	f8 94       	cli
    11e6:	de bf       	out	0x3e, r29	; 62
    11e8:	0f be       	out	0x3f, r0	; 63
    11ea:	cd bf       	out	0x3d, r28	; 61
    11ec:	8c e1       	ldi	r24, 0x1C	; 28
    11ee:	e0 e1       	ldi	r30, 0x10	; 16
    11f0:	f3 e0       	ldi	r31, 0x03	; 3
    11f2:	de 01       	movw	r26, r28
    11f4:	11 96       	adiw	r26, 0x01	; 1
    11f6:	01 90       	ld	r0, Z+
    11f8:	0d 92       	st	X+, r0
    11fa:	8a 95       	dec	r24
    11fc:	e1 f7       	brne	.-8      	; 0x11f6 <MenuPrint+0x2a>
    11fe:	ce 01       	movw	r24, r28
    1200:	01 96       	adiw	r24, 0x01	; 1
    1202:	6c 01       	movw	r12, r24
    1204:	00 e0       	ldi	r16, 0x00	; 0
    1206:	00 93 90 03 	sts	0x0390, r16	; 0x800390 <PgPosSt>
    120a:	00 93 00 01 	sts	0x0100, r16	; 0x800100 <PgPosEnd>
    120e:	60 2f       	mov	r22, r16
    1210:	80 2f       	mov	r24, r16
    1212:	bd d8       	rcall	.-3718   	; 0x38e <SetPgAddr>
    1214:	62 e7       	ldi	r22, 0x72	; 114
    1216:	88 e5       	ldi	r24, 0x58	; 88
    1218:	ce d8       	rcall	.-3684   	; 0x3b6 <SetClmAddr>
    121a:	76 01       	movw	r14, r12
    121c:	10 e0       	ldi	r17, 0x00	; 0
    121e:	f7 01       	movw	r30, r14
    1220:	81 91       	ld	r24, Z+
    1222:	7f 01       	movw	r14, r30
    1224:	9f eb       	ldi	r25, 0xBF	; 191
    1226:	98 0f       	add	r25, r24
    1228:	9a 31       	cpi	r25, 0x1A	; 26
    122a:	10 f4       	brcc	.+4      	; 0x1230 <MenuPrint+0x64>
    122c:	8f 52       	subi	r24, 0x2F	; 47
    122e:	01 c0       	rjmp	.+2      	; 0x1232 <MenuPrint+0x66>
    1230:	80 e3       	ldi	r24, 0x30	; 48
    1232:	02 d9       	rcall	.-3580   	; 0x438 <Char1>
    1234:	1f 5f       	subi	r17, 0xFF	; 255
    1236:	14 30       	cpi	r17, 0x04	; 4
    1238:	91 f7       	brne	.-28     	; 0x121e <MenuPrint+0x52>
    123a:	0f 5f       	subi	r16, 0xFF	; 255
    123c:	f4 e0       	ldi	r31, 0x04	; 4
    123e:	cf 0e       	add	r12, r31
    1240:	d1 1c       	adc	r13, r1
    1242:	07 30       	cpi	r16, 0x07	; 7
    1244:	01 f7       	brne	.-64     	; 0x1206 <MenuPrint+0x3a>
    1246:	e3 d9       	rcall	.-3130   	; 0x60e <Banner>
    1248:	6c 96       	adiw	r28, 0x1c	; 28
    124a:	0f b6       	in	r0, 0x3f	; 63
    124c:	f8 94       	cli
    124e:	de bf       	out	0x3e, r29	; 62
    1250:	0f be       	out	0x3f, r0	; 63
    1252:	cd bf       	out	0x3d, r28	; 61
    1254:	df 91       	pop	r29
    1256:	cf 91       	pop	r28
    1258:	1f 91       	pop	r17
    125a:	0f 91       	pop	r16
    125c:	ff 90       	pop	r15
    125e:	ef 90       	pop	r14
    1260:	df 90       	pop	r13
    1262:	cf 90       	pop	r12
    1264:	08 95       	ret

00001266 <__vector_11>:
    1266:	1f 92       	push	r1
    1268:	0f 92       	push	r0
    126a:	0f b6       	in	r0, 0x3f	; 63
    126c:	0f 92       	push	r0
    126e:	11 24       	eor	r1, r1
    1270:	8f 93       	push	r24
    1272:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <sec>
    1276:	8f 5f       	subi	r24, 0xFF	; 255
    1278:	80 93 8f 03 	sts	0x038F, r24	; 0x80038f <sec>
    127c:	8f 91       	pop	r24
    127e:	0f 90       	pop	r0
    1280:	0f be       	out	0x3f, r0	; 63
    1282:	0f 90       	pop	r0
    1284:	1f 90       	pop	r1
    1286:	18 95       	reti

00001288 <timer_ini>:
    1288:	78 94       	sei
    128a:	89 e0       	ldi	r24, 0x09	; 9
    128c:	9d e3       	ldi	r25, 0x3D	; 61
    128e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
    1292:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
    1296:	e1 e8       	ldi	r30, 0x81	; 129
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	8d 60       	ori	r24, 0x0D	; 13
    129e:	80 83       	st	Z, r24
    12a0:	ef e6       	ldi	r30, 0x6F	; 111
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	82 60       	ori	r24, 0x02	; 2
    12a8:	80 83       	st	Z, r24
    12aa:	08 95       	ret

000012ac <StopWatch>:
    12ac:	3f 92       	push	r3
    12ae:	4f 92       	push	r4
    12b0:	5f 92       	push	r5
    12b2:	6f 92       	push	r6
    12b4:	7f 92       	push	r7
    12b6:	8f 92       	push	r8
    12b8:	9f 92       	push	r9
    12ba:	af 92       	push	r10
    12bc:	bf 92       	push	r11
    12be:	cf 92       	push	r12
    12c0:	df 92       	push	r13
    12c2:	ef 92       	push	r14
    12c4:	ff 92       	push	r15
    12c6:	0f 93       	push	r16
    12c8:	1f 93       	push	r17
    12ca:	cf 93       	push	r28
    12cc:	df 93       	push	r29
    12ce:	ed d9       	rcall	.-3110   	; 0x6aa <Clearscreen>
    12d0:	7d df       	rcall	.-262    	; 0x11cc <MenuPrint>
    12d2:	b8 dc       	rcall	.-1680   	; 0xc44 <Bannercenter>
    12d4:	d9 df       	rcall	.-78     	; 0x1288 <timer_ini>
    12d6:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    12da:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    12de:	a1 2c       	mov	r10, r1
    12e0:	61 2c       	mov	r6, r1
    12e2:	cf e6       	ldi	r28, 0x6F	; 111
    12e4:	d0 e0       	ldi	r29, 0x00	; 0
    12e6:	cc 24       	eor	r12, r12
    12e8:	c3 94       	inc	r12
    12ea:	bc 2c       	mov	r11, r12
    12ec:	1c 2d       	mov	r17, r12
    12ee:	94 c0       	rjmp	.+296    	; 0x1418 <StopWatch+0x16c>
    12f0:	8c 2d       	mov	r24, r12
    12f2:	0e 94 24 01 	call	0x248	; 0x248 <Blink_yellow_n>
    12f6:	8c 2d       	mov	r24, r12
    12f8:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <Blink_red_n>
    12fc:	8c 2d       	mov	r24, r12
    12fe:	0e 94 4e 01 	call	0x29c	; 0x29c <Blink_green_n>
    1302:	41 2c       	mov	r4, r1
    1304:	5c c0       	rjmp	.+184    	; 0x13be <StopWatch+0x112>
    1306:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    130a:	82 30       	cpi	r24, 0x02	; 2
    130c:	09 f0       	breq	.+2      	; 0x1310 <StopWatch+0x64>
    130e:	88 c0       	rjmp	.+272    	; 0x1420 <StopWatch+0x174>
    1310:	64 e0       	ldi	r22, 0x04	; 4
    1312:	84 e0       	ldi	r24, 0x04	; 4
    1314:	3c d8       	rcall	.-3976   	; 0x38e <SetPgAddr>
    1316:	6a e5       	ldi	r22, 0x5A	; 90
    1318:	86 e4       	ldi	r24, 0x46	; 70
    131a:	4d d8       	rcall	.-3942   	; 0x3b6 <SetClmAddr>
    131c:	a8 95       	wdr
    131e:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <sec>
    1322:	8f 5f       	subi	r24, 0xFF	; 255
    1324:	89 d8       	rcall	.-3822   	; 0x438 <Char1>
    1326:	81 2f       	mov	r24, r17
    1328:	90 91 8f 03 	lds	r25, 0x038F	; 0x80038f <sec>
    132c:	9a 30       	cpi	r25, 0x0A	; 10
    132e:	08 f4       	brcc	.+2      	; 0x1332 <StopWatch+0x86>
    1330:	8f 2d       	mov	r24, r15
    1332:	88 23       	and	r24, r24
    1334:	31 f0       	breq	.+12     	; 0x1342 <StopWatch+0x96>
    1336:	81 2f       	mov	r24, r17
    1338:	02 30       	cpi	r16, 0x02	; 2
    133a:	09 f0       	breq	.+2      	; 0x133e <StopWatch+0x92>
    133c:	8f 2d       	mov	r24, r15
    133e:	81 11       	cpse	r24, r1
    1340:	22 c0       	rjmp	.+68     	; 0x1386 <StopWatch+0xda>
    1342:	88 81       	ld	r24, Y
    1344:	82 60       	ori	r24, 0x02	; 2
    1346:	88 83       	st	Y, r24
    1348:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <sec>
    134c:	8a 30       	cpi	r24, 0x0A	; 10
    134e:	d8 f2       	brcs	.-74     	; 0x1306 <StopWatch+0x5a>
    1350:	33 24       	eor	r3, r3
    1352:	33 94       	inc	r3
    1354:	30 0e       	add	r3, r16
    1356:	90 92 8f 03 	sts	0x038F, r9	; 0x80038f <sec>
    135a:	6a e5       	ldi	r22, 0x5A	; 90
    135c:	80 e4       	ldi	r24, 0x40	; 64
    135e:	2b d8       	rcall	.-4010   	; 0x3b6 <SetClmAddr>
    1360:	82 e0       	ldi	r24, 0x02	; 2
    1362:	80 0f       	add	r24, r16
    1364:	69 d8       	rcall	.-3886   	; 0x438 <Char1>
    1366:	81 2f       	mov	r24, r17
    1368:	67 d8       	rcall	.-3890   	; 0x438 <Char1>
    136a:	86 e0       	ldi	r24, 0x06	; 6
    136c:	38 16       	cp	r3, r24
    136e:	59 f0       	breq	.+22     	; 0x1386 <StopWatch+0xda>
    1370:	03 2d       	mov	r16, r3
    1372:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <sec>
    1376:	8a 30       	cpi	r24, 0x0A	; 10
    1378:	58 f7       	brcc	.-42     	; 0x1350 <StopWatch+0xa4>
    137a:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    137e:	82 30       	cpi	r24, 0x02	; 2
    1380:	09 f0       	breq	.+2      	; 0x1384 <StopWatch+0xd8>
    1382:	4e c0       	rjmp	.+156    	; 0x1420 <StopWatch+0x174>
    1384:	c5 cf       	rjmp	.-118    	; 0x1310 <StopWatch+0x64>
    1386:	e0 92 8f 03 	sts	0x038F, r14	; 0x80038f <sec>
    138a:	6a e5       	ldi	r22, 0x5A	; 90
    138c:	84 e3       	ldi	r24, 0x34	; 52
    138e:	13 d8       	rcall	.-4058   	; 0x3b6 <SetClmAddr>
    1390:	8d 2d       	mov	r24, r13
    1392:	52 d8       	rcall	.-3932   	; 0x438 <Char1>
    1394:	8e 2d       	mov	r24, r14
    1396:	50 d8       	rcall	.-3936   	; 0x438 <Char1>
    1398:	8b 2d       	mov	r24, r11
    139a:	4e d8       	rcall	.-3940   	; 0x438 <Char1>
    139c:	8b 2d       	mov	r24, r11
    139e:	4c d8       	rcall	.-3944   	; 0x438 <Char1>
    13a0:	d3 94       	inc	r13
    13a2:	8b e0       	ldi	r24, 0x0B	; 11
    13a4:	d8 16       	cp	r13, r24
    13a6:	11 f0       	breq	.+4      	; 0x13ac <StopWatch+0x100>
    13a8:	0e 2d       	mov	r16, r14
    13aa:	e3 cf       	rjmp	.-58     	; 0x1372 <StopWatch+0xc6>
    13ac:	43 94       	inc	r4
    13ae:	6a e5       	ldi	r22, 0x5A	; 90
    13b0:	8e e2       	ldi	r24, 0x2E	; 46
    13b2:	01 d8       	rcall	.-4094   	; 0x3b6 <SetClmAddr>
    13b4:	84 2d       	mov	r24, r4
    13b6:	40 d8       	rcall	.-3968   	; 0x438 <Char1>
    13b8:	86 e0       	ldi	r24, 0x06	; 6
    13ba:	48 16       	cp	r4, r24
    13bc:	21 f0       	breq	.+8      	; 0x13c6 <StopWatch+0x11a>
    13be:	68 94       	set
    13c0:	dd 24       	eor	r13, r13
    13c2:	d1 f8       	bld	r13, 1
    13c4:	f1 cf       	rjmp	.-30     	; 0x13a8 <StopWatch+0xfc>
    13c6:	53 94       	inc	r5
    13c8:	53 94       	inc	r5
    13ca:	6a e5       	ldi	r22, 0x5A	; 90
    13cc:	82 e2       	ldi	r24, 0x22	; 34
    13ce:	0e 94 db 01 	call	0x3b6	; 0x3b6 <SetClmAddr>
    13d2:	85 2d       	mov	r24, r5
    13d4:	31 d8       	rcall	.-3998   	; 0x438 <Char1>
    13d6:	87 2d       	mov	r24, r7
    13d8:	2f d8       	rcall	.-4002   	; 0x438 <Char1>
    13da:	84 e0       	ldi	r24, 0x04	; 4
    13dc:	58 12       	cpse	r5, r24
    13de:	88 cf       	rjmp	.-240    	; 0x12f0 <StopWatch+0x44>
    13e0:	83 94       	inc	r8
    13e2:	6a e5       	ldi	r22, 0x5A	; 90
    13e4:	8c e1       	ldi	r24, 0x1C	; 28
    13e6:	0e 94 db 01 	call	0x3b6	; 0x3b6 <SetClmAddr>
    13ea:	88 2d       	mov	r24, r8
    13ec:	25 d8       	rcall	.-4022   	; 0x438 <Char1>
    13ee:	82 e0       	ldi	r24, 0x02	; 2
    13f0:	88 16       	cp	r8, r24
    13f2:	21 f0       	breq	.+8      	; 0x13fc <StopWatch+0x150>
    13f4:	51 2c       	mov	r5, r1
    13f6:	9e 2c       	mov	r9, r14
    13f8:	fe 2c       	mov	r15, r14
    13fa:	7a cf       	rjmp	.-268    	; 0x12f0 <StopWatch+0x44>
    13fc:	a3 94       	inc	r10
    13fe:	65 e0       	ldi	r22, 0x05	; 5
    1400:	85 e0       	ldi	r24, 0x05	; 5
    1402:	0e 94 c7 01 	call	0x38e	; 0x38e <SetPgAddr>
    1406:	6a e5       	ldi	r22, 0x5A	; 90
    1408:	8e e1       	ldi	r24, 0x1E	; 30
    140a:	0e 94 db 01 	call	0x3b6	; 0x3b6 <SetClmAddr>
    140e:	8a 2d       	mov	r24, r10
    1410:	13 d8       	rcall	.-4058   	; 0x438 <Char1>
    1412:	82 e0       	ldi	r24, 0x02	; 2
    1414:	a8 16       	cp	r10, r24
    1416:	21 f0       	breq	.+8      	; 0x1420 <StopWatch+0x174>
    1418:	81 2c       	mov	r8, r1
    141a:	76 2c       	mov	r7, r6
    141c:	e6 2c       	mov	r14, r6
    141e:	ea cf       	rjmp	.-44     	; 0x13f4 <StopWatch+0x148>
    1420:	81 e0       	ldi	r24, 0x01	; 1
    1422:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <Blink_red_n>
    1426:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <sec>
    142a:	df 91       	pop	r29
    142c:	cf 91       	pop	r28
    142e:	1f 91       	pop	r17
    1430:	0f 91       	pop	r16
    1432:	ff 90       	pop	r15
    1434:	ef 90       	pop	r14
    1436:	df 90       	pop	r13
    1438:	cf 90       	pop	r12
    143a:	bf 90       	pop	r11
    143c:	af 90       	pop	r10
    143e:	9f 90       	pop	r9
    1440:	8f 90       	pop	r8
    1442:	7f 90       	pop	r7
    1444:	6f 90       	pop	r6
    1446:	5f 90       	pop	r5
    1448:	4f 90       	pop	r4
    144a:	3f 90       	pop	r3
    144c:	08 95       	ret

0000144e <__vector_1>:
// 	  Char1(sec+2);
//   }	
}

 ISR(INT0_vect)
 {
    144e:	1f 92       	push	r1
    1450:	0f 92       	push	r0
    1452:	0f b6       	in	r0, 0x3f	; 63
    1454:	0f 92       	push	r0
    1456:	11 24       	eor	r1, r1
    1458:	2f 93       	push	r18
    145a:	3f 93       	push	r19
    145c:	4f 93       	push	r20
    145e:	5f 93       	push	r21
    1460:	6f 93       	push	r22
    1462:	7f 93       	push	r23
    1464:	8f 93       	push	r24
    1466:	9f 93       	push	r25
    1468:	af 93       	push	r26
    146a:	bf 93       	push	r27
    146c:	ef 93       	push	r30
    146e:	ff 93       	push	r31
	EIMSK |= (0<<INT0);	//disable    INT0
    1470:	8d b3       	in	r24, 0x1d	; 29
    1472:	8d bb       	out	0x1d, r24	; 29
	Line++; _delay_ms(900);
    1474:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    1478:	8f 5f       	subi	r24, 0xFF	; 255
    147a:	80 93 8c 03 	sts	0x038C, r24	; 0x80038c <Line>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    147e:	2f ef       	ldi	r18, 0xFF	; 255
    1480:	81 ef       	ldi	r24, 0xF1	; 241
    1482:	9b e2       	ldi	r25, 0x2B	; 43
    1484:	21 50       	subi	r18, 0x01	; 1
    1486:	80 40       	sbci	r24, 0x00	; 0
    1488:	90 40       	sbci	r25, 0x00	; 0
    148a:	e1 f7       	brne	.-8      	; 0x1484 <__vector_1+0x36>
    148c:	00 c0       	rjmp	.+0      	; 0x148e <__vector_1+0x40>
    148e:	00 00       	nop
	Arrow();
    1490:	5f de       	rcall	.-834    	; 0x1150 <Arrow>
 }
    1492:	ff 91       	pop	r31
    1494:	ef 91       	pop	r30
    1496:	bf 91       	pop	r27
    1498:	af 91       	pop	r26
    149a:	9f 91       	pop	r25
    149c:	8f 91       	pop	r24
    149e:	7f 91       	pop	r23
    14a0:	6f 91       	pop	r22
    14a2:	5f 91       	pop	r21
    14a4:	4f 91       	pop	r20
    14a6:	3f 91       	pop	r19
    14a8:	2f 91       	pop	r18
    14aa:	0f 90       	pop	r0
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	0f 90       	pop	r0
    14b0:	1f 90       	pop	r1
    14b2:	18 95       	reti

000014b4 <RegisterPrint>:
 }
 //---------------------------------------------
//----------------------------------------
void RegisterPrint (void)
{	
	Reset();
    14b4:	0e 94 ef 01 	call	0x3de	; 0x3de <Reset>
	Clearscreen();
    14b8:	f8 d8       	rcall	.-3600   	; 0x6aa <Clearscreen>
	Reg0_out();
    14ba:	85 dc       	rcall	.-1782   	; 0xdc6 <Reg0_out>
    14bc:	8d b3       	in	r24, 0x1d	; 29
	a0=EIMSK;
    14be:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
    14c2:	17 dc       	rcall	.-2002   	; 0xcf2 <Byt2Bit>
    14c4:	b9 dc       	rcall	.-1678   	; 0xe38 <Reg1_out>
	Reg1_out();
    14c6:	85 b1       	in	r24, 0x05	; 5
	a0=PORTB;
    14c8:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
    14cc:	12 dc       	rcall	.-2012   	; 0xcf2 <Byt2Bit>
	Reg2_out();
    14ce:	ed dc       	rcall	.-1574   	; 0xeaa <Reg2_out>
	a0=MCUCR;
    14d0:	85 b7       	in	r24, 0x35	; 53
    14d2:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
	Reg3_out();
    14d6:	0d dc       	rcall	.-2022   	; 0xcf2 <Byt2Bit>
    14d8:	21 dd       	rcall	.-1470   	; 0xf1c <Reg3_out>
	a0=MCUSR;
    14da:	84 b7       	in	r24, 0x34	; 52
    14dc:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
    14e0:	08 dc       	rcall	.-2032   	; 0xcf2 <Byt2Bit>
	Reg4_out();
    14e2:	55 dd       	rcall	.-1366   	; 0xf8e <Reg4_out>
	a0=EICRA;
    14e4:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>
    14e8:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
	Reg5_out();
    14ec:	02 dc       	rcall	.-2044   	; 0xcf2 <Byt2Bit>
    14ee:	88 dd       	rcall	.-1264   	; 0x1000 <Reg5_out>
	a0=DDRD;
    14f0:	8a b1       	in	r24, 0x0a	; 10
    14f2:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	Byt2Bit(a0);
    14f6:	fd db       	rcall	.-2054   	; 0xcf2 <Byt2Bit>
	Reg6_out();
    14f8:	bc dd       	rcall	.-1160   	; 0x1072 <Reg6_out>
    14fa:	8b b1       	in	r24, 0x0b	; 11
	a0=PORTD;//PORTD
    14fc:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
    1500:	f8 db       	rcall	.-2064   	; 0xcf2 <Byt2Bit>
	Byt2Bit(a0);
    1502:	f0 dd       	rcall	.-1056   	; 0x10e4 <Reg7_out>
    1504:	8c b3       	in	r24, 0x1c	; 28
	Reg7_out();
    1506:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <a0>
	a0=EIFR;//PORTD
    150a:	f3 cb       	rjmp	.-2074   	; 0xcf2 <Byt2Bit>
    150c:	08 95       	ret

0000150e <MenuOut>:
    150e:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <Ok>
	Byt2Bit(a0);
    1512:	81 30       	cpi	r24, 0x01	; 1
    1514:	21 f5       	brne	.+72     	; 0x155e <MenuOut+0x50>
//---------------------
void MenuOut (void)
{	//sei(); wdt_enable(WDTO_8S);
if (Ok==1)
	{
		Ok=0;
    1516:	10 92 8d 03 	sts	0x038D, r1	; 0x80038d <Ok>
	
		switch (Line)
    151a:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <Line>
    151e:	83 30       	cpi	r24, 0x03	; 3
    1520:	91 f0       	breq	.+36     	; 0x1546 <MenuOut+0x38>
    1522:	28 f4       	brcc	.+10     	; 0x152e <MenuOut+0x20>
    1524:	81 30       	cpi	r24, 0x01	; 1
    1526:	49 f0       	breq	.+18     	; 0x153a <MenuOut+0x2c>
    1528:	82 30       	cpi	r24, 0x02	; 2
    152a:	51 f0       	breq	.+20     	; 0x1540 <MenuOut+0x32>
    152c:	08 95       	ret
    152e:	85 30       	cpi	r24, 0x05	; 5
    1530:	81 f0       	breq	.+32     	; 0x1552 <MenuOut+0x44>
    1532:	60 f0       	brcs	.+24     	; 0x154c <MenuOut+0x3e>
    1534:	86 30       	cpi	r24, 0x06	; 6
    1536:	81 f0       	breq	.+32     	; 0x1558 <MenuOut+0x4a>
    1538:	08 95       	ret
		{
			case 1:  RegisterPrint();EIMSK |=(1<<INT1);break;
    153a:	bc df       	rcall	.-136    	; 0x14b4 <RegisterPrint>
    153c:	e9 9a       	sbi	0x1d, 1	; 29
    153e:	08 95       	ret
			case 2:  StopWatch();EIMSK |=(1<<INT1);break;
    1540:	b5 de       	rcall	.-662    	; 0x12ac <StopWatch>
    1542:	e9 9a       	sbi	0x1d, 1	; 29
    1544:	08 95       	ret
			//case 3:  ReadArray1();EIMSK |=(1<<INT1);	break;
			case 3:  Adc();EIMSK |=(1<<INT1);	break;
    1546:	d3 d8       	rcall	.-3674   	; 0x6ee <Adc>
    1548:	e9 9a       	sbi	0x1d, 1	; 29
    154a:	08 95       	ret
			//case 4:  Charn();EIMSK |=(1<<INT1);break;
			case 4:  Adt1();EIMSK |=(1<<INT1);break;
    154c:	60 d9       	rcall	.-3392   	; 0x80e <Adt1>
    154e:	e9 9a       	sbi	0x1d, 1	; 29
    1550:	08 95       	ret
			//case 5:  Renderscreen();EIMSK |=(1<<INT1);break;
			/*case 5:  Charn();EIMSK |=(1<<INT1);	break;*/
			case 5:  TempCalc();EIMSK |=(1<<INT1);	break;
    1552:	bd da       	rcall	.-2694   	; 0xace <TempCalc>
    1554:	e9 9a       	sbi	0x1d, 1	; 29
    1556:	08 95       	ret
    1558:	5b da       	rcall	.-2890   	; 0xa10 <ShiftRegister1>
			//case 6:  Clearscreen();EIMSK |=(1<<INT1);break;
			//case 6:  VoltTempCalc();EIMSK |=(1<<INT1);break;  //print to screen temperature value from -10 to +40, and their equivalent in voltage in thermo resistor table
			case 6:  ShiftRegister1();EIMSK |=(1<<INT1);break;  // Switch to shift register program which shift 1 to 24 times by 3 * 8-digit registers 
    155a:	e9 9a       	sbi	0x1d, 1	; 29
    155c:	08 95       	ret
    155e:	81 e0       	ldi	r24, 0x01	; 1
    1560:	0c 94 24 01 	jmp	0x248	; 0x248 <Blink_yellow_n>
		}
			
	}
	else
	{
		Blink_yellow_n(1);
    1564:	08 95       	ret

00001566 <__vector_2>:
    1566:	1f 92       	push	r1
    1568:	0f 92       	push	r0
	Arrow();
 }
 //---------------------------------------------
 //---------------------------------------------
 ISR(INT1_vect)
 {
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	0f 92       	push	r0
    156e:	11 24       	eor	r1, r1
    1570:	2f 93       	push	r18
    1572:	3f 93       	push	r19
    1574:	4f 93       	push	r20
    1576:	5f 93       	push	r21
    1578:	6f 93       	push	r22
    157a:	7f 93       	push	r23
    157c:	8f 93       	push	r24
    157e:	9f 93       	push	r25
    1580:	af 93       	push	r26
    1582:	bf 93       	push	r27
    1584:	ef 93       	push	r30
    1586:	ff 93       	push	r31
	 EIMSK |= (0<<INT1);	//disable    INT0
    1588:	8d b3       	in	r24, 0x1d	; 29
    158a:	8d bb       	out	0x1d, r24	; 29
	 Ok=1; _delay_ms(900);
    158c:	81 e0       	ldi	r24, 0x01	; 1
    158e:	80 93 8d 03 	sts	0x038D, r24	; 0x80038d <Ok>
    1592:	2f ef       	ldi	r18, 0xFF	; 255
    1594:	81 ef       	ldi	r24, 0xF1	; 241
    1596:	9b e2       	ldi	r25, 0x2B	; 43
    1598:	21 50       	subi	r18, 0x01	; 1
    159a:	80 40       	sbci	r24, 0x00	; 0
    159c:	90 40       	sbci	r25, 0x00	; 0
    159e:	e1 f7       	brne	.-8      	; 0x1598 <__vector_2+0x32>
    15a0:	00 c0       	rjmp	.+0      	; 0x15a2 <__vector_2+0x3c>
    15a2:	00 00       	nop
	 MenuOut();
    15a4:	b4 df       	rcall	.-152    	; 0x150e <MenuOut>
	
	 //EIMSK |= (1<<INT1);
 }
    15a6:	ff 91       	pop	r31
    15a8:	ef 91       	pop	r30
    15aa:	bf 91       	pop	r27
    15ac:	af 91       	pop	r26
    15ae:	9f 91       	pop	r25
    15b0:	8f 91       	pop	r24
    15b2:	7f 91       	pop	r23
    15b4:	6f 91       	pop	r22
    15b6:	5f 91       	pop	r21
    15b8:	4f 91       	pop	r20
    15ba:	3f 91       	pop	r19
    15bc:	2f 91       	pop	r18
    15be:	0f 90       	pop	r0
    15c0:	0f be       	out	0x3f, r0	; 63
    15c2:	0f 90       	pop	r0
    15c4:	1f 90       	pop	r1
    15c6:	18 95       	reti

000015c8 <Buttons>:

//--------------------------------------------
void Buttons (void)
{

PORTD = 0xFF; // pull-up d2/d3	
    15c8:	8f ef       	ldi	r24, 0xFF	; 255
    15ca:	8b b9       	out	0x0b, r24	; 11
DDRD &=  0b11110011;	//set d2/d3 to input
    15cc:	8a b1       	in	r24, 0x0a	; 10
    15ce:	83 7f       	andi	r24, 0xF3	; 243
    15d0:	8a b9       	out	0x0a, r24	; 10
//EICRA |= 0b00001010;//set INT    INT0   
EICRA |= 0b00000000;//set INT    INT0   
    15d2:	e9 e6       	ldi	r30, 0x69	; 105
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	80 83       	st	Z, r24
//  0 0 The low level of INT1 generates an interrupt request.
//  0 1 Any logical change on INT1 generates an interrupt request.
//  1 0 The falling edge of INT1 generates an interrupt request.
//  1 1 The rising edge of INT1 generates an interrupt request.
// sei();  //when sei exist, don't printout registrs.
EIMSK |= 0b00000011 ;//INT enable    INT0 int1
    15da:	8d b3       	in	r24, 0x1d	; 29
    15dc:	83 60       	ori	r24, 0x03	; 3
    15de:	8d bb       	out	0x1d, r24	; 29
    15e0:	08 95       	ret

000015e2 <main>:


int main (void)
{
   //-------------TEST SECTION----------------------------------
Blink_13(3);  // the led 13 will blink () times
    15e2:	83 e0       	ldi	r24, 0x03	; 3
    15e4:	0e 94 cf 00 	call	0x19e	; 0x19e <Blink_13>
   
   //---------------END OF TEST SECTION
   
   //------------------start     pulse section
   ShiftRegister2(); //UNCOMMENT FOR W/O DISPLAY DUMMI
    15e8:	0e 94 99 00 	call	0x132	; 0x132 <ShiftRegister2>
    15ec:	2f ef       	ldi	r18, 0xFF	; 255
    15ee:	8e e7       	ldi	r24, 0x7E	; 126
    15f0:	9c e6       	ldi	r25, 0x6C	; 108
    15f2:	21 50       	subi	r18, 0x01	; 1
    15f4:	80 40       	sbci	r24, 0x00	; 0
    15f6:	90 40       	sbci	r25, 0x00	; 0
    15f8:	e1 f7       	brne	.-8      	; 0x15f2 <main+0x10>
    15fa:	00 c0       	rjmp	.+0      	; 0x15fc <main+0x1a>
    15fc:	00 00       	nop
  // ShiftRegister1(); //UNCOMMENT FOR With DISPLAY DUMMI
   //-------------------end of pulse section --------------------
   _delay_ms(2222);	
   Blink_13(2);  // the led 13 will blink () times
    15fe:	82 e0       	ldi	r24, 0x02	; 2
    1600:	0e 94 cf 00 	call	0x19e	; 0x19e <Blink_13>
   
   //unsigned int adc_value;
   //------------- Ports settings ----------------------
   DDRB = 0xFF;//set port B to output level FFFFFF
    1604:	8f ef       	ldi	r24, 0xFF	; 255
    1606:	84 b9       	out	0x04, r24	; 4
   DDRC = 0xFF;  
    1608:	87 b9       	out	0x07, r24	; 7
   DDRD = 0xFF;
    160a:	8a b9       	out	0x0a, r24	; 10
   DDRC =(0<<DDC0)|(0<<DDC1);  
    160c:	17 b8       	out	0x07, r1	; 7
   PORTB = !(0x00); //set port B pins state  to Low 
    160e:	91 e0       	ldi	r25, 0x01	; 1
    1610:	95 b9       	out	0x05, r25	; 5
   PORTD = !(0x00);//set port D pins state  to ~ high
    1612:	9b b9       	out	0x0b, r25	; 11
   PORTC = (0xFF);  //set port C pins state  to low and pull-up inputs
    1614:	88 b9       	out	0x08, r24	; 8
   // --------------- & of Port settings 
   //-----------speed
   TWBR = (0x02);
    1616:	82 e0       	ldi	r24, 0x02	; 2
    1618:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
   TWSR = (1<<TWPS1) | (1<<TWPS0);
    161c:	83 e0       	ldi	r24, 0x03	; 3
    161e:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
   //-----------------
	I2C_Start();
    1622:	0e 94 6f 01 	call	0x2de	; 0x2de <I2C_Start>
	I2C_SLA_W();
    1626:	0e 94 7e 01 	call	0x2fc	; 0x2fc <I2C_SLA_W>
	//----------------------------------------------
	//-------------start display settings
	I2C_cnt_COM();
    162a:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0xAF;	//power on
    162e:	8f ea       	ldi	r24, 0xAF	; 175
    1630:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();
    1634:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
	//----------------------------------------------
//----------Contrast value------------
	I2C_cnt_COM();
    1638:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0x81;						//Double byte command to select 1 out of 256
    163c:	81 e8       	ldi	r24, 0x81	; 129
    163e:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();						// 	contrast steps. Contrast increases as the value increases.
    1642:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
	I2C_cnt_COM();
    1646:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0x0F;						// 	
    164a:	8f e0       	ldi	r24, 0x0F	; 15
    164c:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();
    1650:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
	//---------------------------------
	I2C_cnt_COM();                  //0x8D, 0x14,      // Set DC-DC enable
    1654:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0x8D;						
    1658:	8d e8       	ldi	r24, 0x8D	; 141
    165a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();
    165e:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
	I2C_cnt_COM();                  //0x8D, 0x14,      
    1662:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0x14;
    1666:	84 e1       	ldi	r24, 0x14	; 20
    1668:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();
    166c:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
	//------------------------------------	

	//--------------------------------
	I2C_cnt_COM();
    1670:	0e 94 90 01 	call	0x320	; 0x320 <I2C_cnt_COM>
	data=0xA6;						//
    1674:	86 ea       	ldi	r24, 0xA6	; 166
    1676:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <data>
	I2C_DATA();						// 	A6h, X[0]=0b: Normal display (RESET)
    167a:	0e 94 b4 01 	call	0x368	; 0x368 <I2C_DATA>
    167e:	2f ef       	ldi	r18, 0xFF	; 255
    1680:	82 e1       	ldi	r24, 0x12	; 18
    1682:	91 e0       	ldi	r25, 0x01	; 1
    1684:	21 50       	subi	r18, 0x01	; 1
    1686:	80 40       	sbci	r24, 0x00	; 0
    1688:	90 40       	sbci	r25, 0x00	; 0
    168a:	e1 f7       	brne	.-8      	; 0x1684 <main+0xa2>
    168c:	00 c0       	rjmp	.+0      	; 0x168e <main+0xac>
    168e:	00 00       	nop


//--------------
 void I2C_Stop(void)// SEND STOP condition???????? ??????? STOP
 {
	 TWCR =
    1690:	84 e9       	ldi	r24, 0x94	; 148
    1692:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
									// 	1 in RAM: OFF in display panel
	
	I2C_Stop();	
	//------------    Demo -------------------------
	//-----------------
	I2C_Start();
    1696:	0e 94 6f 01 	call	0x2de	; 0x2de <I2C_Start>
	I2C_SLA_W();
    169a:	0e 94 7e 01 	call	0x2fc	; 0x2fc <I2C_SLA_W>
	//----------------------------------------------
	
		Clearscreen();
    169e:	05 d8       	rcall	.-4086   	; 0x6aa <Clearscreen>
		Blink_yellow_n(5);
    16a0:	85 e0       	ldi	r24, 0x05	; 5
    16a2:	0e 94 24 01 	call	0x248	; 0x248 <Blink_yellow_n>
		Buttons();
    16a6:	90 df       	rcall	.-224    	; 0x15c8 <Buttons>
		sei();
		while(1)
		{
			MenuPrint();
    16a8:	78 94       	sei
			Arrow();
    16aa:	90 dd       	rcall	.-1248   	; 0x11cc <MenuPrint>
    16ac:	51 dd       	rcall	.-1374   	; 0x1150 <Arrow>
			Blink_red_n(3);
    16ae:	83 e0       	ldi	r24, 0x03	; 3
    16b0:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <Blink_red_n>
    16b4:	fa cf       	rjmp	.-12     	; 0x16aa <main+0xc8>

000016b6 <__cmpsf2>:
    16b6:	71 d0       	rcall	.+226    	; 0x179a <__fp_cmp>
    16b8:	08 f4       	brcc	.+2      	; 0x16bc <__cmpsf2+0x6>
    16ba:	81 e0       	ldi	r24, 0x01	; 1
    16bc:	08 95       	ret

000016be <__fixsfsi>:
    16be:	04 d0       	rcall	.+8      	; 0x16c8 <__fixunssfsi>
    16c0:	68 94       	set
    16c2:	b1 11       	cpse	r27, r1
    16c4:	b1 c0       	rjmp	.+354    	; 0x1828 <__fp_szero>
    16c6:	08 95       	ret

000016c8 <__fixunssfsi>:
    16c8:	94 d0       	rcall	.+296    	; 0x17f2 <__fp_splitA>
    16ca:	88 f0       	brcs	.+34     	; 0x16ee <__fixunssfsi+0x26>
    16cc:	9f 57       	subi	r25, 0x7F	; 127
    16ce:	90 f0       	brcs	.+36     	; 0x16f4 <__fixunssfsi+0x2c>
    16d0:	b9 2f       	mov	r27, r25
    16d2:	99 27       	eor	r25, r25
    16d4:	b7 51       	subi	r27, 0x17	; 23
    16d6:	a0 f0       	brcs	.+40     	; 0x1700 <__fixunssfsi+0x38>
    16d8:	d1 f0       	breq	.+52     	; 0x170e <__fixunssfsi+0x46>
    16da:	66 0f       	add	r22, r22
    16dc:	77 1f       	adc	r23, r23
    16de:	88 1f       	adc	r24, r24
    16e0:	99 1f       	adc	r25, r25
    16e2:	1a f0       	brmi	.+6      	; 0x16ea <__fixunssfsi+0x22>
    16e4:	ba 95       	dec	r27
    16e6:	c9 f7       	brne	.-14     	; 0x16da <__fixunssfsi+0x12>
    16e8:	12 c0       	rjmp	.+36     	; 0x170e <__fixunssfsi+0x46>
    16ea:	b1 30       	cpi	r27, 0x01	; 1
    16ec:	81 f0       	breq	.+32     	; 0x170e <__fixunssfsi+0x46>
    16ee:	9b d0       	rcall	.+310    	; 0x1826 <__fp_zero>
    16f0:	b1 e0       	ldi	r27, 0x01	; 1
    16f2:	08 95       	ret
    16f4:	98 c0       	rjmp	.+304    	; 0x1826 <__fp_zero>
    16f6:	67 2f       	mov	r22, r23
    16f8:	78 2f       	mov	r23, r24
    16fa:	88 27       	eor	r24, r24
    16fc:	b8 5f       	subi	r27, 0xF8	; 248
    16fe:	39 f0       	breq	.+14     	; 0x170e <__fixunssfsi+0x46>
    1700:	b9 3f       	cpi	r27, 0xF9	; 249
    1702:	cc f3       	brlt	.-14     	; 0x16f6 <__fixunssfsi+0x2e>
    1704:	86 95       	lsr	r24
    1706:	77 95       	ror	r23
    1708:	67 95       	ror	r22
    170a:	b3 95       	inc	r27
    170c:	d9 f7       	brne	.-10     	; 0x1704 <__fixunssfsi+0x3c>
    170e:	3e f4       	brtc	.+14     	; 0x171e <__fixunssfsi+0x56>
    1710:	90 95       	com	r25
    1712:	80 95       	com	r24
    1714:	70 95       	com	r23
    1716:	61 95       	neg	r22
    1718:	7f 4f       	sbci	r23, 0xFF	; 255
    171a:	8f 4f       	sbci	r24, 0xFF	; 255
    171c:	9f 4f       	sbci	r25, 0xFF	; 255
    171e:	08 95       	ret

00001720 <__floatunsisf>:
    1720:	e8 94       	clt
    1722:	09 c0       	rjmp	.+18     	; 0x1736 <__floatsisf+0x12>

00001724 <__floatsisf>:
    1724:	97 fb       	bst	r25, 7
    1726:	3e f4       	brtc	.+14     	; 0x1736 <__floatsisf+0x12>
    1728:	90 95       	com	r25
    172a:	80 95       	com	r24
    172c:	70 95       	com	r23
    172e:	61 95       	neg	r22
    1730:	7f 4f       	sbci	r23, 0xFF	; 255
    1732:	8f 4f       	sbci	r24, 0xFF	; 255
    1734:	9f 4f       	sbci	r25, 0xFF	; 255
    1736:	99 23       	and	r25, r25
    1738:	a9 f0       	breq	.+42     	; 0x1764 <__floatsisf+0x40>
    173a:	f9 2f       	mov	r31, r25
    173c:	96 e9       	ldi	r25, 0x96	; 150
    173e:	bb 27       	eor	r27, r27
    1740:	93 95       	inc	r25
    1742:	f6 95       	lsr	r31
    1744:	87 95       	ror	r24
    1746:	77 95       	ror	r23
    1748:	67 95       	ror	r22
    174a:	b7 95       	ror	r27
    174c:	f1 11       	cpse	r31, r1
    174e:	f8 cf       	rjmp	.-16     	; 0x1740 <__floatsisf+0x1c>
    1750:	fa f4       	brpl	.+62     	; 0x1790 <__floatsisf+0x6c>
    1752:	bb 0f       	add	r27, r27
    1754:	11 f4       	brne	.+4      	; 0x175a <__floatsisf+0x36>
    1756:	60 ff       	sbrs	r22, 0
    1758:	1b c0       	rjmp	.+54     	; 0x1790 <__floatsisf+0x6c>
    175a:	6f 5f       	subi	r22, 0xFF	; 255
    175c:	7f 4f       	sbci	r23, 0xFF	; 255
    175e:	8f 4f       	sbci	r24, 0xFF	; 255
    1760:	9f 4f       	sbci	r25, 0xFF	; 255
    1762:	16 c0       	rjmp	.+44     	; 0x1790 <__floatsisf+0x6c>
    1764:	88 23       	and	r24, r24
    1766:	11 f0       	breq	.+4      	; 0x176c <__floatsisf+0x48>
    1768:	96 e9       	ldi	r25, 0x96	; 150
    176a:	11 c0       	rjmp	.+34     	; 0x178e <__floatsisf+0x6a>
    176c:	77 23       	and	r23, r23
    176e:	21 f0       	breq	.+8      	; 0x1778 <__floatsisf+0x54>
    1770:	9e e8       	ldi	r25, 0x8E	; 142
    1772:	87 2f       	mov	r24, r23
    1774:	76 2f       	mov	r23, r22
    1776:	05 c0       	rjmp	.+10     	; 0x1782 <__floatsisf+0x5e>
    1778:	66 23       	and	r22, r22
    177a:	71 f0       	breq	.+28     	; 0x1798 <__floatsisf+0x74>
    177c:	96 e8       	ldi	r25, 0x86	; 134
    177e:	86 2f       	mov	r24, r22
    1780:	70 e0       	ldi	r23, 0x00	; 0
    1782:	60 e0       	ldi	r22, 0x00	; 0
    1784:	2a f0       	brmi	.+10     	; 0x1790 <__floatsisf+0x6c>
    1786:	9a 95       	dec	r25
    1788:	66 0f       	add	r22, r22
    178a:	77 1f       	adc	r23, r23
    178c:	88 1f       	adc	r24, r24
    178e:	da f7       	brpl	.-10     	; 0x1786 <__floatsisf+0x62>
    1790:	88 0f       	add	r24, r24
    1792:	96 95       	lsr	r25
    1794:	87 95       	ror	r24
    1796:	97 f9       	bld	r25, 7
    1798:	08 95       	ret

0000179a <__fp_cmp>:
    179a:	99 0f       	add	r25, r25
    179c:	00 08       	sbc	r0, r0
    179e:	55 0f       	add	r21, r21
    17a0:	aa 0b       	sbc	r26, r26
    17a2:	e0 e8       	ldi	r30, 0x80	; 128
    17a4:	fe ef       	ldi	r31, 0xFE	; 254
    17a6:	16 16       	cp	r1, r22
    17a8:	17 06       	cpc	r1, r23
    17aa:	e8 07       	cpc	r30, r24
    17ac:	f9 07       	cpc	r31, r25
    17ae:	c0 f0       	brcs	.+48     	; 0x17e0 <__fp_cmp+0x46>
    17b0:	12 16       	cp	r1, r18
    17b2:	13 06       	cpc	r1, r19
    17b4:	e4 07       	cpc	r30, r20
    17b6:	f5 07       	cpc	r31, r21
    17b8:	98 f0       	brcs	.+38     	; 0x17e0 <__fp_cmp+0x46>
    17ba:	62 1b       	sub	r22, r18
    17bc:	73 0b       	sbc	r23, r19
    17be:	84 0b       	sbc	r24, r20
    17c0:	95 0b       	sbc	r25, r21
    17c2:	39 f4       	brne	.+14     	; 0x17d2 <__fp_cmp+0x38>
    17c4:	0a 26       	eor	r0, r26
    17c6:	61 f0       	breq	.+24     	; 0x17e0 <__fp_cmp+0x46>
    17c8:	23 2b       	or	r18, r19
    17ca:	24 2b       	or	r18, r20
    17cc:	25 2b       	or	r18, r21
    17ce:	21 f4       	brne	.+8      	; 0x17d8 <__fp_cmp+0x3e>
    17d0:	08 95       	ret
    17d2:	0a 26       	eor	r0, r26
    17d4:	09 f4       	brne	.+2      	; 0x17d8 <__fp_cmp+0x3e>
    17d6:	a1 40       	sbci	r26, 0x01	; 1
    17d8:	a6 95       	lsr	r26
    17da:	8f ef       	ldi	r24, 0xFF	; 255
    17dc:	81 1d       	adc	r24, r1
    17de:	81 1d       	adc	r24, r1
    17e0:	08 95       	ret

000017e2 <__fp_split3>:
    17e2:	57 fd       	sbrc	r21, 7
    17e4:	90 58       	subi	r25, 0x80	; 128
    17e6:	44 0f       	add	r20, r20
    17e8:	55 1f       	adc	r21, r21
    17ea:	59 f0       	breq	.+22     	; 0x1802 <__fp_splitA+0x10>
    17ec:	5f 3f       	cpi	r21, 0xFF	; 255
    17ee:	71 f0       	breq	.+28     	; 0x180c <__fp_splitA+0x1a>
    17f0:	47 95       	ror	r20

000017f2 <__fp_splitA>:
    17f2:	88 0f       	add	r24, r24
    17f4:	97 fb       	bst	r25, 7
    17f6:	99 1f       	adc	r25, r25
    17f8:	61 f0       	breq	.+24     	; 0x1812 <__fp_splitA+0x20>
    17fa:	9f 3f       	cpi	r25, 0xFF	; 255
    17fc:	79 f0       	breq	.+30     	; 0x181c <__fp_splitA+0x2a>
    17fe:	87 95       	ror	r24
    1800:	08 95       	ret
    1802:	12 16       	cp	r1, r18
    1804:	13 06       	cpc	r1, r19
    1806:	14 06       	cpc	r1, r20
    1808:	55 1f       	adc	r21, r21
    180a:	f2 cf       	rjmp	.-28     	; 0x17f0 <__fp_split3+0xe>
    180c:	46 95       	lsr	r20
    180e:	f1 df       	rcall	.-30     	; 0x17f2 <__fp_splitA>
    1810:	08 c0       	rjmp	.+16     	; 0x1822 <__fp_splitA+0x30>
    1812:	16 16       	cp	r1, r22
    1814:	17 06       	cpc	r1, r23
    1816:	18 06       	cpc	r1, r24
    1818:	99 1f       	adc	r25, r25
    181a:	f1 cf       	rjmp	.-30     	; 0x17fe <__fp_splitA+0xc>
    181c:	86 95       	lsr	r24
    181e:	71 05       	cpc	r23, r1
    1820:	61 05       	cpc	r22, r1
    1822:	08 94       	sec
    1824:	08 95       	ret

00001826 <__fp_zero>:
    1826:	e8 94       	clt

00001828 <__fp_szero>:
    1828:	bb 27       	eor	r27, r27
    182a:	66 27       	eor	r22, r22
    182c:	77 27       	eor	r23, r23
    182e:	cb 01       	movw	r24, r22
    1830:	97 f9       	bld	r25, 7
    1832:	08 95       	ret

00001834 <__gesf2>:
    1834:	b2 df       	rcall	.-156    	; 0x179a <__fp_cmp>
    1836:	08 f4       	brcc	.+2      	; 0x183a <__gesf2+0x6>
    1838:	8f ef       	ldi	r24, 0xFF	; 255
    183a:	08 95       	ret

0000183c <__mulsf3>:
    183c:	0b d0       	rcall	.+22     	; 0x1854 <__mulsf3x>
    183e:	78 c0       	rjmp	.+240    	; 0x1930 <__fp_round>
    1840:	69 d0       	rcall	.+210    	; 0x1914 <__fp_pscA>
    1842:	28 f0       	brcs	.+10     	; 0x184e <__mulsf3+0x12>
    1844:	6e d0       	rcall	.+220    	; 0x1922 <__fp_pscB>
    1846:	18 f0       	brcs	.+6      	; 0x184e <__mulsf3+0x12>
    1848:	95 23       	and	r25, r21
    184a:	09 f0       	breq	.+2      	; 0x184e <__mulsf3+0x12>
    184c:	5a c0       	rjmp	.+180    	; 0x1902 <__fp_inf>
    184e:	5f c0       	rjmp	.+190    	; 0x190e <__fp_nan>
    1850:	11 24       	eor	r1, r1
    1852:	ea cf       	rjmp	.-44     	; 0x1828 <__fp_szero>

00001854 <__mulsf3x>:
    1854:	c6 df       	rcall	.-116    	; 0x17e2 <__fp_split3>
    1856:	a0 f3       	brcs	.-24     	; 0x1840 <__mulsf3+0x4>

00001858 <__mulsf3_pse>:
    1858:	95 9f       	mul	r25, r21
    185a:	d1 f3       	breq	.-12     	; 0x1850 <__mulsf3+0x14>
    185c:	95 0f       	add	r25, r21
    185e:	50 e0       	ldi	r21, 0x00	; 0
    1860:	55 1f       	adc	r21, r21
    1862:	62 9f       	mul	r22, r18
    1864:	f0 01       	movw	r30, r0
    1866:	72 9f       	mul	r23, r18
    1868:	bb 27       	eor	r27, r27
    186a:	f0 0d       	add	r31, r0
    186c:	b1 1d       	adc	r27, r1
    186e:	63 9f       	mul	r22, r19
    1870:	aa 27       	eor	r26, r26
    1872:	f0 0d       	add	r31, r0
    1874:	b1 1d       	adc	r27, r1
    1876:	aa 1f       	adc	r26, r26
    1878:	64 9f       	mul	r22, r20
    187a:	66 27       	eor	r22, r22
    187c:	b0 0d       	add	r27, r0
    187e:	a1 1d       	adc	r26, r1
    1880:	66 1f       	adc	r22, r22
    1882:	82 9f       	mul	r24, r18
    1884:	22 27       	eor	r18, r18
    1886:	b0 0d       	add	r27, r0
    1888:	a1 1d       	adc	r26, r1
    188a:	62 1f       	adc	r22, r18
    188c:	73 9f       	mul	r23, r19
    188e:	b0 0d       	add	r27, r0
    1890:	a1 1d       	adc	r26, r1
    1892:	62 1f       	adc	r22, r18
    1894:	83 9f       	mul	r24, r19
    1896:	a0 0d       	add	r26, r0
    1898:	61 1d       	adc	r22, r1
    189a:	22 1f       	adc	r18, r18
    189c:	74 9f       	mul	r23, r20
    189e:	33 27       	eor	r19, r19
    18a0:	a0 0d       	add	r26, r0
    18a2:	61 1d       	adc	r22, r1
    18a4:	23 1f       	adc	r18, r19
    18a6:	84 9f       	mul	r24, r20
    18a8:	60 0d       	add	r22, r0
    18aa:	21 1d       	adc	r18, r1
    18ac:	82 2f       	mov	r24, r18
    18ae:	76 2f       	mov	r23, r22
    18b0:	6a 2f       	mov	r22, r26
    18b2:	11 24       	eor	r1, r1
    18b4:	9f 57       	subi	r25, 0x7F	; 127
    18b6:	50 40       	sbci	r21, 0x00	; 0
    18b8:	8a f0       	brmi	.+34     	; 0x18dc <__mulsf3_pse+0x84>
    18ba:	e1 f0       	breq	.+56     	; 0x18f4 <__mulsf3_pse+0x9c>
    18bc:	88 23       	and	r24, r24
    18be:	4a f0       	brmi	.+18     	; 0x18d2 <__mulsf3_pse+0x7a>
    18c0:	ee 0f       	add	r30, r30
    18c2:	ff 1f       	adc	r31, r31
    18c4:	bb 1f       	adc	r27, r27
    18c6:	66 1f       	adc	r22, r22
    18c8:	77 1f       	adc	r23, r23
    18ca:	88 1f       	adc	r24, r24
    18cc:	91 50       	subi	r25, 0x01	; 1
    18ce:	50 40       	sbci	r21, 0x00	; 0
    18d0:	a9 f7       	brne	.-22     	; 0x18bc <__mulsf3_pse+0x64>
    18d2:	9e 3f       	cpi	r25, 0xFE	; 254
    18d4:	51 05       	cpc	r21, r1
    18d6:	70 f0       	brcs	.+28     	; 0x18f4 <__mulsf3_pse+0x9c>
    18d8:	14 c0       	rjmp	.+40     	; 0x1902 <__fp_inf>
    18da:	a6 cf       	rjmp	.-180    	; 0x1828 <__fp_szero>
    18dc:	5f 3f       	cpi	r21, 0xFF	; 255
    18de:	ec f3       	brlt	.-6      	; 0x18da <__mulsf3_pse+0x82>
    18e0:	98 3e       	cpi	r25, 0xE8	; 232
    18e2:	dc f3       	brlt	.-10     	; 0x18da <__mulsf3_pse+0x82>
    18e4:	86 95       	lsr	r24
    18e6:	77 95       	ror	r23
    18e8:	67 95       	ror	r22
    18ea:	b7 95       	ror	r27
    18ec:	f7 95       	ror	r31
    18ee:	e7 95       	ror	r30
    18f0:	9f 5f       	subi	r25, 0xFF	; 255
    18f2:	c1 f7       	brne	.-16     	; 0x18e4 <__mulsf3_pse+0x8c>
    18f4:	fe 2b       	or	r31, r30
    18f6:	88 0f       	add	r24, r24
    18f8:	91 1d       	adc	r25, r1
    18fa:	96 95       	lsr	r25
    18fc:	87 95       	ror	r24
    18fe:	97 f9       	bld	r25, 7
    1900:	08 95       	ret

00001902 <__fp_inf>:
    1902:	97 f9       	bld	r25, 7
    1904:	9f 67       	ori	r25, 0x7F	; 127
    1906:	80 e8       	ldi	r24, 0x80	; 128
    1908:	70 e0       	ldi	r23, 0x00	; 0
    190a:	60 e0       	ldi	r22, 0x00	; 0
    190c:	08 95       	ret

0000190e <__fp_nan>:
    190e:	9f ef       	ldi	r25, 0xFF	; 255
    1910:	80 ec       	ldi	r24, 0xC0	; 192
    1912:	08 95       	ret

00001914 <__fp_pscA>:
    1914:	00 24       	eor	r0, r0
    1916:	0a 94       	dec	r0
    1918:	16 16       	cp	r1, r22
    191a:	17 06       	cpc	r1, r23
    191c:	18 06       	cpc	r1, r24
    191e:	09 06       	cpc	r0, r25
    1920:	08 95       	ret

00001922 <__fp_pscB>:
    1922:	00 24       	eor	r0, r0
    1924:	0a 94       	dec	r0
    1926:	12 16       	cp	r1, r18
    1928:	13 06       	cpc	r1, r19
    192a:	14 06       	cpc	r1, r20
    192c:	05 06       	cpc	r0, r21
    192e:	08 95       	ret

00001930 <__fp_round>:
    1930:	09 2e       	mov	r0, r25
    1932:	03 94       	inc	r0
    1934:	00 0c       	add	r0, r0
    1936:	11 f4       	brne	.+4      	; 0x193c <__fp_round+0xc>
    1938:	88 23       	and	r24, r24
    193a:	52 f0       	brmi	.+20     	; 0x1950 <__fp_round+0x20>
    193c:	bb 0f       	add	r27, r27
    193e:	40 f4       	brcc	.+16     	; 0x1950 <__fp_round+0x20>
    1940:	bf 2b       	or	r27, r31
    1942:	11 f4       	brne	.+4      	; 0x1948 <__fp_round+0x18>
    1944:	60 ff       	sbrs	r22, 0
    1946:	04 c0       	rjmp	.+8      	; 0x1950 <__fp_round+0x20>
    1948:	6f 5f       	subi	r22, 0xFF	; 255
    194a:	7f 4f       	sbci	r23, 0xFF	; 255
    194c:	8f 4f       	sbci	r24, 0xFF	; 255
    194e:	9f 4f       	sbci	r25, 0xFF	; 255
    1950:	08 95       	ret

00001952 <__itoa_ncheck>:
    1952:	bb 27       	eor	r27, r27
    1954:	4a 30       	cpi	r20, 0x0A	; 10
    1956:	31 f4       	brne	.+12     	; 0x1964 <__itoa_ncheck+0x12>
    1958:	99 23       	and	r25, r25
    195a:	22 f4       	brpl	.+8      	; 0x1964 <__itoa_ncheck+0x12>
    195c:	bd e2       	ldi	r27, 0x2D	; 45
    195e:	90 95       	com	r25
    1960:	81 95       	neg	r24
    1962:	9f 4f       	sbci	r25, 0xFF	; 255
    1964:	01 c0       	rjmp	.+2      	; 0x1968 <__utoa_common>

00001966 <__utoa_ncheck>:
    1966:	bb 27       	eor	r27, r27

00001968 <__utoa_common>:
    1968:	fb 01       	movw	r30, r22
    196a:	55 27       	eor	r21, r21
    196c:	aa 27       	eor	r26, r26
    196e:	88 0f       	add	r24, r24
    1970:	99 1f       	adc	r25, r25
    1972:	aa 1f       	adc	r26, r26
    1974:	a4 17       	cp	r26, r20
    1976:	10 f0       	brcs	.+4      	; 0x197c <__utoa_common+0x14>
    1978:	a4 1b       	sub	r26, r20
    197a:	83 95       	inc	r24
    197c:	50 51       	subi	r21, 0x10	; 16
    197e:	b9 f7       	brne	.-18     	; 0x196e <__utoa_common+0x6>
    1980:	a0 5d       	subi	r26, 0xD0	; 208
    1982:	aa 33       	cpi	r26, 0x3A	; 58
    1984:	08 f0       	brcs	.+2      	; 0x1988 <__utoa_common+0x20>
    1986:	a9 5d       	subi	r26, 0xD9	; 217
    1988:	a1 93       	st	Z+, r26
    198a:	00 97       	sbiw	r24, 0x00	; 0
    198c:	79 f7       	brne	.-34     	; 0x196c <__utoa_common+0x4>
    198e:	b1 11       	cpse	r27, r1
    1990:	b1 93       	st	Z+, r27
    1992:	11 92       	st	Z+, r1
    1994:	cb 01       	movw	r24, r22
    1996:	00 c0       	rjmp	.+0      	; 0x1998 <strrev>

00001998 <strrev>:
    1998:	dc 01       	movw	r26, r24
    199a:	fc 01       	movw	r30, r24
    199c:	67 2f       	mov	r22, r23
    199e:	71 91       	ld	r23, Z+
    19a0:	77 23       	and	r23, r23
    19a2:	e1 f7       	brne	.-8      	; 0x199c <strrev+0x4>
    19a4:	32 97       	sbiw	r30, 0x02	; 2
    19a6:	04 c0       	rjmp	.+8      	; 0x19b0 <strrev+0x18>
    19a8:	7c 91       	ld	r23, X
    19aa:	6d 93       	st	X+, r22
    19ac:	70 83       	st	Z, r23
    19ae:	62 91       	ld	r22, -Z
    19b0:	ae 17       	cp	r26, r30
    19b2:	bf 07       	cpc	r27, r31
    19b4:	c8 f3       	brcs	.-14     	; 0x19a8 <strrev+0x10>
    19b6:	08 95       	ret

000019b8 <_exit>:
    19b8:	f8 94       	cli

000019ba <__stop_program>:
    19ba:	ff cf       	rjmp	.-2      	; 0x19ba <__stop_program>
