# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd"
vhdl xil_defaultlib  "../../../soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd"

# Do not sort compile order
nosort
