

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 11:52:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 7.744 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20205|    20205| 0.156 ms | 0.156 ms |  20205|  20205|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    20000|    20000|       201|        200|          1|   100|    yes   |
        |- Loop 2  |      201|      201|         4|          2|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 200, depth = 201
  * Pipeline-1: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 208
* Pipeline : 2
  Pipeline-0 : II = 200, D = 201, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 }
  Pipeline-1 : II = 2, D = 4, States = { 204 205 206 207 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 203 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 2 
203 --> 204 
204 --> 208 205 
205 --> 206 
206 --> 207 
207 --> 204 
208 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %data) nounwind, !map !7"   --->   Operation 209 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %addr_in) nounwind, !map !13"   --->   Operation 210 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %addr_out) nounwind, !map !17"   --->   Operation 211 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a) nounwind, !map !21"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 213 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%w = alloca [10000 x i32], align 16" [loop_imperfect.c:96]   --->   Operation 214 'alloca' 'w' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%in = alloca [10000 x i32], align 16" [loop_imperfect.c:97]   --->   Operation 215 'alloca' 'in' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mean = alloca [10000 x i32], align 16" [loop_imperfect.c:98]   --->   Operation 216 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 217 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:102]   --->   Operation 217 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 218 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln106_96, %hls_label_0 ]" [loop_imperfect.c:106]   --->   Operation 219 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.18ns)   --->   "%icmp_ln102 = icmp eq i7 %i_0, -28" [loop_imperfect.c:102]   --->   Operation 220 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 221 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [loop_imperfect.c:102]   --->   Operation 222 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %.preheader.preheader, label %hls_label_0" [loop_imperfect.c:102]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i14 %phi_mul to i64" [loop_imperfect.c:107]   --->   Operation 224 'zext' 'zext_ln107' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%in_addr = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107" [loop_imperfect.c:107]   --->   Operation 225 'getelementptr' 'in_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 16" [loop_imperfect.c:107]   --->   Operation 226 'load' 'in_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%w_addr = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107" [loop_imperfect.c:107]   --->   Operation 227 'getelementptr' 'w_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.66ns)   --->   "%w_load = load i32* %w_addr, align 16" [loop_imperfect.c:107]   --->   Operation 228 'load' 'w_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107" [loop_imperfect.c:108]   --->   Operation 229 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.66ns)   --->   "%addr_in_load = load i32* %addr_in_addr, align 4" [loop_imperfect.c:108]   --->   Operation 230 'load' 'addr_in_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln106 = or i14 %phi_mul, 1" [loop_imperfect.c:106]   --->   Operation 231 'or' 'or_ln106' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i14 %or_ln106 to i64" [loop_imperfect.c:107]   --->   Operation 232 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_1" [loop_imperfect.c:107]   --->   Operation 233 'getelementptr' 'in_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [loop_imperfect.c:107]   --->   Operation 234 'load' 'in_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_1" [loop_imperfect.c:107]   --->   Operation 235 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (2.66ns)   --->   "%w_load_1 = load i32* %w_addr_1, align 4" [loop_imperfect.c:107]   --->   Operation 236 'load' 'w_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%addr_in_addr_1 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_1" [loop_imperfect.c:108]   --->   Operation 237 'getelementptr' 'addr_in_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 238 [2/2] (2.66ns)   --->   "%addr_in_load_1 = load i32* %addr_in_addr_1, align 4" [loop_imperfect.c:108]   --->   Operation 238 'load' 'addr_in_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 239 [1/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 16" [loop_imperfect.c:107]   --->   Operation 239 'load' 'in_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 240 [1/2] (2.66ns)   --->   "%w_load = load i32* %w_addr, align 16" [loop_imperfect.c:107]   --->   Operation 240 'load' 'w_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 241 [1/2] (2.66ns)   --->   "%addr_in_load = load i32* %addr_in_addr, align 4" [loop_imperfect.c:108]   --->   Operation 241 'load' 'addr_in_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %addr_in_load to i64" [loop_imperfect.c:108]   --->   Operation 242 'sext' 'sext_ln108' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108" [loop_imperfect.c:108]   --->   Operation 243 'getelementptr' 'data_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (2.66ns)   --->   "%data_load = load i32* %data_addr, align 4" [loop_imperfect.c:108]   --->   Operation 244 'load' 'data_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 245 [1/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [loop_imperfect.c:107]   --->   Operation 245 'load' 'in_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 246 [1/2] (2.66ns)   --->   "%w_load_1 = load i32* %w_addr_1, align 4" [loop_imperfect.c:107]   --->   Operation 246 'load' 'w_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 247 [1/2] (2.66ns)   --->   "%addr_in_load_1 = load i32* %addr_in_addr_1, align 4" [loop_imperfect.c:108]   --->   Operation 247 'load' 'addr_in_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i32 %addr_in_load_1 to i64" [loop_imperfect.c:108]   --->   Operation 248 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_1" [loop_imperfect.c:108]   --->   Operation 249 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln106_1 = or i14 %phi_mul, 2" [loop_imperfect.c:106]   --->   Operation 250 'or' 'or_ln106_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i14 %or_ln106_1 to i64" [loop_imperfect.c:107]   --->   Operation 251 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_2" [loop_imperfect.c:107]   --->   Operation 252 'getelementptr' 'in_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 253 [2/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 8" [loop_imperfect.c:107]   --->   Operation 253 'load' 'in_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_2" [loop_imperfect.c:107]   --->   Operation 254 'getelementptr' 'w_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 255 [2/2] (2.66ns)   --->   "%w_load_2 = load i32* %w_addr_2, align 8" [loop_imperfect.c:107]   --->   Operation 255 'load' 'w_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%addr_in_addr_2 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_2" [loop_imperfect.c:108]   --->   Operation 256 'getelementptr' 'addr_in_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (2.66ns)   --->   "%addr_in_load_2 = load i32* %addr_in_addr_2, align 4" [loop_imperfect.c:108]   --->   Operation 257 'load' 'addr_in_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln106_2 = or i14 %phi_mul, 3" [loop_imperfect.c:106]   --->   Operation 258 'or' 'or_ln106_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i14 %or_ln106_2 to i64" [loop_imperfect.c:107]   --->   Operation 259 'zext' 'zext_ln107_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_3" [loop_imperfect.c:107]   --->   Operation 260 'getelementptr' 'in_addr_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [loop_imperfect.c:107]   --->   Operation 261 'load' 'in_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%w_addr_3 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_3" [loop_imperfect.c:107]   --->   Operation 262 'getelementptr' 'w_addr_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (2.66ns)   --->   "%w_load_3 = load i32* %w_addr_3, align 4" [loop_imperfect.c:107]   --->   Operation 263 'load' 'w_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%addr_in_addr_3 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_3" [loop_imperfect.c:108]   --->   Operation 264 'getelementptr' 'addr_in_addr_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (2.66ns)   --->   "%addr_in_load_3 = load i32* %addr_in_addr_3, align 4" [loop_imperfect.c:108]   --->   Operation 265 'load' 'addr_in_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 266 [1/1] (1.46ns)   --->   "%add_ln106 = add i14 4, %phi_mul" [loop_imperfect.c:106]   --->   Operation 266 'add' 'add_ln106' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (1.46ns)   --->   "%add_ln106_1 = add i14 5, %phi_mul" [loop_imperfect.c:106]   --->   Operation 267 'add' 'add_ln106_1' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%trunc_ln107 = trunc i32 %in_load to i31" [loop_imperfect.c:107]   --->   Operation 268 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%trunc_ln107_1 = trunc i32 %w_load to i31" [loop_imperfect.c:107]   --->   Operation 269 'trunc' 'trunc_ln107_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%xor_ln108 = xor i31 %trunc_ln107_1, %trunc_ln107" [loop_imperfect.c:108]   --->   Operation 270 'xor' 'xor_ln108' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108, i1 false)" [loop_imperfect.c:108]   --->   Operation 271 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 272 [1/2] (2.66ns)   --->   "%data_load = load i32* %data_addr, align 4" [loop_imperfect.c:108]   --->   Operation 272 'load' 'data_load' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 273 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108 = add nsw i32 %data_load, %shl_ln" [loop_imperfect.c:108]   --->   Operation 273 'add' 'add_ln108' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (2.66ns)   --->   "store i32 %add_ln108, i32* %data_addr, align 4" [loop_imperfect.c:108]   --->   Operation 274 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 275 [1/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 8" [loop_imperfect.c:107]   --->   Operation 275 'load' 'in_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 276 [1/2] (2.66ns)   --->   "%w_load_2 = load i32* %w_addr_2, align 8" [loop_imperfect.c:107]   --->   Operation 276 'load' 'w_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 277 [1/2] (2.66ns)   --->   "%addr_in_load_2 = load i32* %addr_in_addr_2, align 4" [loop_imperfect.c:108]   --->   Operation 277 'load' 'addr_in_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i32 %addr_in_load_2 to i64" [loop_imperfect.c:108]   --->   Operation 278 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_2" [loop_imperfect.c:108]   --->   Operation 279 'getelementptr' 'data_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 280 [1/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [loop_imperfect.c:107]   --->   Operation 280 'load' 'in_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 281 [1/2] (2.66ns)   --->   "%w_load_3 = load i32* %w_addr_3, align 4" [loop_imperfect.c:107]   --->   Operation 281 'load' 'w_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 282 [1/2] (2.66ns)   --->   "%addr_in_load_3 = load i32* %addr_in_addr_3, align 4" [loop_imperfect.c:108]   --->   Operation 282 'load' 'addr_in_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i32 %addr_in_load_3 to i64" [loop_imperfect.c:108]   --->   Operation 283 'sext' 'sext_ln108_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_3" [loop_imperfect.c:108]   --->   Operation 284 'getelementptr' 'data_addr_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i14 %add_ln106 to i64" [loop_imperfect.c:107]   --->   Operation 285 'zext' 'zext_ln107_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_4" [loop_imperfect.c:107]   --->   Operation 286 'getelementptr' 'in_addr_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 287 [2/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 16" [loop_imperfect.c:107]   --->   Operation 287 'load' 'in_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%w_addr_4 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_4" [loop_imperfect.c:107]   --->   Operation 288 'getelementptr' 'w_addr_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 289 [2/2] (2.66ns)   --->   "%w_load_4 = load i32* %w_addr_4, align 16" [loop_imperfect.c:107]   --->   Operation 289 'load' 'w_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%addr_in_addr_4 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_4" [loop_imperfect.c:108]   --->   Operation 290 'getelementptr' 'addr_in_addr_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 291 [2/2] (2.66ns)   --->   "%addr_in_load_4 = load i32* %addr_in_addr_4, align 4" [loop_imperfect.c:108]   --->   Operation 291 'load' 'addr_in_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i14 %add_ln106_1 to i64" [loop_imperfect.c:107]   --->   Operation 292 'zext' 'zext_ln107_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_5" [loop_imperfect.c:107]   --->   Operation 293 'getelementptr' 'in_addr_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 294 [2/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [loop_imperfect.c:107]   --->   Operation 294 'load' 'in_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%w_addr_5 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_5" [loop_imperfect.c:107]   --->   Operation 295 'getelementptr' 'w_addr_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 296 [2/2] (2.66ns)   --->   "%w_load_5 = load i32* %w_addr_5, align 4" [loop_imperfect.c:107]   --->   Operation 296 'load' 'w_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%addr_in_addr_5 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_5" [loop_imperfect.c:108]   --->   Operation 297 'getelementptr' 'addr_in_addr_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 298 [2/2] (2.66ns)   --->   "%addr_in_load_5 = load i32* %addr_in_addr_5, align 4" [loop_imperfect.c:108]   --->   Operation 298 'load' 'addr_in_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 299 [1/1] (1.46ns)   --->   "%add_ln106_2 = add i14 6, %phi_mul" [loop_imperfect.c:106]   --->   Operation 299 'add' 'add_ln106_2' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (1.46ns)   --->   "%add_ln106_3 = add i14 7, %phi_mul" [loop_imperfect.c:106]   --->   Operation 300 'add' 'add_ln106_3' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 301 [2/2] (2.66ns)   --->   "%data_load_1 = load i32* %data_addr_1, align 4" [loop_imperfect.c:108]   --->   Operation 301 'load' 'data_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 302 [1/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 16" [loop_imperfect.c:107]   --->   Operation 302 'load' 'in_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 303 [1/2] (2.66ns)   --->   "%w_load_4 = load i32* %w_addr_4, align 16" [loop_imperfect.c:107]   --->   Operation 303 'load' 'w_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 304 [1/2] (2.66ns)   --->   "%addr_in_load_4 = load i32* %addr_in_addr_4, align 4" [loop_imperfect.c:108]   --->   Operation 304 'load' 'addr_in_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i32 %addr_in_load_4 to i64" [loop_imperfect.c:108]   --->   Operation 305 'sext' 'sext_ln108_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_4" [loop_imperfect.c:108]   --->   Operation 306 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 307 [1/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [loop_imperfect.c:107]   --->   Operation 307 'load' 'in_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 308 [1/2] (2.66ns)   --->   "%w_load_5 = load i32* %w_addr_5, align 4" [loop_imperfect.c:107]   --->   Operation 308 'load' 'w_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 309 [1/2] (2.66ns)   --->   "%addr_in_load_5 = load i32* %addr_in_addr_5, align 4" [loop_imperfect.c:108]   --->   Operation 309 'load' 'addr_in_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i32 %addr_in_load_5 to i64" [loop_imperfect.c:108]   --->   Operation 310 'sext' 'sext_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_5" [loop_imperfect.c:108]   --->   Operation 311 'getelementptr' 'data_addr_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i14 %add_ln106_2 to i64" [loop_imperfect.c:107]   --->   Operation 312 'zext' 'zext_ln107_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_6" [loop_imperfect.c:107]   --->   Operation 313 'getelementptr' 'in_addr_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 314 [2/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 8" [loop_imperfect.c:107]   --->   Operation 314 'load' 'in_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%w_addr_6 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_6" [loop_imperfect.c:107]   --->   Operation 315 'getelementptr' 'w_addr_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 316 [2/2] (2.66ns)   --->   "%w_load_6 = load i32* %w_addr_6, align 8" [loop_imperfect.c:107]   --->   Operation 316 'load' 'w_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%addr_in_addr_6 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_6" [loop_imperfect.c:108]   --->   Operation 317 'getelementptr' 'addr_in_addr_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 318 [2/2] (2.66ns)   --->   "%addr_in_load_6 = load i32* %addr_in_addr_6, align 4" [loop_imperfect.c:108]   --->   Operation 318 'load' 'addr_in_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i14 %add_ln106_3 to i64" [loop_imperfect.c:107]   --->   Operation 319 'zext' 'zext_ln107_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_7" [loop_imperfect.c:107]   --->   Operation 320 'getelementptr' 'in_addr_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 321 [2/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [loop_imperfect.c:107]   --->   Operation 321 'load' 'in_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%w_addr_7 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_7" [loop_imperfect.c:107]   --->   Operation 322 'getelementptr' 'w_addr_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 323 [2/2] (2.66ns)   --->   "%w_load_7 = load i32* %w_addr_7, align 4" [loop_imperfect.c:107]   --->   Operation 323 'load' 'w_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%addr_in_addr_7 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_7" [loop_imperfect.c:108]   --->   Operation 324 'getelementptr' 'addr_in_addr_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_5 : Operation 325 [2/2] (2.66ns)   --->   "%addr_in_load_7 = load i32* %addr_in_addr_7, align 4" [loop_imperfect.c:108]   --->   Operation 325 'load' 'addr_in_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 326 [1/1] (1.46ns)   --->   "%add_ln106_4 = add i14 8, %phi_mul" [loop_imperfect.c:106]   --->   Operation 326 'add' 'add_ln106_4' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (1.46ns)   --->   "%add_ln106_5 = add i14 9, %phi_mul" [loop_imperfect.c:106]   --->   Operation 327 'add' 'add_ln106_5' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%trunc_ln107_2 = trunc i32 %in_load_1 to i31" [loop_imperfect.c:107]   --->   Operation 328 'trunc' 'trunc_ln107_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%trunc_ln107_3 = trunc i32 %w_load_1 to i31" [loop_imperfect.c:107]   --->   Operation 329 'trunc' 'trunc_ln107_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%xor_ln108_1 = xor i31 %trunc_ln107_3, %trunc_ln107_2" [loop_imperfect.c:108]   --->   Operation 330 'xor' 'xor_ln108_1' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%shl_ln108_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_1, i1 false)" [loop_imperfect.c:108]   --->   Operation 331 'bitconcatenate' 'shl_ln108_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 332 [1/2] (2.66ns)   --->   "%data_load_1 = load i32* %data_addr_1, align 4" [loop_imperfect.c:108]   --->   Operation 332 'load' 'data_load_1' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 333 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_1 = add nsw i32 %data_load_1, %shl_ln108_1" [loop_imperfect.c:108]   --->   Operation 333 'add' 'add_ln108_1' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (2.66ns)   --->   "store i32 %add_ln108_1, i32* %data_addr_1, align 4" [loop_imperfect.c:108]   --->   Operation 334 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 335 [1/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 8" [loop_imperfect.c:107]   --->   Operation 335 'load' 'in_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 336 [1/2] (2.66ns)   --->   "%w_load_6 = load i32* %w_addr_6, align 8" [loop_imperfect.c:107]   --->   Operation 336 'load' 'w_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 337 [1/2] (2.66ns)   --->   "%addr_in_load_6 = load i32* %addr_in_addr_6, align 4" [loop_imperfect.c:108]   --->   Operation 337 'load' 'addr_in_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln108_6 = sext i32 %addr_in_load_6 to i64" [loop_imperfect.c:108]   --->   Operation 338 'sext' 'sext_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_6" [loop_imperfect.c:108]   --->   Operation 339 'getelementptr' 'data_addr_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 340 [1/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [loop_imperfect.c:107]   --->   Operation 340 'load' 'in_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 341 [1/2] (2.66ns)   --->   "%w_load_7 = load i32* %w_addr_7, align 4" [loop_imperfect.c:107]   --->   Operation 341 'load' 'w_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 342 [1/2] (2.66ns)   --->   "%addr_in_load_7 = load i32* %addr_in_addr_7, align 4" [loop_imperfect.c:108]   --->   Operation 342 'load' 'addr_in_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln108_7 = sext i32 %addr_in_load_7 to i64" [loop_imperfect.c:108]   --->   Operation 343 'sext' 'sext_ln108_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_7" [loop_imperfect.c:108]   --->   Operation 344 'getelementptr' 'data_addr_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln107_8 = zext i14 %add_ln106_4 to i64" [loop_imperfect.c:107]   --->   Operation 345 'zext' 'zext_ln107_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_8" [loop_imperfect.c:107]   --->   Operation 346 'getelementptr' 'in_addr_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 347 [2/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 16" [loop_imperfect.c:107]   --->   Operation 347 'load' 'in_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_8" [loop_imperfect.c:107]   --->   Operation 348 'getelementptr' 'w_addr_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 349 [2/2] (2.66ns)   --->   "%w_load_8 = load i32* %w_addr_8, align 16" [loop_imperfect.c:107]   --->   Operation 349 'load' 'w_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%addr_in_addr_8 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_8" [loop_imperfect.c:108]   --->   Operation 350 'getelementptr' 'addr_in_addr_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 351 [2/2] (2.66ns)   --->   "%addr_in_load_8 = load i32* %addr_in_addr_8, align 4" [loop_imperfect.c:108]   --->   Operation 351 'load' 'addr_in_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln107_9 = zext i14 %add_ln106_5 to i64" [loop_imperfect.c:107]   --->   Operation 352 'zext' 'zext_ln107_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_9" [loop_imperfect.c:107]   --->   Operation 353 'getelementptr' 'in_addr_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 354 [2/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [loop_imperfect.c:107]   --->   Operation 354 'load' 'in_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%w_addr_9 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_9" [loop_imperfect.c:107]   --->   Operation 355 'getelementptr' 'w_addr_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 356 [2/2] (2.66ns)   --->   "%w_load_9 = load i32* %w_addr_9, align 4" [loop_imperfect.c:107]   --->   Operation 356 'load' 'w_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%addr_in_addr_9 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_9" [loop_imperfect.c:108]   --->   Operation 357 'getelementptr' 'addr_in_addr_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 358 [2/2] (2.66ns)   --->   "%addr_in_load_9 = load i32* %addr_in_addr_9, align 4" [loop_imperfect.c:108]   --->   Operation 358 'load' 'addr_in_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 359 [1/1] (1.46ns)   --->   "%add_ln106_6 = add i14 10, %phi_mul" [loop_imperfect.c:106]   --->   Operation 359 'add' 'add_ln106_6' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (1.46ns)   --->   "%add_ln106_7 = add i14 11, %phi_mul" [loop_imperfect.c:106]   --->   Operation 360 'add' 'add_ln106_7' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 361 [2/2] (2.66ns)   --->   "%data_load_2 = load i32* %data_addr_2, align 4" [loop_imperfect.c:108]   --->   Operation 361 'load' 'data_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 362 [1/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 16" [loop_imperfect.c:107]   --->   Operation 362 'load' 'in_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 363 [1/2] (2.66ns)   --->   "%w_load_8 = load i32* %w_addr_8, align 16" [loop_imperfect.c:107]   --->   Operation 363 'load' 'w_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 364 [1/2] (2.66ns)   --->   "%addr_in_load_8 = load i32* %addr_in_addr_8, align 4" [loop_imperfect.c:108]   --->   Operation 364 'load' 'addr_in_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln108_8 = sext i32 %addr_in_load_8 to i64" [loop_imperfect.c:108]   --->   Operation 365 'sext' 'sext_ln108_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_8" [loop_imperfect.c:108]   --->   Operation 366 'getelementptr' 'data_addr_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 367 [1/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [loop_imperfect.c:107]   --->   Operation 367 'load' 'in_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 368 [1/2] (2.66ns)   --->   "%w_load_9 = load i32* %w_addr_9, align 4" [loop_imperfect.c:107]   --->   Operation 368 'load' 'w_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 369 [1/2] (2.66ns)   --->   "%addr_in_load_9 = load i32* %addr_in_addr_9, align 4" [loop_imperfect.c:108]   --->   Operation 369 'load' 'addr_in_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln108_9 = sext i32 %addr_in_load_9 to i64" [loop_imperfect.c:108]   --->   Operation 370 'sext' 'sext_ln108_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_9" [loop_imperfect.c:108]   --->   Operation 371 'getelementptr' 'data_addr_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln107_10 = zext i14 %add_ln106_6 to i64" [loop_imperfect.c:107]   --->   Operation 372 'zext' 'zext_ln107_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%in_addr_10 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_10" [loop_imperfect.c:107]   --->   Operation 373 'getelementptr' 'in_addr_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 374 [2/2] (2.66ns)   --->   "%in_load_10 = load i32* %in_addr_10, align 8" [loop_imperfect.c:107]   --->   Operation 374 'load' 'in_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%w_addr_10 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_10" [loop_imperfect.c:107]   --->   Operation 375 'getelementptr' 'w_addr_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 376 [2/2] (2.66ns)   --->   "%w_load_10 = load i32* %w_addr_10, align 8" [loop_imperfect.c:107]   --->   Operation 376 'load' 'w_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%addr_in_addr_10 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_10" [loop_imperfect.c:108]   --->   Operation 377 'getelementptr' 'addr_in_addr_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 378 [2/2] (2.66ns)   --->   "%addr_in_load_10 = load i32* %addr_in_addr_10, align 4" [loop_imperfect.c:108]   --->   Operation 378 'load' 'addr_in_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln107_11 = zext i14 %add_ln106_7 to i64" [loop_imperfect.c:107]   --->   Operation 379 'zext' 'zext_ln107_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%in_addr_11 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_11" [loop_imperfect.c:107]   --->   Operation 380 'getelementptr' 'in_addr_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 381 [2/2] (2.66ns)   --->   "%in_load_11 = load i32* %in_addr_11, align 4" [loop_imperfect.c:107]   --->   Operation 381 'load' 'in_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%w_addr_11 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_11" [loop_imperfect.c:107]   --->   Operation 382 'getelementptr' 'w_addr_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 383 [2/2] (2.66ns)   --->   "%w_load_11 = load i32* %w_addr_11, align 4" [loop_imperfect.c:107]   --->   Operation 383 'load' 'w_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%addr_in_addr_11 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_11" [loop_imperfect.c:108]   --->   Operation 384 'getelementptr' 'addr_in_addr_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 385 [2/2] (2.66ns)   --->   "%addr_in_load_11 = load i32* %addr_in_addr_11, align 4" [loop_imperfect.c:108]   --->   Operation 385 'load' 'addr_in_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 386 [1/1] (1.46ns)   --->   "%add_ln106_8 = add i14 12, %phi_mul" [loop_imperfect.c:106]   --->   Operation 386 'add' 'add_ln106_8' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (1.46ns)   --->   "%add_ln106_9 = add i14 13, %phi_mul" [loop_imperfect.c:106]   --->   Operation 387 'add' 'add_ln106_9' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.11>
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_2)   --->   "%trunc_ln107_4 = trunc i32 %in_load_2 to i31" [loop_imperfect.c:107]   --->   Operation 388 'trunc' 'trunc_ln107_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_2)   --->   "%trunc_ln107_5 = trunc i32 %w_load_2 to i31" [loop_imperfect.c:107]   --->   Operation 389 'trunc' 'trunc_ln107_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_2)   --->   "%xor_ln108_2 = xor i31 %trunc_ln107_5, %trunc_ln107_4" [loop_imperfect.c:108]   --->   Operation 390 'xor' 'xor_ln108_2' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_2)   --->   "%shl_ln108_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_2, i1 false)" [loop_imperfect.c:108]   --->   Operation 391 'bitconcatenate' 'shl_ln108_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 392 [1/2] (2.66ns)   --->   "%data_load_2 = load i32* %data_addr_2, align 4" [loop_imperfect.c:108]   --->   Operation 392 'load' 'data_load_2' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 393 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_2 = add nsw i32 %data_load_2, %shl_ln108_2" [loop_imperfect.c:108]   --->   Operation 393 'add' 'add_ln108_2' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (2.66ns)   --->   "store i32 %add_ln108_2, i32* %data_addr_2, align 4" [loop_imperfect.c:108]   --->   Operation 394 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 395 [1/2] (2.66ns)   --->   "%in_load_10 = load i32* %in_addr_10, align 8" [loop_imperfect.c:107]   --->   Operation 395 'load' 'in_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 396 [1/2] (2.66ns)   --->   "%w_load_10 = load i32* %w_addr_10, align 8" [loop_imperfect.c:107]   --->   Operation 396 'load' 'w_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 397 [1/2] (2.66ns)   --->   "%addr_in_load_10 = load i32* %addr_in_addr_10, align 4" [loop_imperfect.c:108]   --->   Operation 397 'load' 'addr_in_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln108_10 = sext i32 %addr_in_load_10 to i64" [loop_imperfect.c:108]   --->   Operation 398 'sext' 'sext_ln108_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_10" [loop_imperfect.c:108]   --->   Operation 399 'getelementptr' 'data_addr_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 400 [1/2] (2.66ns)   --->   "%in_load_11 = load i32* %in_addr_11, align 4" [loop_imperfect.c:107]   --->   Operation 400 'load' 'in_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 401 [1/2] (2.66ns)   --->   "%w_load_11 = load i32* %w_addr_11, align 4" [loop_imperfect.c:107]   --->   Operation 401 'load' 'w_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 402 [1/2] (2.66ns)   --->   "%addr_in_load_11 = load i32* %addr_in_addr_11, align 4" [loop_imperfect.c:108]   --->   Operation 402 'load' 'addr_in_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln108_11 = sext i32 %addr_in_load_11 to i64" [loop_imperfect.c:108]   --->   Operation 403 'sext' 'sext_ln108_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_11" [loop_imperfect.c:108]   --->   Operation 404 'getelementptr' 'data_addr_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln107_12 = zext i14 %add_ln106_8 to i64" [loop_imperfect.c:107]   --->   Operation 405 'zext' 'zext_ln107_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%in_addr_12 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_12" [loop_imperfect.c:107]   --->   Operation 406 'getelementptr' 'in_addr_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 407 [2/2] (2.66ns)   --->   "%in_load_12 = load i32* %in_addr_12, align 16" [loop_imperfect.c:107]   --->   Operation 407 'load' 'in_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%w_addr_12 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_12" [loop_imperfect.c:107]   --->   Operation 408 'getelementptr' 'w_addr_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 409 [2/2] (2.66ns)   --->   "%w_load_12 = load i32* %w_addr_12, align 16" [loop_imperfect.c:107]   --->   Operation 409 'load' 'w_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%addr_in_addr_12 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_12" [loop_imperfect.c:108]   --->   Operation 410 'getelementptr' 'addr_in_addr_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 411 [2/2] (2.66ns)   --->   "%addr_in_load_12 = load i32* %addr_in_addr_12, align 4" [loop_imperfect.c:108]   --->   Operation 411 'load' 'addr_in_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln107_13 = zext i14 %add_ln106_9 to i64" [loop_imperfect.c:107]   --->   Operation 412 'zext' 'zext_ln107_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%in_addr_13 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_13" [loop_imperfect.c:107]   --->   Operation 413 'getelementptr' 'in_addr_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 414 [2/2] (2.66ns)   --->   "%in_load_13 = load i32* %in_addr_13, align 4" [loop_imperfect.c:107]   --->   Operation 414 'load' 'in_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%w_addr_13 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_13" [loop_imperfect.c:107]   --->   Operation 415 'getelementptr' 'w_addr_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 416 [2/2] (2.66ns)   --->   "%w_load_13 = load i32* %w_addr_13, align 4" [loop_imperfect.c:107]   --->   Operation 416 'load' 'w_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%addr_in_addr_13 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_13" [loop_imperfect.c:108]   --->   Operation 417 'getelementptr' 'addr_in_addr_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_8 : Operation 418 [2/2] (2.66ns)   --->   "%addr_in_load_13 = load i32* %addr_in_addr_13, align 4" [loop_imperfect.c:108]   --->   Operation 418 'load' 'addr_in_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 419 [1/1] (1.46ns)   --->   "%add_ln106_10 = add i14 14, %phi_mul" [loop_imperfect.c:106]   --->   Operation 419 'add' 'add_ln106_10' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (1.46ns)   --->   "%add_ln106_11 = add i14 15, %phi_mul" [loop_imperfect.c:106]   --->   Operation 420 'add' 'add_ln106_11' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 421 [2/2] (2.66ns)   --->   "%data_load_3 = load i32* %data_addr_3, align 4" [loop_imperfect.c:108]   --->   Operation 421 'load' 'data_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 422 [1/2] (2.66ns)   --->   "%in_load_12 = load i32* %in_addr_12, align 16" [loop_imperfect.c:107]   --->   Operation 422 'load' 'in_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 423 [1/2] (2.66ns)   --->   "%w_load_12 = load i32* %w_addr_12, align 16" [loop_imperfect.c:107]   --->   Operation 423 'load' 'w_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 424 [1/2] (2.66ns)   --->   "%addr_in_load_12 = load i32* %addr_in_addr_12, align 4" [loop_imperfect.c:108]   --->   Operation 424 'load' 'addr_in_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln108_12 = sext i32 %addr_in_load_12 to i64" [loop_imperfect.c:108]   --->   Operation 425 'sext' 'sext_ln108_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_12" [loop_imperfect.c:108]   --->   Operation 426 'getelementptr' 'data_addr_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 427 [1/2] (2.66ns)   --->   "%in_load_13 = load i32* %in_addr_13, align 4" [loop_imperfect.c:107]   --->   Operation 427 'load' 'in_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 428 [1/2] (2.66ns)   --->   "%w_load_13 = load i32* %w_addr_13, align 4" [loop_imperfect.c:107]   --->   Operation 428 'load' 'w_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 429 [1/2] (2.66ns)   --->   "%addr_in_load_13 = load i32* %addr_in_addr_13, align 4" [loop_imperfect.c:108]   --->   Operation 429 'load' 'addr_in_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln108_13 = sext i32 %addr_in_load_13 to i64" [loop_imperfect.c:108]   --->   Operation 430 'sext' 'sext_ln108_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_13" [loop_imperfect.c:108]   --->   Operation 431 'getelementptr' 'data_addr_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln107_14 = zext i14 %add_ln106_10 to i64" [loop_imperfect.c:107]   --->   Operation 432 'zext' 'zext_ln107_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%in_addr_14 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_14" [loop_imperfect.c:107]   --->   Operation 433 'getelementptr' 'in_addr_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 434 [2/2] (2.66ns)   --->   "%in_load_14 = load i32* %in_addr_14, align 8" [loop_imperfect.c:107]   --->   Operation 434 'load' 'in_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%w_addr_14 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_14" [loop_imperfect.c:107]   --->   Operation 435 'getelementptr' 'w_addr_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 436 [2/2] (2.66ns)   --->   "%w_load_14 = load i32* %w_addr_14, align 8" [loop_imperfect.c:107]   --->   Operation 436 'load' 'w_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%addr_in_addr_14 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_14" [loop_imperfect.c:108]   --->   Operation 437 'getelementptr' 'addr_in_addr_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 438 [2/2] (2.66ns)   --->   "%addr_in_load_14 = load i32* %addr_in_addr_14, align 4" [loop_imperfect.c:108]   --->   Operation 438 'load' 'addr_in_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln107_15 = zext i14 %add_ln106_11 to i64" [loop_imperfect.c:107]   --->   Operation 439 'zext' 'zext_ln107_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%in_addr_15 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_15" [loop_imperfect.c:107]   --->   Operation 440 'getelementptr' 'in_addr_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 441 [2/2] (2.66ns)   --->   "%in_load_15 = load i32* %in_addr_15, align 4" [loop_imperfect.c:107]   --->   Operation 441 'load' 'in_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%w_addr_15 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_15" [loop_imperfect.c:107]   --->   Operation 442 'getelementptr' 'w_addr_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 443 [2/2] (2.66ns)   --->   "%w_load_15 = load i32* %w_addr_15, align 4" [loop_imperfect.c:107]   --->   Operation 443 'load' 'w_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%addr_in_addr_15 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_15" [loop_imperfect.c:108]   --->   Operation 444 'getelementptr' 'addr_in_addr_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 445 [2/2] (2.66ns)   --->   "%addr_in_load_15 = load i32* %addr_in_addr_15, align 4" [loop_imperfect.c:108]   --->   Operation 445 'load' 'addr_in_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 446 [1/1] (1.46ns)   --->   "%add_ln106_12 = add i14 16, %phi_mul" [loop_imperfect.c:106]   --->   Operation 446 'add' 'add_ln106_12' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (1.46ns)   --->   "%add_ln106_13 = add i14 17, %phi_mul" [loop_imperfect.c:106]   --->   Operation 447 'add' 'add_ln106_13' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.11>
ST_10 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_3)   --->   "%trunc_ln107_6 = trunc i32 %in_load_3 to i31" [loop_imperfect.c:107]   --->   Operation 448 'trunc' 'trunc_ln107_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_3)   --->   "%trunc_ln107_7 = trunc i32 %w_load_3 to i31" [loop_imperfect.c:107]   --->   Operation 449 'trunc' 'trunc_ln107_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_3)   --->   "%xor_ln108_3 = xor i31 %trunc_ln107_7, %trunc_ln107_6" [loop_imperfect.c:108]   --->   Operation 450 'xor' 'xor_ln108_3' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_3)   --->   "%shl_ln108_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_3, i1 false)" [loop_imperfect.c:108]   --->   Operation 451 'bitconcatenate' 'shl_ln108_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 452 [1/2] (2.66ns)   --->   "%data_load_3 = load i32* %data_addr_3, align 4" [loop_imperfect.c:108]   --->   Operation 452 'load' 'data_load_3' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 453 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_3 = add nsw i32 %data_load_3, %shl_ln108_3" [loop_imperfect.c:108]   --->   Operation 453 'add' 'add_ln108_3' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (2.66ns)   --->   "store i32 %add_ln108_3, i32* %data_addr_3, align 4" [loop_imperfect.c:108]   --->   Operation 454 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 455 [1/2] (2.66ns)   --->   "%in_load_14 = load i32* %in_addr_14, align 8" [loop_imperfect.c:107]   --->   Operation 455 'load' 'in_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 456 [1/2] (2.66ns)   --->   "%w_load_14 = load i32* %w_addr_14, align 8" [loop_imperfect.c:107]   --->   Operation 456 'load' 'w_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 457 [1/2] (2.66ns)   --->   "%addr_in_load_14 = load i32* %addr_in_addr_14, align 4" [loop_imperfect.c:108]   --->   Operation 457 'load' 'addr_in_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln108_14 = sext i32 %addr_in_load_14 to i64" [loop_imperfect.c:108]   --->   Operation 458 'sext' 'sext_ln108_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_14" [loop_imperfect.c:108]   --->   Operation 459 'getelementptr' 'data_addr_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 460 [1/2] (2.66ns)   --->   "%in_load_15 = load i32* %in_addr_15, align 4" [loop_imperfect.c:107]   --->   Operation 460 'load' 'in_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 461 [1/2] (2.66ns)   --->   "%w_load_15 = load i32* %w_addr_15, align 4" [loop_imperfect.c:107]   --->   Operation 461 'load' 'w_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 462 [1/2] (2.66ns)   --->   "%addr_in_load_15 = load i32* %addr_in_addr_15, align 4" [loop_imperfect.c:108]   --->   Operation 462 'load' 'addr_in_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln108_15 = sext i32 %addr_in_load_15 to i64" [loop_imperfect.c:108]   --->   Operation 463 'sext' 'sext_ln108_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_15" [loop_imperfect.c:108]   --->   Operation 464 'getelementptr' 'data_addr_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln107_16 = zext i14 %add_ln106_12 to i64" [loop_imperfect.c:107]   --->   Operation 465 'zext' 'zext_ln107_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%in_addr_16 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_16" [loop_imperfect.c:107]   --->   Operation 466 'getelementptr' 'in_addr_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 467 [2/2] (2.66ns)   --->   "%in_load_16 = load i32* %in_addr_16, align 16" [loop_imperfect.c:107]   --->   Operation 467 'load' 'in_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%w_addr_16 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_16" [loop_imperfect.c:107]   --->   Operation 468 'getelementptr' 'w_addr_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 469 [2/2] (2.66ns)   --->   "%w_load_16 = load i32* %w_addr_16, align 16" [loop_imperfect.c:107]   --->   Operation 469 'load' 'w_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%addr_in_addr_16 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_16" [loop_imperfect.c:108]   --->   Operation 470 'getelementptr' 'addr_in_addr_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 471 [2/2] (2.66ns)   --->   "%addr_in_load_16 = load i32* %addr_in_addr_16, align 4" [loop_imperfect.c:108]   --->   Operation 471 'load' 'addr_in_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln107_17 = zext i14 %add_ln106_13 to i64" [loop_imperfect.c:107]   --->   Operation 472 'zext' 'zext_ln107_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%in_addr_17 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_17" [loop_imperfect.c:107]   --->   Operation 473 'getelementptr' 'in_addr_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 474 [2/2] (2.66ns)   --->   "%in_load_17 = load i32* %in_addr_17, align 4" [loop_imperfect.c:107]   --->   Operation 474 'load' 'in_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%w_addr_17 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_17" [loop_imperfect.c:107]   --->   Operation 475 'getelementptr' 'w_addr_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 476 [2/2] (2.66ns)   --->   "%w_load_17 = load i32* %w_addr_17, align 4" [loop_imperfect.c:107]   --->   Operation 476 'load' 'w_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%addr_in_addr_17 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_17" [loop_imperfect.c:108]   --->   Operation 477 'getelementptr' 'addr_in_addr_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_10 : Operation 478 [2/2] (2.66ns)   --->   "%addr_in_load_17 = load i32* %addr_in_addr_17, align 4" [loop_imperfect.c:108]   --->   Operation 478 'load' 'addr_in_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 479 [1/1] (1.46ns)   --->   "%add_ln106_14 = add i14 18, %phi_mul" [loop_imperfect.c:106]   --->   Operation 479 'add' 'add_ln106_14' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 480 [1/1] (1.46ns)   --->   "%add_ln106_15 = add i14 19, %phi_mul" [loop_imperfect.c:106]   --->   Operation 480 'add' 'add_ln106_15' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 481 [2/2] (2.66ns)   --->   "%data_load_4 = load i32* %data_addr_4, align 4" [loop_imperfect.c:108]   --->   Operation 481 'load' 'data_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 482 [1/2] (2.66ns)   --->   "%in_load_16 = load i32* %in_addr_16, align 16" [loop_imperfect.c:107]   --->   Operation 482 'load' 'in_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 483 [1/2] (2.66ns)   --->   "%w_load_16 = load i32* %w_addr_16, align 16" [loop_imperfect.c:107]   --->   Operation 483 'load' 'w_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 484 [1/2] (2.66ns)   --->   "%addr_in_load_16 = load i32* %addr_in_addr_16, align 4" [loop_imperfect.c:108]   --->   Operation 484 'load' 'addr_in_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln108_16 = sext i32 %addr_in_load_16 to i64" [loop_imperfect.c:108]   --->   Operation 485 'sext' 'sext_ln108_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_16" [loop_imperfect.c:108]   --->   Operation 486 'getelementptr' 'data_addr_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 487 [1/2] (2.66ns)   --->   "%in_load_17 = load i32* %in_addr_17, align 4" [loop_imperfect.c:107]   --->   Operation 487 'load' 'in_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 488 [1/2] (2.66ns)   --->   "%w_load_17 = load i32* %w_addr_17, align 4" [loop_imperfect.c:107]   --->   Operation 488 'load' 'w_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 489 [1/2] (2.66ns)   --->   "%addr_in_load_17 = load i32* %addr_in_addr_17, align 4" [loop_imperfect.c:108]   --->   Operation 489 'load' 'addr_in_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln108_17 = sext i32 %addr_in_load_17 to i64" [loop_imperfect.c:108]   --->   Operation 490 'sext' 'sext_ln108_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_17" [loop_imperfect.c:108]   --->   Operation 491 'getelementptr' 'data_addr_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln107_18 = zext i14 %add_ln106_14 to i64" [loop_imperfect.c:107]   --->   Operation 492 'zext' 'zext_ln107_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%in_addr_18 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_18" [loop_imperfect.c:107]   --->   Operation 493 'getelementptr' 'in_addr_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 494 [2/2] (2.66ns)   --->   "%in_load_18 = load i32* %in_addr_18, align 8" [loop_imperfect.c:107]   --->   Operation 494 'load' 'in_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%w_addr_18 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_18" [loop_imperfect.c:107]   --->   Operation 495 'getelementptr' 'w_addr_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 496 [2/2] (2.66ns)   --->   "%w_load_18 = load i32* %w_addr_18, align 8" [loop_imperfect.c:107]   --->   Operation 496 'load' 'w_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%addr_in_addr_18 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_18" [loop_imperfect.c:108]   --->   Operation 497 'getelementptr' 'addr_in_addr_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 498 [2/2] (2.66ns)   --->   "%addr_in_load_18 = load i32* %addr_in_addr_18, align 4" [loop_imperfect.c:108]   --->   Operation 498 'load' 'addr_in_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln107_19 = zext i14 %add_ln106_15 to i64" [loop_imperfect.c:107]   --->   Operation 499 'zext' 'zext_ln107_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%in_addr_19 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_19" [loop_imperfect.c:107]   --->   Operation 500 'getelementptr' 'in_addr_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 501 [2/2] (2.66ns)   --->   "%in_load_19 = load i32* %in_addr_19, align 4" [loop_imperfect.c:107]   --->   Operation 501 'load' 'in_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%w_addr_19 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_19" [loop_imperfect.c:107]   --->   Operation 502 'getelementptr' 'w_addr_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 503 [2/2] (2.66ns)   --->   "%w_load_19 = load i32* %w_addr_19, align 4" [loop_imperfect.c:107]   --->   Operation 503 'load' 'w_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%addr_in_addr_19 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_19" [loop_imperfect.c:108]   --->   Operation 504 'getelementptr' 'addr_in_addr_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_11 : Operation 505 [2/2] (2.66ns)   --->   "%addr_in_load_19 = load i32* %addr_in_addr_19, align 4" [loop_imperfect.c:108]   --->   Operation 505 'load' 'addr_in_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 506 [1/1] (1.46ns)   --->   "%add_ln106_16 = add i14 20, %phi_mul" [loop_imperfect.c:106]   --->   Operation 506 'add' 'add_ln106_16' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 507 [1/1] (1.46ns)   --->   "%add_ln106_17 = add i14 21, %phi_mul" [loop_imperfect.c:106]   --->   Operation 507 'add' 'add_ln106_17' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.11>
ST_12 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_4)   --->   "%trunc_ln107_8 = trunc i32 %in_load_4 to i31" [loop_imperfect.c:107]   --->   Operation 508 'trunc' 'trunc_ln107_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_4)   --->   "%trunc_ln107_9 = trunc i32 %w_load_4 to i31" [loop_imperfect.c:107]   --->   Operation 509 'trunc' 'trunc_ln107_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_4)   --->   "%xor_ln108_4 = xor i31 %trunc_ln107_9, %trunc_ln107_8" [loop_imperfect.c:108]   --->   Operation 510 'xor' 'xor_ln108_4' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_4)   --->   "%shl_ln108_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_4, i1 false)" [loop_imperfect.c:108]   --->   Operation 511 'bitconcatenate' 'shl_ln108_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 512 [1/2] (2.66ns)   --->   "%data_load_4 = load i32* %data_addr_4, align 4" [loop_imperfect.c:108]   --->   Operation 512 'load' 'data_load_4' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 513 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_4 = add nsw i32 %data_load_4, %shl_ln108_4" [loop_imperfect.c:108]   --->   Operation 513 'add' 'add_ln108_4' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (2.66ns)   --->   "store i32 %add_ln108_4, i32* %data_addr_4, align 4" [loop_imperfect.c:108]   --->   Operation 514 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 515 [1/2] (2.66ns)   --->   "%in_load_18 = load i32* %in_addr_18, align 8" [loop_imperfect.c:107]   --->   Operation 515 'load' 'in_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 516 [1/2] (2.66ns)   --->   "%w_load_18 = load i32* %w_addr_18, align 8" [loop_imperfect.c:107]   --->   Operation 516 'load' 'w_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 517 [1/2] (2.66ns)   --->   "%addr_in_load_18 = load i32* %addr_in_addr_18, align 4" [loop_imperfect.c:108]   --->   Operation 517 'load' 'addr_in_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln108_18 = sext i32 %addr_in_load_18 to i64" [loop_imperfect.c:108]   --->   Operation 518 'sext' 'sext_ln108_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_18" [loop_imperfect.c:108]   --->   Operation 519 'getelementptr' 'data_addr_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 520 [1/2] (2.66ns)   --->   "%in_load_19 = load i32* %in_addr_19, align 4" [loop_imperfect.c:107]   --->   Operation 520 'load' 'in_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 521 [1/2] (2.66ns)   --->   "%w_load_19 = load i32* %w_addr_19, align 4" [loop_imperfect.c:107]   --->   Operation 521 'load' 'w_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 522 [1/2] (2.66ns)   --->   "%addr_in_load_19 = load i32* %addr_in_addr_19, align 4" [loop_imperfect.c:108]   --->   Operation 522 'load' 'addr_in_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln108_19 = sext i32 %addr_in_load_19 to i64" [loop_imperfect.c:108]   --->   Operation 523 'sext' 'sext_ln108_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_19" [loop_imperfect.c:108]   --->   Operation 524 'getelementptr' 'data_addr_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln107_20 = zext i14 %add_ln106_16 to i64" [loop_imperfect.c:107]   --->   Operation 525 'zext' 'zext_ln107_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%in_addr_20 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_20" [loop_imperfect.c:107]   --->   Operation 526 'getelementptr' 'in_addr_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 527 [2/2] (2.66ns)   --->   "%in_load_20 = load i32* %in_addr_20, align 16" [loop_imperfect.c:107]   --->   Operation 527 'load' 'in_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%w_addr_20 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_20" [loop_imperfect.c:107]   --->   Operation 528 'getelementptr' 'w_addr_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 529 [2/2] (2.66ns)   --->   "%w_load_20 = load i32* %w_addr_20, align 16" [loop_imperfect.c:107]   --->   Operation 529 'load' 'w_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%addr_in_addr_20 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_20" [loop_imperfect.c:108]   --->   Operation 530 'getelementptr' 'addr_in_addr_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 531 [2/2] (2.66ns)   --->   "%addr_in_load_20 = load i32* %addr_in_addr_20, align 4" [loop_imperfect.c:108]   --->   Operation 531 'load' 'addr_in_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln107_21 = zext i14 %add_ln106_17 to i64" [loop_imperfect.c:107]   --->   Operation 532 'zext' 'zext_ln107_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%in_addr_21 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_21" [loop_imperfect.c:107]   --->   Operation 533 'getelementptr' 'in_addr_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 534 [2/2] (2.66ns)   --->   "%in_load_21 = load i32* %in_addr_21, align 4" [loop_imperfect.c:107]   --->   Operation 534 'load' 'in_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%w_addr_21 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_21" [loop_imperfect.c:107]   --->   Operation 535 'getelementptr' 'w_addr_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 536 [2/2] (2.66ns)   --->   "%w_load_21 = load i32* %w_addr_21, align 4" [loop_imperfect.c:107]   --->   Operation 536 'load' 'w_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%addr_in_addr_21 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_21" [loop_imperfect.c:108]   --->   Operation 537 'getelementptr' 'addr_in_addr_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_12 : Operation 538 [2/2] (2.66ns)   --->   "%addr_in_load_21 = load i32* %addr_in_addr_21, align 4" [loop_imperfect.c:108]   --->   Operation 538 'load' 'addr_in_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 539 [1/1] (1.46ns)   --->   "%add_ln106_18 = add i14 22, %phi_mul" [loop_imperfect.c:106]   --->   Operation 539 'add' 'add_ln106_18' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [1/1] (1.46ns)   --->   "%add_ln106_19 = add i14 23, %phi_mul" [loop_imperfect.c:106]   --->   Operation 540 'add' 'add_ln106_19' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 541 [2/2] (2.66ns)   --->   "%data_load_5 = load i32* %data_addr_5, align 4" [loop_imperfect.c:108]   --->   Operation 541 'load' 'data_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 542 [1/2] (2.66ns)   --->   "%in_load_20 = load i32* %in_addr_20, align 16" [loop_imperfect.c:107]   --->   Operation 542 'load' 'in_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 543 [1/2] (2.66ns)   --->   "%w_load_20 = load i32* %w_addr_20, align 16" [loop_imperfect.c:107]   --->   Operation 543 'load' 'w_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 544 [1/2] (2.66ns)   --->   "%addr_in_load_20 = load i32* %addr_in_addr_20, align 4" [loop_imperfect.c:108]   --->   Operation 544 'load' 'addr_in_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln108_20 = sext i32 %addr_in_load_20 to i64" [loop_imperfect.c:108]   --->   Operation 545 'sext' 'sext_ln108_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%data_addr_20 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_20" [loop_imperfect.c:108]   --->   Operation 546 'getelementptr' 'data_addr_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 547 [1/2] (2.66ns)   --->   "%in_load_21 = load i32* %in_addr_21, align 4" [loop_imperfect.c:107]   --->   Operation 547 'load' 'in_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 548 [1/2] (2.66ns)   --->   "%w_load_21 = load i32* %w_addr_21, align 4" [loop_imperfect.c:107]   --->   Operation 548 'load' 'w_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 549 [1/2] (2.66ns)   --->   "%addr_in_load_21 = load i32* %addr_in_addr_21, align 4" [loop_imperfect.c:108]   --->   Operation 549 'load' 'addr_in_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln108_21 = sext i32 %addr_in_load_21 to i64" [loop_imperfect.c:108]   --->   Operation 550 'sext' 'sext_ln108_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%data_addr_21 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_21" [loop_imperfect.c:108]   --->   Operation 551 'getelementptr' 'data_addr_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln107_22 = zext i14 %add_ln106_18 to i64" [loop_imperfect.c:107]   --->   Operation 552 'zext' 'zext_ln107_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%in_addr_22 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_22" [loop_imperfect.c:107]   --->   Operation 553 'getelementptr' 'in_addr_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 554 [2/2] (2.66ns)   --->   "%in_load_22 = load i32* %in_addr_22, align 8" [loop_imperfect.c:107]   --->   Operation 554 'load' 'in_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%w_addr_22 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_22" [loop_imperfect.c:107]   --->   Operation 555 'getelementptr' 'w_addr_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 556 [2/2] (2.66ns)   --->   "%w_load_22 = load i32* %w_addr_22, align 8" [loop_imperfect.c:107]   --->   Operation 556 'load' 'w_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%addr_in_addr_22 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_22" [loop_imperfect.c:108]   --->   Operation 557 'getelementptr' 'addr_in_addr_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 558 [2/2] (2.66ns)   --->   "%addr_in_load_22 = load i32* %addr_in_addr_22, align 4" [loop_imperfect.c:108]   --->   Operation 558 'load' 'addr_in_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln107_23 = zext i14 %add_ln106_19 to i64" [loop_imperfect.c:107]   --->   Operation 559 'zext' 'zext_ln107_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%in_addr_23 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_23" [loop_imperfect.c:107]   --->   Operation 560 'getelementptr' 'in_addr_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 561 [2/2] (2.66ns)   --->   "%in_load_23 = load i32* %in_addr_23, align 4" [loop_imperfect.c:107]   --->   Operation 561 'load' 'in_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%w_addr_23 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_23" [loop_imperfect.c:107]   --->   Operation 562 'getelementptr' 'w_addr_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 563 [2/2] (2.66ns)   --->   "%w_load_23 = load i32* %w_addr_23, align 4" [loop_imperfect.c:107]   --->   Operation 563 'load' 'w_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%addr_in_addr_23 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_23" [loop_imperfect.c:108]   --->   Operation 564 'getelementptr' 'addr_in_addr_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_13 : Operation 565 [2/2] (2.66ns)   --->   "%addr_in_load_23 = load i32* %addr_in_addr_23, align 4" [loop_imperfect.c:108]   --->   Operation 565 'load' 'addr_in_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 566 [1/1] (1.46ns)   --->   "%add_ln106_20 = add i14 24, %phi_mul" [loop_imperfect.c:106]   --->   Operation 566 'add' 'add_ln106_20' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 567 [1/1] (1.46ns)   --->   "%add_ln106_21 = add i14 25, %phi_mul" [loop_imperfect.c:106]   --->   Operation 567 'add' 'add_ln106_21' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.11>
ST_14 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_5)   --->   "%trunc_ln107_10 = trunc i32 %in_load_5 to i31" [loop_imperfect.c:107]   --->   Operation 568 'trunc' 'trunc_ln107_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_5)   --->   "%trunc_ln107_11 = trunc i32 %w_load_5 to i31" [loop_imperfect.c:107]   --->   Operation 569 'trunc' 'trunc_ln107_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_5)   --->   "%xor_ln108_5 = xor i31 %trunc_ln107_11, %trunc_ln107_10" [loop_imperfect.c:108]   --->   Operation 570 'xor' 'xor_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_5)   --->   "%shl_ln108_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_5, i1 false)" [loop_imperfect.c:108]   --->   Operation 571 'bitconcatenate' 'shl_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 572 [1/2] (2.66ns)   --->   "%data_load_5 = load i32* %data_addr_5, align 4" [loop_imperfect.c:108]   --->   Operation 572 'load' 'data_load_5' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 573 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_5 = add nsw i32 %data_load_5, %shl_ln108_5" [loop_imperfect.c:108]   --->   Operation 573 'add' 'add_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (2.66ns)   --->   "store i32 %add_ln108_5, i32* %data_addr_5, align 4" [loop_imperfect.c:108]   --->   Operation 574 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 575 [1/2] (2.66ns)   --->   "%in_load_22 = load i32* %in_addr_22, align 8" [loop_imperfect.c:107]   --->   Operation 575 'load' 'in_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 576 [1/2] (2.66ns)   --->   "%w_load_22 = load i32* %w_addr_22, align 8" [loop_imperfect.c:107]   --->   Operation 576 'load' 'w_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 577 [1/2] (2.66ns)   --->   "%addr_in_load_22 = load i32* %addr_in_addr_22, align 4" [loop_imperfect.c:108]   --->   Operation 577 'load' 'addr_in_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln108_22 = sext i32 %addr_in_load_22 to i64" [loop_imperfect.c:108]   --->   Operation 578 'sext' 'sext_ln108_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%data_addr_22 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_22" [loop_imperfect.c:108]   --->   Operation 579 'getelementptr' 'data_addr_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 580 [1/2] (2.66ns)   --->   "%in_load_23 = load i32* %in_addr_23, align 4" [loop_imperfect.c:107]   --->   Operation 580 'load' 'in_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 581 [1/2] (2.66ns)   --->   "%w_load_23 = load i32* %w_addr_23, align 4" [loop_imperfect.c:107]   --->   Operation 581 'load' 'w_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 582 [1/2] (2.66ns)   --->   "%addr_in_load_23 = load i32* %addr_in_addr_23, align 4" [loop_imperfect.c:108]   --->   Operation 582 'load' 'addr_in_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln108_23 = sext i32 %addr_in_load_23 to i64" [loop_imperfect.c:108]   --->   Operation 583 'sext' 'sext_ln108_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%data_addr_23 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_23" [loop_imperfect.c:108]   --->   Operation 584 'getelementptr' 'data_addr_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln107_24 = zext i14 %add_ln106_20 to i64" [loop_imperfect.c:107]   --->   Operation 585 'zext' 'zext_ln107_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%in_addr_24 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_24" [loop_imperfect.c:107]   --->   Operation 586 'getelementptr' 'in_addr_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 587 [2/2] (2.66ns)   --->   "%in_load_24 = load i32* %in_addr_24, align 16" [loop_imperfect.c:107]   --->   Operation 587 'load' 'in_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%w_addr_24 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_24" [loop_imperfect.c:107]   --->   Operation 588 'getelementptr' 'w_addr_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 589 [2/2] (2.66ns)   --->   "%w_load_24 = load i32* %w_addr_24, align 16" [loop_imperfect.c:107]   --->   Operation 589 'load' 'w_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 590 [1/1] (0.00ns)   --->   "%addr_in_addr_24 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_24" [loop_imperfect.c:108]   --->   Operation 590 'getelementptr' 'addr_in_addr_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 591 [2/2] (2.66ns)   --->   "%addr_in_load_24 = load i32* %addr_in_addr_24, align 4" [loop_imperfect.c:108]   --->   Operation 591 'load' 'addr_in_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln107_25 = zext i14 %add_ln106_21 to i64" [loop_imperfect.c:107]   --->   Operation 592 'zext' 'zext_ln107_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 593 [1/1] (0.00ns)   --->   "%in_addr_25 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_25" [loop_imperfect.c:107]   --->   Operation 593 'getelementptr' 'in_addr_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 594 [2/2] (2.66ns)   --->   "%in_load_25 = load i32* %in_addr_25, align 4" [loop_imperfect.c:107]   --->   Operation 594 'load' 'in_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 595 [1/1] (0.00ns)   --->   "%w_addr_25 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_25" [loop_imperfect.c:107]   --->   Operation 595 'getelementptr' 'w_addr_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 596 [2/2] (2.66ns)   --->   "%w_load_25 = load i32* %w_addr_25, align 4" [loop_imperfect.c:107]   --->   Operation 596 'load' 'w_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%addr_in_addr_25 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_25" [loop_imperfect.c:108]   --->   Operation 597 'getelementptr' 'addr_in_addr_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 598 [2/2] (2.66ns)   --->   "%addr_in_load_25 = load i32* %addr_in_addr_25, align 4" [loop_imperfect.c:108]   --->   Operation 598 'load' 'addr_in_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 599 [1/1] (1.46ns)   --->   "%add_ln106_22 = add i14 26, %phi_mul" [loop_imperfect.c:106]   --->   Operation 599 'add' 'add_ln106_22' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 600 [1/1] (1.46ns)   --->   "%add_ln106_23 = add i14 27, %phi_mul" [loop_imperfect.c:106]   --->   Operation 600 'add' 'add_ln106_23' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 601 [2/2] (2.66ns)   --->   "%data_load_6 = load i32* %data_addr_6, align 4" [loop_imperfect.c:108]   --->   Operation 601 'load' 'data_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 602 [1/2] (2.66ns)   --->   "%in_load_24 = load i32* %in_addr_24, align 16" [loop_imperfect.c:107]   --->   Operation 602 'load' 'in_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 603 [1/2] (2.66ns)   --->   "%w_load_24 = load i32* %w_addr_24, align 16" [loop_imperfect.c:107]   --->   Operation 603 'load' 'w_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 604 [1/2] (2.66ns)   --->   "%addr_in_load_24 = load i32* %addr_in_addr_24, align 4" [loop_imperfect.c:108]   --->   Operation 604 'load' 'addr_in_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln108_24 = sext i32 %addr_in_load_24 to i64" [loop_imperfect.c:108]   --->   Operation 605 'sext' 'sext_ln108_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%data_addr_24 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_24" [loop_imperfect.c:108]   --->   Operation 606 'getelementptr' 'data_addr_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 607 [1/2] (2.66ns)   --->   "%in_load_25 = load i32* %in_addr_25, align 4" [loop_imperfect.c:107]   --->   Operation 607 'load' 'in_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 608 [1/2] (2.66ns)   --->   "%w_load_25 = load i32* %w_addr_25, align 4" [loop_imperfect.c:107]   --->   Operation 608 'load' 'w_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 609 [1/2] (2.66ns)   --->   "%addr_in_load_25 = load i32* %addr_in_addr_25, align 4" [loop_imperfect.c:108]   --->   Operation 609 'load' 'addr_in_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln108_25 = sext i32 %addr_in_load_25 to i64" [loop_imperfect.c:108]   --->   Operation 610 'sext' 'sext_ln108_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%data_addr_25 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_25" [loop_imperfect.c:108]   --->   Operation 611 'getelementptr' 'data_addr_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln107_26 = zext i14 %add_ln106_22 to i64" [loop_imperfect.c:107]   --->   Operation 612 'zext' 'zext_ln107_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (0.00ns)   --->   "%in_addr_26 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_26" [loop_imperfect.c:107]   --->   Operation 613 'getelementptr' 'in_addr_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 614 [2/2] (2.66ns)   --->   "%in_load_26 = load i32* %in_addr_26, align 8" [loop_imperfect.c:107]   --->   Operation 614 'load' 'in_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%w_addr_26 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_26" [loop_imperfect.c:107]   --->   Operation 615 'getelementptr' 'w_addr_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 616 [2/2] (2.66ns)   --->   "%w_load_26 = load i32* %w_addr_26, align 8" [loop_imperfect.c:107]   --->   Operation 616 'load' 'w_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%addr_in_addr_26 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_26" [loop_imperfect.c:108]   --->   Operation 617 'getelementptr' 'addr_in_addr_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 618 [2/2] (2.66ns)   --->   "%addr_in_load_26 = load i32* %addr_in_addr_26, align 4" [loop_imperfect.c:108]   --->   Operation 618 'load' 'addr_in_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln107_27 = zext i14 %add_ln106_23 to i64" [loop_imperfect.c:107]   --->   Operation 619 'zext' 'zext_ln107_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%in_addr_27 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_27" [loop_imperfect.c:107]   --->   Operation 620 'getelementptr' 'in_addr_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 621 [2/2] (2.66ns)   --->   "%in_load_27 = load i32* %in_addr_27, align 4" [loop_imperfect.c:107]   --->   Operation 621 'load' 'in_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 622 [1/1] (0.00ns)   --->   "%w_addr_27 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_27" [loop_imperfect.c:107]   --->   Operation 622 'getelementptr' 'w_addr_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 623 [2/2] (2.66ns)   --->   "%w_load_27 = load i32* %w_addr_27, align 4" [loop_imperfect.c:107]   --->   Operation 623 'load' 'w_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 624 [1/1] (0.00ns)   --->   "%addr_in_addr_27 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_27" [loop_imperfect.c:108]   --->   Operation 624 'getelementptr' 'addr_in_addr_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_15 : Operation 625 [2/2] (2.66ns)   --->   "%addr_in_load_27 = load i32* %addr_in_addr_27, align 4" [loop_imperfect.c:108]   --->   Operation 625 'load' 'addr_in_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 626 [1/1] (1.46ns)   --->   "%add_ln106_24 = add i14 28, %phi_mul" [loop_imperfect.c:106]   --->   Operation 626 'add' 'add_ln106_24' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 627 [1/1] (1.46ns)   --->   "%add_ln106_25 = add i14 29, %phi_mul" [loop_imperfect.c:106]   --->   Operation 627 'add' 'add_ln106_25' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.11>
ST_16 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_6)   --->   "%trunc_ln107_12 = trunc i32 %in_load_6 to i31" [loop_imperfect.c:107]   --->   Operation 628 'trunc' 'trunc_ln107_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_6)   --->   "%trunc_ln107_13 = trunc i32 %w_load_6 to i31" [loop_imperfect.c:107]   --->   Operation 629 'trunc' 'trunc_ln107_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_6)   --->   "%xor_ln108_6 = xor i31 %trunc_ln107_13, %trunc_ln107_12" [loop_imperfect.c:108]   --->   Operation 630 'xor' 'xor_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_6)   --->   "%shl_ln108_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_6, i1 false)" [loop_imperfect.c:108]   --->   Operation 631 'bitconcatenate' 'shl_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 632 [1/2] (2.66ns)   --->   "%data_load_6 = load i32* %data_addr_6, align 4" [loop_imperfect.c:108]   --->   Operation 632 'load' 'data_load_6' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 633 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_6 = add nsw i32 %data_load_6, %shl_ln108_6" [loop_imperfect.c:108]   --->   Operation 633 'add' 'add_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 634 [1/1] (2.66ns)   --->   "store i32 %add_ln108_6, i32* %data_addr_6, align 4" [loop_imperfect.c:108]   --->   Operation 634 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 635 [1/2] (2.66ns)   --->   "%in_load_26 = load i32* %in_addr_26, align 8" [loop_imperfect.c:107]   --->   Operation 635 'load' 'in_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 636 [1/2] (2.66ns)   --->   "%w_load_26 = load i32* %w_addr_26, align 8" [loop_imperfect.c:107]   --->   Operation 636 'load' 'w_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 637 [1/2] (2.66ns)   --->   "%addr_in_load_26 = load i32* %addr_in_addr_26, align 4" [loop_imperfect.c:108]   --->   Operation 637 'load' 'addr_in_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln108_26 = sext i32 %addr_in_load_26 to i64" [loop_imperfect.c:108]   --->   Operation 638 'sext' 'sext_ln108_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 639 [1/1] (0.00ns)   --->   "%data_addr_26 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_26" [loop_imperfect.c:108]   --->   Operation 639 'getelementptr' 'data_addr_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 640 [1/2] (2.66ns)   --->   "%in_load_27 = load i32* %in_addr_27, align 4" [loop_imperfect.c:107]   --->   Operation 640 'load' 'in_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 641 [1/2] (2.66ns)   --->   "%w_load_27 = load i32* %w_addr_27, align 4" [loop_imperfect.c:107]   --->   Operation 641 'load' 'w_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 642 [1/2] (2.66ns)   --->   "%addr_in_load_27 = load i32* %addr_in_addr_27, align 4" [loop_imperfect.c:108]   --->   Operation 642 'load' 'addr_in_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln108_27 = sext i32 %addr_in_load_27 to i64" [loop_imperfect.c:108]   --->   Operation 643 'sext' 'sext_ln108_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 644 [1/1] (0.00ns)   --->   "%data_addr_27 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_27" [loop_imperfect.c:108]   --->   Operation 644 'getelementptr' 'data_addr_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln107_28 = zext i14 %add_ln106_24 to i64" [loop_imperfect.c:107]   --->   Operation 645 'zext' 'zext_ln107_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 646 [1/1] (0.00ns)   --->   "%in_addr_28 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_28" [loop_imperfect.c:107]   --->   Operation 646 'getelementptr' 'in_addr_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 647 [2/2] (2.66ns)   --->   "%in_load_28 = load i32* %in_addr_28, align 16" [loop_imperfect.c:107]   --->   Operation 647 'load' 'in_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 648 [1/1] (0.00ns)   --->   "%w_addr_28 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_28" [loop_imperfect.c:107]   --->   Operation 648 'getelementptr' 'w_addr_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 649 [2/2] (2.66ns)   --->   "%w_load_28 = load i32* %w_addr_28, align 16" [loop_imperfect.c:107]   --->   Operation 649 'load' 'w_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%addr_in_addr_28 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_28" [loop_imperfect.c:108]   --->   Operation 650 'getelementptr' 'addr_in_addr_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 651 [2/2] (2.66ns)   --->   "%addr_in_load_28 = load i32* %addr_in_addr_28, align 4" [loop_imperfect.c:108]   --->   Operation 651 'load' 'addr_in_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln107_29 = zext i14 %add_ln106_25 to i64" [loop_imperfect.c:107]   --->   Operation 652 'zext' 'zext_ln107_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%in_addr_29 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_29" [loop_imperfect.c:107]   --->   Operation 653 'getelementptr' 'in_addr_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 654 [2/2] (2.66ns)   --->   "%in_load_29 = load i32* %in_addr_29, align 4" [loop_imperfect.c:107]   --->   Operation 654 'load' 'in_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 655 [1/1] (0.00ns)   --->   "%w_addr_29 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_29" [loop_imperfect.c:107]   --->   Operation 655 'getelementptr' 'w_addr_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 656 [2/2] (2.66ns)   --->   "%w_load_29 = load i32* %w_addr_29, align 4" [loop_imperfect.c:107]   --->   Operation 656 'load' 'w_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 657 [1/1] (0.00ns)   --->   "%addr_in_addr_29 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_29" [loop_imperfect.c:108]   --->   Operation 657 'getelementptr' 'addr_in_addr_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 658 [2/2] (2.66ns)   --->   "%addr_in_load_29 = load i32* %addr_in_addr_29, align 4" [loop_imperfect.c:108]   --->   Operation 658 'load' 'addr_in_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 659 [1/1] (1.46ns)   --->   "%add_ln106_26 = add i14 30, %phi_mul" [loop_imperfect.c:106]   --->   Operation 659 'add' 'add_ln106_26' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 660 [1/1] (1.46ns)   --->   "%add_ln106_27 = add i14 31, %phi_mul" [loop_imperfect.c:106]   --->   Operation 660 'add' 'add_ln106_27' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.66>
ST_17 : Operation 661 [2/2] (2.66ns)   --->   "%data_load_7 = load i32* %data_addr_7, align 4" [loop_imperfect.c:108]   --->   Operation 661 'load' 'data_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 662 [1/2] (2.66ns)   --->   "%in_load_28 = load i32* %in_addr_28, align 16" [loop_imperfect.c:107]   --->   Operation 662 'load' 'in_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 663 [1/2] (2.66ns)   --->   "%w_load_28 = load i32* %w_addr_28, align 16" [loop_imperfect.c:107]   --->   Operation 663 'load' 'w_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 664 [1/2] (2.66ns)   --->   "%addr_in_load_28 = load i32* %addr_in_addr_28, align 4" [loop_imperfect.c:108]   --->   Operation 664 'load' 'addr_in_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln108_28 = sext i32 %addr_in_load_28 to i64" [loop_imperfect.c:108]   --->   Operation 665 'sext' 'sext_ln108_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "%data_addr_28 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_28" [loop_imperfect.c:108]   --->   Operation 666 'getelementptr' 'data_addr_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 667 [1/2] (2.66ns)   --->   "%in_load_29 = load i32* %in_addr_29, align 4" [loop_imperfect.c:107]   --->   Operation 667 'load' 'in_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 668 [1/2] (2.66ns)   --->   "%w_load_29 = load i32* %w_addr_29, align 4" [loop_imperfect.c:107]   --->   Operation 668 'load' 'w_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 669 [1/2] (2.66ns)   --->   "%addr_in_load_29 = load i32* %addr_in_addr_29, align 4" [loop_imperfect.c:108]   --->   Operation 669 'load' 'addr_in_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln108_29 = sext i32 %addr_in_load_29 to i64" [loop_imperfect.c:108]   --->   Operation 670 'sext' 'sext_ln108_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "%data_addr_29 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_29" [loop_imperfect.c:108]   --->   Operation 671 'getelementptr' 'data_addr_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln107_30 = zext i14 %add_ln106_26 to i64" [loop_imperfect.c:107]   --->   Operation 672 'zext' 'zext_ln107_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%in_addr_30 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_30" [loop_imperfect.c:107]   --->   Operation 673 'getelementptr' 'in_addr_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 674 [2/2] (2.66ns)   --->   "%in_load_30 = load i32* %in_addr_30, align 8" [loop_imperfect.c:107]   --->   Operation 674 'load' 'in_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "%w_addr_30 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_30" [loop_imperfect.c:107]   --->   Operation 675 'getelementptr' 'w_addr_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 676 [2/2] (2.66ns)   --->   "%w_load_30 = load i32* %w_addr_30, align 8" [loop_imperfect.c:107]   --->   Operation 676 'load' 'w_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%addr_in_addr_30 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_30" [loop_imperfect.c:108]   --->   Operation 677 'getelementptr' 'addr_in_addr_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 678 [2/2] (2.66ns)   --->   "%addr_in_load_30 = load i32* %addr_in_addr_30, align 4" [loop_imperfect.c:108]   --->   Operation 678 'load' 'addr_in_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln107_31 = zext i14 %add_ln106_27 to i64" [loop_imperfect.c:107]   --->   Operation 679 'zext' 'zext_ln107_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%in_addr_31 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_31" [loop_imperfect.c:107]   --->   Operation 680 'getelementptr' 'in_addr_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 681 [2/2] (2.66ns)   --->   "%in_load_31 = load i32* %in_addr_31, align 4" [loop_imperfect.c:107]   --->   Operation 681 'load' 'in_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 682 [1/1] (0.00ns)   --->   "%w_addr_31 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_31" [loop_imperfect.c:107]   --->   Operation 682 'getelementptr' 'w_addr_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 683 [2/2] (2.66ns)   --->   "%w_load_31 = load i32* %w_addr_31, align 4" [loop_imperfect.c:107]   --->   Operation 683 'load' 'w_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 684 [1/1] (0.00ns)   --->   "%addr_in_addr_31 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_31" [loop_imperfect.c:108]   --->   Operation 684 'getelementptr' 'addr_in_addr_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 685 [2/2] (2.66ns)   --->   "%addr_in_load_31 = load i32* %addr_in_addr_31, align 4" [loop_imperfect.c:108]   --->   Operation 685 'load' 'addr_in_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 686 [1/1] (1.46ns)   --->   "%add_ln106_28 = add i14 32, %phi_mul" [loop_imperfect.c:106]   --->   Operation 686 'add' 'add_ln106_28' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [1/1] (1.46ns)   --->   "%add_ln106_29 = add i14 33, %phi_mul" [loop_imperfect.c:106]   --->   Operation 687 'add' 'add_ln106_29' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.11>
ST_18 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_7)   --->   "%trunc_ln107_14 = trunc i32 %in_load_7 to i31" [loop_imperfect.c:107]   --->   Operation 688 'trunc' 'trunc_ln107_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_7)   --->   "%trunc_ln107_15 = trunc i32 %w_load_7 to i31" [loop_imperfect.c:107]   --->   Operation 689 'trunc' 'trunc_ln107_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_7)   --->   "%xor_ln108_7 = xor i31 %trunc_ln107_15, %trunc_ln107_14" [loop_imperfect.c:108]   --->   Operation 690 'xor' 'xor_ln108_7' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_7)   --->   "%shl_ln108_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_7, i1 false)" [loop_imperfect.c:108]   --->   Operation 691 'bitconcatenate' 'shl_ln108_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 692 [1/2] (2.66ns)   --->   "%data_load_7 = load i32* %data_addr_7, align 4" [loop_imperfect.c:108]   --->   Operation 692 'load' 'data_load_7' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 693 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_7 = add nsw i32 %data_load_7, %shl_ln108_7" [loop_imperfect.c:108]   --->   Operation 693 'add' 'add_ln108_7' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [1/1] (2.66ns)   --->   "store i32 %add_ln108_7, i32* %data_addr_7, align 4" [loop_imperfect.c:108]   --->   Operation 694 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 695 [1/2] (2.66ns)   --->   "%in_load_30 = load i32* %in_addr_30, align 8" [loop_imperfect.c:107]   --->   Operation 695 'load' 'in_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 696 [1/2] (2.66ns)   --->   "%w_load_30 = load i32* %w_addr_30, align 8" [loop_imperfect.c:107]   --->   Operation 696 'load' 'w_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 697 [1/2] (2.66ns)   --->   "%addr_in_load_30 = load i32* %addr_in_addr_30, align 4" [loop_imperfect.c:108]   --->   Operation 697 'load' 'addr_in_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln108_30 = sext i32 %addr_in_load_30 to i64" [loop_imperfect.c:108]   --->   Operation 698 'sext' 'sext_ln108_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%data_addr_30 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_30" [loop_imperfect.c:108]   --->   Operation 699 'getelementptr' 'data_addr_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 700 [1/2] (2.66ns)   --->   "%in_load_31 = load i32* %in_addr_31, align 4" [loop_imperfect.c:107]   --->   Operation 700 'load' 'in_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 701 [1/2] (2.66ns)   --->   "%w_load_31 = load i32* %w_addr_31, align 4" [loop_imperfect.c:107]   --->   Operation 701 'load' 'w_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 702 [1/2] (2.66ns)   --->   "%addr_in_load_31 = load i32* %addr_in_addr_31, align 4" [loop_imperfect.c:108]   --->   Operation 702 'load' 'addr_in_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln108_31 = sext i32 %addr_in_load_31 to i64" [loop_imperfect.c:108]   --->   Operation 703 'sext' 'sext_ln108_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 704 [1/1] (0.00ns)   --->   "%data_addr_31 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_31" [loop_imperfect.c:108]   --->   Operation 704 'getelementptr' 'data_addr_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln107_32 = zext i14 %add_ln106_28 to i64" [loop_imperfect.c:107]   --->   Operation 705 'zext' 'zext_ln107_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%in_addr_32 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_32" [loop_imperfect.c:107]   --->   Operation 706 'getelementptr' 'in_addr_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 707 [2/2] (2.66ns)   --->   "%in_load_32 = load i32* %in_addr_32, align 16" [loop_imperfect.c:107]   --->   Operation 707 'load' 'in_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 708 [1/1] (0.00ns)   --->   "%w_addr_32 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_32" [loop_imperfect.c:107]   --->   Operation 708 'getelementptr' 'w_addr_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 709 [2/2] (2.66ns)   --->   "%w_load_32 = load i32* %w_addr_32, align 16" [loop_imperfect.c:107]   --->   Operation 709 'load' 'w_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 710 [1/1] (0.00ns)   --->   "%addr_in_addr_32 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_32" [loop_imperfect.c:108]   --->   Operation 710 'getelementptr' 'addr_in_addr_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 711 [2/2] (2.66ns)   --->   "%addr_in_load_32 = load i32* %addr_in_addr_32, align 4" [loop_imperfect.c:108]   --->   Operation 711 'load' 'addr_in_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln107_33 = zext i14 %add_ln106_29 to i64" [loop_imperfect.c:107]   --->   Operation 712 'zext' 'zext_ln107_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 713 [1/1] (0.00ns)   --->   "%in_addr_33 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_33" [loop_imperfect.c:107]   --->   Operation 713 'getelementptr' 'in_addr_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 714 [2/2] (2.66ns)   --->   "%in_load_33 = load i32* %in_addr_33, align 4" [loop_imperfect.c:107]   --->   Operation 714 'load' 'in_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 715 [1/1] (0.00ns)   --->   "%w_addr_33 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_33" [loop_imperfect.c:107]   --->   Operation 715 'getelementptr' 'w_addr_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 716 [2/2] (2.66ns)   --->   "%w_load_33 = load i32* %w_addr_33, align 4" [loop_imperfect.c:107]   --->   Operation 716 'load' 'w_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 717 [1/1] (0.00ns)   --->   "%addr_in_addr_33 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_33" [loop_imperfect.c:108]   --->   Operation 717 'getelementptr' 'addr_in_addr_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 718 [2/2] (2.66ns)   --->   "%addr_in_load_33 = load i32* %addr_in_addr_33, align 4" [loop_imperfect.c:108]   --->   Operation 718 'load' 'addr_in_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 719 [1/1] (1.46ns)   --->   "%add_ln106_30 = add i14 34, %phi_mul" [loop_imperfect.c:106]   --->   Operation 719 'add' 'add_ln106_30' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 720 [1/1] (1.46ns)   --->   "%add_ln106_31 = add i14 35, %phi_mul" [loop_imperfect.c:106]   --->   Operation 720 'add' 'add_ln106_31' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.66>
ST_19 : Operation 721 [2/2] (2.66ns)   --->   "%data_load_8 = load i32* %data_addr_8, align 4" [loop_imperfect.c:108]   --->   Operation 721 'load' 'data_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 722 [1/2] (2.66ns)   --->   "%in_load_32 = load i32* %in_addr_32, align 16" [loop_imperfect.c:107]   --->   Operation 722 'load' 'in_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 723 [1/2] (2.66ns)   --->   "%w_load_32 = load i32* %w_addr_32, align 16" [loop_imperfect.c:107]   --->   Operation 723 'load' 'w_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 724 [1/2] (2.66ns)   --->   "%addr_in_load_32 = load i32* %addr_in_addr_32, align 4" [loop_imperfect.c:108]   --->   Operation 724 'load' 'addr_in_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln108_32 = sext i32 %addr_in_load_32 to i64" [loop_imperfect.c:108]   --->   Operation 725 'sext' 'sext_ln108_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 726 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_32" [loop_imperfect.c:108]   --->   Operation 726 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 727 [1/2] (2.66ns)   --->   "%in_load_33 = load i32* %in_addr_33, align 4" [loop_imperfect.c:107]   --->   Operation 727 'load' 'in_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 728 [1/2] (2.66ns)   --->   "%w_load_33 = load i32* %w_addr_33, align 4" [loop_imperfect.c:107]   --->   Operation 728 'load' 'w_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 729 [1/2] (2.66ns)   --->   "%addr_in_load_33 = load i32* %addr_in_addr_33, align 4" [loop_imperfect.c:108]   --->   Operation 729 'load' 'addr_in_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln108_33 = sext i32 %addr_in_load_33 to i64" [loop_imperfect.c:108]   --->   Operation 730 'sext' 'sext_ln108_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 731 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_33" [loop_imperfect.c:108]   --->   Operation 731 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln107_34 = zext i14 %add_ln106_30 to i64" [loop_imperfect.c:107]   --->   Operation 732 'zext' 'zext_ln107_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 733 [1/1] (0.00ns)   --->   "%in_addr_34 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_34" [loop_imperfect.c:107]   --->   Operation 733 'getelementptr' 'in_addr_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 734 [2/2] (2.66ns)   --->   "%in_load_34 = load i32* %in_addr_34, align 8" [loop_imperfect.c:107]   --->   Operation 734 'load' 'in_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 735 [1/1] (0.00ns)   --->   "%w_addr_34 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_34" [loop_imperfect.c:107]   --->   Operation 735 'getelementptr' 'w_addr_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 736 [2/2] (2.66ns)   --->   "%w_load_34 = load i32* %w_addr_34, align 8" [loop_imperfect.c:107]   --->   Operation 736 'load' 'w_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 737 [1/1] (0.00ns)   --->   "%addr_in_addr_34 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_34" [loop_imperfect.c:108]   --->   Operation 737 'getelementptr' 'addr_in_addr_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 738 [2/2] (2.66ns)   --->   "%addr_in_load_34 = load i32* %addr_in_addr_34, align 4" [loop_imperfect.c:108]   --->   Operation 738 'load' 'addr_in_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln107_35 = zext i14 %add_ln106_31 to i64" [loop_imperfect.c:107]   --->   Operation 739 'zext' 'zext_ln107_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 740 [1/1] (0.00ns)   --->   "%in_addr_35 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_35" [loop_imperfect.c:107]   --->   Operation 740 'getelementptr' 'in_addr_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 741 [2/2] (2.66ns)   --->   "%in_load_35 = load i32* %in_addr_35, align 4" [loop_imperfect.c:107]   --->   Operation 741 'load' 'in_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 742 [1/1] (0.00ns)   --->   "%w_addr_35 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_35" [loop_imperfect.c:107]   --->   Operation 742 'getelementptr' 'w_addr_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 743 [2/2] (2.66ns)   --->   "%w_load_35 = load i32* %w_addr_35, align 4" [loop_imperfect.c:107]   --->   Operation 743 'load' 'w_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 744 [1/1] (0.00ns)   --->   "%addr_in_addr_35 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_35" [loop_imperfect.c:108]   --->   Operation 744 'getelementptr' 'addr_in_addr_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_19 : Operation 745 [2/2] (2.66ns)   --->   "%addr_in_load_35 = load i32* %addr_in_addr_35, align 4" [loop_imperfect.c:108]   --->   Operation 745 'load' 'addr_in_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 746 [1/1] (1.46ns)   --->   "%add_ln106_32 = add i14 36, %phi_mul" [loop_imperfect.c:106]   --->   Operation 746 'add' 'add_ln106_32' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 747 [1/1] (1.46ns)   --->   "%add_ln106_33 = add i14 37, %phi_mul" [loop_imperfect.c:106]   --->   Operation 747 'add' 'add_ln106_33' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.11>
ST_20 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_8)   --->   "%trunc_ln107_16 = trunc i32 %in_load_8 to i31" [loop_imperfect.c:107]   --->   Operation 748 'trunc' 'trunc_ln107_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_8)   --->   "%trunc_ln107_17 = trunc i32 %w_load_8 to i31" [loop_imperfect.c:107]   --->   Operation 749 'trunc' 'trunc_ln107_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_8)   --->   "%xor_ln108_8 = xor i31 %trunc_ln107_17, %trunc_ln107_16" [loop_imperfect.c:108]   --->   Operation 750 'xor' 'xor_ln108_8' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_8)   --->   "%shl_ln108_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_8, i1 false)" [loop_imperfect.c:108]   --->   Operation 751 'bitconcatenate' 'shl_ln108_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 752 [1/2] (2.66ns)   --->   "%data_load_8 = load i32* %data_addr_8, align 4" [loop_imperfect.c:108]   --->   Operation 752 'load' 'data_load_8' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 753 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_8 = add nsw i32 %data_load_8, %shl_ln108_8" [loop_imperfect.c:108]   --->   Operation 753 'add' 'add_ln108_8' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 754 [1/1] (2.66ns)   --->   "store i32 %add_ln108_8, i32* %data_addr_8, align 4" [loop_imperfect.c:108]   --->   Operation 754 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 755 [1/2] (2.66ns)   --->   "%in_load_34 = load i32* %in_addr_34, align 8" [loop_imperfect.c:107]   --->   Operation 755 'load' 'in_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 756 [1/2] (2.66ns)   --->   "%w_load_34 = load i32* %w_addr_34, align 8" [loop_imperfect.c:107]   --->   Operation 756 'load' 'w_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 757 [1/2] (2.66ns)   --->   "%addr_in_load_34 = load i32* %addr_in_addr_34, align 4" [loop_imperfect.c:108]   --->   Operation 757 'load' 'addr_in_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln108_34 = sext i32 %addr_in_load_34 to i64" [loop_imperfect.c:108]   --->   Operation 758 'sext' 'sext_ln108_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 759 [1/1] (0.00ns)   --->   "%data_addr_34 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_34" [loop_imperfect.c:108]   --->   Operation 759 'getelementptr' 'data_addr_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 760 [1/2] (2.66ns)   --->   "%in_load_35 = load i32* %in_addr_35, align 4" [loop_imperfect.c:107]   --->   Operation 760 'load' 'in_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 761 [1/2] (2.66ns)   --->   "%w_load_35 = load i32* %w_addr_35, align 4" [loop_imperfect.c:107]   --->   Operation 761 'load' 'w_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 762 [1/2] (2.66ns)   --->   "%addr_in_load_35 = load i32* %addr_in_addr_35, align 4" [loop_imperfect.c:108]   --->   Operation 762 'load' 'addr_in_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln108_35 = sext i32 %addr_in_load_35 to i64" [loop_imperfect.c:108]   --->   Operation 763 'sext' 'sext_ln108_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%data_addr_35 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_35" [loop_imperfect.c:108]   --->   Operation 764 'getelementptr' 'data_addr_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln107_36 = zext i14 %add_ln106_32 to i64" [loop_imperfect.c:107]   --->   Operation 765 'zext' 'zext_ln107_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "%in_addr_36 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_36" [loop_imperfect.c:107]   --->   Operation 766 'getelementptr' 'in_addr_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 767 [2/2] (2.66ns)   --->   "%in_load_36 = load i32* %in_addr_36, align 16" [loop_imperfect.c:107]   --->   Operation 767 'load' 'in_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%w_addr_36 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_36" [loop_imperfect.c:107]   --->   Operation 768 'getelementptr' 'w_addr_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 769 [2/2] (2.66ns)   --->   "%w_load_36 = load i32* %w_addr_36, align 16" [loop_imperfect.c:107]   --->   Operation 769 'load' 'w_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 770 [1/1] (0.00ns)   --->   "%addr_in_addr_36 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_36" [loop_imperfect.c:108]   --->   Operation 770 'getelementptr' 'addr_in_addr_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 771 [2/2] (2.66ns)   --->   "%addr_in_load_36 = load i32* %addr_in_addr_36, align 4" [loop_imperfect.c:108]   --->   Operation 771 'load' 'addr_in_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln107_37 = zext i14 %add_ln106_33 to i64" [loop_imperfect.c:107]   --->   Operation 772 'zext' 'zext_ln107_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 773 [1/1] (0.00ns)   --->   "%in_addr_37 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_37" [loop_imperfect.c:107]   --->   Operation 773 'getelementptr' 'in_addr_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 774 [2/2] (2.66ns)   --->   "%in_load_37 = load i32* %in_addr_37, align 4" [loop_imperfect.c:107]   --->   Operation 774 'load' 'in_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 775 [1/1] (0.00ns)   --->   "%w_addr_37 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_37" [loop_imperfect.c:107]   --->   Operation 775 'getelementptr' 'w_addr_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 776 [2/2] (2.66ns)   --->   "%w_load_37 = load i32* %w_addr_37, align 4" [loop_imperfect.c:107]   --->   Operation 776 'load' 'w_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 777 [1/1] (0.00ns)   --->   "%addr_in_addr_37 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_37" [loop_imperfect.c:108]   --->   Operation 777 'getelementptr' 'addr_in_addr_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_20 : Operation 778 [2/2] (2.66ns)   --->   "%addr_in_load_37 = load i32* %addr_in_addr_37, align 4" [loop_imperfect.c:108]   --->   Operation 778 'load' 'addr_in_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 779 [1/1] (1.46ns)   --->   "%add_ln106_34 = add i14 38, %phi_mul" [loop_imperfect.c:106]   --->   Operation 779 'add' 'add_ln106_34' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 780 [1/1] (1.46ns)   --->   "%add_ln106_35 = add i14 39, %phi_mul" [loop_imperfect.c:106]   --->   Operation 780 'add' 'add_ln106_35' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.66>
ST_21 : Operation 781 [2/2] (2.66ns)   --->   "%data_load_9 = load i32* %data_addr_9, align 4" [loop_imperfect.c:108]   --->   Operation 781 'load' 'data_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 782 [1/2] (2.66ns)   --->   "%in_load_36 = load i32* %in_addr_36, align 16" [loop_imperfect.c:107]   --->   Operation 782 'load' 'in_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 783 [1/2] (2.66ns)   --->   "%w_load_36 = load i32* %w_addr_36, align 16" [loop_imperfect.c:107]   --->   Operation 783 'load' 'w_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 784 [1/2] (2.66ns)   --->   "%addr_in_load_36 = load i32* %addr_in_addr_36, align 4" [loop_imperfect.c:108]   --->   Operation 784 'load' 'addr_in_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln108_36 = sext i32 %addr_in_load_36 to i64" [loop_imperfect.c:108]   --->   Operation 785 'sext' 'sext_ln108_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 786 [1/1] (0.00ns)   --->   "%data_addr_36 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_36" [loop_imperfect.c:108]   --->   Operation 786 'getelementptr' 'data_addr_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 787 [1/2] (2.66ns)   --->   "%in_load_37 = load i32* %in_addr_37, align 4" [loop_imperfect.c:107]   --->   Operation 787 'load' 'in_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 788 [1/2] (2.66ns)   --->   "%w_load_37 = load i32* %w_addr_37, align 4" [loop_imperfect.c:107]   --->   Operation 788 'load' 'w_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 789 [1/2] (2.66ns)   --->   "%addr_in_load_37 = load i32* %addr_in_addr_37, align 4" [loop_imperfect.c:108]   --->   Operation 789 'load' 'addr_in_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln108_37 = sext i32 %addr_in_load_37 to i64" [loop_imperfect.c:108]   --->   Operation 790 'sext' 'sext_ln108_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 791 [1/1] (0.00ns)   --->   "%data_addr_37 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_37" [loop_imperfect.c:108]   --->   Operation 791 'getelementptr' 'data_addr_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln107_38 = zext i14 %add_ln106_34 to i64" [loop_imperfect.c:107]   --->   Operation 792 'zext' 'zext_ln107_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 793 [1/1] (0.00ns)   --->   "%in_addr_38 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_38" [loop_imperfect.c:107]   --->   Operation 793 'getelementptr' 'in_addr_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 794 [2/2] (2.66ns)   --->   "%in_load_38 = load i32* %in_addr_38, align 8" [loop_imperfect.c:107]   --->   Operation 794 'load' 'in_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 795 [1/1] (0.00ns)   --->   "%w_addr_38 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_38" [loop_imperfect.c:107]   --->   Operation 795 'getelementptr' 'w_addr_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 796 [2/2] (2.66ns)   --->   "%w_load_38 = load i32* %w_addr_38, align 8" [loop_imperfect.c:107]   --->   Operation 796 'load' 'w_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 797 [1/1] (0.00ns)   --->   "%addr_in_addr_38 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_38" [loop_imperfect.c:108]   --->   Operation 797 'getelementptr' 'addr_in_addr_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 798 [2/2] (2.66ns)   --->   "%addr_in_load_38 = load i32* %addr_in_addr_38, align 4" [loop_imperfect.c:108]   --->   Operation 798 'load' 'addr_in_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln107_39 = zext i14 %add_ln106_35 to i64" [loop_imperfect.c:107]   --->   Operation 799 'zext' 'zext_ln107_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 800 [1/1] (0.00ns)   --->   "%in_addr_39 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_39" [loop_imperfect.c:107]   --->   Operation 800 'getelementptr' 'in_addr_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 801 [2/2] (2.66ns)   --->   "%in_load_39 = load i32* %in_addr_39, align 4" [loop_imperfect.c:107]   --->   Operation 801 'load' 'in_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 802 [1/1] (0.00ns)   --->   "%w_addr_39 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_39" [loop_imperfect.c:107]   --->   Operation 802 'getelementptr' 'w_addr_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 803 [2/2] (2.66ns)   --->   "%w_load_39 = load i32* %w_addr_39, align 4" [loop_imperfect.c:107]   --->   Operation 803 'load' 'w_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 804 [1/1] (0.00ns)   --->   "%addr_in_addr_39 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_39" [loop_imperfect.c:108]   --->   Operation 804 'getelementptr' 'addr_in_addr_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_21 : Operation 805 [2/2] (2.66ns)   --->   "%addr_in_load_39 = load i32* %addr_in_addr_39, align 4" [loop_imperfect.c:108]   --->   Operation 805 'load' 'addr_in_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 806 [1/1] (1.46ns)   --->   "%add_ln106_36 = add i14 40, %phi_mul" [loop_imperfect.c:106]   --->   Operation 806 'add' 'add_ln106_36' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 807 [1/1] (1.46ns)   --->   "%add_ln106_37 = add i14 41, %phi_mul" [loop_imperfect.c:106]   --->   Operation 807 'add' 'add_ln106_37' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.11>
ST_22 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_9)   --->   "%trunc_ln107_18 = trunc i32 %in_load_9 to i31" [loop_imperfect.c:107]   --->   Operation 808 'trunc' 'trunc_ln107_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_9)   --->   "%trunc_ln107_19 = trunc i32 %w_load_9 to i31" [loop_imperfect.c:107]   --->   Operation 809 'trunc' 'trunc_ln107_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_9)   --->   "%xor_ln108_9 = xor i31 %trunc_ln107_19, %trunc_ln107_18" [loop_imperfect.c:108]   --->   Operation 810 'xor' 'xor_ln108_9' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_9)   --->   "%shl_ln108_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_9, i1 false)" [loop_imperfect.c:108]   --->   Operation 811 'bitconcatenate' 'shl_ln108_9' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 812 [1/2] (2.66ns)   --->   "%data_load_9 = load i32* %data_addr_9, align 4" [loop_imperfect.c:108]   --->   Operation 812 'load' 'data_load_9' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 813 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_9 = add nsw i32 %data_load_9, %shl_ln108_9" [loop_imperfect.c:108]   --->   Operation 813 'add' 'add_ln108_9' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 814 [1/1] (2.66ns)   --->   "store i32 %add_ln108_9, i32* %data_addr_9, align 4" [loop_imperfect.c:108]   --->   Operation 814 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 815 [1/2] (2.66ns)   --->   "%in_load_38 = load i32* %in_addr_38, align 8" [loop_imperfect.c:107]   --->   Operation 815 'load' 'in_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 816 [1/2] (2.66ns)   --->   "%w_load_38 = load i32* %w_addr_38, align 8" [loop_imperfect.c:107]   --->   Operation 816 'load' 'w_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 817 [1/2] (2.66ns)   --->   "%addr_in_load_38 = load i32* %addr_in_addr_38, align 4" [loop_imperfect.c:108]   --->   Operation 817 'load' 'addr_in_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln108_38 = sext i32 %addr_in_load_38 to i64" [loop_imperfect.c:108]   --->   Operation 818 'sext' 'sext_ln108_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 819 [1/1] (0.00ns)   --->   "%data_addr_38 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_38" [loop_imperfect.c:108]   --->   Operation 819 'getelementptr' 'data_addr_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 820 [1/2] (2.66ns)   --->   "%in_load_39 = load i32* %in_addr_39, align 4" [loop_imperfect.c:107]   --->   Operation 820 'load' 'in_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 821 [1/2] (2.66ns)   --->   "%w_load_39 = load i32* %w_addr_39, align 4" [loop_imperfect.c:107]   --->   Operation 821 'load' 'w_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 822 [1/2] (2.66ns)   --->   "%addr_in_load_39 = load i32* %addr_in_addr_39, align 4" [loop_imperfect.c:108]   --->   Operation 822 'load' 'addr_in_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln108_39 = sext i32 %addr_in_load_39 to i64" [loop_imperfect.c:108]   --->   Operation 823 'sext' 'sext_ln108_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 824 [1/1] (0.00ns)   --->   "%data_addr_39 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_39" [loop_imperfect.c:108]   --->   Operation 824 'getelementptr' 'data_addr_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln107_40 = zext i14 %add_ln106_36 to i64" [loop_imperfect.c:107]   --->   Operation 825 'zext' 'zext_ln107_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 826 [1/1] (0.00ns)   --->   "%in_addr_40 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_40" [loop_imperfect.c:107]   --->   Operation 826 'getelementptr' 'in_addr_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 827 [2/2] (2.66ns)   --->   "%in_load_40 = load i32* %in_addr_40, align 16" [loop_imperfect.c:107]   --->   Operation 827 'load' 'in_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 828 [1/1] (0.00ns)   --->   "%w_addr_40 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_40" [loop_imperfect.c:107]   --->   Operation 828 'getelementptr' 'w_addr_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 829 [2/2] (2.66ns)   --->   "%w_load_40 = load i32* %w_addr_40, align 16" [loop_imperfect.c:107]   --->   Operation 829 'load' 'w_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 830 [1/1] (0.00ns)   --->   "%addr_in_addr_40 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_40" [loop_imperfect.c:108]   --->   Operation 830 'getelementptr' 'addr_in_addr_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 831 [2/2] (2.66ns)   --->   "%addr_in_load_40 = load i32* %addr_in_addr_40, align 4" [loop_imperfect.c:108]   --->   Operation 831 'load' 'addr_in_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln107_41 = zext i14 %add_ln106_37 to i64" [loop_imperfect.c:107]   --->   Operation 832 'zext' 'zext_ln107_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 833 [1/1] (0.00ns)   --->   "%in_addr_41 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_41" [loop_imperfect.c:107]   --->   Operation 833 'getelementptr' 'in_addr_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 834 [2/2] (2.66ns)   --->   "%in_load_41 = load i32* %in_addr_41, align 4" [loop_imperfect.c:107]   --->   Operation 834 'load' 'in_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 835 [1/1] (0.00ns)   --->   "%w_addr_41 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_41" [loop_imperfect.c:107]   --->   Operation 835 'getelementptr' 'w_addr_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 836 [2/2] (2.66ns)   --->   "%w_load_41 = load i32* %w_addr_41, align 4" [loop_imperfect.c:107]   --->   Operation 836 'load' 'w_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 837 [1/1] (0.00ns)   --->   "%addr_in_addr_41 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_41" [loop_imperfect.c:108]   --->   Operation 837 'getelementptr' 'addr_in_addr_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_22 : Operation 838 [2/2] (2.66ns)   --->   "%addr_in_load_41 = load i32* %addr_in_addr_41, align 4" [loop_imperfect.c:108]   --->   Operation 838 'load' 'addr_in_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 839 [1/1] (1.46ns)   --->   "%add_ln106_38 = add i14 42, %phi_mul" [loop_imperfect.c:106]   --->   Operation 839 'add' 'add_ln106_38' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 840 [1/1] (1.46ns)   --->   "%add_ln106_39 = add i14 43, %phi_mul" [loop_imperfect.c:106]   --->   Operation 840 'add' 'add_ln106_39' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.66>
ST_23 : Operation 841 [2/2] (2.66ns)   --->   "%data_load_10 = load i32* %data_addr_10, align 4" [loop_imperfect.c:108]   --->   Operation 841 'load' 'data_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 842 [1/2] (2.66ns)   --->   "%in_load_40 = load i32* %in_addr_40, align 16" [loop_imperfect.c:107]   --->   Operation 842 'load' 'in_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 843 [1/2] (2.66ns)   --->   "%w_load_40 = load i32* %w_addr_40, align 16" [loop_imperfect.c:107]   --->   Operation 843 'load' 'w_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 844 [1/2] (2.66ns)   --->   "%addr_in_load_40 = load i32* %addr_in_addr_40, align 4" [loop_imperfect.c:108]   --->   Operation 844 'load' 'addr_in_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln108_40 = sext i32 %addr_in_load_40 to i64" [loop_imperfect.c:108]   --->   Operation 845 'sext' 'sext_ln108_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "%data_addr_40 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_40" [loop_imperfect.c:108]   --->   Operation 846 'getelementptr' 'data_addr_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 847 [1/2] (2.66ns)   --->   "%in_load_41 = load i32* %in_addr_41, align 4" [loop_imperfect.c:107]   --->   Operation 847 'load' 'in_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 848 [1/2] (2.66ns)   --->   "%w_load_41 = load i32* %w_addr_41, align 4" [loop_imperfect.c:107]   --->   Operation 848 'load' 'w_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 849 [1/2] (2.66ns)   --->   "%addr_in_load_41 = load i32* %addr_in_addr_41, align 4" [loop_imperfect.c:108]   --->   Operation 849 'load' 'addr_in_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln108_41 = sext i32 %addr_in_load_41 to i64" [loop_imperfect.c:108]   --->   Operation 850 'sext' 'sext_ln108_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 851 [1/1] (0.00ns)   --->   "%data_addr_41 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_41" [loop_imperfect.c:108]   --->   Operation 851 'getelementptr' 'data_addr_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln107_42 = zext i14 %add_ln106_38 to i64" [loop_imperfect.c:107]   --->   Operation 852 'zext' 'zext_ln107_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 853 [1/1] (0.00ns)   --->   "%in_addr_42 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_42" [loop_imperfect.c:107]   --->   Operation 853 'getelementptr' 'in_addr_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 854 [2/2] (2.66ns)   --->   "%in_load_42 = load i32* %in_addr_42, align 8" [loop_imperfect.c:107]   --->   Operation 854 'load' 'in_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 855 [1/1] (0.00ns)   --->   "%w_addr_42 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_42" [loop_imperfect.c:107]   --->   Operation 855 'getelementptr' 'w_addr_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 856 [2/2] (2.66ns)   --->   "%w_load_42 = load i32* %w_addr_42, align 8" [loop_imperfect.c:107]   --->   Operation 856 'load' 'w_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 857 [1/1] (0.00ns)   --->   "%addr_in_addr_42 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_42" [loop_imperfect.c:108]   --->   Operation 857 'getelementptr' 'addr_in_addr_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 858 [2/2] (2.66ns)   --->   "%addr_in_load_42 = load i32* %addr_in_addr_42, align 4" [loop_imperfect.c:108]   --->   Operation 858 'load' 'addr_in_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln107_43 = zext i14 %add_ln106_39 to i64" [loop_imperfect.c:107]   --->   Operation 859 'zext' 'zext_ln107_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 860 [1/1] (0.00ns)   --->   "%in_addr_43 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_43" [loop_imperfect.c:107]   --->   Operation 860 'getelementptr' 'in_addr_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 861 [2/2] (2.66ns)   --->   "%in_load_43 = load i32* %in_addr_43, align 4" [loop_imperfect.c:107]   --->   Operation 861 'load' 'in_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 862 [1/1] (0.00ns)   --->   "%w_addr_43 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_43" [loop_imperfect.c:107]   --->   Operation 862 'getelementptr' 'w_addr_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 863 [2/2] (2.66ns)   --->   "%w_load_43 = load i32* %w_addr_43, align 4" [loop_imperfect.c:107]   --->   Operation 863 'load' 'w_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 864 [1/1] (0.00ns)   --->   "%addr_in_addr_43 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_43" [loop_imperfect.c:108]   --->   Operation 864 'getelementptr' 'addr_in_addr_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_23 : Operation 865 [2/2] (2.66ns)   --->   "%addr_in_load_43 = load i32* %addr_in_addr_43, align 4" [loop_imperfect.c:108]   --->   Operation 865 'load' 'addr_in_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 866 [1/1] (1.46ns)   --->   "%add_ln106_40 = add i14 44, %phi_mul" [loop_imperfect.c:106]   --->   Operation 866 'add' 'add_ln106_40' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 867 [1/1] (1.46ns)   --->   "%add_ln106_41 = add i14 45, %phi_mul" [loop_imperfect.c:106]   --->   Operation 867 'add' 'add_ln106_41' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.11>
ST_24 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_10)   --->   "%trunc_ln107_20 = trunc i32 %in_load_10 to i31" [loop_imperfect.c:107]   --->   Operation 868 'trunc' 'trunc_ln107_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_10)   --->   "%trunc_ln107_21 = trunc i32 %w_load_10 to i31" [loop_imperfect.c:107]   --->   Operation 869 'trunc' 'trunc_ln107_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_10)   --->   "%xor_ln108_10 = xor i31 %trunc_ln107_21, %trunc_ln107_20" [loop_imperfect.c:108]   --->   Operation 870 'xor' 'xor_ln108_10' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_10)   --->   "%shl_ln108_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_10, i1 false)" [loop_imperfect.c:108]   --->   Operation 871 'bitconcatenate' 'shl_ln108_s' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 872 [1/2] (2.66ns)   --->   "%data_load_10 = load i32* %data_addr_10, align 4" [loop_imperfect.c:108]   --->   Operation 872 'load' 'data_load_10' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 873 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_10 = add nsw i32 %data_load_10, %shl_ln108_s" [loop_imperfect.c:108]   --->   Operation 873 'add' 'add_ln108_10' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 874 [1/1] (2.66ns)   --->   "store i32 %add_ln108_10, i32* %data_addr_10, align 4" [loop_imperfect.c:108]   --->   Operation 874 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 875 [1/2] (2.66ns)   --->   "%in_load_42 = load i32* %in_addr_42, align 8" [loop_imperfect.c:107]   --->   Operation 875 'load' 'in_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 876 [1/2] (2.66ns)   --->   "%w_load_42 = load i32* %w_addr_42, align 8" [loop_imperfect.c:107]   --->   Operation 876 'load' 'w_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 877 [1/2] (2.66ns)   --->   "%addr_in_load_42 = load i32* %addr_in_addr_42, align 4" [loop_imperfect.c:108]   --->   Operation 877 'load' 'addr_in_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln108_42 = sext i32 %addr_in_load_42 to i64" [loop_imperfect.c:108]   --->   Operation 878 'sext' 'sext_ln108_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 879 [1/1] (0.00ns)   --->   "%data_addr_42 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_42" [loop_imperfect.c:108]   --->   Operation 879 'getelementptr' 'data_addr_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 880 [1/2] (2.66ns)   --->   "%in_load_43 = load i32* %in_addr_43, align 4" [loop_imperfect.c:107]   --->   Operation 880 'load' 'in_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 881 [1/2] (2.66ns)   --->   "%w_load_43 = load i32* %w_addr_43, align 4" [loop_imperfect.c:107]   --->   Operation 881 'load' 'w_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 882 [1/2] (2.66ns)   --->   "%addr_in_load_43 = load i32* %addr_in_addr_43, align 4" [loop_imperfect.c:108]   --->   Operation 882 'load' 'addr_in_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln108_43 = sext i32 %addr_in_load_43 to i64" [loop_imperfect.c:108]   --->   Operation 883 'sext' 'sext_ln108_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 884 [1/1] (0.00ns)   --->   "%data_addr_43 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_43" [loop_imperfect.c:108]   --->   Operation 884 'getelementptr' 'data_addr_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln107_44 = zext i14 %add_ln106_40 to i64" [loop_imperfect.c:107]   --->   Operation 885 'zext' 'zext_ln107_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 886 [1/1] (0.00ns)   --->   "%in_addr_44 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_44" [loop_imperfect.c:107]   --->   Operation 886 'getelementptr' 'in_addr_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 887 [2/2] (2.66ns)   --->   "%in_load_44 = load i32* %in_addr_44, align 16" [loop_imperfect.c:107]   --->   Operation 887 'load' 'in_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 888 [1/1] (0.00ns)   --->   "%w_addr_44 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_44" [loop_imperfect.c:107]   --->   Operation 888 'getelementptr' 'w_addr_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 889 [2/2] (2.66ns)   --->   "%w_load_44 = load i32* %w_addr_44, align 16" [loop_imperfect.c:107]   --->   Operation 889 'load' 'w_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 890 [1/1] (0.00ns)   --->   "%addr_in_addr_44 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_44" [loop_imperfect.c:108]   --->   Operation 890 'getelementptr' 'addr_in_addr_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 891 [2/2] (2.66ns)   --->   "%addr_in_load_44 = load i32* %addr_in_addr_44, align 4" [loop_imperfect.c:108]   --->   Operation 891 'load' 'addr_in_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln107_45 = zext i14 %add_ln106_41 to i64" [loop_imperfect.c:107]   --->   Operation 892 'zext' 'zext_ln107_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 893 [1/1] (0.00ns)   --->   "%in_addr_45 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_45" [loop_imperfect.c:107]   --->   Operation 893 'getelementptr' 'in_addr_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 894 [2/2] (2.66ns)   --->   "%in_load_45 = load i32* %in_addr_45, align 4" [loop_imperfect.c:107]   --->   Operation 894 'load' 'in_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 895 [1/1] (0.00ns)   --->   "%w_addr_45 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_45" [loop_imperfect.c:107]   --->   Operation 895 'getelementptr' 'w_addr_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 896 [2/2] (2.66ns)   --->   "%w_load_45 = load i32* %w_addr_45, align 4" [loop_imperfect.c:107]   --->   Operation 896 'load' 'w_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 897 [1/1] (0.00ns)   --->   "%addr_in_addr_45 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_45" [loop_imperfect.c:108]   --->   Operation 897 'getelementptr' 'addr_in_addr_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 898 [2/2] (2.66ns)   --->   "%addr_in_load_45 = load i32* %addr_in_addr_45, align 4" [loop_imperfect.c:108]   --->   Operation 898 'load' 'addr_in_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 899 [1/1] (1.46ns)   --->   "%add_ln106_42 = add i14 46, %phi_mul" [loop_imperfect.c:106]   --->   Operation 899 'add' 'add_ln106_42' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 900 [1/1] (1.46ns)   --->   "%add_ln106_43 = add i14 47, %phi_mul" [loop_imperfect.c:106]   --->   Operation 900 'add' 'add_ln106_43' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.66>
ST_25 : Operation 901 [2/2] (2.66ns)   --->   "%data_load_11 = load i32* %data_addr_11, align 4" [loop_imperfect.c:108]   --->   Operation 901 'load' 'data_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 902 [1/2] (2.66ns)   --->   "%in_load_44 = load i32* %in_addr_44, align 16" [loop_imperfect.c:107]   --->   Operation 902 'load' 'in_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 903 [1/2] (2.66ns)   --->   "%w_load_44 = load i32* %w_addr_44, align 16" [loop_imperfect.c:107]   --->   Operation 903 'load' 'w_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 904 [1/2] (2.66ns)   --->   "%addr_in_load_44 = load i32* %addr_in_addr_44, align 4" [loop_imperfect.c:108]   --->   Operation 904 'load' 'addr_in_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln108_44 = sext i32 %addr_in_load_44 to i64" [loop_imperfect.c:108]   --->   Operation 905 'sext' 'sext_ln108_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 906 [1/1] (0.00ns)   --->   "%data_addr_44 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_44" [loop_imperfect.c:108]   --->   Operation 906 'getelementptr' 'data_addr_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 907 [1/2] (2.66ns)   --->   "%in_load_45 = load i32* %in_addr_45, align 4" [loop_imperfect.c:107]   --->   Operation 907 'load' 'in_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 908 [1/2] (2.66ns)   --->   "%w_load_45 = load i32* %w_addr_45, align 4" [loop_imperfect.c:107]   --->   Operation 908 'load' 'w_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 909 [1/2] (2.66ns)   --->   "%addr_in_load_45 = load i32* %addr_in_addr_45, align 4" [loop_imperfect.c:108]   --->   Operation 909 'load' 'addr_in_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln108_45 = sext i32 %addr_in_load_45 to i64" [loop_imperfect.c:108]   --->   Operation 910 'sext' 'sext_ln108_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 911 [1/1] (0.00ns)   --->   "%data_addr_45 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_45" [loop_imperfect.c:108]   --->   Operation 911 'getelementptr' 'data_addr_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln107_46 = zext i14 %add_ln106_42 to i64" [loop_imperfect.c:107]   --->   Operation 912 'zext' 'zext_ln107_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 913 [1/1] (0.00ns)   --->   "%in_addr_46 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_46" [loop_imperfect.c:107]   --->   Operation 913 'getelementptr' 'in_addr_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 914 [2/2] (2.66ns)   --->   "%in_load_46 = load i32* %in_addr_46, align 8" [loop_imperfect.c:107]   --->   Operation 914 'load' 'in_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 915 [1/1] (0.00ns)   --->   "%w_addr_46 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_46" [loop_imperfect.c:107]   --->   Operation 915 'getelementptr' 'w_addr_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 916 [2/2] (2.66ns)   --->   "%w_load_46 = load i32* %w_addr_46, align 8" [loop_imperfect.c:107]   --->   Operation 916 'load' 'w_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 917 [1/1] (0.00ns)   --->   "%addr_in_addr_46 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_46" [loop_imperfect.c:108]   --->   Operation 917 'getelementptr' 'addr_in_addr_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 918 [2/2] (2.66ns)   --->   "%addr_in_load_46 = load i32* %addr_in_addr_46, align 4" [loop_imperfect.c:108]   --->   Operation 918 'load' 'addr_in_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln107_47 = zext i14 %add_ln106_43 to i64" [loop_imperfect.c:107]   --->   Operation 919 'zext' 'zext_ln107_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 920 [1/1] (0.00ns)   --->   "%in_addr_47 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_47" [loop_imperfect.c:107]   --->   Operation 920 'getelementptr' 'in_addr_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 921 [2/2] (2.66ns)   --->   "%in_load_47 = load i32* %in_addr_47, align 4" [loop_imperfect.c:107]   --->   Operation 921 'load' 'in_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 922 [1/1] (0.00ns)   --->   "%w_addr_47 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_47" [loop_imperfect.c:107]   --->   Operation 922 'getelementptr' 'w_addr_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 923 [2/2] (2.66ns)   --->   "%w_load_47 = load i32* %w_addr_47, align 4" [loop_imperfect.c:107]   --->   Operation 923 'load' 'w_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 924 [1/1] (0.00ns)   --->   "%addr_in_addr_47 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_47" [loop_imperfect.c:108]   --->   Operation 924 'getelementptr' 'addr_in_addr_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_25 : Operation 925 [2/2] (2.66ns)   --->   "%addr_in_load_47 = load i32* %addr_in_addr_47, align 4" [loop_imperfect.c:108]   --->   Operation 925 'load' 'addr_in_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 926 [1/1] (1.46ns)   --->   "%add_ln106_44 = add i14 48, %phi_mul" [loop_imperfect.c:106]   --->   Operation 926 'add' 'add_ln106_44' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 927 [1/1] (1.46ns)   --->   "%add_ln106_45 = add i14 49, %phi_mul" [loop_imperfect.c:106]   --->   Operation 927 'add' 'add_ln106_45' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.11>
ST_26 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_11)   --->   "%trunc_ln107_22 = trunc i32 %in_load_11 to i31" [loop_imperfect.c:107]   --->   Operation 928 'trunc' 'trunc_ln107_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_11)   --->   "%trunc_ln107_23 = trunc i32 %w_load_11 to i31" [loop_imperfect.c:107]   --->   Operation 929 'trunc' 'trunc_ln107_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_11)   --->   "%xor_ln108_11 = xor i31 %trunc_ln107_23, %trunc_ln107_22" [loop_imperfect.c:108]   --->   Operation 930 'xor' 'xor_ln108_11' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_11)   --->   "%shl_ln108_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_11, i1 false)" [loop_imperfect.c:108]   --->   Operation 931 'bitconcatenate' 'shl_ln108_10' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 932 [1/2] (2.66ns)   --->   "%data_load_11 = load i32* %data_addr_11, align 4" [loop_imperfect.c:108]   --->   Operation 932 'load' 'data_load_11' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 933 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_11 = add nsw i32 %data_load_11, %shl_ln108_10" [loop_imperfect.c:108]   --->   Operation 933 'add' 'add_ln108_11' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 934 [1/1] (2.66ns)   --->   "store i32 %add_ln108_11, i32* %data_addr_11, align 4" [loop_imperfect.c:108]   --->   Operation 934 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 935 [1/2] (2.66ns)   --->   "%in_load_46 = load i32* %in_addr_46, align 8" [loop_imperfect.c:107]   --->   Operation 935 'load' 'in_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 936 [1/2] (2.66ns)   --->   "%w_load_46 = load i32* %w_addr_46, align 8" [loop_imperfect.c:107]   --->   Operation 936 'load' 'w_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 937 [1/2] (2.66ns)   --->   "%addr_in_load_46 = load i32* %addr_in_addr_46, align 4" [loop_imperfect.c:108]   --->   Operation 937 'load' 'addr_in_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln108_46 = sext i32 %addr_in_load_46 to i64" [loop_imperfect.c:108]   --->   Operation 938 'sext' 'sext_ln108_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 939 [1/1] (0.00ns)   --->   "%data_addr_46 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_46" [loop_imperfect.c:108]   --->   Operation 939 'getelementptr' 'data_addr_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 940 [1/2] (2.66ns)   --->   "%in_load_47 = load i32* %in_addr_47, align 4" [loop_imperfect.c:107]   --->   Operation 940 'load' 'in_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 941 [1/2] (2.66ns)   --->   "%w_load_47 = load i32* %w_addr_47, align 4" [loop_imperfect.c:107]   --->   Operation 941 'load' 'w_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 942 [1/2] (2.66ns)   --->   "%addr_in_load_47 = load i32* %addr_in_addr_47, align 4" [loop_imperfect.c:108]   --->   Operation 942 'load' 'addr_in_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln108_47 = sext i32 %addr_in_load_47 to i64" [loop_imperfect.c:108]   --->   Operation 943 'sext' 'sext_ln108_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 944 [1/1] (0.00ns)   --->   "%data_addr_47 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_47" [loop_imperfect.c:108]   --->   Operation 944 'getelementptr' 'data_addr_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln107_48 = zext i14 %add_ln106_44 to i64" [loop_imperfect.c:107]   --->   Operation 945 'zext' 'zext_ln107_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 946 [1/1] (0.00ns)   --->   "%in_addr_48 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_48" [loop_imperfect.c:107]   --->   Operation 946 'getelementptr' 'in_addr_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 947 [2/2] (2.66ns)   --->   "%in_load_48 = load i32* %in_addr_48, align 16" [loop_imperfect.c:107]   --->   Operation 947 'load' 'in_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 948 [1/1] (0.00ns)   --->   "%w_addr_48 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_48" [loop_imperfect.c:107]   --->   Operation 948 'getelementptr' 'w_addr_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 949 [2/2] (2.66ns)   --->   "%w_load_48 = load i32* %w_addr_48, align 16" [loop_imperfect.c:107]   --->   Operation 949 'load' 'w_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 950 [1/1] (0.00ns)   --->   "%addr_in_addr_48 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_48" [loop_imperfect.c:108]   --->   Operation 950 'getelementptr' 'addr_in_addr_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 951 [2/2] (2.66ns)   --->   "%addr_in_load_48 = load i32* %addr_in_addr_48, align 4" [loop_imperfect.c:108]   --->   Operation 951 'load' 'addr_in_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln107_49 = zext i14 %add_ln106_45 to i64" [loop_imperfect.c:107]   --->   Operation 952 'zext' 'zext_ln107_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 953 [1/1] (0.00ns)   --->   "%in_addr_49 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_49" [loop_imperfect.c:107]   --->   Operation 953 'getelementptr' 'in_addr_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 954 [2/2] (2.66ns)   --->   "%in_load_49 = load i32* %in_addr_49, align 4" [loop_imperfect.c:107]   --->   Operation 954 'load' 'in_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 955 [1/1] (0.00ns)   --->   "%w_addr_49 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_49" [loop_imperfect.c:107]   --->   Operation 955 'getelementptr' 'w_addr_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 956 [2/2] (2.66ns)   --->   "%w_load_49 = load i32* %w_addr_49, align 4" [loop_imperfect.c:107]   --->   Operation 956 'load' 'w_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 957 [1/1] (0.00ns)   --->   "%addr_in_addr_49 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_49" [loop_imperfect.c:108]   --->   Operation 957 'getelementptr' 'addr_in_addr_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_26 : Operation 958 [2/2] (2.66ns)   --->   "%addr_in_load_49 = load i32* %addr_in_addr_49, align 4" [loop_imperfect.c:108]   --->   Operation 958 'load' 'addr_in_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 959 [1/1] (1.46ns)   --->   "%add_ln106_46 = add i14 50, %phi_mul" [loop_imperfect.c:106]   --->   Operation 959 'add' 'add_ln106_46' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 960 [1/1] (1.46ns)   --->   "%add_ln106_47 = add i14 51, %phi_mul" [loop_imperfect.c:106]   --->   Operation 960 'add' 'add_ln106_47' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.66>
ST_27 : Operation 961 [2/2] (2.66ns)   --->   "%data_load_12 = load i32* %data_addr_12, align 4" [loop_imperfect.c:108]   --->   Operation 961 'load' 'data_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 962 [1/2] (2.66ns)   --->   "%in_load_48 = load i32* %in_addr_48, align 16" [loop_imperfect.c:107]   --->   Operation 962 'load' 'in_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 963 [1/2] (2.66ns)   --->   "%w_load_48 = load i32* %w_addr_48, align 16" [loop_imperfect.c:107]   --->   Operation 963 'load' 'w_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 964 [1/2] (2.66ns)   --->   "%addr_in_load_48 = load i32* %addr_in_addr_48, align 4" [loop_imperfect.c:108]   --->   Operation 964 'load' 'addr_in_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln108_48 = sext i32 %addr_in_load_48 to i64" [loop_imperfect.c:108]   --->   Operation 965 'sext' 'sext_ln108_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 966 [1/1] (0.00ns)   --->   "%data_addr_48 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_48" [loop_imperfect.c:108]   --->   Operation 966 'getelementptr' 'data_addr_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 967 [1/2] (2.66ns)   --->   "%in_load_49 = load i32* %in_addr_49, align 4" [loop_imperfect.c:107]   --->   Operation 967 'load' 'in_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 968 [1/2] (2.66ns)   --->   "%w_load_49 = load i32* %w_addr_49, align 4" [loop_imperfect.c:107]   --->   Operation 968 'load' 'w_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 969 [1/2] (2.66ns)   --->   "%addr_in_load_49 = load i32* %addr_in_addr_49, align 4" [loop_imperfect.c:108]   --->   Operation 969 'load' 'addr_in_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln108_49 = sext i32 %addr_in_load_49 to i64" [loop_imperfect.c:108]   --->   Operation 970 'sext' 'sext_ln108_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 971 [1/1] (0.00ns)   --->   "%data_addr_49 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_49" [loop_imperfect.c:108]   --->   Operation 971 'getelementptr' 'data_addr_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln107_50 = zext i14 %add_ln106_46 to i64" [loop_imperfect.c:107]   --->   Operation 972 'zext' 'zext_ln107_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 973 [1/1] (0.00ns)   --->   "%in_addr_50 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_50" [loop_imperfect.c:107]   --->   Operation 973 'getelementptr' 'in_addr_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 974 [2/2] (2.66ns)   --->   "%in_load_50 = load i32* %in_addr_50, align 8" [loop_imperfect.c:107]   --->   Operation 974 'load' 'in_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 975 [1/1] (0.00ns)   --->   "%w_addr_50 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_50" [loop_imperfect.c:107]   --->   Operation 975 'getelementptr' 'w_addr_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 976 [2/2] (2.66ns)   --->   "%w_load_50 = load i32* %w_addr_50, align 8" [loop_imperfect.c:107]   --->   Operation 976 'load' 'w_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 977 [1/1] (0.00ns)   --->   "%addr_in_addr_50 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_50" [loop_imperfect.c:108]   --->   Operation 977 'getelementptr' 'addr_in_addr_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 978 [2/2] (2.66ns)   --->   "%addr_in_load_50 = load i32* %addr_in_addr_50, align 4" [loop_imperfect.c:108]   --->   Operation 978 'load' 'addr_in_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln107_51 = zext i14 %add_ln106_47 to i64" [loop_imperfect.c:107]   --->   Operation 979 'zext' 'zext_ln107_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 980 [1/1] (0.00ns)   --->   "%in_addr_51 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_51" [loop_imperfect.c:107]   --->   Operation 980 'getelementptr' 'in_addr_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 981 [2/2] (2.66ns)   --->   "%in_load_51 = load i32* %in_addr_51, align 4" [loop_imperfect.c:107]   --->   Operation 981 'load' 'in_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 982 [1/1] (0.00ns)   --->   "%w_addr_51 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_51" [loop_imperfect.c:107]   --->   Operation 982 'getelementptr' 'w_addr_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 983 [2/2] (2.66ns)   --->   "%w_load_51 = load i32* %w_addr_51, align 4" [loop_imperfect.c:107]   --->   Operation 983 'load' 'w_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 984 [1/1] (0.00ns)   --->   "%addr_in_addr_51 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_51" [loop_imperfect.c:108]   --->   Operation 984 'getelementptr' 'addr_in_addr_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_27 : Operation 985 [2/2] (2.66ns)   --->   "%addr_in_load_51 = load i32* %addr_in_addr_51, align 4" [loop_imperfect.c:108]   --->   Operation 985 'load' 'addr_in_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 986 [1/1] (1.46ns)   --->   "%add_ln106_48 = add i14 52, %phi_mul" [loop_imperfect.c:106]   --->   Operation 986 'add' 'add_ln106_48' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 987 [1/1] (1.46ns)   --->   "%add_ln106_49 = add i14 53, %phi_mul" [loop_imperfect.c:106]   --->   Operation 987 'add' 'add_ln106_49' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.11>
ST_28 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_12)   --->   "%trunc_ln107_24 = trunc i32 %in_load_12 to i31" [loop_imperfect.c:107]   --->   Operation 988 'trunc' 'trunc_ln107_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_12)   --->   "%trunc_ln107_25 = trunc i32 %w_load_12 to i31" [loop_imperfect.c:107]   --->   Operation 989 'trunc' 'trunc_ln107_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_12)   --->   "%xor_ln108_12 = xor i31 %trunc_ln107_25, %trunc_ln107_24" [loop_imperfect.c:108]   --->   Operation 990 'xor' 'xor_ln108_12' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_12)   --->   "%shl_ln108_11 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_12, i1 false)" [loop_imperfect.c:108]   --->   Operation 991 'bitconcatenate' 'shl_ln108_11' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 992 [1/2] (2.66ns)   --->   "%data_load_12 = load i32* %data_addr_12, align 4" [loop_imperfect.c:108]   --->   Operation 992 'load' 'data_load_12' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 993 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_12 = add nsw i32 %data_load_12, %shl_ln108_11" [loop_imperfect.c:108]   --->   Operation 993 'add' 'add_ln108_12' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 994 [1/1] (2.66ns)   --->   "store i32 %add_ln108_12, i32* %data_addr_12, align 4" [loop_imperfect.c:108]   --->   Operation 994 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 995 [1/2] (2.66ns)   --->   "%in_load_50 = load i32* %in_addr_50, align 8" [loop_imperfect.c:107]   --->   Operation 995 'load' 'in_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 996 [1/2] (2.66ns)   --->   "%w_load_50 = load i32* %w_addr_50, align 8" [loop_imperfect.c:107]   --->   Operation 996 'load' 'w_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 997 [1/2] (2.66ns)   --->   "%addr_in_load_50 = load i32* %addr_in_addr_50, align 4" [loop_imperfect.c:108]   --->   Operation 997 'load' 'addr_in_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln108_50 = sext i32 %addr_in_load_50 to i64" [loop_imperfect.c:108]   --->   Operation 998 'sext' 'sext_ln108_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 999 [1/1] (0.00ns)   --->   "%data_addr_50 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_50" [loop_imperfect.c:108]   --->   Operation 999 'getelementptr' 'data_addr_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1000 [1/2] (2.66ns)   --->   "%in_load_51 = load i32* %in_addr_51, align 4" [loop_imperfect.c:107]   --->   Operation 1000 'load' 'in_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1001 [1/2] (2.66ns)   --->   "%w_load_51 = load i32* %w_addr_51, align 4" [loop_imperfect.c:107]   --->   Operation 1001 'load' 'w_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1002 [1/2] (2.66ns)   --->   "%addr_in_load_51 = load i32* %addr_in_addr_51, align 4" [loop_imperfect.c:108]   --->   Operation 1002 'load' 'addr_in_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln108_51 = sext i32 %addr_in_load_51 to i64" [loop_imperfect.c:108]   --->   Operation 1003 'sext' 'sext_ln108_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1004 [1/1] (0.00ns)   --->   "%data_addr_51 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_51" [loop_imperfect.c:108]   --->   Operation 1004 'getelementptr' 'data_addr_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln107_52 = zext i14 %add_ln106_48 to i64" [loop_imperfect.c:107]   --->   Operation 1005 'zext' 'zext_ln107_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1006 [1/1] (0.00ns)   --->   "%in_addr_52 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_52" [loop_imperfect.c:107]   --->   Operation 1006 'getelementptr' 'in_addr_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1007 [2/2] (2.66ns)   --->   "%in_load_52 = load i32* %in_addr_52, align 16" [loop_imperfect.c:107]   --->   Operation 1007 'load' 'in_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1008 [1/1] (0.00ns)   --->   "%w_addr_52 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_52" [loop_imperfect.c:107]   --->   Operation 1008 'getelementptr' 'w_addr_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1009 [2/2] (2.66ns)   --->   "%w_load_52 = load i32* %w_addr_52, align 16" [loop_imperfect.c:107]   --->   Operation 1009 'load' 'w_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1010 [1/1] (0.00ns)   --->   "%addr_in_addr_52 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_52" [loop_imperfect.c:108]   --->   Operation 1010 'getelementptr' 'addr_in_addr_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1011 [2/2] (2.66ns)   --->   "%addr_in_load_52 = load i32* %addr_in_addr_52, align 4" [loop_imperfect.c:108]   --->   Operation 1011 'load' 'addr_in_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln107_53 = zext i14 %add_ln106_49 to i64" [loop_imperfect.c:107]   --->   Operation 1012 'zext' 'zext_ln107_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1013 [1/1] (0.00ns)   --->   "%in_addr_53 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_53" [loop_imperfect.c:107]   --->   Operation 1013 'getelementptr' 'in_addr_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1014 [2/2] (2.66ns)   --->   "%in_load_53 = load i32* %in_addr_53, align 4" [loop_imperfect.c:107]   --->   Operation 1014 'load' 'in_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1015 [1/1] (0.00ns)   --->   "%w_addr_53 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_53" [loop_imperfect.c:107]   --->   Operation 1015 'getelementptr' 'w_addr_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1016 [2/2] (2.66ns)   --->   "%w_load_53 = load i32* %w_addr_53, align 4" [loop_imperfect.c:107]   --->   Operation 1016 'load' 'w_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1017 [1/1] (0.00ns)   --->   "%addr_in_addr_53 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_53" [loop_imperfect.c:108]   --->   Operation 1017 'getelementptr' 'addr_in_addr_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_28 : Operation 1018 [2/2] (2.66ns)   --->   "%addr_in_load_53 = load i32* %addr_in_addr_53, align 4" [loop_imperfect.c:108]   --->   Operation 1018 'load' 'addr_in_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 1019 [1/1] (1.46ns)   --->   "%add_ln106_50 = add i14 54, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1019 'add' 'add_ln106_50' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1020 [1/1] (1.46ns)   --->   "%add_ln106_51 = add i14 55, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1020 'add' 'add_ln106_51' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.66>
ST_29 : Operation 1021 [2/2] (2.66ns)   --->   "%data_load_13 = load i32* %data_addr_13, align 4" [loop_imperfect.c:108]   --->   Operation 1021 'load' 'data_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1022 [1/2] (2.66ns)   --->   "%in_load_52 = load i32* %in_addr_52, align 16" [loop_imperfect.c:107]   --->   Operation 1022 'load' 'in_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1023 [1/2] (2.66ns)   --->   "%w_load_52 = load i32* %w_addr_52, align 16" [loop_imperfect.c:107]   --->   Operation 1023 'load' 'w_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1024 [1/2] (2.66ns)   --->   "%addr_in_load_52 = load i32* %addr_in_addr_52, align 4" [loop_imperfect.c:108]   --->   Operation 1024 'load' 'addr_in_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln108_52 = sext i32 %addr_in_load_52 to i64" [loop_imperfect.c:108]   --->   Operation 1025 'sext' 'sext_ln108_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1026 [1/1] (0.00ns)   --->   "%data_addr_52 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_52" [loop_imperfect.c:108]   --->   Operation 1026 'getelementptr' 'data_addr_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1027 [1/2] (2.66ns)   --->   "%in_load_53 = load i32* %in_addr_53, align 4" [loop_imperfect.c:107]   --->   Operation 1027 'load' 'in_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1028 [1/2] (2.66ns)   --->   "%w_load_53 = load i32* %w_addr_53, align 4" [loop_imperfect.c:107]   --->   Operation 1028 'load' 'w_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1029 [1/2] (2.66ns)   --->   "%addr_in_load_53 = load i32* %addr_in_addr_53, align 4" [loop_imperfect.c:108]   --->   Operation 1029 'load' 'addr_in_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln108_53 = sext i32 %addr_in_load_53 to i64" [loop_imperfect.c:108]   --->   Operation 1030 'sext' 'sext_ln108_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1031 [1/1] (0.00ns)   --->   "%data_addr_53 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_53" [loop_imperfect.c:108]   --->   Operation 1031 'getelementptr' 'data_addr_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln107_54 = zext i14 %add_ln106_50 to i64" [loop_imperfect.c:107]   --->   Operation 1032 'zext' 'zext_ln107_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1033 [1/1] (0.00ns)   --->   "%in_addr_54 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_54" [loop_imperfect.c:107]   --->   Operation 1033 'getelementptr' 'in_addr_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1034 [2/2] (2.66ns)   --->   "%in_load_54 = load i32* %in_addr_54, align 8" [loop_imperfect.c:107]   --->   Operation 1034 'load' 'in_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1035 [1/1] (0.00ns)   --->   "%w_addr_54 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_54" [loop_imperfect.c:107]   --->   Operation 1035 'getelementptr' 'w_addr_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1036 [2/2] (2.66ns)   --->   "%w_load_54 = load i32* %w_addr_54, align 8" [loop_imperfect.c:107]   --->   Operation 1036 'load' 'w_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1037 [1/1] (0.00ns)   --->   "%addr_in_addr_54 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_54" [loop_imperfect.c:108]   --->   Operation 1037 'getelementptr' 'addr_in_addr_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1038 [2/2] (2.66ns)   --->   "%addr_in_load_54 = load i32* %addr_in_addr_54, align 4" [loop_imperfect.c:108]   --->   Operation 1038 'load' 'addr_in_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln107_55 = zext i14 %add_ln106_51 to i64" [loop_imperfect.c:107]   --->   Operation 1039 'zext' 'zext_ln107_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1040 [1/1] (0.00ns)   --->   "%in_addr_55 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_55" [loop_imperfect.c:107]   --->   Operation 1040 'getelementptr' 'in_addr_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1041 [2/2] (2.66ns)   --->   "%in_load_55 = load i32* %in_addr_55, align 4" [loop_imperfect.c:107]   --->   Operation 1041 'load' 'in_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1042 [1/1] (0.00ns)   --->   "%w_addr_55 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_55" [loop_imperfect.c:107]   --->   Operation 1042 'getelementptr' 'w_addr_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1043 [2/2] (2.66ns)   --->   "%w_load_55 = load i32* %w_addr_55, align 4" [loop_imperfect.c:107]   --->   Operation 1043 'load' 'w_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1044 [1/1] (0.00ns)   --->   "%addr_in_addr_55 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_55" [loop_imperfect.c:108]   --->   Operation 1044 'getelementptr' 'addr_in_addr_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_29 : Operation 1045 [2/2] (2.66ns)   --->   "%addr_in_load_55 = load i32* %addr_in_addr_55, align 4" [loop_imperfect.c:108]   --->   Operation 1045 'load' 'addr_in_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 1046 [1/1] (1.46ns)   --->   "%add_ln106_52 = add i14 56, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1046 'add' 'add_ln106_52' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1047 [1/1] (1.46ns)   --->   "%add_ln106_53 = add i14 57, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1047 'add' 'add_ln106_53' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.11>
ST_30 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_13)   --->   "%trunc_ln107_26 = trunc i32 %in_load_13 to i31" [loop_imperfect.c:107]   --->   Operation 1048 'trunc' 'trunc_ln107_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_13)   --->   "%trunc_ln107_27 = trunc i32 %w_load_13 to i31" [loop_imperfect.c:107]   --->   Operation 1049 'trunc' 'trunc_ln107_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_13)   --->   "%xor_ln108_13 = xor i31 %trunc_ln107_27, %trunc_ln107_26" [loop_imperfect.c:108]   --->   Operation 1050 'xor' 'xor_ln108_13' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_13)   --->   "%shl_ln108_12 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_13, i1 false)" [loop_imperfect.c:108]   --->   Operation 1051 'bitconcatenate' 'shl_ln108_12' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1052 [1/2] (2.66ns)   --->   "%data_load_13 = load i32* %data_addr_13, align 4" [loop_imperfect.c:108]   --->   Operation 1052 'load' 'data_load_13' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1053 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_13 = add nsw i32 %data_load_13, %shl_ln108_12" [loop_imperfect.c:108]   --->   Operation 1053 'add' 'add_ln108_13' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1054 [1/1] (2.66ns)   --->   "store i32 %add_ln108_13, i32* %data_addr_13, align 4" [loop_imperfect.c:108]   --->   Operation 1054 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1055 [1/2] (2.66ns)   --->   "%in_load_54 = load i32* %in_addr_54, align 8" [loop_imperfect.c:107]   --->   Operation 1055 'load' 'in_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1056 [1/2] (2.66ns)   --->   "%w_load_54 = load i32* %w_addr_54, align 8" [loop_imperfect.c:107]   --->   Operation 1056 'load' 'w_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1057 [1/2] (2.66ns)   --->   "%addr_in_load_54 = load i32* %addr_in_addr_54, align 4" [loop_imperfect.c:108]   --->   Operation 1057 'load' 'addr_in_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln108_54 = sext i32 %addr_in_load_54 to i64" [loop_imperfect.c:108]   --->   Operation 1058 'sext' 'sext_ln108_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1059 [1/1] (0.00ns)   --->   "%data_addr_54 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_54" [loop_imperfect.c:108]   --->   Operation 1059 'getelementptr' 'data_addr_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1060 [1/2] (2.66ns)   --->   "%in_load_55 = load i32* %in_addr_55, align 4" [loop_imperfect.c:107]   --->   Operation 1060 'load' 'in_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1061 [1/2] (2.66ns)   --->   "%w_load_55 = load i32* %w_addr_55, align 4" [loop_imperfect.c:107]   --->   Operation 1061 'load' 'w_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1062 [1/2] (2.66ns)   --->   "%addr_in_load_55 = load i32* %addr_in_addr_55, align 4" [loop_imperfect.c:108]   --->   Operation 1062 'load' 'addr_in_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln108_55 = sext i32 %addr_in_load_55 to i64" [loop_imperfect.c:108]   --->   Operation 1063 'sext' 'sext_ln108_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1064 [1/1] (0.00ns)   --->   "%data_addr_55 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_55" [loop_imperfect.c:108]   --->   Operation 1064 'getelementptr' 'data_addr_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln107_56 = zext i14 %add_ln106_52 to i64" [loop_imperfect.c:107]   --->   Operation 1065 'zext' 'zext_ln107_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1066 [1/1] (0.00ns)   --->   "%in_addr_56 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_56" [loop_imperfect.c:107]   --->   Operation 1066 'getelementptr' 'in_addr_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1067 [2/2] (2.66ns)   --->   "%in_load_56 = load i32* %in_addr_56, align 16" [loop_imperfect.c:107]   --->   Operation 1067 'load' 'in_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1068 [1/1] (0.00ns)   --->   "%w_addr_56 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_56" [loop_imperfect.c:107]   --->   Operation 1068 'getelementptr' 'w_addr_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1069 [2/2] (2.66ns)   --->   "%w_load_56 = load i32* %w_addr_56, align 16" [loop_imperfect.c:107]   --->   Operation 1069 'load' 'w_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1070 [1/1] (0.00ns)   --->   "%addr_in_addr_56 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_56" [loop_imperfect.c:108]   --->   Operation 1070 'getelementptr' 'addr_in_addr_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1071 [2/2] (2.66ns)   --->   "%addr_in_load_56 = load i32* %addr_in_addr_56, align 4" [loop_imperfect.c:108]   --->   Operation 1071 'load' 'addr_in_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln107_57 = zext i14 %add_ln106_53 to i64" [loop_imperfect.c:107]   --->   Operation 1072 'zext' 'zext_ln107_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1073 [1/1] (0.00ns)   --->   "%in_addr_57 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_57" [loop_imperfect.c:107]   --->   Operation 1073 'getelementptr' 'in_addr_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1074 [2/2] (2.66ns)   --->   "%in_load_57 = load i32* %in_addr_57, align 4" [loop_imperfect.c:107]   --->   Operation 1074 'load' 'in_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1075 [1/1] (0.00ns)   --->   "%w_addr_57 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_57" [loop_imperfect.c:107]   --->   Operation 1075 'getelementptr' 'w_addr_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1076 [2/2] (2.66ns)   --->   "%w_load_57 = load i32* %w_addr_57, align 4" [loop_imperfect.c:107]   --->   Operation 1076 'load' 'w_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1077 [1/1] (0.00ns)   --->   "%addr_in_addr_57 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_57" [loop_imperfect.c:108]   --->   Operation 1077 'getelementptr' 'addr_in_addr_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_30 : Operation 1078 [2/2] (2.66ns)   --->   "%addr_in_load_57 = load i32* %addr_in_addr_57, align 4" [loop_imperfect.c:108]   --->   Operation 1078 'load' 'addr_in_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 1079 [1/1] (1.46ns)   --->   "%add_ln106_54 = add i14 58, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1079 'add' 'add_ln106_54' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1080 [1/1] (1.46ns)   --->   "%add_ln106_55 = add i14 59, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1080 'add' 'add_ln106_55' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.66>
ST_31 : Operation 1081 [2/2] (2.66ns)   --->   "%data_load_14 = load i32* %data_addr_14, align 4" [loop_imperfect.c:108]   --->   Operation 1081 'load' 'data_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1082 [1/2] (2.66ns)   --->   "%in_load_56 = load i32* %in_addr_56, align 16" [loop_imperfect.c:107]   --->   Operation 1082 'load' 'in_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1083 [1/2] (2.66ns)   --->   "%w_load_56 = load i32* %w_addr_56, align 16" [loop_imperfect.c:107]   --->   Operation 1083 'load' 'w_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1084 [1/2] (2.66ns)   --->   "%addr_in_load_56 = load i32* %addr_in_addr_56, align 4" [loop_imperfect.c:108]   --->   Operation 1084 'load' 'addr_in_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln108_56 = sext i32 %addr_in_load_56 to i64" [loop_imperfect.c:108]   --->   Operation 1085 'sext' 'sext_ln108_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1086 [1/1] (0.00ns)   --->   "%data_addr_56 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_56" [loop_imperfect.c:108]   --->   Operation 1086 'getelementptr' 'data_addr_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1087 [1/2] (2.66ns)   --->   "%in_load_57 = load i32* %in_addr_57, align 4" [loop_imperfect.c:107]   --->   Operation 1087 'load' 'in_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1088 [1/2] (2.66ns)   --->   "%w_load_57 = load i32* %w_addr_57, align 4" [loop_imperfect.c:107]   --->   Operation 1088 'load' 'w_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1089 [1/2] (2.66ns)   --->   "%addr_in_load_57 = load i32* %addr_in_addr_57, align 4" [loop_imperfect.c:108]   --->   Operation 1089 'load' 'addr_in_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln108_57 = sext i32 %addr_in_load_57 to i64" [loop_imperfect.c:108]   --->   Operation 1090 'sext' 'sext_ln108_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1091 [1/1] (0.00ns)   --->   "%data_addr_57 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_57" [loop_imperfect.c:108]   --->   Operation 1091 'getelementptr' 'data_addr_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln107_58 = zext i14 %add_ln106_54 to i64" [loop_imperfect.c:107]   --->   Operation 1092 'zext' 'zext_ln107_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1093 [1/1] (0.00ns)   --->   "%in_addr_58 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_58" [loop_imperfect.c:107]   --->   Operation 1093 'getelementptr' 'in_addr_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1094 [2/2] (2.66ns)   --->   "%in_load_58 = load i32* %in_addr_58, align 8" [loop_imperfect.c:107]   --->   Operation 1094 'load' 'in_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1095 [1/1] (0.00ns)   --->   "%w_addr_58 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_58" [loop_imperfect.c:107]   --->   Operation 1095 'getelementptr' 'w_addr_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1096 [2/2] (2.66ns)   --->   "%w_load_58 = load i32* %w_addr_58, align 8" [loop_imperfect.c:107]   --->   Operation 1096 'load' 'w_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1097 [1/1] (0.00ns)   --->   "%addr_in_addr_58 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_58" [loop_imperfect.c:108]   --->   Operation 1097 'getelementptr' 'addr_in_addr_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1098 [2/2] (2.66ns)   --->   "%addr_in_load_58 = load i32* %addr_in_addr_58, align 4" [loop_imperfect.c:108]   --->   Operation 1098 'load' 'addr_in_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln107_59 = zext i14 %add_ln106_55 to i64" [loop_imperfect.c:107]   --->   Operation 1099 'zext' 'zext_ln107_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1100 [1/1] (0.00ns)   --->   "%in_addr_59 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_59" [loop_imperfect.c:107]   --->   Operation 1100 'getelementptr' 'in_addr_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1101 [2/2] (2.66ns)   --->   "%in_load_59 = load i32* %in_addr_59, align 4" [loop_imperfect.c:107]   --->   Operation 1101 'load' 'in_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1102 [1/1] (0.00ns)   --->   "%w_addr_59 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_59" [loop_imperfect.c:107]   --->   Operation 1102 'getelementptr' 'w_addr_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1103 [2/2] (2.66ns)   --->   "%w_load_59 = load i32* %w_addr_59, align 4" [loop_imperfect.c:107]   --->   Operation 1103 'load' 'w_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1104 [1/1] (0.00ns)   --->   "%addr_in_addr_59 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_59" [loop_imperfect.c:108]   --->   Operation 1104 'getelementptr' 'addr_in_addr_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 1105 [2/2] (2.66ns)   --->   "%addr_in_load_59 = load i32* %addr_in_addr_59, align 4" [loop_imperfect.c:108]   --->   Operation 1105 'load' 'addr_in_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1106 [1/1] (1.46ns)   --->   "%add_ln106_56 = add i14 60, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1106 'add' 'add_ln106_56' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1107 [1/1] (1.46ns)   --->   "%add_ln106_57 = add i14 61, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1107 'add' 'add_ln106_57' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.11>
ST_32 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_14)   --->   "%trunc_ln107_28 = trunc i32 %in_load_14 to i31" [loop_imperfect.c:107]   --->   Operation 1108 'trunc' 'trunc_ln107_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_14)   --->   "%trunc_ln107_29 = trunc i32 %w_load_14 to i31" [loop_imperfect.c:107]   --->   Operation 1109 'trunc' 'trunc_ln107_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_14)   --->   "%xor_ln108_14 = xor i31 %trunc_ln107_29, %trunc_ln107_28" [loop_imperfect.c:108]   --->   Operation 1110 'xor' 'xor_ln108_14' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_14)   --->   "%shl_ln108_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_14, i1 false)" [loop_imperfect.c:108]   --->   Operation 1111 'bitconcatenate' 'shl_ln108_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1112 [1/2] (2.66ns)   --->   "%data_load_14 = load i32* %data_addr_14, align 4" [loop_imperfect.c:108]   --->   Operation 1112 'load' 'data_load_14' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1113 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_14 = add nsw i32 %data_load_14, %shl_ln108_13" [loop_imperfect.c:108]   --->   Operation 1113 'add' 'add_ln108_14' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1114 [1/1] (2.66ns)   --->   "store i32 %add_ln108_14, i32* %data_addr_14, align 4" [loop_imperfect.c:108]   --->   Operation 1114 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1115 [1/2] (2.66ns)   --->   "%in_load_58 = load i32* %in_addr_58, align 8" [loop_imperfect.c:107]   --->   Operation 1115 'load' 'in_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1116 [1/2] (2.66ns)   --->   "%w_load_58 = load i32* %w_addr_58, align 8" [loop_imperfect.c:107]   --->   Operation 1116 'load' 'w_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1117 [1/2] (2.66ns)   --->   "%addr_in_load_58 = load i32* %addr_in_addr_58, align 4" [loop_imperfect.c:108]   --->   Operation 1117 'load' 'addr_in_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln108_58 = sext i32 %addr_in_load_58 to i64" [loop_imperfect.c:108]   --->   Operation 1118 'sext' 'sext_ln108_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1119 [1/1] (0.00ns)   --->   "%data_addr_58 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_58" [loop_imperfect.c:108]   --->   Operation 1119 'getelementptr' 'data_addr_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1120 [1/2] (2.66ns)   --->   "%in_load_59 = load i32* %in_addr_59, align 4" [loop_imperfect.c:107]   --->   Operation 1120 'load' 'in_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1121 [1/2] (2.66ns)   --->   "%w_load_59 = load i32* %w_addr_59, align 4" [loop_imperfect.c:107]   --->   Operation 1121 'load' 'w_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1122 [1/2] (2.66ns)   --->   "%addr_in_load_59 = load i32* %addr_in_addr_59, align 4" [loop_imperfect.c:108]   --->   Operation 1122 'load' 'addr_in_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln108_59 = sext i32 %addr_in_load_59 to i64" [loop_imperfect.c:108]   --->   Operation 1123 'sext' 'sext_ln108_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1124 [1/1] (0.00ns)   --->   "%data_addr_59 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_59" [loop_imperfect.c:108]   --->   Operation 1124 'getelementptr' 'data_addr_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln107_60 = zext i14 %add_ln106_56 to i64" [loop_imperfect.c:107]   --->   Operation 1125 'zext' 'zext_ln107_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1126 [1/1] (0.00ns)   --->   "%in_addr_60 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_60" [loop_imperfect.c:107]   --->   Operation 1126 'getelementptr' 'in_addr_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1127 [2/2] (2.66ns)   --->   "%in_load_60 = load i32* %in_addr_60, align 16" [loop_imperfect.c:107]   --->   Operation 1127 'load' 'in_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1128 [1/1] (0.00ns)   --->   "%w_addr_60 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_60" [loop_imperfect.c:107]   --->   Operation 1128 'getelementptr' 'w_addr_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1129 [2/2] (2.66ns)   --->   "%w_load_60 = load i32* %w_addr_60, align 16" [loop_imperfect.c:107]   --->   Operation 1129 'load' 'w_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1130 [1/1] (0.00ns)   --->   "%addr_in_addr_60 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_60" [loop_imperfect.c:108]   --->   Operation 1130 'getelementptr' 'addr_in_addr_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1131 [2/2] (2.66ns)   --->   "%addr_in_load_60 = load i32* %addr_in_addr_60, align 4" [loop_imperfect.c:108]   --->   Operation 1131 'load' 'addr_in_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln107_61 = zext i14 %add_ln106_57 to i64" [loop_imperfect.c:107]   --->   Operation 1132 'zext' 'zext_ln107_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1133 [1/1] (0.00ns)   --->   "%in_addr_61 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_61" [loop_imperfect.c:107]   --->   Operation 1133 'getelementptr' 'in_addr_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1134 [2/2] (2.66ns)   --->   "%in_load_61 = load i32* %in_addr_61, align 4" [loop_imperfect.c:107]   --->   Operation 1134 'load' 'in_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1135 [1/1] (0.00ns)   --->   "%w_addr_61 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_61" [loop_imperfect.c:107]   --->   Operation 1135 'getelementptr' 'w_addr_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1136 [2/2] (2.66ns)   --->   "%w_load_61 = load i32* %w_addr_61, align 4" [loop_imperfect.c:107]   --->   Operation 1136 'load' 'w_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1137 [1/1] (0.00ns)   --->   "%addr_in_addr_61 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_61" [loop_imperfect.c:108]   --->   Operation 1137 'getelementptr' 'addr_in_addr_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_32 : Operation 1138 [2/2] (2.66ns)   --->   "%addr_in_load_61 = load i32* %addr_in_addr_61, align 4" [loop_imperfect.c:108]   --->   Operation 1138 'load' 'addr_in_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1139 [1/1] (1.46ns)   --->   "%add_ln106_58 = add i14 62, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1139 'add' 'add_ln106_58' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1140 [1/1] (1.46ns)   --->   "%add_ln106_59 = add i14 63, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1140 'add' 'add_ln106_59' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.66>
ST_33 : Operation 1141 [2/2] (2.66ns)   --->   "%data_load_15 = load i32* %data_addr_15, align 4" [loop_imperfect.c:108]   --->   Operation 1141 'load' 'data_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1142 [1/2] (2.66ns)   --->   "%in_load_60 = load i32* %in_addr_60, align 16" [loop_imperfect.c:107]   --->   Operation 1142 'load' 'in_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1143 [1/2] (2.66ns)   --->   "%w_load_60 = load i32* %w_addr_60, align 16" [loop_imperfect.c:107]   --->   Operation 1143 'load' 'w_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1144 [1/2] (2.66ns)   --->   "%addr_in_load_60 = load i32* %addr_in_addr_60, align 4" [loop_imperfect.c:108]   --->   Operation 1144 'load' 'addr_in_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln108_60 = sext i32 %addr_in_load_60 to i64" [loop_imperfect.c:108]   --->   Operation 1145 'sext' 'sext_ln108_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1146 [1/1] (0.00ns)   --->   "%data_addr_60 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_60" [loop_imperfect.c:108]   --->   Operation 1146 'getelementptr' 'data_addr_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1147 [1/2] (2.66ns)   --->   "%in_load_61 = load i32* %in_addr_61, align 4" [loop_imperfect.c:107]   --->   Operation 1147 'load' 'in_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1148 [1/2] (2.66ns)   --->   "%w_load_61 = load i32* %w_addr_61, align 4" [loop_imperfect.c:107]   --->   Operation 1148 'load' 'w_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1149 [1/2] (2.66ns)   --->   "%addr_in_load_61 = load i32* %addr_in_addr_61, align 4" [loop_imperfect.c:108]   --->   Operation 1149 'load' 'addr_in_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln108_61 = sext i32 %addr_in_load_61 to i64" [loop_imperfect.c:108]   --->   Operation 1150 'sext' 'sext_ln108_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1151 [1/1] (0.00ns)   --->   "%data_addr_61 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_61" [loop_imperfect.c:108]   --->   Operation 1151 'getelementptr' 'data_addr_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln107_62 = zext i14 %add_ln106_58 to i64" [loop_imperfect.c:107]   --->   Operation 1152 'zext' 'zext_ln107_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1153 [1/1] (0.00ns)   --->   "%in_addr_62 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_62" [loop_imperfect.c:107]   --->   Operation 1153 'getelementptr' 'in_addr_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1154 [2/2] (2.66ns)   --->   "%in_load_62 = load i32* %in_addr_62, align 8" [loop_imperfect.c:107]   --->   Operation 1154 'load' 'in_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1155 [1/1] (0.00ns)   --->   "%w_addr_62 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_62" [loop_imperfect.c:107]   --->   Operation 1155 'getelementptr' 'w_addr_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1156 [2/2] (2.66ns)   --->   "%w_load_62 = load i32* %w_addr_62, align 8" [loop_imperfect.c:107]   --->   Operation 1156 'load' 'w_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1157 [1/1] (0.00ns)   --->   "%addr_in_addr_62 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_62" [loop_imperfect.c:108]   --->   Operation 1157 'getelementptr' 'addr_in_addr_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1158 [2/2] (2.66ns)   --->   "%addr_in_load_62 = load i32* %addr_in_addr_62, align 4" [loop_imperfect.c:108]   --->   Operation 1158 'load' 'addr_in_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln107_63 = zext i14 %add_ln106_59 to i64" [loop_imperfect.c:107]   --->   Operation 1159 'zext' 'zext_ln107_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1160 [1/1] (0.00ns)   --->   "%in_addr_63 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_63" [loop_imperfect.c:107]   --->   Operation 1160 'getelementptr' 'in_addr_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1161 [2/2] (2.66ns)   --->   "%in_load_63 = load i32* %in_addr_63, align 4" [loop_imperfect.c:107]   --->   Operation 1161 'load' 'in_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1162 [1/1] (0.00ns)   --->   "%w_addr_63 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_63" [loop_imperfect.c:107]   --->   Operation 1162 'getelementptr' 'w_addr_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1163 [2/2] (2.66ns)   --->   "%w_load_63 = load i32* %w_addr_63, align 4" [loop_imperfect.c:107]   --->   Operation 1163 'load' 'w_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1164 [1/1] (0.00ns)   --->   "%addr_in_addr_63 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_63" [loop_imperfect.c:108]   --->   Operation 1164 'getelementptr' 'addr_in_addr_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_33 : Operation 1165 [2/2] (2.66ns)   --->   "%addr_in_load_63 = load i32* %addr_in_addr_63, align 4" [loop_imperfect.c:108]   --->   Operation 1165 'load' 'addr_in_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1166 [1/1] (1.46ns)   --->   "%add_ln106_60 = add i14 64, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1166 'add' 'add_ln106_60' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1167 [1/1] (1.46ns)   --->   "%add_ln106_61 = add i14 65, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1167 'add' 'add_ln106_61' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.11>
ST_34 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_15)   --->   "%trunc_ln107_30 = trunc i32 %in_load_15 to i31" [loop_imperfect.c:107]   --->   Operation 1168 'trunc' 'trunc_ln107_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_15)   --->   "%trunc_ln107_31 = trunc i32 %w_load_15 to i31" [loop_imperfect.c:107]   --->   Operation 1169 'trunc' 'trunc_ln107_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_15)   --->   "%xor_ln108_15 = xor i31 %trunc_ln107_31, %trunc_ln107_30" [loop_imperfect.c:108]   --->   Operation 1170 'xor' 'xor_ln108_15' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_15)   --->   "%shl_ln108_14 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_15, i1 false)" [loop_imperfect.c:108]   --->   Operation 1171 'bitconcatenate' 'shl_ln108_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1172 [1/2] (2.66ns)   --->   "%data_load_15 = load i32* %data_addr_15, align 4" [loop_imperfect.c:108]   --->   Operation 1172 'load' 'data_load_15' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1173 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_15 = add nsw i32 %data_load_15, %shl_ln108_14" [loop_imperfect.c:108]   --->   Operation 1173 'add' 'add_ln108_15' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1174 [1/1] (2.66ns)   --->   "store i32 %add_ln108_15, i32* %data_addr_15, align 4" [loop_imperfect.c:108]   --->   Operation 1174 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1175 [1/2] (2.66ns)   --->   "%in_load_62 = load i32* %in_addr_62, align 8" [loop_imperfect.c:107]   --->   Operation 1175 'load' 'in_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1176 [1/2] (2.66ns)   --->   "%w_load_62 = load i32* %w_addr_62, align 8" [loop_imperfect.c:107]   --->   Operation 1176 'load' 'w_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1177 [1/2] (2.66ns)   --->   "%addr_in_load_62 = load i32* %addr_in_addr_62, align 4" [loop_imperfect.c:108]   --->   Operation 1177 'load' 'addr_in_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln108_62 = sext i32 %addr_in_load_62 to i64" [loop_imperfect.c:108]   --->   Operation 1178 'sext' 'sext_ln108_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1179 [1/1] (0.00ns)   --->   "%data_addr_62 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_62" [loop_imperfect.c:108]   --->   Operation 1179 'getelementptr' 'data_addr_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1180 [1/2] (2.66ns)   --->   "%in_load_63 = load i32* %in_addr_63, align 4" [loop_imperfect.c:107]   --->   Operation 1180 'load' 'in_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1181 [1/2] (2.66ns)   --->   "%w_load_63 = load i32* %w_addr_63, align 4" [loop_imperfect.c:107]   --->   Operation 1181 'load' 'w_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1182 [1/2] (2.66ns)   --->   "%addr_in_load_63 = load i32* %addr_in_addr_63, align 4" [loop_imperfect.c:108]   --->   Operation 1182 'load' 'addr_in_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln108_63 = sext i32 %addr_in_load_63 to i64" [loop_imperfect.c:108]   --->   Operation 1183 'sext' 'sext_ln108_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1184 [1/1] (0.00ns)   --->   "%data_addr_63 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_63" [loop_imperfect.c:108]   --->   Operation 1184 'getelementptr' 'data_addr_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln107_64 = zext i14 %add_ln106_60 to i64" [loop_imperfect.c:107]   --->   Operation 1185 'zext' 'zext_ln107_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1186 [1/1] (0.00ns)   --->   "%in_addr_64 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_64" [loop_imperfect.c:107]   --->   Operation 1186 'getelementptr' 'in_addr_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1187 [2/2] (2.66ns)   --->   "%in_load_64 = load i32* %in_addr_64, align 16" [loop_imperfect.c:107]   --->   Operation 1187 'load' 'in_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1188 [1/1] (0.00ns)   --->   "%w_addr_64 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_64" [loop_imperfect.c:107]   --->   Operation 1188 'getelementptr' 'w_addr_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1189 [2/2] (2.66ns)   --->   "%w_load_64 = load i32* %w_addr_64, align 16" [loop_imperfect.c:107]   --->   Operation 1189 'load' 'w_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1190 [1/1] (0.00ns)   --->   "%addr_in_addr_64 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_64" [loop_imperfect.c:108]   --->   Operation 1190 'getelementptr' 'addr_in_addr_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1191 [2/2] (2.66ns)   --->   "%addr_in_load_64 = load i32* %addr_in_addr_64, align 4" [loop_imperfect.c:108]   --->   Operation 1191 'load' 'addr_in_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln107_65 = zext i14 %add_ln106_61 to i64" [loop_imperfect.c:107]   --->   Operation 1192 'zext' 'zext_ln107_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1193 [1/1] (0.00ns)   --->   "%in_addr_65 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_65" [loop_imperfect.c:107]   --->   Operation 1193 'getelementptr' 'in_addr_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1194 [2/2] (2.66ns)   --->   "%in_load_65 = load i32* %in_addr_65, align 4" [loop_imperfect.c:107]   --->   Operation 1194 'load' 'in_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1195 [1/1] (0.00ns)   --->   "%w_addr_65 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_65" [loop_imperfect.c:107]   --->   Operation 1195 'getelementptr' 'w_addr_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1196 [2/2] (2.66ns)   --->   "%w_load_65 = load i32* %w_addr_65, align 4" [loop_imperfect.c:107]   --->   Operation 1196 'load' 'w_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1197 [1/1] (0.00ns)   --->   "%addr_in_addr_65 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_65" [loop_imperfect.c:108]   --->   Operation 1197 'getelementptr' 'addr_in_addr_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_34 : Operation 1198 [2/2] (2.66ns)   --->   "%addr_in_load_65 = load i32* %addr_in_addr_65, align 4" [loop_imperfect.c:108]   --->   Operation 1198 'load' 'addr_in_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1199 [1/1] (1.46ns)   --->   "%add_ln106_62 = add i14 66, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1199 'add' 'add_ln106_62' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1200 [1/1] (1.46ns)   --->   "%add_ln106_63 = add i14 67, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1200 'add' 'add_ln106_63' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.66>
ST_35 : Operation 1201 [2/2] (2.66ns)   --->   "%data_load_16 = load i32* %data_addr_16, align 4" [loop_imperfect.c:108]   --->   Operation 1201 'load' 'data_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1202 [1/2] (2.66ns)   --->   "%in_load_64 = load i32* %in_addr_64, align 16" [loop_imperfect.c:107]   --->   Operation 1202 'load' 'in_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1203 [1/2] (2.66ns)   --->   "%w_load_64 = load i32* %w_addr_64, align 16" [loop_imperfect.c:107]   --->   Operation 1203 'load' 'w_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1204 [1/2] (2.66ns)   --->   "%addr_in_load_64 = load i32* %addr_in_addr_64, align 4" [loop_imperfect.c:108]   --->   Operation 1204 'load' 'addr_in_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln108_64 = sext i32 %addr_in_load_64 to i64" [loop_imperfect.c:108]   --->   Operation 1205 'sext' 'sext_ln108_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1206 [1/1] (0.00ns)   --->   "%data_addr_64 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_64" [loop_imperfect.c:108]   --->   Operation 1206 'getelementptr' 'data_addr_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1207 [1/2] (2.66ns)   --->   "%in_load_65 = load i32* %in_addr_65, align 4" [loop_imperfect.c:107]   --->   Operation 1207 'load' 'in_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1208 [1/2] (2.66ns)   --->   "%w_load_65 = load i32* %w_addr_65, align 4" [loop_imperfect.c:107]   --->   Operation 1208 'load' 'w_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1209 [1/2] (2.66ns)   --->   "%addr_in_load_65 = load i32* %addr_in_addr_65, align 4" [loop_imperfect.c:108]   --->   Operation 1209 'load' 'addr_in_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln108_65 = sext i32 %addr_in_load_65 to i64" [loop_imperfect.c:108]   --->   Operation 1210 'sext' 'sext_ln108_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1211 [1/1] (0.00ns)   --->   "%data_addr_65 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_65" [loop_imperfect.c:108]   --->   Operation 1211 'getelementptr' 'data_addr_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln107_66 = zext i14 %add_ln106_62 to i64" [loop_imperfect.c:107]   --->   Operation 1212 'zext' 'zext_ln107_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1213 [1/1] (0.00ns)   --->   "%in_addr_66 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_66" [loop_imperfect.c:107]   --->   Operation 1213 'getelementptr' 'in_addr_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1214 [2/2] (2.66ns)   --->   "%in_load_66 = load i32* %in_addr_66, align 8" [loop_imperfect.c:107]   --->   Operation 1214 'load' 'in_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1215 [1/1] (0.00ns)   --->   "%w_addr_66 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_66" [loop_imperfect.c:107]   --->   Operation 1215 'getelementptr' 'w_addr_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1216 [2/2] (2.66ns)   --->   "%w_load_66 = load i32* %w_addr_66, align 8" [loop_imperfect.c:107]   --->   Operation 1216 'load' 'w_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1217 [1/1] (0.00ns)   --->   "%addr_in_addr_66 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_66" [loop_imperfect.c:108]   --->   Operation 1217 'getelementptr' 'addr_in_addr_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1218 [2/2] (2.66ns)   --->   "%addr_in_load_66 = load i32* %addr_in_addr_66, align 4" [loop_imperfect.c:108]   --->   Operation 1218 'load' 'addr_in_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln107_67 = zext i14 %add_ln106_63 to i64" [loop_imperfect.c:107]   --->   Operation 1219 'zext' 'zext_ln107_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1220 [1/1] (0.00ns)   --->   "%in_addr_67 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_67" [loop_imperfect.c:107]   --->   Operation 1220 'getelementptr' 'in_addr_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1221 [2/2] (2.66ns)   --->   "%in_load_67 = load i32* %in_addr_67, align 4" [loop_imperfect.c:107]   --->   Operation 1221 'load' 'in_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1222 [1/1] (0.00ns)   --->   "%w_addr_67 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_67" [loop_imperfect.c:107]   --->   Operation 1222 'getelementptr' 'w_addr_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1223 [2/2] (2.66ns)   --->   "%w_load_67 = load i32* %w_addr_67, align 4" [loop_imperfect.c:107]   --->   Operation 1223 'load' 'w_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1224 [1/1] (0.00ns)   --->   "%addr_in_addr_67 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_67" [loop_imperfect.c:108]   --->   Operation 1224 'getelementptr' 'addr_in_addr_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 1225 [2/2] (2.66ns)   --->   "%addr_in_load_67 = load i32* %addr_in_addr_67, align 4" [loop_imperfect.c:108]   --->   Operation 1225 'load' 'addr_in_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1226 [1/1] (1.46ns)   --->   "%add_ln106_64 = add i14 68, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1226 'add' 'add_ln106_64' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1227 [1/1] (1.46ns)   --->   "%add_ln106_65 = add i14 69, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1227 'add' 'add_ln106_65' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.11>
ST_36 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_16)   --->   "%trunc_ln107_32 = trunc i32 %in_load_16 to i31" [loop_imperfect.c:107]   --->   Operation 1228 'trunc' 'trunc_ln107_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_16)   --->   "%trunc_ln107_33 = trunc i32 %w_load_16 to i31" [loop_imperfect.c:107]   --->   Operation 1229 'trunc' 'trunc_ln107_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_16)   --->   "%xor_ln108_16 = xor i31 %trunc_ln107_33, %trunc_ln107_32" [loop_imperfect.c:108]   --->   Operation 1230 'xor' 'xor_ln108_16' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_16)   --->   "%shl_ln108_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_16, i1 false)" [loop_imperfect.c:108]   --->   Operation 1231 'bitconcatenate' 'shl_ln108_15' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1232 [1/2] (2.66ns)   --->   "%data_load_16 = load i32* %data_addr_16, align 4" [loop_imperfect.c:108]   --->   Operation 1232 'load' 'data_load_16' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1233 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_16 = add nsw i32 %data_load_16, %shl_ln108_15" [loop_imperfect.c:108]   --->   Operation 1233 'add' 'add_ln108_16' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1234 [1/1] (2.66ns)   --->   "store i32 %add_ln108_16, i32* %data_addr_16, align 4" [loop_imperfect.c:108]   --->   Operation 1234 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1235 [1/2] (2.66ns)   --->   "%in_load_66 = load i32* %in_addr_66, align 8" [loop_imperfect.c:107]   --->   Operation 1235 'load' 'in_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1236 [1/2] (2.66ns)   --->   "%w_load_66 = load i32* %w_addr_66, align 8" [loop_imperfect.c:107]   --->   Operation 1236 'load' 'w_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1237 [1/2] (2.66ns)   --->   "%addr_in_load_66 = load i32* %addr_in_addr_66, align 4" [loop_imperfect.c:108]   --->   Operation 1237 'load' 'addr_in_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln108_66 = sext i32 %addr_in_load_66 to i64" [loop_imperfect.c:108]   --->   Operation 1238 'sext' 'sext_ln108_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1239 [1/1] (0.00ns)   --->   "%data_addr_66 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_66" [loop_imperfect.c:108]   --->   Operation 1239 'getelementptr' 'data_addr_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1240 [1/2] (2.66ns)   --->   "%in_load_67 = load i32* %in_addr_67, align 4" [loop_imperfect.c:107]   --->   Operation 1240 'load' 'in_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1241 [1/2] (2.66ns)   --->   "%w_load_67 = load i32* %w_addr_67, align 4" [loop_imperfect.c:107]   --->   Operation 1241 'load' 'w_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1242 [1/2] (2.66ns)   --->   "%addr_in_load_67 = load i32* %addr_in_addr_67, align 4" [loop_imperfect.c:108]   --->   Operation 1242 'load' 'addr_in_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln108_67 = sext i32 %addr_in_load_67 to i64" [loop_imperfect.c:108]   --->   Operation 1243 'sext' 'sext_ln108_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1244 [1/1] (0.00ns)   --->   "%data_addr_67 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_67" [loop_imperfect.c:108]   --->   Operation 1244 'getelementptr' 'data_addr_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln107_68 = zext i14 %add_ln106_64 to i64" [loop_imperfect.c:107]   --->   Operation 1245 'zext' 'zext_ln107_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1246 [1/1] (0.00ns)   --->   "%in_addr_68 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_68" [loop_imperfect.c:107]   --->   Operation 1246 'getelementptr' 'in_addr_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1247 [2/2] (2.66ns)   --->   "%in_load_68 = load i32* %in_addr_68, align 16" [loop_imperfect.c:107]   --->   Operation 1247 'load' 'in_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1248 [1/1] (0.00ns)   --->   "%w_addr_68 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_68" [loop_imperfect.c:107]   --->   Operation 1248 'getelementptr' 'w_addr_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1249 [2/2] (2.66ns)   --->   "%w_load_68 = load i32* %w_addr_68, align 16" [loop_imperfect.c:107]   --->   Operation 1249 'load' 'w_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1250 [1/1] (0.00ns)   --->   "%addr_in_addr_68 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_68" [loop_imperfect.c:108]   --->   Operation 1250 'getelementptr' 'addr_in_addr_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1251 [2/2] (2.66ns)   --->   "%addr_in_load_68 = load i32* %addr_in_addr_68, align 4" [loop_imperfect.c:108]   --->   Operation 1251 'load' 'addr_in_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln107_69 = zext i14 %add_ln106_65 to i64" [loop_imperfect.c:107]   --->   Operation 1252 'zext' 'zext_ln107_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1253 [1/1] (0.00ns)   --->   "%in_addr_69 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_69" [loop_imperfect.c:107]   --->   Operation 1253 'getelementptr' 'in_addr_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1254 [2/2] (2.66ns)   --->   "%in_load_69 = load i32* %in_addr_69, align 4" [loop_imperfect.c:107]   --->   Operation 1254 'load' 'in_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1255 [1/1] (0.00ns)   --->   "%w_addr_69 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_69" [loop_imperfect.c:107]   --->   Operation 1255 'getelementptr' 'w_addr_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1256 [2/2] (2.66ns)   --->   "%w_load_69 = load i32* %w_addr_69, align 4" [loop_imperfect.c:107]   --->   Operation 1256 'load' 'w_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1257 [1/1] (0.00ns)   --->   "%addr_in_addr_69 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_69" [loop_imperfect.c:108]   --->   Operation 1257 'getelementptr' 'addr_in_addr_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 1258 [2/2] (2.66ns)   --->   "%addr_in_load_69 = load i32* %addr_in_addr_69, align 4" [loop_imperfect.c:108]   --->   Operation 1258 'load' 'addr_in_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1259 [1/1] (1.46ns)   --->   "%add_ln106_66 = add i14 70, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1259 'add' 'add_ln106_66' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1260 [1/1] (1.46ns)   --->   "%add_ln106_67 = add i14 71, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1260 'add' 'add_ln106_67' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.66>
ST_37 : Operation 1261 [2/2] (2.66ns)   --->   "%data_load_17 = load i32* %data_addr_17, align 4" [loop_imperfect.c:108]   --->   Operation 1261 'load' 'data_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1262 [1/2] (2.66ns)   --->   "%in_load_68 = load i32* %in_addr_68, align 16" [loop_imperfect.c:107]   --->   Operation 1262 'load' 'in_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1263 [1/2] (2.66ns)   --->   "%w_load_68 = load i32* %w_addr_68, align 16" [loop_imperfect.c:107]   --->   Operation 1263 'load' 'w_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1264 [1/2] (2.66ns)   --->   "%addr_in_load_68 = load i32* %addr_in_addr_68, align 4" [loop_imperfect.c:108]   --->   Operation 1264 'load' 'addr_in_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln108_68 = sext i32 %addr_in_load_68 to i64" [loop_imperfect.c:108]   --->   Operation 1265 'sext' 'sext_ln108_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1266 [1/1] (0.00ns)   --->   "%data_addr_68 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_68" [loop_imperfect.c:108]   --->   Operation 1266 'getelementptr' 'data_addr_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1267 [1/2] (2.66ns)   --->   "%in_load_69 = load i32* %in_addr_69, align 4" [loop_imperfect.c:107]   --->   Operation 1267 'load' 'in_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1268 [1/2] (2.66ns)   --->   "%w_load_69 = load i32* %w_addr_69, align 4" [loop_imperfect.c:107]   --->   Operation 1268 'load' 'w_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1269 [1/2] (2.66ns)   --->   "%addr_in_load_69 = load i32* %addr_in_addr_69, align 4" [loop_imperfect.c:108]   --->   Operation 1269 'load' 'addr_in_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln108_69 = sext i32 %addr_in_load_69 to i64" [loop_imperfect.c:108]   --->   Operation 1270 'sext' 'sext_ln108_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1271 [1/1] (0.00ns)   --->   "%data_addr_69 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_69" [loop_imperfect.c:108]   --->   Operation 1271 'getelementptr' 'data_addr_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln107_70 = zext i14 %add_ln106_66 to i64" [loop_imperfect.c:107]   --->   Operation 1272 'zext' 'zext_ln107_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1273 [1/1] (0.00ns)   --->   "%in_addr_70 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_70" [loop_imperfect.c:107]   --->   Operation 1273 'getelementptr' 'in_addr_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1274 [2/2] (2.66ns)   --->   "%in_load_70 = load i32* %in_addr_70, align 8" [loop_imperfect.c:107]   --->   Operation 1274 'load' 'in_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1275 [1/1] (0.00ns)   --->   "%w_addr_70 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_70" [loop_imperfect.c:107]   --->   Operation 1275 'getelementptr' 'w_addr_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1276 [2/2] (2.66ns)   --->   "%w_load_70 = load i32* %w_addr_70, align 8" [loop_imperfect.c:107]   --->   Operation 1276 'load' 'w_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1277 [1/1] (0.00ns)   --->   "%addr_in_addr_70 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_70" [loop_imperfect.c:108]   --->   Operation 1277 'getelementptr' 'addr_in_addr_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1278 [2/2] (2.66ns)   --->   "%addr_in_load_70 = load i32* %addr_in_addr_70, align 4" [loop_imperfect.c:108]   --->   Operation 1278 'load' 'addr_in_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln107_71 = zext i14 %add_ln106_67 to i64" [loop_imperfect.c:107]   --->   Operation 1279 'zext' 'zext_ln107_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1280 [1/1] (0.00ns)   --->   "%in_addr_71 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_71" [loop_imperfect.c:107]   --->   Operation 1280 'getelementptr' 'in_addr_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1281 [2/2] (2.66ns)   --->   "%in_load_71 = load i32* %in_addr_71, align 4" [loop_imperfect.c:107]   --->   Operation 1281 'load' 'in_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1282 [1/1] (0.00ns)   --->   "%w_addr_71 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_71" [loop_imperfect.c:107]   --->   Operation 1282 'getelementptr' 'w_addr_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1283 [2/2] (2.66ns)   --->   "%w_load_71 = load i32* %w_addr_71, align 4" [loop_imperfect.c:107]   --->   Operation 1283 'load' 'w_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1284 [1/1] (0.00ns)   --->   "%addr_in_addr_71 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_71" [loop_imperfect.c:108]   --->   Operation 1284 'getelementptr' 'addr_in_addr_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_37 : Operation 1285 [2/2] (2.66ns)   --->   "%addr_in_load_71 = load i32* %addr_in_addr_71, align 4" [loop_imperfect.c:108]   --->   Operation 1285 'load' 'addr_in_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1286 [1/1] (1.46ns)   --->   "%add_ln106_68 = add i14 72, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1286 'add' 'add_ln106_68' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1287 [1/1] (1.46ns)   --->   "%add_ln106_69 = add i14 73, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1287 'add' 'add_ln106_69' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.11>
ST_38 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_17)   --->   "%trunc_ln107_34 = trunc i32 %in_load_17 to i31" [loop_imperfect.c:107]   --->   Operation 1288 'trunc' 'trunc_ln107_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_17)   --->   "%trunc_ln107_35 = trunc i32 %w_load_17 to i31" [loop_imperfect.c:107]   --->   Operation 1289 'trunc' 'trunc_ln107_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_17)   --->   "%xor_ln108_17 = xor i31 %trunc_ln107_35, %trunc_ln107_34" [loop_imperfect.c:108]   --->   Operation 1290 'xor' 'xor_ln108_17' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_17)   --->   "%shl_ln108_16 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_17, i1 false)" [loop_imperfect.c:108]   --->   Operation 1291 'bitconcatenate' 'shl_ln108_16' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1292 [1/2] (2.66ns)   --->   "%data_load_17 = load i32* %data_addr_17, align 4" [loop_imperfect.c:108]   --->   Operation 1292 'load' 'data_load_17' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1293 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_17 = add nsw i32 %data_load_17, %shl_ln108_16" [loop_imperfect.c:108]   --->   Operation 1293 'add' 'add_ln108_17' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1294 [1/1] (2.66ns)   --->   "store i32 %add_ln108_17, i32* %data_addr_17, align 4" [loop_imperfect.c:108]   --->   Operation 1294 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1295 [1/2] (2.66ns)   --->   "%in_load_70 = load i32* %in_addr_70, align 8" [loop_imperfect.c:107]   --->   Operation 1295 'load' 'in_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1296 [1/2] (2.66ns)   --->   "%w_load_70 = load i32* %w_addr_70, align 8" [loop_imperfect.c:107]   --->   Operation 1296 'load' 'w_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1297 [1/2] (2.66ns)   --->   "%addr_in_load_70 = load i32* %addr_in_addr_70, align 4" [loop_imperfect.c:108]   --->   Operation 1297 'load' 'addr_in_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln108_70 = sext i32 %addr_in_load_70 to i64" [loop_imperfect.c:108]   --->   Operation 1298 'sext' 'sext_ln108_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1299 [1/1] (0.00ns)   --->   "%data_addr_70 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_70" [loop_imperfect.c:108]   --->   Operation 1299 'getelementptr' 'data_addr_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1300 [1/2] (2.66ns)   --->   "%in_load_71 = load i32* %in_addr_71, align 4" [loop_imperfect.c:107]   --->   Operation 1300 'load' 'in_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1301 [1/2] (2.66ns)   --->   "%w_load_71 = load i32* %w_addr_71, align 4" [loop_imperfect.c:107]   --->   Operation 1301 'load' 'w_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1302 [1/2] (2.66ns)   --->   "%addr_in_load_71 = load i32* %addr_in_addr_71, align 4" [loop_imperfect.c:108]   --->   Operation 1302 'load' 'addr_in_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln108_71 = sext i32 %addr_in_load_71 to i64" [loop_imperfect.c:108]   --->   Operation 1303 'sext' 'sext_ln108_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1304 [1/1] (0.00ns)   --->   "%data_addr_71 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_71" [loop_imperfect.c:108]   --->   Operation 1304 'getelementptr' 'data_addr_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln107_72 = zext i14 %add_ln106_68 to i64" [loop_imperfect.c:107]   --->   Operation 1305 'zext' 'zext_ln107_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1306 [1/1] (0.00ns)   --->   "%in_addr_72 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_72" [loop_imperfect.c:107]   --->   Operation 1306 'getelementptr' 'in_addr_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1307 [2/2] (2.66ns)   --->   "%in_load_72 = load i32* %in_addr_72, align 16" [loop_imperfect.c:107]   --->   Operation 1307 'load' 'in_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1308 [1/1] (0.00ns)   --->   "%w_addr_72 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_72" [loop_imperfect.c:107]   --->   Operation 1308 'getelementptr' 'w_addr_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1309 [2/2] (2.66ns)   --->   "%w_load_72 = load i32* %w_addr_72, align 16" [loop_imperfect.c:107]   --->   Operation 1309 'load' 'w_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1310 [1/1] (0.00ns)   --->   "%addr_in_addr_72 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_72" [loop_imperfect.c:108]   --->   Operation 1310 'getelementptr' 'addr_in_addr_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1311 [2/2] (2.66ns)   --->   "%addr_in_load_72 = load i32* %addr_in_addr_72, align 4" [loop_imperfect.c:108]   --->   Operation 1311 'load' 'addr_in_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln107_73 = zext i14 %add_ln106_69 to i64" [loop_imperfect.c:107]   --->   Operation 1312 'zext' 'zext_ln107_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1313 [1/1] (0.00ns)   --->   "%in_addr_73 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_73" [loop_imperfect.c:107]   --->   Operation 1313 'getelementptr' 'in_addr_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1314 [2/2] (2.66ns)   --->   "%in_load_73 = load i32* %in_addr_73, align 4" [loop_imperfect.c:107]   --->   Operation 1314 'load' 'in_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1315 [1/1] (0.00ns)   --->   "%w_addr_73 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_73" [loop_imperfect.c:107]   --->   Operation 1315 'getelementptr' 'w_addr_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1316 [2/2] (2.66ns)   --->   "%w_load_73 = load i32* %w_addr_73, align 4" [loop_imperfect.c:107]   --->   Operation 1316 'load' 'w_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1317 [1/1] (0.00ns)   --->   "%addr_in_addr_73 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_73" [loop_imperfect.c:108]   --->   Operation 1317 'getelementptr' 'addr_in_addr_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_38 : Operation 1318 [2/2] (2.66ns)   --->   "%addr_in_load_73 = load i32* %addr_in_addr_73, align 4" [loop_imperfect.c:108]   --->   Operation 1318 'load' 'addr_in_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1319 [1/1] (1.46ns)   --->   "%add_ln106_70 = add i14 74, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1319 'add' 'add_ln106_70' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1320 [1/1] (1.46ns)   --->   "%add_ln106_71 = add i14 75, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1320 'add' 'add_ln106_71' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.66>
ST_39 : Operation 1321 [2/2] (2.66ns)   --->   "%data_load_18 = load i32* %data_addr_18, align 4" [loop_imperfect.c:108]   --->   Operation 1321 'load' 'data_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1322 [1/2] (2.66ns)   --->   "%in_load_72 = load i32* %in_addr_72, align 16" [loop_imperfect.c:107]   --->   Operation 1322 'load' 'in_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1323 [1/2] (2.66ns)   --->   "%w_load_72 = load i32* %w_addr_72, align 16" [loop_imperfect.c:107]   --->   Operation 1323 'load' 'w_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1324 [1/2] (2.66ns)   --->   "%addr_in_load_72 = load i32* %addr_in_addr_72, align 4" [loop_imperfect.c:108]   --->   Operation 1324 'load' 'addr_in_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln108_72 = sext i32 %addr_in_load_72 to i64" [loop_imperfect.c:108]   --->   Operation 1325 'sext' 'sext_ln108_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1326 [1/1] (0.00ns)   --->   "%data_addr_72 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_72" [loop_imperfect.c:108]   --->   Operation 1326 'getelementptr' 'data_addr_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1327 [1/2] (2.66ns)   --->   "%in_load_73 = load i32* %in_addr_73, align 4" [loop_imperfect.c:107]   --->   Operation 1327 'load' 'in_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1328 [1/2] (2.66ns)   --->   "%w_load_73 = load i32* %w_addr_73, align 4" [loop_imperfect.c:107]   --->   Operation 1328 'load' 'w_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1329 [1/2] (2.66ns)   --->   "%addr_in_load_73 = load i32* %addr_in_addr_73, align 4" [loop_imperfect.c:108]   --->   Operation 1329 'load' 'addr_in_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln108_73 = sext i32 %addr_in_load_73 to i64" [loop_imperfect.c:108]   --->   Operation 1330 'sext' 'sext_ln108_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1331 [1/1] (0.00ns)   --->   "%data_addr_73 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_73" [loop_imperfect.c:108]   --->   Operation 1331 'getelementptr' 'data_addr_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln107_74 = zext i14 %add_ln106_70 to i64" [loop_imperfect.c:107]   --->   Operation 1332 'zext' 'zext_ln107_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1333 [1/1] (0.00ns)   --->   "%in_addr_74 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_74" [loop_imperfect.c:107]   --->   Operation 1333 'getelementptr' 'in_addr_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1334 [2/2] (2.66ns)   --->   "%in_load_74 = load i32* %in_addr_74, align 8" [loop_imperfect.c:107]   --->   Operation 1334 'load' 'in_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1335 [1/1] (0.00ns)   --->   "%w_addr_74 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_74" [loop_imperfect.c:107]   --->   Operation 1335 'getelementptr' 'w_addr_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1336 [2/2] (2.66ns)   --->   "%w_load_74 = load i32* %w_addr_74, align 8" [loop_imperfect.c:107]   --->   Operation 1336 'load' 'w_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1337 [1/1] (0.00ns)   --->   "%addr_in_addr_74 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_74" [loop_imperfect.c:108]   --->   Operation 1337 'getelementptr' 'addr_in_addr_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1338 [2/2] (2.66ns)   --->   "%addr_in_load_74 = load i32* %addr_in_addr_74, align 4" [loop_imperfect.c:108]   --->   Operation 1338 'load' 'addr_in_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln107_75 = zext i14 %add_ln106_71 to i64" [loop_imperfect.c:107]   --->   Operation 1339 'zext' 'zext_ln107_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1340 [1/1] (0.00ns)   --->   "%in_addr_75 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_75" [loop_imperfect.c:107]   --->   Operation 1340 'getelementptr' 'in_addr_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1341 [2/2] (2.66ns)   --->   "%in_load_75 = load i32* %in_addr_75, align 4" [loop_imperfect.c:107]   --->   Operation 1341 'load' 'in_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1342 [1/1] (0.00ns)   --->   "%w_addr_75 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_75" [loop_imperfect.c:107]   --->   Operation 1342 'getelementptr' 'w_addr_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1343 [2/2] (2.66ns)   --->   "%w_load_75 = load i32* %w_addr_75, align 4" [loop_imperfect.c:107]   --->   Operation 1343 'load' 'w_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1344 [1/1] (0.00ns)   --->   "%addr_in_addr_75 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_75" [loop_imperfect.c:108]   --->   Operation 1344 'getelementptr' 'addr_in_addr_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_39 : Operation 1345 [2/2] (2.66ns)   --->   "%addr_in_load_75 = load i32* %addr_in_addr_75, align 4" [loop_imperfect.c:108]   --->   Operation 1345 'load' 'addr_in_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1346 [1/1] (1.46ns)   --->   "%add_ln106_72 = add i14 76, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1346 'add' 'add_ln106_72' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1347 [1/1] (1.46ns)   --->   "%add_ln106_73 = add i14 77, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1347 'add' 'add_ln106_73' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.11>
ST_40 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_18)   --->   "%trunc_ln107_36 = trunc i32 %in_load_18 to i31" [loop_imperfect.c:107]   --->   Operation 1348 'trunc' 'trunc_ln107_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_18)   --->   "%trunc_ln107_37 = trunc i32 %w_load_18 to i31" [loop_imperfect.c:107]   --->   Operation 1349 'trunc' 'trunc_ln107_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_18)   --->   "%xor_ln108_18 = xor i31 %trunc_ln107_37, %trunc_ln107_36" [loop_imperfect.c:108]   --->   Operation 1350 'xor' 'xor_ln108_18' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_18)   --->   "%shl_ln108_17 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_18, i1 false)" [loop_imperfect.c:108]   --->   Operation 1351 'bitconcatenate' 'shl_ln108_17' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1352 [1/2] (2.66ns)   --->   "%data_load_18 = load i32* %data_addr_18, align 4" [loop_imperfect.c:108]   --->   Operation 1352 'load' 'data_load_18' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1353 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_18 = add nsw i32 %data_load_18, %shl_ln108_17" [loop_imperfect.c:108]   --->   Operation 1353 'add' 'add_ln108_18' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1354 [1/1] (2.66ns)   --->   "store i32 %add_ln108_18, i32* %data_addr_18, align 4" [loop_imperfect.c:108]   --->   Operation 1354 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1355 [1/2] (2.66ns)   --->   "%in_load_74 = load i32* %in_addr_74, align 8" [loop_imperfect.c:107]   --->   Operation 1355 'load' 'in_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1356 [1/2] (2.66ns)   --->   "%w_load_74 = load i32* %w_addr_74, align 8" [loop_imperfect.c:107]   --->   Operation 1356 'load' 'w_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1357 [1/2] (2.66ns)   --->   "%addr_in_load_74 = load i32* %addr_in_addr_74, align 4" [loop_imperfect.c:108]   --->   Operation 1357 'load' 'addr_in_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln108_74 = sext i32 %addr_in_load_74 to i64" [loop_imperfect.c:108]   --->   Operation 1358 'sext' 'sext_ln108_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1359 [1/1] (0.00ns)   --->   "%data_addr_74 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_74" [loop_imperfect.c:108]   --->   Operation 1359 'getelementptr' 'data_addr_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1360 [1/2] (2.66ns)   --->   "%in_load_75 = load i32* %in_addr_75, align 4" [loop_imperfect.c:107]   --->   Operation 1360 'load' 'in_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1361 [1/2] (2.66ns)   --->   "%w_load_75 = load i32* %w_addr_75, align 4" [loop_imperfect.c:107]   --->   Operation 1361 'load' 'w_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1362 [1/2] (2.66ns)   --->   "%addr_in_load_75 = load i32* %addr_in_addr_75, align 4" [loop_imperfect.c:108]   --->   Operation 1362 'load' 'addr_in_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln108_75 = sext i32 %addr_in_load_75 to i64" [loop_imperfect.c:108]   --->   Operation 1363 'sext' 'sext_ln108_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1364 [1/1] (0.00ns)   --->   "%data_addr_75 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_75" [loop_imperfect.c:108]   --->   Operation 1364 'getelementptr' 'data_addr_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln107_76 = zext i14 %add_ln106_72 to i64" [loop_imperfect.c:107]   --->   Operation 1365 'zext' 'zext_ln107_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1366 [1/1] (0.00ns)   --->   "%in_addr_76 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_76" [loop_imperfect.c:107]   --->   Operation 1366 'getelementptr' 'in_addr_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1367 [2/2] (2.66ns)   --->   "%in_load_76 = load i32* %in_addr_76, align 16" [loop_imperfect.c:107]   --->   Operation 1367 'load' 'in_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1368 [1/1] (0.00ns)   --->   "%w_addr_76 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_76" [loop_imperfect.c:107]   --->   Operation 1368 'getelementptr' 'w_addr_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1369 [2/2] (2.66ns)   --->   "%w_load_76 = load i32* %w_addr_76, align 16" [loop_imperfect.c:107]   --->   Operation 1369 'load' 'w_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1370 [1/1] (0.00ns)   --->   "%addr_in_addr_76 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_76" [loop_imperfect.c:108]   --->   Operation 1370 'getelementptr' 'addr_in_addr_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1371 [2/2] (2.66ns)   --->   "%addr_in_load_76 = load i32* %addr_in_addr_76, align 4" [loop_imperfect.c:108]   --->   Operation 1371 'load' 'addr_in_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln107_77 = zext i14 %add_ln106_73 to i64" [loop_imperfect.c:107]   --->   Operation 1372 'zext' 'zext_ln107_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1373 [1/1] (0.00ns)   --->   "%in_addr_77 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_77" [loop_imperfect.c:107]   --->   Operation 1373 'getelementptr' 'in_addr_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1374 [2/2] (2.66ns)   --->   "%in_load_77 = load i32* %in_addr_77, align 4" [loop_imperfect.c:107]   --->   Operation 1374 'load' 'in_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1375 [1/1] (0.00ns)   --->   "%w_addr_77 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_77" [loop_imperfect.c:107]   --->   Operation 1375 'getelementptr' 'w_addr_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1376 [2/2] (2.66ns)   --->   "%w_load_77 = load i32* %w_addr_77, align 4" [loop_imperfect.c:107]   --->   Operation 1376 'load' 'w_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1377 [1/1] (0.00ns)   --->   "%addr_in_addr_77 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_77" [loop_imperfect.c:108]   --->   Operation 1377 'getelementptr' 'addr_in_addr_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_40 : Operation 1378 [2/2] (2.66ns)   --->   "%addr_in_load_77 = load i32* %addr_in_addr_77, align 4" [loop_imperfect.c:108]   --->   Operation 1378 'load' 'addr_in_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1379 [1/1] (1.46ns)   --->   "%add_ln106_74 = add i14 78, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1379 'add' 'add_ln106_74' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1380 [1/1] (1.46ns)   --->   "%add_ln106_75 = add i14 79, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1380 'add' 'add_ln106_75' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.66>
ST_41 : Operation 1381 [2/2] (2.66ns)   --->   "%data_load_19 = load i32* %data_addr_19, align 4" [loop_imperfect.c:108]   --->   Operation 1381 'load' 'data_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1382 [1/2] (2.66ns)   --->   "%in_load_76 = load i32* %in_addr_76, align 16" [loop_imperfect.c:107]   --->   Operation 1382 'load' 'in_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1383 [1/2] (2.66ns)   --->   "%w_load_76 = load i32* %w_addr_76, align 16" [loop_imperfect.c:107]   --->   Operation 1383 'load' 'w_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1384 [1/2] (2.66ns)   --->   "%addr_in_load_76 = load i32* %addr_in_addr_76, align 4" [loop_imperfect.c:108]   --->   Operation 1384 'load' 'addr_in_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln108_76 = sext i32 %addr_in_load_76 to i64" [loop_imperfect.c:108]   --->   Operation 1385 'sext' 'sext_ln108_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1386 [1/1] (0.00ns)   --->   "%data_addr_76 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_76" [loop_imperfect.c:108]   --->   Operation 1386 'getelementptr' 'data_addr_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1387 [1/2] (2.66ns)   --->   "%in_load_77 = load i32* %in_addr_77, align 4" [loop_imperfect.c:107]   --->   Operation 1387 'load' 'in_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1388 [1/2] (2.66ns)   --->   "%w_load_77 = load i32* %w_addr_77, align 4" [loop_imperfect.c:107]   --->   Operation 1388 'load' 'w_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1389 [1/2] (2.66ns)   --->   "%addr_in_load_77 = load i32* %addr_in_addr_77, align 4" [loop_imperfect.c:108]   --->   Operation 1389 'load' 'addr_in_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln108_77 = sext i32 %addr_in_load_77 to i64" [loop_imperfect.c:108]   --->   Operation 1390 'sext' 'sext_ln108_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1391 [1/1] (0.00ns)   --->   "%data_addr_77 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_77" [loop_imperfect.c:108]   --->   Operation 1391 'getelementptr' 'data_addr_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln107_78 = zext i14 %add_ln106_74 to i64" [loop_imperfect.c:107]   --->   Operation 1392 'zext' 'zext_ln107_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1393 [1/1] (0.00ns)   --->   "%in_addr_78 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_78" [loop_imperfect.c:107]   --->   Operation 1393 'getelementptr' 'in_addr_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1394 [2/2] (2.66ns)   --->   "%in_load_78 = load i32* %in_addr_78, align 8" [loop_imperfect.c:107]   --->   Operation 1394 'load' 'in_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1395 [1/1] (0.00ns)   --->   "%w_addr_78 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_78" [loop_imperfect.c:107]   --->   Operation 1395 'getelementptr' 'w_addr_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1396 [2/2] (2.66ns)   --->   "%w_load_78 = load i32* %w_addr_78, align 8" [loop_imperfect.c:107]   --->   Operation 1396 'load' 'w_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1397 [1/1] (0.00ns)   --->   "%addr_in_addr_78 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_78" [loop_imperfect.c:108]   --->   Operation 1397 'getelementptr' 'addr_in_addr_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1398 [2/2] (2.66ns)   --->   "%addr_in_load_78 = load i32* %addr_in_addr_78, align 4" [loop_imperfect.c:108]   --->   Operation 1398 'load' 'addr_in_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln107_79 = zext i14 %add_ln106_75 to i64" [loop_imperfect.c:107]   --->   Operation 1399 'zext' 'zext_ln107_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1400 [1/1] (0.00ns)   --->   "%in_addr_79 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_79" [loop_imperfect.c:107]   --->   Operation 1400 'getelementptr' 'in_addr_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1401 [2/2] (2.66ns)   --->   "%in_load_79 = load i32* %in_addr_79, align 4" [loop_imperfect.c:107]   --->   Operation 1401 'load' 'in_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1402 [1/1] (0.00ns)   --->   "%w_addr_79 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_79" [loop_imperfect.c:107]   --->   Operation 1402 'getelementptr' 'w_addr_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1403 [2/2] (2.66ns)   --->   "%w_load_79 = load i32* %w_addr_79, align 4" [loop_imperfect.c:107]   --->   Operation 1403 'load' 'w_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1404 [1/1] (0.00ns)   --->   "%addr_in_addr_79 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_79" [loop_imperfect.c:108]   --->   Operation 1404 'getelementptr' 'addr_in_addr_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_41 : Operation 1405 [2/2] (2.66ns)   --->   "%addr_in_load_79 = load i32* %addr_in_addr_79, align 4" [loop_imperfect.c:108]   --->   Operation 1405 'load' 'addr_in_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1406 [1/1] (1.46ns)   --->   "%add_ln106_76 = add i14 80, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1406 'add' 'add_ln106_76' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1407 [1/1] (1.46ns)   --->   "%add_ln106_77 = add i14 81, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1407 'add' 'add_ln106_77' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.11>
ST_42 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_19)   --->   "%trunc_ln107_38 = trunc i32 %in_load_19 to i31" [loop_imperfect.c:107]   --->   Operation 1408 'trunc' 'trunc_ln107_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_19)   --->   "%trunc_ln107_39 = trunc i32 %w_load_19 to i31" [loop_imperfect.c:107]   --->   Operation 1409 'trunc' 'trunc_ln107_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_19)   --->   "%xor_ln108_19 = xor i31 %trunc_ln107_39, %trunc_ln107_38" [loop_imperfect.c:108]   --->   Operation 1410 'xor' 'xor_ln108_19' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_19)   --->   "%shl_ln108_18 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_19, i1 false)" [loop_imperfect.c:108]   --->   Operation 1411 'bitconcatenate' 'shl_ln108_18' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1412 [1/2] (2.66ns)   --->   "%data_load_19 = load i32* %data_addr_19, align 4" [loop_imperfect.c:108]   --->   Operation 1412 'load' 'data_load_19' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1413 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_19 = add nsw i32 %data_load_19, %shl_ln108_18" [loop_imperfect.c:108]   --->   Operation 1413 'add' 'add_ln108_19' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1414 [1/1] (2.66ns)   --->   "store i32 %add_ln108_19, i32* %data_addr_19, align 4" [loop_imperfect.c:108]   --->   Operation 1414 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1415 [1/2] (2.66ns)   --->   "%in_load_78 = load i32* %in_addr_78, align 8" [loop_imperfect.c:107]   --->   Operation 1415 'load' 'in_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1416 [1/2] (2.66ns)   --->   "%w_load_78 = load i32* %w_addr_78, align 8" [loop_imperfect.c:107]   --->   Operation 1416 'load' 'w_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1417 [1/2] (2.66ns)   --->   "%addr_in_load_78 = load i32* %addr_in_addr_78, align 4" [loop_imperfect.c:108]   --->   Operation 1417 'load' 'addr_in_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln108_78 = sext i32 %addr_in_load_78 to i64" [loop_imperfect.c:108]   --->   Operation 1418 'sext' 'sext_ln108_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1419 [1/1] (0.00ns)   --->   "%data_addr_78 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_78" [loop_imperfect.c:108]   --->   Operation 1419 'getelementptr' 'data_addr_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1420 [1/2] (2.66ns)   --->   "%in_load_79 = load i32* %in_addr_79, align 4" [loop_imperfect.c:107]   --->   Operation 1420 'load' 'in_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1421 [1/2] (2.66ns)   --->   "%w_load_79 = load i32* %w_addr_79, align 4" [loop_imperfect.c:107]   --->   Operation 1421 'load' 'w_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1422 [1/2] (2.66ns)   --->   "%addr_in_load_79 = load i32* %addr_in_addr_79, align 4" [loop_imperfect.c:108]   --->   Operation 1422 'load' 'addr_in_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln108_79 = sext i32 %addr_in_load_79 to i64" [loop_imperfect.c:108]   --->   Operation 1423 'sext' 'sext_ln108_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1424 [1/1] (0.00ns)   --->   "%data_addr_79 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_79" [loop_imperfect.c:108]   --->   Operation 1424 'getelementptr' 'data_addr_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln107_80 = zext i14 %add_ln106_76 to i64" [loop_imperfect.c:107]   --->   Operation 1425 'zext' 'zext_ln107_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1426 [1/1] (0.00ns)   --->   "%in_addr_80 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_80" [loop_imperfect.c:107]   --->   Operation 1426 'getelementptr' 'in_addr_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1427 [2/2] (2.66ns)   --->   "%in_load_80 = load i32* %in_addr_80, align 16" [loop_imperfect.c:107]   --->   Operation 1427 'load' 'in_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1428 [1/1] (0.00ns)   --->   "%w_addr_80 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_80" [loop_imperfect.c:107]   --->   Operation 1428 'getelementptr' 'w_addr_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1429 [2/2] (2.66ns)   --->   "%w_load_80 = load i32* %w_addr_80, align 16" [loop_imperfect.c:107]   --->   Operation 1429 'load' 'w_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1430 [1/1] (0.00ns)   --->   "%addr_in_addr_80 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_80" [loop_imperfect.c:108]   --->   Operation 1430 'getelementptr' 'addr_in_addr_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1431 [2/2] (2.66ns)   --->   "%addr_in_load_80 = load i32* %addr_in_addr_80, align 4" [loop_imperfect.c:108]   --->   Operation 1431 'load' 'addr_in_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln107_81 = zext i14 %add_ln106_77 to i64" [loop_imperfect.c:107]   --->   Operation 1432 'zext' 'zext_ln107_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1433 [1/1] (0.00ns)   --->   "%in_addr_81 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_81" [loop_imperfect.c:107]   --->   Operation 1433 'getelementptr' 'in_addr_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1434 [2/2] (2.66ns)   --->   "%in_load_81 = load i32* %in_addr_81, align 4" [loop_imperfect.c:107]   --->   Operation 1434 'load' 'in_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1435 [1/1] (0.00ns)   --->   "%w_addr_81 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_81" [loop_imperfect.c:107]   --->   Operation 1435 'getelementptr' 'w_addr_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1436 [2/2] (2.66ns)   --->   "%w_load_81 = load i32* %w_addr_81, align 4" [loop_imperfect.c:107]   --->   Operation 1436 'load' 'w_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1437 [1/1] (0.00ns)   --->   "%addr_in_addr_81 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_81" [loop_imperfect.c:108]   --->   Operation 1437 'getelementptr' 'addr_in_addr_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_42 : Operation 1438 [2/2] (2.66ns)   --->   "%addr_in_load_81 = load i32* %addr_in_addr_81, align 4" [loop_imperfect.c:108]   --->   Operation 1438 'load' 'addr_in_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1439 [1/1] (1.46ns)   --->   "%add_ln106_78 = add i14 82, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1439 'add' 'add_ln106_78' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1440 [1/1] (1.46ns)   --->   "%add_ln106_79 = add i14 83, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1440 'add' 'add_ln106_79' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.66>
ST_43 : Operation 1441 [2/2] (2.66ns)   --->   "%data_load_20 = load i32* %data_addr_20, align 4" [loop_imperfect.c:108]   --->   Operation 1441 'load' 'data_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1442 [1/2] (2.66ns)   --->   "%in_load_80 = load i32* %in_addr_80, align 16" [loop_imperfect.c:107]   --->   Operation 1442 'load' 'in_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1443 [1/2] (2.66ns)   --->   "%w_load_80 = load i32* %w_addr_80, align 16" [loop_imperfect.c:107]   --->   Operation 1443 'load' 'w_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1444 [1/2] (2.66ns)   --->   "%addr_in_load_80 = load i32* %addr_in_addr_80, align 4" [loop_imperfect.c:108]   --->   Operation 1444 'load' 'addr_in_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln108_80 = sext i32 %addr_in_load_80 to i64" [loop_imperfect.c:108]   --->   Operation 1445 'sext' 'sext_ln108_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1446 [1/1] (0.00ns)   --->   "%data_addr_80 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_80" [loop_imperfect.c:108]   --->   Operation 1446 'getelementptr' 'data_addr_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1447 [1/2] (2.66ns)   --->   "%in_load_81 = load i32* %in_addr_81, align 4" [loop_imperfect.c:107]   --->   Operation 1447 'load' 'in_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1448 [1/2] (2.66ns)   --->   "%w_load_81 = load i32* %w_addr_81, align 4" [loop_imperfect.c:107]   --->   Operation 1448 'load' 'w_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1449 [1/2] (2.66ns)   --->   "%addr_in_load_81 = load i32* %addr_in_addr_81, align 4" [loop_imperfect.c:108]   --->   Operation 1449 'load' 'addr_in_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln108_81 = sext i32 %addr_in_load_81 to i64" [loop_imperfect.c:108]   --->   Operation 1450 'sext' 'sext_ln108_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1451 [1/1] (0.00ns)   --->   "%data_addr_81 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_81" [loop_imperfect.c:108]   --->   Operation 1451 'getelementptr' 'data_addr_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln107_82 = zext i14 %add_ln106_78 to i64" [loop_imperfect.c:107]   --->   Operation 1452 'zext' 'zext_ln107_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1453 [1/1] (0.00ns)   --->   "%in_addr_82 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_82" [loop_imperfect.c:107]   --->   Operation 1453 'getelementptr' 'in_addr_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1454 [2/2] (2.66ns)   --->   "%in_load_82 = load i32* %in_addr_82, align 8" [loop_imperfect.c:107]   --->   Operation 1454 'load' 'in_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1455 [1/1] (0.00ns)   --->   "%w_addr_82 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_82" [loop_imperfect.c:107]   --->   Operation 1455 'getelementptr' 'w_addr_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1456 [2/2] (2.66ns)   --->   "%w_load_82 = load i32* %w_addr_82, align 8" [loop_imperfect.c:107]   --->   Operation 1456 'load' 'w_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1457 [1/1] (0.00ns)   --->   "%addr_in_addr_82 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_82" [loop_imperfect.c:108]   --->   Operation 1457 'getelementptr' 'addr_in_addr_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1458 [2/2] (2.66ns)   --->   "%addr_in_load_82 = load i32* %addr_in_addr_82, align 4" [loop_imperfect.c:108]   --->   Operation 1458 'load' 'addr_in_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln107_83 = zext i14 %add_ln106_79 to i64" [loop_imperfect.c:107]   --->   Operation 1459 'zext' 'zext_ln107_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1460 [1/1] (0.00ns)   --->   "%in_addr_83 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_83" [loop_imperfect.c:107]   --->   Operation 1460 'getelementptr' 'in_addr_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1461 [2/2] (2.66ns)   --->   "%in_load_83 = load i32* %in_addr_83, align 4" [loop_imperfect.c:107]   --->   Operation 1461 'load' 'in_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1462 [1/1] (0.00ns)   --->   "%w_addr_83 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_83" [loop_imperfect.c:107]   --->   Operation 1462 'getelementptr' 'w_addr_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1463 [2/2] (2.66ns)   --->   "%w_load_83 = load i32* %w_addr_83, align 4" [loop_imperfect.c:107]   --->   Operation 1463 'load' 'w_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1464 [1/1] (0.00ns)   --->   "%addr_in_addr_83 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_83" [loop_imperfect.c:108]   --->   Operation 1464 'getelementptr' 'addr_in_addr_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_43 : Operation 1465 [2/2] (2.66ns)   --->   "%addr_in_load_83 = load i32* %addr_in_addr_83, align 4" [loop_imperfect.c:108]   --->   Operation 1465 'load' 'addr_in_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1466 [1/1] (1.46ns)   --->   "%add_ln106_80 = add i14 84, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1466 'add' 'add_ln106_80' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1467 [1/1] (1.46ns)   --->   "%add_ln106_81 = add i14 85, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1467 'add' 'add_ln106_81' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.11>
ST_44 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_20)   --->   "%trunc_ln107_40 = trunc i32 %in_load_20 to i31" [loop_imperfect.c:107]   --->   Operation 1468 'trunc' 'trunc_ln107_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_20)   --->   "%trunc_ln107_41 = trunc i32 %w_load_20 to i31" [loop_imperfect.c:107]   --->   Operation 1469 'trunc' 'trunc_ln107_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_20)   --->   "%xor_ln108_20 = xor i31 %trunc_ln107_41, %trunc_ln107_40" [loop_imperfect.c:108]   --->   Operation 1470 'xor' 'xor_ln108_20' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_20)   --->   "%shl_ln108_19 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_20, i1 false)" [loop_imperfect.c:108]   --->   Operation 1471 'bitconcatenate' 'shl_ln108_19' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1472 [1/2] (2.66ns)   --->   "%data_load_20 = load i32* %data_addr_20, align 4" [loop_imperfect.c:108]   --->   Operation 1472 'load' 'data_load_20' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1473 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_20 = add nsw i32 %data_load_20, %shl_ln108_19" [loop_imperfect.c:108]   --->   Operation 1473 'add' 'add_ln108_20' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1474 [1/1] (2.66ns)   --->   "store i32 %add_ln108_20, i32* %data_addr_20, align 4" [loop_imperfect.c:108]   --->   Operation 1474 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1475 [1/2] (2.66ns)   --->   "%in_load_82 = load i32* %in_addr_82, align 8" [loop_imperfect.c:107]   --->   Operation 1475 'load' 'in_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1476 [1/2] (2.66ns)   --->   "%w_load_82 = load i32* %w_addr_82, align 8" [loop_imperfect.c:107]   --->   Operation 1476 'load' 'w_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1477 [1/2] (2.66ns)   --->   "%addr_in_load_82 = load i32* %addr_in_addr_82, align 4" [loop_imperfect.c:108]   --->   Operation 1477 'load' 'addr_in_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln108_82 = sext i32 %addr_in_load_82 to i64" [loop_imperfect.c:108]   --->   Operation 1478 'sext' 'sext_ln108_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1479 [1/1] (0.00ns)   --->   "%data_addr_82 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_82" [loop_imperfect.c:108]   --->   Operation 1479 'getelementptr' 'data_addr_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1480 [1/2] (2.66ns)   --->   "%in_load_83 = load i32* %in_addr_83, align 4" [loop_imperfect.c:107]   --->   Operation 1480 'load' 'in_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1481 [1/2] (2.66ns)   --->   "%w_load_83 = load i32* %w_addr_83, align 4" [loop_imperfect.c:107]   --->   Operation 1481 'load' 'w_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1482 [1/2] (2.66ns)   --->   "%addr_in_load_83 = load i32* %addr_in_addr_83, align 4" [loop_imperfect.c:108]   --->   Operation 1482 'load' 'addr_in_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln108_83 = sext i32 %addr_in_load_83 to i64" [loop_imperfect.c:108]   --->   Operation 1483 'sext' 'sext_ln108_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1484 [1/1] (0.00ns)   --->   "%data_addr_83 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_83" [loop_imperfect.c:108]   --->   Operation 1484 'getelementptr' 'data_addr_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln107_84 = zext i14 %add_ln106_80 to i64" [loop_imperfect.c:107]   --->   Operation 1485 'zext' 'zext_ln107_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1486 [1/1] (0.00ns)   --->   "%in_addr_84 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_84" [loop_imperfect.c:107]   --->   Operation 1486 'getelementptr' 'in_addr_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1487 [2/2] (2.66ns)   --->   "%in_load_84 = load i32* %in_addr_84, align 16" [loop_imperfect.c:107]   --->   Operation 1487 'load' 'in_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1488 [1/1] (0.00ns)   --->   "%w_addr_84 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_84" [loop_imperfect.c:107]   --->   Operation 1488 'getelementptr' 'w_addr_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1489 [2/2] (2.66ns)   --->   "%w_load_84 = load i32* %w_addr_84, align 16" [loop_imperfect.c:107]   --->   Operation 1489 'load' 'w_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1490 [1/1] (0.00ns)   --->   "%addr_in_addr_84 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_84" [loop_imperfect.c:108]   --->   Operation 1490 'getelementptr' 'addr_in_addr_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1491 [2/2] (2.66ns)   --->   "%addr_in_load_84 = load i32* %addr_in_addr_84, align 4" [loop_imperfect.c:108]   --->   Operation 1491 'load' 'addr_in_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln107_85 = zext i14 %add_ln106_81 to i64" [loop_imperfect.c:107]   --->   Operation 1492 'zext' 'zext_ln107_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1493 [1/1] (0.00ns)   --->   "%in_addr_85 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_85" [loop_imperfect.c:107]   --->   Operation 1493 'getelementptr' 'in_addr_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1494 [2/2] (2.66ns)   --->   "%in_load_85 = load i32* %in_addr_85, align 4" [loop_imperfect.c:107]   --->   Operation 1494 'load' 'in_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1495 [1/1] (0.00ns)   --->   "%w_addr_85 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_85" [loop_imperfect.c:107]   --->   Operation 1495 'getelementptr' 'w_addr_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1496 [2/2] (2.66ns)   --->   "%w_load_85 = load i32* %w_addr_85, align 4" [loop_imperfect.c:107]   --->   Operation 1496 'load' 'w_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1497 [1/1] (0.00ns)   --->   "%addr_in_addr_85 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_85" [loop_imperfect.c:108]   --->   Operation 1497 'getelementptr' 'addr_in_addr_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_44 : Operation 1498 [2/2] (2.66ns)   --->   "%addr_in_load_85 = load i32* %addr_in_addr_85, align 4" [loop_imperfect.c:108]   --->   Operation 1498 'load' 'addr_in_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1499 [1/1] (1.46ns)   --->   "%add_ln106_82 = add i14 86, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1499 'add' 'add_ln106_82' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1500 [1/1] (1.46ns)   --->   "%add_ln106_83 = add i14 87, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1500 'add' 'add_ln106_83' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.66>
ST_45 : Operation 1501 [2/2] (2.66ns)   --->   "%data_load_21 = load i32* %data_addr_21, align 4" [loop_imperfect.c:108]   --->   Operation 1501 'load' 'data_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1502 [1/2] (2.66ns)   --->   "%in_load_84 = load i32* %in_addr_84, align 16" [loop_imperfect.c:107]   --->   Operation 1502 'load' 'in_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1503 [1/2] (2.66ns)   --->   "%w_load_84 = load i32* %w_addr_84, align 16" [loop_imperfect.c:107]   --->   Operation 1503 'load' 'w_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1504 [1/2] (2.66ns)   --->   "%addr_in_load_84 = load i32* %addr_in_addr_84, align 4" [loop_imperfect.c:108]   --->   Operation 1504 'load' 'addr_in_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln108_84 = sext i32 %addr_in_load_84 to i64" [loop_imperfect.c:108]   --->   Operation 1505 'sext' 'sext_ln108_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1506 [1/1] (0.00ns)   --->   "%data_addr_84 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_84" [loop_imperfect.c:108]   --->   Operation 1506 'getelementptr' 'data_addr_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1507 [1/2] (2.66ns)   --->   "%in_load_85 = load i32* %in_addr_85, align 4" [loop_imperfect.c:107]   --->   Operation 1507 'load' 'in_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1508 [1/2] (2.66ns)   --->   "%w_load_85 = load i32* %w_addr_85, align 4" [loop_imperfect.c:107]   --->   Operation 1508 'load' 'w_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1509 [1/2] (2.66ns)   --->   "%addr_in_load_85 = load i32* %addr_in_addr_85, align 4" [loop_imperfect.c:108]   --->   Operation 1509 'load' 'addr_in_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln108_85 = sext i32 %addr_in_load_85 to i64" [loop_imperfect.c:108]   --->   Operation 1510 'sext' 'sext_ln108_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1511 [1/1] (0.00ns)   --->   "%data_addr_85 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_85" [loop_imperfect.c:108]   --->   Operation 1511 'getelementptr' 'data_addr_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln107_86 = zext i14 %add_ln106_82 to i64" [loop_imperfect.c:107]   --->   Operation 1512 'zext' 'zext_ln107_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1513 [1/1] (0.00ns)   --->   "%in_addr_86 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_86" [loop_imperfect.c:107]   --->   Operation 1513 'getelementptr' 'in_addr_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1514 [2/2] (2.66ns)   --->   "%in_load_86 = load i32* %in_addr_86, align 8" [loop_imperfect.c:107]   --->   Operation 1514 'load' 'in_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1515 [1/1] (0.00ns)   --->   "%w_addr_86 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_86" [loop_imperfect.c:107]   --->   Operation 1515 'getelementptr' 'w_addr_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1516 [2/2] (2.66ns)   --->   "%w_load_86 = load i32* %w_addr_86, align 8" [loop_imperfect.c:107]   --->   Operation 1516 'load' 'w_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1517 [1/1] (0.00ns)   --->   "%addr_in_addr_86 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_86" [loop_imperfect.c:108]   --->   Operation 1517 'getelementptr' 'addr_in_addr_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1518 [2/2] (2.66ns)   --->   "%addr_in_load_86 = load i32* %addr_in_addr_86, align 4" [loop_imperfect.c:108]   --->   Operation 1518 'load' 'addr_in_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln107_87 = zext i14 %add_ln106_83 to i64" [loop_imperfect.c:107]   --->   Operation 1519 'zext' 'zext_ln107_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1520 [1/1] (0.00ns)   --->   "%in_addr_87 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_87" [loop_imperfect.c:107]   --->   Operation 1520 'getelementptr' 'in_addr_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1521 [2/2] (2.66ns)   --->   "%in_load_87 = load i32* %in_addr_87, align 4" [loop_imperfect.c:107]   --->   Operation 1521 'load' 'in_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1522 [1/1] (0.00ns)   --->   "%w_addr_87 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_87" [loop_imperfect.c:107]   --->   Operation 1522 'getelementptr' 'w_addr_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1523 [2/2] (2.66ns)   --->   "%w_load_87 = load i32* %w_addr_87, align 4" [loop_imperfect.c:107]   --->   Operation 1523 'load' 'w_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1524 [1/1] (0.00ns)   --->   "%addr_in_addr_87 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_87" [loop_imperfect.c:108]   --->   Operation 1524 'getelementptr' 'addr_in_addr_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_45 : Operation 1525 [2/2] (2.66ns)   --->   "%addr_in_load_87 = load i32* %addr_in_addr_87, align 4" [loop_imperfect.c:108]   --->   Operation 1525 'load' 'addr_in_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1526 [1/1] (1.46ns)   --->   "%add_ln106_84 = add i14 88, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1526 'add' 'add_ln106_84' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1527 [1/1] (1.46ns)   --->   "%add_ln106_85 = add i14 89, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1527 'add' 'add_ln106_85' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.11>
ST_46 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_21)   --->   "%trunc_ln107_42 = trunc i32 %in_load_21 to i31" [loop_imperfect.c:107]   --->   Operation 1528 'trunc' 'trunc_ln107_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_21)   --->   "%trunc_ln107_43 = trunc i32 %w_load_21 to i31" [loop_imperfect.c:107]   --->   Operation 1529 'trunc' 'trunc_ln107_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_21)   --->   "%xor_ln108_21 = xor i31 %trunc_ln107_43, %trunc_ln107_42" [loop_imperfect.c:108]   --->   Operation 1530 'xor' 'xor_ln108_21' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_21)   --->   "%shl_ln108_20 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_21, i1 false)" [loop_imperfect.c:108]   --->   Operation 1531 'bitconcatenate' 'shl_ln108_20' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1532 [1/2] (2.66ns)   --->   "%data_load_21 = load i32* %data_addr_21, align 4" [loop_imperfect.c:108]   --->   Operation 1532 'load' 'data_load_21' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1533 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_21 = add nsw i32 %data_load_21, %shl_ln108_20" [loop_imperfect.c:108]   --->   Operation 1533 'add' 'add_ln108_21' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1534 [1/1] (2.66ns)   --->   "store i32 %add_ln108_21, i32* %data_addr_21, align 4" [loop_imperfect.c:108]   --->   Operation 1534 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1535 [1/2] (2.66ns)   --->   "%in_load_86 = load i32* %in_addr_86, align 8" [loop_imperfect.c:107]   --->   Operation 1535 'load' 'in_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1536 [1/2] (2.66ns)   --->   "%w_load_86 = load i32* %w_addr_86, align 8" [loop_imperfect.c:107]   --->   Operation 1536 'load' 'w_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1537 [1/2] (2.66ns)   --->   "%addr_in_load_86 = load i32* %addr_in_addr_86, align 4" [loop_imperfect.c:108]   --->   Operation 1537 'load' 'addr_in_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln108_86 = sext i32 %addr_in_load_86 to i64" [loop_imperfect.c:108]   --->   Operation 1538 'sext' 'sext_ln108_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1539 [1/1] (0.00ns)   --->   "%data_addr_86 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_86" [loop_imperfect.c:108]   --->   Operation 1539 'getelementptr' 'data_addr_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1540 [1/2] (2.66ns)   --->   "%in_load_87 = load i32* %in_addr_87, align 4" [loop_imperfect.c:107]   --->   Operation 1540 'load' 'in_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1541 [1/2] (2.66ns)   --->   "%w_load_87 = load i32* %w_addr_87, align 4" [loop_imperfect.c:107]   --->   Operation 1541 'load' 'w_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1542 [1/2] (2.66ns)   --->   "%addr_in_load_87 = load i32* %addr_in_addr_87, align 4" [loop_imperfect.c:108]   --->   Operation 1542 'load' 'addr_in_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln108_87 = sext i32 %addr_in_load_87 to i64" [loop_imperfect.c:108]   --->   Operation 1543 'sext' 'sext_ln108_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1544 [1/1] (0.00ns)   --->   "%data_addr_87 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_87" [loop_imperfect.c:108]   --->   Operation 1544 'getelementptr' 'data_addr_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln107_88 = zext i14 %add_ln106_84 to i64" [loop_imperfect.c:107]   --->   Operation 1545 'zext' 'zext_ln107_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1546 [1/1] (0.00ns)   --->   "%in_addr_88 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_88" [loop_imperfect.c:107]   --->   Operation 1546 'getelementptr' 'in_addr_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1547 [2/2] (2.66ns)   --->   "%in_load_88 = load i32* %in_addr_88, align 16" [loop_imperfect.c:107]   --->   Operation 1547 'load' 'in_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1548 [1/1] (0.00ns)   --->   "%w_addr_88 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_88" [loop_imperfect.c:107]   --->   Operation 1548 'getelementptr' 'w_addr_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1549 [2/2] (2.66ns)   --->   "%w_load_88 = load i32* %w_addr_88, align 16" [loop_imperfect.c:107]   --->   Operation 1549 'load' 'w_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1550 [1/1] (0.00ns)   --->   "%addr_in_addr_88 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_88" [loop_imperfect.c:108]   --->   Operation 1550 'getelementptr' 'addr_in_addr_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1551 [2/2] (2.66ns)   --->   "%addr_in_load_88 = load i32* %addr_in_addr_88, align 4" [loop_imperfect.c:108]   --->   Operation 1551 'load' 'addr_in_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln107_89 = zext i14 %add_ln106_85 to i64" [loop_imperfect.c:107]   --->   Operation 1552 'zext' 'zext_ln107_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1553 [1/1] (0.00ns)   --->   "%in_addr_89 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_89" [loop_imperfect.c:107]   --->   Operation 1553 'getelementptr' 'in_addr_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1554 [2/2] (2.66ns)   --->   "%in_load_89 = load i32* %in_addr_89, align 4" [loop_imperfect.c:107]   --->   Operation 1554 'load' 'in_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1555 [1/1] (0.00ns)   --->   "%w_addr_89 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_89" [loop_imperfect.c:107]   --->   Operation 1555 'getelementptr' 'w_addr_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1556 [2/2] (2.66ns)   --->   "%w_load_89 = load i32* %w_addr_89, align 4" [loop_imperfect.c:107]   --->   Operation 1556 'load' 'w_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1557 [1/1] (0.00ns)   --->   "%addr_in_addr_89 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_89" [loop_imperfect.c:108]   --->   Operation 1557 'getelementptr' 'addr_in_addr_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_46 : Operation 1558 [2/2] (2.66ns)   --->   "%addr_in_load_89 = load i32* %addr_in_addr_89, align 4" [loop_imperfect.c:108]   --->   Operation 1558 'load' 'addr_in_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1559 [1/1] (1.46ns)   --->   "%add_ln106_86 = add i14 90, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1559 'add' 'add_ln106_86' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1560 [1/1] (1.46ns)   --->   "%add_ln106_87 = add i14 91, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1560 'add' 'add_ln106_87' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.66>
ST_47 : Operation 1561 [2/2] (2.66ns)   --->   "%data_load_22 = load i32* %data_addr_22, align 4" [loop_imperfect.c:108]   --->   Operation 1561 'load' 'data_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1562 [1/2] (2.66ns)   --->   "%in_load_88 = load i32* %in_addr_88, align 16" [loop_imperfect.c:107]   --->   Operation 1562 'load' 'in_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1563 [1/2] (2.66ns)   --->   "%w_load_88 = load i32* %w_addr_88, align 16" [loop_imperfect.c:107]   --->   Operation 1563 'load' 'w_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1564 [1/2] (2.66ns)   --->   "%addr_in_load_88 = load i32* %addr_in_addr_88, align 4" [loop_imperfect.c:108]   --->   Operation 1564 'load' 'addr_in_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln108_88 = sext i32 %addr_in_load_88 to i64" [loop_imperfect.c:108]   --->   Operation 1565 'sext' 'sext_ln108_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1566 [1/1] (0.00ns)   --->   "%data_addr_88 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_88" [loop_imperfect.c:108]   --->   Operation 1566 'getelementptr' 'data_addr_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1567 [1/2] (2.66ns)   --->   "%in_load_89 = load i32* %in_addr_89, align 4" [loop_imperfect.c:107]   --->   Operation 1567 'load' 'in_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1568 [1/2] (2.66ns)   --->   "%w_load_89 = load i32* %w_addr_89, align 4" [loop_imperfect.c:107]   --->   Operation 1568 'load' 'w_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1569 [1/2] (2.66ns)   --->   "%addr_in_load_89 = load i32* %addr_in_addr_89, align 4" [loop_imperfect.c:108]   --->   Operation 1569 'load' 'addr_in_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln108_89 = sext i32 %addr_in_load_89 to i64" [loop_imperfect.c:108]   --->   Operation 1570 'sext' 'sext_ln108_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1571 [1/1] (0.00ns)   --->   "%data_addr_89 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_89" [loop_imperfect.c:108]   --->   Operation 1571 'getelementptr' 'data_addr_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln107_90 = zext i14 %add_ln106_86 to i64" [loop_imperfect.c:107]   --->   Operation 1572 'zext' 'zext_ln107_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1573 [1/1] (0.00ns)   --->   "%in_addr_90 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_90" [loop_imperfect.c:107]   --->   Operation 1573 'getelementptr' 'in_addr_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1574 [2/2] (2.66ns)   --->   "%in_load_90 = load i32* %in_addr_90, align 8" [loop_imperfect.c:107]   --->   Operation 1574 'load' 'in_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1575 [1/1] (0.00ns)   --->   "%w_addr_90 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_90" [loop_imperfect.c:107]   --->   Operation 1575 'getelementptr' 'w_addr_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1576 [2/2] (2.66ns)   --->   "%w_load_90 = load i32* %w_addr_90, align 8" [loop_imperfect.c:107]   --->   Operation 1576 'load' 'w_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1577 [1/1] (0.00ns)   --->   "%addr_in_addr_90 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_90" [loop_imperfect.c:108]   --->   Operation 1577 'getelementptr' 'addr_in_addr_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1578 [2/2] (2.66ns)   --->   "%addr_in_load_90 = load i32* %addr_in_addr_90, align 4" [loop_imperfect.c:108]   --->   Operation 1578 'load' 'addr_in_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln107_91 = zext i14 %add_ln106_87 to i64" [loop_imperfect.c:107]   --->   Operation 1579 'zext' 'zext_ln107_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1580 [1/1] (0.00ns)   --->   "%in_addr_91 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_91" [loop_imperfect.c:107]   --->   Operation 1580 'getelementptr' 'in_addr_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1581 [2/2] (2.66ns)   --->   "%in_load_91 = load i32* %in_addr_91, align 4" [loop_imperfect.c:107]   --->   Operation 1581 'load' 'in_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1582 [1/1] (0.00ns)   --->   "%w_addr_91 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_91" [loop_imperfect.c:107]   --->   Operation 1582 'getelementptr' 'w_addr_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1583 [2/2] (2.66ns)   --->   "%w_load_91 = load i32* %w_addr_91, align 4" [loop_imperfect.c:107]   --->   Operation 1583 'load' 'w_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1584 [1/1] (0.00ns)   --->   "%addr_in_addr_91 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_91" [loop_imperfect.c:108]   --->   Operation 1584 'getelementptr' 'addr_in_addr_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 1585 [2/2] (2.66ns)   --->   "%addr_in_load_91 = load i32* %addr_in_addr_91, align 4" [loop_imperfect.c:108]   --->   Operation 1585 'load' 'addr_in_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1586 [1/1] (1.46ns)   --->   "%add_ln106_88 = add i14 92, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1586 'add' 'add_ln106_88' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1587 [1/1] (1.46ns)   --->   "%add_ln106_89 = add i14 93, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1587 'add' 'add_ln106_89' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.11>
ST_48 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_22)   --->   "%trunc_ln107_44 = trunc i32 %in_load_22 to i31" [loop_imperfect.c:107]   --->   Operation 1588 'trunc' 'trunc_ln107_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_22)   --->   "%trunc_ln107_45 = trunc i32 %w_load_22 to i31" [loop_imperfect.c:107]   --->   Operation 1589 'trunc' 'trunc_ln107_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_22)   --->   "%xor_ln108_22 = xor i31 %trunc_ln107_45, %trunc_ln107_44" [loop_imperfect.c:108]   --->   Operation 1590 'xor' 'xor_ln108_22' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_22)   --->   "%shl_ln108_21 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_22, i1 false)" [loop_imperfect.c:108]   --->   Operation 1591 'bitconcatenate' 'shl_ln108_21' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1592 [1/2] (2.66ns)   --->   "%data_load_22 = load i32* %data_addr_22, align 4" [loop_imperfect.c:108]   --->   Operation 1592 'load' 'data_load_22' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1593 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_22 = add nsw i32 %data_load_22, %shl_ln108_21" [loop_imperfect.c:108]   --->   Operation 1593 'add' 'add_ln108_22' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1594 [1/1] (2.66ns)   --->   "store i32 %add_ln108_22, i32* %data_addr_22, align 4" [loop_imperfect.c:108]   --->   Operation 1594 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1595 [1/2] (2.66ns)   --->   "%in_load_90 = load i32* %in_addr_90, align 8" [loop_imperfect.c:107]   --->   Operation 1595 'load' 'in_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1596 [1/2] (2.66ns)   --->   "%w_load_90 = load i32* %w_addr_90, align 8" [loop_imperfect.c:107]   --->   Operation 1596 'load' 'w_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1597 [1/2] (2.66ns)   --->   "%addr_in_load_90 = load i32* %addr_in_addr_90, align 4" [loop_imperfect.c:108]   --->   Operation 1597 'load' 'addr_in_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln108_90 = sext i32 %addr_in_load_90 to i64" [loop_imperfect.c:108]   --->   Operation 1598 'sext' 'sext_ln108_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1599 [1/1] (0.00ns)   --->   "%data_addr_90 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_90" [loop_imperfect.c:108]   --->   Operation 1599 'getelementptr' 'data_addr_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1600 [1/2] (2.66ns)   --->   "%in_load_91 = load i32* %in_addr_91, align 4" [loop_imperfect.c:107]   --->   Operation 1600 'load' 'in_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1601 [1/2] (2.66ns)   --->   "%w_load_91 = load i32* %w_addr_91, align 4" [loop_imperfect.c:107]   --->   Operation 1601 'load' 'w_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1602 [1/2] (2.66ns)   --->   "%addr_in_load_91 = load i32* %addr_in_addr_91, align 4" [loop_imperfect.c:108]   --->   Operation 1602 'load' 'addr_in_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln108_91 = sext i32 %addr_in_load_91 to i64" [loop_imperfect.c:108]   --->   Operation 1603 'sext' 'sext_ln108_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1604 [1/1] (0.00ns)   --->   "%data_addr_91 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_91" [loop_imperfect.c:108]   --->   Operation 1604 'getelementptr' 'data_addr_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln107_92 = zext i14 %add_ln106_88 to i64" [loop_imperfect.c:107]   --->   Operation 1605 'zext' 'zext_ln107_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1606 [1/1] (0.00ns)   --->   "%in_addr_92 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_92" [loop_imperfect.c:107]   --->   Operation 1606 'getelementptr' 'in_addr_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1607 [2/2] (2.66ns)   --->   "%in_load_92 = load i32* %in_addr_92, align 16" [loop_imperfect.c:107]   --->   Operation 1607 'load' 'in_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1608 [1/1] (0.00ns)   --->   "%w_addr_92 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_92" [loop_imperfect.c:107]   --->   Operation 1608 'getelementptr' 'w_addr_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1609 [2/2] (2.66ns)   --->   "%w_load_92 = load i32* %w_addr_92, align 16" [loop_imperfect.c:107]   --->   Operation 1609 'load' 'w_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1610 [1/1] (0.00ns)   --->   "%addr_in_addr_92 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_92" [loop_imperfect.c:108]   --->   Operation 1610 'getelementptr' 'addr_in_addr_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1611 [2/2] (2.66ns)   --->   "%addr_in_load_92 = load i32* %addr_in_addr_92, align 4" [loop_imperfect.c:108]   --->   Operation 1611 'load' 'addr_in_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln107_93 = zext i14 %add_ln106_89 to i64" [loop_imperfect.c:107]   --->   Operation 1612 'zext' 'zext_ln107_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1613 [1/1] (0.00ns)   --->   "%in_addr_93 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_93" [loop_imperfect.c:107]   --->   Operation 1613 'getelementptr' 'in_addr_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1614 [2/2] (2.66ns)   --->   "%in_load_93 = load i32* %in_addr_93, align 4" [loop_imperfect.c:107]   --->   Operation 1614 'load' 'in_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1615 [1/1] (0.00ns)   --->   "%w_addr_93 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_93" [loop_imperfect.c:107]   --->   Operation 1615 'getelementptr' 'w_addr_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1616 [2/2] (2.66ns)   --->   "%w_load_93 = load i32* %w_addr_93, align 4" [loop_imperfect.c:107]   --->   Operation 1616 'load' 'w_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1617 [1/1] (0.00ns)   --->   "%addr_in_addr_93 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_93" [loop_imperfect.c:108]   --->   Operation 1617 'getelementptr' 'addr_in_addr_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 1618 [2/2] (2.66ns)   --->   "%addr_in_load_93 = load i32* %addr_in_addr_93, align 4" [loop_imperfect.c:108]   --->   Operation 1618 'load' 'addr_in_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1619 [1/1] (1.46ns)   --->   "%add_ln106_90 = add i14 94, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1619 'add' 'add_ln106_90' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1620 [1/1] (1.46ns)   --->   "%add_ln106_91 = add i14 95, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1620 'add' 'add_ln106_91' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.66>
ST_49 : Operation 1621 [2/2] (2.66ns)   --->   "%data_load_23 = load i32* %data_addr_23, align 4" [loop_imperfect.c:108]   --->   Operation 1621 'load' 'data_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1622 [1/2] (2.66ns)   --->   "%in_load_92 = load i32* %in_addr_92, align 16" [loop_imperfect.c:107]   --->   Operation 1622 'load' 'in_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1623 [1/2] (2.66ns)   --->   "%w_load_92 = load i32* %w_addr_92, align 16" [loop_imperfect.c:107]   --->   Operation 1623 'load' 'w_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1624 [1/2] (2.66ns)   --->   "%addr_in_load_92 = load i32* %addr_in_addr_92, align 4" [loop_imperfect.c:108]   --->   Operation 1624 'load' 'addr_in_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln108_92 = sext i32 %addr_in_load_92 to i64" [loop_imperfect.c:108]   --->   Operation 1625 'sext' 'sext_ln108_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1626 [1/1] (0.00ns)   --->   "%data_addr_92 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_92" [loop_imperfect.c:108]   --->   Operation 1626 'getelementptr' 'data_addr_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1627 [1/2] (2.66ns)   --->   "%in_load_93 = load i32* %in_addr_93, align 4" [loop_imperfect.c:107]   --->   Operation 1627 'load' 'in_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1628 [1/2] (2.66ns)   --->   "%w_load_93 = load i32* %w_addr_93, align 4" [loop_imperfect.c:107]   --->   Operation 1628 'load' 'w_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1629 [1/2] (2.66ns)   --->   "%addr_in_load_93 = load i32* %addr_in_addr_93, align 4" [loop_imperfect.c:108]   --->   Operation 1629 'load' 'addr_in_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln108_93 = sext i32 %addr_in_load_93 to i64" [loop_imperfect.c:108]   --->   Operation 1630 'sext' 'sext_ln108_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1631 [1/1] (0.00ns)   --->   "%data_addr_93 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_93" [loop_imperfect.c:108]   --->   Operation 1631 'getelementptr' 'data_addr_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln107_94 = zext i14 %add_ln106_90 to i64" [loop_imperfect.c:107]   --->   Operation 1632 'zext' 'zext_ln107_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1633 [1/1] (0.00ns)   --->   "%in_addr_94 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_94" [loop_imperfect.c:107]   --->   Operation 1633 'getelementptr' 'in_addr_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1634 [2/2] (2.66ns)   --->   "%in_load_94 = load i32* %in_addr_94, align 8" [loop_imperfect.c:107]   --->   Operation 1634 'load' 'in_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1635 [1/1] (0.00ns)   --->   "%w_addr_94 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_94" [loop_imperfect.c:107]   --->   Operation 1635 'getelementptr' 'w_addr_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1636 [2/2] (2.66ns)   --->   "%w_load_94 = load i32* %w_addr_94, align 8" [loop_imperfect.c:107]   --->   Operation 1636 'load' 'w_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1637 [1/1] (0.00ns)   --->   "%addr_in_addr_94 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_94" [loop_imperfect.c:108]   --->   Operation 1637 'getelementptr' 'addr_in_addr_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1638 [2/2] (2.66ns)   --->   "%addr_in_load_94 = load i32* %addr_in_addr_94, align 4" [loop_imperfect.c:108]   --->   Operation 1638 'load' 'addr_in_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln107_95 = zext i14 %add_ln106_91 to i64" [loop_imperfect.c:107]   --->   Operation 1639 'zext' 'zext_ln107_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1640 [1/1] (0.00ns)   --->   "%in_addr_95 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_95" [loop_imperfect.c:107]   --->   Operation 1640 'getelementptr' 'in_addr_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1641 [2/2] (2.66ns)   --->   "%in_load_95 = load i32* %in_addr_95, align 4" [loop_imperfect.c:107]   --->   Operation 1641 'load' 'in_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1642 [1/1] (0.00ns)   --->   "%w_addr_95 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_95" [loop_imperfect.c:107]   --->   Operation 1642 'getelementptr' 'w_addr_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1643 [2/2] (2.66ns)   --->   "%w_load_95 = load i32* %w_addr_95, align 4" [loop_imperfect.c:107]   --->   Operation 1643 'load' 'w_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1644 [1/1] (0.00ns)   --->   "%addr_in_addr_95 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_95" [loop_imperfect.c:108]   --->   Operation 1644 'getelementptr' 'addr_in_addr_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_49 : Operation 1645 [2/2] (2.66ns)   --->   "%addr_in_load_95 = load i32* %addr_in_addr_95, align 4" [loop_imperfect.c:108]   --->   Operation 1645 'load' 'addr_in_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1646 [1/1] (1.46ns)   --->   "%add_ln106_92 = add i14 96, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1646 'add' 'add_ln106_92' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1647 [1/1] (1.46ns)   --->   "%add_ln106_93 = add i14 97, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1647 'add' 'add_ln106_93' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.11>
ST_50 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_23)   --->   "%trunc_ln107_46 = trunc i32 %in_load_23 to i31" [loop_imperfect.c:107]   --->   Operation 1648 'trunc' 'trunc_ln107_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_23)   --->   "%trunc_ln107_47 = trunc i32 %w_load_23 to i31" [loop_imperfect.c:107]   --->   Operation 1649 'trunc' 'trunc_ln107_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_23)   --->   "%xor_ln108_23 = xor i31 %trunc_ln107_47, %trunc_ln107_46" [loop_imperfect.c:108]   --->   Operation 1650 'xor' 'xor_ln108_23' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_23)   --->   "%shl_ln108_22 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_23, i1 false)" [loop_imperfect.c:108]   --->   Operation 1651 'bitconcatenate' 'shl_ln108_22' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1652 [1/2] (2.66ns)   --->   "%data_load_23 = load i32* %data_addr_23, align 4" [loop_imperfect.c:108]   --->   Operation 1652 'load' 'data_load_23' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1653 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_23 = add nsw i32 %data_load_23, %shl_ln108_22" [loop_imperfect.c:108]   --->   Operation 1653 'add' 'add_ln108_23' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1654 [1/1] (2.66ns)   --->   "store i32 %add_ln108_23, i32* %data_addr_23, align 4" [loop_imperfect.c:108]   --->   Operation 1654 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1655 [1/2] (2.66ns)   --->   "%in_load_94 = load i32* %in_addr_94, align 8" [loop_imperfect.c:107]   --->   Operation 1655 'load' 'in_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1656 [1/2] (2.66ns)   --->   "%w_load_94 = load i32* %w_addr_94, align 8" [loop_imperfect.c:107]   --->   Operation 1656 'load' 'w_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1657 [1/2] (2.66ns)   --->   "%addr_in_load_94 = load i32* %addr_in_addr_94, align 4" [loop_imperfect.c:108]   --->   Operation 1657 'load' 'addr_in_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln108_94 = sext i32 %addr_in_load_94 to i64" [loop_imperfect.c:108]   --->   Operation 1658 'sext' 'sext_ln108_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1659 [1/1] (0.00ns)   --->   "%data_addr_94 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_94" [loop_imperfect.c:108]   --->   Operation 1659 'getelementptr' 'data_addr_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1660 [1/2] (2.66ns)   --->   "%in_load_95 = load i32* %in_addr_95, align 4" [loop_imperfect.c:107]   --->   Operation 1660 'load' 'in_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1661 [1/2] (2.66ns)   --->   "%w_load_95 = load i32* %w_addr_95, align 4" [loop_imperfect.c:107]   --->   Operation 1661 'load' 'w_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1662 [1/2] (2.66ns)   --->   "%addr_in_load_95 = load i32* %addr_in_addr_95, align 4" [loop_imperfect.c:108]   --->   Operation 1662 'load' 'addr_in_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln108_95 = sext i32 %addr_in_load_95 to i64" [loop_imperfect.c:108]   --->   Operation 1663 'sext' 'sext_ln108_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1664 [1/1] (0.00ns)   --->   "%data_addr_95 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_95" [loop_imperfect.c:108]   --->   Operation 1664 'getelementptr' 'data_addr_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln107_96 = zext i14 %add_ln106_92 to i64" [loop_imperfect.c:107]   --->   Operation 1665 'zext' 'zext_ln107_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1666 [1/1] (0.00ns)   --->   "%in_addr_96 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_96" [loop_imperfect.c:107]   --->   Operation 1666 'getelementptr' 'in_addr_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1667 [2/2] (2.66ns)   --->   "%in_load_96 = load i32* %in_addr_96, align 16" [loop_imperfect.c:107]   --->   Operation 1667 'load' 'in_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1668 [1/1] (0.00ns)   --->   "%w_addr_96 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_96" [loop_imperfect.c:107]   --->   Operation 1668 'getelementptr' 'w_addr_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1669 [2/2] (2.66ns)   --->   "%w_load_96 = load i32* %w_addr_96, align 16" [loop_imperfect.c:107]   --->   Operation 1669 'load' 'w_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1670 [1/1] (0.00ns)   --->   "%addr_in_addr_96 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_96" [loop_imperfect.c:108]   --->   Operation 1670 'getelementptr' 'addr_in_addr_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1671 [2/2] (2.66ns)   --->   "%addr_in_load_96 = load i32* %addr_in_addr_96, align 4" [loop_imperfect.c:108]   --->   Operation 1671 'load' 'addr_in_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln107_97 = zext i14 %add_ln106_93 to i64" [loop_imperfect.c:107]   --->   Operation 1672 'zext' 'zext_ln107_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1673 [1/1] (0.00ns)   --->   "%in_addr_97 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_97" [loop_imperfect.c:107]   --->   Operation 1673 'getelementptr' 'in_addr_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1674 [2/2] (2.66ns)   --->   "%in_load_97 = load i32* %in_addr_97, align 4" [loop_imperfect.c:107]   --->   Operation 1674 'load' 'in_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1675 [1/1] (0.00ns)   --->   "%w_addr_97 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_97" [loop_imperfect.c:107]   --->   Operation 1675 'getelementptr' 'w_addr_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1676 [2/2] (2.66ns)   --->   "%w_load_97 = load i32* %w_addr_97, align 4" [loop_imperfect.c:107]   --->   Operation 1676 'load' 'w_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1677 [1/1] (0.00ns)   --->   "%addr_in_addr_97 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_97" [loop_imperfect.c:108]   --->   Operation 1677 'getelementptr' 'addr_in_addr_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_50 : Operation 1678 [2/2] (2.66ns)   --->   "%addr_in_load_97 = load i32* %addr_in_addr_97, align 4" [loop_imperfect.c:108]   --->   Operation 1678 'load' 'addr_in_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1679 [1/1] (1.46ns)   --->   "%add_ln106_94 = add i14 98, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1679 'add' 'add_ln106_94' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1680 [1/1] (1.46ns)   --->   "%add_ln106_95 = add i14 99, %phi_mul" [loop_imperfect.c:106]   --->   Operation 1680 'add' 'add_ln106_95' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.66>
ST_51 : Operation 1681 [2/2] (2.66ns)   --->   "%data_load_24 = load i32* %data_addr_24, align 4" [loop_imperfect.c:108]   --->   Operation 1681 'load' 'data_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1682 [1/2] (2.66ns)   --->   "%in_load_96 = load i32* %in_addr_96, align 16" [loop_imperfect.c:107]   --->   Operation 1682 'load' 'in_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1683 [1/2] (2.66ns)   --->   "%w_load_96 = load i32* %w_addr_96, align 16" [loop_imperfect.c:107]   --->   Operation 1683 'load' 'w_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1684 [1/2] (2.66ns)   --->   "%addr_in_load_96 = load i32* %addr_in_addr_96, align 4" [loop_imperfect.c:108]   --->   Operation 1684 'load' 'addr_in_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln108_96 = sext i32 %addr_in_load_96 to i64" [loop_imperfect.c:108]   --->   Operation 1685 'sext' 'sext_ln108_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1686 [1/1] (0.00ns)   --->   "%data_addr_96 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_96" [loop_imperfect.c:108]   --->   Operation 1686 'getelementptr' 'data_addr_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1687 [1/2] (2.66ns)   --->   "%in_load_97 = load i32* %in_addr_97, align 4" [loop_imperfect.c:107]   --->   Operation 1687 'load' 'in_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1688 [1/2] (2.66ns)   --->   "%w_load_97 = load i32* %w_addr_97, align 4" [loop_imperfect.c:107]   --->   Operation 1688 'load' 'w_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1689 [1/2] (2.66ns)   --->   "%addr_in_load_97 = load i32* %addr_in_addr_97, align 4" [loop_imperfect.c:108]   --->   Operation 1689 'load' 'addr_in_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln108_97 = sext i32 %addr_in_load_97 to i64" [loop_imperfect.c:108]   --->   Operation 1690 'sext' 'sext_ln108_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1691 [1/1] (0.00ns)   --->   "%data_addr_97 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_97" [loop_imperfect.c:108]   --->   Operation 1691 'getelementptr' 'data_addr_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln107_98 = zext i14 %add_ln106_94 to i64" [loop_imperfect.c:107]   --->   Operation 1692 'zext' 'zext_ln107_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1693 [1/1] (0.00ns)   --->   "%in_addr_98 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_98" [loop_imperfect.c:107]   --->   Operation 1693 'getelementptr' 'in_addr_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1694 [2/2] (2.66ns)   --->   "%in_load_98 = load i32* %in_addr_98, align 8" [loop_imperfect.c:107]   --->   Operation 1694 'load' 'in_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1695 [1/1] (0.00ns)   --->   "%w_addr_98 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_98" [loop_imperfect.c:107]   --->   Operation 1695 'getelementptr' 'w_addr_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1696 [2/2] (2.66ns)   --->   "%w_load_98 = load i32* %w_addr_98, align 8" [loop_imperfect.c:107]   --->   Operation 1696 'load' 'w_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1697 [1/1] (0.00ns)   --->   "%addr_in_addr_98 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_98" [loop_imperfect.c:108]   --->   Operation 1697 'getelementptr' 'addr_in_addr_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1698 [2/2] (2.66ns)   --->   "%addr_in_load_98 = load i32* %addr_in_addr_98, align 4" [loop_imperfect.c:108]   --->   Operation 1698 'load' 'addr_in_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln107_99 = zext i14 %add_ln106_95 to i64" [loop_imperfect.c:107]   --->   Operation 1699 'zext' 'zext_ln107_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1700 [1/1] (0.00ns)   --->   "%in_addr_99 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_99" [loop_imperfect.c:107]   --->   Operation 1700 'getelementptr' 'in_addr_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1701 [2/2] (2.66ns)   --->   "%in_load_99 = load i32* %in_addr_99, align 4" [loop_imperfect.c:107]   --->   Operation 1701 'load' 'in_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1702 [1/1] (0.00ns)   --->   "%w_addr_99 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_99" [loop_imperfect.c:107]   --->   Operation 1702 'getelementptr' 'w_addr_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1703 [2/2] (2.66ns)   --->   "%w_load_99 = load i32* %w_addr_99, align 4" [loop_imperfect.c:107]   --->   Operation 1703 'load' 'w_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1704 [1/1] (0.00ns)   --->   "%addr_in_addr_99 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_99" [loop_imperfect.c:108]   --->   Operation 1704 'getelementptr' 'addr_in_addr_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_51 : Operation 1705 [2/2] (2.66ns)   --->   "%addr_in_load_99 = load i32* %addr_in_addr_99, align 4" [loop_imperfect.c:108]   --->   Operation 1705 'load' 'addr_in_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 7.11>
ST_52 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_24)   --->   "%trunc_ln107_48 = trunc i32 %in_load_24 to i31" [loop_imperfect.c:107]   --->   Operation 1706 'trunc' 'trunc_ln107_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_24)   --->   "%trunc_ln107_49 = trunc i32 %w_load_24 to i31" [loop_imperfect.c:107]   --->   Operation 1707 'trunc' 'trunc_ln107_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_24)   --->   "%xor_ln108_24 = xor i31 %trunc_ln107_49, %trunc_ln107_48" [loop_imperfect.c:108]   --->   Operation 1708 'xor' 'xor_ln108_24' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_24)   --->   "%shl_ln108_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_24, i1 false)" [loop_imperfect.c:108]   --->   Operation 1709 'bitconcatenate' 'shl_ln108_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1710 [1/2] (2.66ns)   --->   "%data_load_24 = load i32* %data_addr_24, align 4" [loop_imperfect.c:108]   --->   Operation 1710 'load' 'data_load_24' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1711 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_24 = add nsw i32 %data_load_24, %shl_ln108_23" [loop_imperfect.c:108]   --->   Operation 1711 'add' 'add_ln108_24' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1712 [1/1] (2.66ns)   --->   "store i32 %add_ln108_24, i32* %data_addr_24, align 4" [loop_imperfect.c:108]   --->   Operation 1712 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1713 [1/2] (2.66ns)   --->   "%in_load_98 = load i32* %in_addr_98, align 8" [loop_imperfect.c:107]   --->   Operation 1713 'load' 'in_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1714 [1/2] (2.66ns)   --->   "%w_load_98 = load i32* %w_addr_98, align 8" [loop_imperfect.c:107]   --->   Operation 1714 'load' 'w_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1715 [1/2] (2.66ns)   --->   "%addr_in_load_98 = load i32* %addr_in_addr_98, align 4" [loop_imperfect.c:108]   --->   Operation 1715 'load' 'addr_in_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln108_98 = sext i32 %addr_in_load_98 to i64" [loop_imperfect.c:108]   --->   Operation 1716 'sext' 'sext_ln108_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1717 [1/1] (0.00ns)   --->   "%data_addr_98 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_98" [loop_imperfect.c:108]   --->   Operation 1717 'getelementptr' 'data_addr_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1718 [1/2] (2.66ns)   --->   "%in_load_99 = load i32* %in_addr_99, align 4" [loop_imperfect.c:107]   --->   Operation 1718 'load' 'in_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1719 [1/2] (2.66ns)   --->   "%w_load_99 = load i32* %w_addr_99, align 4" [loop_imperfect.c:107]   --->   Operation 1719 'load' 'w_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1720 [1/2] (2.66ns)   --->   "%addr_in_load_99 = load i32* %addr_in_addr_99, align 4" [loop_imperfect.c:108]   --->   Operation 1720 'load' 'addr_in_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln108_99 = sext i32 %addr_in_load_99 to i64" [loop_imperfect.c:108]   --->   Operation 1721 'sext' 'sext_ln108_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_52 : Operation 1722 [1/1] (0.00ns)   --->   "%data_addr_99 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_99" [loop_imperfect.c:108]   --->   Operation 1722 'getelementptr' 'data_addr_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 2.66>
ST_53 : Operation 1723 [2/2] (2.66ns)   --->   "%data_load_25 = load i32* %data_addr_25, align 4" [loop_imperfect.c:108]   --->   Operation 1723 'load' 'data_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 54 <SV = 53> <Delay = 7.11>
ST_54 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_25)   --->   "%trunc_ln107_50 = trunc i32 %in_load_25 to i31" [loop_imperfect.c:107]   --->   Operation 1724 'trunc' 'trunc_ln107_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_54 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_25)   --->   "%trunc_ln107_51 = trunc i32 %w_load_25 to i31" [loop_imperfect.c:107]   --->   Operation 1725 'trunc' 'trunc_ln107_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_54 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_25)   --->   "%xor_ln108_25 = xor i31 %trunc_ln107_51, %trunc_ln107_50" [loop_imperfect.c:108]   --->   Operation 1726 'xor' 'xor_ln108_25' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_25)   --->   "%shl_ln108_24 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_25, i1 false)" [loop_imperfect.c:108]   --->   Operation 1727 'bitconcatenate' 'shl_ln108_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_54 : Operation 1728 [1/2] (2.66ns)   --->   "%data_load_25 = load i32* %data_addr_25, align 4" [loop_imperfect.c:108]   --->   Operation 1728 'load' 'data_load_25' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 1729 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_25 = add nsw i32 %data_load_25, %shl_ln108_24" [loop_imperfect.c:108]   --->   Operation 1729 'add' 'add_ln108_25' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1730 [1/1] (2.66ns)   --->   "store i32 %add_ln108_25, i32* %data_addr_25, align 4" [loop_imperfect.c:108]   --->   Operation 1730 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 55 <SV = 54> <Delay = 2.66>
ST_55 : Operation 1731 [2/2] (2.66ns)   --->   "%data_load_26 = load i32* %data_addr_26, align 4" [loop_imperfect.c:108]   --->   Operation 1731 'load' 'data_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 56 <SV = 55> <Delay = 7.11>
ST_56 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_26)   --->   "%trunc_ln107_52 = trunc i32 %in_load_26 to i31" [loop_imperfect.c:107]   --->   Operation 1732 'trunc' 'trunc_ln107_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_56 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_26)   --->   "%trunc_ln107_53 = trunc i32 %w_load_26 to i31" [loop_imperfect.c:107]   --->   Operation 1733 'trunc' 'trunc_ln107_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_56 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_26)   --->   "%xor_ln108_26 = xor i31 %trunc_ln107_53, %trunc_ln107_52" [loop_imperfect.c:108]   --->   Operation 1734 'xor' 'xor_ln108_26' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_26)   --->   "%shl_ln108_25 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_26, i1 false)" [loop_imperfect.c:108]   --->   Operation 1735 'bitconcatenate' 'shl_ln108_25' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_56 : Operation 1736 [1/2] (2.66ns)   --->   "%data_load_26 = load i32* %data_addr_26, align 4" [loop_imperfect.c:108]   --->   Operation 1736 'load' 'data_load_26' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 1737 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_26 = add nsw i32 %data_load_26, %shl_ln108_25" [loop_imperfect.c:108]   --->   Operation 1737 'add' 'add_ln108_26' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1738 [1/1] (2.66ns)   --->   "store i32 %add_ln108_26, i32* %data_addr_26, align 4" [loop_imperfect.c:108]   --->   Operation 1738 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 57 <SV = 56> <Delay = 2.66>
ST_57 : Operation 1739 [2/2] (2.66ns)   --->   "%data_load_27 = load i32* %data_addr_27, align 4" [loop_imperfect.c:108]   --->   Operation 1739 'load' 'data_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 58 <SV = 57> <Delay = 7.11>
ST_58 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_27)   --->   "%trunc_ln107_54 = trunc i32 %in_load_27 to i31" [loop_imperfect.c:107]   --->   Operation 1740 'trunc' 'trunc_ln107_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_58 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_27)   --->   "%trunc_ln107_55 = trunc i32 %w_load_27 to i31" [loop_imperfect.c:107]   --->   Operation 1741 'trunc' 'trunc_ln107_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_58 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_27)   --->   "%xor_ln108_27 = xor i31 %trunc_ln107_55, %trunc_ln107_54" [loop_imperfect.c:108]   --->   Operation 1742 'xor' 'xor_ln108_27' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_27)   --->   "%shl_ln108_26 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_27, i1 false)" [loop_imperfect.c:108]   --->   Operation 1743 'bitconcatenate' 'shl_ln108_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_58 : Operation 1744 [1/2] (2.66ns)   --->   "%data_load_27 = load i32* %data_addr_27, align 4" [loop_imperfect.c:108]   --->   Operation 1744 'load' 'data_load_27' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 1745 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_27 = add nsw i32 %data_load_27, %shl_ln108_26" [loop_imperfect.c:108]   --->   Operation 1745 'add' 'add_ln108_27' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1746 [1/1] (2.66ns)   --->   "store i32 %add_ln108_27, i32* %data_addr_27, align 4" [loop_imperfect.c:108]   --->   Operation 1746 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 59 <SV = 58> <Delay = 2.66>
ST_59 : Operation 1747 [2/2] (2.66ns)   --->   "%data_load_28 = load i32* %data_addr_28, align 4" [loop_imperfect.c:108]   --->   Operation 1747 'load' 'data_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 60 <SV = 59> <Delay = 7.11>
ST_60 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_28)   --->   "%trunc_ln107_56 = trunc i32 %in_load_28 to i31" [loop_imperfect.c:107]   --->   Operation 1748 'trunc' 'trunc_ln107_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_60 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_28)   --->   "%trunc_ln107_57 = trunc i32 %w_load_28 to i31" [loop_imperfect.c:107]   --->   Operation 1749 'trunc' 'trunc_ln107_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_60 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_28)   --->   "%xor_ln108_28 = xor i31 %trunc_ln107_57, %trunc_ln107_56" [loop_imperfect.c:108]   --->   Operation 1750 'xor' 'xor_ln108_28' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_28)   --->   "%shl_ln108_27 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_28, i1 false)" [loop_imperfect.c:108]   --->   Operation 1751 'bitconcatenate' 'shl_ln108_27' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_60 : Operation 1752 [1/2] (2.66ns)   --->   "%data_load_28 = load i32* %data_addr_28, align 4" [loop_imperfect.c:108]   --->   Operation 1752 'load' 'data_load_28' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 1753 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_28 = add nsw i32 %data_load_28, %shl_ln108_27" [loop_imperfect.c:108]   --->   Operation 1753 'add' 'add_ln108_28' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1754 [1/1] (2.66ns)   --->   "store i32 %add_ln108_28, i32* %data_addr_28, align 4" [loop_imperfect.c:108]   --->   Operation 1754 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 61 <SV = 60> <Delay = 2.66>
ST_61 : Operation 1755 [2/2] (2.66ns)   --->   "%data_load_29 = load i32* %data_addr_29, align 4" [loop_imperfect.c:108]   --->   Operation 1755 'load' 'data_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 62 <SV = 61> <Delay = 7.11>
ST_62 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_29)   --->   "%trunc_ln107_58 = trunc i32 %in_load_29 to i31" [loop_imperfect.c:107]   --->   Operation 1756 'trunc' 'trunc_ln107_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_62 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_29)   --->   "%trunc_ln107_59 = trunc i32 %w_load_29 to i31" [loop_imperfect.c:107]   --->   Operation 1757 'trunc' 'trunc_ln107_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_62 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_29)   --->   "%xor_ln108_29 = xor i31 %trunc_ln107_59, %trunc_ln107_58" [loop_imperfect.c:108]   --->   Operation 1758 'xor' 'xor_ln108_29' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_29)   --->   "%shl_ln108_28 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_29, i1 false)" [loop_imperfect.c:108]   --->   Operation 1759 'bitconcatenate' 'shl_ln108_28' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_62 : Operation 1760 [1/2] (2.66ns)   --->   "%data_load_29 = load i32* %data_addr_29, align 4" [loop_imperfect.c:108]   --->   Operation 1760 'load' 'data_load_29' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 1761 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_29 = add nsw i32 %data_load_29, %shl_ln108_28" [loop_imperfect.c:108]   --->   Operation 1761 'add' 'add_ln108_29' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1762 [1/1] (2.66ns)   --->   "store i32 %add_ln108_29, i32* %data_addr_29, align 4" [loop_imperfect.c:108]   --->   Operation 1762 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 63 <SV = 62> <Delay = 2.66>
ST_63 : Operation 1763 [2/2] (2.66ns)   --->   "%data_load_30 = load i32* %data_addr_30, align 4" [loop_imperfect.c:108]   --->   Operation 1763 'load' 'data_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 64 <SV = 63> <Delay = 7.11>
ST_64 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_30)   --->   "%trunc_ln107_60 = trunc i32 %in_load_30 to i31" [loop_imperfect.c:107]   --->   Operation 1764 'trunc' 'trunc_ln107_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_64 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_30)   --->   "%trunc_ln107_61 = trunc i32 %w_load_30 to i31" [loop_imperfect.c:107]   --->   Operation 1765 'trunc' 'trunc_ln107_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_64 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_30)   --->   "%xor_ln108_30 = xor i31 %trunc_ln107_61, %trunc_ln107_60" [loop_imperfect.c:108]   --->   Operation 1766 'xor' 'xor_ln108_30' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_30)   --->   "%shl_ln108_29 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_30, i1 false)" [loop_imperfect.c:108]   --->   Operation 1767 'bitconcatenate' 'shl_ln108_29' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_64 : Operation 1768 [1/2] (2.66ns)   --->   "%data_load_30 = load i32* %data_addr_30, align 4" [loop_imperfect.c:108]   --->   Operation 1768 'load' 'data_load_30' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 1769 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_30 = add nsw i32 %data_load_30, %shl_ln108_29" [loop_imperfect.c:108]   --->   Operation 1769 'add' 'add_ln108_30' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1770 [1/1] (2.66ns)   --->   "store i32 %add_ln108_30, i32* %data_addr_30, align 4" [loop_imperfect.c:108]   --->   Operation 1770 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 65 <SV = 64> <Delay = 2.66>
ST_65 : Operation 1771 [2/2] (2.66ns)   --->   "%data_load_31 = load i32* %data_addr_31, align 4" [loop_imperfect.c:108]   --->   Operation 1771 'load' 'data_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 66 <SV = 65> <Delay = 7.11>
ST_66 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_31)   --->   "%trunc_ln107_62 = trunc i32 %in_load_31 to i31" [loop_imperfect.c:107]   --->   Operation 1772 'trunc' 'trunc_ln107_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_66 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_31)   --->   "%trunc_ln107_63 = trunc i32 %w_load_31 to i31" [loop_imperfect.c:107]   --->   Operation 1773 'trunc' 'trunc_ln107_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_66 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_31)   --->   "%xor_ln108_31 = xor i31 %trunc_ln107_63, %trunc_ln107_62" [loop_imperfect.c:108]   --->   Operation 1774 'xor' 'xor_ln108_31' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_31)   --->   "%shl_ln108_30 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_31, i1 false)" [loop_imperfect.c:108]   --->   Operation 1775 'bitconcatenate' 'shl_ln108_30' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_66 : Operation 1776 [1/2] (2.66ns)   --->   "%data_load_31 = load i32* %data_addr_31, align 4" [loop_imperfect.c:108]   --->   Operation 1776 'load' 'data_load_31' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 1777 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_31 = add nsw i32 %data_load_31, %shl_ln108_30" [loop_imperfect.c:108]   --->   Operation 1777 'add' 'add_ln108_31' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1778 [1/1] (2.66ns)   --->   "store i32 %add_ln108_31, i32* %data_addr_31, align 4" [loop_imperfect.c:108]   --->   Operation 1778 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 67 <SV = 66> <Delay = 2.66>
ST_67 : Operation 1779 [2/2] (2.66ns)   --->   "%data_load_32 = load i32* %data_addr_32, align 4" [loop_imperfect.c:108]   --->   Operation 1779 'load' 'data_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 68 <SV = 67> <Delay = 7.11>
ST_68 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_32)   --->   "%trunc_ln107_64 = trunc i32 %in_load_32 to i31" [loop_imperfect.c:107]   --->   Operation 1780 'trunc' 'trunc_ln107_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_68 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_32)   --->   "%trunc_ln107_65 = trunc i32 %w_load_32 to i31" [loop_imperfect.c:107]   --->   Operation 1781 'trunc' 'trunc_ln107_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_68 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_32)   --->   "%xor_ln108_32 = xor i31 %trunc_ln107_65, %trunc_ln107_64" [loop_imperfect.c:108]   --->   Operation 1782 'xor' 'xor_ln108_32' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_32)   --->   "%shl_ln108_31 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_32, i1 false)" [loop_imperfect.c:108]   --->   Operation 1783 'bitconcatenate' 'shl_ln108_31' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_68 : Operation 1784 [1/2] (2.66ns)   --->   "%data_load_32 = load i32* %data_addr_32, align 4" [loop_imperfect.c:108]   --->   Operation 1784 'load' 'data_load_32' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 1785 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_32 = add nsw i32 %data_load_32, %shl_ln108_31" [loop_imperfect.c:108]   --->   Operation 1785 'add' 'add_ln108_32' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1786 [1/1] (2.66ns)   --->   "store i32 %add_ln108_32, i32* %data_addr_32, align 4" [loop_imperfect.c:108]   --->   Operation 1786 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 69 <SV = 68> <Delay = 2.66>
ST_69 : Operation 1787 [2/2] (2.66ns)   --->   "%data_load_33 = load i32* %data_addr_33, align 4" [loop_imperfect.c:108]   --->   Operation 1787 'load' 'data_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 70 <SV = 69> <Delay = 7.11>
ST_70 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_33)   --->   "%trunc_ln107_66 = trunc i32 %in_load_33 to i31" [loop_imperfect.c:107]   --->   Operation 1788 'trunc' 'trunc_ln107_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_70 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_33)   --->   "%trunc_ln107_67 = trunc i32 %w_load_33 to i31" [loop_imperfect.c:107]   --->   Operation 1789 'trunc' 'trunc_ln107_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_70 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_33)   --->   "%xor_ln108_33 = xor i31 %trunc_ln107_67, %trunc_ln107_66" [loop_imperfect.c:108]   --->   Operation 1790 'xor' 'xor_ln108_33' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_33)   --->   "%shl_ln108_32 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_33, i1 false)" [loop_imperfect.c:108]   --->   Operation 1791 'bitconcatenate' 'shl_ln108_32' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_70 : Operation 1792 [1/2] (2.66ns)   --->   "%data_load_33 = load i32* %data_addr_33, align 4" [loop_imperfect.c:108]   --->   Operation 1792 'load' 'data_load_33' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 1793 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_33 = add nsw i32 %data_load_33, %shl_ln108_32" [loop_imperfect.c:108]   --->   Operation 1793 'add' 'add_ln108_33' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1794 [1/1] (2.66ns)   --->   "store i32 %add_ln108_33, i32* %data_addr_33, align 4" [loop_imperfect.c:108]   --->   Operation 1794 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 71 <SV = 70> <Delay = 2.66>
ST_71 : Operation 1795 [2/2] (2.66ns)   --->   "%data_load_34 = load i32* %data_addr_34, align 4" [loop_imperfect.c:108]   --->   Operation 1795 'load' 'data_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 72 <SV = 71> <Delay = 7.11>
ST_72 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_34)   --->   "%trunc_ln107_68 = trunc i32 %in_load_34 to i31" [loop_imperfect.c:107]   --->   Operation 1796 'trunc' 'trunc_ln107_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_72 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_34)   --->   "%trunc_ln107_69 = trunc i32 %w_load_34 to i31" [loop_imperfect.c:107]   --->   Operation 1797 'trunc' 'trunc_ln107_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_72 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_34)   --->   "%xor_ln108_34 = xor i31 %trunc_ln107_69, %trunc_ln107_68" [loop_imperfect.c:108]   --->   Operation 1798 'xor' 'xor_ln108_34' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_34)   --->   "%shl_ln108_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_34, i1 false)" [loop_imperfect.c:108]   --->   Operation 1799 'bitconcatenate' 'shl_ln108_33' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_72 : Operation 1800 [1/2] (2.66ns)   --->   "%data_load_34 = load i32* %data_addr_34, align 4" [loop_imperfect.c:108]   --->   Operation 1800 'load' 'data_load_34' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 1801 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_34 = add nsw i32 %data_load_34, %shl_ln108_33" [loop_imperfect.c:108]   --->   Operation 1801 'add' 'add_ln108_34' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1802 [1/1] (2.66ns)   --->   "store i32 %add_ln108_34, i32* %data_addr_34, align 4" [loop_imperfect.c:108]   --->   Operation 1802 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 73 <SV = 72> <Delay = 2.66>
ST_73 : Operation 1803 [2/2] (2.66ns)   --->   "%data_load_35 = load i32* %data_addr_35, align 4" [loop_imperfect.c:108]   --->   Operation 1803 'load' 'data_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 74 <SV = 73> <Delay = 7.11>
ST_74 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_35)   --->   "%trunc_ln107_70 = trunc i32 %in_load_35 to i31" [loop_imperfect.c:107]   --->   Operation 1804 'trunc' 'trunc_ln107_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_74 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_35)   --->   "%trunc_ln107_71 = trunc i32 %w_load_35 to i31" [loop_imperfect.c:107]   --->   Operation 1805 'trunc' 'trunc_ln107_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_74 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_35)   --->   "%xor_ln108_35 = xor i31 %trunc_ln107_71, %trunc_ln107_70" [loop_imperfect.c:108]   --->   Operation 1806 'xor' 'xor_ln108_35' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_35)   --->   "%shl_ln108_34 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_35, i1 false)" [loop_imperfect.c:108]   --->   Operation 1807 'bitconcatenate' 'shl_ln108_34' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_74 : Operation 1808 [1/2] (2.66ns)   --->   "%data_load_35 = load i32* %data_addr_35, align 4" [loop_imperfect.c:108]   --->   Operation 1808 'load' 'data_load_35' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 1809 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_35 = add nsw i32 %data_load_35, %shl_ln108_34" [loop_imperfect.c:108]   --->   Operation 1809 'add' 'add_ln108_35' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1810 [1/1] (2.66ns)   --->   "store i32 %add_ln108_35, i32* %data_addr_35, align 4" [loop_imperfect.c:108]   --->   Operation 1810 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 75 <SV = 74> <Delay = 2.66>
ST_75 : Operation 1811 [2/2] (2.66ns)   --->   "%data_load_36 = load i32* %data_addr_36, align 4" [loop_imperfect.c:108]   --->   Operation 1811 'load' 'data_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 76 <SV = 75> <Delay = 7.11>
ST_76 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_36)   --->   "%trunc_ln107_72 = trunc i32 %in_load_36 to i31" [loop_imperfect.c:107]   --->   Operation 1812 'trunc' 'trunc_ln107_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_76 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_36)   --->   "%trunc_ln107_73 = trunc i32 %w_load_36 to i31" [loop_imperfect.c:107]   --->   Operation 1813 'trunc' 'trunc_ln107_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_76 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_36)   --->   "%xor_ln108_36 = xor i31 %trunc_ln107_73, %trunc_ln107_72" [loop_imperfect.c:108]   --->   Operation 1814 'xor' 'xor_ln108_36' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_36)   --->   "%shl_ln108_35 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_36, i1 false)" [loop_imperfect.c:108]   --->   Operation 1815 'bitconcatenate' 'shl_ln108_35' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_76 : Operation 1816 [1/2] (2.66ns)   --->   "%data_load_36 = load i32* %data_addr_36, align 4" [loop_imperfect.c:108]   --->   Operation 1816 'load' 'data_load_36' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 1817 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_36 = add nsw i32 %data_load_36, %shl_ln108_35" [loop_imperfect.c:108]   --->   Operation 1817 'add' 'add_ln108_36' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1818 [1/1] (2.66ns)   --->   "store i32 %add_ln108_36, i32* %data_addr_36, align 4" [loop_imperfect.c:108]   --->   Operation 1818 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 77 <SV = 76> <Delay = 2.66>
ST_77 : Operation 1819 [2/2] (2.66ns)   --->   "%data_load_37 = load i32* %data_addr_37, align 4" [loop_imperfect.c:108]   --->   Operation 1819 'load' 'data_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 78 <SV = 77> <Delay = 7.11>
ST_78 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_37)   --->   "%trunc_ln107_74 = trunc i32 %in_load_37 to i31" [loop_imperfect.c:107]   --->   Operation 1820 'trunc' 'trunc_ln107_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_78 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_37)   --->   "%trunc_ln107_75 = trunc i32 %w_load_37 to i31" [loop_imperfect.c:107]   --->   Operation 1821 'trunc' 'trunc_ln107_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_78 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_37)   --->   "%xor_ln108_37 = xor i31 %trunc_ln107_75, %trunc_ln107_74" [loop_imperfect.c:108]   --->   Operation 1822 'xor' 'xor_ln108_37' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_37)   --->   "%shl_ln108_36 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_37, i1 false)" [loop_imperfect.c:108]   --->   Operation 1823 'bitconcatenate' 'shl_ln108_36' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_78 : Operation 1824 [1/2] (2.66ns)   --->   "%data_load_37 = load i32* %data_addr_37, align 4" [loop_imperfect.c:108]   --->   Operation 1824 'load' 'data_load_37' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 1825 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_37 = add nsw i32 %data_load_37, %shl_ln108_36" [loop_imperfect.c:108]   --->   Operation 1825 'add' 'add_ln108_37' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1826 [1/1] (2.66ns)   --->   "store i32 %add_ln108_37, i32* %data_addr_37, align 4" [loop_imperfect.c:108]   --->   Operation 1826 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 79 <SV = 78> <Delay = 2.66>
ST_79 : Operation 1827 [2/2] (2.66ns)   --->   "%data_load_38 = load i32* %data_addr_38, align 4" [loop_imperfect.c:108]   --->   Operation 1827 'load' 'data_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 80 <SV = 79> <Delay = 7.11>
ST_80 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_38)   --->   "%trunc_ln107_76 = trunc i32 %in_load_38 to i31" [loop_imperfect.c:107]   --->   Operation 1828 'trunc' 'trunc_ln107_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_80 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_38)   --->   "%trunc_ln107_77 = trunc i32 %w_load_38 to i31" [loop_imperfect.c:107]   --->   Operation 1829 'trunc' 'trunc_ln107_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_80 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_38)   --->   "%xor_ln108_38 = xor i31 %trunc_ln107_77, %trunc_ln107_76" [loop_imperfect.c:108]   --->   Operation 1830 'xor' 'xor_ln108_38' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_38)   --->   "%shl_ln108_37 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_38, i1 false)" [loop_imperfect.c:108]   --->   Operation 1831 'bitconcatenate' 'shl_ln108_37' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_80 : Operation 1832 [1/2] (2.66ns)   --->   "%data_load_38 = load i32* %data_addr_38, align 4" [loop_imperfect.c:108]   --->   Operation 1832 'load' 'data_load_38' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 1833 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_38 = add nsw i32 %data_load_38, %shl_ln108_37" [loop_imperfect.c:108]   --->   Operation 1833 'add' 'add_ln108_38' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1834 [1/1] (2.66ns)   --->   "store i32 %add_ln108_38, i32* %data_addr_38, align 4" [loop_imperfect.c:108]   --->   Operation 1834 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 81 <SV = 80> <Delay = 2.66>
ST_81 : Operation 1835 [2/2] (2.66ns)   --->   "%data_load_39 = load i32* %data_addr_39, align 4" [loop_imperfect.c:108]   --->   Operation 1835 'load' 'data_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 82 <SV = 81> <Delay = 7.11>
ST_82 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_39)   --->   "%trunc_ln107_78 = trunc i32 %in_load_39 to i31" [loop_imperfect.c:107]   --->   Operation 1836 'trunc' 'trunc_ln107_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_82 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_39)   --->   "%trunc_ln107_79 = trunc i32 %w_load_39 to i31" [loop_imperfect.c:107]   --->   Operation 1837 'trunc' 'trunc_ln107_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_82 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_39)   --->   "%xor_ln108_39 = xor i31 %trunc_ln107_79, %trunc_ln107_78" [loop_imperfect.c:108]   --->   Operation 1838 'xor' 'xor_ln108_39' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_39)   --->   "%shl_ln108_38 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_39, i1 false)" [loop_imperfect.c:108]   --->   Operation 1839 'bitconcatenate' 'shl_ln108_38' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_82 : Operation 1840 [1/2] (2.66ns)   --->   "%data_load_39 = load i32* %data_addr_39, align 4" [loop_imperfect.c:108]   --->   Operation 1840 'load' 'data_load_39' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 1841 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_39 = add nsw i32 %data_load_39, %shl_ln108_38" [loop_imperfect.c:108]   --->   Operation 1841 'add' 'add_ln108_39' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1842 [1/1] (2.66ns)   --->   "store i32 %add_ln108_39, i32* %data_addr_39, align 4" [loop_imperfect.c:108]   --->   Operation 1842 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 83 <SV = 82> <Delay = 2.66>
ST_83 : Operation 1843 [2/2] (2.66ns)   --->   "%data_load_40 = load i32* %data_addr_40, align 4" [loop_imperfect.c:108]   --->   Operation 1843 'load' 'data_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 84 <SV = 83> <Delay = 7.11>
ST_84 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_40)   --->   "%trunc_ln107_80 = trunc i32 %in_load_40 to i31" [loop_imperfect.c:107]   --->   Operation 1844 'trunc' 'trunc_ln107_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_84 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_40)   --->   "%trunc_ln107_81 = trunc i32 %w_load_40 to i31" [loop_imperfect.c:107]   --->   Operation 1845 'trunc' 'trunc_ln107_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_84 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_40)   --->   "%xor_ln108_40 = xor i31 %trunc_ln107_81, %trunc_ln107_80" [loop_imperfect.c:108]   --->   Operation 1846 'xor' 'xor_ln108_40' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_40)   --->   "%shl_ln108_39 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_40, i1 false)" [loop_imperfect.c:108]   --->   Operation 1847 'bitconcatenate' 'shl_ln108_39' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_84 : Operation 1848 [1/2] (2.66ns)   --->   "%data_load_40 = load i32* %data_addr_40, align 4" [loop_imperfect.c:108]   --->   Operation 1848 'load' 'data_load_40' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 1849 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_40 = add nsw i32 %data_load_40, %shl_ln108_39" [loop_imperfect.c:108]   --->   Operation 1849 'add' 'add_ln108_40' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1850 [1/1] (2.66ns)   --->   "store i32 %add_ln108_40, i32* %data_addr_40, align 4" [loop_imperfect.c:108]   --->   Operation 1850 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 85 <SV = 84> <Delay = 2.66>
ST_85 : Operation 1851 [2/2] (2.66ns)   --->   "%data_load_41 = load i32* %data_addr_41, align 4" [loop_imperfect.c:108]   --->   Operation 1851 'load' 'data_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 86 <SV = 85> <Delay = 7.11>
ST_86 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_41)   --->   "%trunc_ln107_82 = trunc i32 %in_load_41 to i31" [loop_imperfect.c:107]   --->   Operation 1852 'trunc' 'trunc_ln107_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_86 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_41)   --->   "%trunc_ln107_83 = trunc i32 %w_load_41 to i31" [loop_imperfect.c:107]   --->   Operation 1853 'trunc' 'trunc_ln107_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_86 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_41)   --->   "%xor_ln108_41 = xor i31 %trunc_ln107_83, %trunc_ln107_82" [loop_imperfect.c:108]   --->   Operation 1854 'xor' 'xor_ln108_41' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_41)   --->   "%shl_ln108_40 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_41, i1 false)" [loop_imperfect.c:108]   --->   Operation 1855 'bitconcatenate' 'shl_ln108_40' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_86 : Operation 1856 [1/2] (2.66ns)   --->   "%data_load_41 = load i32* %data_addr_41, align 4" [loop_imperfect.c:108]   --->   Operation 1856 'load' 'data_load_41' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 1857 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_41 = add nsw i32 %data_load_41, %shl_ln108_40" [loop_imperfect.c:108]   --->   Operation 1857 'add' 'add_ln108_41' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1858 [1/1] (2.66ns)   --->   "store i32 %add_ln108_41, i32* %data_addr_41, align 4" [loop_imperfect.c:108]   --->   Operation 1858 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 87 <SV = 86> <Delay = 2.66>
ST_87 : Operation 1859 [2/2] (2.66ns)   --->   "%data_load_42 = load i32* %data_addr_42, align 4" [loop_imperfect.c:108]   --->   Operation 1859 'load' 'data_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 88 <SV = 87> <Delay = 7.11>
ST_88 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_42)   --->   "%trunc_ln107_84 = trunc i32 %in_load_42 to i31" [loop_imperfect.c:107]   --->   Operation 1860 'trunc' 'trunc_ln107_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_88 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_42)   --->   "%trunc_ln107_85 = trunc i32 %w_load_42 to i31" [loop_imperfect.c:107]   --->   Operation 1861 'trunc' 'trunc_ln107_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_88 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_42)   --->   "%xor_ln108_42 = xor i31 %trunc_ln107_85, %trunc_ln107_84" [loop_imperfect.c:108]   --->   Operation 1862 'xor' 'xor_ln108_42' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_42)   --->   "%shl_ln108_41 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_42, i1 false)" [loop_imperfect.c:108]   --->   Operation 1863 'bitconcatenate' 'shl_ln108_41' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_88 : Operation 1864 [1/2] (2.66ns)   --->   "%data_load_42 = load i32* %data_addr_42, align 4" [loop_imperfect.c:108]   --->   Operation 1864 'load' 'data_load_42' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 1865 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_42 = add nsw i32 %data_load_42, %shl_ln108_41" [loop_imperfect.c:108]   --->   Operation 1865 'add' 'add_ln108_42' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1866 [1/1] (2.66ns)   --->   "store i32 %add_ln108_42, i32* %data_addr_42, align 4" [loop_imperfect.c:108]   --->   Operation 1866 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 89 <SV = 88> <Delay = 2.66>
ST_89 : Operation 1867 [2/2] (2.66ns)   --->   "%data_load_43 = load i32* %data_addr_43, align 4" [loop_imperfect.c:108]   --->   Operation 1867 'load' 'data_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 90 <SV = 89> <Delay = 7.11>
ST_90 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_43)   --->   "%trunc_ln107_86 = trunc i32 %in_load_43 to i31" [loop_imperfect.c:107]   --->   Operation 1868 'trunc' 'trunc_ln107_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_90 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_43)   --->   "%trunc_ln107_87 = trunc i32 %w_load_43 to i31" [loop_imperfect.c:107]   --->   Operation 1869 'trunc' 'trunc_ln107_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_90 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_43)   --->   "%xor_ln108_43 = xor i31 %trunc_ln107_87, %trunc_ln107_86" [loop_imperfect.c:108]   --->   Operation 1870 'xor' 'xor_ln108_43' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_43)   --->   "%shl_ln108_42 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_43, i1 false)" [loop_imperfect.c:108]   --->   Operation 1871 'bitconcatenate' 'shl_ln108_42' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_90 : Operation 1872 [1/2] (2.66ns)   --->   "%data_load_43 = load i32* %data_addr_43, align 4" [loop_imperfect.c:108]   --->   Operation 1872 'load' 'data_load_43' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 1873 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_43 = add nsw i32 %data_load_43, %shl_ln108_42" [loop_imperfect.c:108]   --->   Operation 1873 'add' 'add_ln108_43' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1874 [1/1] (2.66ns)   --->   "store i32 %add_ln108_43, i32* %data_addr_43, align 4" [loop_imperfect.c:108]   --->   Operation 1874 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 91 <SV = 90> <Delay = 2.66>
ST_91 : Operation 1875 [2/2] (2.66ns)   --->   "%data_load_44 = load i32* %data_addr_44, align 4" [loop_imperfect.c:108]   --->   Operation 1875 'load' 'data_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 92 <SV = 91> <Delay = 7.11>
ST_92 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_44)   --->   "%trunc_ln107_88 = trunc i32 %in_load_44 to i31" [loop_imperfect.c:107]   --->   Operation 1876 'trunc' 'trunc_ln107_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_92 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_44)   --->   "%trunc_ln107_89 = trunc i32 %w_load_44 to i31" [loop_imperfect.c:107]   --->   Operation 1877 'trunc' 'trunc_ln107_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_92 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_44)   --->   "%xor_ln108_44 = xor i31 %trunc_ln107_89, %trunc_ln107_88" [loop_imperfect.c:108]   --->   Operation 1878 'xor' 'xor_ln108_44' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_44)   --->   "%shl_ln108_43 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_44, i1 false)" [loop_imperfect.c:108]   --->   Operation 1879 'bitconcatenate' 'shl_ln108_43' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_92 : Operation 1880 [1/2] (2.66ns)   --->   "%data_load_44 = load i32* %data_addr_44, align 4" [loop_imperfect.c:108]   --->   Operation 1880 'load' 'data_load_44' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 1881 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_44 = add nsw i32 %data_load_44, %shl_ln108_43" [loop_imperfect.c:108]   --->   Operation 1881 'add' 'add_ln108_44' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1882 [1/1] (2.66ns)   --->   "store i32 %add_ln108_44, i32* %data_addr_44, align 4" [loop_imperfect.c:108]   --->   Operation 1882 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 93 <SV = 92> <Delay = 2.66>
ST_93 : Operation 1883 [2/2] (2.66ns)   --->   "%data_load_45 = load i32* %data_addr_45, align 4" [loop_imperfect.c:108]   --->   Operation 1883 'load' 'data_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 94 <SV = 93> <Delay = 7.11>
ST_94 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_45)   --->   "%trunc_ln107_90 = trunc i32 %in_load_45 to i31" [loop_imperfect.c:107]   --->   Operation 1884 'trunc' 'trunc_ln107_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_94 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_45)   --->   "%trunc_ln107_91 = trunc i32 %w_load_45 to i31" [loop_imperfect.c:107]   --->   Operation 1885 'trunc' 'trunc_ln107_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_94 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_45)   --->   "%xor_ln108_45 = xor i31 %trunc_ln107_91, %trunc_ln107_90" [loop_imperfect.c:108]   --->   Operation 1886 'xor' 'xor_ln108_45' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_45)   --->   "%shl_ln108_44 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_45, i1 false)" [loop_imperfect.c:108]   --->   Operation 1887 'bitconcatenate' 'shl_ln108_44' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_94 : Operation 1888 [1/2] (2.66ns)   --->   "%data_load_45 = load i32* %data_addr_45, align 4" [loop_imperfect.c:108]   --->   Operation 1888 'load' 'data_load_45' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 1889 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_45 = add nsw i32 %data_load_45, %shl_ln108_44" [loop_imperfect.c:108]   --->   Operation 1889 'add' 'add_ln108_45' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1890 [1/1] (2.66ns)   --->   "store i32 %add_ln108_45, i32* %data_addr_45, align 4" [loop_imperfect.c:108]   --->   Operation 1890 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 95 <SV = 94> <Delay = 2.66>
ST_95 : Operation 1891 [2/2] (2.66ns)   --->   "%data_load_46 = load i32* %data_addr_46, align 4" [loop_imperfect.c:108]   --->   Operation 1891 'load' 'data_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 96 <SV = 95> <Delay = 7.11>
ST_96 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_46)   --->   "%trunc_ln107_92 = trunc i32 %in_load_46 to i31" [loop_imperfect.c:107]   --->   Operation 1892 'trunc' 'trunc_ln107_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_96 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_46)   --->   "%trunc_ln107_93 = trunc i32 %w_load_46 to i31" [loop_imperfect.c:107]   --->   Operation 1893 'trunc' 'trunc_ln107_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_96 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_46)   --->   "%xor_ln108_46 = xor i31 %trunc_ln107_93, %trunc_ln107_92" [loop_imperfect.c:108]   --->   Operation 1894 'xor' 'xor_ln108_46' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_46)   --->   "%shl_ln108_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_46, i1 false)" [loop_imperfect.c:108]   --->   Operation 1895 'bitconcatenate' 'shl_ln108_45' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_96 : Operation 1896 [1/2] (2.66ns)   --->   "%data_load_46 = load i32* %data_addr_46, align 4" [loop_imperfect.c:108]   --->   Operation 1896 'load' 'data_load_46' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 1897 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_46 = add nsw i32 %data_load_46, %shl_ln108_45" [loop_imperfect.c:108]   --->   Operation 1897 'add' 'add_ln108_46' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1898 [1/1] (2.66ns)   --->   "store i32 %add_ln108_46, i32* %data_addr_46, align 4" [loop_imperfect.c:108]   --->   Operation 1898 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 97 <SV = 96> <Delay = 2.66>
ST_97 : Operation 1899 [2/2] (2.66ns)   --->   "%data_load_47 = load i32* %data_addr_47, align 4" [loop_imperfect.c:108]   --->   Operation 1899 'load' 'data_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 98 <SV = 97> <Delay = 7.11>
ST_98 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_47)   --->   "%trunc_ln107_94 = trunc i32 %in_load_47 to i31" [loop_imperfect.c:107]   --->   Operation 1900 'trunc' 'trunc_ln107_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_98 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_47)   --->   "%trunc_ln107_95 = trunc i32 %w_load_47 to i31" [loop_imperfect.c:107]   --->   Operation 1901 'trunc' 'trunc_ln107_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_98 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_47)   --->   "%xor_ln108_47 = xor i31 %trunc_ln107_95, %trunc_ln107_94" [loop_imperfect.c:108]   --->   Operation 1902 'xor' 'xor_ln108_47' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_47)   --->   "%shl_ln108_46 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_47, i1 false)" [loop_imperfect.c:108]   --->   Operation 1903 'bitconcatenate' 'shl_ln108_46' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_98 : Operation 1904 [1/2] (2.66ns)   --->   "%data_load_47 = load i32* %data_addr_47, align 4" [loop_imperfect.c:108]   --->   Operation 1904 'load' 'data_load_47' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 1905 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_47 = add nsw i32 %data_load_47, %shl_ln108_46" [loop_imperfect.c:108]   --->   Operation 1905 'add' 'add_ln108_47' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1906 [1/1] (2.66ns)   --->   "store i32 %add_ln108_47, i32* %data_addr_47, align 4" [loop_imperfect.c:108]   --->   Operation 1906 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 99 <SV = 98> <Delay = 2.66>
ST_99 : Operation 1907 [2/2] (2.66ns)   --->   "%data_load_48 = load i32* %data_addr_48, align 4" [loop_imperfect.c:108]   --->   Operation 1907 'load' 'data_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 100 <SV = 99> <Delay = 7.11>
ST_100 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_48)   --->   "%trunc_ln107_96 = trunc i32 %in_load_48 to i31" [loop_imperfect.c:107]   --->   Operation 1908 'trunc' 'trunc_ln107_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_100 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_48)   --->   "%trunc_ln107_97 = trunc i32 %w_load_48 to i31" [loop_imperfect.c:107]   --->   Operation 1909 'trunc' 'trunc_ln107_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_100 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_48)   --->   "%xor_ln108_48 = xor i31 %trunc_ln107_97, %trunc_ln107_96" [loop_imperfect.c:108]   --->   Operation 1910 'xor' 'xor_ln108_48' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_48)   --->   "%shl_ln108_47 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_48, i1 false)" [loop_imperfect.c:108]   --->   Operation 1911 'bitconcatenate' 'shl_ln108_47' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_100 : Operation 1912 [1/2] (2.66ns)   --->   "%data_load_48 = load i32* %data_addr_48, align 4" [loop_imperfect.c:108]   --->   Operation 1912 'load' 'data_load_48' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 1913 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_48 = add nsw i32 %data_load_48, %shl_ln108_47" [loop_imperfect.c:108]   --->   Operation 1913 'add' 'add_ln108_48' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1914 [1/1] (2.66ns)   --->   "store i32 %add_ln108_48, i32* %data_addr_48, align 4" [loop_imperfect.c:108]   --->   Operation 1914 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 101 <SV = 100> <Delay = 2.66>
ST_101 : Operation 1915 [2/2] (2.66ns)   --->   "%data_load_49 = load i32* %data_addr_49, align 4" [loop_imperfect.c:108]   --->   Operation 1915 'load' 'data_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 102 <SV = 101> <Delay = 7.11>
ST_102 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_49)   --->   "%trunc_ln107_98 = trunc i32 %in_load_49 to i31" [loop_imperfect.c:107]   --->   Operation 1916 'trunc' 'trunc_ln107_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_102 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_49)   --->   "%trunc_ln107_99 = trunc i32 %w_load_49 to i31" [loop_imperfect.c:107]   --->   Operation 1917 'trunc' 'trunc_ln107_99' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_102 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_49)   --->   "%xor_ln108_49 = xor i31 %trunc_ln107_99, %trunc_ln107_98" [loop_imperfect.c:108]   --->   Operation 1918 'xor' 'xor_ln108_49' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_49)   --->   "%shl_ln108_48 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_49, i1 false)" [loop_imperfect.c:108]   --->   Operation 1919 'bitconcatenate' 'shl_ln108_48' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_102 : Operation 1920 [1/2] (2.66ns)   --->   "%data_load_49 = load i32* %data_addr_49, align 4" [loop_imperfect.c:108]   --->   Operation 1920 'load' 'data_load_49' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 1921 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_49 = add nsw i32 %data_load_49, %shl_ln108_48" [loop_imperfect.c:108]   --->   Operation 1921 'add' 'add_ln108_49' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1922 [1/1] (2.66ns)   --->   "store i32 %add_ln108_49, i32* %data_addr_49, align 4" [loop_imperfect.c:108]   --->   Operation 1922 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 103 <SV = 102> <Delay = 2.66>
ST_103 : Operation 1923 [2/2] (2.66ns)   --->   "%data_load_50 = load i32* %data_addr_50, align 4" [loop_imperfect.c:108]   --->   Operation 1923 'load' 'data_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 104 <SV = 103> <Delay = 7.11>
ST_104 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_50)   --->   "%trunc_ln107_100 = trunc i32 %in_load_50 to i31" [loop_imperfect.c:107]   --->   Operation 1924 'trunc' 'trunc_ln107_100' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_104 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_50)   --->   "%trunc_ln107_101 = trunc i32 %w_load_50 to i31" [loop_imperfect.c:107]   --->   Operation 1925 'trunc' 'trunc_ln107_101' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_104 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_50)   --->   "%xor_ln108_50 = xor i31 %trunc_ln107_101, %trunc_ln107_100" [loop_imperfect.c:108]   --->   Operation 1926 'xor' 'xor_ln108_50' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_50)   --->   "%shl_ln108_49 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_50, i1 false)" [loop_imperfect.c:108]   --->   Operation 1927 'bitconcatenate' 'shl_ln108_49' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_104 : Operation 1928 [1/2] (2.66ns)   --->   "%data_load_50 = load i32* %data_addr_50, align 4" [loop_imperfect.c:108]   --->   Operation 1928 'load' 'data_load_50' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_104 : Operation 1929 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_50 = add nsw i32 %data_load_50, %shl_ln108_49" [loop_imperfect.c:108]   --->   Operation 1929 'add' 'add_ln108_50' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1930 [1/1] (2.66ns)   --->   "store i32 %add_ln108_50, i32* %data_addr_50, align 4" [loop_imperfect.c:108]   --->   Operation 1930 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 105 <SV = 104> <Delay = 2.66>
ST_105 : Operation 1931 [2/2] (2.66ns)   --->   "%data_load_51 = load i32* %data_addr_51, align 4" [loop_imperfect.c:108]   --->   Operation 1931 'load' 'data_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 106 <SV = 105> <Delay = 7.11>
ST_106 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_51)   --->   "%trunc_ln107_102 = trunc i32 %in_load_51 to i31" [loop_imperfect.c:107]   --->   Operation 1932 'trunc' 'trunc_ln107_102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_106 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_51)   --->   "%trunc_ln107_103 = trunc i32 %w_load_51 to i31" [loop_imperfect.c:107]   --->   Operation 1933 'trunc' 'trunc_ln107_103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_106 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_51)   --->   "%xor_ln108_51 = xor i31 %trunc_ln107_103, %trunc_ln107_102" [loop_imperfect.c:108]   --->   Operation 1934 'xor' 'xor_ln108_51' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_51)   --->   "%shl_ln108_50 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_51, i1 false)" [loop_imperfect.c:108]   --->   Operation 1935 'bitconcatenate' 'shl_ln108_50' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_106 : Operation 1936 [1/2] (2.66ns)   --->   "%data_load_51 = load i32* %data_addr_51, align 4" [loop_imperfect.c:108]   --->   Operation 1936 'load' 'data_load_51' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_106 : Operation 1937 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_51 = add nsw i32 %data_load_51, %shl_ln108_50" [loop_imperfect.c:108]   --->   Operation 1937 'add' 'add_ln108_51' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1938 [1/1] (2.66ns)   --->   "store i32 %add_ln108_51, i32* %data_addr_51, align 4" [loop_imperfect.c:108]   --->   Operation 1938 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 107 <SV = 106> <Delay = 2.66>
ST_107 : Operation 1939 [2/2] (2.66ns)   --->   "%data_load_52 = load i32* %data_addr_52, align 4" [loop_imperfect.c:108]   --->   Operation 1939 'load' 'data_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 108 <SV = 107> <Delay = 7.11>
ST_108 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_52)   --->   "%trunc_ln107_104 = trunc i32 %in_load_52 to i31" [loop_imperfect.c:107]   --->   Operation 1940 'trunc' 'trunc_ln107_104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_108 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_52)   --->   "%trunc_ln107_105 = trunc i32 %w_load_52 to i31" [loop_imperfect.c:107]   --->   Operation 1941 'trunc' 'trunc_ln107_105' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_108 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_52)   --->   "%xor_ln108_52 = xor i31 %trunc_ln107_105, %trunc_ln107_104" [loop_imperfect.c:108]   --->   Operation 1942 'xor' 'xor_ln108_52' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_52)   --->   "%shl_ln108_51 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_52, i1 false)" [loop_imperfect.c:108]   --->   Operation 1943 'bitconcatenate' 'shl_ln108_51' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_108 : Operation 1944 [1/2] (2.66ns)   --->   "%data_load_52 = load i32* %data_addr_52, align 4" [loop_imperfect.c:108]   --->   Operation 1944 'load' 'data_load_52' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 1945 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_52 = add nsw i32 %data_load_52, %shl_ln108_51" [loop_imperfect.c:108]   --->   Operation 1945 'add' 'add_ln108_52' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1946 [1/1] (2.66ns)   --->   "store i32 %add_ln108_52, i32* %data_addr_52, align 4" [loop_imperfect.c:108]   --->   Operation 1946 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 109 <SV = 108> <Delay = 2.66>
ST_109 : Operation 1947 [2/2] (2.66ns)   --->   "%data_load_53 = load i32* %data_addr_53, align 4" [loop_imperfect.c:108]   --->   Operation 1947 'load' 'data_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 110 <SV = 109> <Delay = 7.11>
ST_110 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_53)   --->   "%trunc_ln107_106 = trunc i32 %in_load_53 to i31" [loop_imperfect.c:107]   --->   Operation 1948 'trunc' 'trunc_ln107_106' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_110 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_53)   --->   "%trunc_ln107_107 = trunc i32 %w_load_53 to i31" [loop_imperfect.c:107]   --->   Operation 1949 'trunc' 'trunc_ln107_107' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_110 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_53)   --->   "%xor_ln108_53 = xor i31 %trunc_ln107_107, %trunc_ln107_106" [loop_imperfect.c:108]   --->   Operation 1950 'xor' 'xor_ln108_53' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_53)   --->   "%shl_ln108_52 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_53, i1 false)" [loop_imperfect.c:108]   --->   Operation 1951 'bitconcatenate' 'shl_ln108_52' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_110 : Operation 1952 [1/2] (2.66ns)   --->   "%data_load_53 = load i32* %data_addr_53, align 4" [loop_imperfect.c:108]   --->   Operation 1952 'load' 'data_load_53' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_110 : Operation 1953 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_53 = add nsw i32 %data_load_53, %shl_ln108_52" [loop_imperfect.c:108]   --->   Operation 1953 'add' 'add_ln108_53' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1954 [1/1] (2.66ns)   --->   "store i32 %add_ln108_53, i32* %data_addr_53, align 4" [loop_imperfect.c:108]   --->   Operation 1954 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 111 <SV = 110> <Delay = 2.66>
ST_111 : Operation 1955 [2/2] (2.66ns)   --->   "%data_load_54 = load i32* %data_addr_54, align 4" [loop_imperfect.c:108]   --->   Operation 1955 'load' 'data_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 112 <SV = 111> <Delay = 7.11>
ST_112 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_54)   --->   "%trunc_ln107_108 = trunc i32 %in_load_54 to i31" [loop_imperfect.c:107]   --->   Operation 1956 'trunc' 'trunc_ln107_108' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_112 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_54)   --->   "%trunc_ln107_109 = trunc i32 %w_load_54 to i31" [loop_imperfect.c:107]   --->   Operation 1957 'trunc' 'trunc_ln107_109' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_112 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_54)   --->   "%xor_ln108_54 = xor i31 %trunc_ln107_109, %trunc_ln107_108" [loop_imperfect.c:108]   --->   Operation 1958 'xor' 'xor_ln108_54' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_54)   --->   "%shl_ln108_53 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_54, i1 false)" [loop_imperfect.c:108]   --->   Operation 1959 'bitconcatenate' 'shl_ln108_53' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_112 : Operation 1960 [1/2] (2.66ns)   --->   "%data_load_54 = load i32* %data_addr_54, align 4" [loop_imperfect.c:108]   --->   Operation 1960 'load' 'data_load_54' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_112 : Operation 1961 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_54 = add nsw i32 %data_load_54, %shl_ln108_53" [loop_imperfect.c:108]   --->   Operation 1961 'add' 'add_ln108_54' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1962 [1/1] (2.66ns)   --->   "store i32 %add_ln108_54, i32* %data_addr_54, align 4" [loop_imperfect.c:108]   --->   Operation 1962 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 113 <SV = 112> <Delay = 2.66>
ST_113 : Operation 1963 [2/2] (2.66ns)   --->   "%data_load_55 = load i32* %data_addr_55, align 4" [loop_imperfect.c:108]   --->   Operation 1963 'load' 'data_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 114 <SV = 113> <Delay = 7.11>
ST_114 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_55)   --->   "%trunc_ln107_110 = trunc i32 %in_load_55 to i31" [loop_imperfect.c:107]   --->   Operation 1964 'trunc' 'trunc_ln107_110' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_114 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_55)   --->   "%trunc_ln107_111 = trunc i32 %w_load_55 to i31" [loop_imperfect.c:107]   --->   Operation 1965 'trunc' 'trunc_ln107_111' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_114 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_55)   --->   "%xor_ln108_55 = xor i31 %trunc_ln107_111, %trunc_ln107_110" [loop_imperfect.c:108]   --->   Operation 1966 'xor' 'xor_ln108_55' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_55)   --->   "%shl_ln108_54 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_55, i1 false)" [loop_imperfect.c:108]   --->   Operation 1967 'bitconcatenate' 'shl_ln108_54' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_114 : Operation 1968 [1/2] (2.66ns)   --->   "%data_load_55 = load i32* %data_addr_55, align 4" [loop_imperfect.c:108]   --->   Operation 1968 'load' 'data_load_55' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_114 : Operation 1969 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_55 = add nsw i32 %data_load_55, %shl_ln108_54" [loop_imperfect.c:108]   --->   Operation 1969 'add' 'add_ln108_55' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1970 [1/1] (2.66ns)   --->   "store i32 %add_ln108_55, i32* %data_addr_55, align 4" [loop_imperfect.c:108]   --->   Operation 1970 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 115 <SV = 114> <Delay = 2.66>
ST_115 : Operation 1971 [2/2] (2.66ns)   --->   "%data_load_56 = load i32* %data_addr_56, align 4" [loop_imperfect.c:108]   --->   Operation 1971 'load' 'data_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 116 <SV = 115> <Delay = 7.11>
ST_116 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_56)   --->   "%trunc_ln107_112 = trunc i32 %in_load_56 to i31" [loop_imperfect.c:107]   --->   Operation 1972 'trunc' 'trunc_ln107_112' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_116 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_56)   --->   "%trunc_ln107_113 = trunc i32 %w_load_56 to i31" [loop_imperfect.c:107]   --->   Operation 1973 'trunc' 'trunc_ln107_113' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_116 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_56)   --->   "%xor_ln108_56 = xor i31 %trunc_ln107_113, %trunc_ln107_112" [loop_imperfect.c:108]   --->   Operation 1974 'xor' 'xor_ln108_56' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_56)   --->   "%shl_ln108_55 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_56, i1 false)" [loop_imperfect.c:108]   --->   Operation 1975 'bitconcatenate' 'shl_ln108_55' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_116 : Operation 1976 [1/2] (2.66ns)   --->   "%data_load_56 = load i32* %data_addr_56, align 4" [loop_imperfect.c:108]   --->   Operation 1976 'load' 'data_load_56' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 1977 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_56 = add nsw i32 %data_load_56, %shl_ln108_55" [loop_imperfect.c:108]   --->   Operation 1977 'add' 'add_ln108_56' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1978 [1/1] (2.66ns)   --->   "store i32 %add_ln108_56, i32* %data_addr_56, align 4" [loop_imperfect.c:108]   --->   Operation 1978 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 117 <SV = 116> <Delay = 2.66>
ST_117 : Operation 1979 [2/2] (2.66ns)   --->   "%data_load_57 = load i32* %data_addr_57, align 4" [loop_imperfect.c:108]   --->   Operation 1979 'load' 'data_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 118 <SV = 117> <Delay = 7.11>
ST_118 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_57)   --->   "%trunc_ln107_114 = trunc i32 %in_load_57 to i31" [loop_imperfect.c:107]   --->   Operation 1980 'trunc' 'trunc_ln107_114' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_118 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_57)   --->   "%trunc_ln107_115 = trunc i32 %w_load_57 to i31" [loop_imperfect.c:107]   --->   Operation 1981 'trunc' 'trunc_ln107_115' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_118 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_57)   --->   "%xor_ln108_57 = xor i31 %trunc_ln107_115, %trunc_ln107_114" [loop_imperfect.c:108]   --->   Operation 1982 'xor' 'xor_ln108_57' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_57)   --->   "%shl_ln108_56 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_57, i1 false)" [loop_imperfect.c:108]   --->   Operation 1983 'bitconcatenate' 'shl_ln108_56' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_118 : Operation 1984 [1/2] (2.66ns)   --->   "%data_load_57 = load i32* %data_addr_57, align 4" [loop_imperfect.c:108]   --->   Operation 1984 'load' 'data_load_57' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_118 : Operation 1985 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_57 = add nsw i32 %data_load_57, %shl_ln108_56" [loop_imperfect.c:108]   --->   Operation 1985 'add' 'add_ln108_57' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1986 [1/1] (2.66ns)   --->   "store i32 %add_ln108_57, i32* %data_addr_57, align 4" [loop_imperfect.c:108]   --->   Operation 1986 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 119 <SV = 118> <Delay = 2.66>
ST_119 : Operation 1987 [2/2] (2.66ns)   --->   "%data_load_58 = load i32* %data_addr_58, align 4" [loop_imperfect.c:108]   --->   Operation 1987 'load' 'data_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 120 <SV = 119> <Delay = 7.11>
ST_120 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_58)   --->   "%trunc_ln107_116 = trunc i32 %in_load_58 to i31" [loop_imperfect.c:107]   --->   Operation 1988 'trunc' 'trunc_ln107_116' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_120 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_58)   --->   "%trunc_ln107_117 = trunc i32 %w_load_58 to i31" [loop_imperfect.c:107]   --->   Operation 1989 'trunc' 'trunc_ln107_117' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_120 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_58)   --->   "%xor_ln108_58 = xor i31 %trunc_ln107_117, %trunc_ln107_116" [loop_imperfect.c:108]   --->   Operation 1990 'xor' 'xor_ln108_58' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_58)   --->   "%shl_ln108_57 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_58, i1 false)" [loop_imperfect.c:108]   --->   Operation 1991 'bitconcatenate' 'shl_ln108_57' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_120 : Operation 1992 [1/2] (2.66ns)   --->   "%data_load_58 = load i32* %data_addr_58, align 4" [loop_imperfect.c:108]   --->   Operation 1992 'load' 'data_load_58' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_120 : Operation 1993 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_58 = add nsw i32 %data_load_58, %shl_ln108_57" [loop_imperfect.c:108]   --->   Operation 1993 'add' 'add_ln108_58' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1994 [1/1] (2.66ns)   --->   "store i32 %add_ln108_58, i32* %data_addr_58, align 4" [loop_imperfect.c:108]   --->   Operation 1994 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 121 <SV = 120> <Delay = 2.66>
ST_121 : Operation 1995 [2/2] (2.66ns)   --->   "%data_load_59 = load i32* %data_addr_59, align 4" [loop_imperfect.c:108]   --->   Operation 1995 'load' 'data_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 122 <SV = 121> <Delay = 7.11>
ST_122 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_59)   --->   "%trunc_ln107_118 = trunc i32 %in_load_59 to i31" [loop_imperfect.c:107]   --->   Operation 1996 'trunc' 'trunc_ln107_118' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_122 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_59)   --->   "%trunc_ln107_119 = trunc i32 %w_load_59 to i31" [loop_imperfect.c:107]   --->   Operation 1997 'trunc' 'trunc_ln107_119' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_122 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_59)   --->   "%xor_ln108_59 = xor i31 %trunc_ln107_119, %trunc_ln107_118" [loop_imperfect.c:108]   --->   Operation 1998 'xor' 'xor_ln108_59' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_59)   --->   "%shl_ln108_58 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_59, i1 false)" [loop_imperfect.c:108]   --->   Operation 1999 'bitconcatenate' 'shl_ln108_58' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_122 : Operation 2000 [1/2] (2.66ns)   --->   "%data_load_59 = load i32* %data_addr_59, align 4" [loop_imperfect.c:108]   --->   Operation 2000 'load' 'data_load_59' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_122 : Operation 2001 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_59 = add nsw i32 %data_load_59, %shl_ln108_58" [loop_imperfect.c:108]   --->   Operation 2001 'add' 'add_ln108_59' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2002 [1/1] (2.66ns)   --->   "store i32 %add_ln108_59, i32* %data_addr_59, align 4" [loop_imperfect.c:108]   --->   Operation 2002 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 123 <SV = 122> <Delay = 2.66>
ST_123 : Operation 2003 [2/2] (2.66ns)   --->   "%data_load_60 = load i32* %data_addr_60, align 4" [loop_imperfect.c:108]   --->   Operation 2003 'load' 'data_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 124 <SV = 123> <Delay = 7.11>
ST_124 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_60)   --->   "%trunc_ln107_120 = trunc i32 %in_load_60 to i31" [loop_imperfect.c:107]   --->   Operation 2004 'trunc' 'trunc_ln107_120' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_124 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_60)   --->   "%trunc_ln107_121 = trunc i32 %w_load_60 to i31" [loop_imperfect.c:107]   --->   Operation 2005 'trunc' 'trunc_ln107_121' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_124 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_60)   --->   "%xor_ln108_60 = xor i31 %trunc_ln107_121, %trunc_ln107_120" [loop_imperfect.c:108]   --->   Operation 2006 'xor' 'xor_ln108_60' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_60)   --->   "%shl_ln108_59 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_60, i1 false)" [loop_imperfect.c:108]   --->   Operation 2007 'bitconcatenate' 'shl_ln108_59' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_124 : Operation 2008 [1/2] (2.66ns)   --->   "%data_load_60 = load i32* %data_addr_60, align 4" [loop_imperfect.c:108]   --->   Operation 2008 'load' 'data_load_60' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_124 : Operation 2009 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_60 = add nsw i32 %data_load_60, %shl_ln108_59" [loop_imperfect.c:108]   --->   Operation 2009 'add' 'add_ln108_60' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2010 [1/1] (2.66ns)   --->   "store i32 %add_ln108_60, i32* %data_addr_60, align 4" [loop_imperfect.c:108]   --->   Operation 2010 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 125 <SV = 124> <Delay = 2.66>
ST_125 : Operation 2011 [2/2] (2.66ns)   --->   "%data_load_61 = load i32* %data_addr_61, align 4" [loop_imperfect.c:108]   --->   Operation 2011 'load' 'data_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 126 <SV = 125> <Delay = 7.11>
ST_126 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_61)   --->   "%trunc_ln107_122 = trunc i32 %in_load_61 to i31" [loop_imperfect.c:107]   --->   Operation 2012 'trunc' 'trunc_ln107_122' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_126 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_61)   --->   "%trunc_ln107_123 = trunc i32 %w_load_61 to i31" [loop_imperfect.c:107]   --->   Operation 2013 'trunc' 'trunc_ln107_123' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_126 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_61)   --->   "%xor_ln108_61 = xor i31 %trunc_ln107_123, %trunc_ln107_122" [loop_imperfect.c:108]   --->   Operation 2014 'xor' 'xor_ln108_61' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_61)   --->   "%shl_ln108_60 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_61, i1 false)" [loop_imperfect.c:108]   --->   Operation 2015 'bitconcatenate' 'shl_ln108_60' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_126 : Operation 2016 [1/2] (2.66ns)   --->   "%data_load_61 = load i32* %data_addr_61, align 4" [loop_imperfect.c:108]   --->   Operation 2016 'load' 'data_load_61' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_126 : Operation 2017 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_61 = add nsw i32 %data_load_61, %shl_ln108_60" [loop_imperfect.c:108]   --->   Operation 2017 'add' 'add_ln108_61' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2018 [1/1] (2.66ns)   --->   "store i32 %add_ln108_61, i32* %data_addr_61, align 4" [loop_imperfect.c:108]   --->   Operation 2018 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 127 <SV = 126> <Delay = 2.66>
ST_127 : Operation 2019 [2/2] (2.66ns)   --->   "%data_load_62 = load i32* %data_addr_62, align 4" [loop_imperfect.c:108]   --->   Operation 2019 'load' 'data_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 128 <SV = 127> <Delay = 7.11>
ST_128 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_62)   --->   "%trunc_ln107_124 = trunc i32 %in_load_62 to i31" [loop_imperfect.c:107]   --->   Operation 2020 'trunc' 'trunc_ln107_124' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_128 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_62)   --->   "%trunc_ln107_125 = trunc i32 %w_load_62 to i31" [loop_imperfect.c:107]   --->   Operation 2021 'trunc' 'trunc_ln107_125' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_128 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_62)   --->   "%xor_ln108_62 = xor i31 %trunc_ln107_125, %trunc_ln107_124" [loop_imperfect.c:108]   --->   Operation 2022 'xor' 'xor_ln108_62' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_62)   --->   "%shl_ln108_61 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_62, i1 false)" [loop_imperfect.c:108]   --->   Operation 2023 'bitconcatenate' 'shl_ln108_61' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_128 : Operation 2024 [1/2] (2.66ns)   --->   "%data_load_62 = load i32* %data_addr_62, align 4" [loop_imperfect.c:108]   --->   Operation 2024 'load' 'data_load_62' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_128 : Operation 2025 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_62 = add nsw i32 %data_load_62, %shl_ln108_61" [loop_imperfect.c:108]   --->   Operation 2025 'add' 'add_ln108_62' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2026 [1/1] (2.66ns)   --->   "store i32 %add_ln108_62, i32* %data_addr_62, align 4" [loop_imperfect.c:108]   --->   Operation 2026 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 129 <SV = 128> <Delay = 2.66>
ST_129 : Operation 2027 [2/2] (2.66ns)   --->   "%data_load_63 = load i32* %data_addr_63, align 4" [loop_imperfect.c:108]   --->   Operation 2027 'load' 'data_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 130 <SV = 129> <Delay = 7.11>
ST_130 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_63)   --->   "%trunc_ln107_126 = trunc i32 %in_load_63 to i31" [loop_imperfect.c:107]   --->   Operation 2028 'trunc' 'trunc_ln107_126' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_130 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_63)   --->   "%trunc_ln107_127 = trunc i32 %w_load_63 to i31" [loop_imperfect.c:107]   --->   Operation 2029 'trunc' 'trunc_ln107_127' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_130 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_63)   --->   "%xor_ln108_63 = xor i31 %trunc_ln107_127, %trunc_ln107_126" [loop_imperfect.c:108]   --->   Operation 2030 'xor' 'xor_ln108_63' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_63)   --->   "%shl_ln108_62 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_63, i1 false)" [loop_imperfect.c:108]   --->   Operation 2031 'bitconcatenate' 'shl_ln108_62' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_130 : Operation 2032 [1/2] (2.66ns)   --->   "%data_load_63 = load i32* %data_addr_63, align 4" [loop_imperfect.c:108]   --->   Operation 2032 'load' 'data_load_63' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_130 : Operation 2033 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_63 = add nsw i32 %data_load_63, %shl_ln108_62" [loop_imperfect.c:108]   --->   Operation 2033 'add' 'add_ln108_63' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2034 [1/1] (2.66ns)   --->   "store i32 %add_ln108_63, i32* %data_addr_63, align 4" [loop_imperfect.c:108]   --->   Operation 2034 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 131 <SV = 130> <Delay = 2.66>
ST_131 : Operation 2035 [2/2] (2.66ns)   --->   "%data_load_64 = load i32* %data_addr_64, align 4" [loop_imperfect.c:108]   --->   Operation 2035 'load' 'data_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 132 <SV = 131> <Delay = 7.11>
ST_132 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_64)   --->   "%trunc_ln107_128 = trunc i32 %in_load_64 to i31" [loop_imperfect.c:107]   --->   Operation 2036 'trunc' 'trunc_ln107_128' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_132 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_64)   --->   "%trunc_ln107_129 = trunc i32 %w_load_64 to i31" [loop_imperfect.c:107]   --->   Operation 2037 'trunc' 'trunc_ln107_129' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_132 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_64)   --->   "%xor_ln108_64 = xor i31 %trunc_ln107_129, %trunc_ln107_128" [loop_imperfect.c:108]   --->   Operation 2038 'xor' 'xor_ln108_64' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_64)   --->   "%shl_ln108_63 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_64, i1 false)" [loop_imperfect.c:108]   --->   Operation 2039 'bitconcatenate' 'shl_ln108_63' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_132 : Operation 2040 [1/2] (2.66ns)   --->   "%data_load_64 = load i32* %data_addr_64, align 4" [loop_imperfect.c:108]   --->   Operation 2040 'load' 'data_load_64' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_132 : Operation 2041 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_64 = add nsw i32 %data_load_64, %shl_ln108_63" [loop_imperfect.c:108]   --->   Operation 2041 'add' 'add_ln108_64' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2042 [1/1] (2.66ns)   --->   "store i32 %add_ln108_64, i32* %data_addr_64, align 4" [loop_imperfect.c:108]   --->   Operation 2042 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 133 <SV = 132> <Delay = 2.66>
ST_133 : Operation 2043 [2/2] (2.66ns)   --->   "%data_load_65 = load i32* %data_addr_65, align 4" [loop_imperfect.c:108]   --->   Operation 2043 'load' 'data_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 134 <SV = 133> <Delay = 7.11>
ST_134 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_65)   --->   "%trunc_ln107_130 = trunc i32 %in_load_65 to i31" [loop_imperfect.c:107]   --->   Operation 2044 'trunc' 'trunc_ln107_130' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_134 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_65)   --->   "%trunc_ln107_131 = trunc i32 %w_load_65 to i31" [loop_imperfect.c:107]   --->   Operation 2045 'trunc' 'trunc_ln107_131' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_134 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_65)   --->   "%xor_ln108_65 = xor i31 %trunc_ln107_131, %trunc_ln107_130" [loop_imperfect.c:108]   --->   Operation 2046 'xor' 'xor_ln108_65' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_65)   --->   "%shl_ln108_64 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_65, i1 false)" [loop_imperfect.c:108]   --->   Operation 2047 'bitconcatenate' 'shl_ln108_64' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_134 : Operation 2048 [1/2] (2.66ns)   --->   "%data_load_65 = load i32* %data_addr_65, align 4" [loop_imperfect.c:108]   --->   Operation 2048 'load' 'data_load_65' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_134 : Operation 2049 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_65 = add nsw i32 %data_load_65, %shl_ln108_64" [loop_imperfect.c:108]   --->   Operation 2049 'add' 'add_ln108_65' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2050 [1/1] (2.66ns)   --->   "store i32 %add_ln108_65, i32* %data_addr_65, align 4" [loop_imperfect.c:108]   --->   Operation 2050 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 135 <SV = 134> <Delay = 2.66>
ST_135 : Operation 2051 [2/2] (2.66ns)   --->   "%data_load_66 = load i32* %data_addr_66, align 4" [loop_imperfect.c:108]   --->   Operation 2051 'load' 'data_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 136 <SV = 135> <Delay = 7.11>
ST_136 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_66)   --->   "%trunc_ln107_132 = trunc i32 %in_load_66 to i31" [loop_imperfect.c:107]   --->   Operation 2052 'trunc' 'trunc_ln107_132' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_136 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_66)   --->   "%trunc_ln107_133 = trunc i32 %w_load_66 to i31" [loop_imperfect.c:107]   --->   Operation 2053 'trunc' 'trunc_ln107_133' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_136 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_66)   --->   "%xor_ln108_66 = xor i31 %trunc_ln107_133, %trunc_ln107_132" [loop_imperfect.c:108]   --->   Operation 2054 'xor' 'xor_ln108_66' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_66)   --->   "%shl_ln108_65 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_66, i1 false)" [loop_imperfect.c:108]   --->   Operation 2055 'bitconcatenate' 'shl_ln108_65' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_136 : Operation 2056 [1/2] (2.66ns)   --->   "%data_load_66 = load i32* %data_addr_66, align 4" [loop_imperfect.c:108]   --->   Operation 2056 'load' 'data_load_66' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_136 : Operation 2057 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_66 = add nsw i32 %data_load_66, %shl_ln108_65" [loop_imperfect.c:108]   --->   Operation 2057 'add' 'add_ln108_66' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2058 [1/1] (2.66ns)   --->   "store i32 %add_ln108_66, i32* %data_addr_66, align 4" [loop_imperfect.c:108]   --->   Operation 2058 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 137 <SV = 136> <Delay = 2.66>
ST_137 : Operation 2059 [2/2] (2.66ns)   --->   "%data_load_67 = load i32* %data_addr_67, align 4" [loop_imperfect.c:108]   --->   Operation 2059 'load' 'data_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 138 <SV = 137> <Delay = 7.11>
ST_138 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_67)   --->   "%trunc_ln107_134 = trunc i32 %in_load_67 to i31" [loop_imperfect.c:107]   --->   Operation 2060 'trunc' 'trunc_ln107_134' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_138 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_67)   --->   "%trunc_ln107_135 = trunc i32 %w_load_67 to i31" [loop_imperfect.c:107]   --->   Operation 2061 'trunc' 'trunc_ln107_135' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_138 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_67)   --->   "%xor_ln108_67 = xor i31 %trunc_ln107_135, %trunc_ln107_134" [loop_imperfect.c:108]   --->   Operation 2062 'xor' 'xor_ln108_67' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_67)   --->   "%shl_ln108_66 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_67, i1 false)" [loop_imperfect.c:108]   --->   Operation 2063 'bitconcatenate' 'shl_ln108_66' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_138 : Operation 2064 [1/2] (2.66ns)   --->   "%data_load_67 = load i32* %data_addr_67, align 4" [loop_imperfect.c:108]   --->   Operation 2064 'load' 'data_load_67' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_138 : Operation 2065 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_67 = add nsw i32 %data_load_67, %shl_ln108_66" [loop_imperfect.c:108]   --->   Operation 2065 'add' 'add_ln108_67' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2066 [1/1] (2.66ns)   --->   "store i32 %add_ln108_67, i32* %data_addr_67, align 4" [loop_imperfect.c:108]   --->   Operation 2066 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 139 <SV = 138> <Delay = 2.66>
ST_139 : Operation 2067 [2/2] (2.66ns)   --->   "%data_load_68 = load i32* %data_addr_68, align 4" [loop_imperfect.c:108]   --->   Operation 2067 'load' 'data_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 140 <SV = 139> <Delay = 7.11>
ST_140 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_68)   --->   "%trunc_ln107_136 = trunc i32 %in_load_68 to i31" [loop_imperfect.c:107]   --->   Operation 2068 'trunc' 'trunc_ln107_136' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_140 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_68)   --->   "%trunc_ln107_137 = trunc i32 %w_load_68 to i31" [loop_imperfect.c:107]   --->   Operation 2069 'trunc' 'trunc_ln107_137' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_140 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_68)   --->   "%xor_ln108_68 = xor i31 %trunc_ln107_137, %trunc_ln107_136" [loop_imperfect.c:108]   --->   Operation 2070 'xor' 'xor_ln108_68' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_68)   --->   "%shl_ln108_67 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_68, i1 false)" [loop_imperfect.c:108]   --->   Operation 2071 'bitconcatenate' 'shl_ln108_67' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_140 : Operation 2072 [1/2] (2.66ns)   --->   "%data_load_68 = load i32* %data_addr_68, align 4" [loop_imperfect.c:108]   --->   Operation 2072 'load' 'data_load_68' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 2073 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_68 = add nsw i32 %data_load_68, %shl_ln108_67" [loop_imperfect.c:108]   --->   Operation 2073 'add' 'add_ln108_68' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2074 [1/1] (2.66ns)   --->   "store i32 %add_ln108_68, i32* %data_addr_68, align 4" [loop_imperfect.c:108]   --->   Operation 2074 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 141 <SV = 140> <Delay = 2.66>
ST_141 : Operation 2075 [2/2] (2.66ns)   --->   "%data_load_69 = load i32* %data_addr_69, align 4" [loop_imperfect.c:108]   --->   Operation 2075 'load' 'data_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 142 <SV = 141> <Delay = 7.11>
ST_142 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_69)   --->   "%trunc_ln107_138 = trunc i32 %in_load_69 to i31" [loop_imperfect.c:107]   --->   Operation 2076 'trunc' 'trunc_ln107_138' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_142 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_69)   --->   "%trunc_ln107_139 = trunc i32 %w_load_69 to i31" [loop_imperfect.c:107]   --->   Operation 2077 'trunc' 'trunc_ln107_139' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_142 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_69)   --->   "%xor_ln108_69 = xor i31 %trunc_ln107_139, %trunc_ln107_138" [loop_imperfect.c:108]   --->   Operation 2078 'xor' 'xor_ln108_69' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_69)   --->   "%shl_ln108_68 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_69, i1 false)" [loop_imperfect.c:108]   --->   Operation 2079 'bitconcatenate' 'shl_ln108_68' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_142 : Operation 2080 [1/2] (2.66ns)   --->   "%data_load_69 = load i32* %data_addr_69, align 4" [loop_imperfect.c:108]   --->   Operation 2080 'load' 'data_load_69' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 2081 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_69 = add nsw i32 %data_load_69, %shl_ln108_68" [loop_imperfect.c:108]   --->   Operation 2081 'add' 'add_ln108_69' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2082 [1/1] (2.66ns)   --->   "store i32 %add_ln108_69, i32* %data_addr_69, align 4" [loop_imperfect.c:108]   --->   Operation 2082 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 143 <SV = 142> <Delay = 2.66>
ST_143 : Operation 2083 [2/2] (2.66ns)   --->   "%data_load_70 = load i32* %data_addr_70, align 4" [loop_imperfect.c:108]   --->   Operation 2083 'load' 'data_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 144 <SV = 143> <Delay = 7.11>
ST_144 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_70)   --->   "%trunc_ln107_140 = trunc i32 %in_load_70 to i31" [loop_imperfect.c:107]   --->   Operation 2084 'trunc' 'trunc_ln107_140' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_144 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_70)   --->   "%trunc_ln107_141 = trunc i32 %w_load_70 to i31" [loop_imperfect.c:107]   --->   Operation 2085 'trunc' 'trunc_ln107_141' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_144 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_70)   --->   "%xor_ln108_70 = xor i31 %trunc_ln107_141, %trunc_ln107_140" [loop_imperfect.c:108]   --->   Operation 2086 'xor' 'xor_ln108_70' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_70)   --->   "%shl_ln108_69 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_70, i1 false)" [loop_imperfect.c:108]   --->   Operation 2087 'bitconcatenate' 'shl_ln108_69' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_144 : Operation 2088 [1/2] (2.66ns)   --->   "%data_load_70 = load i32* %data_addr_70, align 4" [loop_imperfect.c:108]   --->   Operation 2088 'load' 'data_load_70' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 2089 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_70 = add nsw i32 %data_load_70, %shl_ln108_69" [loop_imperfect.c:108]   --->   Operation 2089 'add' 'add_ln108_70' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2090 [1/1] (2.66ns)   --->   "store i32 %add_ln108_70, i32* %data_addr_70, align 4" [loop_imperfect.c:108]   --->   Operation 2090 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 145 <SV = 144> <Delay = 2.66>
ST_145 : Operation 2091 [2/2] (2.66ns)   --->   "%data_load_71 = load i32* %data_addr_71, align 4" [loop_imperfect.c:108]   --->   Operation 2091 'load' 'data_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 146 <SV = 145> <Delay = 7.11>
ST_146 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_71)   --->   "%trunc_ln107_142 = trunc i32 %in_load_71 to i31" [loop_imperfect.c:107]   --->   Operation 2092 'trunc' 'trunc_ln107_142' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_146 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_71)   --->   "%trunc_ln107_143 = trunc i32 %w_load_71 to i31" [loop_imperfect.c:107]   --->   Operation 2093 'trunc' 'trunc_ln107_143' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_146 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_71)   --->   "%xor_ln108_71 = xor i31 %trunc_ln107_143, %trunc_ln107_142" [loop_imperfect.c:108]   --->   Operation 2094 'xor' 'xor_ln108_71' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_71)   --->   "%shl_ln108_70 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_71, i1 false)" [loop_imperfect.c:108]   --->   Operation 2095 'bitconcatenate' 'shl_ln108_70' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_146 : Operation 2096 [1/2] (2.66ns)   --->   "%data_load_71 = load i32* %data_addr_71, align 4" [loop_imperfect.c:108]   --->   Operation 2096 'load' 'data_load_71' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 2097 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_71 = add nsw i32 %data_load_71, %shl_ln108_70" [loop_imperfect.c:108]   --->   Operation 2097 'add' 'add_ln108_71' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2098 [1/1] (2.66ns)   --->   "store i32 %add_ln108_71, i32* %data_addr_71, align 4" [loop_imperfect.c:108]   --->   Operation 2098 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 147 <SV = 146> <Delay = 2.66>
ST_147 : Operation 2099 [2/2] (2.66ns)   --->   "%data_load_72 = load i32* %data_addr_72, align 4" [loop_imperfect.c:108]   --->   Operation 2099 'load' 'data_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 148 <SV = 147> <Delay = 7.11>
ST_148 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_72)   --->   "%trunc_ln107_144 = trunc i32 %in_load_72 to i31" [loop_imperfect.c:107]   --->   Operation 2100 'trunc' 'trunc_ln107_144' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_148 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_72)   --->   "%trunc_ln107_145 = trunc i32 %w_load_72 to i31" [loop_imperfect.c:107]   --->   Operation 2101 'trunc' 'trunc_ln107_145' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_148 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_72)   --->   "%xor_ln108_72 = xor i31 %trunc_ln107_145, %trunc_ln107_144" [loop_imperfect.c:108]   --->   Operation 2102 'xor' 'xor_ln108_72' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_72)   --->   "%shl_ln108_71 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_72, i1 false)" [loop_imperfect.c:108]   --->   Operation 2103 'bitconcatenate' 'shl_ln108_71' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_148 : Operation 2104 [1/2] (2.66ns)   --->   "%data_load_72 = load i32* %data_addr_72, align 4" [loop_imperfect.c:108]   --->   Operation 2104 'load' 'data_load_72' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 2105 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_72 = add nsw i32 %data_load_72, %shl_ln108_71" [loop_imperfect.c:108]   --->   Operation 2105 'add' 'add_ln108_72' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2106 [1/1] (2.66ns)   --->   "store i32 %add_ln108_72, i32* %data_addr_72, align 4" [loop_imperfect.c:108]   --->   Operation 2106 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 149 <SV = 148> <Delay = 2.66>
ST_149 : Operation 2107 [2/2] (2.66ns)   --->   "%data_load_73 = load i32* %data_addr_73, align 4" [loop_imperfect.c:108]   --->   Operation 2107 'load' 'data_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 150 <SV = 149> <Delay = 7.11>
ST_150 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_73)   --->   "%trunc_ln107_146 = trunc i32 %in_load_73 to i31" [loop_imperfect.c:107]   --->   Operation 2108 'trunc' 'trunc_ln107_146' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_150 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_73)   --->   "%trunc_ln107_147 = trunc i32 %w_load_73 to i31" [loop_imperfect.c:107]   --->   Operation 2109 'trunc' 'trunc_ln107_147' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_150 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_73)   --->   "%xor_ln108_73 = xor i31 %trunc_ln107_147, %trunc_ln107_146" [loop_imperfect.c:108]   --->   Operation 2110 'xor' 'xor_ln108_73' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_73)   --->   "%shl_ln108_72 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_73, i1 false)" [loop_imperfect.c:108]   --->   Operation 2111 'bitconcatenate' 'shl_ln108_72' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_150 : Operation 2112 [1/2] (2.66ns)   --->   "%data_load_73 = load i32* %data_addr_73, align 4" [loop_imperfect.c:108]   --->   Operation 2112 'load' 'data_load_73' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 2113 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_73 = add nsw i32 %data_load_73, %shl_ln108_72" [loop_imperfect.c:108]   --->   Operation 2113 'add' 'add_ln108_73' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2114 [1/1] (2.66ns)   --->   "store i32 %add_ln108_73, i32* %data_addr_73, align 4" [loop_imperfect.c:108]   --->   Operation 2114 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 151 <SV = 150> <Delay = 2.66>
ST_151 : Operation 2115 [2/2] (2.66ns)   --->   "%data_load_74 = load i32* %data_addr_74, align 4" [loop_imperfect.c:108]   --->   Operation 2115 'load' 'data_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 152 <SV = 151> <Delay = 7.11>
ST_152 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_74)   --->   "%trunc_ln107_148 = trunc i32 %in_load_74 to i31" [loop_imperfect.c:107]   --->   Operation 2116 'trunc' 'trunc_ln107_148' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_152 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_74)   --->   "%trunc_ln107_149 = trunc i32 %w_load_74 to i31" [loop_imperfect.c:107]   --->   Operation 2117 'trunc' 'trunc_ln107_149' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_152 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_74)   --->   "%xor_ln108_74 = xor i31 %trunc_ln107_149, %trunc_ln107_148" [loop_imperfect.c:108]   --->   Operation 2118 'xor' 'xor_ln108_74' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_74)   --->   "%shl_ln108_73 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_74, i1 false)" [loop_imperfect.c:108]   --->   Operation 2119 'bitconcatenate' 'shl_ln108_73' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_152 : Operation 2120 [1/2] (2.66ns)   --->   "%data_load_74 = load i32* %data_addr_74, align 4" [loop_imperfect.c:108]   --->   Operation 2120 'load' 'data_load_74' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 2121 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_74 = add nsw i32 %data_load_74, %shl_ln108_73" [loop_imperfect.c:108]   --->   Operation 2121 'add' 'add_ln108_74' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2122 [1/1] (2.66ns)   --->   "store i32 %add_ln108_74, i32* %data_addr_74, align 4" [loop_imperfect.c:108]   --->   Operation 2122 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 153 <SV = 152> <Delay = 2.66>
ST_153 : Operation 2123 [2/2] (2.66ns)   --->   "%data_load_75 = load i32* %data_addr_75, align 4" [loop_imperfect.c:108]   --->   Operation 2123 'load' 'data_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 154 <SV = 153> <Delay = 7.11>
ST_154 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_75)   --->   "%trunc_ln107_150 = trunc i32 %in_load_75 to i31" [loop_imperfect.c:107]   --->   Operation 2124 'trunc' 'trunc_ln107_150' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_154 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_75)   --->   "%trunc_ln107_151 = trunc i32 %w_load_75 to i31" [loop_imperfect.c:107]   --->   Operation 2125 'trunc' 'trunc_ln107_151' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_154 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_75)   --->   "%xor_ln108_75 = xor i31 %trunc_ln107_151, %trunc_ln107_150" [loop_imperfect.c:108]   --->   Operation 2126 'xor' 'xor_ln108_75' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_75)   --->   "%shl_ln108_74 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_75, i1 false)" [loop_imperfect.c:108]   --->   Operation 2127 'bitconcatenate' 'shl_ln108_74' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_154 : Operation 2128 [1/2] (2.66ns)   --->   "%data_load_75 = load i32* %data_addr_75, align 4" [loop_imperfect.c:108]   --->   Operation 2128 'load' 'data_load_75' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 2129 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_75 = add nsw i32 %data_load_75, %shl_ln108_74" [loop_imperfect.c:108]   --->   Operation 2129 'add' 'add_ln108_75' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2130 [1/1] (2.66ns)   --->   "store i32 %add_ln108_75, i32* %data_addr_75, align 4" [loop_imperfect.c:108]   --->   Operation 2130 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 155 <SV = 154> <Delay = 2.66>
ST_155 : Operation 2131 [2/2] (2.66ns)   --->   "%data_load_76 = load i32* %data_addr_76, align 4" [loop_imperfect.c:108]   --->   Operation 2131 'load' 'data_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 156 <SV = 155> <Delay = 7.11>
ST_156 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_76)   --->   "%trunc_ln107_152 = trunc i32 %in_load_76 to i31" [loop_imperfect.c:107]   --->   Operation 2132 'trunc' 'trunc_ln107_152' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_156 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_76)   --->   "%trunc_ln107_153 = trunc i32 %w_load_76 to i31" [loop_imperfect.c:107]   --->   Operation 2133 'trunc' 'trunc_ln107_153' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_156 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_76)   --->   "%xor_ln108_76 = xor i31 %trunc_ln107_153, %trunc_ln107_152" [loop_imperfect.c:108]   --->   Operation 2134 'xor' 'xor_ln108_76' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_76)   --->   "%shl_ln108_75 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_76, i1 false)" [loop_imperfect.c:108]   --->   Operation 2135 'bitconcatenate' 'shl_ln108_75' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_156 : Operation 2136 [1/2] (2.66ns)   --->   "%data_load_76 = load i32* %data_addr_76, align 4" [loop_imperfect.c:108]   --->   Operation 2136 'load' 'data_load_76' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 2137 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_76 = add nsw i32 %data_load_76, %shl_ln108_75" [loop_imperfect.c:108]   --->   Operation 2137 'add' 'add_ln108_76' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2138 [1/1] (2.66ns)   --->   "store i32 %add_ln108_76, i32* %data_addr_76, align 4" [loop_imperfect.c:108]   --->   Operation 2138 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 157 <SV = 156> <Delay = 2.66>
ST_157 : Operation 2139 [2/2] (2.66ns)   --->   "%data_load_77 = load i32* %data_addr_77, align 4" [loop_imperfect.c:108]   --->   Operation 2139 'load' 'data_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 158 <SV = 157> <Delay = 7.11>
ST_158 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_77)   --->   "%trunc_ln107_154 = trunc i32 %in_load_77 to i31" [loop_imperfect.c:107]   --->   Operation 2140 'trunc' 'trunc_ln107_154' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_158 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_77)   --->   "%trunc_ln107_155 = trunc i32 %w_load_77 to i31" [loop_imperfect.c:107]   --->   Operation 2141 'trunc' 'trunc_ln107_155' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_158 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_77)   --->   "%xor_ln108_77 = xor i31 %trunc_ln107_155, %trunc_ln107_154" [loop_imperfect.c:108]   --->   Operation 2142 'xor' 'xor_ln108_77' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_77)   --->   "%shl_ln108_76 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_77, i1 false)" [loop_imperfect.c:108]   --->   Operation 2143 'bitconcatenate' 'shl_ln108_76' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_158 : Operation 2144 [1/2] (2.66ns)   --->   "%data_load_77 = load i32* %data_addr_77, align 4" [loop_imperfect.c:108]   --->   Operation 2144 'load' 'data_load_77' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 2145 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_77 = add nsw i32 %data_load_77, %shl_ln108_76" [loop_imperfect.c:108]   --->   Operation 2145 'add' 'add_ln108_77' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2146 [1/1] (2.66ns)   --->   "store i32 %add_ln108_77, i32* %data_addr_77, align 4" [loop_imperfect.c:108]   --->   Operation 2146 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 159 <SV = 158> <Delay = 2.66>
ST_159 : Operation 2147 [2/2] (2.66ns)   --->   "%data_load_78 = load i32* %data_addr_78, align 4" [loop_imperfect.c:108]   --->   Operation 2147 'load' 'data_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 160 <SV = 159> <Delay = 7.11>
ST_160 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_78)   --->   "%trunc_ln107_156 = trunc i32 %in_load_78 to i31" [loop_imperfect.c:107]   --->   Operation 2148 'trunc' 'trunc_ln107_156' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_160 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_78)   --->   "%trunc_ln107_157 = trunc i32 %w_load_78 to i31" [loop_imperfect.c:107]   --->   Operation 2149 'trunc' 'trunc_ln107_157' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_160 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_78)   --->   "%xor_ln108_78 = xor i31 %trunc_ln107_157, %trunc_ln107_156" [loop_imperfect.c:108]   --->   Operation 2150 'xor' 'xor_ln108_78' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_78)   --->   "%shl_ln108_77 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_78, i1 false)" [loop_imperfect.c:108]   --->   Operation 2151 'bitconcatenate' 'shl_ln108_77' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_160 : Operation 2152 [1/2] (2.66ns)   --->   "%data_load_78 = load i32* %data_addr_78, align 4" [loop_imperfect.c:108]   --->   Operation 2152 'load' 'data_load_78' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 2153 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_78 = add nsw i32 %data_load_78, %shl_ln108_77" [loop_imperfect.c:108]   --->   Operation 2153 'add' 'add_ln108_78' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2154 [1/1] (2.66ns)   --->   "store i32 %add_ln108_78, i32* %data_addr_78, align 4" [loop_imperfect.c:108]   --->   Operation 2154 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 161 <SV = 160> <Delay = 2.66>
ST_161 : Operation 2155 [2/2] (2.66ns)   --->   "%data_load_79 = load i32* %data_addr_79, align 4" [loop_imperfect.c:108]   --->   Operation 2155 'load' 'data_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 162 <SV = 161> <Delay = 7.11>
ST_162 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_79)   --->   "%trunc_ln107_158 = trunc i32 %in_load_79 to i31" [loop_imperfect.c:107]   --->   Operation 2156 'trunc' 'trunc_ln107_158' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_162 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_79)   --->   "%trunc_ln107_159 = trunc i32 %w_load_79 to i31" [loop_imperfect.c:107]   --->   Operation 2157 'trunc' 'trunc_ln107_159' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_162 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_79)   --->   "%xor_ln108_79 = xor i31 %trunc_ln107_159, %trunc_ln107_158" [loop_imperfect.c:108]   --->   Operation 2158 'xor' 'xor_ln108_79' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_79)   --->   "%shl_ln108_78 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_79, i1 false)" [loop_imperfect.c:108]   --->   Operation 2159 'bitconcatenate' 'shl_ln108_78' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_162 : Operation 2160 [1/2] (2.66ns)   --->   "%data_load_79 = load i32* %data_addr_79, align 4" [loop_imperfect.c:108]   --->   Operation 2160 'load' 'data_load_79' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 2161 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_79 = add nsw i32 %data_load_79, %shl_ln108_78" [loop_imperfect.c:108]   --->   Operation 2161 'add' 'add_ln108_79' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2162 [1/1] (2.66ns)   --->   "store i32 %add_ln108_79, i32* %data_addr_79, align 4" [loop_imperfect.c:108]   --->   Operation 2162 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 163 <SV = 162> <Delay = 2.66>
ST_163 : Operation 2163 [2/2] (2.66ns)   --->   "%data_load_80 = load i32* %data_addr_80, align 4" [loop_imperfect.c:108]   --->   Operation 2163 'load' 'data_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 164 <SV = 163> <Delay = 7.11>
ST_164 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_80)   --->   "%trunc_ln107_160 = trunc i32 %in_load_80 to i31" [loop_imperfect.c:107]   --->   Operation 2164 'trunc' 'trunc_ln107_160' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_164 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_80)   --->   "%trunc_ln107_161 = trunc i32 %w_load_80 to i31" [loop_imperfect.c:107]   --->   Operation 2165 'trunc' 'trunc_ln107_161' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_164 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_80)   --->   "%xor_ln108_80 = xor i31 %trunc_ln107_161, %trunc_ln107_160" [loop_imperfect.c:108]   --->   Operation 2166 'xor' 'xor_ln108_80' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_80)   --->   "%shl_ln108_79 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_80, i1 false)" [loop_imperfect.c:108]   --->   Operation 2167 'bitconcatenate' 'shl_ln108_79' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_164 : Operation 2168 [1/2] (2.66ns)   --->   "%data_load_80 = load i32* %data_addr_80, align 4" [loop_imperfect.c:108]   --->   Operation 2168 'load' 'data_load_80' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 2169 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_80 = add nsw i32 %data_load_80, %shl_ln108_79" [loop_imperfect.c:108]   --->   Operation 2169 'add' 'add_ln108_80' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2170 [1/1] (2.66ns)   --->   "store i32 %add_ln108_80, i32* %data_addr_80, align 4" [loop_imperfect.c:108]   --->   Operation 2170 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 165 <SV = 164> <Delay = 2.66>
ST_165 : Operation 2171 [2/2] (2.66ns)   --->   "%data_load_81 = load i32* %data_addr_81, align 4" [loop_imperfect.c:108]   --->   Operation 2171 'load' 'data_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 166 <SV = 165> <Delay = 7.11>
ST_166 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_81)   --->   "%trunc_ln107_162 = trunc i32 %in_load_81 to i31" [loop_imperfect.c:107]   --->   Operation 2172 'trunc' 'trunc_ln107_162' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_166 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_81)   --->   "%trunc_ln107_163 = trunc i32 %w_load_81 to i31" [loop_imperfect.c:107]   --->   Operation 2173 'trunc' 'trunc_ln107_163' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_166 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_81)   --->   "%xor_ln108_81 = xor i31 %trunc_ln107_163, %trunc_ln107_162" [loop_imperfect.c:108]   --->   Operation 2174 'xor' 'xor_ln108_81' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_81)   --->   "%shl_ln108_80 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_81, i1 false)" [loop_imperfect.c:108]   --->   Operation 2175 'bitconcatenate' 'shl_ln108_80' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_166 : Operation 2176 [1/2] (2.66ns)   --->   "%data_load_81 = load i32* %data_addr_81, align 4" [loop_imperfect.c:108]   --->   Operation 2176 'load' 'data_load_81' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 2177 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_81 = add nsw i32 %data_load_81, %shl_ln108_80" [loop_imperfect.c:108]   --->   Operation 2177 'add' 'add_ln108_81' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2178 [1/1] (2.66ns)   --->   "store i32 %add_ln108_81, i32* %data_addr_81, align 4" [loop_imperfect.c:108]   --->   Operation 2178 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 167 <SV = 166> <Delay = 2.66>
ST_167 : Operation 2179 [2/2] (2.66ns)   --->   "%data_load_82 = load i32* %data_addr_82, align 4" [loop_imperfect.c:108]   --->   Operation 2179 'load' 'data_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 168 <SV = 167> <Delay = 7.11>
ST_168 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_82)   --->   "%trunc_ln107_164 = trunc i32 %in_load_82 to i31" [loop_imperfect.c:107]   --->   Operation 2180 'trunc' 'trunc_ln107_164' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_168 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_82)   --->   "%trunc_ln107_165 = trunc i32 %w_load_82 to i31" [loop_imperfect.c:107]   --->   Operation 2181 'trunc' 'trunc_ln107_165' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_168 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_82)   --->   "%xor_ln108_82 = xor i31 %trunc_ln107_165, %trunc_ln107_164" [loop_imperfect.c:108]   --->   Operation 2182 'xor' 'xor_ln108_82' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_82)   --->   "%shl_ln108_81 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_82, i1 false)" [loop_imperfect.c:108]   --->   Operation 2183 'bitconcatenate' 'shl_ln108_81' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_168 : Operation 2184 [1/2] (2.66ns)   --->   "%data_load_82 = load i32* %data_addr_82, align 4" [loop_imperfect.c:108]   --->   Operation 2184 'load' 'data_load_82' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 2185 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_82 = add nsw i32 %data_load_82, %shl_ln108_81" [loop_imperfect.c:108]   --->   Operation 2185 'add' 'add_ln108_82' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2186 [1/1] (2.66ns)   --->   "store i32 %add_ln108_82, i32* %data_addr_82, align 4" [loop_imperfect.c:108]   --->   Operation 2186 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 169 <SV = 168> <Delay = 2.66>
ST_169 : Operation 2187 [2/2] (2.66ns)   --->   "%data_load_83 = load i32* %data_addr_83, align 4" [loop_imperfect.c:108]   --->   Operation 2187 'load' 'data_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 170 <SV = 169> <Delay = 7.11>
ST_170 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_83)   --->   "%trunc_ln107_166 = trunc i32 %in_load_83 to i31" [loop_imperfect.c:107]   --->   Operation 2188 'trunc' 'trunc_ln107_166' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_170 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_83)   --->   "%trunc_ln107_167 = trunc i32 %w_load_83 to i31" [loop_imperfect.c:107]   --->   Operation 2189 'trunc' 'trunc_ln107_167' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_170 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_83)   --->   "%xor_ln108_83 = xor i31 %trunc_ln107_167, %trunc_ln107_166" [loop_imperfect.c:108]   --->   Operation 2190 'xor' 'xor_ln108_83' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_83)   --->   "%shl_ln108_82 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_83, i1 false)" [loop_imperfect.c:108]   --->   Operation 2191 'bitconcatenate' 'shl_ln108_82' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_170 : Operation 2192 [1/2] (2.66ns)   --->   "%data_load_83 = load i32* %data_addr_83, align 4" [loop_imperfect.c:108]   --->   Operation 2192 'load' 'data_load_83' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 2193 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_83 = add nsw i32 %data_load_83, %shl_ln108_82" [loop_imperfect.c:108]   --->   Operation 2193 'add' 'add_ln108_83' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2194 [1/1] (2.66ns)   --->   "store i32 %add_ln108_83, i32* %data_addr_83, align 4" [loop_imperfect.c:108]   --->   Operation 2194 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 171 <SV = 170> <Delay = 2.66>
ST_171 : Operation 2195 [2/2] (2.66ns)   --->   "%data_load_84 = load i32* %data_addr_84, align 4" [loop_imperfect.c:108]   --->   Operation 2195 'load' 'data_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 172 <SV = 171> <Delay = 7.11>
ST_172 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_84)   --->   "%trunc_ln107_168 = trunc i32 %in_load_84 to i31" [loop_imperfect.c:107]   --->   Operation 2196 'trunc' 'trunc_ln107_168' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_172 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_84)   --->   "%trunc_ln107_169 = trunc i32 %w_load_84 to i31" [loop_imperfect.c:107]   --->   Operation 2197 'trunc' 'trunc_ln107_169' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_172 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_84)   --->   "%xor_ln108_84 = xor i31 %trunc_ln107_169, %trunc_ln107_168" [loop_imperfect.c:108]   --->   Operation 2198 'xor' 'xor_ln108_84' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_84)   --->   "%shl_ln108_83 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_84, i1 false)" [loop_imperfect.c:108]   --->   Operation 2199 'bitconcatenate' 'shl_ln108_83' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_172 : Operation 2200 [1/2] (2.66ns)   --->   "%data_load_84 = load i32* %data_addr_84, align 4" [loop_imperfect.c:108]   --->   Operation 2200 'load' 'data_load_84' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 2201 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_84 = add nsw i32 %data_load_84, %shl_ln108_83" [loop_imperfect.c:108]   --->   Operation 2201 'add' 'add_ln108_84' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2202 [1/1] (2.66ns)   --->   "store i32 %add_ln108_84, i32* %data_addr_84, align 4" [loop_imperfect.c:108]   --->   Operation 2202 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 173 <SV = 172> <Delay = 2.66>
ST_173 : Operation 2203 [2/2] (2.66ns)   --->   "%data_load_85 = load i32* %data_addr_85, align 4" [loop_imperfect.c:108]   --->   Operation 2203 'load' 'data_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 174 <SV = 173> <Delay = 7.11>
ST_174 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_85)   --->   "%trunc_ln107_170 = trunc i32 %in_load_85 to i31" [loop_imperfect.c:107]   --->   Operation 2204 'trunc' 'trunc_ln107_170' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_174 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_85)   --->   "%trunc_ln107_171 = trunc i32 %w_load_85 to i31" [loop_imperfect.c:107]   --->   Operation 2205 'trunc' 'trunc_ln107_171' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_174 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_85)   --->   "%xor_ln108_85 = xor i31 %trunc_ln107_171, %trunc_ln107_170" [loop_imperfect.c:108]   --->   Operation 2206 'xor' 'xor_ln108_85' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_85)   --->   "%shl_ln108_84 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_85, i1 false)" [loop_imperfect.c:108]   --->   Operation 2207 'bitconcatenate' 'shl_ln108_84' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_174 : Operation 2208 [1/2] (2.66ns)   --->   "%data_load_85 = load i32* %data_addr_85, align 4" [loop_imperfect.c:108]   --->   Operation 2208 'load' 'data_load_85' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 2209 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_85 = add nsw i32 %data_load_85, %shl_ln108_84" [loop_imperfect.c:108]   --->   Operation 2209 'add' 'add_ln108_85' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2210 [1/1] (2.66ns)   --->   "store i32 %add_ln108_85, i32* %data_addr_85, align 4" [loop_imperfect.c:108]   --->   Operation 2210 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 175 <SV = 174> <Delay = 2.66>
ST_175 : Operation 2211 [2/2] (2.66ns)   --->   "%data_load_86 = load i32* %data_addr_86, align 4" [loop_imperfect.c:108]   --->   Operation 2211 'load' 'data_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 176 <SV = 175> <Delay = 7.11>
ST_176 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_86)   --->   "%trunc_ln107_172 = trunc i32 %in_load_86 to i31" [loop_imperfect.c:107]   --->   Operation 2212 'trunc' 'trunc_ln107_172' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_176 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_86)   --->   "%trunc_ln107_173 = trunc i32 %w_load_86 to i31" [loop_imperfect.c:107]   --->   Operation 2213 'trunc' 'trunc_ln107_173' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_176 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_86)   --->   "%xor_ln108_86 = xor i31 %trunc_ln107_173, %trunc_ln107_172" [loop_imperfect.c:108]   --->   Operation 2214 'xor' 'xor_ln108_86' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_86)   --->   "%shl_ln108_85 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_86, i1 false)" [loop_imperfect.c:108]   --->   Operation 2215 'bitconcatenate' 'shl_ln108_85' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_176 : Operation 2216 [1/2] (2.66ns)   --->   "%data_load_86 = load i32* %data_addr_86, align 4" [loop_imperfect.c:108]   --->   Operation 2216 'load' 'data_load_86' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 2217 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_86 = add nsw i32 %data_load_86, %shl_ln108_85" [loop_imperfect.c:108]   --->   Operation 2217 'add' 'add_ln108_86' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2218 [1/1] (2.66ns)   --->   "store i32 %add_ln108_86, i32* %data_addr_86, align 4" [loop_imperfect.c:108]   --->   Operation 2218 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 177 <SV = 176> <Delay = 2.66>
ST_177 : Operation 2219 [2/2] (2.66ns)   --->   "%data_load_87 = load i32* %data_addr_87, align 4" [loop_imperfect.c:108]   --->   Operation 2219 'load' 'data_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 178 <SV = 177> <Delay = 7.11>
ST_178 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_87)   --->   "%trunc_ln107_174 = trunc i32 %in_load_87 to i31" [loop_imperfect.c:107]   --->   Operation 2220 'trunc' 'trunc_ln107_174' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_178 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_87)   --->   "%trunc_ln107_175 = trunc i32 %w_load_87 to i31" [loop_imperfect.c:107]   --->   Operation 2221 'trunc' 'trunc_ln107_175' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_178 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_87)   --->   "%xor_ln108_87 = xor i31 %trunc_ln107_175, %trunc_ln107_174" [loop_imperfect.c:108]   --->   Operation 2222 'xor' 'xor_ln108_87' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_87)   --->   "%shl_ln108_86 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_87, i1 false)" [loop_imperfect.c:108]   --->   Operation 2223 'bitconcatenate' 'shl_ln108_86' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_178 : Operation 2224 [1/2] (2.66ns)   --->   "%data_load_87 = load i32* %data_addr_87, align 4" [loop_imperfect.c:108]   --->   Operation 2224 'load' 'data_load_87' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 2225 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_87 = add nsw i32 %data_load_87, %shl_ln108_86" [loop_imperfect.c:108]   --->   Operation 2225 'add' 'add_ln108_87' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2226 [1/1] (2.66ns)   --->   "store i32 %add_ln108_87, i32* %data_addr_87, align 4" [loop_imperfect.c:108]   --->   Operation 2226 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 179 <SV = 178> <Delay = 2.66>
ST_179 : Operation 2227 [2/2] (2.66ns)   --->   "%data_load_88 = load i32* %data_addr_88, align 4" [loop_imperfect.c:108]   --->   Operation 2227 'load' 'data_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 180 <SV = 179> <Delay = 7.11>
ST_180 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_88)   --->   "%trunc_ln107_176 = trunc i32 %in_load_88 to i31" [loop_imperfect.c:107]   --->   Operation 2228 'trunc' 'trunc_ln107_176' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_180 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_88)   --->   "%trunc_ln107_177 = trunc i32 %w_load_88 to i31" [loop_imperfect.c:107]   --->   Operation 2229 'trunc' 'trunc_ln107_177' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_180 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_88)   --->   "%xor_ln108_88 = xor i31 %trunc_ln107_177, %trunc_ln107_176" [loop_imperfect.c:108]   --->   Operation 2230 'xor' 'xor_ln108_88' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_88)   --->   "%shl_ln108_87 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_88, i1 false)" [loop_imperfect.c:108]   --->   Operation 2231 'bitconcatenate' 'shl_ln108_87' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_180 : Operation 2232 [1/2] (2.66ns)   --->   "%data_load_88 = load i32* %data_addr_88, align 4" [loop_imperfect.c:108]   --->   Operation 2232 'load' 'data_load_88' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 2233 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_88 = add nsw i32 %data_load_88, %shl_ln108_87" [loop_imperfect.c:108]   --->   Operation 2233 'add' 'add_ln108_88' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2234 [1/1] (2.66ns)   --->   "store i32 %add_ln108_88, i32* %data_addr_88, align 4" [loop_imperfect.c:108]   --->   Operation 2234 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 181 <SV = 180> <Delay = 2.66>
ST_181 : Operation 2235 [2/2] (2.66ns)   --->   "%data_load_89 = load i32* %data_addr_89, align 4" [loop_imperfect.c:108]   --->   Operation 2235 'load' 'data_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 182 <SV = 181> <Delay = 7.11>
ST_182 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_89)   --->   "%trunc_ln107_178 = trunc i32 %in_load_89 to i31" [loop_imperfect.c:107]   --->   Operation 2236 'trunc' 'trunc_ln107_178' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_182 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_89)   --->   "%trunc_ln107_179 = trunc i32 %w_load_89 to i31" [loop_imperfect.c:107]   --->   Operation 2237 'trunc' 'trunc_ln107_179' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_182 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_89)   --->   "%xor_ln108_89 = xor i31 %trunc_ln107_179, %trunc_ln107_178" [loop_imperfect.c:108]   --->   Operation 2238 'xor' 'xor_ln108_89' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_89)   --->   "%shl_ln108_88 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_89, i1 false)" [loop_imperfect.c:108]   --->   Operation 2239 'bitconcatenate' 'shl_ln108_88' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_182 : Operation 2240 [1/2] (2.66ns)   --->   "%data_load_89 = load i32* %data_addr_89, align 4" [loop_imperfect.c:108]   --->   Operation 2240 'load' 'data_load_89' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 2241 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_89 = add nsw i32 %data_load_89, %shl_ln108_88" [loop_imperfect.c:108]   --->   Operation 2241 'add' 'add_ln108_89' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2242 [1/1] (2.66ns)   --->   "store i32 %add_ln108_89, i32* %data_addr_89, align 4" [loop_imperfect.c:108]   --->   Operation 2242 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 183 <SV = 182> <Delay = 2.66>
ST_183 : Operation 2243 [2/2] (2.66ns)   --->   "%data_load_90 = load i32* %data_addr_90, align 4" [loop_imperfect.c:108]   --->   Operation 2243 'load' 'data_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 184 <SV = 183> <Delay = 7.11>
ST_184 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_90)   --->   "%trunc_ln107_180 = trunc i32 %in_load_90 to i31" [loop_imperfect.c:107]   --->   Operation 2244 'trunc' 'trunc_ln107_180' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_184 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_90)   --->   "%trunc_ln107_181 = trunc i32 %w_load_90 to i31" [loop_imperfect.c:107]   --->   Operation 2245 'trunc' 'trunc_ln107_181' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_184 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_90)   --->   "%xor_ln108_90 = xor i31 %trunc_ln107_181, %trunc_ln107_180" [loop_imperfect.c:108]   --->   Operation 2246 'xor' 'xor_ln108_90' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_90)   --->   "%shl_ln108_89 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_90, i1 false)" [loop_imperfect.c:108]   --->   Operation 2247 'bitconcatenate' 'shl_ln108_89' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_184 : Operation 2248 [1/2] (2.66ns)   --->   "%data_load_90 = load i32* %data_addr_90, align 4" [loop_imperfect.c:108]   --->   Operation 2248 'load' 'data_load_90' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 2249 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_90 = add nsw i32 %data_load_90, %shl_ln108_89" [loop_imperfect.c:108]   --->   Operation 2249 'add' 'add_ln108_90' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2250 [1/1] (2.66ns)   --->   "store i32 %add_ln108_90, i32* %data_addr_90, align 4" [loop_imperfect.c:108]   --->   Operation 2250 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 185 <SV = 184> <Delay = 2.66>
ST_185 : Operation 2251 [2/2] (2.66ns)   --->   "%data_load_91 = load i32* %data_addr_91, align 4" [loop_imperfect.c:108]   --->   Operation 2251 'load' 'data_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 186 <SV = 185> <Delay = 7.11>
ST_186 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_91)   --->   "%trunc_ln107_182 = trunc i32 %in_load_91 to i31" [loop_imperfect.c:107]   --->   Operation 2252 'trunc' 'trunc_ln107_182' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_186 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_91)   --->   "%trunc_ln107_183 = trunc i32 %w_load_91 to i31" [loop_imperfect.c:107]   --->   Operation 2253 'trunc' 'trunc_ln107_183' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_186 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_91)   --->   "%xor_ln108_91 = xor i31 %trunc_ln107_183, %trunc_ln107_182" [loop_imperfect.c:108]   --->   Operation 2254 'xor' 'xor_ln108_91' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_91)   --->   "%shl_ln108_90 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_91, i1 false)" [loop_imperfect.c:108]   --->   Operation 2255 'bitconcatenate' 'shl_ln108_90' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_186 : Operation 2256 [1/2] (2.66ns)   --->   "%data_load_91 = load i32* %data_addr_91, align 4" [loop_imperfect.c:108]   --->   Operation 2256 'load' 'data_load_91' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 2257 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_91 = add nsw i32 %data_load_91, %shl_ln108_90" [loop_imperfect.c:108]   --->   Operation 2257 'add' 'add_ln108_91' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2258 [1/1] (2.66ns)   --->   "store i32 %add_ln108_91, i32* %data_addr_91, align 4" [loop_imperfect.c:108]   --->   Operation 2258 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 187 <SV = 186> <Delay = 2.66>
ST_187 : Operation 2259 [2/2] (2.66ns)   --->   "%data_load_92 = load i32* %data_addr_92, align 4" [loop_imperfect.c:108]   --->   Operation 2259 'load' 'data_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 188 <SV = 187> <Delay = 7.11>
ST_188 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_92)   --->   "%trunc_ln107_184 = trunc i32 %in_load_92 to i31" [loop_imperfect.c:107]   --->   Operation 2260 'trunc' 'trunc_ln107_184' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_188 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_92)   --->   "%trunc_ln107_185 = trunc i32 %w_load_92 to i31" [loop_imperfect.c:107]   --->   Operation 2261 'trunc' 'trunc_ln107_185' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_188 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_92)   --->   "%xor_ln108_92 = xor i31 %trunc_ln107_185, %trunc_ln107_184" [loop_imperfect.c:108]   --->   Operation 2262 'xor' 'xor_ln108_92' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_92)   --->   "%shl_ln108_91 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_92, i1 false)" [loop_imperfect.c:108]   --->   Operation 2263 'bitconcatenate' 'shl_ln108_91' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_188 : Operation 2264 [1/2] (2.66ns)   --->   "%data_load_92 = load i32* %data_addr_92, align 4" [loop_imperfect.c:108]   --->   Operation 2264 'load' 'data_load_92' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_188 : Operation 2265 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_92 = add nsw i32 %data_load_92, %shl_ln108_91" [loop_imperfect.c:108]   --->   Operation 2265 'add' 'add_ln108_92' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2266 [1/1] (2.66ns)   --->   "store i32 %add_ln108_92, i32* %data_addr_92, align 4" [loop_imperfect.c:108]   --->   Operation 2266 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 189 <SV = 188> <Delay = 2.66>
ST_189 : Operation 2267 [2/2] (2.66ns)   --->   "%data_load_93 = load i32* %data_addr_93, align 4" [loop_imperfect.c:108]   --->   Operation 2267 'load' 'data_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 190 <SV = 189> <Delay = 7.11>
ST_190 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_93)   --->   "%trunc_ln107_186 = trunc i32 %in_load_93 to i31" [loop_imperfect.c:107]   --->   Operation 2268 'trunc' 'trunc_ln107_186' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_190 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_93)   --->   "%trunc_ln107_187 = trunc i32 %w_load_93 to i31" [loop_imperfect.c:107]   --->   Operation 2269 'trunc' 'trunc_ln107_187' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_190 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_93)   --->   "%xor_ln108_93 = xor i31 %trunc_ln107_187, %trunc_ln107_186" [loop_imperfect.c:108]   --->   Operation 2270 'xor' 'xor_ln108_93' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_93)   --->   "%shl_ln108_92 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_93, i1 false)" [loop_imperfect.c:108]   --->   Operation 2271 'bitconcatenate' 'shl_ln108_92' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_190 : Operation 2272 [1/2] (2.66ns)   --->   "%data_load_93 = load i32* %data_addr_93, align 4" [loop_imperfect.c:108]   --->   Operation 2272 'load' 'data_load_93' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_190 : Operation 2273 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_93 = add nsw i32 %data_load_93, %shl_ln108_92" [loop_imperfect.c:108]   --->   Operation 2273 'add' 'add_ln108_93' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2274 [1/1] (2.66ns)   --->   "store i32 %add_ln108_93, i32* %data_addr_93, align 4" [loop_imperfect.c:108]   --->   Operation 2274 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 191 <SV = 190> <Delay = 2.66>
ST_191 : Operation 2275 [2/2] (2.66ns)   --->   "%data_load_94 = load i32* %data_addr_94, align 4" [loop_imperfect.c:108]   --->   Operation 2275 'load' 'data_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 192 <SV = 191> <Delay = 7.11>
ST_192 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_94)   --->   "%trunc_ln107_188 = trunc i32 %in_load_94 to i31" [loop_imperfect.c:107]   --->   Operation 2276 'trunc' 'trunc_ln107_188' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_192 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_94)   --->   "%trunc_ln107_189 = trunc i32 %w_load_94 to i31" [loop_imperfect.c:107]   --->   Operation 2277 'trunc' 'trunc_ln107_189' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_192 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_94)   --->   "%xor_ln108_94 = xor i31 %trunc_ln107_189, %trunc_ln107_188" [loop_imperfect.c:108]   --->   Operation 2278 'xor' 'xor_ln108_94' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_94)   --->   "%shl_ln108_93 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_94, i1 false)" [loop_imperfect.c:108]   --->   Operation 2279 'bitconcatenate' 'shl_ln108_93' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_192 : Operation 2280 [1/2] (2.66ns)   --->   "%data_load_94 = load i32* %data_addr_94, align 4" [loop_imperfect.c:108]   --->   Operation 2280 'load' 'data_load_94' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_192 : Operation 2281 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_94 = add nsw i32 %data_load_94, %shl_ln108_93" [loop_imperfect.c:108]   --->   Operation 2281 'add' 'add_ln108_94' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2282 [1/1] (2.66ns)   --->   "store i32 %add_ln108_94, i32* %data_addr_94, align 4" [loop_imperfect.c:108]   --->   Operation 2282 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 193 <SV = 192> <Delay = 2.66>
ST_193 : Operation 2283 [2/2] (2.66ns)   --->   "%data_load_95 = load i32* %data_addr_95, align 4" [loop_imperfect.c:108]   --->   Operation 2283 'load' 'data_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 194 <SV = 193> <Delay = 7.11>
ST_194 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_95)   --->   "%trunc_ln107_190 = trunc i32 %in_load_95 to i31" [loop_imperfect.c:107]   --->   Operation 2284 'trunc' 'trunc_ln107_190' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_194 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_95)   --->   "%trunc_ln107_191 = trunc i32 %w_load_95 to i31" [loop_imperfect.c:107]   --->   Operation 2285 'trunc' 'trunc_ln107_191' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_194 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_95)   --->   "%xor_ln108_95 = xor i31 %trunc_ln107_191, %trunc_ln107_190" [loop_imperfect.c:108]   --->   Operation 2286 'xor' 'xor_ln108_95' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_95)   --->   "%shl_ln108_94 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_95, i1 false)" [loop_imperfect.c:108]   --->   Operation 2287 'bitconcatenate' 'shl_ln108_94' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_194 : Operation 2288 [1/2] (2.66ns)   --->   "%data_load_95 = load i32* %data_addr_95, align 4" [loop_imperfect.c:108]   --->   Operation 2288 'load' 'data_load_95' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_194 : Operation 2289 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_95 = add nsw i32 %data_load_95, %shl_ln108_94" [loop_imperfect.c:108]   --->   Operation 2289 'add' 'add_ln108_95' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2290 [1/1] (2.66ns)   --->   "store i32 %add_ln108_95, i32* %data_addr_95, align 4" [loop_imperfect.c:108]   --->   Operation 2290 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 195 <SV = 194> <Delay = 2.66>
ST_195 : Operation 2291 [2/2] (2.66ns)   --->   "%data_load_96 = load i32* %data_addr_96, align 4" [loop_imperfect.c:108]   --->   Operation 2291 'load' 'data_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 196 <SV = 195> <Delay = 7.11>
ST_196 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_96)   --->   "%trunc_ln107_192 = trunc i32 %in_load_96 to i31" [loop_imperfect.c:107]   --->   Operation 2292 'trunc' 'trunc_ln107_192' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_196 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_96)   --->   "%trunc_ln107_193 = trunc i32 %w_load_96 to i31" [loop_imperfect.c:107]   --->   Operation 2293 'trunc' 'trunc_ln107_193' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_196 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_96)   --->   "%xor_ln108_96 = xor i31 %trunc_ln107_193, %trunc_ln107_192" [loop_imperfect.c:108]   --->   Operation 2294 'xor' 'xor_ln108_96' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_96)   --->   "%shl_ln108_95 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_96, i1 false)" [loop_imperfect.c:108]   --->   Operation 2295 'bitconcatenate' 'shl_ln108_95' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_196 : Operation 2296 [1/2] (2.66ns)   --->   "%data_load_96 = load i32* %data_addr_96, align 4" [loop_imperfect.c:108]   --->   Operation 2296 'load' 'data_load_96' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_196 : Operation 2297 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_96 = add nsw i32 %data_load_96, %shl_ln108_95" [loop_imperfect.c:108]   --->   Operation 2297 'add' 'add_ln108_96' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2298 [1/1] (2.66ns)   --->   "store i32 %add_ln108_96, i32* %data_addr_96, align 4" [loop_imperfect.c:108]   --->   Operation 2298 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 197 <SV = 196> <Delay = 2.66>
ST_197 : Operation 2299 [2/2] (2.66ns)   --->   "%data_load_97 = load i32* %data_addr_97, align 4" [loop_imperfect.c:108]   --->   Operation 2299 'load' 'data_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 198 <SV = 197> <Delay = 7.11>
ST_198 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_97)   --->   "%trunc_ln107_194 = trunc i32 %in_load_97 to i31" [loop_imperfect.c:107]   --->   Operation 2300 'trunc' 'trunc_ln107_194' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_198 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_97)   --->   "%trunc_ln107_195 = trunc i32 %w_load_97 to i31" [loop_imperfect.c:107]   --->   Operation 2301 'trunc' 'trunc_ln107_195' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_198 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_97)   --->   "%xor_ln108_97 = xor i31 %trunc_ln107_195, %trunc_ln107_194" [loop_imperfect.c:108]   --->   Operation 2302 'xor' 'xor_ln108_97' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_97)   --->   "%shl_ln108_96 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_97, i1 false)" [loop_imperfect.c:108]   --->   Operation 2303 'bitconcatenate' 'shl_ln108_96' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_198 : Operation 2304 [1/2] (2.66ns)   --->   "%data_load_97 = load i32* %data_addr_97, align 4" [loop_imperfect.c:108]   --->   Operation 2304 'load' 'data_load_97' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_198 : Operation 2305 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_97 = add nsw i32 %data_load_97, %shl_ln108_96" [loop_imperfect.c:108]   --->   Operation 2305 'add' 'add_ln108_97' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2306 [1/1] (2.66ns)   --->   "store i32 %add_ln108_97, i32* %data_addr_97, align 4" [loop_imperfect.c:108]   --->   Operation 2306 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 199 <SV = 198> <Delay = 2.66>
ST_199 : Operation 2307 [2/2] (2.66ns)   --->   "%data_load_98 = load i32* %data_addr_98, align 4" [loop_imperfect.c:108]   --->   Operation 2307 'load' 'data_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 200 <SV = 199> <Delay = 7.11>
ST_200 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_98)   --->   "%trunc_ln107_196 = trunc i32 %in_load_98 to i31" [loop_imperfect.c:107]   --->   Operation 2308 'trunc' 'trunc_ln107_196' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_200 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_98)   --->   "%trunc_ln107_197 = trunc i32 %w_load_98 to i31" [loop_imperfect.c:107]   --->   Operation 2309 'trunc' 'trunc_ln107_197' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_200 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_98)   --->   "%xor_ln108_98 = xor i31 %trunc_ln107_197, %trunc_ln107_196" [loop_imperfect.c:108]   --->   Operation 2310 'xor' 'xor_ln108_98' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_98)   --->   "%shl_ln108_97 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_98, i1 false)" [loop_imperfect.c:108]   --->   Operation 2311 'bitconcatenate' 'shl_ln108_97' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_200 : Operation 2312 [1/2] (2.66ns)   --->   "%data_load_98 = load i32* %data_addr_98, align 4" [loop_imperfect.c:108]   --->   Operation 2312 'load' 'data_load_98' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_200 : Operation 2313 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_98 = add nsw i32 %data_load_98, %shl_ln108_97" [loop_imperfect.c:108]   --->   Operation 2313 'add' 'add_ln108_98' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2314 [1/1] (2.66ns)   --->   "store i32 %add_ln108_98, i32* %data_addr_98, align 4" [loop_imperfect.c:108]   --->   Operation 2314 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 201 <SV = 200> <Delay = 2.66>
ST_201 : Operation 2315 [1/1] (1.46ns)   --->   "%add_ln106_96 = add i14 100, %phi_mul" [loop_imperfect.c:106]   --->   Operation 2315 'add' 'add_ln106_96' <Predicate = (!icmp_ln102)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2316 [2/2] (2.66ns)   --->   "%data_load_99 = load i32* %data_addr_99, align 4" [loop_imperfect.c:108]   --->   Operation 2316 'load' 'data_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 202 <SV = 201> <Delay = 7.11>
ST_202 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:102]   --->   Operation 2317 'specregionbegin' 'tmp' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:103]   --->   Operation 2318 'specpipeline' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_99)   --->   "%trunc_ln107_198 = trunc i32 %in_load_99 to i31" [loop_imperfect.c:107]   --->   Operation 2319 'trunc' 'trunc_ln107_198' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_99)   --->   "%trunc_ln107_199 = trunc i32 %w_load_99 to i31" [loop_imperfect.c:107]   --->   Operation 2320 'trunc' 'trunc_ln107_199' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_99)   --->   "%xor_ln108_99 = xor i31 %trunc_ln107_199, %trunc_ln107_198" [loop_imperfect.c:108]   --->   Operation 2321 'xor' 'xor_ln108_99' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_99)   --->   "%shl_ln108_98 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_99, i1 false)" [loop_imperfect.c:108]   --->   Operation 2322 'bitconcatenate' 'shl_ln108_98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2323 [1/2] (2.66ns)   --->   "%data_load_99 = load i32* %data_addr_99, align 4" [loop_imperfect.c:108]   --->   Operation 2323 'load' 'data_load_99' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_202 : Operation 2324 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln108_99 = add nsw i32 %data_load_99, %shl_ln108_98" [loop_imperfect.c:108]   --->   Operation 2324 'add' 'add_ln108_99' <Predicate = (!icmp_ln102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2325 [1/1] (2.66ns)   --->   "store i32 %add_ln108_99, i32* %data_addr_99, align 4" [loop_imperfect.c:108]   --->   Operation 2325 'store' <Predicate = (!icmp_ln102)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_202 : Operation 2326 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:110]   --->   Operation 2326 'specregionend' 'empty_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_202 : Operation 2327 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:102]   --->   Operation 2327 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 203 <SV = 2> <Delay = 1.06>
ST_203 : Operation 2328 [1/1] (1.06ns)   --->   "br label %.preheader" [loop_imperfect.c:112]   --->   Operation 2328 'br' <Predicate = true> <Delay = 1.06>

State 204 <SV = 3> <Delay = 4.12>
ST_204 : Operation 2329 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 2329 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2330 [1/1] (1.18ns)   --->   "%icmp_ln112 = icmp eq i7 %k_0, -28" [loop_imperfect.c:112]   --->   Operation 2330 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2331 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 2331 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2332 [1/1] (1.37ns)   --->   "%k = add i7 %k_0, 1" [loop_imperfect.c:112]   --->   Operation 2332 'add' 'k' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %2, label %hls_label_2" [loop_imperfect.c:112]   --->   Operation 2333 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %k_0 to i14" [loop_imperfect.c:112]   --->   Operation 2334 'zext' 'zext_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_204 : Operation 2335 [1/1] (1.46ns)   --->   "%y = add i14 %zext_ln112, -6484" [loop_imperfect.c:114]   --->   Operation 2335 'add' 'y' <Predicate = (!icmp_ln112)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i14 %y to i64" [loop_imperfect.c:115]   --->   Operation 2336 'zext' 'zext_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_204 : Operation 2337 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr inbounds [10000 x i32]* %mean, i64 0, i64 %zext_ln115" [loop_imperfect.c:115]   --->   Operation 2337 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_204 : Operation 2338 [2/2] (2.66ns)   --->   "%m = load i32* %mean_addr, align 4" [loop_imperfect.c:115]   --->   Operation 2338 'load' 'm' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_204 : Operation 2339 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr [10000 x i32]* %addr_out, i64 0, i64 %zext_ln115" [loop_imperfect.c:116]   --->   Operation 2339 'getelementptr' 'addr_out_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_204 : Operation 2340 [2/2] (2.66ns)   --->   "%addr_out_load = load i32* %addr_out_addr, align 4" [loop_imperfect.c:116]   --->   Operation 2340 'load' 'addr_out_load' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 205 <SV = 4> <Delay = 2.66>
ST_205 : Operation 2341 [1/2] (2.66ns)   --->   "%m = load i32* %mean_addr, align 4" [loop_imperfect.c:115]   --->   Operation 2341 'load' 'm' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_205 : Operation 2342 [1/2] (2.66ns)   --->   "%addr_out_load = load i32* %addr_out_addr, align 4" [loop_imperfect.c:116]   --->   Operation 2342 'load' 'addr_out_load' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_205 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %addr_out_load to i64" [loop_imperfect.c:116]   --->   Operation 2343 'sext' 'sext_ln116' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_205 : Operation 2344 [1/1] (0.00ns)   --->   "%data_addr_100 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln116" [loop_imperfect.c:116]   --->   Operation 2344 'getelementptr' 'data_addr_100' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 206 <SV = 5> <Delay = 2.66>
ST_206 : Operation 2345 [2/2] (2.66ns)   --->   "%temp = load i32* %data_addr_100, align 4" [loop_imperfect.c:116]   --->   Operation 2345 'load' 'temp' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 207 <SV = 6> <Delay = 7.74>
ST_207 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [loop_imperfect.c:112]   --->   Operation 2346 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_207 : Operation 2347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:113]   --->   Operation 2347 'specpipeline' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_207 : Operation 2348 [1/2] (2.66ns)   --->   "%temp = load i32* %data_addr_100, align 4" [loop_imperfect.c:116]   --->   Operation 2348 'load' 'temp' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_207 : Operation 2349 [1/1] (1.54ns)   --->   "%icmp_ln118 = icmp sgt i32 %temp, 0" [loop_imperfect.c:118]   --->   Operation 2349 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln112)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2350 [1/1] (1.78ns)   --->   "%z = sub nsw i32 %temp, %m" [loop_imperfect.c:119]   --->   Operation 2350 'sub' 'z' <Predicate = (!icmp_ln112)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2351 [1/1] (1.78ns)   --->   "%z_1 = add nsw i32 %m, %temp" [loop_imperfect.c:121]   --->   Operation 2351 'add' 'z_1' <Predicate = (!icmp_ln112)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2352 [1/1] (0.63ns)   --->   "%z_2 = select i1 %icmp_ln118, i32 %z, i32 %z_1" [loop_imperfect.c:118]   --->   Operation 2352 'select' 'z_2' <Predicate = (!icmp_ln112)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 2353 [1/1] (2.66ns)   --->   "store i32 %z_2, i32* %data_addr_100, align 4" [loop_imperfect.c:122]   --->   Operation 2353 'store' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_207 : Operation 2354 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind" [loop_imperfect.c:123]   --->   Operation 2354 'specregionend' 'empty_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_207 : Operation 2355 [1/1] (0.00ns)   --->   "br label %.preheader" [loop_imperfect.c:112]   --->   Operation 2355 'br' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 208 <SV = 4> <Delay = 0.00>
ST_208 : Operation 2356 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:124]   --->   Operation 2356 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:102) [15]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('phi_mul', loop_imperfect.c:106) with incoming values : ('add_ln106_96', loop_imperfect.c:106) [16]  (0 ns)
	'getelementptr' operation ('in_addr', loop_imperfect.c:107) [26]  (0 ns)
	'load' operation ('in_load', loop_imperfect.c:107) on array 'in', loop_imperfect.c:97 [27]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('addr_in_load', loop_imperfect.c:108) on array 'addr_in' [35]  (2.66 ns)
	'getelementptr' operation ('data_addr', loop_imperfect.c:108) [37]  (0 ns)
	'load' operation ('data_load', loop_imperfect.c:108) on array 'data' [38]  (2.66 ns)

 <State 4>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load', loop_imperfect.c:108) on array 'data' [38]  (2.66 ns)
	'add' operation ('add_ln108', loop_imperfect.c:108) [39]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108', loop_imperfect.c:108 on array 'data' [40]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_1', loop_imperfect.c:108) on array 'data' [55]  (2.66 ns)

 <State 6>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_1', loop_imperfect.c:108) on array 'data' [55]  (2.66 ns)
	'add' operation ('add_ln108_1', loop_imperfect.c:108) [56]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_1', loop_imperfect.c:108 on array 'data' [57]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_2', loop_imperfect.c:108) on array 'data' [72]  (2.66 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_2', loop_imperfect.c:108) on array 'data' [72]  (2.66 ns)
	'add' operation ('add_ln108_2', loop_imperfect.c:108) [73]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_2', loop_imperfect.c:108 on array 'data' [74]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_3', loop_imperfect.c:108) on array 'data' [89]  (2.66 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_3', loop_imperfect.c:108) on array 'data' [89]  (2.66 ns)
	'add' operation ('add_ln108_3', loop_imperfect.c:108) [90]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_3', loop_imperfect.c:108 on array 'data' [91]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_4', loop_imperfect.c:108) on array 'data' [106]  (2.66 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_4', loop_imperfect.c:108) on array 'data' [106]  (2.66 ns)
	'add' operation ('add_ln108_4', loop_imperfect.c:108) [107]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_4', loop_imperfect.c:108 on array 'data' [108]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_5', loop_imperfect.c:108) on array 'data' [123]  (2.66 ns)

 <State 14>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_5', loop_imperfect.c:108) on array 'data' [123]  (2.66 ns)
	'add' operation ('add_ln108_5', loop_imperfect.c:108) [124]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_5', loop_imperfect.c:108 on array 'data' [125]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_6', loop_imperfect.c:108) on array 'data' [140]  (2.66 ns)

 <State 16>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_6', loop_imperfect.c:108) on array 'data' [140]  (2.66 ns)
	'add' operation ('add_ln108_6', loop_imperfect.c:108) [141]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_6', loop_imperfect.c:108 on array 'data' [142]  (2.66 ns)

 <State 17>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_7', loop_imperfect.c:108) on array 'data' [157]  (2.66 ns)

 <State 18>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_7', loop_imperfect.c:108) on array 'data' [157]  (2.66 ns)
	'add' operation ('add_ln108_7', loop_imperfect.c:108) [158]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_7', loop_imperfect.c:108 on array 'data' [159]  (2.66 ns)

 <State 19>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_8', loop_imperfect.c:108) on array 'data' [174]  (2.66 ns)

 <State 20>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_8', loop_imperfect.c:108) on array 'data' [174]  (2.66 ns)
	'add' operation ('add_ln108_8', loop_imperfect.c:108) [175]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_8', loop_imperfect.c:108 on array 'data' [176]  (2.66 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_9', loop_imperfect.c:108) on array 'data' [191]  (2.66 ns)

 <State 22>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_9', loop_imperfect.c:108) on array 'data' [191]  (2.66 ns)
	'add' operation ('add_ln108_9', loop_imperfect.c:108) [192]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_9', loop_imperfect.c:108 on array 'data' [193]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_10', loop_imperfect.c:108) on array 'data' [208]  (2.66 ns)

 <State 24>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_10', loop_imperfect.c:108) on array 'data' [208]  (2.66 ns)
	'add' operation ('add_ln108_10', loop_imperfect.c:108) [209]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_10', loop_imperfect.c:108 on array 'data' [210]  (2.66 ns)

 <State 25>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_11', loop_imperfect.c:108) on array 'data' [225]  (2.66 ns)

 <State 26>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_11', loop_imperfect.c:108) on array 'data' [225]  (2.66 ns)
	'add' operation ('add_ln108_11', loop_imperfect.c:108) [226]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_11', loop_imperfect.c:108 on array 'data' [227]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_12', loop_imperfect.c:108) on array 'data' [242]  (2.66 ns)

 <State 28>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_12', loop_imperfect.c:108) on array 'data' [242]  (2.66 ns)
	'add' operation ('add_ln108_12', loop_imperfect.c:108) [243]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_12', loop_imperfect.c:108 on array 'data' [244]  (2.66 ns)

 <State 29>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_13', loop_imperfect.c:108) on array 'data' [259]  (2.66 ns)

 <State 30>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_13', loop_imperfect.c:108) on array 'data' [259]  (2.66 ns)
	'add' operation ('add_ln108_13', loop_imperfect.c:108) [260]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_13', loop_imperfect.c:108 on array 'data' [261]  (2.66 ns)

 <State 31>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_14', loop_imperfect.c:108) on array 'data' [276]  (2.66 ns)

 <State 32>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_14', loop_imperfect.c:108) on array 'data' [276]  (2.66 ns)
	'add' operation ('add_ln108_14', loop_imperfect.c:108) [277]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_14', loop_imperfect.c:108 on array 'data' [278]  (2.66 ns)

 <State 33>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_15', loop_imperfect.c:108) on array 'data' [293]  (2.66 ns)

 <State 34>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_15', loop_imperfect.c:108) on array 'data' [293]  (2.66 ns)
	'add' operation ('add_ln108_15', loop_imperfect.c:108) [294]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_15', loop_imperfect.c:108 on array 'data' [295]  (2.66 ns)

 <State 35>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_16', loop_imperfect.c:108) on array 'data' [310]  (2.66 ns)

 <State 36>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_16', loop_imperfect.c:108) on array 'data' [310]  (2.66 ns)
	'add' operation ('add_ln108_16', loop_imperfect.c:108) [311]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_16', loop_imperfect.c:108 on array 'data' [312]  (2.66 ns)

 <State 37>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_17', loop_imperfect.c:108) on array 'data' [327]  (2.66 ns)

 <State 38>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_17', loop_imperfect.c:108) on array 'data' [327]  (2.66 ns)
	'add' operation ('add_ln108_17', loop_imperfect.c:108) [328]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_17', loop_imperfect.c:108 on array 'data' [329]  (2.66 ns)

 <State 39>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_18', loop_imperfect.c:108) on array 'data' [344]  (2.66 ns)

 <State 40>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_18', loop_imperfect.c:108) on array 'data' [344]  (2.66 ns)
	'add' operation ('add_ln108_18', loop_imperfect.c:108) [345]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_18', loop_imperfect.c:108 on array 'data' [346]  (2.66 ns)

 <State 41>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_19', loop_imperfect.c:108) on array 'data' [361]  (2.66 ns)

 <State 42>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_19', loop_imperfect.c:108) on array 'data' [361]  (2.66 ns)
	'add' operation ('add_ln108_19', loop_imperfect.c:108) [362]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_19', loop_imperfect.c:108 on array 'data' [363]  (2.66 ns)

 <State 43>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_20', loop_imperfect.c:108) on array 'data' [378]  (2.66 ns)

 <State 44>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_20', loop_imperfect.c:108) on array 'data' [378]  (2.66 ns)
	'add' operation ('add_ln108_20', loop_imperfect.c:108) [379]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_20', loop_imperfect.c:108 on array 'data' [380]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_21', loop_imperfect.c:108) on array 'data' [395]  (2.66 ns)

 <State 46>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_21', loop_imperfect.c:108) on array 'data' [395]  (2.66 ns)
	'add' operation ('add_ln108_21', loop_imperfect.c:108) [396]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_21', loop_imperfect.c:108 on array 'data' [397]  (2.66 ns)

 <State 47>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_22', loop_imperfect.c:108) on array 'data' [412]  (2.66 ns)

 <State 48>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_22', loop_imperfect.c:108) on array 'data' [412]  (2.66 ns)
	'add' operation ('add_ln108_22', loop_imperfect.c:108) [413]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_22', loop_imperfect.c:108 on array 'data' [414]  (2.66 ns)

 <State 49>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_23', loop_imperfect.c:108) on array 'data' [429]  (2.66 ns)

 <State 50>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_23', loop_imperfect.c:108) on array 'data' [429]  (2.66 ns)
	'add' operation ('add_ln108_23', loop_imperfect.c:108) [430]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_23', loop_imperfect.c:108 on array 'data' [431]  (2.66 ns)

 <State 51>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_24', loop_imperfect.c:108) on array 'data' [446]  (2.66 ns)

 <State 52>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_24', loop_imperfect.c:108) on array 'data' [446]  (2.66 ns)
	'add' operation ('add_ln108_24', loop_imperfect.c:108) [447]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_24', loop_imperfect.c:108 on array 'data' [448]  (2.66 ns)

 <State 53>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_25', loop_imperfect.c:108) on array 'data' [463]  (2.66 ns)

 <State 54>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_25', loop_imperfect.c:108) on array 'data' [463]  (2.66 ns)
	'add' operation ('add_ln108_25', loop_imperfect.c:108) [464]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_25', loop_imperfect.c:108 on array 'data' [465]  (2.66 ns)

 <State 55>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_26', loop_imperfect.c:108) on array 'data' [480]  (2.66 ns)

 <State 56>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_26', loop_imperfect.c:108) on array 'data' [480]  (2.66 ns)
	'add' operation ('add_ln108_26', loop_imperfect.c:108) [481]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_26', loop_imperfect.c:108 on array 'data' [482]  (2.66 ns)

 <State 57>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_27', loop_imperfect.c:108) on array 'data' [497]  (2.66 ns)

 <State 58>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_27', loop_imperfect.c:108) on array 'data' [497]  (2.66 ns)
	'add' operation ('add_ln108_27', loop_imperfect.c:108) [498]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_27', loop_imperfect.c:108 on array 'data' [499]  (2.66 ns)

 <State 59>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_28', loop_imperfect.c:108) on array 'data' [514]  (2.66 ns)

 <State 60>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_28', loop_imperfect.c:108) on array 'data' [514]  (2.66 ns)
	'add' operation ('add_ln108_28', loop_imperfect.c:108) [515]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_28', loop_imperfect.c:108 on array 'data' [516]  (2.66 ns)

 <State 61>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_29', loop_imperfect.c:108) on array 'data' [531]  (2.66 ns)

 <State 62>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_29', loop_imperfect.c:108) on array 'data' [531]  (2.66 ns)
	'add' operation ('add_ln108_29', loop_imperfect.c:108) [532]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_29', loop_imperfect.c:108 on array 'data' [533]  (2.66 ns)

 <State 63>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_30', loop_imperfect.c:108) on array 'data' [548]  (2.66 ns)

 <State 64>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_30', loop_imperfect.c:108) on array 'data' [548]  (2.66 ns)
	'add' operation ('add_ln108_30', loop_imperfect.c:108) [549]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_30', loop_imperfect.c:108 on array 'data' [550]  (2.66 ns)

 <State 65>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_31', loop_imperfect.c:108) on array 'data' [565]  (2.66 ns)

 <State 66>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_31', loop_imperfect.c:108) on array 'data' [565]  (2.66 ns)
	'add' operation ('add_ln108_31', loop_imperfect.c:108) [566]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_31', loop_imperfect.c:108 on array 'data' [567]  (2.66 ns)

 <State 67>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_32', loop_imperfect.c:108) on array 'data' [582]  (2.66 ns)

 <State 68>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_32', loop_imperfect.c:108) on array 'data' [582]  (2.66 ns)
	'add' operation ('add_ln108_32', loop_imperfect.c:108) [583]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_32', loop_imperfect.c:108 on array 'data' [584]  (2.66 ns)

 <State 69>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_33', loop_imperfect.c:108) on array 'data' [599]  (2.66 ns)

 <State 70>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_33', loop_imperfect.c:108) on array 'data' [599]  (2.66 ns)
	'add' operation ('add_ln108_33', loop_imperfect.c:108) [600]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_33', loop_imperfect.c:108 on array 'data' [601]  (2.66 ns)

 <State 71>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_34', loop_imperfect.c:108) on array 'data' [616]  (2.66 ns)

 <State 72>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_34', loop_imperfect.c:108) on array 'data' [616]  (2.66 ns)
	'add' operation ('add_ln108_34', loop_imperfect.c:108) [617]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_34', loop_imperfect.c:108 on array 'data' [618]  (2.66 ns)

 <State 73>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_35', loop_imperfect.c:108) on array 'data' [633]  (2.66 ns)

 <State 74>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_35', loop_imperfect.c:108) on array 'data' [633]  (2.66 ns)
	'add' operation ('add_ln108_35', loop_imperfect.c:108) [634]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_35', loop_imperfect.c:108 on array 'data' [635]  (2.66 ns)

 <State 75>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_36', loop_imperfect.c:108) on array 'data' [650]  (2.66 ns)

 <State 76>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_36', loop_imperfect.c:108) on array 'data' [650]  (2.66 ns)
	'add' operation ('add_ln108_36', loop_imperfect.c:108) [651]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_36', loop_imperfect.c:108 on array 'data' [652]  (2.66 ns)

 <State 77>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_37', loop_imperfect.c:108) on array 'data' [667]  (2.66 ns)

 <State 78>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_37', loop_imperfect.c:108) on array 'data' [667]  (2.66 ns)
	'add' operation ('add_ln108_37', loop_imperfect.c:108) [668]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_37', loop_imperfect.c:108 on array 'data' [669]  (2.66 ns)

 <State 79>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_38', loop_imperfect.c:108) on array 'data' [684]  (2.66 ns)

 <State 80>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_38', loop_imperfect.c:108) on array 'data' [684]  (2.66 ns)
	'add' operation ('add_ln108_38', loop_imperfect.c:108) [685]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_38', loop_imperfect.c:108 on array 'data' [686]  (2.66 ns)

 <State 81>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_39', loop_imperfect.c:108) on array 'data' [701]  (2.66 ns)

 <State 82>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_39', loop_imperfect.c:108) on array 'data' [701]  (2.66 ns)
	'add' operation ('add_ln108_39', loop_imperfect.c:108) [702]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_39', loop_imperfect.c:108 on array 'data' [703]  (2.66 ns)

 <State 83>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_40', loop_imperfect.c:108) on array 'data' [718]  (2.66 ns)

 <State 84>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_40', loop_imperfect.c:108) on array 'data' [718]  (2.66 ns)
	'add' operation ('add_ln108_40', loop_imperfect.c:108) [719]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_40', loop_imperfect.c:108 on array 'data' [720]  (2.66 ns)

 <State 85>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_41', loop_imperfect.c:108) on array 'data' [735]  (2.66 ns)

 <State 86>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_41', loop_imperfect.c:108) on array 'data' [735]  (2.66 ns)
	'add' operation ('add_ln108_41', loop_imperfect.c:108) [736]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_41', loop_imperfect.c:108 on array 'data' [737]  (2.66 ns)

 <State 87>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_42', loop_imperfect.c:108) on array 'data' [752]  (2.66 ns)

 <State 88>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_42', loop_imperfect.c:108) on array 'data' [752]  (2.66 ns)
	'add' operation ('add_ln108_42', loop_imperfect.c:108) [753]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_42', loop_imperfect.c:108 on array 'data' [754]  (2.66 ns)

 <State 89>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_43', loop_imperfect.c:108) on array 'data' [769]  (2.66 ns)

 <State 90>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_43', loop_imperfect.c:108) on array 'data' [769]  (2.66 ns)
	'add' operation ('add_ln108_43', loop_imperfect.c:108) [770]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_43', loop_imperfect.c:108 on array 'data' [771]  (2.66 ns)

 <State 91>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_44', loop_imperfect.c:108) on array 'data' [786]  (2.66 ns)

 <State 92>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_44', loop_imperfect.c:108) on array 'data' [786]  (2.66 ns)
	'add' operation ('add_ln108_44', loop_imperfect.c:108) [787]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_44', loop_imperfect.c:108 on array 'data' [788]  (2.66 ns)

 <State 93>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_45', loop_imperfect.c:108) on array 'data' [803]  (2.66 ns)

 <State 94>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_45', loop_imperfect.c:108) on array 'data' [803]  (2.66 ns)
	'add' operation ('add_ln108_45', loop_imperfect.c:108) [804]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_45', loop_imperfect.c:108 on array 'data' [805]  (2.66 ns)

 <State 95>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_46', loop_imperfect.c:108) on array 'data' [820]  (2.66 ns)

 <State 96>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_46', loop_imperfect.c:108) on array 'data' [820]  (2.66 ns)
	'add' operation ('add_ln108_46', loop_imperfect.c:108) [821]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_46', loop_imperfect.c:108 on array 'data' [822]  (2.66 ns)

 <State 97>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_47', loop_imperfect.c:108) on array 'data' [837]  (2.66 ns)

 <State 98>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_47', loop_imperfect.c:108) on array 'data' [837]  (2.66 ns)
	'add' operation ('add_ln108_47', loop_imperfect.c:108) [838]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_47', loop_imperfect.c:108 on array 'data' [839]  (2.66 ns)

 <State 99>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_48', loop_imperfect.c:108) on array 'data' [854]  (2.66 ns)

 <State 100>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_48', loop_imperfect.c:108) on array 'data' [854]  (2.66 ns)
	'add' operation ('add_ln108_48', loop_imperfect.c:108) [855]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_48', loop_imperfect.c:108 on array 'data' [856]  (2.66 ns)

 <State 101>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_49', loop_imperfect.c:108) on array 'data' [871]  (2.66 ns)

 <State 102>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_49', loop_imperfect.c:108) on array 'data' [871]  (2.66 ns)
	'add' operation ('add_ln108_49', loop_imperfect.c:108) [872]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_49', loop_imperfect.c:108 on array 'data' [873]  (2.66 ns)

 <State 103>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_50', loop_imperfect.c:108) on array 'data' [888]  (2.66 ns)

 <State 104>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_50', loop_imperfect.c:108) on array 'data' [888]  (2.66 ns)
	'add' operation ('add_ln108_50', loop_imperfect.c:108) [889]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_50', loop_imperfect.c:108 on array 'data' [890]  (2.66 ns)

 <State 105>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_51', loop_imperfect.c:108) on array 'data' [905]  (2.66 ns)

 <State 106>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_51', loop_imperfect.c:108) on array 'data' [905]  (2.66 ns)
	'add' operation ('add_ln108_51', loop_imperfect.c:108) [906]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_51', loop_imperfect.c:108 on array 'data' [907]  (2.66 ns)

 <State 107>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_52', loop_imperfect.c:108) on array 'data' [922]  (2.66 ns)

 <State 108>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_52', loop_imperfect.c:108) on array 'data' [922]  (2.66 ns)
	'add' operation ('add_ln108_52', loop_imperfect.c:108) [923]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_52', loop_imperfect.c:108 on array 'data' [924]  (2.66 ns)

 <State 109>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_53', loop_imperfect.c:108) on array 'data' [939]  (2.66 ns)

 <State 110>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_53', loop_imperfect.c:108) on array 'data' [939]  (2.66 ns)
	'add' operation ('add_ln108_53', loop_imperfect.c:108) [940]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_53', loop_imperfect.c:108 on array 'data' [941]  (2.66 ns)

 <State 111>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_54', loop_imperfect.c:108) on array 'data' [956]  (2.66 ns)

 <State 112>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_54', loop_imperfect.c:108) on array 'data' [956]  (2.66 ns)
	'add' operation ('add_ln108_54', loop_imperfect.c:108) [957]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_54', loop_imperfect.c:108 on array 'data' [958]  (2.66 ns)

 <State 113>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_55', loop_imperfect.c:108) on array 'data' [973]  (2.66 ns)

 <State 114>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_55', loop_imperfect.c:108) on array 'data' [973]  (2.66 ns)
	'add' operation ('add_ln108_55', loop_imperfect.c:108) [974]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_55', loop_imperfect.c:108 on array 'data' [975]  (2.66 ns)

 <State 115>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_56', loop_imperfect.c:108) on array 'data' [990]  (2.66 ns)

 <State 116>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_56', loop_imperfect.c:108) on array 'data' [990]  (2.66 ns)
	'add' operation ('add_ln108_56', loop_imperfect.c:108) [991]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_56', loop_imperfect.c:108 on array 'data' [992]  (2.66 ns)

 <State 117>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_57', loop_imperfect.c:108) on array 'data' [1007]  (2.66 ns)

 <State 118>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_57', loop_imperfect.c:108) on array 'data' [1007]  (2.66 ns)
	'add' operation ('add_ln108_57', loop_imperfect.c:108) [1008]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_57', loop_imperfect.c:108 on array 'data' [1009]  (2.66 ns)

 <State 119>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_58', loop_imperfect.c:108) on array 'data' [1024]  (2.66 ns)

 <State 120>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_58', loop_imperfect.c:108) on array 'data' [1024]  (2.66 ns)
	'add' operation ('add_ln108_58', loop_imperfect.c:108) [1025]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_58', loop_imperfect.c:108 on array 'data' [1026]  (2.66 ns)

 <State 121>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_59', loop_imperfect.c:108) on array 'data' [1041]  (2.66 ns)

 <State 122>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_59', loop_imperfect.c:108) on array 'data' [1041]  (2.66 ns)
	'add' operation ('add_ln108_59', loop_imperfect.c:108) [1042]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_59', loop_imperfect.c:108 on array 'data' [1043]  (2.66 ns)

 <State 123>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_60', loop_imperfect.c:108) on array 'data' [1058]  (2.66 ns)

 <State 124>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_60', loop_imperfect.c:108) on array 'data' [1058]  (2.66 ns)
	'add' operation ('add_ln108_60', loop_imperfect.c:108) [1059]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_60', loop_imperfect.c:108 on array 'data' [1060]  (2.66 ns)

 <State 125>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_61', loop_imperfect.c:108) on array 'data' [1075]  (2.66 ns)

 <State 126>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_61', loop_imperfect.c:108) on array 'data' [1075]  (2.66 ns)
	'add' operation ('add_ln108_61', loop_imperfect.c:108) [1076]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_61', loop_imperfect.c:108 on array 'data' [1077]  (2.66 ns)

 <State 127>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_62', loop_imperfect.c:108) on array 'data' [1092]  (2.66 ns)

 <State 128>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_62', loop_imperfect.c:108) on array 'data' [1092]  (2.66 ns)
	'add' operation ('add_ln108_62', loop_imperfect.c:108) [1093]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_62', loop_imperfect.c:108 on array 'data' [1094]  (2.66 ns)

 <State 129>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_63', loop_imperfect.c:108) on array 'data' [1109]  (2.66 ns)

 <State 130>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_63', loop_imperfect.c:108) on array 'data' [1109]  (2.66 ns)
	'add' operation ('add_ln108_63', loop_imperfect.c:108) [1110]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_63', loop_imperfect.c:108 on array 'data' [1111]  (2.66 ns)

 <State 131>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_64', loop_imperfect.c:108) on array 'data' [1126]  (2.66 ns)

 <State 132>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_64', loop_imperfect.c:108) on array 'data' [1126]  (2.66 ns)
	'add' operation ('add_ln108_64', loop_imperfect.c:108) [1127]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_64', loop_imperfect.c:108 on array 'data' [1128]  (2.66 ns)

 <State 133>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_65', loop_imperfect.c:108) on array 'data' [1143]  (2.66 ns)

 <State 134>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_65', loop_imperfect.c:108) on array 'data' [1143]  (2.66 ns)
	'add' operation ('add_ln108_65', loop_imperfect.c:108) [1144]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_65', loop_imperfect.c:108 on array 'data' [1145]  (2.66 ns)

 <State 135>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_66', loop_imperfect.c:108) on array 'data' [1160]  (2.66 ns)

 <State 136>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_66', loop_imperfect.c:108) on array 'data' [1160]  (2.66 ns)
	'add' operation ('add_ln108_66', loop_imperfect.c:108) [1161]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_66', loop_imperfect.c:108 on array 'data' [1162]  (2.66 ns)

 <State 137>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_67', loop_imperfect.c:108) on array 'data' [1177]  (2.66 ns)

 <State 138>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_67', loop_imperfect.c:108) on array 'data' [1177]  (2.66 ns)
	'add' operation ('add_ln108_67', loop_imperfect.c:108) [1178]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_67', loop_imperfect.c:108 on array 'data' [1179]  (2.66 ns)

 <State 139>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_68', loop_imperfect.c:108) on array 'data' [1194]  (2.66 ns)

 <State 140>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_68', loop_imperfect.c:108) on array 'data' [1194]  (2.66 ns)
	'add' operation ('add_ln108_68', loop_imperfect.c:108) [1195]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_68', loop_imperfect.c:108 on array 'data' [1196]  (2.66 ns)

 <State 141>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_69', loop_imperfect.c:108) on array 'data' [1211]  (2.66 ns)

 <State 142>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_69', loop_imperfect.c:108) on array 'data' [1211]  (2.66 ns)
	'add' operation ('add_ln108_69', loop_imperfect.c:108) [1212]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_69', loop_imperfect.c:108 on array 'data' [1213]  (2.66 ns)

 <State 143>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_70', loop_imperfect.c:108) on array 'data' [1228]  (2.66 ns)

 <State 144>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_70', loop_imperfect.c:108) on array 'data' [1228]  (2.66 ns)
	'add' operation ('add_ln108_70', loop_imperfect.c:108) [1229]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_70', loop_imperfect.c:108 on array 'data' [1230]  (2.66 ns)

 <State 145>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_71', loop_imperfect.c:108) on array 'data' [1245]  (2.66 ns)

 <State 146>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_71', loop_imperfect.c:108) on array 'data' [1245]  (2.66 ns)
	'add' operation ('add_ln108_71', loop_imperfect.c:108) [1246]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_71', loop_imperfect.c:108 on array 'data' [1247]  (2.66 ns)

 <State 147>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_72', loop_imperfect.c:108) on array 'data' [1262]  (2.66 ns)

 <State 148>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_72', loop_imperfect.c:108) on array 'data' [1262]  (2.66 ns)
	'add' operation ('add_ln108_72', loop_imperfect.c:108) [1263]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_72', loop_imperfect.c:108 on array 'data' [1264]  (2.66 ns)

 <State 149>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_73', loop_imperfect.c:108) on array 'data' [1279]  (2.66 ns)

 <State 150>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_73', loop_imperfect.c:108) on array 'data' [1279]  (2.66 ns)
	'add' operation ('add_ln108_73', loop_imperfect.c:108) [1280]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_73', loop_imperfect.c:108 on array 'data' [1281]  (2.66 ns)

 <State 151>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_74', loop_imperfect.c:108) on array 'data' [1296]  (2.66 ns)

 <State 152>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_74', loop_imperfect.c:108) on array 'data' [1296]  (2.66 ns)
	'add' operation ('add_ln108_74', loop_imperfect.c:108) [1297]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_74', loop_imperfect.c:108 on array 'data' [1298]  (2.66 ns)

 <State 153>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_75', loop_imperfect.c:108) on array 'data' [1313]  (2.66 ns)

 <State 154>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_75', loop_imperfect.c:108) on array 'data' [1313]  (2.66 ns)
	'add' operation ('add_ln108_75', loop_imperfect.c:108) [1314]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_75', loop_imperfect.c:108 on array 'data' [1315]  (2.66 ns)

 <State 155>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_76', loop_imperfect.c:108) on array 'data' [1330]  (2.66 ns)

 <State 156>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_76', loop_imperfect.c:108) on array 'data' [1330]  (2.66 ns)
	'add' operation ('add_ln108_76', loop_imperfect.c:108) [1331]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_76', loop_imperfect.c:108 on array 'data' [1332]  (2.66 ns)

 <State 157>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_77', loop_imperfect.c:108) on array 'data' [1347]  (2.66 ns)

 <State 158>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_77', loop_imperfect.c:108) on array 'data' [1347]  (2.66 ns)
	'add' operation ('add_ln108_77', loop_imperfect.c:108) [1348]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_77', loop_imperfect.c:108 on array 'data' [1349]  (2.66 ns)

 <State 159>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_78', loop_imperfect.c:108) on array 'data' [1364]  (2.66 ns)

 <State 160>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_78', loop_imperfect.c:108) on array 'data' [1364]  (2.66 ns)
	'add' operation ('add_ln108_78', loop_imperfect.c:108) [1365]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_78', loop_imperfect.c:108 on array 'data' [1366]  (2.66 ns)

 <State 161>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_79', loop_imperfect.c:108) on array 'data' [1381]  (2.66 ns)

 <State 162>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_79', loop_imperfect.c:108) on array 'data' [1381]  (2.66 ns)
	'add' operation ('add_ln108_79', loop_imperfect.c:108) [1382]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_79', loop_imperfect.c:108 on array 'data' [1383]  (2.66 ns)

 <State 163>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_80', loop_imperfect.c:108) on array 'data' [1398]  (2.66 ns)

 <State 164>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_80', loop_imperfect.c:108) on array 'data' [1398]  (2.66 ns)
	'add' operation ('add_ln108_80', loop_imperfect.c:108) [1399]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_80', loop_imperfect.c:108 on array 'data' [1400]  (2.66 ns)

 <State 165>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_81', loop_imperfect.c:108) on array 'data' [1415]  (2.66 ns)

 <State 166>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_81', loop_imperfect.c:108) on array 'data' [1415]  (2.66 ns)
	'add' operation ('add_ln108_81', loop_imperfect.c:108) [1416]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_81', loop_imperfect.c:108 on array 'data' [1417]  (2.66 ns)

 <State 167>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_82', loop_imperfect.c:108) on array 'data' [1432]  (2.66 ns)

 <State 168>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_82', loop_imperfect.c:108) on array 'data' [1432]  (2.66 ns)
	'add' operation ('add_ln108_82', loop_imperfect.c:108) [1433]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_82', loop_imperfect.c:108 on array 'data' [1434]  (2.66 ns)

 <State 169>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_83', loop_imperfect.c:108) on array 'data' [1449]  (2.66 ns)

 <State 170>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_83', loop_imperfect.c:108) on array 'data' [1449]  (2.66 ns)
	'add' operation ('add_ln108_83', loop_imperfect.c:108) [1450]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_83', loop_imperfect.c:108 on array 'data' [1451]  (2.66 ns)

 <State 171>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_84', loop_imperfect.c:108) on array 'data' [1466]  (2.66 ns)

 <State 172>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_84', loop_imperfect.c:108) on array 'data' [1466]  (2.66 ns)
	'add' operation ('add_ln108_84', loop_imperfect.c:108) [1467]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_84', loop_imperfect.c:108 on array 'data' [1468]  (2.66 ns)

 <State 173>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_85', loop_imperfect.c:108) on array 'data' [1483]  (2.66 ns)

 <State 174>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_85', loop_imperfect.c:108) on array 'data' [1483]  (2.66 ns)
	'add' operation ('add_ln108_85', loop_imperfect.c:108) [1484]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_85', loop_imperfect.c:108 on array 'data' [1485]  (2.66 ns)

 <State 175>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_86', loop_imperfect.c:108) on array 'data' [1500]  (2.66 ns)

 <State 176>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_86', loop_imperfect.c:108) on array 'data' [1500]  (2.66 ns)
	'add' operation ('add_ln108_86', loop_imperfect.c:108) [1501]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_86', loop_imperfect.c:108 on array 'data' [1502]  (2.66 ns)

 <State 177>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_87', loop_imperfect.c:108) on array 'data' [1517]  (2.66 ns)

 <State 178>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_87', loop_imperfect.c:108) on array 'data' [1517]  (2.66 ns)
	'add' operation ('add_ln108_87', loop_imperfect.c:108) [1518]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_87', loop_imperfect.c:108 on array 'data' [1519]  (2.66 ns)

 <State 179>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_88', loop_imperfect.c:108) on array 'data' [1534]  (2.66 ns)

 <State 180>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_88', loop_imperfect.c:108) on array 'data' [1534]  (2.66 ns)
	'add' operation ('add_ln108_88', loop_imperfect.c:108) [1535]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_88', loop_imperfect.c:108 on array 'data' [1536]  (2.66 ns)

 <State 181>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_89', loop_imperfect.c:108) on array 'data' [1551]  (2.66 ns)

 <State 182>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_89', loop_imperfect.c:108) on array 'data' [1551]  (2.66 ns)
	'add' operation ('add_ln108_89', loop_imperfect.c:108) [1552]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_89', loop_imperfect.c:108 on array 'data' [1553]  (2.66 ns)

 <State 183>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_90', loop_imperfect.c:108) on array 'data' [1568]  (2.66 ns)

 <State 184>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_90', loop_imperfect.c:108) on array 'data' [1568]  (2.66 ns)
	'add' operation ('add_ln108_90', loop_imperfect.c:108) [1569]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_90', loop_imperfect.c:108 on array 'data' [1570]  (2.66 ns)

 <State 185>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_91', loop_imperfect.c:108) on array 'data' [1585]  (2.66 ns)

 <State 186>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_91', loop_imperfect.c:108) on array 'data' [1585]  (2.66 ns)
	'add' operation ('add_ln108_91', loop_imperfect.c:108) [1586]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_91', loop_imperfect.c:108 on array 'data' [1587]  (2.66 ns)

 <State 187>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_92', loop_imperfect.c:108) on array 'data' [1602]  (2.66 ns)

 <State 188>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_92', loop_imperfect.c:108) on array 'data' [1602]  (2.66 ns)
	'add' operation ('add_ln108_92', loop_imperfect.c:108) [1603]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_92', loop_imperfect.c:108 on array 'data' [1604]  (2.66 ns)

 <State 189>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_93', loop_imperfect.c:108) on array 'data' [1619]  (2.66 ns)

 <State 190>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_93', loop_imperfect.c:108) on array 'data' [1619]  (2.66 ns)
	'add' operation ('add_ln108_93', loop_imperfect.c:108) [1620]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_93', loop_imperfect.c:108 on array 'data' [1621]  (2.66 ns)

 <State 191>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_94', loop_imperfect.c:108) on array 'data' [1636]  (2.66 ns)

 <State 192>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_94', loop_imperfect.c:108) on array 'data' [1636]  (2.66 ns)
	'add' operation ('add_ln108_94', loop_imperfect.c:108) [1637]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_94', loop_imperfect.c:108 on array 'data' [1638]  (2.66 ns)

 <State 193>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_95', loop_imperfect.c:108) on array 'data' [1653]  (2.66 ns)

 <State 194>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_95', loop_imperfect.c:108) on array 'data' [1653]  (2.66 ns)
	'add' operation ('add_ln108_95', loop_imperfect.c:108) [1654]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_95', loop_imperfect.c:108 on array 'data' [1655]  (2.66 ns)

 <State 195>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_96', loop_imperfect.c:108) on array 'data' [1670]  (2.66 ns)

 <State 196>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_96', loop_imperfect.c:108) on array 'data' [1670]  (2.66 ns)
	'add' operation ('add_ln108_96', loop_imperfect.c:108) [1671]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_96', loop_imperfect.c:108 on array 'data' [1672]  (2.66 ns)

 <State 197>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_97', loop_imperfect.c:108) on array 'data' [1687]  (2.66 ns)

 <State 198>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_97', loop_imperfect.c:108) on array 'data' [1687]  (2.66 ns)
	'add' operation ('add_ln108_97', loop_imperfect.c:108) [1688]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_97', loop_imperfect.c:108 on array 'data' [1689]  (2.66 ns)

 <State 199>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_98', loop_imperfect.c:108) on array 'data' [1704]  (2.66 ns)

 <State 200>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_98', loop_imperfect.c:108) on array 'data' [1704]  (2.66 ns)
	'add' operation ('add_ln108_98', loop_imperfect.c:108) [1705]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_98', loop_imperfect.c:108 on array 'data' [1706]  (2.66 ns)

 <State 201>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_99', loop_imperfect.c:108) on array 'data' [1721]  (2.66 ns)

 <State 202>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_99', loop_imperfect.c:108) on array 'data' [1721]  (2.66 ns)
	'add' operation ('add_ln108_99', loop_imperfect.c:108) [1722]  (1.78 ns)
	'store' operation ('store_ln108', loop_imperfect.c:108) of variable 'add_ln108_99', loop_imperfect.c:108 on array 'data' [1723]  (2.66 ns)

 <State 203>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', loop_imperfect.c:112) [1729]  (1.06 ns)

 <State 204>: 4.13ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', loop_imperfect.c:112) [1729]  (0 ns)
	'add' operation ('y', loop_imperfect.c:114) [1738]  (1.46 ns)
	'getelementptr' operation ('mean_addr', loop_imperfect.c:115) [1740]  (0 ns)
	'load' operation ('m', loop_imperfect.c:115) on array 'mean', loop_imperfect.c:98 [1741]  (2.66 ns)

 <State 205>: 2.66ns
The critical path consists of the following:
	'load' operation ('m', loop_imperfect.c:115) on array 'mean', loop_imperfect.c:98 [1741]  (2.66 ns)

 <State 206>: 2.66ns
The critical path consists of the following:
	'load' operation ('temp', loop_imperfect.c:116) on array 'data' [1746]  (2.66 ns)

 <State 207>: 7.74ns
The critical path consists of the following:
	'load' operation ('temp', loop_imperfect.c:116) on array 'data' [1746]  (2.66 ns)
	'sub' operation ('z', loop_imperfect.c:119) [1748]  (1.78 ns)
	'select' operation ('z', loop_imperfect.c:118) [1750]  (0.631 ns)
	'store' operation ('store_ln122', loop_imperfect.c:122) of variable 'z', loop_imperfect.c:118 on array 'data' [1751]  (2.66 ns)

 <State 208>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
