# VexRiscv
# briey_software

Sample tests for working with Briey SoC:
https://thuchoang90.github.io/vexriscv.html (at section III. Briey SoC)

Also includes software for testing chips.

VexRiscv CPU

VexRiscv CPU is a 5-stage 32-bit RISC-V CPU. The ISA that VexRiscv is using is rv32i for the SmallestGen, rv32im for GenFull, and rv32ima for LinuxGen.

Original repository. Modified repository.
