module mux_2 #(
    SIZE = 1 : SIZE > 0
) (
    input s0,
    input in[2][SIZE], // 2 inputs, each SIZE-bit wide
    output out[SIZE]
) {
    always {
        case (s0) {
            0: out = in[0]
            1: out = in[1]
            default: out = 0
        }
    }
}