/* ----------------------------------------------------------------------------
 *         SAM Software Package License
 * ----------------------------------------------------------------------------
 * Copyright (c) 2015, Atmel Corporation
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * - Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the disclaimer below.
 *
 * Atmel's name may not be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * ----------------------------------------------------------------------------
 */

/** \addtogroup pwm_module Working with PWM
 * \section Purpose
 * The PWM driver provides the interface to configure and use the PWM
 * peripheral.
 *
 * The PWM macrocell controls square output waveforms of 4 channels.
 * Characteristics of output waveforms such as period, duty-cycle can be configured.\n
 *
 * Before enabling the channels, they must have been configured first.
 * The main settings include:
 * <ul>
 * <li>Configuration of the clock generator.</li>
 * <li>Selection of the clock for each channel.</li>
 * <li>Configuration of output waveform characteristics, such as period, duty-cycle etc.</li>
 * </ul>
 *
 * After the channels is enabled, the user must use respective update registers
 * to change the wave characteristics to prevent unexpected output waveform.
 * i.e. PWM_CUPDx register should be used if user want to change duty-cycle
 * when the channel is enabled.
 *
 * \section Usage
 * <ul>
 * <li>  Configure PWM clock using pwmc_configure_clocks().
 * <li>  Enable & disable given PWM channel using pwmc_enable_channel() and pwmc_disable_channel().
 * <li>  Enable & disable interrupt of given PWM channel using pwmc_enable_channel_it()
 * and pwmc_disable_channel_it().
 * <li>  Set feature of the given PWM channel's output signal using pwmc_set_period()
 * and pwmc_set_duty_cycle().
 * </li>
 * </ul>
 *
 * For more accurate information, please look at the PWM section of the
 * Datasheet.
 *
 * Related files :\n
 * \ref pwmc.c\n
 * \ref pwmc.h.\n
 */
/*@{*/
/*@}*/

/**
 * \file
 *
 * Implementation of the Pulse Width Modulation Controller (PWM) peripheral.
 *
 */

/*----------------------------------------------------------------------------
 *        Headers
 *----------------------------------------------------------------------------*/

#include "chip.h"
#include "peripherals/pwmc.h"
#include "peripherals/xdmad.h"
#include "peripherals/l2cc.h"
#include "trace.h"

#include <stdint.h>
#include <assert.h>

/*----------------------------------------------------------------------------
 *        Local variables
 *----------------------------------------------------------------------------*/
static pwmc_callback_t pwmc_cb = NULL;
static void *pwmc_cb_user_args;

/*----------------------------------------------------------------------------
 *        Exported functions
 *----------------------------------------------------------------------------*/

void pwmc_configure_clocks(Pwm * p_pwm, uint32_t mode)
{
	p_pwm->PWM_CLK = mode;
}

void pwmc_enable_channel(Pwm * p_pwm, uint8_t channel)
{
	p_pwm->PWM_ENA = 0x1ul << channel;
}

void pwmc_disable_channel(Pwm * p_pwm, uint8_t channel)
{
	p_pwm->PWM_DIS = 0x1ul << channel;
}

void pwmc_enable_channel_it(Pwm * p_pwm, uint8_t channel)
{
	p_pwm->PWM_IER1 = 0x1ul << channel;
}

void pwmc_disable_channel_it(Pwm * p_pwm, uint8_t channel)
{
	p_pwm->PWM_IDR1 = 0x1ul << channel;
}

uint32_t pwmc_get_it_status1(Pwm *p_pwm)
{
	return p_pwm->PWM_ISR1;
}

void pwmc_enable_it(Pwm *p_pwm, uint32_t sources1, uint32_t sources2)
{
	p_pwm->PWM_IER1 = sources1;
	p_pwm->PWM_IER2 = sources2;
}

void pwmc_disable_it(Pwm *p_pwm, uint32_t sources1, uint32_t sources2)
{
	p_pwm->PWM_IDR1 = sources1;
	p_pwm->PWM_IDR2 = sources2;
}

uint32_t pwmc_get_it_status2(Pwm *p_pwm)
{
	return p_pwm->PWM_ISR2;
}

void pwmc_configure_channel(Pwm * p_pwm, uint8_t channel, uint32_t mode)
{
	assert(PWMCH_NUM_NUMBER > channel);
	trace_debug("pwm: set channel %u with mode 0x%08x\n\r", \
			(unsigned)channel, (unsigned)mode);
	if ((p_pwm->PWM_SR & (1 << channel)) == 0)
		p_pwm->PWM_CH_NUM[channel].PWM_CMR = mode;
	else {
		switch (channel) {
			case 0:
				p_pwm->PWM_CMUPD0 = mode;
				break;
			case 1:
				p_pwm->PWM_CMUPD1 = mode;
				break;
			case 2:
				p_pwm->PWM_CMUPD2 = mode;
				break;
			case 3:
			default:
				p_pwm->PWM_CMUPD3 = mode;
				break;
		}
	}
}

void pwmc_set_period(Pwm * p_pwm, uint8_t channel, uint16_t period)
{
	/* If channel is disabled, write to CPRD */
	if ((p_pwm->PWM_SR & (1 << channel)) == 0) {
		p_pwm->PWM_CH_NUM[channel].PWM_CPRD = period;
	}
	/* Otherwise use update register */
	else {
		p_pwm->PWM_CH_NUM[channel].PWM_CPRDUPD = period;
	}
}

void pwmc_set_duty_cycle(Pwm * p_pwm, uint8_t channel, uint16_t duty)
{
	assert(duty <= p_pwm->PWM_CH_NUM[channel].PWM_CPRD);

	/* If channel is disabled, write to CDTY */
	if ((p_pwm->PWM_SR & (1 << channel)) == 0) {
		p_pwm->PWM_CH_NUM[channel].PWM_CDTY = duty;
	}
	/* Otherwise use update register */
	else {
		p_pwm->PWM_CH_NUM[channel].PWM_CDTYUPD = duty;
	}
}

void pwmc_configure_sync_channels(Pwm * p_pwm, uint32_t mode)
{
	trace_debug("pwm: SYNC CHs bitmap 0x%x, Update Mode %u, " \
			"DMA Request Mode %u, Request Comparison Selection %u\n\r",
			(unsigned)(mode & (PWM_SCM_SYNC0 | PWM_SCM_SYNC1 \
				| PWM_SCM_SYNC2 | PWM_SCM_SYNC3)), \
			(unsigned)((mode & PWM_SCM_UPDM_Msk) >> PWM_SCM_UPDM_Pos), \
			(unsigned)(0 != (mode & PWM_SCM_PTRM)), \
			(unsigned)((mode & PWM_SCM_PTRCS_Msk) >> PWM_SCM_PTRCS_Pos));

	/* Defining a channel as a synchronous channel while it is an asynchronous
	channel (by writing the bit SYNCx to '1' while it was at '0') is allowed
	only if the channel is disabled at this time (CHIDx = 0 in PWM_SR). In the
	same way, defining a channel as an asynchronous channel while it is a
	synchronous channel (by writing the SYNCx bit to '0' while it was '1') is
	allowed only if the channel is disabled at this time. */
	assert(0 == (p_pwm->PWM_SR & ((p_pwm->PWM_SCM ^ mode) \
		& (PWM_SCM_SYNC0 | PWM_SCM_SYNC1 | PWM_SCM_SYNC2 | PWM_SCM_SYNC3))));
	assert(3 != ((mode & PWM_SCM_UPDM_Msk) >> PWM_SCM_UPDM_Pos));
	p_pwm->PWM_SCM = mode;
}

void pwmc_set_sync_channels_update_unlock(Pwm * p_pwm)
{
	p_pwm->PWM_SCUC = PWM_SCUC_UPDULOCK;
}

void pwmc_set_sync_channels_update_period(Pwm * p_pwm,
		uint8_t counter, uint8_t period)
{
	p_pwm->PWM_SCUP = PWM_SCUP_UPRCNT(counter) | PWM_SCUP_UPR(period);
}

void pwmc_set_sync_channels_update_period_update(Pwm * p_pwm, uint8_t period)
{
	p_pwm->PWM_SCUPUPD = PWM_SCUPUPD_UPRUPD(period);
}

static void _pwm_xdmad_callback_wrapper(struct _xdmad_channel *dma_channel,
		void *arg)
{
	(void)arg;
	if (xdmad_is_transfer_done(dma_channel)) {
		xdmad_free_channel(dma_channel);
		if (pwmc_cb)
			pwmc_cb(pwmc_cb_user_args);
	}
}

void pwmc_set_dma_finished_callback(pwmc_callback_t cb, void *user_args)
{
	pwmc_cb = cb;
	pwmc_cb_user_args = user_args;
}

void pwmc_dma_duty_cycle(Pwm * p_pwm, uint16_t *duty, uint32_t size)
{
	struct _xdmad_channel *dma_channel;
	struct _xdmad_cfg cfg;
	uint32_t id = get_pwm_id_from_addr(p_pwm);

	dma_channel = xdmad_allocate_channel(XDMAD_PERIPH_MEMORY, id);
	assert(dma_channel);

	xdmad_prepare_channel(dma_channel);

	cfg.cfg.uint32_value = XDMAC_CC_TYPE_PER_TRAN
		| XDMAC_CC_MBSIZE_SINGLE
		| XDMAC_CC_DSYNC_MEM2PER
		| XDMAC_CC_MEMSET_NORMAL_MODE
		| XDMAC_CC_CSIZE_CHK_1
		| XDMAC_CC_DWIDTH_HALFWORD
		| XDMAC_CC_DIF_AHB_IF1
		| XDMAC_CC_SIF_AHB_IF0
		| XDMAC_CC_DAM_FIXED_AM
		| XDMAC_CC_SAM_INCREMENTED_AM;

	cfg.ublock_size = size;
	cfg.block_size = 0;
	cfg.data_stride = 0;
	cfg.src_ublock_stride = 0;
	cfg.dest_ublock_stride = 0;
	cfg.src_addr = (void*)duty;
	cfg.dest_addr = (void*)&p_pwm->PWM_DMAR;

	xdmad_configure_transfer(dma_channel, &cfg, 0, 0);
	xdmad_set_callback(dma_channel, _pwm_xdmad_callback_wrapper, NULL);

	l2cc_clean_region((uint32_t)duty, (uint32_t)(duty+size));
	xdmad_start_transfer(dma_channel);
}

void pwmc_output_override(Pwm * p_pwm, uint8_t channel,
		uint8_t is_pwmh, uint8_t level, uint8_t sync)
{
	volatile uint32_t tmp;
	uint32_t mask;

	trace_debug("pwm: CH%u PWM%c output overridden to %u\n\r",
			(unsigned)channel, (0 != is_pwmh) ? 'H' : 'L', (unsigned)level);

	if (0 == is_pwmh)
		mask = PWM_OSS_OSSH0 << channel;
	else
		mask = PWM_OSS_OSSL0 << channel;

	tmp = p_pwm->PWM_OOV;
	if (0 == level)
		tmp &= ~mask;
	else
		tmp |= mask;
	p_pwm->PWM_OOV = tmp;

	/* If channel is disabled, write to OSS */
	if (((p_pwm->PWM_SR & (1 << channel)) == 0) || (0 != sync))
		p_pwm->PWM_OSS = mask;
	/* Otherwise use update register */
	else
		p_pwm->PWM_OSSUPD = mask;
}

void pwmc_disable_output_override(Pwm *p_pwm, uint8_t channel,
		uint8_t is_pwmh, uint8_t sync)
{
	uint32_t mask;

	trace_debug("pwm: CH%u PWM%c output override disabled\n\r",
			(unsigned)channel, (0 != is_pwmh) ? 'H' : 'L');

	if (0 == is_pwmh)
		mask = PWM_OSS_OSSH0 << channel;
	else
		mask = PWM_OSS_OSSL0 << channel;

	/* If channel is disabled, write to OSS */
	if (((p_pwm->PWM_SR & (1 << channel)) == 0) || (0 != sync))
		p_pwm->PWM_OSC = mask;
	/* Otherwise use update register */
	else
		p_pwm->PWM_OSCUPD = mask;
}

void pwmc_output_dead_time(Pwm * p_pwm, uint8_t channel,
		uint16_t time_h, uint16_t time_l)
{
	uint32_t dead_time;

	trace_debug("pwm: CH%u output dead time H: %u, L: %u\n\r",
			(unsigned)channel, (unsigned)time_h, (unsigned)time_l);

	assert(time_h <= p_pwm->PWM_CH_NUM[channel].PWM_CPRD \
		- p_pwm->PWM_CH_NUM[channel].PWM_CDTY);
	assert(time_l <= p_pwm->PWM_CH_NUM[channel].PWM_CDTY);

	dead_time = PWM_DT_DTH(time_h) | PWM_DT_DTL(time_l);

	/* If channel is disabled, write to DT */
	if ((p_pwm->PWM_SR & (1 << channel)) == 0)
		p_pwm->PWM_CH_NUM[channel].PWM_DT = dead_time;
	/* Otherwise use update register */
	else
		p_pwm->PWM_CH_NUM[channel].PWM_DTUPD = dead_time;
}

void pwmc_set_fault_mode(Pwm *p_pwm, uint32_t mode)
{
	trace_debug("pwm: set fault mode 0x%08x\n\r",
			(unsigned)mode);
	p_pwm->PWM_FMR = mode;
}

uint32_t pwmc_get_fault_status(Pwm *p_pwm)
{
	return p_pwm->PWM_FSR;
}

void pwmc_fault_clear(Pwm *p_pwm, uint32_t fault)
{
	p_pwm->PWM_FCR = fault;
}

void pwmc_set_fault_protection(Pwm *p_pwm, uint32_t value1, uint32_t value2)
{
	p_pwm->PWM_FPV1 = value1;
	p_pwm->PWM_FPV2 = value2;
}

void pwmc_enable_fault_protection(Pwm *p_pwm, uint8_t channel,
		uint8_t fault_inputs)
{
	volatile uint32_t tmp;
	assert(PWMCH_NUM_NUMBER > channel);
	tmp = p_pwm->PWM_FPE;
	tmp &= ~(PWM_FPE_FPE0_Msk << channel);
	p_pwm->PWM_FPE = tmp | ((uint32_t)fault_inputs << channel);
}

void pwmc_configure_event_line_mode(Pwm *p_pwm, uint32_t value)
{
	p_pwm->PWM_ELMR[0] = value;
}

void pwmc_configure_spread_spectrum_mode(Pwm *p_pwm, uint32_t value)
{
	/* If channel 0 is disabled, write to SSPR */
	if (0 == (p_pwm->PWM_SR & (1 << 0)))
		p_pwm->PWM_SSPR = value;
	/* Otherwise use update register */
	else
		p_pwm->PWM_SSPUP = PWM_SSPUP_SPRDUP(value);
}

void pwmc_configure_stepper_motor_mode(Pwm *p_pwm, uint32_t value)
{
	trace_debug("pwm: CH0-1 Gray Count %s %s, CH2-3 Gray Count %s %s\n\r", \
			(0 != (value & PWM_SMMR_DOWN0)) ? "Down" : "Up", \
			(0 != (value & PWM_SMMR_GCEN0)) ? "Enable" : "Disable", \
			(0 != (value & PWM_SMMR_DOWN1)) ? "Down" : "Up", \
			(0 != (value & PWM_SMMR_GCEN1)) ? "Enable" : "Disable");
	p_pwm->PWM_SMMR = value;
}

void pwmc_set_write_protection_control(Pwm *p_pwm, uint32_t value)
{
	p_pwm->PWM_WPCR = value;
}

uint32_t pwmc_get_write_protection_status(Pwm *p_pwm)
{
	return p_pwm->PWM_WPSR;
}

void pwmc_configure_comparison_unit(Pwm *p_pwm, uint32_t x,
		uint32_t value, uint32_t mode)
{
	assert(x < 8);

	/* If channel is disabled, write to CMPxM & CMPxV */
	if ((p_pwm->PWM_SR & (1 << 0)) == 0) {
		p_pwm->PWM_CMP[x].PWM_CMPM = mode;
		p_pwm->PWM_CMP[x].PWM_CMPV = value;
	} else {
		/* Otherwise use update register */
		p_pwm->PWM_CMP[x].PWM_CMPMUPD = mode;
		p_pwm->PWM_CMP[x].PWM_CMPVUPD = value;
	}
}

#ifdef CONFIG_HAVE_PWM_EXTERNAL_TRIGGER

void pwmc_configure_external_trigger(Pwm *p_pwm,
		uint32_t channel, uint32_t value)
{
	trace_debug("pwm: external trigger for channel %u, value %08x\n\r", \
		(unsigned)channel, (unsigned)value);
	switch (channel) {
	case 1:
		p_pwm->PWM_ETRG1 = value;
		break;
	case 2:
		p_pwm->PWM_ETRG2 = value;
		break;
	default:
		assert(0);
		break;
	}
}

void pwmc_configure_leading_edge_blanking(Pwm *p_pwm,
		uint32_t channel, uint32_t value)
{
	trace_debug("pwm: leading-edge blanking channel %u, value %08x\n\r", \
		(unsigned)channel, (unsigned)value);
	switch (channel) {
	case 1:
		p_pwm->PWM_LEBR1 = value;
		break;
	case 2:
		p_pwm->PWM_LEBR2 = value;
		break;
	default:
		assert(0);
		break;
	}
}

#endif /* CONFIG_HAVE_PWM_EXTERNAL_TRIGGER */
