// Seed: 2136930211
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input wand id_7
    , id_16,
    input tri id_8,
    input uwire id_9,
    output wor id_10,
    output tri id_11,
    output tri1 id_12,
    input supply1 id_13,
    input supply0 id_14
);
  wire id_17;
  assign id_10 = id_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    input  wire  id_0,
    input  wand  id_1,
    output wand  _id_2,
    input  uwire id_3,
    output wand  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    output wand  id_7,
    input  tri1  id_8,
    input  tri1  id_9
    , id_13,
    input  tri0  id_10,
    input  wand  id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_7,
      id_4,
      id_7,
      id_10,
      id_10,
      id_8,
      id_5,
      id_5,
      id_4,
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
  logic [1 : id_2] id_15 = id_8;
endmodule
