Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul  3 00:30:40 2023
| Host         : DESKTOP-OU2JQNB running 64-bit major release  (build 9200)
| Command      : report_methodology -file Pulse_Detector_methodology_drc_routed.rpt -pb Pulse_Detector_methodology_drc_routed.pb -rpx Pulse_Detector_methodology_drc_routed.rpx
| Design       : Pulse_Detector
| Device       : xc7z035fbg676-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 32         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on clk_enable relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data_in_im[0] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data_in_im[1] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data_in_im[2] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data_in_im[3] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data_in_im[4] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data_in_im[5] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data_in_im[6] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on data_in_im[7] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on data_in_re[0] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on data_in_re[1] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on data_in_re[2] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on data_in_re[3] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on data_in_re[4] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on data_in_re[5] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on data_in_re[6] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on data_in_re[7] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on vilid_in relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on detected relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on mid_sample[0] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on mid_sample[10] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on mid_sample[1] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on mid_sample[2] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on mid_sample[3] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on mid_sample[4] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on mid_sample[5] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on mid_sample[6] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on mid_sample[7] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on mid_sample[8] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on mid_sample[9] relative to clock(s) MWCLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on valid_out relative to clock(s) MWCLK
Related violations: <none>


