

================================================================
== Vitis HLS Report for 'expandKey_Pipeline_expandKeyLoop'
================================================================
* Date:           Wed Apr 17 16:01:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- expandKeyLoop  |        ?|        ?|        24|         15|         15|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 15, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rconIteration_1 = alloca i32 1"   --->   Operation 27 'alloca' 'rconIteration_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currentSize = alloca i32 1"   --->   Operation 28 'alloca' 'currentSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17"   --->   Operation 29 'read' 'cmp17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%expandedKeySize_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %expandedKeySize"   --->   Operation 30 'read' 'expandedKeySize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%size_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size_cast"   --->   Operation 31 'read' 'size_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%size_cast_cast = zext i6 %size_cast_read"   --->   Operation 32 'zext' 'size_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %size_cast_cast, i8 %currentSize"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %rconIteration_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%currentSize_1 = load i8 %currentSize" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 36 'load' 'currentSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.55ns)   --->   "%icmp_ln233 = icmp_ult  i8 %currentSize_1, i8 %expandedKeySize_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233]   --->   Operation 37 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void %while.end.exitStub, void %for.inc12_ifconv" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233]   --->   Operation 38 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%rconIteration_1_load = load i32 %rconIteration_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:206]   --->   Operation 39 'load' 'rconIteration_1_load' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 40 [12/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 40 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i32 %rconIteration_1_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:206]   --->   Operation 41 'trunc' 'trunc_ln206' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i8 %trunc_ln206" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:189]   --->   Operation 42 'zext' 'zext_ln189' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr i8 %Rcon, i64 0, i64 %zext_ln189" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:189]   --->   Operation 43 'getelementptr' 'Rcon_addr' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%Rcon_load = load i8 %Rcon_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:189]   --->   Operation 44 'load' 'Rcon_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln264_3 = add i8 %currentSize_1, i8 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264]   --->   Operation 45 'add' 'add_ln264_3' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln233 = store i8 %add_ln264_3, i8 %currentSize" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233]   --->   Operation 46 'store' 'store_ln233' <Predicate = (icmp_ln233)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 47 [11/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 47 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%Rcon_load = load i8 %Rcon_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:189]   --->   Operation 48 'load' 'Rcon_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 49 [10/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 49 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 50 [9/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 50 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 51 [8/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 51 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 52 [7/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 52 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 53 [6/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 53 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 54 [5/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 54 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 55 [4/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 55 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (!icmp_ln233)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln239 = add i8 %currentSize_1, i8 252" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 56 'add' 'add_ln239' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i8 %add_ln239" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 57 'zext' 'zext_ln239' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 58 'getelementptr' 'expandedKey_addr' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 59 'load' 'expandedKey_load_1' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_11 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln239_1 = add i8 %currentSize_1, i8 253" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 60 'add' 'add_ln239_1' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i8 %add_ln239_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 61 'zext' 'zext_ln239_1' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%expandedKey_addr_1 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 62 'getelementptr' 'expandedKey_addr_1' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 63 'load' 'expandedKey_load_2' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_11 : Operation 64 [3/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 64 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 65 [1/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 65 'load' 'expandedKey_load_1' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_12 : Operation 66 [1/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 66 'load' 'expandedKey_load_2' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_12 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln239_2 = add i8 %currentSize_1, i8 254" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 67 'add' 'add_ln239_2' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln239_2 = zext i8 %add_ln239_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 68 'zext' 'zext_ln239_2' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%expandedKey_addr_2 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 69 'getelementptr' 'expandedKey_addr_2' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 70 [2/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 70 'load' 'expandedKey_load_3' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_12 : Operation 71 [2/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 71 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %expandedKey_load_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 72 'zext' 'zext_ln135' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln135" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 73 'getelementptr' 'sbox_addr' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 74 [2/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 74 'load' 'sbox_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 75 [1/1] (1.91ns)   --->   "%sub_ln263 = sub i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 75 'sub' 'sub_ln263' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i8 %sub_ln263" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 76 'zext' 'zext_ln263' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%expandedKey_addr_4 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 77 'getelementptr' 'expandedKey_addr_4' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_12 : Operation 78 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 78 'load' 'expandedKey_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 13 <SV = 12> <Delay = 6.99>
ST_13 : Operation 79 [1/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 79 'load' 'expandedKey_load_3' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_13 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln239_3 = add i8 %currentSize_1, i8 255" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 80 'add' 'add_ln239_3' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln239_3 = zext i8 %add_ln239_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 81 'zext' 'zext_ln239_3' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%expandedKey_addr_3 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 82 'getelementptr' 'expandedKey_addr_3' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 83 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 83 'load' 'expandedKey_load_7' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_13 : Operation 84 [1/12] (4.38ns)   --->   "%urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 84 'urem' 'urem_ln245' <Predicate = (icmp_ln233)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln245_1 = trunc i5 %urem_ln245" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 85 'trunc' 'trunc_ln245_1' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln245 = icmp_eq  i5 %trunc_ln245_1, i5 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 86 'icmp' 'icmp_ln245' <Predicate = (icmp_ln233)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 87 'load' 'sbox_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i8 %expandedKey_load_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 88 'zext' 'zext_ln135_1' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 89 'getelementptr' 'sbox_addr_1' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 90 'load' 'sbox_load_1' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln206 = xor i8 %Rcon_load, i8 %sbox_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:206]   --->   Operation 91 'xor' 'xor_ln206' <Predicate = (icmp_ln233)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln245_3 = select i1 %icmp_ln245, i8 %xor_ln206, i8 %expandedKey_load_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 92 'select' 'select_ln245_3' <Predicate = (icmp_ln233)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 93 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 93 'load' 'expandedKey_load' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 14 <SV = 13> <Delay = 4.83>
ST_14 : Operation 94 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239]   --->   Operation 94 'load' 'expandedKey_load_7' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_14 : Operation 95 [1/1] (2.55ns)   --->   "%rconIteration_2 = add i32 %rconIteration_1_load, i32 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:247]   --->   Operation 95 'add' 'rconIteration_2' <Predicate = (icmp_ln233 & icmp_ln245)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 96 'load' 'sbox_load_1' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 97 [1/1] (0.69ns)   --->   "%rconIteration = select i1 %icmp_ln245, i32 %rconIteration_2, i32 %rconIteration_1_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 97 'select' 'rconIteration' <Predicate = (icmp_ln233)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i8 %select_ln245_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 98 'zext' 'zext_ln135_4' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 99 'getelementptr' 'sbox_addr_4' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_14 : Operation 100 [2/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 100 'load' 'sbox_load_4' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln233 = store i32 %rconIteration, i32 %rconIteration_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233]   --->   Operation 101 'store' 'store_ln233' <Predicate = (icmp_ln233)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i8 %currentSize_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 102 'trunc' 'trunc_ln245' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (1.24ns)   --->   "%select_ln245_2 = select i1 %icmp_ln245, i8 %sbox_load_1, i8 %expandedKey_load_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 103 'select' 'select_ln245_2' <Predicate = (icmp_ln233)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (1.36ns)   --->   "%icmp_ln251 = icmp_eq  i5 %trunc_ln245, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 104 'icmp' 'icmp_ln251' <Predicate = (icmp_ln233)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln251 = and i1 %cmp17_read, i1 %icmp_ln251" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 105 'and' 'and_ln251' <Predicate = (icmp_ln233)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 106 'load' 'sbox_load_4' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i8 %select_ln245_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 107 'zext' 'zext_ln135_5' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 108 'getelementptr' 'sbox_addr_5' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_15 : Operation 109 [2/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 109 'load' 'sbox_load_5' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln263)   --->   "%select_ln251_3 = select i1 %and_ln251, i8 %sbox_load_4, i8 %select_ln245_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 110 'select' 'select_ln251_3' <Predicate = (icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln263 = xor i8 %expandedKey_load, i8 %select_ln251_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 111 'xor' 'xor_ln263' <Predicate = (icmp_ln233)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i8 %currentSize_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:222]   --->   Operation 112 'zext' 'zext_ln222' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i8 %expandedKey_load_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 113 'zext' 'zext_ln135_2' <Predicate = (icmp_ln233 & icmp_ln245)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 114 'getelementptr' 'sbox_addr_2' <Predicate = (icmp_ln233 & icmp_ln245)> <Delay = 0.00>
ST_16 : Operation 115 [2/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 115 'load' 'sbox_load_2' <Predicate = (icmp_ln233 & icmp_ln245)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 116 [1/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 116 'load' 'sbox_load_5' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%expandedKey_addr_5 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln222" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 117 'getelementptr' 'expandedKey_addr_5' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln263 = store i8 %xor_ln263, i8 %expandedKey_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 118 'store' 'store_ln263' <Predicate = (icmp_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 17 <SV = 16> <Delay = 7.08>
ST_17 : Operation 119 [1/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 119 'load' 'sbox_load_2' <Predicate = (icmp_ln245)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i8 %expandedKey_load_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 120 'zext' 'zext_ln135_3' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 121 'getelementptr' 'sbox_addr_3' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_17 : Operation 122 [2/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 122 'load' 'sbox_load_3' <Predicate = (icmp_ln245)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 123 [1/1] (1.91ns)   --->   "%add_ln264 = add i8 %currentSize_1, i8 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264]   --->   Operation 123 'add' 'add_ln264' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (1.91ns)   --->   "%sub_ln263_1 = sub i8 %add_ln264, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 124 'sub' 'sub_ln263_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln263_2 = zext i8 %sub_ln263_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 125 'zext' 'zext_ln263_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%expandedKey_addr_6 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 126 'getelementptr' 'expandedKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [2/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 127 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 18 <SV = 17> <Delay = 4.50>
ST_18 : Operation 128 [1/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 128 'load' 'sbox_load_3' <Predicate = (icmp_ln245)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 129 [1/1] (1.24ns)   --->   "%select_ln245 = select i1 %icmp_ln245, i8 %sbox_load_3, i8 %expandedKey_load_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 129 'select' 'select_ln245' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (1.24ns)   --->   "%select_ln245_1 = select i1 %icmp_ln245, i8 %sbox_load_2, i8 %expandedKey_load_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245]   --->   Operation 130 'select' 'select_ln245_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i8 %select_ln245_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 131 'zext' 'zext_ln135_6' <Predicate = (and_ln251)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 132 'getelementptr' 'sbox_addr_6' <Predicate = (and_ln251)> <Delay = 0.00>
ST_18 : Operation 133 [2/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 133 'load' 'sbox_load_6' <Predicate = (and_ln251)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln263_1)   --->   "%select_ln251_2 = select i1 %and_ln251, i8 %sbox_load_5, i8 %select_ln245_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 134 'select' 'select_ln251_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 135 [1/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 135 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_18 : Operation 136 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln263_1 = xor i8 %expandedKey_load_4, i8 %select_ln251_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 136 'xor' 'xor_ln263_1' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 137 [1/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 137 'load' 'sbox_load_6' <Predicate = (and_ln251)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i8 %select_ln245" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 138 'zext' 'zext_ln135_7' <Predicate = (and_ln251)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 139 'getelementptr' 'sbox_addr_7' <Predicate = (and_ln251)> <Delay = 0.00>
ST_19 : Operation 140 [2/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 140 'load' 'sbox_load_7' <Predicate = (and_ln251)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i8 %add_ln264" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 141 'zext' 'zext_ln263_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%expandedKey_addr_7 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 142 'getelementptr' 'expandedKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln263 = store i8 %xor_ln263_1, i8 %expandedKey_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 143 'store' 'store_ln263' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 144 [1/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 144 'load' 'sbox_load_7' <Predicate = (and_ln251)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln264_1 = add i8 %currentSize_1, i8 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264]   --->   Operation 145 'add' 'add_ln264_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (1.91ns)   --->   "%sub_ln263_2 = sub i8 %add_ln264_1, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 146 'sub' 'sub_ln263_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln263_4 = zext i8 %sub_ln263_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 147 'zext' 'zext_ln263_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%expandedKey_addr_8 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 148 'getelementptr' 'expandedKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [2/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 149 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 21 <SV = 20> <Delay = 4.50>
ST_21 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln263_2)   --->   "%select_ln251_1 = select i1 %and_ln251, i8 %sbox_load_6, i8 %select_ln245_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 150 'select' 'select_ln251_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 151 [1/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 151 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_21 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln263_2 = xor i8 %expandedKey_load_5, i8 %select_ln251_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 152 'xor' 'xor_ln263_2' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln263_3 = zext i8 %add_ln264_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 153 'zext' 'zext_ln263_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%expandedKey_addr_9 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 154 'getelementptr' 'expandedKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln263 = store i8 %xor_ln263_2, i8 %expandedKey_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 155 'store' 'store_ln263' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 23 <SV = 22> <Delay = 7.08>
ST_23 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln264_2 = add i8 %currentSize_1, i8 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264]   --->   Operation 156 'add' 'add_ln264_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (1.91ns)   --->   "%sub_ln263_3 = sub i8 %add_ln264_2, i8 %size_cast_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 157 'sub' 'sub_ln263_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln263_6 = zext i8 %sub_ln263_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 158 'zext' 'zext_ln263_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%expandedKey_addr_10 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 159 'getelementptr' 'expandedKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [2/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 160 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

State 24 <SV = 23> <Delay = 4.50>
ST_24 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln263_3)   --->   "%select_ln251 = select i1 %and_ln251, i8 %sbox_load_7, i8 %select_ln245" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:251]   --->   Operation 161 'select' 'select_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 162 [1/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 162 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_24 : Operation 163 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln263_3 = xor i8 %expandedKey_load_6, i8 %select_ln251" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 163 'xor' 'xor_ln263_3' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235]   --->   Operation 164 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223]   --->   Operation 165 'specloopname' 'specloopname_ln223' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln263_5 = zext i8 %add_ln264_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 166 'zext' 'zext_ln263_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%expandedKey_addr_11 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 167 'getelementptr' 'expandedKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln263 = store i8 %xor_ln263_3, i8 %expandedKey_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263]   --->   Operation 168 'store' 'store_ln263' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln233 = br void %while.cond" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233]   --->   Operation 169 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('currentSize') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'size_cast_cast' on local variable 'currentSize' [13]  (1.59 ns)

 <State 2>: 4.39ns
The critical path consists of the following:
	'load' operation ('currentSize', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) on local variable 'currentSize' [17]  (0 ns)
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 3>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 4>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 6>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln239', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239) [25]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239) [27]  (0 ns)
	'load' operation ('num', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239) on array 'expandedKey' [28]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('num', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239) on array 'expandedKey' [32]  (3.25 ns)
	'getelementptr' operation ('sbox_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) [47]  (0 ns)
	'load' operation ('sbox_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) on array 'sbox' [48]  (3.25 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'urem' operation ('urem_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [42]  (4.39 ns)
	'icmp' operation ('icmp_ln245', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [44]  (1.36 ns)
	'select' operation ('num', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [66]  (1.25 ns)

 <State 14>: 4.84ns
The critical path consists of the following:
	'add' operation ('rconIteration', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:247) [45]  (2.55 ns)
	'select' operation ('rconIteration', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [67]  (0.698 ns)
	'store' operation ('store_ln233', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233) of variable 'rconIteration', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245 on local variable 'iteration' [122]  (1.59 ns)

 <State 15>: 4.5ns
The critical path consists of the following:
	'select' operation ('num', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [65]  (1.25 ns)
	'getelementptr' operation ('sbox_addr_5', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) [74]  (0 ns)
	'load' operation ('sbox_load_5', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) on array 'sbox' [75]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sbox_addr_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) [53]  (0 ns)
	'load' operation ('sbox_load_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) on array 'sbox' [54]  (3.25 ns)

 <State 17>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln264', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) [93]  (1.92 ns)
	'sub' operation ('sub_ln263_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [95]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [97]  (0 ns)
	'load' operation ('expandedKey_load_4', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) on array 'expandedKey' [98]  (3.25 ns)

 <State 18>: 4.5ns
The critical path consists of the following:
	'load' operation ('sbox_load_3', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) on array 'sbox' [57]  (3.25 ns)
	'select' operation ('num', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245) [63]  (1.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('sbox_load_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135) on array 'sbox' [78]  (3.25 ns)

 <State 20>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln264_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) [102]  (1.92 ns)
	'sub' operation ('sub_ln263_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [104]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_8', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [106]  (0 ns)
	'load' operation ('expandedKey_load_5', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) on array 'expandedKey' [107]  (3.25 ns)

 <State 21>: 4.5ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_5', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) on array 'expandedKey' [107]  (3.25 ns)
	'xor' operation ('xor_ln263_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [108]  (1.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expandedKey_addr_9', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [109]  (0 ns)
	'store' operation ('store_ln263', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) of variable 'xor_ln263_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 on array 'expandedKey' [110]  (3.25 ns)

 <State 23>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln264_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) [111]  (1.92 ns)
	'sub' operation ('sub_ln263_3', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [113]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_10', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [115]  (0 ns)
	'load' operation ('expandedKey_load_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) on array 'expandedKey' [116]  (3.25 ns)

 <State 24>: 4.5ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) on array 'expandedKey' [116]  (3.25 ns)
	'xor' operation ('xor_ln263_3', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [117]  (1.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expandedKey_addr_11', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) [118]  (0 ns)
	'store' operation ('store_ln263', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263) of variable 'xor_ln263_3', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 on array 'expandedKey' [119]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
