

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Apr 18 17:44:19 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sobel_rd_prj
* Solution:       solution3
* Product family: artix7
* Target device:  xc7a35tcpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|     17.76|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      1|      0|    381|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     95|
|Register         |        -|      -|    261|     33|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      1|    261|    509|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      1|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |buff_A_M_0_U  |sobel_filter_buff_A_M_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |buff_A_M_1_U  |sobel_filter_buff_A_M_1  |        1|  0|   0|  1920|    8|     1|        15360|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                         |        2|  0|   0|  3840|   16|     2|        30720|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |tmp_26_i_fu_439_p2  |     *    |      1|  0|   0|           5|           8|
    |buff_A_M_0_d1       |     +    |      0|  0|   8|           5|           8|
    |col_fu_300_p2       |     +    |      0|  0|  31|          31|           1|
    |row_1_fu_208_p2     |     +    |      0|  0|  31|          31|           1|
    |tmp1_fu_455_p2      |     +    |      0|  0|  11|          16|          16|
    |tmp2_fu_445_p2      |     +    |      0|  0|  15|          15|          15|
    |tmp3_fu_471_p2      |     +    |      0|  0|  13|          13|          13|
    |tmp4_fu_461_p2      |     +    |      0|  0|   9|           8|           9|
    |tmp_19_fu_320_p2    |     +    |      0|  0|  22|          22|          22|
    |tmp_1_fu_193_p2     |     +    |      0|  0|  32|          32|           1|
    |tmp_22_fu_345_p2    |     +    |      0|  0|  11|           2|          22|
    |tmp_23_fu_351_p2    |     +    |      0|  0|  11|          22|          22|
    |tmp_29_i_fu_481_p2  |     +    |      0|  0|  11|          16|          16|
    |tmp_6_fu_255_p2     |     +    |      0|  0|  32|           2|          32|
    |tmp_fu_187_p2       |     +    |      0|  0|  32|          32|           1|
    |tmp_13_fu_243_p2    |     -    |      0|  0|  22|          22|          22|
    |tmp_17_fu_285_p2    |     -    |      0|  0|  22|          22|          22|
    |or_cond_fu_336_p2   |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_311_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_330_p2    |   icmp   |      0|  0|  11|          31|           1|
    |tmp_2_fu_203_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_3_fu_214_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_249_p2     |   icmp   |      0|  0|  11|          31|           1|
    |tmp_8_fu_295_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_306_p2     |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      1|  0| 381|         488|         363|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ColIndex_assign_phi_fu_179_p4  |  31|          2|   31|         62|
    |ColIndex_assign_reg_175        |  31|          2|   31|         62|
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |row_reg_164                    |  31|          2|   31|         62|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  95|         12|   95|        192|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ColIndex_assign_reg_175  |  31|   0|   31|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3    |   1|   0|    1|          0|
    |col_reg_557              |  31|   0|   31|          0|
    |row_1_reg_528            |  31|   0|   31|          0|
    |row_reg_164              |  31|   0|   31|          0|
    |tmp_11_reg_566           |   1|   0|    1|          0|
    |tmp_13_reg_538           |  15|   0|   22|          7|
    |tmp_17_reg_548           |  15|   0|   22|          7|
    |tmp_1_reg_519            |  32|   0|   32|          0|
    |tmp_3_reg_533            |   1|   0|    1|          0|
    |tmp_5_reg_543            |   1|   0|    1|          0|
    |tmp_8_reg_553            |   1|   0|    1|          0|
    |tmp_9_reg_562            |   1|   0|    1|          0|
    |tmp_reg_514              |  32|   0|   32|          0|
    |tmp_s_reg_584            |  31|   0|   64|         33|
    |ColIndex_assign_reg_175  |   0|  31|   31|          0|
    |tmp_11_reg_566           |   0|   1|    1|          0|
    |tmp_9_reg_562            |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 261|  33|  341|         47|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | sobel_filter | return value |
|ap_rst                |  in |    1| ap_ctrl_none | sobel_filter | return value |
|inter_pix_V_address0  | out |   21|   ap_memory  |  inter_pix_V |     array    |
|inter_pix_V_ce0       | out |    1|   ap_memory  |  inter_pix_V |     array    |
|inter_pix_V_q0        |  in |   24|   ap_memory  |  inter_pix_V |     array    |
|out_pix_V_address0    | out |   21|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_ce0         | out |    1|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_we0         | out |    1|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_d0          | out |   24|   ap_memory  |   out_pix_V  |     array    |
|rows                  |  in |   32|    ap_none   |     rows     |    scalar    |
|cols                  |  in |   32|    ap_none   |     cols     |    scalar    |
+----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_2)
3 --> 
	2  / (!tmp_8)
	4  / (tmp_8)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_7 [1/1] 0.00ns
ap_linebuffer.exit:0  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i24]* %inter_pix_V), !map !7

ST_1: stg_8 [1/1] 0.00ns
ap_linebuffer.exit:1  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i24]* %out_pix_V), !map !14

ST_1: stg_9 [1/1] 0.00ns
ap_linebuffer.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !18

ST_1: stg_10 [1/1] 0.00ns
ap_linebuffer.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !24

ST_1: stg_11 [1/1] 0.00ns
ap_linebuffer.exit:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

ST_1: cols_read [1/1] 0.00ns
ap_linebuffer.exit:5  %cols_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
ap_linebuffer.exit:6  %rows_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %rows)

ST_1: buff_A_M_0 [1/1] 2.71ns
ap_linebuffer.exit:7  %buff_A_M_0 = alloca [1920 x i8], align 1

ST_1: buff_A_M_1 [1/1] 2.71ns
ap_linebuffer.exit:8  %buff_A_M_1 = alloca [1920 x i8], align 1

ST_1: stg_16 [1/1] 0.00ns
ap_linebuffer.exit:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.00ns
ap_linebuffer.exit:10  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
ap_linebuffer.exit:11  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
ap_linebuffer.exit:12  call void (...)* @_ssdm_op_SpecInterface([2073600 x i24]* %out_pix_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_20 [1/1] 0.00ns
ap_linebuffer.exit:13  call void (...)* @_ssdm_op_SpecInterface([2073600 x i24]* %inter_pix_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp [1/1] 2.39ns
ap_linebuffer.exit:14  %tmp = add nsw i32 %rows_read, 1

ST_1: tmp_1 [1/1] 2.39ns
ap_linebuffer.exit:15  %tmp_1 = add nsw i32 %cols_read, 1

ST_1: stg_23 [1/1] 1.57ns
ap_linebuffer.exit:16  br label %.loopexit


 <State 2>: 4.54ns
ST_2: row [1/1] 0.00ns
.loopexit:0  %row = phi i31 [ 0, %ap_linebuffer.exit ], [ %row_1, %.preheader ]

ST_2: row_cast [1/1] 0.00ns
.loopexit:1  %row_cast = zext i31 %row to i32

ST_2: tmp_2 [1/1] 2.93ns
.loopexit:2  %tmp_2 = icmp slt i32 %row_cast, %tmp

ST_2: row_1 [1/1] 2.39ns
.loopexit:3  %row_1 = add i31 %row, 1

ST_2: stg_28 [1/1] 0.00ns
.loopexit:4  br i1 %tmp_2, label %.preheader.preheader, label %2

ST_2: tmp_3 [1/1] 2.93ns
.preheader.preheader:0  %tmp_3 = icmp slt i32 %row_cast, %rows_read

ST_2: tmp_4 [1/1] 0.00ns
.preheader.preheader:1  %tmp_4 = trunc i31 %row to i11

ST_2: p_shl2_cast [1/1] 0.00ns
.preheader.preheader:2  %p_shl2_cast = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_4, i11 0)

ST_2: tmp_7 [1/1] 0.00ns
.preheader.preheader:3  %tmp_7 = trunc i31 %row to i15

ST_2: p_shl3_cast [1/1] 0.00ns
.preheader.preheader:4  %p_shl3_cast = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %tmp_7, i7 0)

ST_2: tmp_13 [1/1] 2.15ns
.preheader.preheader:5  %tmp_13 = sub i22 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_5 [1/1] 2.92ns
.preheader.preheader:6  %tmp_5 = icmp ne i31 %row, 0

ST_2: tmp_6 [1/1] 2.39ns
.preheader.preheader:7  %tmp_6 = add nsw i32 -1, %row_cast

ST_2: tmp_14 [1/1] 0.00ns
.preheader.preheader:8  %tmp_14 = trunc i32 %tmp_6 to i11

ST_2: p_shl_cast [1/1] 0.00ns
.preheader.preheader:9  %p_shl_cast = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_14, i11 0)

ST_2: tmp_16 [1/1] 0.00ns
.preheader.preheader:10  %tmp_16 = trunc i32 %tmp_6 to i15

ST_2: p_shl1_cast [1/1] 0.00ns
.preheader.preheader:11  %p_shl1_cast = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %tmp_16, i7 0)

ST_2: tmp_17 [1/1] 2.15ns
.preheader.preheader:12  %tmp_17 = sub i22 %p_shl_cast, %p_shl1_cast

ST_2: stg_42 [1/1] 1.57ns
.preheader.preheader:13  br label %.preheader

ST_2: stg_43 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.21ns
ST_3: ColIndex_assign [1/1] 0.00ns
.preheader:0  %ColIndex_assign = phi i31 [ 0, %.preheader.preheader ], [ %col, %._crit_edge222 ]

ST_3: ColIndex_assign_cast [1/1] 0.00ns
.preheader:1  %ColIndex_assign_cast = zext i31 %ColIndex_assign to i32

ST_3: tmp_8 [1/1] 2.93ns
.preheader:2  %tmp_8 = icmp slt i32 %ColIndex_assign_cast, %tmp_1

ST_3: col [1/1] 2.39ns
.preheader:3  %col = add i31 %ColIndex_assign, 1

ST_3: stg_48 [1/1] 0.00ns
.preheader:4  br i1 %tmp_8, label %0, label %.loopexit

ST_3: tmp_9 [1/1] 2.93ns
:2  %tmp_9 = icmp slt i32 %ColIndex_assign_cast, %cols_read

ST_3: stg_50 [1/1] 0.00ns
:3  br i1 %tmp_9, label %shift_up.exit, label %._crit_edge

ST_3: tmp_11 [1/1] 1.37ns
._crit_edge:0  %tmp_11 = and i1 %tmp_9, %tmp_3

ST_3: stg_52 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_11, label %_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %._crit_edge220

ST_3: tmp_18 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %tmp_18 = trunc i31 %ColIndex_assign to i22

ST_3: tmp_19 [1/1] 2.15ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %tmp_19 = add i22 %tmp_18, %tmp_13

ST_3: tmp_20_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %tmp_20_cast = sext i22 %tmp_19 to i64

ST_3: inter_pix_V_addr [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %inter_pix_V_addr = getelementptr [2073600 x i24]* %inter_pix_V, i64 0, i64 %tmp_20_cast

ST_3: p_Val2_s [4/4] 2.61ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %p_Val2_s = load i24* %inter_pix_V_addr, align 4

ST_3: tmp_15 [1/1] 2.92ns
._crit_edge220:0  %tmp_15 = icmp ne i31 %ColIndex_assign, 0

ST_3: or_cond [1/1] 1.37ns
._crit_edge220:1  %or_cond = and i1 %tmp_5, %tmp_15

ST_3: stg_60 [1/1] 0.00ns
._crit_edge220:2  br i1 %or_cond, label %1, label %._crit_edge222

ST_3: tmp_21 [1/1] 0.00ns
:0  %tmp_21 = trunc i31 %ColIndex_assign to i22

ST_3: tmp_22 [1/1] 1.80ns
:1  %tmp_22 = add i22 -1, %tmp_21

ST_3: tmp_23 [1/1] 1.80ns
:2  %tmp_23 = add i22 %tmp_17, %tmp_22

ST_3: tmp_24_cast [1/1] 0.00ns
:3  %tmp_24_cast = sext i22 %tmp_23 to i64

ST_3: out_pix_V_addr [1/1] 0.00ns
:4  %out_pix_V_addr = getelementptr [2073600 x i24]* %out_pix_V, i64 0, i64 %tmp_24_cast

ST_3: stg_66 [2/2] 2.61ns
:5  store i24 undef, i24* %out_pix_V_addr, align 4


 <State 4>: 2.61ns
ST_4: p_Val2_s [3/4] 2.61ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %p_Val2_s = load i24* %inter_pix_V_addr, align 4

ST_4: stg_68 [1/2] 2.61ns
:5  store i24 undef, i24* %out_pix_V_addr, align 4


 <State 5>: 2.71ns
ST_5: tmp_s [1/1] 0.00ns
shift_up.exit:0  %tmp_s = zext i31 %ColIndex_assign to i64

ST_5: buff_A_M_0_addr [1/1] 0.00ns
shift_up.exit:2  %buff_A_M_0_addr = getelementptr [1920 x i8]* %buff_A_M_0, i64 0, i64 %tmp_s

ST_5: return_value [2/2] 2.71ns
shift_up.exit:3  %return_value = load i8* %buff_A_M_0_addr, align 1

ST_5: p_Val2_s [2/4] 2.61ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %p_Val2_s = load i24* %inter_pix_V_addr, align 4


 <State 6>: 17.76ns
ST_6: tmp_10 [1/1] 0.00ns
:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: stg_74 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: buff_A_M_1_addr [1/1] 0.00ns
shift_up.exit:1  %buff_A_M_1_addr = getelementptr [1920 x i8]* %buff_A_M_1, i64 0, i64 %tmp_s

ST_6: return_value [1/2] 2.71ns
shift_up.exit:3  %return_value = load i8* %buff_A_M_0_addr, align 1

ST_6: stg_77 [1/1] 2.71ns
shift_up.exit:4  store i8 %return_value, i8* %buff_A_M_1_addr, align 1

ST_6: stg_78 [1/1] 0.00ns
shift_up.exit:5  br label %._crit_edge

ST_6: tmp_12 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %tmp_12 = zext i31 %ColIndex_assign to i64

ST_6: p_Val2_s [1/4] 2.61ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %p_Val2_s = load i24* %inter_pix_V_addr, align 4

ST_6: r_V [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %r_V = trunc i24 %p_Val2_s to i8

ST_6: p_Val2_3 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_6: tmp_20 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_6: p_shl1_i [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_20, i6 0)

ST_6: p_shl1_i_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %p_shl1_i_cast = zext i14 %p_shl1_i to i15

ST_6: p_shl2_i [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %p_shl2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_20, i1 false)

ST_6: p_shl2_i_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12  %p_shl2_i_cast = zext i9 %p_shl2_i to i15

ST_6: tmp_23_i_cast5 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13  %tmp_23_i_cast5 = zext i8 %p_Val2_3 to i9

ST_6: p_shl_i [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14  %p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_Val2_3, i7 0)

ST_6: p_shl_i_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15  %p_shl_i_cast = zext i15 %p_shl_i to i16

ST_6: tmp_25_i_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16  %tmp_25_i_cast = zext i8 %r_V to i13

ST_6: tmp_26_i [1/1] 7.18ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17  %tmp_26_i = mul i13 25, %tmp_25_i_cast

ST_6: tmp2 [1/1] 1.91ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18  %tmp2 = add i15 %p_shl2_i_cast, %p_shl1_i_cast

ST_6: tmp2_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19  %tmp2_cast = zext i15 %tmp2 to i16

ST_6: tmp1 [1/1] 1.68ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:20  %tmp1 = add i16 %tmp2_cast, %p_shl_i_cast

ST_6: tmp4 [1/1] 1.79ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:21  %tmp4 = add i9 128, %tmp_23_i_cast5

ST_6: tmp4_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:22  %tmp4_cast = zext i9 %tmp4 to i13

ST_6: tmp3 [1/1] 1.91ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:23  %tmp3 = add i13 %tmp4_cast, %tmp_26_i

ST_6: tmp3_cast [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:24  %tmp3_cast = zext i13 %tmp3 to i16

ST_6: tmp_29_i [1/1] 1.68ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:25  %tmp_29_i = add i16 %tmp3_cast, %tmp1

ST_6: tmp_31_i [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:26  %tmp_31_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_29_i, i32 8, i32 15)

ST_6: y [1/1] 1.67ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:27  %y = add i8 16, %tmp_31_i

ST_6: buff_A_M_0_addr_1 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:28  %buff_A_M_0_addr_1 = getelementptr [1920 x i8]* %buff_A_M_0, i64 0, i64 %tmp_12

ST_6: stg_104 [1/1] 2.71ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:29  store i8 %y, i8* %buff_A_M_0_addr_1, align 1

ST_6: stg_105 [1/1] 0.00ns
_ZN7ap_uintILi8EEC1ILi32ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:30  br label %._crit_edge220

ST_6: stg_106 [1/1] 0.00ns
:6  br label %._crit_edge222

ST_6: empty [1/1] 0.00ns
._crit_edge222:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_10)

ST_6: stg_108 [1/1] 0.00ns
._crit_edge222:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ inter_pix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xa099680; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_pix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xa0997a0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa099830; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa0998c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                (specbitsmap    ) [ 0000000]
stg_8                (specbitsmap    ) [ 0000000]
stg_9                (specbitsmap    ) [ 0000000]
stg_10               (specbitsmap    ) [ 0000000]
stg_11               (spectopmodule  ) [ 0000000]
cols_read            (read           ) [ 0011111]
rows_read            (read           ) [ 0011111]
buff_A_M_0           (alloca         ) [ 0011111]
buff_A_M_1           (alloca         ) [ 0011111]
stg_16               (specinterface  ) [ 0000000]
stg_17               (specinterface  ) [ 0000000]
stg_18               (specinterface  ) [ 0000000]
stg_19               (specinterface  ) [ 0000000]
stg_20               (specinterface  ) [ 0000000]
tmp                  (add            ) [ 0011111]
tmp_1                (add            ) [ 0011111]
stg_23               (br             ) [ 0111111]
row                  (phi            ) [ 0010000]
row_cast             (zext           ) [ 0000000]
tmp_2                (icmp           ) [ 0011111]
row_1                (add            ) [ 0111111]
stg_28               (br             ) [ 0000000]
tmp_3                (icmp           ) [ 0001111]
tmp_4                (trunc          ) [ 0000000]
p_shl2_cast          (bitconcatenate ) [ 0000000]
tmp_7                (trunc          ) [ 0000000]
p_shl3_cast          (bitconcatenate ) [ 0000000]
tmp_13               (sub            ) [ 0001111]
tmp_5                (icmp           ) [ 0001111]
tmp_6                (add            ) [ 0000000]
tmp_14               (trunc          ) [ 0000000]
p_shl_cast           (bitconcatenate ) [ 0000000]
tmp_16               (trunc          ) [ 0000000]
p_shl1_cast          (bitconcatenate ) [ 0000000]
tmp_17               (sub            ) [ 0001111]
stg_42               (br             ) [ 0011111]
stg_43               (ret            ) [ 0000000]
ColIndex_assign      (phi            ) [ 0001111]
ColIndex_assign_cast (zext           ) [ 0000000]
tmp_8                (icmp           ) [ 0011111]
col                  (add            ) [ 0011111]
stg_48               (br             ) [ 0111111]
tmp_9                (icmp           ) [ 0001111]
stg_50               (br             ) [ 0000000]
tmp_11               (and            ) [ 0011111]
stg_52               (br             ) [ 0000000]
tmp_18               (trunc          ) [ 0000000]
tmp_19               (add            ) [ 0000000]
tmp_20_cast          (sext           ) [ 0000000]
inter_pix_V_addr     (getelementptr  ) [ 0001111]
tmp_15               (icmp           ) [ 0000000]
or_cond              (and            ) [ 0011111]
stg_60               (br             ) [ 0000000]
tmp_21               (trunc          ) [ 0000000]
tmp_22               (add            ) [ 0000000]
tmp_23               (add            ) [ 0000000]
tmp_24_cast          (sext           ) [ 0000000]
out_pix_V_addr       (getelementptr  ) [ 0001100]
stg_68               (store          ) [ 0000000]
tmp_s                (zext           ) [ 0001001]
buff_A_M_0_addr      (getelementptr  ) [ 0001001]
tmp_10               (specregionbegin) [ 0000000]
stg_74               (specpipeline   ) [ 0000000]
buff_A_M_1_addr      (getelementptr  ) [ 0000000]
return_value         (load           ) [ 0000000]
stg_77               (store          ) [ 0000000]
stg_78               (br             ) [ 0000000]
tmp_12               (zext           ) [ 0000000]
p_Val2_s             (load           ) [ 0000000]
r_V                  (trunc          ) [ 0000000]
p_Val2_3             (partselect     ) [ 0000000]
tmp_20               (partselect     ) [ 0000000]
p_shl1_i             (bitconcatenate ) [ 0000000]
p_shl1_i_cast        (zext           ) [ 0000000]
p_shl2_i             (bitconcatenate ) [ 0000000]
p_shl2_i_cast        (zext           ) [ 0000000]
tmp_23_i_cast5       (zext           ) [ 0000000]
p_shl_i              (bitconcatenate ) [ 0000000]
p_shl_i_cast         (zext           ) [ 0000000]
tmp_25_i_cast        (zext           ) [ 0000000]
tmp_26_i             (mul            ) [ 0000000]
tmp2                 (add            ) [ 0000000]
tmp2_cast            (zext           ) [ 0000000]
tmp1                 (add            ) [ 0000000]
tmp4                 (add            ) [ 0000000]
tmp4_cast            (zext           ) [ 0000000]
tmp3                 (add            ) [ 0000000]
tmp3_cast            (zext           ) [ 0000000]
tmp_29_i             (add            ) [ 0000000]
tmp_31_i             (partselect     ) [ 0000000]
y                    (add            ) [ 0000000]
buff_A_M_0_addr_1    (getelementptr  ) [ 0000000]
stg_104              (store          ) [ 0000000]
stg_105              (br             ) [ 0000000]
stg_106              (br             ) [ 0000000]
empty                (specregionend  ) [ 0000000]
stg_108              (br             ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_pix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pix_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="buff_A_M_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_M_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buff_A_M_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_M_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="cols_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rows_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="inter_pix_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="22" slack="0"/>
<pin id="110" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_pix_V_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="21" slack="0"/>
<pin id="115" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_pix_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="22" slack="0"/>
<pin id="122" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pix_V_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="21" slack="0"/>
<pin id="127" dir="0" index="1" bw="24" slack="0"/>
<pin id="128" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buff_A_M_0_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="31" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_0_addr/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="3" bw="11" slack="0"/>
<pin id="161" dir="0" index="4" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="return_value/5 stg_104/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buff_A_M_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="31" slack="1"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_1_addr/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_77_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buff_A_M_0_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="31" slack="0"/>
<pin id="158" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_0_addr_1/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="row_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="1"/>
<pin id="166" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="row_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="31" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="ColIndex_assign_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="1"/>
<pin id="177" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ColIndex_assign (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="ColIndex_assign_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="31" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ColIndex_assign/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="row_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="row_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl2_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="22" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl3_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_13_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="22" slack="0"/>
<pin id="245" dir="0" index="1" bw="22" slack="0"/>
<pin id="246" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_5_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="0" index="1" bw="31" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="31" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_14_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="22" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_16_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl1_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="22" slack="0"/>
<pin id="279" dir="0" index="1" bw="15" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_17_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="0"/>
<pin id="287" dir="0" index="1" bw="22" slack="0"/>
<pin id="288" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ColIndex_assign_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ColIndex_assign_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2"/>
<pin id="298" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="col_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_11_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="1"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_18_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_19_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="22" slack="0"/>
<pin id="322" dir="0" index="1" bw="22" slack="1"/>
<pin id="323" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_20_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="22" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="31" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_cond_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_21_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_22_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="22" slack="0"/>
<pin id="348" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_23_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="1"/>
<pin id="353" dir="0" index="1" bw="22" slack="0"/>
<pin id="354" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_24_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_12_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="3"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="r_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Val2_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="24" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_20_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="24" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl1_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl1_i_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i_cast/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_shl2_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl2_i_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_i_cast/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_23_i_cast5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_cast5/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl_i_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_25_i_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_i_cast/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_26_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_26_i/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="14" slack="0"/>
<pin id="448" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp2_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="0" index="1" bw="15" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp4_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="0"/>
<pin id="473" dir="0" index="1" bw="13" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp3_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_29_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29_i/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_31_i_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="5" slack="0"/>
<pin id="492" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31_i/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="y_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="cols_read_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2"/>
<pin id="506" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="509" class="1005" name="rows_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2"/>
<pin id="521" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="row_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_13_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="22" slack="1"/>
<pin id="540" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_5_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_17_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="22" slack="1"/>
<pin id="550" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_8_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="3"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="col_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_9_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_11_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="570" class="1005" name="inter_pix_V_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="21" slack="1"/>
<pin id="572" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="inter_pix_V_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="or_cond_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="579" class="1005" name="out_pix_V_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="21" slack="1"/>
<pin id="581" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="out_pix_V_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_s_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="589" class="1005" name="buff_A_M_0_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_M_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="3"/><net_sink comp="137" pin=3"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="191"><net_src comp="100" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="94" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="168" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="168" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="168" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="168" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="223" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="168" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="199" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="255" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="265" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="277" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="179" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="179" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="291" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="179" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="334"><net_src comp="179" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="179" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="364"><net_src comp="175" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="369"><net_src comp="175" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="374"><net_src comp="113" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="113" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="113" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="385" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="385" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="375" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="375" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="371" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="415" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="403" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="431" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="419" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="439" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="455" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="501"><net_src comp="82" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="487" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="497" pin="2"/><net_sink comp="137" pin=4"/></net>

<net id="507"><net_src comp="94" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="512"><net_src comp="100" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="517"><net_src comp="187" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="522"><net_src comp="193" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="527"><net_src comp="203" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="208" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="536"><net_src comp="214" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="541"><net_src comp="243" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="546"><net_src comp="249" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="551"><net_src comp="285" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="556"><net_src comp="295" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="300" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="565"><net_src comp="306" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="311" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="106" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="578"><net_src comp="336" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="118" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="587"><net_src comp="361" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="592"><net_src comp="131" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		row_cast : 1
		tmp_2 : 2
		row_1 : 1
		stg_28 : 3
		tmp_3 : 2
		tmp_4 : 1
		p_shl2_cast : 2
		tmp_7 : 1
		p_shl3_cast : 2
		tmp_13 : 3
		tmp_5 : 1
		tmp_6 : 2
		tmp_14 : 3
		p_shl_cast : 4
		tmp_16 : 3
		p_shl1_cast : 4
		tmp_17 : 5
	State 3
		ColIndex_assign_cast : 1
		tmp_8 : 2
		col : 1
		stg_48 : 3
		tmp_9 : 2
		stg_50 : 3
		tmp_11 : 3
		stg_52 : 3
		tmp_18 : 1
		tmp_19 : 2
		tmp_20_cast : 3
		inter_pix_V_addr : 4
		p_Val2_s : 5
		tmp_15 : 1
		or_cond : 2
		stg_60 : 2
		tmp_21 : 1
		tmp_22 : 2
		tmp_23 : 3
		tmp_24_cast : 4
		out_pix_V_addr : 5
		stg_66 : 6
	State 4
	State 5
		buff_A_M_0_addr : 1
		return_value : 2
	State 6
		stg_77 : 1
		r_V : 1
		p_Val2_3 : 1
		tmp_20 : 1
		p_shl1_i : 2
		p_shl1_i_cast : 3
		p_shl2_i : 2
		p_shl2_i_cast : 3
		tmp_23_i_cast5 : 2
		p_shl_i : 2
		p_shl_i_cast : 3
		tmp_25_i_cast : 2
		tmp_26_i : 3
		tmp2 : 4
		tmp2_cast : 5
		tmp1 : 6
		tmp4 : 3
		tmp4_cast : 4
		tmp3 : 5
		tmp3_cast : 6
		tmp_29_i : 7
		tmp_31_i : 8
		y : 9
		buff_A_M_0_addr_1 : 1
		stg_104 : 10
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_187         |    0    |    0    |    32   |
|          |         tmp_1_fu_193        |    0    |    0    |    32   |
|          |         row_1_fu_208        |    0    |    0    |    31   |
|          |         tmp_6_fu_255        |    0    |    0    |    31   |
|          |          col_fu_300         |    0    |    0    |    31   |
|          |        tmp_19_fu_320        |    0    |    0    |    22   |
|    add   |        tmp_22_fu_345        |    0    |    0    |    11   |
|          |        tmp_23_fu_351        |    0    |    0    |    11   |
|          |         tmp2_fu_445         |    0    |    0    |    14   |
|          |         tmp1_fu_455         |    0    |    0    |    11   |
|          |         tmp4_fu_461         |    0    |    0    |    9    |
|          |         tmp3_fu_471         |    0    |    0    |    13   |
|          |       tmp_29_i_fu_481       |    0    |    0    |    11   |
|          |           y_fu_497          |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_203        |    0    |    0    |    11   |
|          |         tmp_3_fu_214        |    0    |    0    |    11   |
|   icmp   |         tmp_5_fu_249        |    0    |    0    |    11   |
|          |         tmp_8_fu_295        |    0    |    0    |    11   |
|          |         tmp_9_fu_306        |    0    |    0    |    11   |
|          |        tmp_15_fu_330        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_13_fu_243        |    0    |    0    |    22   |
|          |        tmp_17_fu_285        |    0    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|    and   |        tmp_11_fu_311        |    0    |    0    |    1    |
|          |        or_cond_fu_336       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       tmp_26_i_fu_439       |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     cols_read_read_fu_94    |    0    |    0    |    0    |
|          |    rows_read_read_fu_100    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       row_cast_fu_199       |    0    |    0    |    0    |
|          | ColIndex_assign_cast_fu_291 |    0    |    0    |    0    |
|          |         tmp_s_fu_361        |    0    |    0    |    0    |
|          |        tmp_12_fu_366        |    0    |    0    |    0    |
|          |     p_shl1_i_cast_fu_403    |    0    |    0    |    0    |
|   zext   |     p_shl2_i_cast_fu_415    |    0    |    0    |    0    |
|          |    tmp_23_i_cast5_fu_419    |    0    |    0    |    0    |
|          |     p_shl_i_cast_fu_431     |    0    |    0    |    0    |
|          |     tmp_25_i_cast_fu_435    |    0    |    0    |    0    |
|          |       tmp2_cast_fu_451      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_467      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_477      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_219        |    0    |    0    |    0    |
|          |         tmp_7_fu_231        |    0    |    0    |    0    |
|          |        tmp_14_fu_261        |    0    |    0    |    0    |
|   trunc  |        tmp_16_fu_273        |    0    |    0    |    0    |
|          |        tmp_18_fu_316        |    0    |    0    |    0    |
|          |        tmp_21_fu_341        |    0    |    0    |    0    |
|          |          r_V_fu_371         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl2_cast_fu_223     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_235     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_265      |    0    |    0    |    0    |
|bitconcatenate|      p_shl1_cast_fu_277     |    0    |    0    |    0    |
|          |       p_shl1_i_fu_395       |    0    |    0    |    0    |
|          |       p_shl2_i_fu_407       |    0    |    0    |    0    |
|          |        p_shl_i_fu_423       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      tmp_20_cast_fu_325     |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_356     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_375       |    0    |    0    |    0    |
|partselect|        tmp_20_fu_385        |    0    |    0    |    0    |
|          |       tmp_31_i_fu_487       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   379   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|buff_A_M_0|    1   |    0   |    0   |
|buff_A_M_1|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| ColIndex_assign_reg_175|   31   |
| buff_A_M_0_addr_reg_589|   11   |
|       col_reg_557      |   31   |
|    cols_read_reg_504   |   32   |
|inter_pix_V_addr_reg_570|   21   |
|     or_cond_reg_575    |    1   |
| out_pix_V_addr_reg_579 |   21   |
|      row_1_reg_528     |   31   |
|       row_reg_164      |   31   |
|    rows_read_reg_509   |   32   |
|     tmp_11_reg_566     |    1   |
|     tmp_13_reg_538     |   22   |
|     tmp_17_reg_548     |   22   |
|      tmp_1_reg_519     |   32   |
|      tmp_2_reg_524     |    1   |
|      tmp_3_reg_533     |    1   |
|      tmp_5_reg_543     |    1   |
|      tmp_8_reg_553     |    1   |
|      tmp_9_reg_562     |    1   |
|       tmp_reg_514      |   32   |
|      tmp_s_reg_584     |   64   |
+------------------------+--------+
|          Total         |   420  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_113    |  p0  |   2  |  21  |   42   ||    21   |
|    grp_access_fu_125    |  p0  |   2  |  21  |   42   ||    21   |
|    grp_access_fu_137    |  p0  |   2  |  11  |   22   ||    11   |
| ColIndex_assign_reg_175 |  p0  |   2  |  31  |   62   ||    31   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   168  ||  6.284  ||    84   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   379  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   84   |
|  Register |    -   |    -   |    -   |   420  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    6   |   420  |   463  |
+-----------+--------+--------+--------+--------+--------+
