sample_name,type
vDCR_alpha_P006v1a,train
vDCR_alpha_HV01v1a,train
vDCR_alpha_P022v1a,train
vDCR_alpha_P014v1a,train
vDCR_alpha_HV09a,train
vDCR_alpha_HV07a,train
vDCR_alpha_HV03v1a,train
vDCR_alpha_P017v1a,train
vDCR_alpha_HV04v1a,train
vDCR_alpha_P013v1a,train
vDCR_alpha_P003v1a,train
vDCR_alpha_P015v1a,train
vDCR_alpha_HV13a,train
vDCR_alpha_P029v1a,train
vDCR_alpha_P008v1a,train
vDCR_alpha_P012v1a,train
vDCR_alpha_HV11a,train
vDCR_alpha_HV02v1a,train
vDCR_alpha_P005v1a,train
vDCR_alpha_P027v1a,train
vDCR_alpha_P004v1a,train
vDCR_alpha_HV08a,test
vDCR_alpha_HV10a,test
vDCR_alpha_P002v1a,test
vDCR_alpha_P021v1a,test
vDCR_alpha_P016v1a,test
