#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 26 21:18:48 2020
# Process ID: 8700
# Current directory: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13232 C:\Users\51249\Documents\Tencent Files\512491013\FileRecv\Camera_Demo\Camera_Demo.xpr
# Log file: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/vivado.log
# Journal file: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] impl_1 strategy "Vivado Implementation Defaults," step write_bitstream, attribute : Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'RAM_Line' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'RAM_Line' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AXIS_Data_RAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'AXIS_Data_RAM' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_1' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Runs 36-536] Adding Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl to utils_1 fileset.
INFO: [Runs 36-535] Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl does not exist.
INFO: [Project 1-230] Project 'Camera_Demo.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 679.336 ; gain = 82.781
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
generate_target all [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci'
export_ip_user_files -of_objects [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci'
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci'
export_ip_user_files -of_objects [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci'
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'
export_ip_user_files -of_objects [get_files {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/51249/Documents/Tencent'
WARNING: [Vivado 12-818] No files matched 'Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {csi_to_axis_0_synth_1 csi2_d_phy_rx_0_synth_1 rgb2dvi_0_synth_1}
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi_to_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi2_d_phy_rx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
[Sun Jul 26 21:21:22 2020] Launched csi_to_axis_0_synth_1, csi2_d_phy_rx_0_synth_1, rgb2dvi_0_synth_1...
Run output will be captured here:
csi_to_axis_0_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/runme.log
csi2_d_phy_rx_0_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/runme.log
rgb2dvi_0_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/runme.log
wait_on_run csi_to_axis_0_synth_1

[Sun Jul 26 21:21:23 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:21:28 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:21:33 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:21:38 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:21:48 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:21:59 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:22:09 2020] Waiting for csi_to_axis_0_synth_1 to finish...
[Sun Jul 26 21:22:19 2020] Waiting for csi_to_axis_0_synth_1 to finish...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.875 ; gain = 101.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 788.848 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.387 ; gain = 446.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.688 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 812.602 ; gain = 180.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 812.602 ; gain = 468.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 812.602 ; gain = 480.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 812.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 14:31:25 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.742 ; gain = 102.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 789.305 ; gain = 0.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 790.441 ; gain = 447.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 790.738 ; gain = 448.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 812.504 ; gain = 180.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 812.504 ; gain = 481.465
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 812.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 11:59:42 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 445.266 ; gain = 101.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 788.793 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.516 ; gain = 448.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.816 ; gain = 448.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 813.891 ; gain = 182.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 813.891 ; gain = 470.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 813.891 ; gain = 482.191
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 813.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:29 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.797 ; gain = 104.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 738.492 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resync_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.852 ; gain = 448.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |    19|
|3     |LUT2   |    17|
|4     |LUT3   |    38|
|5     |LUT4   |    57|
|6     |LUT5   |    30|
|7     |LUT6   |    99|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   482|
|2     |  U0                |csi_to_axis_v1_0 |   482|
|3     |    lane_align_inst |lane_align       |   269|
|4     |    lane_merge_inst |lane_merge       |    83|
|5     |    parser_inst     |csi2_parser      |   130|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 766.629 ; gain = 188.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 766.629 ; gain = 487.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP csi_to_axis_0, cache-ID = 31328b2bd49a756f
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:22:15 2020...
[Sun Jul 26 21:22:19 2020] csi_to_axis_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 724.434 ; gain = 0.000
wait_on_run csi_to_axis_0_synth_1
wait_on_run csi2_d_phy_rx_0_synth_1

[Sun Jul 26 21:22:19 2020] Waiting for csi_to_axis_0_synth_1 to finish...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.875 ; gain = 101.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 788.848 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.387 ; gain = 446.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.688 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 812.602 ; gain = 180.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 812.602 ; gain = 468.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 812.602 ; gain = 480.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 812.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 14:31:25 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.742 ; gain = 102.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 789.305 ; gain = 0.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 790.441 ; gain = 447.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 790.738 ; gain = 448.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 812.504 ; gain = 180.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 812.504 ; gain = 481.465
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 812.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 11:59:42 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 445.266 ; gain = 101.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 788.793 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.516 ; gain = 448.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.816 ; gain = 448.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 813.891 ; gain = 182.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 813.891 ; gain = 470.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 813.891 ; gain = 482.191
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 813.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:29 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.797 ; gain = 104.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 738.492 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resync_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.852 ; gain = 448.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |    19|
|3     |LUT2   |    17|
|4     |LUT3   |    38|
|5     |LUT4   |    57|
|6     |LUT5   |    30|
|7     |LUT6   |    99|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   482|
|2     |  U0                |csi_to_axis_v1_0 |   482|
|3     |    lane_align_inst |lane_align       |   269|
|4     |    lane_merge_inst |lane_merge       |    83|
|5     |    parser_inst     |csi2_parser      |   130|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 766.629 ; gain = 188.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 766.629 ; gain = 487.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP csi_to_axis_0, cache-ID = 31328b2bd49a756f
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:22:15 2020...
[Sun Jul 26 21:22:19 2020] csi_to_axis_0_synth_1 finished
[Sun Jul 26 21:22:19 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:22:24 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:22:29 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:22:34 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:22:44 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:22:54 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...
[Sun Jul 26 21:23:05 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.172 ; gain = 101.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 784.609 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 785.758 ; gain = 442.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 786.043 ; gain = 443.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 806.164 ; gain = 177.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 809.414 ; gain = 478.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 809.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 14:31:44 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.855 ; gain = 101.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 783.410 ; gain = 0.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 783.559 ; gain = 441.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 803.352 ; gain = 176.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 803.352 ; gain = 461.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 803.352 ; gain = 473.102
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 803.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 11:59:42 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.559 ; gain = 101.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 784.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.086 ; gain = 443.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.309 ; gain = 443.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 806.105 ; gain = 177.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 808.766 ; gain = 477.273
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 808.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:28 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.762 ; gain = 103.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 735.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.207 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 735.781 ; gain = 0.574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 740.906 ; gain = 449.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 741.129 ; gain = 450.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    22|
|12    |LUT3       |    17|
|13    |LUT4       |     9|
|14    |LUT5       |     9|
|15    |LUT6       |    16|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   262|
|2     |  U0                           |csi2_d_phy_rx    |   262|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   215|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 760.996 ; gain = 185.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 763.969 ; gain = 484.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP csi2_d_phy_rx_0, cache-ID = 1a0b8a08af948cb8
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:23:04 2020...
[Sun Jul 26 21:23:05 2020] csi2_d_phy_rx_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 724.434 ; gain = 0.000
wait_on_run csi_to_axis_0_synth_1
wait_on_run csi2_d_phy_rx_0_synth_1
wait_on_run rgb2dvi_0_synth_1

[Sun Jul 26 21:23:05 2020] Waiting for csi_to_axis_0_synth_1 to finish...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.875 ; gain = 101.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.426 ; gain = 156.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 788.848 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 788.848 ; gain = 445.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.387 ; gain = 446.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 790.688 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.602 ; gain = 468.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 812.602 ; gain = 180.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 812.602 ; gain = 468.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 812.602 ; gain = 480.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 812.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 14:31:25 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.742 ; gain = 102.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.332 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 789.305 ; gain = 0.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 789.305 ; gain = 446.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 790.441 ; gain = 447.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 790.738 ; gain = 448.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 812.504 ; gain = 180.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 812.504 ; gain = 469.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 812.504 ; gain = 481.465
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 812.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 11:59:42 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 445.266 ; gain = 101.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 500.270 ; gain = 156.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 788.793 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element parser_inst/start_of_line_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_dbg_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element parser_inst/packet_id_upd_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:64]
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.793 ; gain = 445.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.516 ; gain = 448.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 791.816 ; gain = 448.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    20|
|3     |LUT2   |    27|
|4     |LUT3   |    37|
|5     |LUT4   |    59|
|6     |LUT5   |    32|
|7     |LUT6   |    81|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   480|
|2     |  U0                |csi_to_axis_v1_0 |   480|
|3     |    lane_align_inst |lane_align       |   283|
|4     |    lane_merge_inst |lane_merge       |    70|
|5     |    parser_inst     |csi2_parser      |   127|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 813.891 ; gain = 470.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 813.891 ; gain = 182.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 813.891 ; gain = 470.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 813.891 ; gain = 482.191
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 813.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:29 2020...

*** Running vivado
    with args -log csi_to_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_to_axis_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi_to_axis_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top csi_to_axis_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.797 ; gain = 104.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'csi_to_axis_v1_0' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:11' bound to instance 'U0' of component 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'csi_to_axis_v1_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'lane_align' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:9' bound to instance 'lane_align_inst' of component 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lane_align' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
	Parameter C_TIMEOUT bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lane_align' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_align.vhd:26]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lane_merge' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:9' bound to instance 'lane_merge_inst' of component 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'lane_merge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element valid_dl_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lane_merge' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/lane_merge.vhd:24]
	Parameter C_LANES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'csi2_parser' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:9' bound to instance 'parser_inst' of component 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'csi2_parser' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
	Parameter C_LANES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_axis_tvalid' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-614] signal 's_axis_tdata' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element packet_cs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'csi2_parser' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi2_parser.vhd:33]
WARNING: [Synth 8-3848] Net dl2_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:35]
WARNING: [Synth 8-3848] Net dl3_enable in module/entity csi_to_axis_v1_0 does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_v1_0' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'csi_to_axis_0' (5#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/synth/csi_to_axis_0.vhd:85]
WARNING: [Synth 8-3331] design lane_align has unconnected port err_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.914 ; gain = 160.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.305 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 738.492 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_shift_det[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_shift_det[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resync_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'csi2_parser'
INFO: [Synth 8-5546] ROM "packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_of_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                 st_hdra |                              001 |                              001
                 st_hdrb |                              010 |                              010
             st_transfer |                              011 |                              011
               st_resync |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'csi2_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lane_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module lane_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module csi2_parser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "lane_align_inst/sot_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane_merge_inst/align_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/packet_id_upd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/transfer_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_inst/start_of_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_enable
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_stopstate
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl0_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl1_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design csi_to_axis_v1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.492 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.852 ; gain = 448.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lane_align_inst/err_ack_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |    19|
|3     |LUT2   |    17|
|4     |LUT3   |    38|
|5     |LUT4   |    57|
|6     |LUT5   |    30|
|7     |LUT6   |    99|
|8     |FDRE   |   212|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   482|
|2     |  U0                |csi_to_axis_v1_0 |   482|
|3     |    lane_align_inst |lane_align       |   269|
|4     |    lane_merge_inst |lane_merge       |    83|
|5     |    parser_inst     |csi2_parser      |   130|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 766.629 ; gain = 188.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 766.629 ; gain = 475.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 766.629 ; gain = 487.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP csi_to_axis_0, cache-ID = 31328b2bd49a756f
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/csi_to_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi_to_axis_0_utilization_synth.rpt -pb csi_to_axis_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:22:15 2020...
[Sun Jul 26 21:23:05 2020] csi_to_axis_0_synth_1 finished
[Sun Jul 26 21:23:05 2020] Waiting for csi2_d_phy_rx_0_synth_1 to finish...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.172 ; gain = 101.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 499.043 ; gain = 156.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 784.609 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 784.609 ; gain = 441.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 785.758 ; gain = 442.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 786.043 ; gain = 443.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 806.164 ; gain = 177.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 806.164 ; gain = 463.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 809.414 ; gain = 478.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 809.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 14:31:44 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.855 ; gain = 101.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.953 ; gain = 156.668
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 783.410 ; gain = 0.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 783.410 ; gain = 441.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 783.559 ; gain = 441.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.352 ; gain = 461.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 803.352 ; gain = 176.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 803.352 ; gain = 461.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 803.352 ; gain = 473.102
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 803.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 11:59:42 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.559 ; gain = 101.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 499.367 ; gain = 156.402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 784.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element clock_system_inst/dly_gen.clock_upd_ack_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxvalidhs_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
WARNING: [Synth 8-3332] Sequential element (clock_system_inst/dly_gen.sum_dly_reg[0]) is unused and will be removed from module csi2_d_phy_rx.
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 784.723 ; gain = 441.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.086 ; gain = 443.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.309 ; gain = 443.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    23|
|12    |LUT3       |    17|
|13    |LUT4       |     7|
|14    |LUT5       |     9|
|15    |LUT6       |    18|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   263|
|2     |  U0                           |csi2_d_phy_rx    |   263|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   216|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 806.105 ; gain = 177.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 806.105 ; gain = 463.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 808.766 ; gain = 477.273
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 808.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:28 2020...

*** Running vivado
    with args -log csi2_d_phy_rx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi2_d_phy_rx_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source csi2_d_phy_rx_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top csi2_d_phy_rx_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.762 ; gain = 103.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'csi2_d_phy_rx' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:11' bound to instance 'U0' of component 'csi2_d_phy_rx' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'csi2_d_phy_rx' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
	Parameter C_NUM_LANES bound to: 2 - type: integer 
	Parameter C_NUM_LP_LANES bound to: 1 - type: integer 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_D3_SWAP bound to: 0 - type: bool 
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_ADD_IDELAYCTRL bound to: 1 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IdlyCtrl_inst_0' to cell 'IDELAYCTRL' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:131]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'phy_clock_system' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'phy_clock_system' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'phy_clock_system' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_USE_DELAY bound to: 1 - type: bool 
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter C_IDELAY_TYPE bound to: FIXED - type: string 
	Parameter C_IODELAY_GROUP bound to: csi_dly_grp - type: string 
	Parameter C_ACC_LIMIT bound to: 1000000 - type: integer 
	Parameter C_RATE_LIMIT bound to: 50 - type: integer 
	Parameter C_CALIB_WAIT bound to: 8191 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clk_ibufgds_inst' to cell 'IBUFGDS' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:84]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:108]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'BUFGCTRL_inst' to cell 'BUFGCTRL' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:136]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFMRCE_inst' to cell 'BUFMRCE' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:278]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:289]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:297]
INFO: [Synth 8-113] binding component instance 'usr_BUFG_inst' to cell 'BUFG' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'phy_clock_system' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/phy_clock_system.vhd:37]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'd_ibufds_inst' to cell 'IBUFDS' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:33]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_inst' to cell 'ISERDESE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'line_if' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:25]
	Parameter C_DIFF_TERM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'line_if' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/line_if.vhd:11' bound to instance 'line_if_inst' of component 'line_if' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:169]
INFO: [Synth 8-4471] merging register 'dl0_rxactivehs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxactivehs_reg' into 'lane_1_gen.dl1_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element dl0_rxactivehs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element lane_1_gen.dl1_rxactivehs_reg was removed.  [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:255]
WARNING: [Synth 8-3848] Net trig_ack in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:38]
WARNING: [Synth 8-3848] Net dl2_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:55]
WARNING: [Synth 8-3848] Net dl2_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:56]
WARNING: [Synth 8-3848] Net dl2_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:57]
WARNING: [Synth 8-3848] Net dl2_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:58]
WARNING: [Synth 8-3848] Net dl3_rxactivehs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:60]
WARNING: [Synth 8-3848] Net dl3_rxvalidhs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:61]
WARNING: [Synth 8-3848] Net dl3_rxsynchs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:62]
WARNING: [Synth 8-3848] Net dl3_datahs in module/entity csi2_d_phy_rx does not have driver. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/synth/csi2_d_phy_rx_0.vhd:94]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.492 ; gain = 160.496
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 735.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.207 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 735.781 ; gain = 0.574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dly_gen.sm_state_reg' in module 'phy_clock_system'
INFO: [Synth 8-5546] ROM "err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.raw_valid_reg[1:1]' into 'with_lp_gen.raw_valid_reg[0:0]' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_check |                              000 |                              000
            st_good_wait |                              001 |                              010
            st_find_good |                              010 |                              001
             st_find_bad |                              011 |                              011
             st_calk_dly |                              100 |                              101
              st_set_dly |                              101 |                              110
             st_set_wait |                              110 |                              111
             st_bad_wait |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dly_gen.sm_state_reg' using encoding 'sequential' in module 'phy_clock_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phy_clock_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module csi2_d_phy_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'with_lp_gen.ext_lp_gen.prev_raw_valid_reg[1:1]' into 'with_lp_gen.prev_raw_valid_reg[0:0]' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:213]
INFO: [Synth 8-4471] merging register 'lane_1_gen.dl1_rxvalidhs_reg' into 'dl0_rxvalidhs_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.vhd:254]
INFO: [Synth 8-5546] ROM "clock_system_inst/err_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_system_inst/sm_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port trig_ack
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxactivehs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxvalidhs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_rxsynchs
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[7]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[6]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[5]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[4]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[3]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[2]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[1]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_datahs[0]
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port cl_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl0_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl1_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl2_enable
WARNING: [Synth 8-3331] design csi2_d_phy_rx has unconnected port dl3_enable
INFO: [Synth 8-3886] merging instance 'U0/with_lp_gen.ext_lp_gen.line_raw_sync_reg[1]' (FD) to 'U0/with_lp_gen.line_raw_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lane_1_gen.dl1_rxsynchs_reg' (FD) to 'U0/dl0_rxsynchs_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 735.781 ; gain = 444.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 740.906 ; gain = 449.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 741.129 ; gain = 450.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCTRL   |     1|
|3     |BUFIO      |     1|
|4     |BUFMRCE    |     1|
|5     |BUFR       |     1|
|6     |CARRY4     |    16|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     1|
|9     |ISERDESE2  |     2|
|10    |LUT1       |    17|
|11    |LUT2       |    22|
|12    |LUT3       |    17|
|13    |LUT4       |     9|
|14    |LUT5       |     9|
|15    |LUT6       |    16|
|16    |FDRE       |   131|
|17    |FDSE       |    13|
|18    |IBUFDS     |     2|
|19    |IBUFGDS    |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |   262|
|2     |  U0                           |csi2_d_phy_rx    |   262|
|3     |    \bits_gen[0].line_if_inst  |line_if          |     2|
|4     |    \bits_gen[1].line_if_inst  |line_if_0        |     2|
|5     |    clock_system_inst          |phy_clock_system |   215|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 760.996 ; gain = 185.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 760.996 ; gain = 470.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 763.969 ; gain = 484.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP csi2_d_phy_rx_0, cache-ID = 1a0b8a08af948cb8
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/csi2_d_phy_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file csi2_d_phy_rx_0_utilization_synth.rpt -pb csi2_d_phy_rx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:23:04 2020...
[Sun Jul 26 21:23:05 2020] csi2_d_phy_rx_0_synth_1 finished
[Sun Jul 26 21:23:05 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:10 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:15 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:20 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:30 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:40 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:23:50 2020] Waiting for rgb2dvi_0_synth_1 to finish...
[Sun Jul 26 21:24:00 2020] Waiting for rgb2dvi_0_synth_1 to finish...

*** Running vivado
    with args -log rgb2dvi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2dvi_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rgb2dvi_0.tcl -notrace
Command: synth_design -top rgb2dvi_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.273 ; gain = 100.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:61' bound to instance 'U0' of component 'rgb2dvi' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (1#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (2#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (3#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (4#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (5#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (6#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (7#1) [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.480 ; gain = 156.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.480 ; gain = 156.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 499.480 ; gain = 156.133
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
WARNING: [Constraints 18-619] A clock with name 'U0/SerialClk' already exists, overwriting the previous clock with the same name. [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 795.723 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_1_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_2_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_1_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_2_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_1_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_2_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_1_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_2_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_1_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_2_reg was removed.  [c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port SerialClk
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[1].DataEncoder/pC0_2_reg' (FD) to 'U0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
WARNING: [Synth 8-3332] Sequential element (DataEncoders[0].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/pC0_1_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[2].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module rgb2dvi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'U0/SerialClk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 795.723 ; gain = 452.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 817.449 ; gain = 474.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     5|
|2     |LUT2        |    16|
|3     |LUT3        |    41|
|4     |LUT4        |    17|
|5     |LUT5        |    33|
|6     |LUT6        |    80|
|7     |MUXF7       |     2|
|8     |OSERDESE2   |     4|
|9     |OSERDESE2_1 |     4|
|10    |PLLE2_ADV   |     1|
|11    |FDPE        |     8|
|12    |FDRE        |   119|
|13    |FDSE        |    15|
|14    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------+------+
|      |Instance                             |Module                    |Cells |
+------+-------------------------------------+--------------------------+------+
|1     |top                                  |                          |   349|
|2     |  U0                                 |rgb2dvi                   |   349|
|3     |    \ClockGenInternal.ClockGenX      |ClockGen                  |    12|
|4     |      LockLostReset                  |ResetBridge_5             |     3|
|5     |        SyncAsyncx                   |SyncAsync_6               |     2|
|6     |      PLL_LockSyncAsync              |SyncAsync__parameterized1 |     2|
|7     |    ClockSerializer                  |OutputSERDES              |     3|
|8     |    \DataEncoders[0].DataEncoder     |TMDS_Encoder              |   112|
|9     |    \DataEncoders[0].DataSerializer  |OutputSERDES_0            |     3|
|10    |    \DataEncoders[1].DataEncoder     |TMDS_Encoder_1            |   107|
|11    |    \DataEncoders[1].DataSerializer  |OutputSERDES_2            |     3|
|12    |    \DataEncoders[2].DataEncoder     |TMDS_Encoder_3            |   104|
|13    |    \DataEncoders[2].DataSerializer  |OutputSERDES_4            |     3|
|14    |    LockLostReset                    |ResetBridge               |     2|
|15    |      SyncAsyncx                     |SyncAsync                 |     2|
+------+-------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 819.227 ; gain = 179.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.227 ; gain = 475.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 819.227 ; gain = 487.543
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2dvi_0_utilization_synth.rpt -pb rgb2dvi_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 819.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 14:29:24 2020...

*** Running vivado
    with args -log rgb2dvi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2dvi_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rgb2dvi_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/ip 
Command: synth_design -top rgb2dvi_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.848 ; gain = 104.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:61' bound to instance 'U0' of component 'rgb2dvi' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (1#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (2#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (3#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (4#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (5#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (6#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (7#1) [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.422 ; gain = 160.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.422 ; gain = 160.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.422 ; gain = 160.930
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
WARNING: [Constraints 18-619] A clock with name 'U0/SerialClk' already exists, overwriting the previous clock with the same name. [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.172 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 747.172 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "control_token_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port SerialClk
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'U0/DataEncoders[1].DataEncoder/pC0_2_reg' (FD) to 'U0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'U0/SerialClk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 747.172 ; gain = 456.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 770.535 ; gain = 480.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     5|
|2     |LUT2        |    22|
|3     |LUT3        |    35|
|4     |LUT4        |    22|
|5     |LUT5        |    44|
|6     |LUT6        |    73|
|7     |OSERDESE2   |     4|
|8     |OSERDESE2_1 |     4|
|9     |PLLE2_ADV   |     1|
|10    |FDPE        |     8|
|11    |FDRE        |   119|
|12    |FDSE        |    15|
|13    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------+------+
|      |Instance                             |Module                    |Cells |
+------+-------------------------------------+--------------------------+------+
|1     |top                                  |                          |   356|
|2     |  U0                                 |rgb2dvi                   |   356|
|3     |    \ClockGenInternal.ClockGenX      |ClockGen                  |    12|
|4     |      LockLostReset                  |ResetBridge_5             |     3|
|5     |        SyncAsyncx                   |SyncAsync_6               |     2|
|6     |      PLL_LockSyncAsync              |SyncAsync__parameterized1 |     2|
|7     |    ClockSerializer                  |OutputSERDES              |     3|
|8     |    \DataEncoders[0].DataEncoder     |TMDS_Encoder              |   116|
|9     |    \DataEncoders[0].DataSerializer  |OutputSERDES_0            |     3|
|10    |    \DataEncoders[1].DataEncoder     |TMDS_Encoder_1            |   107|
|11    |    \DataEncoders[1].DataSerializer  |OutputSERDES_2            |     3|
|12    |    \DataEncoders[2].DataEncoder     |TMDS_Encoder_3            |   107|
|13    |    \DataEncoders[2].DataSerializer  |OutputSERDES_4            |     3|
|14    |    LockLostReset                    |ResetBridge               |     2|
|15    |      SyncAsyncx                     |SyncAsync                 |     2|
+------+-------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 772.898 ; gain = 186.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 772.898 ; gain = 482.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 772.898 ; gain = 493.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb2dvi_0, cache-ID = c5cc76649096bba8
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2dvi_0_utilization_synth.rpt -pb rgb2dvi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 21:23:56 2020...
[Sun Jul 26 21:24:00 2020] rgb2dvi_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 727.805 ; gain = 3.371
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'csi_to_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'csi2_d_phy_rx_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci
C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci
C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci
C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Camera_Demo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim/OV5647.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Camera_Demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_Bayer_To_RGB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_Csi_To_Dvp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_MIPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV5647_Init
INFO: [VRFC 10-311] analyzing module ROM_OV5647
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trigger_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Camera_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Camera_Demo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi2_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_parser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/lane_align.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lane_align'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/lane_merge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lane_merge'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi_to_axis_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi_to_axis_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/sim/csi_to_axis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi_to_axis_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/phy_clock_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phy_clock_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/line_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'line_if'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi2_d_phy_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_d_phy_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/sim/csi2_d_phy_rx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_d_phy_rx_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 737.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 231b9d1d2f9e45ea9516f3e116887559 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Camera_Demo_behav xil_defaultlib.Camera_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <clk_wiz_0> not found while processing module instance <clk_10> [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:53]
ERROR: [VRFC 10-2063] Module <clk_wiz_1> not found while processing module instance <camera_clock> [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:72]
ERROR: [VRFC 10-2063] Module <AXIS_Data_RAM> not found while processing module instance <RAM_AXIS> [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:180]
ERROR: [VRFC 10-2063] Module <RAM_Line> not found while processing module instance <RAM_Line_Buff0> [C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:270]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 737.227 ; gain = 9.422
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_bd_design "design_1"
Wrote  : <C:\Users\51249\Documents\Tencent Files\512491013\FileRecv\Camera_Demo\Camera_Demo.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {AXIS_Data_RAM RAM_Line clk_wiz_0 clk_wiz_1}] -log ip_upgrade.log
Upgrading 'AXIS_Data_RAM'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded AXIS_Data_RAM (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'AXIS_Data_RAM'...
Upgrading 'RAM_Line'
INFO: [IP_Flow 19-3422] Upgraded RAM_Line (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_Line'...
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
Upgrading 'clk_wiz_1'
INFO: [Project 1-386] Moving file 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '400.000' has been ignored for IP 'clk_wiz_1'
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_1 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_wiz_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 985.574 ; gain = 175.141
export_ip_user_files -of_objects [get_ips {AXIS_Data_RAM RAM_Line clk_wiz_0 clk_wiz_1}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci} {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci} {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci} {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.340 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all AXIS_Data_RAM] }
catch { config_ip_cache -export [get_ips -all RAM_Line] }
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
launch_runs -jobs 2 {AXIS_Data_RAM_synth_1 RAM_Line_synth_1 clk_wiz_0_synth_1 clk_wiz_1_synth_1}
[Sun Jul 26 22:31:21 2020] Launched AXIS_Data_RAM_synth_1, RAM_Line_synth_1, clk_wiz_0_synth_1, clk_wiz_1_synth_1...
Run output will be captured here:
AXIS_Data_RAM_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/AXIS_Data_RAM_synth_1/runme.log
RAM_Line_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/RAM_Line_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_1_synth_1: C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -directory {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files} -ipstatic_source_dir {C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/51249/Documents/Tencent Files/512491013/FileRecv/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 22:34:33 2020...
