These verilog files were copied from a Bluespec 2023.07 installation,
and are/will be modified to make them work correctly (there are synthesis issues with dual-port RAMs on Stratix 10 with Quartus)