<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMRegisterBankInfo.cpp source code [llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARM::PartialMappingIdx,llvm::ARM::ValueMappingIdx "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMRegisterBankInfo.cpp.html'>ARMRegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMRegisterBankInfo.cpp -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for ARM.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMRegisterBankInfo.h.html">"ARMRegisterBankInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMInstrInfo.h.html">"ARMInstrInfo.h"</a> // For the register classes</u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="22">22</th><td><u>#include "ARMGenRegisterBank.inc"</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>// FIXME: TableGen this.</i></td></tr>
<tr><th id="27">27</th><td><i>// If it grows too much and TableGen still isn't ready to do the job, extract it</i></td></tr>
<tr><th id="28">28</th><td><i>// into an ARMGenRegisterBankInfo.def (similar to AArch64).</i></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">ARM</span> {</td></tr>
<tr><th id="31">31</th><td><b>enum</b> <dfn class="type def" id="llvm::ARM::PartialMappingIdx" title='llvm::ARM::PartialMappingIdx' data-ref="llvm::ARM::PartialMappingIdx">PartialMappingIdx</dfn> {</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</dfn>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</dfn> = <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a>,</td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> <dfn class="decl def" id="llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</dfn>[]{</td></tr>
<tr><th id="39">39</th><td>    <i>// GPR Partial Mapping</i></td></tr>
<tr><th id="40">40</th><td>    {<var>0</var>, <var>32</var>, <span class='error' title="use of undeclared identifier &apos;GPRRegBank&apos;">GPRRegBank</span>},</td></tr>
<tr><th id="41">41</th><td>    <i>// SPR Partial Mapping</i></td></tr>
<tr><th id="42">42</th><td>    {<var>0</var>, <var>32</var>, <span class='error' title="use of undeclared identifier &apos;FPRRegBank&apos;">FPRRegBank</span>},</td></tr>
<tr><th id="43">43</th><td>    <i>// DPR Partial Mapping</i></td></tr>
<tr><th id="44">44</th><td>    {<var>0</var>, <var>64</var>, <span class='error' title="use of undeclared identifier &apos;FPRRegBank&apos;">FPRRegBank</span>},</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="48">48</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm3ARML16checkPartMappingERKNS_16RegisterBankInfo14PartialMappingEjjj" title='llvm::ARM::checkPartMapping' data-type='bool llvm::ARM::checkPartMapping(const RegisterBankInfo::PartialMapping &amp; PM, unsigned int Start, unsigned int Length, unsigned int RegBankID)' data-ref="_ZN4llvm3ARML16checkPartMappingERKNS_16RegisterBankInfo14PartialMappingEjjj">checkPartMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col1 decl" id="1PM" title='PM' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="1PM">PM</dfn>,</td></tr>
<tr><th id="49">49</th><td>                             <em>unsigned</em> <dfn class="local col2 decl" id="2Start" title='Start' data-type='unsigned int' data-ref="2Start">Start</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3Length" title='Length' data-type='unsigned int' data-ref="3Length">Length</dfn>,</td></tr>
<tr><th id="50">50</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="4RegBankID" title='RegBankID' data-type='unsigned int' data-ref="4RegBankID">RegBankID</dfn>) {</td></tr>
<tr><th id="51">51</th><td>  <b>return</b> <a class="local col1 ref" href="#1PM" title='PM' data-ref="1PM">PM</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> == <a class="local col2 ref" href="#2Start" title='Start' data-ref="2Start">Start</a> &amp;&amp; <a class="local col1 ref" href="#1PM" title='PM' data-ref="1PM">PM</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> == <a class="local col3 ref" href="#3Length" title='Length' data-ref="3Length">Length</a> &amp;&amp;</td></tr>
<tr><th id="52">52</th><td>         <a class="local col1 ref" href="#1PM" title='PM' data-ref="1PM">PM</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <a class="local col4 ref" href="#4RegBankID" title='RegBankID' data-ref="4RegBankID">RegBankID</a>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZN4llvm3ARML20checkPartialMappingsEv" title='llvm::ARM::checkPartialMappings' data-type='void llvm::ARM::checkPartialMappings()' data-ref="_ZN4llvm3ARML20checkPartialMappingsEv">checkPartialMappings</dfn>() {</td></tr>
<tr><th id="56">56</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkPartMapping(PartMappings[PMI_GPR - PMI_Min], 0, 32, GPRRegBankID) &amp;&amp; &quot;Wrong mapping for GPR&quot;) ? void (0) : __assert_fail (&quot;checkPartMapping(PartMappings[PMI_GPR - PMI_Min], 0, 32, GPRRegBankID) &amp;&amp; \&quot;Wrong mapping for GPR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 58, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="57">57</th><td>      checkPartMapping(PartMappings[PMI_GPR - PMI_Min], <var>0</var>, <var>32</var>, <span class='error' title="use of undeclared identifier &apos;GPRRegBankID&apos;">GPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="58">58</th><td>      <q>"Wrong mapping for GPR"</q>);</td></tr>
<tr><th id="59">59</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkPartMapping(PartMappings[PMI_SPR - PMI_Min], 0, 32, FPRRegBankID) &amp;&amp; &quot;Wrong mapping for SPR&quot;) ? void (0) : __assert_fail (&quot;checkPartMapping(PartMappings[PMI_SPR - PMI_Min], 0, 32, FPRRegBankID) &amp;&amp; \&quot;Wrong mapping for SPR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 61, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="60">60</th><td>      checkPartMapping(PartMappings[PMI_SPR - PMI_Min], <var>0</var>, <var>32</var>, <span class='error' title="use of undeclared identifier &apos;FPRRegBankID&apos;">FPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="61">61</th><td>      <q>"Wrong mapping for SPR"</q>);</td></tr>
<tr><th id="62">62</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkPartMapping(PartMappings[PMI_DPR - PMI_Min], 0, 64, FPRRegBankID) &amp;&amp; &quot;Wrong mapping for DPR&quot;) ? void (0) : __assert_fail (&quot;checkPartMapping(PartMappings[PMI_DPR - PMI_Min], 0, 64, FPRRegBankID) &amp;&amp; \&quot;Wrong mapping for DPR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 64, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="63">63</th><td>      checkPartMapping(PartMappings[PMI_DPR - PMI_Min], <var>0</var>, <var>64</var>, <span class='error' title="use of undeclared identifier &apos;FPRRegBankID&apos;">FPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="64">64</th><td>      <q>"Wrong mapping for DPR"</q>);</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>enum</b> <dfn class="type def" id="llvm::ARM::ValueMappingIdx" title='llvm::ARM::ValueMappingIdx' data-ref="llvm::ARM::ValueMappingIdx">ValueMappingIdx</dfn> {</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::ARM::ValueMappingIdx::InvalidIdx" title='llvm::ARM::ValueMappingIdx::InvalidIdx' data-ref="llvm::ARM::ValueMappingIdx::InvalidIdx">InvalidIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</dfn> = <var>1</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</dfn> = <var>4</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</dfn> = <var>7</var>,</td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> <dfn class="decl def" id="llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</dfn>[] = {</td></tr>
<tr><th id="76">76</th><td>    <i>// invalid</i></td></tr>
<tr><th id="77">77</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="78">78</th><td>    <i>// 3 ops in GPRs</i></td></tr>
<tr><th id="79">79</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="80">80</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="81">81</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="82">82</th><td>    <i>// 3 ops in SPRs</i></td></tr>
<tr><th id="83">83</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="84">84</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="85">85</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="86">86</th><td>    <i>// 3 ops in DPRs</i></td></tr>
<tr><th id="87">87</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="88">88</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="89">89</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>], <var>1</var>}};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="91">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-type='bool llvm::ARM::checkValueMapping(const RegisterBankInfo::ValueMapping &amp; VM, RegisterBankInfo::PartialMapping * BreakDown)' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col5 decl" id="5VM" title='VM' data-type='const RegisterBankInfo::ValueMapping &amp;' data-ref="5VM">VM</dfn>,</td></tr>
<tr><th id="93">93</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col6 decl" id="6BreakDown" title='BreakDown' data-type='RegisterBankInfo::PartialMapping *' data-ref="6BreakDown">BreakDown</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <a class="local col5 ref" href="#5VM" title='VM' data-ref="5VM">VM</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> == <var>1</var> &amp;&amp; <a class="local col5 ref" href="#5VM" title='VM' data-ref="5VM">VM</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a> == <a class="local col6 ref" href="#6BreakDown" title='BreakDown' data-ref="6BreakDown">BreakDown</a>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZN4llvm3ARML18checkValueMappingsEv" title='llvm::ARM::checkValueMappings' data-type='void llvm::ARM::checkValueMappings()' data-ref="_ZN4llvm3ARML18checkValueMappingsEv">checkValueMappings</dfn>() {</td></tr>
<tr><th id="98">98</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[GPR3OpsIdx], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 GPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[GPR3OpsIdx], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 GPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 100, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="99">99</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="100">100</th><td>         <q>"Wrong value mapping for 3 GPR ops instruction"</q>);</td></tr>
<tr><th id="101">101</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[GPR3OpsIdx + 1], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 GPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[GPR3OpsIdx + 1], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 GPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 103, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a> + <var>1</var>],</td></tr>
<tr><th id="102">102</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="103">103</th><td>         <q>"Wrong value mapping for 3 GPR ops instruction"</q>);</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[GPR3OpsIdx + 2], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 GPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[GPR3OpsIdx + 2], &amp;PartMappings[PMI_GPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 GPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 106, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a> + <var>2</var>],</td></tr>
<tr><th id="105">105</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_GPR" title='llvm::ARM::PartialMappingIdx::PMI_GPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="106">106</th><td>         <q>"Wrong value mapping for 3 GPR ops instruction"</q>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[SPR3OpsIdx], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 SPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[SPR3OpsIdx], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 SPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="109">109</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="110">110</th><td>         <q>"Wrong value mapping for 3 SPR ops instruction"</q>);</td></tr>
<tr><th id="111">111</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[SPR3OpsIdx + 1], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 SPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[SPR3OpsIdx + 1], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 SPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a> + <var>1</var>],</td></tr>
<tr><th id="112">112</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="113">113</th><td>         <q>"Wrong value mapping for 3 SPR ops instruction"</q>);</td></tr>
<tr><th id="114">114</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[SPR3OpsIdx + 2], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 SPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[SPR3OpsIdx + 2], &amp;PartMappings[PMI_SPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 SPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 116, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a> + <var>2</var>],</td></tr>
<tr><th id="115">115</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_SPR" title='llvm::ARM::PartialMappingIdx::PMI_SPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="116">116</th><td>         <q>"Wrong value mapping for 3 SPR ops instruction"</q>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[DPR3OpsIdx], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 DPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[DPR3OpsIdx], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 DPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 120, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="119">119</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="120">120</th><td>         <q>"Wrong value mapping for 3 DPR ops instruction"</q>);</td></tr>
<tr><th id="121">121</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[DPR3OpsIdx + 1], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 DPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[DPR3OpsIdx + 1], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 DPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a> + <var>1</var>],</td></tr>
<tr><th id="122">122</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="123">123</th><td>         <q>"Wrong value mapping for 3 DPR ops instruction"</q>);</td></tr>
<tr><th id="124">124</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkValueMapping(ValueMappings[DPR3OpsIdx + 2], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; &quot;Wrong value mapping for 3 DPR ops instruction&quot;) ? void (0) : __assert_fail (&quot;checkValueMapping(ValueMappings[DPR3OpsIdx + 2], &amp;PartMappings[PMI_DPR - PMI_Min]) &amp;&amp; \&quot;Wrong value mapping for 3 DPR ops instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 126, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE" title='llvm::ARM::checkValueMapping' data-use='c' data-ref="_ZN4llvm3ARML17checkValueMappingERKNS_16RegisterBankInfo12ValueMappingEPNS1_14PartialMappingE">checkValueMapping</a>(<a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a> + <var>2</var>],</td></tr>
<tr><th id="125">125</th><td>                           &amp;<a class="ref" href="#llvm::ARM::PartMappings" title='llvm::ARM::PartMappings' data-ref="llvm::ARM::PartMappings">PartMappings</a>[<a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_DPR" title='llvm::ARM::PartialMappingIdx::PMI_DPR' data-ref="llvm::ARM::PartialMappingIdx::PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::ARM::PartialMappingIdx::PMI_Min" title='llvm::ARM::PartialMappingIdx::PMI_Min' data-ref="llvm::ARM::PartialMappingIdx::PMI_Min">PMI_Min</a>]) &amp;&amp;</td></tr>
<tr><th id="126">126</th><td>         <q>"Wrong value mapping for 3 DPR ops instruction"</q>);</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td><u>#<span data-ppcond="91">endif</span></u></td></tr>
<tr><th id="129">129</th><td>} <i>// end namespace arm</i></td></tr>
<tr><th id="130">130</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm19ARMRegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::ARMRegisterBankInfo::ARMRegisterBankInfo' data-ref="_ZN4llvm19ARMRegisterBankInfoC1ERKNS_18TargetRegisterInfoE">ARMRegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="7TRI">TRI</dfn>)</td></tr>
<tr><th id="133">133</th><td>    : <a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMGenRegisterBankInfo" title='llvm::ARMGenRegisterBankInfo' data-ref="llvm::ARMGenRegisterBankInfo">ARMGenRegisterBankInfo</a><a class="ref" href="ARMRegisterBankInfo.h.html#25" title='llvm::ARMGenRegisterBankInfo::ARMGenRegisterBankInfo' data-ref="_ZN4llvm22ARMGenRegisterBankInfoC1Ev">(</a>) {</td></tr>
<tr><th id="134">134</th><td>  <em>static</em> <em>bool</em> <dfn class="local col8 decl" id="8AlreadyInit" title='AlreadyInit' data-type='bool' data-ref="8AlreadyInit">AlreadyInit</dfn> = <b>false</b>;</td></tr>
<tr><th id="135">135</th><td>  <i>// We have only one set of register banks, whatever the subtarget</i></td></tr>
<tr><th id="136">136</th><td><i>  // is. Therefore, the initialization of the RegBanks table should be</i></td></tr>
<tr><th id="137">137</th><td><i>  // done only once. Indeed the table of all register banks</i></td></tr>
<tr><th id="138">138</th><td><i>  // (ARM::RegBanks) is unique in the compiler. At some point, it</i></td></tr>
<tr><th id="139">139</th><td><i>  // will get tablegen'ed and the whole constructor becomes empty.</i></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (<a class="local col8 ref" href="#8AlreadyInit" title='AlreadyInit' data-ref="8AlreadyInit">AlreadyInit</a>)</td></tr>
<tr><th id="141">141</th><td>    <b>return</b>;</td></tr>
<tr><th id="142">142</th><td>  <a class="local col8 ref" href="#8AlreadyInit" title='AlreadyInit' data-ref="8AlreadyInit">AlreadyInit</a> = <b>true</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="9RBGPR" title='RBGPR' data-type='const llvm::RegisterBank &amp;' data-ref="9RBGPR">RBGPR</dfn> = getRegBank(ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="145">145</th><td>  (<em>void</em>)RBGPR;</td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;ARM::GPRRegBank == &amp;RBGPR &amp;&amp; &quot;The order in RegBanks is messed up&quot;) ? void (0) : __assert_fail (&quot;&amp;ARM::GPRRegBank == &amp;RBGPR &amp;&amp; \&quot;The order in RegBanks is messed up\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;ARM::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBank</span> == &amp;RBGPR &amp;&amp; <q>"The order in RegBanks is messed up"</q>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// Initialize the GPR bank.</i></td></tr>
<tr><th id="149">149</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::GPRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::GPRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;GPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="150">150</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="151">151</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::GPRwithAPSRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::GPRwithAPSRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 152, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;GPRwithAPSRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRwithAPSRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="152">152</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="153">153</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::GPRnopcRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::GPRnopcRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 154, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;GPRnopcRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="154">154</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="155">155</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::rGPRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::rGPRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 156, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;rGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="156">156</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::tGPRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::tGPRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 158, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;tGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="158">158</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="159">159</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::tcGPRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::tcGPRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 160, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;tcGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">tcGPRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="161">161</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(ARM::tGPR_and_tcGPRRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(ARM::tGPR_and_tcGPRRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(ARM::<span class='error' title="no member named &apos;tGPR_and_tcGPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">tGPR_and_tcGPRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="162">162</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="163">163</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.getSize() == 32 &amp;&amp; &quot;GPRs should hold up to 32-bit&quot;) ? void (0) : __assert_fail (&quot;RBGPR.getSize() == 32 &amp;&amp; \&quot;GPRs should hold up to 32-bit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 163, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.getSize() == <var>32</var> &amp;&amp; <q>"GPRs should hold up to 32-bit"</q>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="165">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="166">166</th><td>  <span class="namespace">ARM::</span><a class="tu ref" href="#_ZN4llvm3ARML20checkPartialMappingsEv" title='llvm::ARM::checkPartialMappings' data-use='c' data-ref="_ZN4llvm3ARML20checkPartialMappingsEv">checkPartialMappings</a>();</td></tr>
<tr><th id="167">167</th><td>  <span class="namespace">ARM::</span><a class="tu ref" href="#_ZN4llvm3ARML18checkValueMappingsEv" title='llvm::ARM::checkValueMappings' data-use='c' data-ref="_ZN4llvm3ARML18checkValueMappingsEv">checkValueMappings</a>();</td></tr>
<tr><th id="168">168</th><td><u>#<span data-ppcond="165">endif</span></u></td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19ARMRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::ARMRegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm19ARMRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(</td></tr>
<tr><th id="172">172</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="10RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="10RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARM</span>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>switch</b> (<a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;GPRRegClassID&apos;">GPRRegClassID</span>:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;GPRwithAPSRRegClassID&apos;">GPRwithAPSRRegClassID</span>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;GPRnopcRegClassID&apos;">GPRnopcRegClassID</span>:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;rGPRRegClassID&apos;">rGPRRegClassID</span>:</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;GPRspRegClassID&apos;">GPRspRegClassID</span>:</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPR_and_tcGPRRegClassID&apos;">tGPR_and_tcGPRRegClassID</span>:</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tcGPRRegClassID&apos;">tcGPRRegClassID</span>:</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPRRegClassID&apos;">tGPRRegClassID</span>:</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPREvenRegClassID&apos;">tGPREvenRegClassID</span>:</td></tr>
<tr><th id="185">185</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPROddRegClassID&apos;">tGPROddRegClassID</span>:</td></tr>
<tr><th id="186">186</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPR_and_tGPREvenRegClassID&apos;">tGPR_and_tGPREvenRegClassID</span>:</td></tr>
<tr><th id="187">187</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPR_and_tGPROddRegClassID&apos;">tGPR_and_tGPROddRegClassID</span>:</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPREven_and_tcGPRRegClassID&apos;">tGPREven_and_tcGPRRegClassID</span>:</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPREven_and_tGPR_and_tcGPRRegClassID&apos;">tGPREven_and_tGPR_and_tcGPRRegClassID</span>:</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;tGPROdd_and_tcGPRRegClassID&apos;">tGPROdd_and_tcGPRRegClassID</span>:</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> getRegBank(ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;HPRRegClassID&apos;">HPRRegClassID</span>:</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;SPR_8RegClassID&apos;">SPR_8RegClassID</span>:</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;SPRRegClassID&apos;">SPRRegClassID</span>:</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;DPR_8RegClassID&apos;">DPR_8RegClassID</span>:</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;DPRRegClassID&apos;">DPRRegClassID</span>:</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;QPRRegClassID&apos;">QPRRegClassID</span>:</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> getRegBank(ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>);</td></tr>
<tr><th id="199">199</th><td>  <b>default</b>:</td></tr>
<tr><th id="200">200</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported register kind&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 200)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register kind"</q>);</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Switch should handle all register classes&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 203)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Switch should handle all register classes"</q>);</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="207">207</th><td><a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::ARMRegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="208">208</th><td>  <em>auto</em> <dfn class="local col2 decl" id="12Opc" title='Opc' data-type='unsigned int' data-ref="12Opc">Opc</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i>// Try the default logic for non-generic instructions that are either copies</i></td></tr>
<tr><th id="211">211</th><td><i>  // or already have some operands assigned to banks.</i></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc">Opc</a>) || <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="213">213</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="13Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="13Mapping">Mapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>);</td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Mapping" title='Mapping' data-ref="13Mapping">Mapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="215">215</th><td>      <b>return</b> <a class="local col3 ref" href="#13Mapping" title='Mapping' data-ref="13Mapping">Mapping</a>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn> = *<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="15MRI">MRI</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="222">222</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16NumOperands" title='NumOperands' data-type='unsigned int' data-ref="16NumOperands">NumOperands</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="223">223</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col7 decl" id="17OperandsMapping" title='OperandsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="17OperandsMapping">OperandsMapping</dfn> = &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>];</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>switch</b> (<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc">Opc</a>) {</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>:</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ">G_CTLZ</a>:</td></tr>
<tr><th id="244">244</th><td>    <i>// FIXME: We're abusing the fact that everything lives in a GPR for now; in</i></td></tr>
<tr><th id="245">245</th><td><i>    // the real world we would use different mappings.</i></td></tr>
<tr><th id="246">246</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> = &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>];</td></tr>
<tr><th id="247">247</th><td>    <b>break</b>;</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>: {</td></tr>
<tr><th id="249">249</th><td>    <i>// In some cases we may end up with a G_TRUNC from a 64-bit value to a</i></td></tr>
<tr><th id="250">250</th><td><i>    // 32-bit value. This isn't a real floating point trunc (that would be a</i></td></tr>
<tr><th id="251">251</th><td><i>    // G_FPTRUNC). Instead it is an integer trunc in disguise, which can appear</i></td></tr>
<tr><th id="252">252</th><td><i>    // because the legalizer doesn't distinguish between integer and floating</i></td></tr>
<tr><th id="253">253</th><td><i>    // point values so it may leave some 64-bit integers un-narrowed. Until we</i></td></tr>
<tr><th id="254">254</th><td><i>    // have a more principled solution that doesn't let such things sneak all</i></td></tr>
<tr><th id="255">255</th><td><i>    // the way to this point, just map the source to a DPR and the destination</i></td></tr>
<tr><th id="256">256</th><td><i>    // to a GPR.</i></td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="18LargeTy" title='LargeTy' data-type='llvm::LLT' data-ref="18LargeTy">LargeTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="258">258</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="259">259</th><td>        <a class="local col8 ref" href="#18LargeTy" title='LargeTy' data-ref="18LargeTy">LargeTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var></td></tr>
<tr><th id="260">260</th><td>            ? &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]</td></tr>
<tr><th id="261">261</th><td>            : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="262">262</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]});</td></tr>
<tr><th id="263">263</th><td>    <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>: {</td></tr>
<tr><th id="267">267</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="19Ty" title='Ty' data-type='llvm::LLT' data-ref="19Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="268">268</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="269">269</th><td>        <a class="local col9 ref" href="#19Ty" title='Ty' data-ref="19Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var></td></tr>
<tr><th id="270">270</th><td>            ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="271">271</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]})</td></tr>
<tr><th id="272">272</th><td>            : &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>];</td></tr>
<tr><th id="273">273</th><td>    <b>break</b>;</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#437" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="279">279</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#461" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG">G_FNEG</a>: {</td></tr>
<tr><th id="280">280</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="20Ty" title='Ty' data-type='llvm::LLT' data-ref="20Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="281">281</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =<a class="local col0 ref" href="#20Ty" title='Ty' data-ref="20Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var></td></tr>
<tr><th id="282">282</th><td>                          ? &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]</td></tr>
<tr><th id="283">283</th><td>                          : &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>];</td></tr>
<tr><th id="284">284</th><td>    <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#434" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA">G_FMA</a>: {</td></tr>
<tr><th id="287">287</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="21Ty" title='Ty' data-type='llvm::LLT' data-ref="21Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="288">288</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="289">289</th><td>        <a class="local col1 ref" href="#21Ty" title='Ty' data-ref="21Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var></td></tr>
<tr><th id="290">290</th><td>            ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="291">291</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="292">292</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="293">293</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]})</td></tr>
<tr><th id="294">294</th><td>            : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="295">295</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="296">296</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="297">297</th><td>                                  &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>]});</td></tr>
<tr><th id="298">298</th><td>    <b>break</b>;</td></tr>
<tr><th id="299">299</th><td>  }</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#464" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</a>: {</td></tr>
<tr><th id="301">301</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="22ToTy" title='ToTy' data-type='llvm::LLT' data-ref="22ToTy">ToTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="302">302</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="23FromTy" title='FromTy' data-type='llvm::LLT' data-ref="23FromTy">FromTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col2 ref" href="#22ToTy" title='ToTy' data-ref="22ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var> &amp;&amp; <a class="local col3 ref" href="#23FromTy" title='FromTy' data-ref="23FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>)</td></tr>
<tr><th id="304">304</th><td>      <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="305">305</th><td>          <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="306">306</th><td>                              &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>]});</td></tr>
<tr><th id="307">307</th><td>    <b>break</b>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>: {</td></tr>
<tr><th id="310">310</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="24ToTy" title='ToTy' data-type='llvm::LLT' data-ref="24ToTy">ToTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="311">311</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="25FromTy" title='FromTy' data-type='llvm::LLT' data-ref="25FromTy">FromTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="local col4 ref" href="#24ToTy" title='ToTy' data-ref="24ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> &amp;&amp; <a class="local col5 ref" href="#25FromTy" title='FromTy' data-ref="25FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>)</td></tr>
<tr><th id="313">313</th><td>      <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="314">314</th><td>          <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="315">315</th><td>                              &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]});</td></tr>
<tr><th id="316">316</th><td>    <b>break</b>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>: {</td></tr>
<tr><th id="320">320</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="26ToTy" title='ToTy' data-type='llvm::LLT' data-ref="26ToTy">ToTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="27FromTy" title='FromTy' data-type='llvm::LLT' data-ref="27FromTy">FromTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> ((<a class="local col7 ref" href="#27FromTy" title='FromTy' data-ref="27FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> || <a class="local col7 ref" href="#27FromTy" title='FromTy' data-ref="27FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>        <a class="local col6 ref" href="#26ToTy" title='ToTy' data-ref="26ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>)</td></tr>
<tr><th id="324">324</th><td>      <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="325">325</th><td>          <a class="local col7 ref" href="#27FromTy" title='FromTy' data-ref="27FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var></td></tr>
<tr><th id="326">326</th><td>              ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="327">327</th><td>                                    &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]})</td></tr>
<tr><th id="328">328</th><td>              : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="329">329</th><td>                                    &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>]});</td></tr>
<tr><th id="330">330</th><td>    <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>: {</td></tr>
<tr><th id="334">334</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="28ToTy" title='ToTy' data-type='llvm::LLT' data-ref="28ToTy">ToTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="335">335</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="29FromTy" title='FromTy' data-type='llvm::LLT' data-ref="29FromTy">FromTy</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (<a class="local col9 ref" href="#29FromTy" title='FromTy' data-ref="29FromTy">FromTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="337">337</th><td>        (<a class="local col8 ref" href="#28ToTy" title='ToTy' data-ref="28ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> || <a class="local col8 ref" href="#28ToTy" title='ToTy' data-ref="28ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>))</td></tr>
<tr><th id="338">338</th><td>      <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="339">339</th><td>          <a class="local col8 ref" href="#28ToTy" title='ToTy' data-ref="28ToTy">ToTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var></td></tr>
<tr><th id="340">340</th><td>              ? <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="341">341</th><td>                                    &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]})</td></tr>
<tr><th id="342">342</th><td>              : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="343">343</th><td>                                    &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]});</td></tr>
<tr><th id="344">344</th><td>    <b>break</b>;</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>: {</td></tr>
<tr><th id="347">347</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="30Ty" title='Ty' data-type='llvm::LLT' data-ref="30Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="348">348</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="349">349</th><td>        {<a class="local col0 ref" href="#30Ty" title='Ty' data-ref="30Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var> ? &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]</td></tr>
<tr><th id="350">350</th><td>                                  : &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>],</td></tr>
<tr><th id="351">351</th><td>         <b>nullptr</b>});</td></tr>
<tr><th id="352">352</th><td>    <b>break</b>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="357">357</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="358">358</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>], <b>nullptr</b>});</td></tr>
<tr><th id="359">359</th><td>    <b>break</b>;</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="361">361</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="31Ty" title='Ty' data-type='llvm::LLT' data-ref="31Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="362">362</th><td>    (<em>void</em>)<a class="local col1 ref" href="#31Ty" title='Ty' data-ref="31Ty">Ty</a>;</td></tr>
<tr><th id="363">363</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="32Ty2" title='Ty2' data-type='llvm::LLT' data-ref="32Ty2">Ty2</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="364">364</th><td>    (<em>void</em>)<a class="local col2 ref" href="#32Ty2" title='Ty2' data-ref="32Ty2">Ty2</a>;</td></tr>
<tr><th id="365">365</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty.getSizeInBits() == 32 &amp;&amp; &quot;Unsupported size for G_SELECT&quot;) ? void (0) : __assert_fail (&quot;Ty.getSizeInBits() == 32 &amp;&amp; \&quot;Unsupported size for G_SELECT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31Ty" title='Ty' data-ref="31Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> &amp;&amp; <q>"Unsupported size for G_SELECT"</q>);</td></tr>
<tr><th id="366">366</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty2.getSizeInBits() == 1 &amp;&amp; &quot;Unsupported size for G_SELECT&quot;) ? void (0) : __assert_fail (&quot;Ty2.getSizeInBits() == 1 &amp;&amp; \&quot;Unsupported size for G_SELECT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 366, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32Ty2" title='Ty2' data-ref="32Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>1</var> &amp;&amp; <q>"Unsupported size for G_SELECT"</q>);</td></tr>
<tr><th id="367">367</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="368">368</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="369">369</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="370">370</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="371">371</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]});</td></tr>
<tr><th id="372">372</th><td>    <b>break</b>;</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="375">375</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="33Ty2" title='Ty2' data-type='llvm::LLT' data-ref="33Ty2">Ty2</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="376">376</th><td>    (<em>void</em>)<a class="local col3 ref" href="#33Ty2" title='Ty2' data-ref="33Ty2">Ty2</a>;</td></tr>
<tr><th id="377">377</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty2.getSizeInBits() == 32 &amp;&amp; &quot;Unsupported size for G_ICMP&quot;) ? void (0) : __assert_fail (&quot;Ty2.getSizeInBits() == 32 &amp;&amp; \&quot;Unsupported size for G_ICMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 377, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#33Ty2" title='Ty2' data-ref="33Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> &amp;&amp; <q>"Unsupported size for G_ICMP"</q>);</td></tr>
<tr><th id="378">378</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="379">379</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>], <b>nullptr</b>,</td></tr>
<tr><th id="380">380</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="381">381</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]});</td></tr>
<tr><th id="382">382</th><td>    <b>break</b>;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="385">385</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="34Ty" title='Ty' data-type='llvm::LLT' data-ref="34Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="386">386</th><td>    (<em>void</em>)<a class="local col4 ref" href="#34Ty" title='Ty' data-ref="34Ty">Ty</a>;</td></tr>
<tr><th id="387">387</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="35Ty1" title='Ty1' data-type='llvm::LLT' data-ref="35Ty1">Ty1</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="388">388</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="36Ty2" title='Ty2' data-type='llvm::LLT' data-ref="36Ty2">Ty2</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="389">389</th><td>    (<em>void</em>)<a class="local col6 ref" href="#36Ty2" title='Ty2' data-ref="36Ty2">Ty2</a>;</td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty.getSizeInBits() == 1 &amp;&amp; &quot;Unsupported size for G_FCMP&quot;) ? void (0) : __assert_fail (&quot;Ty.getSizeInBits() == 1 &amp;&amp; \&quot;Unsupported size for G_FCMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#34Ty" title='Ty' data-ref="34Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>1</var> &amp;&amp; <q>"Unsupported size for G_FCMP"</q>);</td></tr>
<tr><th id="391">391</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty1.getSizeInBits() == Ty2.getSizeInBits() &amp;&amp; &quot;Mismatched operand sizes for G_FCMP&quot;) ? void (0) : __assert_fail (&quot;Ty1.getSizeInBits() == Ty2.getSizeInBits() &amp;&amp; \&quot;Mismatched operand sizes for G_FCMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 392, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Ty1" title='Ty1' data-ref="35Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <a class="local col6 ref" href="#36Ty2" title='Ty2' data-ref="36Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="392">392</th><td>           <q>"Mismatched operand sizes for G_FCMP"</q>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="37Size" title='Size' data-type='unsigned int' data-ref="37Size">Size</dfn> = <a class="local col5 ref" href="#35Ty1" title='Ty1' data-ref="35Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="395">395</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Size == 32 || Size == 64) &amp;&amp; &quot;Unsupported size for G_FCMP&quot;) ? void (0) : __assert_fail (&quot;(Size == 32 || Size == 64) &amp;&amp; \&quot;Unsupported size for G_FCMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#37Size" title='Size' data-ref="37Size">Size</a> == <var>32</var> || <a class="local col7 ref" href="#37Size" title='Size' data-ref="37Size">Size</a> == <var>64</var>) &amp;&amp; <q>"Unsupported size for G_FCMP"</q>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <em>auto</em> <dfn class="local col8 decl" id="38FPRValueMapping" title='FPRValueMapping' data-type='llvm::RegisterBankInfo::ValueMapping *' data-ref="38FPRValueMapping">FPRValueMapping</dfn> = <a class="local col7 ref" href="#37Size" title='Size' data-ref="37Size">Size</a> == <var>32</var> ? &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::SPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::SPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::SPR3OpsIdx">SPR3OpsIdx</a>]</td></tr>
<tr><th id="398">398</th><td>                                      : &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>];</td></tr>
<tr><th id="399">399</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="400">400</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>], <b>nullptr</b>,</td></tr>
<tr><th id="401">401</th><td>                            <a class="local col8 ref" href="#38FPRValueMapping" title='FPRValueMapping' data-ref="38FPRValueMapping">FPRValueMapping</a>, <a class="local col8 ref" href="#38FPRValueMapping" title='FPRValueMapping' data-ref="38FPRValueMapping">FPRValueMapping</a>});</td></tr>
<tr><th id="402">402</th><td>    <b>break</b>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>: {</td></tr>
<tr><th id="405">405</th><td>    <i>// We only support G_MERGE_VALUES for creating a double precision floating</i></td></tr>
<tr><th id="406">406</th><td><i>    // point value out of two GPRs.</i></td></tr>
<tr><th id="407">407</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="39Ty" title='Ty' data-type='llvm::LLT' data-ref="39Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="408">408</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="40Ty1" title='Ty1' data-type='llvm::LLT' data-ref="40Ty1">Ty1</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="409">409</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="41Ty2" title='Ty2' data-type='llvm::LLT' data-ref="41Ty2">Ty2</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var> || <a class="local col0 ref" href="#40Ty1" title='Ty1' data-ref="40Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> ||</td></tr>
<tr><th id="411">411</th><td>        <a class="local col1 ref" href="#41Ty2" title='Ty2' data-ref="41Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="412">412</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="413">413</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="414">414</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>],</td></tr>
<tr><th id="415">415</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="416">416</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>]});</td></tr>
<tr><th id="417">417</th><td>    <b>break</b>;</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="420">420</th><td>    <i>// We only support G_UNMERGE_VALUES for splitting a double precision</i></td></tr>
<tr><th id="421">421</th><td><i>    // floating point value into two GPRs.</i></td></tr>
<tr><th id="422">422</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="42Ty" title='Ty' data-type='llvm::LLT' data-ref="42Ty">Ty</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="423">423</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="43Ty1" title='Ty1' data-type='llvm::LLT' data-ref="43Ty1">Ty1</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="424">424</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="44Ty2" title='Ty2' data-type='llvm::LLT' data-ref="44Ty2">Ty2</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (<a class="local col2 ref" href="#42Ty" title='Ty' data-ref="42Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> || <a class="local col3 ref" href="#43Ty1" title='Ty1' data-ref="43Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> ||</td></tr>
<tr><th id="426">426</th><td>        <a class="local col4 ref" href="#44Ty2" title='Ty2' data-ref="44Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="427">427</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="428">428</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="429">429</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="430">430</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>],</td></tr>
<tr><th id="431">431</th><td>                            &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]});</td></tr>
<tr><th id="432">432</th><td>    <b>break</b>;</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#513" title='llvm::TargetOpcode::G_BR' data-ref="llvm::TargetOpcode::G_BR">G_BR</a>:</td></tr>
<tr><th id="435">435</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<b>nullptr</b>});</td></tr>
<tr><th id="436">436</th><td>    <b>break</b>;</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>:</td></tr>
<tr><th id="438">438</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="439">439</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>], <b>nullptr</b>});</td></tr>
<tr><th id="440">440</th><td>    <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>: {</td></tr>
<tr><th id="442">442</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>4</var>&gt; <dfn class="local col5 decl" id="45OperandBanks" title='OperandBanks' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 4&gt;' data-ref="45OperandBanks">OperandBanks</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col6 ref" href="#16NumOperands" title='NumOperands' data-ref="16NumOperands">NumOperands</a>);</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46MaybeReg" title='MaybeReg' data-type='const llvm::MachineOperand &amp;' data-ref="46MaybeReg">MaybeReg</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (<a class="local col6 ref" href="#46MaybeReg" title='MaybeReg' data-ref="46MaybeReg">MaybeReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#46MaybeReg" title='MaybeReg' data-ref="46MaybeReg">MaybeReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="445">445</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="47Size" title='Size' data-type='unsigned int' data-ref="47Size">Size</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#46MaybeReg" title='MaybeReg' data-ref="46MaybeReg">MaybeReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="446">446</th><td>      <b>if</b> (<a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size">Size</a> &gt; <var>32</var> &amp;&amp; <a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="447">447</th><td>        <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="448">448</th><td>      <a class="local col5 ref" href="#45OperandBanks" title='OperandBanks' data-ref="45OperandBanks">OperandBanks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size">Size</a> == <var>64</var> ? &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::DPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::DPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::DPR3OpsIdx">DPR3OpsIdx</a>]</td></tr>
<tr><th id="449">449</th><td>                                   : &amp;<span class="namespace">ARM::</span><a class="ref" href="#llvm::ARM::ValueMappings" title='llvm::ARM::ValueMappings' data-ref="llvm::ARM::ValueMappings">ValueMappings</a>[<span class="namespace">ARM::</span><a class="enum" href="#llvm::ARM::ValueMappingIdx::GPR3OpsIdx" title='llvm::ARM::ValueMappingIdx::GPR3OpsIdx' data-ref="llvm::ARM::ValueMappingIdx::GPR3OpsIdx">GPR3OpsIdx</a>];</td></tr>
<tr><th id="450">450</th><td>    }</td></tr>
<tr><th id="451">451</th><td>    <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col5 ref" href="#45OperandBanks" title='OperandBanks' data-ref="45OperandBanks">OperandBanks</a>);</td></tr>
<tr><th id="452">452</th><td>    <b>break</b>;</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td>  <b>default</b>:</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="458">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="459">459</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48i" title='i' data-type='unsigned int' data-ref="48i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a> &lt; <a class="local col6 ref" href="#16NumOperands" title='NumOperands' data-ref="16NumOperands">NumOperands</a>; <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>++) {</td></tr>
<tr><th id="460">460</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="49Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::PartialMapping &amp;' data-ref="49Mapping">Mapping</dfn> : <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a>[<a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>]) {</td></tr>
<tr><th id="461">461</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Mapping.RegBank-&gt;getID() != ARM::FPRRegBankID || MF.getSubtarget&lt;ARMSubtarget&gt;().hasVFP2Base()) &amp;&amp; &quot;Trying to use floating point register bank on target without vfp&quot;) ? void (0) : __assert_fail (&quot;(Mapping.RegBank-&gt;getID() != ARM::FPRRegBankID || MF.getSubtarget&lt;ARMSubtarget&gt;().hasVFP2Base()) &amp;&amp; \&quot;Trying to use floating point register bank on target without vfp\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp&quot;, 464, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="462">462</th><td>          (Mapping.RegBank-&gt;getID() != ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span> ||</td></tr>
<tr><th id="463">463</th><td>           MF.getSubtarget&lt;ARMSubtarget&gt;().hasVFP2Base()) &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>          <q>"Trying to use floating point register bank on target without vfp"</q>);</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td><u>#<span data-ppcond="458">endif</span></u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <i>/*Cost=*/</i><var>1</var>, <a class="local col7 ref" href="#17OperandsMapping" title='OperandsMapping' data-ref="17OperandsMapping">OperandsMapping</a>,</td></tr>
<tr><th id="470">470</th><td>                               <a class="local col6 ref" href="#16NumOperands" title='NumOperands' data-ref="16NumOperands">NumOperands</a>);</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
