(DESIGN_FILE
  (OBID "lib9aef568962fb27a3023079900d800000")
  (PROPERTIES
    (PROPERTY "ALDEC_DESIGN_DIR" "/home/willem/aldec/ease/hex2bin")
    (PROPERTY "OUTPUT_DIR" "design.hdl")
    (PROPERTY "OUTPUT_FILE" "work.v")
    (PROPERTY "PORTORDER" "3")
    (PROPERTY "STAMP_PLATFORM" "PC")
    (PROPERTY "STAMP_REVISION" "Release Candidate 1")
    (PROPERTY "STAMP_TIME" "Thu Jun 28 14:30:57 2012")
    (PROPERTY "STAMP_TOOL" "Ease")
    (PROPERTY "STAMP_VERSION" "8.0")
  )
  (COMPONENT_LIB 0)
  (NAME "design")
  (ENTITY "Toplevel" "ent9aef568962fb27a302307990cd800000")
  (ENTITY "ADDR_CNT" "ent9aef568962fb27a3023079901d800000")
  (ENTITY "ASCIIdec" "ent9aef568962fb27a3023079902d800000")
  (ENTITY "CD4029" "entf700001032425ae30f4033fccb700000")
  (ENTITY "COMP" "ent9aef568962fb27a3023079904d800000")
  (ENTITY "DAT_CNT" "ent9aef568962fb27a3023079905d800000")
  (ENTITY "DATREG" "ent9aef568962fb27a3023079906d800000")
  (ENTITY "HEXBIN" "ent9aef568962fb27a3023079907d800000")
  (ENTITY "IntelHEX" "ent9aef568962fb27a3023079908d800000")
  (ENTITY "LRC" "ent9aef568962fb27a3023079909d800000")
  (ENTITY "REG4" "ent9aef568962fb27a302307990ad800000")
  (ENTITY "stimuli" "entf70000108d6463e3025033fcb5400000")
  (ENTITY "SUB" "ent9aef568962fb27a302307990bd800000")
  (ENTITY "UUT_VERILOG" "ent9aef568962fb27a302307990dd800000")
  (ENTITY "UUT_VHDL" "entf70000105f8463e3025033fc59400000")
)