|DE0_TOP
CLOCK_50 => arm:arm_1.clk
KEY[0] => arm:arm_1.rst
KEY[0] => LEDG[0].DATAIN
KEY[1] => arm:arm_1.irq0
KEY[1] => LEDG[1].DATAIN
KEY[2] => arm:arm_1.irq1
KEY[2] => LEDG[2].DATAIN
KEY[3] => ~NO_FANOUT~
SW[0] => Display[15].OUTPUTSELECT
SW[0] => Display[14].OUTPUTSELECT
SW[0] => Display[13].OUTPUTSELECT
SW[0] => Display[12].OUTPUTSELECT
SW[0] => Display[11].OUTPUTSELECT
SW[0] => Display[10].OUTPUTSELECT
SW[0] => Display[9].OUTPUTSELECT
SW[0] => Display[8].OUTPUTSELECT
SW[0] => Display[7].OUTPUTSELECT
SW[0] => Display[6].OUTPUTSELECT
SW[0] => Display[5].OUTPUTSELECT
SW[0] => Display[4].OUTPUTSELECT
SW[0] => Display[3].OUTPUTSELECT
SW[0] => Display[2].OUTPUTSELECT
SW[0] => Display[1].OUTPUTSELECT
SW[0] => Display[0].OUTPUTSELECT
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>


|DE0_TOP|arm:arm_1
clk => MAE:MAE1.clk
clk => DataPath:DataPath1.clk
rst => MAE:MAE1.rst
rst => DataPath:DataPath1.rst
irq0 => DataPath:DataPath1.irq0
irq1 => DataPath:DataPath1.irq1
resultat[0] <= DataPath:DataPath1.Res[0]
resultat[1] <= DataPath:DataPath1.Res[1]
resultat[2] <= DataPath:DataPath1.Res[2]
resultat[3] <= DataPath:DataPath1.Res[3]
resultat[4] <= DataPath:DataPath1.Res[4]
resultat[5] <= DataPath:DataPath1.Res[5]
resultat[6] <= DataPath:DataPath1.Res[6]
resultat[7] <= DataPath:DataPath1.Res[7]
resultat[8] <= DataPath:DataPath1.Res[8]
resultat[9] <= DataPath:DataPath1.Res[9]
resultat[10] <= DataPath:DataPath1.Res[10]
resultat[11] <= DataPath:DataPath1.Res[11]
resultat[12] <= DataPath:DataPath1.Res[12]
resultat[13] <= DataPath:DataPath1.Res[13]
resultat[14] <= DataPath:DataPath1.Res[14]
resultat[15] <= DataPath:DataPath1.Res[15]
resultat[16] <= DataPath:DataPath1.Res[16]
resultat[17] <= DataPath:DataPath1.Res[17]
resultat[18] <= DataPath:DataPath1.Res[18]
resultat[19] <= DataPath:DataPath1.Res[19]
resultat[20] <= DataPath:DataPath1.Res[20]
resultat[21] <= DataPath:DataPath1.Res[21]
resultat[22] <= DataPath:DataPath1.Res[22]
resultat[23] <= DataPath:DataPath1.Res[23]
resultat[24] <= DataPath:DataPath1.Res[24]
resultat[25] <= DataPath:DataPath1.Res[25]
resultat[26] <= DataPath:DataPath1.Res[26]
resultat[27] <= DataPath:DataPath1.Res[27]
resultat[28] <= DataPath:DataPath1.Res[28]
resultat[29] <= DataPath:DataPath1.Res[29]
resultat[30] <= DataPath:DataPath1.Res[30]
resultat[31] <= DataPath:DataPath1.Res[31]


|DE0_TOP|arm:arm_1|MAE:MAE1
clk => ResWrEn~reg0.CLK
clk => SpsrWrEn~reg0.CLK
clk => CpsrWrEn~reg0.CLK
clk => CpsrSel~reg0.CLK
clk => AluOP[0]~reg0.CLK
clk => AluOP[1]~reg0.CLK
clk => AluSelB[0]~reg0.CLK
clk => AluSelB[1]~reg0.CLK
clk => AluSelA~reg0.CLK
clk => RegWrEn~reg0.CLK
clk => WSel~reg0.CLK
clk => irWrEn~reg0.CLK
clk => memWrEn~reg0.CLK
clk => memRdEn~reg0.CLK
clk => AdrSel~reg0.CLK
clk => LRWrEn~reg0.CLK
clk => PCWrEn~reg0.CLK
clk => PCSel[0]~reg0.CLK
clk => PCSel[1]~reg0.CLK
clk => irq_serv~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => isr.CLK
clk => instr_courante~11.DATAIN
rst => instr_courante.NOP.OUTPUTSELECT
rst => instr_courante.BX.OUTPUTSELECT
rst => instr_courante.BLT.OUTPUTSELECT
rst => instr_courante.BAL.OUTPUTSELECT
rst => instr_courante.STR.OUTPUTSELECT
rst => instr_courante.LDR.OUTPUTSELECT
rst => instr_courante.CMP.OUTPUTSELECT
rst => instr_courante.ADDr.OUTPUTSELECT
rst => instr_courante.ADDi.OUTPUTSELECT
rst => instr_courante.MOV.OUTPUTSELECT
rst => state[0].ACLR
rst => state[1].ACLR
rst => state[2].ACLR
rst => state[3].ACLR
rst => state[4].ACLR
rst => state[5].ACLR
rst => state[6].ACLR
rst => state[7].ACLR
rst => state[8].ACLR
rst => state[9].ACLR
rst => state[10].ACLR
rst => state[11].ACLR
rst => state[12].ACLR
rst => state[13].ACLR
rst => state[14].ACLR
rst => state[15].ACLR
rst => state[16].ACLR
rst => state[17].ACLR
rst => state[18].ACLR
rst => state[19].ACLR
rst => state[20].ACLR
rst => state[21].ACLR
rst => state[22].ACLR
rst => state[23].ACLR
rst => state[24].ACLR
rst => state[25].ACLR
rst => state[26].ACLR
rst => state[27].ACLR
rst => state[28].ACLR
rst => state[29].ACLR
rst => state[30].ACLR
rst => state[31].ACLR
rst => isr.ACLR
rst => irq_serv~reg0.ENA
rst => PCSel[1]~reg0.ENA
rst => PCSel[0]~reg0.ENA
rst => PCWrEn~reg0.ENA
rst => LRWrEn~reg0.ENA
rst => AdrSel~reg0.ENA
rst => memRdEn~reg0.ENA
rst => memWrEn~reg0.ENA
rst => irWrEn~reg0.ENA
rst => WSel~reg0.ENA
rst => RegWrEn~reg0.ENA
rst => AluSelA~reg0.ENA
rst => AluSelB[1]~reg0.ENA
rst => AluSelB[0]~reg0.ENA
rst => AluOP[1]~reg0.ENA
rst => AluOP[0]~reg0.ENA
rst => CpsrSel~reg0.ENA
rst => CpsrWrEn~reg0.ENA
rst => SpsrWrEn~reg0.ENA
rst => ResWrEn~reg0.ENA
irq => process_0.IN1
N => state.DATAB
inst_mem[0] => ~NO_FANOUT~
inst_mem[1] => ~NO_FANOUT~
inst_mem[2] => ~NO_FANOUT~
inst_mem[3] => ~NO_FANOUT~
inst_mem[4] => ~NO_FANOUT~
inst_mem[5] => ~NO_FANOUT~
inst_mem[6] => ~NO_FANOUT~
inst_mem[7] => ~NO_FANOUT~
inst_mem[8] => ~NO_FANOUT~
inst_mem[9] => ~NO_FANOUT~
inst_mem[10] => ~NO_FANOUT~
inst_mem[11] => ~NO_FANOUT~
inst_mem[12] => ~NO_FANOUT~
inst_mem[13] => ~NO_FANOUT~
inst_mem[14] => ~NO_FANOUT~
inst_mem[15] => ~NO_FANOUT~
inst_mem[16] => ~NO_FANOUT~
inst_mem[17] => ~NO_FANOUT~
inst_mem[18] => ~NO_FANOUT~
inst_mem[19] => ~NO_FANOUT~
inst_mem[20] => Equal3.IN23
inst_mem[20] => Equal4.IN23
inst_mem[20] => Equal5.IN23
inst_mem[20] => Equal6.IN23
inst_mem[20] => Equal7.IN23
inst_mem[20] => Equal8.IN23
inst_mem[21] => Equal3.IN22
inst_mem[21] => Equal4.IN22
inst_mem[21] => Equal5.IN22
inst_mem[21] => Equal6.IN22
inst_mem[21] => Equal7.IN22
inst_mem[21] => Equal8.IN22
inst_mem[22] => Equal3.IN21
inst_mem[22] => Equal4.IN21
inst_mem[22] => Equal5.IN21
inst_mem[22] => Equal6.IN21
inst_mem[22] => Equal7.IN21
inst_mem[22] => Equal8.IN21
inst_mem[23] => Equal3.IN20
inst_mem[23] => Equal4.IN20
inst_mem[23] => Equal5.IN20
inst_mem[23] => Equal6.IN20
inst_mem[23] => Equal7.IN20
inst_mem[23] => Equal8.IN20
inst_mem[24] => Equal3.IN19
inst_mem[24] => Equal4.IN19
inst_mem[24] => Equal5.IN19
inst_mem[24] => Equal6.IN19
inst_mem[24] => Equal7.IN19
inst_mem[24] => Equal8.IN19
inst_mem[24] => Equal0.IN7
inst_mem[24] => Equal1.IN2
inst_mem[24] => Equal2.IN2
inst_mem[25] => Equal3.IN18
inst_mem[25] => Equal4.IN18
inst_mem[25] => Equal5.IN18
inst_mem[25] => Equal6.IN18
inst_mem[25] => Equal7.IN18
inst_mem[25] => Equal8.IN18
inst_mem[25] => Equal0.IN6
inst_mem[25] => Equal1.IN7
inst_mem[25] => Equal2.IN7
inst_mem[26] => Equal3.IN17
inst_mem[26] => Equal4.IN17
inst_mem[26] => Equal5.IN17
inst_mem[26] => Equal6.IN17
inst_mem[26] => Equal7.IN17
inst_mem[26] => Equal8.IN17
inst_mem[26] => Equal0.IN1
inst_mem[26] => Equal1.IN1
inst_mem[26] => Equal2.IN1
inst_mem[27] => Equal3.IN16
inst_mem[27] => Equal4.IN16
inst_mem[27] => Equal5.IN16
inst_mem[27] => Equal6.IN16
inst_mem[27] => Equal7.IN16
inst_mem[27] => Equal8.IN16
inst_mem[27] => Equal0.IN5
inst_mem[27] => Equal1.IN6
inst_mem[27] => Equal2.IN6
inst_mem[28] => Equal3.IN15
inst_mem[28] => Equal4.IN15
inst_mem[28] => Equal5.IN15
inst_mem[28] => Equal6.IN15
inst_mem[28] => Equal7.IN15
inst_mem[28] => Equal8.IN15
inst_mem[28] => Equal0.IN0
inst_mem[28] => Equal1.IN0
inst_mem[28] => Equal2.IN5
inst_mem[29] => Equal3.IN14
inst_mem[29] => Equal4.IN14
inst_mem[29] => Equal5.IN14
inst_mem[29] => Equal6.IN14
inst_mem[29] => Equal7.IN14
inst_mem[29] => Equal8.IN14
inst_mem[29] => Equal0.IN4
inst_mem[29] => Equal1.IN5
inst_mem[29] => Equal2.IN4
inst_mem[30] => Equal3.IN13
inst_mem[30] => Equal4.IN13
inst_mem[30] => Equal5.IN13
inst_mem[30] => Equal6.IN13
inst_mem[30] => Equal7.IN13
inst_mem[30] => Equal8.IN13
inst_mem[30] => Equal0.IN3
inst_mem[30] => Equal1.IN4
inst_mem[30] => Equal2.IN0
inst_mem[31] => Equal3.IN12
inst_mem[31] => Equal4.IN12
inst_mem[31] => Equal5.IN12
inst_mem[31] => Equal6.IN12
inst_mem[31] => Equal7.IN12
inst_mem[31] => Equal8.IN12
inst_mem[31] => Equal0.IN2
inst_mem[31] => Equal1.IN3
inst_mem[31] => Equal2.IN3
inst_reg[0] => ~NO_FANOUT~
inst_reg[1] => ~NO_FANOUT~
inst_reg[2] => ~NO_FANOUT~
inst_reg[3] => ~NO_FANOUT~
inst_reg[4] => ~NO_FANOUT~
inst_reg[5] => ~NO_FANOUT~
inst_reg[6] => ~NO_FANOUT~
inst_reg[7] => ~NO_FANOUT~
inst_reg[8] => ~NO_FANOUT~
inst_reg[9] => ~NO_FANOUT~
inst_reg[10] => ~NO_FANOUT~
inst_reg[11] => ~NO_FANOUT~
inst_reg[12] => ~NO_FANOUT~
inst_reg[13] => ~NO_FANOUT~
inst_reg[14] => ~NO_FANOUT~
inst_reg[15] => ~NO_FANOUT~
inst_reg[16] => ~NO_FANOUT~
inst_reg[17] => ~NO_FANOUT~
inst_reg[18] => ~NO_FANOUT~
inst_reg[19] => ~NO_FANOUT~
inst_reg[20] => ~NO_FANOUT~
inst_reg[21] => ~NO_FANOUT~
inst_reg[22] => ~NO_FANOUT~
inst_reg[23] => ~NO_FANOUT~
inst_reg[24] => ~NO_FANOUT~
inst_reg[25] => ~NO_FANOUT~
inst_reg[26] => ~NO_FANOUT~
inst_reg[27] => ~NO_FANOUT~
inst_reg[28] => ~NO_FANOUT~
inst_reg[29] => ~NO_FANOUT~
inst_reg[30] => ~NO_FANOUT~
inst_reg[31] => ~NO_FANOUT~
irq_serv <= irq_serv~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdrSel <= AdrSel~reg0.DB_MAX_OUTPUT_PORT_TYPE
memRdEn <= memRdEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWrEn <= memWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
irWrEn <= irWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
WSel <= WSel~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrEn <= RegWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluSelA <= AluSelA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CpsrSel <= CpsrSel~reg0.DB_MAX_OUTPUT_PORT_TYPE
CpsrWrEn <= CpsrWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpsrWrEn <= SpsrWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCWrEn <= PCWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRWrEn <= LRWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResWrEn <= ResWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluSelB[0] <= AluSelB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluSelB[1] <= AluSelB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOP[0] <= AluOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOP[1] <= AluOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSel[0] <= PCSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSel[1] <= PCSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1
clk => VIC:VIC0.clk
clk => PSR:RegPC.clk
clk => PSR:LR0.clk
clk => Mem64:Memoire.clock
clk => PSR:RegistreInstr.clk
clk => Reg32:RegistreData.clk
clk => BancDeRegistres:BancReg.clk
clk => Reg32:RegA0.clk
clk => Reg32:RegB0.clk
clk => Reg32:RegALU0.clk
clk => PSR:CPSR0.clk
clk => PSR:SPSR0.clk
clk => PSR:RegRes.clk
rst => VIC:VIC0.rst
rst => PSR:RegPC.rst
rst => PSR:LR0.rst
rst => PSR:RegistreInstr.rst
rst => Reg32:RegistreData.rst
rst => Reg32:RegA0.rst
rst => Reg32:RegB0.rst
rst => Reg32:RegALU0.rst
rst => PSR:CPSR0.rst
rst => PSR:SPSR0.rst
rst => PSR:RegRes.rst
irq0 => VIC:VIC0.irq0
irq1 => VIC:VIC0.irq1
irq <= VIC:VIC0.irq
irq_serv => VIC:VIC0.IRQ_SERV
Inst_Mem[0] <= Mem64:Memoire.q[0]
Inst_Mem[1] <= Mem64:Memoire.q[1]
Inst_Mem[2] <= Mem64:Memoire.q[2]
Inst_Mem[3] <= Mem64:Memoire.q[3]
Inst_Mem[4] <= Mem64:Memoire.q[4]
Inst_Mem[5] <= Mem64:Memoire.q[5]
Inst_Mem[6] <= Mem64:Memoire.q[6]
Inst_Mem[7] <= Mem64:Memoire.q[7]
Inst_Mem[8] <= Mem64:Memoire.q[8]
Inst_Mem[9] <= Mem64:Memoire.q[9]
Inst_Mem[10] <= Mem64:Memoire.q[10]
Inst_Mem[11] <= Mem64:Memoire.q[11]
Inst_Mem[12] <= Mem64:Memoire.q[12]
Inst_Mem[13] <= Mem64:Memoire.q[13]
Inst_Mem[14] <= Mem64:Memoire.q[14]
Inst_Mem[15] <= Mem64:Memoire.q[15]
Inst_Mem[16] <= Mem64:Memoire.q[16]
Inst_Mem[17] <= Mem64:Memoire.q[17]
Inst_Mem[18] <= Mem64:Memoire.q[18]
Inst_Mem[19] <= Mem64:Memoire.q[19]
Inst_Mem[20] <= Mem64:Memoire.q[20]
Inst_Mem[21] <= Mem64:Memoire.q[21]
Inst_Mem[22] <= Mem64:Memoire.q[22]
Inst_Mem[23] <= Mem64:Memoire.q[23]
Inst_Mem[24] <= Mem64:Memoire.q[24]
Inst_Mem[25] <= Mem64:Memoire.q[25]
Inst_Mem[26] <= Mem64:Memoire.q[26]
Inst_Mem[27] <= Mem64:Memoire.q[27]
Inst_Mem[28] <= Mem64:Memoire.q[28]
Inst_Mem[29] <= Mem64:Memoire.q[29]
Inst_Mem[30] <= Mem64:Memoire.q[30]
Inst_Mem[31] <= Mem64:Memoire.q[31]
Inst_Reg[0] <= PSR:RegistreInstr.dataout[0]
Inst_Reg[1] <= PSR:RegistreInstr.dataout[1]
Inst_Reg[2] <= PSR:RegistreInstr.dataout[2]
Inst_Reg[3] <= PSR:RegistreInstr.dataout[3]
Inst_Reg[4] <= PSR:RegistreInstr.dataout[4]
Inst_Reg[5] <= PSR:RegistreInstr.dataout[5]
Inst_Reg[6] <= PSR:RegistreInstr.dataout[6]
Inst_Reg[7] <= PSR:RegistreInstr.dataout[7]
Inst_Reg[8] <= PSR:RegistreInstr.dataout[8]
Inst_Reg[9] <= PSR:RegistreInstr.dataout[9]
Inst_Reg[10] <= PSR:RegistreInstr.dataout[10]
Inst_Reg[11] <= PSR:RegistreInstr.dataout[11]
Inst_Reg[12] <= PSR:RegistreInstr.dataout[12]
Inst_Reg[13] <= PSR:RegistreInstr.dataout[13]
Inst_Reg[14] <= PSR:RegistreInstr.dataout[14]
Inst_Reg[15] <= PSR:RegistreInstr.dataout[15]
Inst_Reg[16] <= PSR:RegistreInstr.dataout[16]
Inst_Reg[17] <= PSR:RegistreInstr.dataout[17]
Inst_Reg[18] <= PSR:RegistreInstr.dataout[18]
Inst_Reg[19] <= PSR:RegistreInstr.dataout[19]
Inst_Reg[20] <= PSR:RegistreInstr.dataout[20]
Inst_Reg[21] <= PSR:RegistreInstr.dataout[21]
Inst_Reg[22] <= PSR:RegistreInstr.dataout[22]
Inst_Reg[23] <= PSR:RegistreInstr.dataout[23]
Inst_Reg[24] <= PSR:RegistreInstr.dataout[24]
Inst_Reg[25] <= PSR:RegistreInstr.dataout[25]
Inst_Reg[26] <= PSR:RegistreInstr.dataout[26]
Inst_Reg[27] <= PSR:RegistreInstr.dataout[27]
Inst_Reg[28] <= PSR:RegistreInstr.dataout[28]
Inst_Reg[29] <= PSR:RegistreInstr.dataout[29]
Inst_Reg[30] <= PSR:RegistreInstr.dataout[30]
Inst_Reg[31] <= PSR:RegistreInstr.dataout[31]
N <= PSR:CPSR0.dataout[31]
AdrSel => Multiplexeur2:MuxMem.com
MemRdEn => Mem64:Memoire.rden
MemWrEn => Mem64:Memoire.wren
IrWrEn => PSR:RegistreInstr.we
WSel => Multiplexeur2:MuxW0.com
RegWrEn => BancDeRegistres:BancReg.we
AluSelA => Multiplexeur2:MuxAluA.com
AluSelB[0] => mux4:MuxAluB.com[0]
AluSelB[1] => mux4:MuxAluB.com[1]
AluOP[0] => UAL:ALU0.OP[0]
AluOP[1] => UAL:ALU0.OP[1]
CpsrSel => Multiplexeur2:cpsrmux.com
CpsrWrEn => PSR:CPSR0.we
SpsrWrEn => PSR:SPSR0.we
PCSel[0] => mux4:MuxPC.com[0]
PCSel[1] => mux4:MuxPC.com[1]
PCWrEn => PSR:RegPC.we
LRWrEn => PSR:LR0.we
Res[0] <= PSR:RegRes.dataout[0]
Res[1] <= PSR:RegRes.dataout[1]
Res[2] <= PSR:RegRes.dataout[2]
Res[3] <= PSR:RegRes.dataout[3]
Res[4] <= PSR:RegRes.dataout[4]
Res[5] <= PSR:RegRes.dataout[5]
Res[6] <= PSR:RegRes.dataout[6]
Res[7] <= PSR:RegRes.dataout[7]
Res[8] <= PSR:RegRes.dataout[8]
Res[9] <= PSR:RegRes.dataout[9]
Res[10] <= PSR:RegRes.dataout[10]
Res[11] <= PSR:RegRes.dataout[11]
Res[12] <= PSR:RegRes.dataout[12]
Res[13] <= PSR:RegRes.dataout[13]
Res[14] <= PSR:RegRes.dataout[14]
Res[15] <= PSR:RegRes.dataout[15]
Res[16] <= PSR:RegRes.dataout[16]
Res[17] <= PSR:RegRes.dataout[17]
Res[18] <= PSR:RegRes.dataout[18]
Res[19] <= PSR:RegRes.dataout[19]
Res[20] <= PSR:RegRes.dataout[20]
Res[21] <= PSR:RegRes.dataout[21]
Res[22] <= PSR:RegRes.dataout[22]
Res[23] <= PSR:RegRes.dataout[23]
Res[24] <= PSR:RegRes.dataout[24]
Res[25] <= PSR:RegRes.dataout[25]
Res[26] <= PSR:RegRes.dataout[26]
Res[27] <= PSR:RegRes.dataout[27]
Res[28] <= PSR:RegRes.dataout[28]
Res[29] <= PSR:RegRes.dataout[29]
Res[30] <= PSR:RegRes.dataout[30]
Res[31] <= PSR:RegRes.dataout[31]
ResWrEn => PSR:RegRes.we


|DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0
clk => irq1_ech[0].CLK
clk => irq1_ech[1].CLK
clk => irq0_ech[0].CLK
clk => irq0_ech[1].CLK
rst => irq0_memo.IN1
rst => irq1_ech[0].ACLR
rst => irq1_ech[1].ACLR
rst => irq0_ech[0].ACLR
rst => irq0_ech[1].ACLR
rst => irq1_memo.ACLR
rst => comb.IN1
rst => comb.IN1
IRQ_SERV => irq1_memo.IN1
IRQ_SERV => irq0_memo.IN1
IRQ0 => irq0_ech[0].DATAIN
IRQ1 => irq1_ech[0].DATAIN
IRQ <= IRQ.DB_MAX_OUTPUT_PORT_TYPE
VICPC[0] <= VICPC.DB_MAX_OUTPUT_PORT_TYPE
VICPC[1] <= <GND>
VICPC[2] <= VICPC.DB_MAX_OUTPUT_PORT_TYPE
VICPC[3] <= irq0_memo.DB_MAX_OUTPUT_PORT_TYPE
VICPC[4] <= VICPC.DB_MAX_OUTPUT_PORT_TYPE
VICPC[5] <= <GND>
VICPC[6] <= <GND>
VICPC[7] <= <GND>
VICPC[8] <= <GND>
VICPC[9] <= <GND>
VICPC[10] <= <GND>
VICPC[11] <= <GND>
VICPC[12] <= <GND>
VICPC[13] <= <GND>
VICPC[14] <= <GND>
VICPC[15] <= <GND>
VICPC[16] <= <GND>
VICPC[17] <= <GND>
VICPC[18] <= <GND>
VICPC[19] <= <GND>
VICPC[20] <= <GND>
VICPC[21] <= <GND>
VICPC[22] <= <GND>
VICPC[23] <= <GND>
VICPC[24] <= <GND>
VICPC[25] <= <GND>
VICPC[26] <= <GND>
VICPC[27] <= <GND>
VICPC[28] <= <GND>
VICPC[29] <= <GND>
VICPC[30] <= <GND>
VICPC[31] <= <GND>


|DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxPC
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAB
B[1] => S.DATAB
B[2] => S.DATAB
B[3] => S.DATAB
B[4] => S.DATAB
B[5] => S.DATAB
B[6] => S.DATAB
B[7] => S.DATAB
B[8] => S.DATAB
B[9] => S.DATAB
B[10] => S.DATAB
B[11] => S.DATAB
B[12] => S.DATAB
B[13] => S.DATAB
B[14] => S.DATAB
B[15] => S.DATAB
B[16] => S.DATAB
B[17] => S.DATAB
B[18] => S.DATAB
B[19] => S.DATAB
B[20] => S.DATAB
B[21] => S.DATAB
B[22] => S.DATAB
B[23] => S.DATAB
B[24] => S.DATAB
B[25] => S.DATAB
B[26] => S.DATAB
B[27] => S.DATAB
B[28] => S.DATAB
B[29] => S.DATAB
B[30] => S.DATAB
B[31] => S.DATAB
C[0] => S.DATAB
C[1] => S.DATAB
C[2] => S.DATAB
C[3] => S.DATAB
C[4] => S.DATAB
C[5] => S.DATAB
C[6] => S.DATAB
C[7] => S.DATAB
C[8] => S.DATAB
C[9] => S.DATAB
C[10] => S.DATAB
C[11] => S.DATAB
C[12] => S.DATAB
C[13] => S.DATAB
C[14] => S.DATAB
C[15] => S.DATAB
C[16] => S.DATAB
C[17] => S.DATAB
C[18] => S.DATAB
C[19] => S.DATAB
C[20] => S.DATAB
C[21] => S.DATAB
C[22] => S.DATAB
C[23] => S.DATAB
C[24] => S.DATAB
C[25] => S.DATAB
C[26] => S.DATAB
C[27] => S.DATAB
C[28] => S.DATAB
C[29] => S.DATAB
C[30] => S.DATAB
C[31] => S.DATAB
D[0] => S.DATAA
D[1] => S.DATAA
D[2] => S.DATAA
D[3] => S.DATAA
D[4] => S.DATAA
D[5] => S.DATAA
D[6] => S.DATAA
D[7] => S.DATAA
D[8] => S.DATAA
D[9] => S.DATAA
D[10] => S.DATAA
D[11] => S.DATAA
D[12] => S.DATAA
D[13] => S.DATAA
D[14] => S.DATAA
D[15] => S.DATAA
D[16] => S.DATAA
D[17] => S.DATAA
D[18] => S.DATAA
D[19] => S.DATAA
D[20] => S.DATAA
D[21] => S.DATAA
D[22] => S.DATAA
D[23] => S.DATAA
D[24] => S.DATAA
D[25] => S.DATAA
D[26] => S.DATAA
D[27] => S.DATAA
D[28] => S.DATAA
D[29] => S.DATAA
D[30] => S.DATAA
D[31] => S.DATAA
COM[0] => Equal0.IN1
COM[0] => Equal1.IN1
COM[0] => Equal2.IN0
COM[1] => Equal0.IN0
COM[1] => Equal1.IN0
COM[1] => Equal2.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegPC
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:LR0
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxMem
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component
wren_a => altsyncram_hjs1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_hjs1:auto_generated.rden_b
data_a[0] => altsyncram_hjs1:auto_generated.data_a[0]
data_a[1] => altsyncram_hjs1:auto_generated.data_a[1]
data_a[2] => altsyncram_hjs1:auto_generated.data_a[2]
data_a[3] => altsyncram_hjs1:auto_generated.data_a[3]
data_a[4] => altsyncram_hjs1:auto_generated.data_a[4]
data_a[5] => altsyncram_hjs1:auto_generated.data_a[5]
data_a[6] => altsyncram_hjs1:auto_generated.data_a[6]
data_a[7] => altsyncram_hjs1:auto_generated.data_a[7]
data_a[8] => altsyncram_hjs1:auto_generated.data_a[8]
data_a[9] => altsyncram_hjs1:auto_generated.data_a[9]
data_a[10] => altsyncram_hjs1:auto_generated.data_a[10]
data_a[11] => altsyncram_hjs1:auto_generated.data_a[11]
data_a[12] => altsyncram_hjs1:auto_generated.data_a[12]
data_a[13] => altsyncram_hjs1:auto_generated.data_a[13]
data_a[14] => altsyncram_hjs1:auto_generated.data_a[14]
data_a[15] => altsyncram_hjs1:auto_generated.data_a[15]
data_a[16] => altsyncram_hjs1:auto_generated.data_a[16]
data_a[17] => altsyncram_hjs1:auto_generated.data_a[17]
data_a[18] => altsyncram_hjs1:auto_generated.data_a[18]
data_a[19] => altsyncram_hjs1:auto_generated.data_a[19]
data_a[20] => altsyncram_hjs1:auto_generated.data_a[20]
data_a[21] => altsyncram_hjs1:auto_generated.data_a[21]
data_a[22] => altsyncram_hjs1:auto_generated.data_a[22]
data_a[23] => altsyncram_hjs1:auto_generated.data_a[23]
data_a[24] => altsyncram_hjs1:auto_generated.data_a[24]
data_a[25] => altsyncram_hjs1:auto_generated.data_a[25]
data_a[26] => altsyncram_hjs1:auto_generated.data_a[26]
data_a[27] => altsyncram_hjs1:auto_generated.data_a[27]
data_a[28] => altsyncram_hjs1:auto_generated.data_a[28]
data_a[29] => altsyncram_hjs1:auto_generated.data_a[29]
data_a[30] => altsyncram_hjs1:auto_generated.data_a[30]
data_a[31] => altsyncram_hjs1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_hjs1:auto_generated.address_a[0]
address_a[1] => altsyncram_hjs1:auto_generated.address_a[1]
address_a[2] => altsyncram_hjs1:auto_generated.address_a[2]
address_a[3] => altsyncram_hjs1:auto_generated.address_a[3]
address_a[4] => altsyncram_hjs1:auto_generated.address_a[4]
address_a[5] => altsyncram_hjs1:auto_generated.address_a[5]
address_b[0] => altsyncram_hjs1:auto_generated.address_b[0]
address_b[1] => altsyncram_hjs1:auto_generated.address_b[1]
address_b[2] => altsyncram_hjs1:auto_generated.address_b[2]
address_b[3] => altsyncram_hjs1:auto_generated.address_b[3]
address_b[4] => altsyncram_hjs1:auto_generated.address_b[4]
address_b[5] => altsyncram_hjs1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hjs1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_hjs1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hjs1:auto_generated.q_b[1]
q_b[2] <= altsyncram_hjs1:auto_generated.q_b[2]
q_b[3] <= altsyncram_hjs1:auto_generated.q_b[3]
q_b[4] <= altsyncram_hjs1:auto_generated.q_b[4]
q_b[5] <= altsyncram_hjs1:auto_generated.q_b[5]
q_b[6] <= altsyncram_hjs1:auto_generated.q_b[6]
q_b[7] <= altsyncram_hjs1:auto_generated.q_b[7]
q_b[8] <= altsyncram_hjs1:auto_generated.q_b[8]
q_b[9] <= altsyncram_hjs1:auto_generated.q_b[9]
q_b[10] <= altsyncram_hjs1:auto_generated.q_b[10]
q_b[11] <= altsyncram_hjs1:auto_generated.q_b[11]
q_b[12] <= altsyncram_hjs1:auto_generated.q_b[12]
q_b[13] <= altsyncram_hjs1:auto_generated.q_b[13]
q_b[14] <= altsyncram_hjs1:auto_generated.q_b[14]
q_b[15] <= altsyncram_hjs1:auto_generated.q_b[15]
q_b[16] <= altsyncram_hjs1:auto_generated.q_b[16]
q_b[17] <= altsyncram_hjs1:auto_generated.q_b[17]
q_b[18] <= altsyncram_hjs1:auto_generated.q_b[18]
q_b[19] <= altsyncram_hjs1:auto_generated.q_b[19]
q_b[20] <= altsyncram_hjs1:auto_generated.q_b[20]
q_b[21] <= altsyncram_hjs1:auto_generated.q_b[21]
q_b[22] <= altsyncram_hjs1:auto_generated.q_b[22]
q_b[23] <= altsyncram_hjs1:auto_generated.q_b[23]
q_b[24] <= altsyncram_hjs1:auto_generated.q_b[24]
q_b[25] <= altsyncram_hjs1:auto_generated.q_b[25]
q_b[26] <= altsyncram_hjs1:auto_generated.q_b[26]
q_b[27] <= altsyncram_hjs1:auto_generated.q_b[27]
q_b[28] <= altsyncram_hjs1:auto_generated.q_b[28]
q_b[29] <= altsyncram_hjs1:auto_generated.q_b[29]
q_b[30] <= altsyncram_hjs1:auto_generated.q_b[30]
q_b[31] <= altsyncram_hjs1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_TOP|arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegistreInstr
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegistreData
DATAIN[0] => DATA[0].DATAIN
DATAIN[1] => DATA[1].DATAIN
DATAIN[2] => DATA[2].DATAIN
DATAIN[3] => DATA[3].DATAIN
DATAIN[4] => DATA[4].DATAIN
DATAIN[5] => DATA[5].DATAIN
DATAIN[6] => DATA[6].DATAIN
DATAIN[7] => DATA[7].DATAIN
DATAIN[8] => DATA[8].DATAIN
DATAIN[9] => DATA[9].DATAIN
DATAIN[10] => DATA[10].DATAIN
DATAIN[11] => DATA[11].DATAIN
DATAIN[12] => DATA[12].DATAIN
DATAIN[13] => DATA[13].DATAIN
DATAIN[14] => DATA[14].DATAIN
DATAIN[15] => DATA[15].DATAIN
DATAIN[16] => DATA[16].DATAIN
DATAIN[17] => DATA[17].DATAIN
DATAIN[18] => DATA[18].DATAIN
DATAIN[19] => DATA[19].DATAIN
DATAIN[20] => DATA[20].DATAIN
DATAIN[21] => DATA[21].DATAIN
DATAIN[22] => DATA[22].DATAIN
DATAIN[23] => DATA[23].DATAIN
DATAIN[24] => DATA[24].DATAIN
DATAIN[25] => DATA[25].DATAIN
DATAIN[26] => DATA[26].DATAIN
DATAIN[27] => DATA[27].DATAIN
DATAIN[28] => DATA[28].DATAIN
DATAIN[29] => DATA[29].DATAIN
DATAIN[30] => DATA[30].DATAIN
DATAIN[31] => DATA[31].DATAIN
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => DATA[8].CLK
CLK => DATA[9].CLK
CLK => DATA[10].CLK
CLK => DATA[11].CLK
CLK => DATA[12].CLK
CLK => DATA[13].CLK
CLK => DATA[14].CLK
CLK => DATA[15].CLK
CLK => DATA[16].CLK
CLK => DATA[17].CLK
CLK => DATA[18].CLK
CLK => DATA[19].CLK
CLK => DATA[20].CLK
CLK => DATA[21].CLK
CLK => DATA[22].CLK
CLK => DATA[23].CLK
CLK => DATA[24].CLK
CLK => DATA[25].CLK
CLK => DATA[26].CLK
CLK => DATA[27].CLK
CLK => DATA[28].CLK
CLK => DATA[29].CLK
CLK => DATA[30].CLK
CLK => DATA[31].CLK
RST => DATA[0].ACLR
RST => DATA[1].ACLR
RST => DATA[2].ACLR
RST => DATA[3].ACLR
RST => DATA[4].ACLR
RST => DATA[5].ACLR
RST => DATA[6].ACLR
RST => DATA[7].ACLR
RST => DATA[8].ACLR
RST => DATA[9].ACLR
RST => DATA[10].ACLR
RST => DATA[11].ACLR
RST => DATA[12].ACLR
RST => DATA[13].ACLR
RST => DATA[14].ACLR
RST => DATA[15].ACLR
RST => DATA[16].ACLR
RST => DATA[17].ACLR
RST => DATA[18].ACLR
RST => DATA[19].ACLR
RST => DATA[20].ACLR
RST => DATA[21].ACLR
RST => DATA[22].ACLR
RST => DATA[23].ACLR
RST => DATA[24].ACLR
RST => DATA[25].ACLR
RST => DATA[26].ACLR
RST => DATA[27].ACLR
RST => DATA[28].ACLR
RST => DATA[29].ACLR
RST => DATA[30].ACLR
RST => DATA[31].ACLR
DATAOUT[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxW0
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
B[6] => S.DATAA
B[7] => S.DATAA
B[8] => S.DATAA
B[9] => S.DATAA
B[10] => S.DATAA
B[11] => S.DATAA
B[12] => S.DATAA
B[13] => S.DATAA
B[14] => S.DATAA
B[15] => S.DATAA
B[16] => S.DATAA
B[17] => S.DATAA
B[18] => S.DATAA
B[19] => S.DATAA
B[20] => S.DATAA
B[21] => S.DATAA
B[22] => S.DATAA
B[23] => S.DATAA
B[24] => S.DATAA
B[25] => S.DATAA
B[26] => S.DATAA
B[27] => S.DATAA
B[28] => S.DATAA
B[29] => S.DATAA
B[30] => S.DATAA
B[31] => S.DATAA
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxRB0
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg
CLK => Banc~36.CLK
CLK => Banc~0.CLK
CLK => Banc~1.CLK
CLK => Banc~2.CLK
CLK => Banc~3.CLK
CLK => Banc~4.CLK
CLK => Banc~5.CLK
CLK => Banc~6.CLK
CLK => Banc~7.CLK
CLK => Banc~8.CLK
CLK => Banc~9.CLK
CLK => Banc~10.CLK
CLK => Banc~11.CLK
CLK => Banc~12.CLK
CLK => Banc~13.CLK
CLK => Banc~14.CLK
CLK => Banc~15.CLK
CLK => Banc~16.CLK
CLK => Banc~17.CLK
CLK => Banc~18.CLK
CLK => Banc~19.CLK
CLK => Banc~20.CLK
CLK => Banc~21.CLK
CLK => Banc~22.CLK
CLK => Banc~23.CLK
CLK => Banc~24.CLK
CLK => Banc~25.CLK
CLK => Banc~26.CLK
CLK => Banc~27.CLK
CLK => Banc~28.CLK
CLK => Banc~29.CLK
CLK => Banc~30.CLK
CLK => Banc~31.CLK
CLK => Banc~32.CLK
CLK => Banc~33.CLK
CLK => Banc~34.CLK
CLK => Banc~35.CLK
CLK => Banc.CLK0
W[0] => Banc~35.DATAIN
W[0] => Banc.DATAIN
W[1] => Banc~34.DATAIN
W[1] => Banc.DATAIN1
W[2] => Banc~33.DATAIN
W[2] => Banc.DATAIN2
W[3] => Banc~32.DATAIN
W[3] => Banc.DATAIN3
W[4] => Banc~31.DATAIN
W[4] => Banc.DATAIN4
W[5] => Banc~30.DATAIN
W[5] => Banc.DATAIN5
W[6] => Banc~29.DATAIN
W[6] => Banc.DATAIN6
W[7] => Banc~28.DATAIN
W[7] => Banc.DATAIN7
W[8] => Banc~27.DATAIN
W[8] => Banc.DATAIN8
W[9] => Banc~26.DATAIN
W[9] => Banc.DATAIN9
W[10] => Banc~25.DATAIN
W[10] => Banc.DATAIN10
W[11] => Banc~24.DATAIN
W[11] => Banc.DATAIN11
W[12] => Banc~23.DATAIN
W[12] => Banc.DATAIN12
W[13] => Banc~22.DATAIN
W[13] => Banc.DATAIN13
W[14] => Banc~21.DATAIN
W[14] => Banc.DATAIN14
W[15] => Banc~20.DATAIN
W[15] => Banc.DATAIN15
W[16] => Banc~19.DATAIN
W[16] => Banc.DATAIN16
W[17] => Banc~18.DATAIN
W[17] => Banc.DATAIN17
W[18] => Banc~17.DATAIN
W[18] => Banc.DATAIN18
W[19] => Banc~16.DATAIN
W[19] => Banc.DATAIN19
W[20] => Banc~15.DATAIN
W[20] => Banc.DATAIN20
W[21] => Banc~14.DATAIN
W[21] => Banc.DATAIN21
W[22] => Banc~13.DATAIN
W[22] => Banc.DATAIN22
W[23] => Banc~12.DATAIN
W[23] => Banc.DATAIN23
W[24] => Banc~11.DATAIN
W[24] => Banc.DATAIN24
W[25] => Banc~10.DATAIN
W[25] => Banc.DATAIN25
W[26] => Banc~9.DATAIN
W[26] => Banc.DATAIN26
W[27] => Banc~8.DATAIN
W[27] => Banc.DATAIN27
W[28] => Banc~7.DATAIN
W[28] => Banc.DATAIN28
W[29] => Banc~6.DATAIN
W[29] => Banc.DATAIN29
W[30] => Banc~5.DATAIN
W[30] => Banc.DATAIN30
W[31] => Banc~4.DATAIN
W[31] => Banc.DATAIN31
RA[0] => Banc.RADDR
RA[1] => Banc.RADDR1
RA[2] => Banc.RADDR2
RA[3] => Banc.RADDR3
RB[0] => Banc.PORTBRADDR
RB[1] => Banc.PORTBRADDR1
RB[2] => Banc.PORTBRADDR2
RB[3] => Banc.PORTBRADDR3
RW[0] => Banc~3.DATAIN
RW[0] => Banc.WADDR
RW[1] => Banc~2.DATAIN
RW[1] => Banc.WADDR1
RW[2] => Banc~1.DATAIN
RW[2] => Banc.WADDR2
RW[3] => Banc~0.DATAIN
RW[3] => Banc.WADDR3
WE => Banc~36.DATAIN
WE => Banc.WE
A[0] <= Banc.DATAOUT
A[1] <= Banc.DATAOUT1
A[2] <= Banc.DATAOUT2
A[3] <= Banc.DATAOUT3
A[4] <= Banc.DATAOUT4
A[5] <= Banc.DATAOUT5
A[6] <= Banc.DATAOUT6
A[7] <= Banc.DATAOUT7
A[8] <= Banc.DATAOUT8
A[9] <= Banc.DATAOUT9
A[10] <= Banc.DATAOUT10
A[11] <= Banc.DATAOUT11
A[12] <= Banc.DATAOUT12
A[13] <= Banc.DATAOUT13
A[14] <= Banc.DATAOUT14
A[15] <= Banc.DATAOUT15
A[16] <= Banc.DATAOUT16
A[17] <= Banc.DATAOUT17
A[18] <= Banc.DATAOUT18
A[19] <= Banc.DATAOUT19
A[20] <= Banc.DATAOUT20
A[21] <= Banc.DATAOUT21
A[22] <= Banc.DATAOUT22
A[23] <= Banc.DATAOUT23
A[24] <= Banc.DATAOUT24
A[25] <= Banc.DATAOUT25
A[26] <= Banc.DATAOUT26
A[27] <= Banc.DATAOUT27
A[28] <= Banc.DATAOUT28
A[29] <= Banc.DATAOUT29
A[30] <= Banc.DATAOUT30
A[31] <= Banc.DATAOUT31
B[0] <= Banc.PORTBDATAOUT
B[1] <= Banc.PORTBDATAOUT1
B[2] <= Banc.PORTBDATAOUT2
B[3] <= Banc.PORTBDATAOUT3
B[4] <= Banc.PORTBDATAOUT4
B[5] <= Banc.PORTBDATAOUT5
B[6] <= Banc.PORTBDATAOUT6
B[7] <= Banc.PORTBDATAOUT7
B[8] <= Banc.PORTBDATAOUT8
B[9] <= Banc.PORTBDATAOUT9
B[10] <= Banc.PORTBDATAOUT10
B[11] <= Banc.PORTBDATAOUT11
B[12] <= Banc.PORTBDATAOUT12
B[13] <= Banc.PORTBDATAOUT13
B[14] <= Banc.PORTBDATAOUT14
B[15] <= Banc.PORTBDATAOUT15
B[16] <= Banc.PORTBDATAOUT16
B[17] <= Banc.PORTBDATAOUT17
B[18] <= Banc.PORTBDATAOUT18
B[19] <= Banc.PORTBDATAOUT19
B[20] <= Banc.PORTBDATAOUT20
B[21] <= Banc.PORTBDATAOUT21
B[22] <= Banc.PORTBDATAOUT22
B[23] <= Banc.PORTBDATAOUT23
B[24] <= Banc.PORTBDATAOUT24
B[25] <= Banc.PORTBDATAOUT25
B[26] <= Banc.PORTBDATAOUT26
B[27] <= Banc.PORTBDATAOUT27
B[28] <= Banc.PORTBDATAOUT28
B[29] <= Banc.PORTBDATAOUT29
B[30] <= Banc.PORTBDATAOUT30
B[31] <= Banc.PORTBDATAOUT31


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegA0
DATAIN[0] => DATA[0].DATAIN
DATAIN[1] => DATA[1].DATAIN
DATAIN[2] => DATA[2].DATAIN
DATAIN[3] => DATA[3].DATAIN
DATAIN[4] => DATA[4].DATAIN
DATAIN[5] => DATA[5].DATAIN
DATAIN[6] => DATA[6].DATAIN
DATAIN[7] => DATA[7].DATAIN
DATAIN[8] => DATA[8].DATAIN
DATAIN[9] => DATA[9].DATAIN
DATAIN[10] => DATA[10].DATAIN
DATAIN[11] => DATA[11].DATAIN
DATAIN[12] => DATA[12].DATAIN
DATAIN[13] => DATA[13].DATAIN
DATAIN[14] => DATA[14].DATAIN
DATAIN[15] => DATA[15].DATAIN
DATAIN[16] => DATA[16].DATAIN
DATAIN[17] => DATA[17].DATAIN
DATAIN[18] => DATA[18].DATAIN
DATAIN[19] => DATA[19].DATAIN
DATAIN[20] => DATA[20].DATAIN
DATAIN[21] => DATA[21].DATAIN
DATAIN[22] => DATA[22].DATAIN
DATAIN[23] => DATA[23].DATAIN
DATAIN[24] => DATA[24].DATAIN
DATAIN[25] => DATA[25].DATAIN
DATAIN[26] => DATA[26].DATAIN
DATAIN[27] => DATA[27].DATAIN
DATAIN[28] => DATA[28].DATAIN
DATAIN[29] => DATA[29].DATAIN
DATAIN[30] => DATA[30].DATAIN
DATAIN[31] => DATA[31].DATAIN
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => DATA[8].CLK
CLK => DATA[9].CLK
CLK => DATA[10].CLK
CLK => DATA[11].CLK
CLK => DATA[12].CLK
CLK => DATA[13].CLK
CLK => DATA[14].CLK
CLK => DATA[15].CLK
CLK => DATA[16].CLK
CLK => DATA[17].CLK
CLK => DATA[18].CLK
CLK => DATA[19].CLK
CLK => DATA[20].CLK
CLK => DATA[21].CLK
CLK => DATA[22].CLK
CLK => DATA[23].CLK
CLK => DATA[24].CLK
CLK => DATA[25].CLK
CLK => DATA[26].CLK
CLK => DATA[27].CLK
CLK => DATA[28].CLK
CLK => DATA[29].CLK
CLK => DATA[30].CLK
CLK => DATA[31].CLK
RST => DATA[0].ACLR
RST => DATA[1].ACLR
RST => DATA[2].ACLR
RST => DATA[3].ACLR
RST => DATA[4].ACLR
RST => DATA[5].ACLR
RST => DATA[6].ACLR
RST => DATA[7].ACLR
RST => DATA[8].ACLR
RST => DATA[9].ACLR
RST => DATA[10].ACLR
RST => DATA[11].ACLR
RST => DATA[12].ACLR
RST => DATA[13].ACLR
RST => DATA[14].ACLR
RST => DATA[15].ACLR
RST => DATA[16].ACLR
RST => DATA[17].ACLR
RST => DATA[18].ACLR
RST => DATA[19].ACLR
RST => DATA[20].ACLR
RST => DATA[21].ACLR
RST => DATA[22].ACLR
RST => DATA[23].ACLR
RST => DATA[24].ACLR
RST => DATA[25].ACLR
RST => DATA[26].ACLR
RST => DATA[27].ACLR
RST => DATA[28].ACLR
RST => DATA[29].ACLR
RST => DATA[30].ACLR
RST => DATA[31].ACLR
DATAOUT[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegB0
DATAIN[0] => DATA[0].DATAIN
DATAIN[1] => DATA[1].DATAIN
DATAIN[2] => DATA[2].DATAIN
DATAIN[3] => DATA[3].DATAIN
DATAIN[4] => DATA[4].DATAIN
DATAIN[5] => DATA[5].DATAIN
DATAIN[6] => DATA[6].DATAIN
DATAIN[7] => DATA[7].DATAIN
DATAIN[8] => DATA[8].DATAIN
DATAIN[9] => DATA[9].DATAIN
DATAIN[10] => DATA[10].DATAIN
DATAIN[11] => DATA[11].DATAIN
DATAIN[12] => DATA[12].DATAIN
DATAIN[13] => DATA[13].DATAIN
DATAIN[14] => DATA[14].DATAIN
DATAIN[15] => DATA[15].DATAIN
DATAIN[16] => DATA[16].DATAIN
DATAIN[17] => DATA[17].DATAIN
DATAIN[18] => DATA[18].DATAIN
DATAIN[19] => DATA[19].DATAIN
DATAIN[20] => DATA[20].DATAIN
DATAIN[21] => DATA[21].DATAIN
DATAIN[22] => DATA[22].DATAIN
DATAIN[23] => DATA[23].DATAIN
DATAIN[24] => DATA[24].DATAIN
DATAIN[25] => DATA[25].DATAIN
DATAIN[26] => DATA[26].DATAIN
DATAIN[27] => DATA[27].DATAIN
DATAIN[28] => DATA[28].DATAIN
DATAIN[29] => DATA[29].DATAIN
DATAIN[30] => DATA[30].DATAIN
DATAIN[31] => DATA[31].DATAIN
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => DATA[8].CLK
CLK => DATA[9].CLK
CLK => DATA[10].CLK
CLK => DATA[11].CLK
CLK => DATA[12].CLK
CLK => DATA[13].CLK
CLK => DATA[14].CLK
CLK => DATA[15].CLK
CLK => DATA[16].CLK
CLK => DATA[17].CLK
CLK => DATA[18].CLK
CLK => DATA[19].CLK
CLK => DATA[20].CLK
CLK => DATA[21].CLK
CLK => DATA[22].CLK
CLK => DATA[23].CLK
CLK => DATA[24].CLK
CLK => DATA[25].CLK
CLK => DATA[26].CLK
CLK => DATA[27].CLK
CLK => DATA[28].CLK
CLK => DATA[29].CLK
CLK => DATA[30].CLK
CLK => DATA[31].CLK
RST => DATA[0].ACLR
RST => DATA[1].ACLR
RST => DATA[2].ACLR
RST => DATA[3].ACLR
RST => DATA[4].ACLR
RST => DATA[5].ACLR
RST => DATA[6].ACLR
RST => DATA[7].ACLR
RST => DATA[8].ACLR
RST => DATA[9].ACLR
RST => DATA[10].ACLR
RST => DATA[11].ACLR
RST => DATA[12].ACLR
RST => DATA[13].ACLR
RST => DATA[14].ACLR
RST => DATA[15].ACLR
RST => DATA[16].ACLR
RST => DATA[17].ACLR
RST => DATA[18].ACLR
RST => DATA[19].ACLR
RST => DATA[20].ACLR
RST => DATA[21].ACLR
RST => DATA[22].ACLR
RST => DATA[23].ACLR
RST => DATA[24].ACLR
RST => DATA[25].ACLR
RST => DATA[26].ACLR
RST => DATA[27].ACLR
RST => DATA[28].ACLR
RST => DATA[29].ACLR
RST => DATA[30].ACLR
RST => DATA[31].ACLR
DATAOUT[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext8_32
E[0] => S[0].DATAIN
E[1] => S[1].DATAIN
E[2] => S[2].DATAIN
E[3] => S[3].DATAIN
E[4] => S[4].DATAIN
E[5] => S[5].DATAIN
E[6] => S[6].DATAIN
E[7] => S[7].DATAIN
E[7] => S[31].DATAIN
E[7] => S[30].DATAIN
E[7] => S[29].DATAIN
E[7] => S[28].DATAIN
E[7] => S[27].DATAIN
E[7] => S[26].DATAIN
E[7] => S[25].DATAIN
E[7] => S[24].DATAIN
E[7] => S[23].DATAIN
E[7] => S[22].DATAIN
E[7] => S[21].DATAIN
E[7] => S[20].DATAIN
E[7] => S[19].DATAIN
E[7] => S[18].DATAIN
E[7] => S[17].DATAIN
E[7] => S[16].DATAIN
E[7] => S[15].DATAIN
E[7] => S[14].DATAIN
E[7] => S[13].DATAIN
E[7] => S[12].DATAIN
E[7] => S[11].DATAIN
E[7] => S[10].DATAIN
E[7] => S[9].DATAIN
E[7] => S[8].DATAIN
S[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= E[7].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|ExtentionDeSigne:Ext24_32
E[0] => S[0].DATAIN
E[1] => S[1].DATAIN
E[2] => S[2].DATAIN
E[3] => S[3].DATAIN
E[4] => S[4].DATAIN
E[5] => S[5].DATAIN
E[6] => S[6].DATAIN
E[7] => S[7].DATAIN
E[8] => S[8].DATAIN
E[9] => S[9].DATAIN
E[10] => S[10].DATAIN
E[11] => S[11].DATAIN
E[12] => S[12].DATAIN
E[13] => S[13].DATAIN
E[14] => S[14].DATAIN
E[15] => S[15].DATAIN
E[16] => S[16].DATAIN
E[17] => S[17].DATAIN
E[18] => S[18].DATAIN
E[19] => S[19].DATAIN
E[20] => S[20].DATAIN
E[21] => S[21].DATAIN
E[22] => S[22].DATAIN
E[23] => S[23].DATAIN
E[23] => S[31].DATAIN
E[23] => S[30].DATAIN
E[23] => S[29].DATAIN
E[23] => S[28].DATAIN
E[23] => S[27].DATAIN
E[23] => S[26].DATAIN
E[23] => S[25].DATAIN
E[23] => S[24].DATAIN
S[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= E[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= E[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= E[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= E[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= E[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= E[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= E[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= E[23].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= E[23].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:MuxAluA
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
B[6] => S.DATAA
B[7] => S.DATAA
B[8] => S.DATAA
B[9] => S.DATAA
B[10] => S.DATAA
B[11] => S.DATAA
B[12] => S.DATAA
B[13] => S.DATAA
B[14] => S.DATAA
B[15] => S.DATAA
B[16] => S.DATAA
B[17] => S.DATAA
B[18] => S.DATAA
B[19] => S.DATAA
B[20] => S.DATAA
B[21] => S.DATAA
B[22] => S.DATAA
B[23] => S.DATAA
B[24] => S.DATAA
B[25] => S.DATAA
B[26] => S.DATAA
B[27] => S.DATAA
B[28] => S.DATAA
B[29] => S.DATAA
B[30] => S.DATAA
B[31] => S.DATAA
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|MUX4:MuxAluB
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAB
B[1] => S.DATAB
B[2] => S.DATAB
B[3] => S.DATAB
B[4] => S.DATAB
B[5] => S.DATAB
B[6] => S.DATAB
B[7] => S.DATAB
B[8] => S.DATAB
B[9] => S.DATAB
B[10] => S.DATAB
B[11] => S.DATAB
B[12] => S.DATAB
B[13] => S.DATAB
B[14] => S.DATAB
B[15] => S.DATAB
B[16] => S.DATAB
B[17] => S.DATAB
B[18] => S.DATAB
B[19] => S.DATAB
B[20] => S.DATAB
B[21] => S.DATAB
B[22] => S.DATAB
B[23] => S.DATAB
B[24] => S.DATAB
B[25] => S.DATAB
B[26] => S.DATAB
B[27] => S.DATAB
B[28] => S.DATAB
B[29] => S.DATAB
B[30] => S.DATAB
B[31] => S.DATAB
C[0] => S.DATAB
C[1] => S.DATAB
C[2] => S.DATAB
C[3] => S.DATAB
C[4] => S.DATAB
C[5] => S.DATAB
C[6] => S.DATAB
C[7] => S.DATAB
C[8] => S.DATAB
C[9] => S.DATAB
C[10] => S.DATAB
C[11] => S.DATAB
C[12] => S.DATAB
C[13] => S.DATAB
C[14] => S.DATAB
C[15] => S.DATAB
C[16] => S.DATAB
C[17] => S.DATAB
C[18] => S.DATAB
C[19] => S.DATAB
C[20] => S.DATAB
C[21] => S.DATAB
C[22] => S.DATAB
C[23] => S.DATAB
C[24] => S.DATAB
C[25] => S.DATAB
C[26] => S.DATAB
C[27] => S.DATAB
C[28] => S.DATAB
C[29] => S.DATAB
C[30] => S.DATAB
C[31] => S.DATAB
D[0] => S.DATAA
D[1] => S.DATAA
D[2] => S.DATAA
D[3] => S.DATAA
D[4] => S.DATAA
D[5] => S.DATAA
D[6] => S.DATAA
D[7] => S.DATAA
D[8] => S.DATAA
D[9] => S.DATAA
D[10] => S.DATAA
D[11] => S.DATAA
D[12] => S.DATAA
D[13] => S.DATAA
D[14] => S.DATAA
D[15] => S.DATAA
D[16] => S.DATAA
D[17] => S.DATAA
D[18] => S.DATAA
D[19] => S.DATAA
D[20] => S.DATAA
D[21] => S.DATAA
D[22] => S.DATAA
D[23] => S.DATAA
D[24] => S.DATAA
D[25] => S.DATAA
D[26] => S.DATAA
D[27] => S.DATAA
D[28] => S.DATAA
D[29] => S.DATAA
D[30] => S.DATAA
D[31] => S.DATAA
COM[0] => Equal0.IN1
COM[0] => Equal1.IN1
COM[0] => Equal2.IN0
COM[1] => Equal0.IN0
COM[1] => Equal1.IN0
COM[1] => Equal2.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|UAL:ALU0
OP[0] => Equal0.IN1
OP[0] => Equal1.IN1
OP[0] => Equal2.IN0
OP[1] => Equal0.IN0
OP[1] => Equal1.IN0
OP[1] => Equal2.IN1
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Y.DATAA
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Y.DATAA
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Y.DATAA
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Y.DATAA
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Y.DATAA
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Y.DATAA
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Y.DATAA
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Y.DATAA
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Y.DATAA
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Y.DATAA
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Y.DATAA
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Y.DATAA
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Y.DATAA
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Y.DATAA
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Y.DATAA
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Y.DATAA
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Y.DATAA
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Y.DATAA
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Y.DATAA
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Y.DATAA
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Y.DATAA
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Y.DATAA
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Y.DATAA
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Y.DATAA
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Y.DATAA
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Y.DATAA
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Y.DATAA
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Y.DATAA
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Y.DATAA
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Y.DATAA
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Y.DATAA
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Y.DATAA
B[0] => Add0.IN64
B[0] => Y.DATAB
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Y.DATAB
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Y.DATAB
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Y.DATAB
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Y.DATAB
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Y.DATAB
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Y.DATAB
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Y.DATAB
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Y.DATAB
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Y.DATAB
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Y.DATAB
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Y.DATAB
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Y.DATAB
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Y.DATAB
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Y.DATAB
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Y.DATAB
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Y.DATAB
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Y.DATAB
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Y.DATAB
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Y.DATAB
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Y.DATAB
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Y.DATAB
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Y.DATAB
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Y.DATAB
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Y.DATAB
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Y.DATAB
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Y.DATAB
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Y.DATAB
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Y.DATAB
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Y.DATAB
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Y.DATAB
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Y.DATAB
B[31] => Add1.IN1
S[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
N <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Reg32:RegALU0
DATAIN[0] => DATA[0].DATAIN
DATAIN[1] => DATA[1].DATAIN
DATAIN[2] => DATA[2].DATAIN
DATAIN[3] => DATA[3].DATAIN
DATAIN[4] => DATA[4].DATAIN
DATAIN[5] => DATA[5].DATAIN
DATAIN[6] => DATA[6].DATAIN
DATAIN[7] => DATA[7].DATAIN
DATAIN[8] => DATA[8].DATAIN
DATAIN[9] => DATA[9].DATAIN
DATAIN[10] => DATA[10].DATAIN
DATAIN[11] => DATA[11].DATAIN
DATAIN[12] => DATA[12].DATAIN
DATAIN[13] => DATA[13].DATAIN
DATAIN[14] => DATA[14].DATAIN
DATAIN[15] => DATA[15].DATAIN
DATAIN[16] => DATA[16].DATAIN
DATAIN[17] => DATA[17].DATAIN
DATAIN[18] => DATA[18].DATAIN
DATAIN[19] => DATA[19].DATAIN
DATAIN[20] => DATA[20].DATAIN
DATAIN[21] => DATA[21].DATAIN
DATAIN[22] => DATA[22].DATAIN
DATAIN[23] => DATA[23].DATAIN
DATAIN[24] => DATA[24].DATAIN
DATAIN[25] => DATA[25].DATAIN
DATAIN[26] => DATA[26].DATAIN
DATAIN[27] => DATA[27].DATAIN
DATAIN[28] => DATA[28].DATAIN
DATAIN[29] => DATA[29].DATAIN
DATAIN[30] => DATA[30].DATAIN
DATAIN[31] => DATA[31].DATAIN
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => DATA[8].CLK
CLK => DATA[9].CLK
CLK => DATA[10].CLK
CLK => DATA[11].CLK
CLK => DATA[12].CLK
CLK => DATA[13].CLK
CLK => DATA[14].CLK
CLK => DATA[15].CLK
CLK => DATA[16].CLK
CLK => DATA[17].CLK
CLK => DATA[18].CLK
CLK => DATA[19].CLK
CLK => DATA[20].CLK
CLK => DATA[21].CLK
CLK => DATA[22].CLK
CLK => DATA[23].CLK
CLK => DATA[24].CLK
CLK => DATA[25].CLK
CLK => DATA[26].CLK
CLK => DATA[27].CLK
CLK => DATA[28].CLK
CLK => DATA[29].CLK
CLK => DATA[30].CLK
CLK => DATA[31].CLK
RST => DATA[0].ACLR
RST => DATA[1].ACLR
RST => DATA[2].ACLR
RST => DATA[3].ACLR
RST => DATA[4].ACLR
RST => DATA[5].ACLR
RST => DATA[6].ACLR
RST => DATA[7].ACLR
RST => DATA[8].ACLR
RST => DATA[9].ACLR
RST => DATA[10].ACLR
RST => DATA[11].ACLR
RST => DATA[12].ACLR
RST => DATA[13].ACLR
RST => DATA[14].ACLR
RST => DATA[15].ACLR
RST => DATA[16].ACLR
RST => DATA[17].ACLR
RST => DATA[18].ACLR
RST => DATA[19].ACLR
RST => DATA[20].ACLR
RST => DATA[21].ACLR
RST => DATA[22].ACLR
RST => DATA[23].ACLR
RST => DATA[24].ACLR
RST => DATA[25].ACLR
RST => DATA[26].ACLR
RST => DATA[27].ACLR
RST => DATA[28].ACLR
RST => DATA[29].ACLR
RST => DATA[30].ACLR
RST => DATA[31].ACLR
DATAOUT[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|Multiplexeur2:cpsrmux
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
B[6] => S.DATAA
B[7] => S.DATAA
B[8] => S.DATAA
B[9] => S.DATAA
B[10] => S.DATAA
B[11] => S.DATAA
B[12] => S.DATAA
B[13] => S.DATAA
B[14] => S.DATAA
B[15] => S.DATAA
B[16] => S.DATAA
B[17] => S.DATAA
B[18] => S.DATAA
B[19] => S.DATAA
B[20] => S.DATAA
B[21] => S.DATAA
B[22] => S.DATAA
B[23] => S.DATAA
B[24] => S.DATAA
B[25] => S.DATAA
B[26] => S.DATAA
B[27] => S.DATAA
B[28] => S.DATAA
B[29] => S.DATAA
B[30] => S.DATAA
B[31] => S.DATAA
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
COM => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:CPSR0
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:SPSR0
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TOP|arm:arm_1|DataPath:DataPath1|PSR:RegRes
DataIn[0] => reg[0].DATAIN
DataIn[1] => reg[1].DATAIN
DataIn[2] => reg[2].DATAIN
DataIn[3] => reg[3].DATAIN
DataIn[4] => reg[4].DATAIN
DataIn[5] => reg[5].DATAIN
DataIn[6] => reg[6].DATAIN
DataIn[7] => reg[7].DATAIN
DataIn[8] => reg[8].DATAIN
DataIn[9] => reg[9].DATAIN
DataIn[10] => reg[10].DATAIN
DataIn[11] => reg[11].DATAIN
DataIn[12] => reg[12].DATAIN
DataIn[13] => reg[13].DATAIN
DataIn[14] => reg[14].DATAIN
DataIn[15] => reg[15].DATAIN
DataIn[16] => reg[16].DATAIN
DataIn[17] => reg[17].DATAIN
DataIn[18] => reg[18].DATAIN
DataIn[19] => reg[19].DATAIN
DataIn[20] => reg[20].DATAIN
DataIn[21] => reg[21].DATAIN
DataIn[22] => reg[22].DATAIN
DataIn[23] => reg[23].DATAIN
DataIn[24] => reg[24].DATAIN
DataIn[25] => reg[25].DATAIN
DataIn[26] => reg[26].DATAIN
DataIn[27] => reg[27].DATAIN
DataIn[28] => reg[28].DATAIN
DataIn[29] => reg[29].DATAIN
DataIn[30] => reg[30].DATAIN
DataIn[31] => reg[31].DATAIN
CLK => reg[0].CLK
CLK => reg[1].CLK
CLK => reg[2].CLK
CLK => reg[3].CLK
CLK => reg[4].CLK
CLK => reg[5].CLK
CLK => reg[6].CLK
CLK => reg[7].CLK
CLK => reg[8].CLK
CLK => reg[9].CLK
CLK => reg[10].CLK
CLK => reg[11].CLK
CLK => reg[12].CLK
CLK => reg[13].CLK
CLK => reg[14].CLK
CLK => reg[15].CLK
CLK => reg[16].CLK
CLK => reg[17].CLK
CLK => reg[18].CLK
CLK => reg[19].CLK
CLK => reg[20].CLK
CLK => reg[21].CLK
CLK => reg[22].CLK
CLK => reg[23].CLK
CLK => reg[24].CLK
CLK => reg[25].CLK
CLK => reg[26].CLK
CLK => reg[27].CLK
CLK => reg[28].CLK
CLK => reg[29].CLK
CLK => reg[30].CLK
CLK => reg[31].CLK
RST => reg[0].ACLR
RST => reg[1].ACLR
RST => reg[2].ACLR
RST => reg[3].ACLR
RST => reg[4].ACLR
RST => reg[5].ACLR
RST => reg[6].ACLR
RST => reg[7].ACLR
RST => reg[8].ACLR
RST => reg[9].ACLR
RST => reg[10].ACLR
RST => reg[11].ACLR
RST => reg[12].ACLR
RST => reg[13].ACLR
RST => reg[14].ACLR
RST => reg[15].ACLR
RST => reg[16].ACLR
RST => reg[17].ACLR
RST => reg[18].ACLR
RST => reg[19].ACLR
RST => reg[20].ACLR
RST => reg[21].ACLR
RST => reg[22].ACLR
RST => reg[23].ACLR
RST => reg[24].ACLR
RST => reg[25].ACLR
RST => reg[26].ACLR
RST => reg[27].ACLR
RST => reg[28].ACLR
RST => reg[29].ACLR
RST => reg[30].ACLR
RST => reg[31].ACLR
WE => reg[31].ENA
WE => reg[30].ENA
WE => reg[29].ENA
WE => reg[28].ENA
WE => reg[27].ENA
WE => reg[26].ENA
WE => reg[25].ENA
WE => reg[24].ENA
WE => reg[23].ENA
WE => reg[22].ENA
WE => reg[21].ENA
WE => reg[20].ENA
WE => reg[19].ENA
WE => reg[18].ENA
WE => reg[17].ENA
WE => reg[16].ENA
WE => reg[15].ENA
WE => reg[14].ENA
WE => reg[13].ENA
WE => reg[12].ENA
WE => reg[11].ENA
WE => reg[10].ENA
WE => reg[9].ENA
WE => reg[8].ENA
WE => reg[7].ENA
WE => reg[6].ENA
WE => reg[5].ENA
WE => reg[4].ENA
WE => reg[3].ENA
WE => reg[2].ENA
WE => reg[1].ENA
WE => reg[0].ENA
DataOut[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


