
 add_fsm_encoding \
       {axi_data_fifo_v2_1_13_axic_reg_srl_fifo.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized3__xdcDup__3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__3.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__xdcDup__3.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__4.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0__xdcDup__4.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__4.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1__xdcDup__4.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__4.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2__xdcDup__4.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized4.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized4.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized4__xdcDup__1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized4__xdcDup__1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized0.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized1.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2.src_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_clock_converter_v2_1_13_lite_async__parameterized2.dest_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_13_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_13_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_13_axic_reg_srl_fifo__parameterized2.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_datamover_pcc.sig_pcc_sm_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} {111 111} }

 add_fsm_encoding \
       {axi_datamover_ibttcc.sig_csm_state} \
       { }  \
       {{000 000} {001 001} {010 100} {011 101} {100 110} {101 010} {110 011} }

 add_fsm_encoding \
       {axi_datamover_ibttcc.sig_psm_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 101} {111 100} }

 add_fsm_encoding \
       {axi_datamover_s2mm_realign.sig_cmdcntl_sm_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 101} {101 100} }

 add_fsm_encoding \
       {axi_vdma_sm.dmacntrl_cs} \
       { }  \
       {{000 000} {001 001} {010 010} {011 101} {100 011} {101 100} }

 add_fsm_encoding \
       {axi_vdma_sm__parameterized0.dmacntrl_cs} \
       { }  \
       {{000 000} {001 001} {010 010} {011 101} {100 011} {101 100} }

 add_fsm_encoding \
       {TWI_SlaveCtl.state} \
       { }  \
       {{000 000} {001 001} {010 111} {011 110} {100 010} {101 100} {110 011} }

 add_fsm_encoding \
       {mmcme2_drp.current_state} \
       { }  \
       {{0001 0000} {0010 0001} {0011 0010} {0100 0011} {0101 0100} {0110 0101} {0111 0110} {1000 0111} {1001 1000} }

 add_fsm_encoding \
       {axi_dynclk.clk_state} \
       { }  \
       {{000 00001} {001 00010} {010 00100} {011 01000} {100 10000} }

 add_fsm_encoding \
       {v_axi4s_vid_out_v4_0_7_sync.state} \
       { }  \
       {{0000 0000} {0001 0010} {0010 0001} {0011 0100} {0100 0101} {0101 0110} {0110 0111} {0111 0011} {1000 1000} {1001 1001} {1010 1010} {1011 1011} {1100 1100} }

 add_fsm_encoding \
       {stream_AXILiteS_s_axi.wstate} \
       { }  \
       {{00 0010} {01 0100} {10 1000} {11 0001} }
