// Seed: 3842029584
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4
    , id_16,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12
    , id_17,
    input tri id_13,
    output supply0 id_14
);
  assign id_8 = 1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    inout  tri1 id_0,
    input  wand id_1,
    input  wire id_2,
    input  wor  id_3,
    output wor  id_4,
    output tri0 id_5
);
  logic ["" : -1 'b0] id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0
  );
endmodule
