

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Wed Aug 30 08:41:02 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.088 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4358|     4358| 43.964 us | 43.964 us |  4358|  4358|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1                       |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i_outer_l_j_outer1_l_k1  |     3465|     3465|        16|          6|          1|   576|    yes   |
        |- l_norm_i2_l_j1                  |      720|      720|         5|          5|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 16
  * Pipeline-1: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 2
  Pipeline-0 : II = 6, D = 16, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 5, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 20 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 26 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:66]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%v20_0 = phi i4 [ 0, %0 ], [ %v20, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'v20_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln66 = icmp eq i4 %v20_0, -4" [kernel.cpp:66]   --->   Operation 29 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%v20 = add i4 %v20_0, 1" [kernel.cpp:66]   --->   Operation 31 'add' 'v20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader1.preheader.preheader, label %.preheader2.preheader" [kernel.cpp:66]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i4 %v20_0 to i2" [kernel.cpp:68]   --->   Operation 33 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v20_0, i32 2, i32 3)" [kernel.cpp:68]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i2 %lshr_ln to i5" [kernel.cpp:68]   --->   Operation 35 'zext' 'zext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %lshr_ln, i2 0)" [kernel.cpp:68]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i4 %tmp to i5" [kernel.cpp:68]   --->   Operation 37 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%sub_ln68 = sub i5 %zext_ln68_1, %zext_ln68" [kernel.cpp:68]   --->   Operation 38 'sub' 'sub_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:67]   --->   Operation 39 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [kernel.cpp:71]   --->   Operation 40 'br' <Predicate = (icmp_ln66)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%v21_0 = phi i4 [ %v21, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 41 'phi' 'v21_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln67 = icmp eq i4 %v21_0, -4" [kernel.cpp:67]   --->   Operation 42 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 43 'speclooptripcount' 'empty_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%v21 = add i4 %v21_0, 1" [kernel.cpp:67]   --->   Operation 44 'add' 'v21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.loopexit.loopexit, label %1" [kernel.cpp:67]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i4 %v21_0 to i2" [kernel.cpp:68]   --->   Operation 46 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_43 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v21_0, i32 2, i32 3)" [kernel.cpp:68]   --->   Operation 47 'partselect' 'tmp_43' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i2 %tmp_43 to i5" [kernel.cpp:68]   --->   Operation 48 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln68 = add i5 %sub_ln68, %zext_ln68_2" [kernel.cpp:68]   --->   Operation 49 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i5 %add_ln68 to i64" [kernel.cpp:68]   --->   Operation 50 'sext' 'sext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%v19_0_0_addr = getelementptr [9 x float]* %v19_0_0, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 51 'getelementptr' 'v19_0_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v19_0_1_addr = getelementptr [9 x float]* %v19_0_1, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 52 'getelementptr' 'v19_0_1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%v19_0_2_addr = getelementptr [9 x float]* %v19_0_2, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 53 'getelementptr' 'v19_0_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%v19_0_3_addr = getelementptr [9 x float]* %v19_0_3, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 54 'getelementptr' 'v19_0_3_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%v19_1_0_addr = getelementptr [9 x float]* %v19_1_0, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 55 'getelementptr' 'v19_1_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%v19_1_1_addr = getelementptr [9 x float]* %v19_1_1, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 56 'getelementptr' 'v19_1_1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v19_1_2_addr = getelementptr [9 x float]* %v19_1_2, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 57 'getelementptr' 'v19_1_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%v19_1_3_addr = getelementptr [9 x float]* %v19_1_3, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 58 'getelementptr' 'v19_1_3_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%v19_2_0_addr = getelementptr [9 x float]* %v19_2_0, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 59 'getelementptr' 'v19_2_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%v19_2_1_addr = getelementptr [9 x float]* %v19_2_1, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 60 'getelementptr' 'v19_2_1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%v19_2_2_addr = getelementptr [9 x float]* %v19_2_2, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 61 'getelementptr' 'v19_2_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%v19_2_3_addr = getelementptr [9 x float]* %v19_2_3, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 62 'getelementptr' 'v19_2_3_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%v19_3_0_addr = getelementptr [9 x float]* %v19_3_0, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 63 'getelementptr' 'v19_3_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%v19_3_1_addr = getelementptr [9 x float]* %v19_3_1, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 64 'getelementptr' 'v19_3_1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%v19_3_2_addr = getelementptr [9 x float]* %v19_3_2, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 65 'getelementptr' 'v19_3_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%v19_3_3_addr = getelementptr [9 x float]* %v19_3_3, i64 0, i64 %sext_ln68" [kernel.cpp:68]   --->   Operation 66 'getelementptr' 'v19_3_3_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln68, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [kernel.cpp:68]   --->   Operation 67 'switch' <Predicate = (!icmp_ln67)> <Delay = 1.30>
ST_3 : Operation 68 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln68_1, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [kernel.cpp:68]   --->   Operation 68 'switch' <Predicate = (!icmp_ln67 & trunc_ln68 == 2)> <Delay = 1.30>
ST_3 : Operation 69 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_2_2_addr, align 4" [kernel.cpp:68]   --->   Operation 69 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %branch6235" [kernel.cpp:68]   --->   Operation 70 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_2_1_addr, align 4" [kernel.cpp:68]   --->   Operation 71 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch6235" [kernel.cpp:68]   --->   Operation 72 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_2_0_addr, align 4" [kernel.cpp:68]   --->   Operation 73 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch6235" [kernel.cpp:68]   --->   Operation 74 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_2_3_addr, align 4" [kernel.cpp:68]   --->   Operation 75 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch6235" [kernel.cpp:68]   --->   Operation 76 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 2 & trunc_ln68_1 == 3)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 77 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln68_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [kernel.cpp:68]   --->   Operation 78 'switch' <Predicate = (!icmp_ln67 & trunc_ln68 == 1)> <Delay = 1.30>
ST_3 : Operation 79 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_1_2_addr, align 4" [kernel.cpp:68]   --->   Operation 79 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %branch5189" [kernel.cpp:68]   --->   Operation 80 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_1_1_addr, align 4" [kernel.cpp:68]   --->   Operation 81 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %branch5189" [kernel.cpp:68]   --->   Operation 82 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_1_0_addr, align 4" [kernel.cpp:68]   --->   Operation 83 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %branch5189" [kernel.cpp:68]   --->   Operation 84 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_1_3_addr, align 4" [kernel.cpp:68]   --->   Operation 85 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %branch5189" [kernel.cpp:68]   --->   Operation 86 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 1 & trunc_ln68_1 == 3)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 87 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln68_1, label %branch7129 [
    i2 0, label %branch4126
    i2 1, label %branch5127
    i2 -2, label %branch6128
  ]" [kernel.cpp:68]   --->   Operation 88 'switch' <Predicate = (!icmp_ln67 & trunc_ln68 == 0)> <Delay = 1.30>
ST_3 : Operation 89 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_0_2_addr, align 4" [kernel.cpp:68]   --->   Operation 89 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %branch4125" [kernel.cpp:68]   --->   Operation 90 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_0_1_addr, align 4" [kernel.cpp:68]   --->   Operation 91 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br label %branch4125" [kernel.cpp:68]   --->   Operation 92 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_0_0_addr, align 4" [kernel.cpp:68]   --->   Operation 93 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %branch4125" [kernel.cpp:68]   --->   Operation 94 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 0)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_0_3_addr, align 4" [kernel.cpp:68]   --->   Operation 95 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br label %branch4125" [kernel.cpp:68]   --->   Operation 96 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 0 & trunc_ln68_1 == 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 97 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 0)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln68_1, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [kernel.cpp:68]   --->   Operation 98 'switch' <Predicate = (!icmp_ln67 & trunc_ln68 == 3)> <Delay = 1.30>
ST_3 : Operation 99 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_3_2_addr, align 4" [kernel.cpp:68]   --->   Operation 99 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %branch7281" [kernel.cpp:68]   --->   Operation 100 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_3_1_addr, align 4" [kernel.cpp:68]   --->   Operation 101 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %branch7281" [kernel.cpp:68]   --->   Operation 102 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_3_0_addr, align 4" [kernel.cpp:68]   --->   Operation 103 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br label %branch7281" [kernel.cpp:68]   --->   Operation 104 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 0)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v19_3_3_addr, align 4" [kernel.cpp:68]   --->   Operation 105 'store' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %branch7281" [kernel.cpp:68]   --->   Operation 106 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 3 & trunc_ln68_1 == 3)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 107 'br' <Predicate = (!icmp_ln67 & trunc_ln68 == 3)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:67]   --->   Operation 108 'br' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 109 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.80>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i10 [ %add_ln71, %l_k1 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:71]   --->   Operation 110 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%i_outer_0 = phi i2 [ %select_ln79_1, %l_k1 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:79]   --->   Operation 111 'phi' 'i_outer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln72, %l_k1 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:72]   --->   Operation 112 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%j_outer1_0 = phi i2 [ %select_ln80_1, %l_k1 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:80]   --->   Operation 113 'phi' 'j_outer1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ %k1, %l_k1 ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 114 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.77ns)   --->   "%icmp_ln71 = icmp eq i10 %indvar_flatten45, -448" [kernel.cpp:71]   --->   Operation 115 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %indvar_flatten45, 1" [kernel.cpp:71]   --->   Operation 116 'add' 'add_ln71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %.preheader.preheader.preheader, label %l_k1" [kernel.cpp:71]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.56ns)   --->   "%i_outer = add i2 %i_outer_0, 1" [kernel.cpp:71]   --->   Operation 118 'add' 'i_outer' <Predicate = (!icmp_ln71)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.66ns)   --->   "%icmp_ln72 = icmp eq i9 %indvar_flatten, 192" [kernel.cpp:72]   --->   Operation 119 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln79 = select i1 %icmp_ln72, i2 0, i2 %j_outer1_0" [kernel.cpp:79]   --->   Operation 120 'select' 'select_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.99ns)   --->   "%select_ln79_1 = select i1 %icmp_ln72, i2 %i_outer, i2 %i_outer_0" [kernel.cpp:79]   --->   Operation 121 'select' 'select_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln79_1, i6 0)" [kernel.cpp:79]   --->   Operation 122 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %tmp_24 to i9" [kernel.cpp:82]   --->   Operation 123 'zext' 'zext_ln82' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln72, true" [kernel.cpp:79]   --->   Operation 124 'xor' 'xor_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.48ns)   --->   "%icmp_ln73 = icmp eq i7 %k1_0, -64" [kernel.cpp:73]   --->   Operation 125 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln73, %xor_ln79" [kernel.cpp:79]   --->   Operation 126 'and' 'and_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.56ns)   --->   "%j_outer1 = add i2 %select_ln79, 1" [kernel.cpp:72]   --->   Operation 127 'add' 'j_outer1' <Predicate = (!icmp_ln71)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80 = or i1 %and_ln79, %icmp_ln72" [kernel.cpp:80]   --->   Operation 128 'or' 'or_ln80' <Predicate = (!icmp_ln71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80, i7 0, i7 %k1_0" [kernel.cpp:80]   --->   Operation 129 'select' 'select_ln80' <Predicate = (!icmp_ln71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.99ns)   --->   "%select_ln80_1 = select i1 %and_ln79, i2 %j_outer1, i2 %select_ln79" [kernel.cpp:80]   --->   Operation 130 'select' 'select_ln80_1' <Predicate = (!icmp_ln71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %select_ln80 to i9" [kernel.cpp:79]   --->   Operation 131 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln79 = add i9 %zext_ln79_1, %zext_ln82" [kernel.cpp:79]   --->   Operation 132 'add' 'add_ln79' <Predicate = (!icmp_ln71)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i9 %add_ln79 to i64" [kernel.cpp:79]   --->   Operation 133 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%v17_0_addr = getelementptr [192 x float]* %v17_0, i64 0, i64 %zext_ln79_2" [kernel.cpp:79]   --->   Operation 134 'getelementptr' 'v17_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%v17_1_addr = getelementptr [192 x float]* %v17_1, i64 0, i64 %zext_ln79_2" [kernel.cpp:79]   --->   Operation 135 'getelementptr' 'v17_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%v17_2_addr = getelementptr [192 x float]* %v17_2, i64 0, i64 %zext_ln79_2" [kernel.cpp:79]   --->   Operation 136 'getelementptr' 'v17_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%v17_3_addr = getelementptr [192 x float]* %v17_3, i64 0, i64 %zext_ln79_2" [kernel.cpp:79]   --->   Operation 137 'getelementptr' 'v17_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%v17_0_load = load float* %v17_0_addr, align 4" [kernel.cpp:79]   --->   Operation 138 'load' 'v17_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%v17_1_load = load float* %v17_1_addr, align 4" [kernel.cpp:79]   --->   Operation 139 'load' 'v17_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%v17_2_load = load float* %v17_2_addr, align 4" [kernel.cpp:79]   --->   Operation 140 'load' 'v17_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%v17_3_load = load float* %v17_3_addr, align 4" [kernel.cpp:79]   --->   Operation 141 'load' 'v17_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln72 = add i9 %indvar_flatten, 1" [kernel.cpp:72]   --->   Operation 142 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.96ns)   --->   "%select_ln72 = select i1 %icmp_ln72, i9 1, i9 %add_ln72" [kernel.cpp:72]   --->   Operation 143 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 3> <Delay = 5.16>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln80_1, i6 0)" [kernel.cpp:82]   --->   Operation 144 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i8 %tmp_42 to i9" [kernel.cpp:82]   --->   Operation 145 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.91ns)   --->   "%add_ln80 = add i9 %zext_ln79_1, %zext_ln82_2" [kernel.cpp:80]   --->   Operation 146 'add' 'add_ln80' <Predicate = (!icmp_ln71)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i9 %add_ln80 to i64" [kernel.cpp:80]   --->   Operation 147 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%v18_0_addr = getelementptr [192 x float]* %v18_0, i64 0, i64 %zext_ln80_1" [kernel.cpp:80]   --->   Operation 148 'getelementptr' 'v18_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%v18_1_addr = getelementptr [192 x float]* %v18_1, i64 0, i64 %zext_ln80_1" [kernel.cpp:80]   --->   Operation 149 'getelementptr' 'v18_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%v18_2_addr = getelementptr [192 x float]* %v18_2, i64 0, i64 %zext_ln80_1" [kernel.cpp:80]   --->   Operation 150 'getelementptr' 'v18_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%v18_3_addr = getelementptr [192 x float]* %v18_3, i64 0, i64 %zext_ln80_1" [kernel.cpp:80]   --->   Operation 151 'getelementptr' 'v18_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%v17_0_load = load float* %v17_0_addr, align 4" [kernel.cpp:79]   --->   Operation 152 'load' 'v17_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 153 [2/2] (3.25ns)   --->   "%v18_0_load = load float* %v18_0_addr, align 4" [kernel.cpp:80]   --->   Operation 153 'load' 'v18_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 154 [2/2] (3.25ns)   --->   "%v18_1_load = load float* %v18_1_addr, align 4" [kernel.cpp:80]   --->   Operation 154 'load' 'v18_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%v18_2_load = load float* %v18_2_addr, align 4" [kernel.cpp:80]   --->   Operation 155 'load' 'v18_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%v18_3_load = load float* %v18_3_addr, align 4" [kernel.cpp:80]   --->   Operation 156 'load' 'v18_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%v17_1_load = load float* %v17_1_addr, align 4" [kernel.cpp:79]   --->   Operation 157 'load' 'v17_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%v17_2_load = load float* %v17_2_addr, align 4" [kernel.cpp:79]   --->   Operation 158 'load' 'v17_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%v17_3_load = load float* %v17_3_addr, align 4" [kernel.cpp:79]   --->   Operation 159 'load' 'v17_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 4> <Delay = 8.95>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%v18_0_load = load float* %v18_0_addr, align 4" [kernel.cpp:80]   --->   Operation 160 'load' 'v18_0_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 161 [4/4] (5.70ns)   --->   "%v = fmul float %v17_0_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 161 'fmul' 'v' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/2] (3.25ns)   --->   "%v18_1_load = load float* %v18_1_addr, align 4" [kernel.cpp:80]   --->   Operation 162 'load' 'v18_1_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 163 [4/4] (5.70ns)   --->   "%v31_0_1 = fmul float %v17_0_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 163 'fmul' 'v31_0_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%v18_2_load = load float* %v18_2_addr, align 4" [kernel.cpp:80]   --->   Operation 164 'load' 'v18_2_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 165 [4/4] (5.70ns)   --->   "%v31_0_2 = fmul float %v17_0_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 165 'fmul' 'v31_0_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/2] (3.25ns)   --->   "%v18_3_load = load float* %v18_3_addr, align 4" [kernel.cpp:80]   --->   Operation 166 'load' 'v18_3_load' <Predicate = (!icmp_ln71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 5> <Delay = 5.70>
ST_7 : Operation 167 [3/4] (5.70ns)   --->   "%v = fmul float %v17_0_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 167 'fmul' 'v' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [3/4] (5.70ns)   --->   "%v31_0_1 = fmul float %v17_0_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 168 'fmul' 'v31_0_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [3/4] (5.70ns)   --->   "%v31_0_2 = fmul float %v17_0_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 169 'fmul' 'v31_0_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [4/4] (5.70ns)   --->   "%v31_0_3 = fmul float %v17_0_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 170 'fmul' 'v31_0_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [4/4] (5.70ns)   --->   "%v31_1 = fmul float %v17_1_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 171 'fmul' 'v31_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [4/4] (5.70ns)   --->   "%v31_1_1 = fmul float %v17_1_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 172 'fmul' 'v31_1_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 173 [2/4] (5.70ns)   --->   "%v = fmul float %v17_0_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 173 'fmul' 'v' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/4] (5.70ns)   --->   "%v31_0_1 = fmul float %v17_0_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 174 'fmul' 'v31_0_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [2/4] (5.70ns)   --->   "%v31_0_2 = fmul float %v17_0_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 175 'fmul' 'v31_0_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (5.70ns)   --->   "%v31_0_3 = fmul float %v17_0_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 176 'fmul' 'v31_0_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (5.70ns)   --->   "%v31_1 = fmul float %v17_1_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 177 'fmul' 'v31_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/4] (5.70ns)   --->   "%v31_1_1 = fmul float %v17_1_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 178 'fmul' 'v31_1_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [4/4] (5.70ns)   --->   "%v31_1_2 = fmul float %v17_1_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 179 'fmul' 'v31_1_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [4/4] (5.70ns)   --->   "%v31_1_3 = fmul float %v17_1_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 180 'fmul' 'v31_1_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [4/4] (5.70ns)   --->   "%v31_2 = fmul float %v17_2_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 181 'fmul' 'v31_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.72>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i2 %select_ln79_1 to i5" [kernel.cpp:79]   --->   Operation 182 'zext' 'zext_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln79_1, i2 0)" [kernel.cpp:82]   --->   Operation 183 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i4 %tmp_25 to i5" [kernel.cpp:82]   --->   Operation 184 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln82 = sub i5 %zext_ln82_1, %zext_ln79" [kernel.cpp:82]   --->   Operation 185 'sub' 'sub_ln82' <Predicate = (!icmp_ln71)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i2 %select_ln80_1 to i5" [kernel.cpp:80]   --->   Operation 186 'zext' 'zext_ln80' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i5 %zext_ln80, %sub_ln82" [kernel.cpp:82]   --->   Operation 187 'add' 'add_ln82' <Predicate = (!icmp_ln71)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i5 %add_ln82 to i64" [kernel.cpp:82]   --->   Operation 188 'sext' 'sext_ln82' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%v19_0_0_addr_2 = getelementptr [9 x float]* %v19_0_0, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 189 'getelementptr' 'v19_0_0_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%v19_0_1_addr_2 = getelementptr [9 x float]* %v19_0_1, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 190 'getelementptr' 'v19_0_1_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%v19_0_2_addr_2 = getelementptr [9 x float]* %v19_0_2, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 191 'getelementptr' 'v19_0_2_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%v19_0_3_addr_2 = getelementptr [9 x float]* %v19_0_3, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 192 'getelementptr' 'v19_0_3_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%v19_1_0_addr_2 = getelementptr [9 x float]* %v19_1_0, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 193 'getelementptr' 'v19_1_0_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%v19_1_1_addr_2 = getelementptr [9 x float]* %v19_1_1, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 194 'getelementptr' 'v19_1_1_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%v19_1_2_addr_2 = getelementptr [9 x float]* %v19_1_2, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 195 'getelementptr' 'v19_1_2_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%v19_1_3_addr_2 = getelementptr [9 x float]* %v19_1_3, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 196 'getelementptr' 'v19_1_3_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%v19_2_0_addr_2 = getelementptr [9 x float]* %v19_2_0, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 197 'getelementptr' 'v19_2_0_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%v19_2_1_addr_2 = getelementptr [9 x float]* %v19_2_1, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 198 'getelementptr' 'v19_2_1_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%v19_2_2_addr_2 = getelementptr [9 x float]* %v19_2_2, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 199 'getelementptr' 'v19_2_2_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%v19_2_3_addr_2 = getelementptr [9 x float]* %v19_2_3, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 200 'getelementptr' 'v19_2_3_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%v19_3_0_addr_2 = getelementptr [9 x float]* %v19_3_0, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 201 'getelementptr' 'v19_3_0_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%v19_3_1_addr_2 = getelementptr [9 x float]* %v19_3_1, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 202 'getelementptr' 'v19_3_1_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%v19_3_2_addr_2 = getelementptr [9 x float]* %v19_3_2, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 203 'getelementptr' 'v19_3_2_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%v19_3_3_addr_2 = getelementptr [9 x float]* %v19_3_3, i64 0, i64 %sext_ln82" [kernel.cpp:82]   --->   Operation 204 'getelementptr' 'v19_3_3_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 205 [1/4] (5.70ns)   --->   "%v = fmul float %v17_0_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 205 'fmul' 'v' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [2/2] (2.32ns)   --->   "%v19_0_0_load = load float* %v19_0_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 206 'load' 'v19_0_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 207 [1/4] (5.70ns)   --->   "%v31_0_1 = fmul float %v17_0_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 207 'fmul' 'v31_0_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [2/2] (2.32ns)   --->   "%v19_0_1_load = load float* %v19_0_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 208 'load' 'v19_0_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 209 [1/4] (5.70ns)   --->   "%v31_0_2 = fmul float %v17_0_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 209 'fmul' 'v31_0_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [2/2] (2.32ns)   --->   "%v19_0_2_load = load float* %v19_0_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 210 'load' 'v19_0_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 211 [2/4] (5.70ns)   --->   "%v31_0_3 = fmul float %v17_0_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 211 'fmul' 'v31_0_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [2/4] (5.70ns)   --->   "%v31_1 = fmul float %v17_1_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 212 'fmul' 'v31_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [2/4] (5.70ns)   --->   "%v31_1_1 = fmul float %v17_1_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 213 'fmul' 'v31_1_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [3/4] (5.70ns)   --->   "%v31_1_2 = fmul float %v17_1_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 214 'fmul' 'v31_1_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [3/4] (5.70ns)   --->   "%v31_1_3 = fmul float %v17_1_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 215 'fmul' 'v31_1_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [3/4] (5.70ns)   --->   "%v31_2 = fmul float %v17_2_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 216 'fmul' 'v31_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [4/4] (5.70ns)   --->   "%v31_2_1 = fmul float %v17_2_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 217 'fmul' 'v31_2_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [4/4] (5.70ns)   --->   "%v31_2_2 = fmul float %v17_2_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 218 'fmul' 'v31_2_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [4/4] (5.70ns)   --->   "%v31_2_3 = fmul float %v17_2_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 219 'fmul' 'v31_2_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (1.87ns)   --->   "%k1 = add i7 %select_ln80, 1" [kernel.cpp:73]   --->   Operation 220 'add' 'k1' <Predicate = (!icmp_ln71)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 9.57>
ST_10 : Operation 221 [1/2] (2.32ns)   --->   "%v19_0_0_load = load float* %v19_0_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 221 'load' 'v19_0_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 222 [5/5] (7.25ns)   --->   "%v2 = fadd float %v19_0_0_load, %v" [kernel.cpp:83]   --->   Operation 222 'fadd' 'v2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/2] (2.32ns)   --->   "%v19_0_1_load = load float* %v19_0_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 223 'load' 'v19_0_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 224 [5/5] (7.25ns)   --->   "%v33_0_1 = fadd float %v19_0_1_load, %v31_0_1" [kernel.cpp:83]   --->   Operation 224 'fadd' 'v33_0_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/2] (2.32ns)   --->   "%v19_0_2_load = load float* %v19_0_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 225 'load' 'v19_0_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 226 [5/5] (7.25ns)   --->   "%v33_0_2 = fadd float %v19_0_2_load, %v31_0_2" [kernel.cpp:83]   --->   Operation 226 'fadd' 'v33_0_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/4] (5.70ns)   --->   "%v31_0_3 = fmul float %v17_0_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 227 'fmul' 'v31_0_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [2/2] (2.32ns)   --->   "%v19_0_3_load = load float* %v19_0_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 228 'load' 'v19_0_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 229 [1/4] (5.70ns)   --->   "%v31_1 = fmul float %v17_1_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 229 'fmul' 'v31_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [2/2] (2.32ns)   --->   "%v19_1_0_load = load float* %v19_1_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 230 'load' 'v19_1_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 231 [1/4] (5.70ns)   --->   "%v31_1_1 = fmul float %v17_1_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 231 'fmul' 'v31_1_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [2/2] (2.32ns)   --->   "%v19_1_1_load = load float* %v19_1_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 232 'load' 'v19_1_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 233 [2/4] (5.70ns)   --->   "%v31_1_2 = fmul float %v17_1_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 233 'fmul' 'v31_1_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/4] (5.70ns)   --->   "%v31_1_3 = fmul float %v17_1_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 234 'fmul' 'v31_1_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/4] (5.70ns)   --->   "%v31_2 = fmul float %v17_2_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 235 'fmul' 'v31_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [3/4] (5.70ns)   --->   "%v31_2_1 = fmul float %v17_2_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 236 'fmul' 'v31_2_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [3/4] (5.70ns)   --->   "%v31_2_2 = fmul float %v17_2_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 237 'fmul' 'v31_2_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [3/4] (5.70ns)   --->   "%v31_2_3 = fmul float %v17_2_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 238 'fmul' 'v31_2_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [4/4] (5.70ns)   --->   "%v31_3 = fmul float %v17_3_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 239 'fmul' 'v31_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [4/4] (5.70ns)   --->   "%v31_3_1 = fmul float %v17_3_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 240 'fmul' 'v31_3_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [4/4] (5.70ns)   --->   "%v31_3_2 = fmul float %v17_3_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 241 'fmul' 'v31_3_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 9.57>
ST_11 : Operation 242 [4/5] (7.25ns)   --->   "%v2 = fadd float %v19_0_0_load, %v" [kernel.cpp:83]   --->   Operation 242 'fadd' 'v2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [4/5] (7.25ns)   --->   "%v33_0_1 = fadd float %v19_0_1_load, %v31_0_1" [kernel.cpp:83]   --->   Operation 243 'fadd' 'v33_0_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [4/5] (7.25ns)   --->   "%v33_0_2 = fadd float %v19_0_2_load, %v31_0_2" [kernel.cpp:83]   --->   Operation 244 'fadd' 'v33_0_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/2] (2.32ns)   --->   "%v19_0_3_load = load float* %v19_0_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 245 'load' 'v19_0_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 246 [5/5] (7.25ns)   --->   "%v33_0_3 = fadd float %v19_0_3_load, %v31_0_3" [kernel.cpp:83]   --->   Operation 246 'fadd' 'v33_0_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/2] (2.32ns)   --->   "%v19_1_0_load = load float* %v19_1_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 247 'load' 'v19_1_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 248 [5/5] (7.25ns)   --->   "%v33_1 = fadd float %v19_1_0_load, %v31_1" [kernel.cpp:83]   --->   Operation 248 'fadd' 'v33_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/2] (2.32ns)   --->   "%v19_1_1_load = load float* %v19_1_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 249 'load' 'v19_1_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 250 [5/5] (7.25ns)   --->   "%v33_1_1 = fadd float %v19_1_1_load, %v31_1_1" [kernel.cpp:83]   --->   Operation 250 'fadd' 'v33_1_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/4] (5.70ns)   --->   "%v31_1_2 = fmul float %v17_1_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 251 'fmul' 'v31_1_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [2/2] (2.32ns)   --->   "%v19_1_2_load = load float* %v19_1_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 252 'load' 'v19_1_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 253 [1/4] (5.70ns)   --->   "%v31_1_3 = fmul float %v17_1_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 253 'fmul' 'v31_1_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [2/2] (2.32ns)   --->   "%v19_1_3_load = load float* %v19_1_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 254 'load' 'v19_1_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 255 [1/4] (5.70ns)   --->   "%v31_2 = fmul float %v17_2_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 255 'fmul' 'v31_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [2/2] (2.32ns)   --->   "%v19_2_0_load = load float* %v19_2_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 256 'load' 'v19_2_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 257 [2/4] (5.70ns)   --->   "%v31_2_1 = fmul float %v17_2_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 257 'fmul' 'v31_2_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [2/4] (5.70ns)   --->   "%v31_2_2 = fmul float %v17_2_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 258 'fmul' 'v31_2_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [2/4] (5.70ns)   --->   "%v31_2_3 = fmul float %v17_2_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 259 'fmul' 'v31_2_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [3/4] (5.70ns)   --->   "%v31_3 = fmul float %v17_3_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 260 'fmul' 'v31_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [3/4] (5.70ns)   --->   "%v31_3_1 = fmul float %v17_3_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 261 'fmul' 'v31_3_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [3/4] (5.70ns)   --->   "%v31_3_2 = fmul float %v17_3_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 262 'fmul' 'v31_3_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [4/4] (5.70ns)   --->   "%v31_3_3 = fmul float %v17_3_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 263 'fmul' 'v31_3_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 9.57>
ST_12 : Operation 264 [3/5] (7.25ns)   --->   "%v2 = fadd float %v19_0_0_load, %v" [kernel.cpp:83]   --->   Operation 264 'fadd' 'v2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [3/5] (7.25ns)   --->   "%v33_0_1 = fadd float %v19_0_1_load, %v31_0_1" [kernel.cpp:83]   --->   Operation 265 'fadd' 'v33_0_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [3/5] (7.25ns)   --->   "%v33_0_2 = fadd float %v19_0_2_load, %v31_0_2" [kernel.cpp:83]   --->   Operation 266 'fadd' 'v33_0_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [4/5] (7.25ns)   --->   "%v33_0_3 = fadd float %v19_0_3_load, %v31_0_3" [kernel.cpp:83]   --->   Operation 267 'fadd' 'v33_0_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [4/5] (7.25ns)   --->   "%v33_1 = fadd float %v19_1_0_load, %v31_1" [kernel.cpp:83]   --->   Operation 268 'fadd' 'v33_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [4/5] (7.25ns)   --->   "%v33_1_1 = fadd float %v19_1_1_load, %v31_1_1" [kernel.cpp:83]   --->   Operation 269 'fadd' 'v33_1_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/2] (2.32ns)   --->   "%v19_1_2_load = load float* %v19_1_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 270 'load' 'v19_1_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 271 [5/5] (7.25ns)   --->   "%v33_1_2 = fadd float %v19_1_2_load, %v31_1_2" [kernel.cpp:83]   --->   Operation 271 'fadd' 'v33_1_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/2] (2.32ns)   --->   "%v19_1_3_load = load float* %v19_1_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 272 'load' 'v19_1_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 273 [5/5] (7.25ns)   --->   "%v33_1_3 = fadd float %v19_1_3_load, %v31_1_3" [kernel.cpp:83]   --->   Operation 273 'fadd' 'v33_1_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/2] (2.32ns)   --->   "%v19_2_0_load = load float* %v19_2_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 274 'load' 'v19_2_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 275 [5/5] (7.25ns)   --->   "%v33_2 = fadd float %v19_2_0_load, %v31_2" [kernel.cpp:83]   --->   Operation 275 'fadd' 'v33_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/4] (5.70ns)   --->   "%v31_2_1 = fmul float %v17_2_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 276 'fmul' 'v31_2_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [2/2] (2.32ns)   --->   "%v19_2_1_load = load float* %v19_2_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 277 'load' 'v19_2_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 278 [1/4] (5.70ns)   --->   "%v31_2_2 = fmul float %v17_2_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 278 'fmul' 'v31_2_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [2/2] (2.32ns)   --->   "%v19_2_2_load = load float* %v19_2_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 279 'load' 'v19_2_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 280 [1/4] (5.70ns)   --->   "%v31_2_3 = fmul float %v17_2_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 280 'fmul' 'v31_2_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [2/2] (2.32ns)   --->   "%v19_2_3_load = load float* %v19_2_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 281 'load' 'v19_2_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 282 [2/4] (5.70ns)   --->   "%v31_3 = fmul float %v17_3_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 282 'fmul' 'v31_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [2/4] (5.70ns)   --->   "%v31_3_1 = fmul float %v17_3_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 283 'fmul' 'v31_3_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [2/4] (5.70ns)   --->   "%v31_3_2 = fmul float %v17_3_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 284 'fmul' 'v31_3_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [3/4] (5.70ns)   --->   "%v31_3_3 = fmul float %v17_3_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 285 'fmul' 'v31_3_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 9.57>
ST_13 : Operation 286 [2/5] (7.25ns)   --->   "%v2 = fadd float %v19_0_0_load, %v" [kernel.cpp:83]   --->   Operation 286 'fadd' 'v2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [2/5] (7.25ns)   --->   "%v33_0_1 = fadd float %v19_0_1_load, %v31_0_1" [kernel.cpp:83]   --->   Operation 287 'fadd' 'v33_0_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [2/5] (7.25ns)   --->   "%v33_0_2 = fadd float %v19_0_2_load, %v31_0_2" [kernel.cpp:83]   --->   Operation 288 'fadd' 'v33_0_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [3/5] (7.25ns)   --->   "%v33_0_3 = fadd float %v19_0_3_load, %v31_0_3" [kernel.cpp:83]   --->   Operation 289 'fadd' 'v33_0_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [3/5] (7.25ns)   --->   "%v33_1 = fadd float %v19_1_0_load, %v31_1" [kernel.cpp:83]   --->   Operation 290 'fadd' 'v33_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [3/5] (7.25ns)   --->   "%v33_1_1 = fadd float %v19_1_1_load, %v31_1_1" [kernel.cpp:83]   --->   Operation 291 'fadd' 'v33_1_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [4/5] (7.25ns)   --->   "%v33_1_2 = fadd float %v19_1_2_load, %v31_1_2" [kernel.cpp:83]   --->   Operation 292 'fadd' 'v33_1_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [4/5] (7.25ns)   --->   "%v33_1_3 = fadd float %v19_1_3_load, %v31_1_3" [kernel.cpp:83]   --->   Operation 293 'fadd' 'v33_1_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [4/5] (7.25ns)   --->   "%v33_2 = fadd float %v19_2_0_load, %v31_2" [kernel.cpp:83]   --->   Operation 294 'fadd' 'v33_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/2] (2.32ns)   --->   "%v19_2_1_load = load float* %v19_2_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 295 'load' 'v19_2_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 296 [5/5] (7.25ns)   --->   "%v33_2_1 = fadd float %v19_2_1_load, %v31_2_1" [kernel.cpp:83]   --->   Operation 296 'fadd' 'v33_2_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/2] (2.32ns)   --->   "%v19_2_2_load = load float* %v19_2_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 297 'load' 'v19_2_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 298 [5/5] (7.25ns)   --->   "%v33_2_2 = fadd float %v19_2_2_load, %v31_2_2" [kernel.cpp:83]   --->   Operation 298 'fadd' 'v33_2_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/2] (2.32ns)   --->   "%v19_2_3_load = load float* %v19_2_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 299 'load' 'v19_2_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 300 [5/5] (7.25ns)   --->   "%v33_2_3 = fadd float %v19_2_3_load, %v31_2_3" [kernel.cpp:83]   --->   Operation 300 'fadd' 'v33_2_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/4] (5.70ns)   --->   "%v31_3 = fmul float %v17_3_load, %v18_0_load" [kernel.cpp:81]   --->   Operation 301 'fmul' 'v31_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [2/2] (2.32ns)   --->   "%v19_3_0_load = load float* %v19_3_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 302 'load' 'v19_3_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 303 [1/4] (5.70ns)   --->   "%v31_3_1 = fmul float %v17_3_load, %v18_1_load" [kernel.cpp:81]   --->   Operation 303 'fmul' 'v31_3_1' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [2/2] (2.32ns)   --->   "%v19_3_1_load = load float* %v19_3_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 304 'load' 'v19_3_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 305 [1/4] (5.70ns)   --->   "%v31_3_2 = fmul float %v17_3_load, %v18_2_load" [kernel.cpp:81]   --->   Operation 305 'fmul' 'v31_3_2' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [2/2] (2.32ns)   --->   "%v19_3_2_load = load float* %v19_3_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 306 'load' 'v19_3_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 307 [2/4] (5.70ns)   --->   "%v31_3_3 = fmul float %v17_3_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 307 'fmul' 'v31_3_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 9.57>
ST_14 : Operation 308 [1/5] (7.25ns)   --->   "%v2 = fadd float %v19_0_0_load, %v" [kernel.cpp:83]   --->   Operation 308 'fadd' 'v2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (2.32ns)   --->   "store float %v2, float* %v19_0_0_addr_2, align 4" [kernel.cpp:84]   --->   Operation 309 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 310 [1/5] (7.25ns)   --->   "%v33_0_1 = fadd float %v19_0_1_load, %v31_0_1" [kernel.cpp:83]   --->   Operation 310 'fadd' 'v33_0_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (2.32ns)   --->   "store float %v33_0_1, float* %v19_0_1_addr_2, align 4" [kernel.cpp:84]   --->   Operation 311 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 312 [1/5] (7.25ns)   --->   "%v33_0_2 = fadd float %v19_0_2_load, %v31_0_2" [kernel.cpp:83]   --->   Operation 312 'fadd' 'v33_0_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (2.32ns)   --->   "store float %v33_0_2, float* %v19_0_2_addr_2, align 4" [kernel.cpp:84]   --->   Operation 313 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 314 [2/5] (7.25ns)   --->   "%v33_0_3 = fadd float %v19_0_3_load, %v31_0_3" [kernel.cpp:83]   --->   Operation 314 'fadd' 'v33_0_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [2/5] (7.25ns)   --->   "%v33_1 = fadd float %v19_1_0_load, %v31_1" [kernel.cpp:83]   --->   Operation 315 'fadd' 'v33_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [2/5] (7.25ns)   --->   "%v33_1_1 = fadd float %v19_1_1_load, %v31_1_1" [kernel.cpp:83]   --->   Operation 316 'fadd' 'v33_1_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [3/5] (7.25ns)   --->   "%v33_1_2 = fadd float %v19_1_2_load, %v31_1_2" [kernel.cpp:83]   --->   Operation 317 'fadd' 'v33_1_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [3/5] (7.25ns)   --->   "%v33_1_3 = fadd float %v19_1_3_load, %v31_1_3" [kernel.cpp:83]   --->   Operation 318 'fadd' 'v33_1_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [3/5] (7.25ns)   --->   "%v33_2 = fadd float %v19_2_0_load, %v31_2" [kernel.cpp:83]   --->   Operation 319 'fadd' 'v33_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [4/5] (7.25ns)   --->   "%v33_2_1 = fadd float %v19_2_1_load, %v31_2_1" [kernel.cpp:83]   --->   Operation 320 'fadd' 'v33_2_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [4/5] (7.25ns)   --->   "%v33_2_2 = fadd float %v19_2_2_load, %v31_2_2" [kernel.cpp:83]   --->   Operation 321 'fadd' 'v33_2_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [4/5] (7.25ns)   --->   "%v33_2_3 = fadd float %v19_2_3_load, %v31_2_3" [kernel.cpp:83]   --->   Operation 322 'fadd' 'v33_2_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/2] (2.32ns)   --->   "%v19_3_0_load = load float* %v19_3_0_addr_2, align 4" [kernel.cpp:82]   --->   Operation 323 'load' 'v19_3_0_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 324 [5/5] (7.25ns)   --->   "%v33_3 = fadd float %v19_3_0_load, %v31_3" [kernel.cpp:83]   --->   Operation 324 'fadd' 'v33_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/2] (2.32ns)   --->   "%v19_3_1_load = load float* %v19_3_1_addr_2, align 4" [kernel.cpp:82]   --->   Operation 325 'load' 'v19_3_1_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 326 [5/5] (7.25ns)   --->   "%v33_3_1 = fadd float %v19_3_1_load, %v31_3_1" [kernel.cpp:83]   --->   Operation 326 'fadd' 'v33_3_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/2] (2.32ns)   --->   "%v19_3_2_load = load float* %v19_3_2_addr_2, align 4" [kernel.cpp:82]   --->   Operation 327 'load' 'v19_3_2_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 328 [5/5] (7.25ns)   --->   "%v33_3_2 = fadd float %v19_3_2_load, %v31_3_2" [kernel.cpp:83]   --->   Operation 328 'fadd' 'v33_3_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/4] (5.70ns)   --->   "%v31_3_3 = fmul float %v17_3_load, %v18_3_load" [kernel.cpp:81]   --->   Operation 329 'fmul' 'v31_3_3' <Predicate = (!icmp_ln71)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [2/2] (2.32ns)   --->   "%v19_3_3_load = load float* %v19_3_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 330 'load' 'v19_3_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 15 <SV = 13> <Delay = 9.57>
ST_15 : Operation 331 [1/5] (7.25ns)   --->   "%v33_0_3 = fadd float %v19_0_3_load, %v31_0_3" [kernel.cpp:83]   --->   Operation 331 'fadd' 'v33_0_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (2.32ns)   --->   "store float %v33_0_3, float* %v19_0_3_addr_2, align 4" [kernel.cpp:84]   --->   Operation 332 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 333 [1/5] (7.25ns)   --->   "%v33_1 = fadd float %v19_1_0_load, %v31_1" [kernel.cpp:83]   --->   Operation 333 'fadd' 'v33_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (2.32ns)   --->   "store float %v33_1, float* %v19_1_0_addr_2, align 4" [kernel.cpp:84]   --->   Operation 334 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 335 [1/5] (7.25ns)   --->   "%v33_1_1 = fadd float %v19_1_1_load, %v31_1_1" [kernel.cpp:83]   --->   Operation 335 'fadd' 'v33_1_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (2.32ns)   --->   "store float %v33_1_1, float* %v19_1_1_addr_2, align 4" [kernel.cpp:84]   --->   Operation 336 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 337 [2/5] (7.25ns)   --->   "%v33_1_2 = fadd float %v19_1_2_load, %v31_1_2" [kernel.cpp:83]   --->   Operation 337 'fadd' 'v33_1_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [2/5] (7.25ns)   --->   "%v33_1_3 = fadd float %v19_1_3_load, %v31_1_3" [kernel.cpp:83]   --->   Operation 338 'fadd' 'v33_1_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [2/5] (7.25ns)   --->   "%v33_2 = fadd float %v19_2_0_load, %v31_2" [kernel.cpp:83]   --->   Operation 339 'fadd' 'v33_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [3/5] (7.25ns)   --->   "%v33_2_1 = fadd float %v19_2_1_load, %v31_2_1" [kernel.cpp:83]   --->   Operation 340 'fadd' 'v33_2_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [3/5] (7.25ns)   --->   "%v33_2_2 = fadd float %v19_2_2_load, %v31_2_2" [kernel.cpp:83]   --->   Operation 341 'fadd' 'v33_2_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [3/5] (7.25ns)   --->   "%v33_2_3 = fadd float %v19_2_3_load, %v31_2_3" [kernel.cpp:83]   --->   Operation 342 'fadd' 'v33_2_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [4/5] (7.25ns)   --->   "%v33_3 = fadd float %v19_3_0_load, %v31_3" [kernel.cpp:83]   --->   Operation 343 'fadd' 'v33_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [4/5] (7.25ns)   --->   "%v33_3_1 = fadd float %v19_3_1_load, %v31_3_1" [kernel.cpp:83]   --->   Operation 344 'fadd' 'v33_3_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [4/5] (7.25ns)   --->   "%v33_3_2 = fadd float %v19_3_2_load, %v31_3_2" [kernel.cpp:83]   --->   Operation 345 'fadd' 'v33_3_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [1/2] (2.32ns)   --->   "%v19_3_3_load = load float* %v19_3_3_addr_2, align 4" [kernel.cpp:82]   --->   Operation 346 'load' 'v19_3_3_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 347 [5/5] (7.25ns)   --->   "%v33_3_3 = fadd float %v19_3_3_load, %v31_3_3" [kernel.cpp:83]   --->   Operation 347 'fadd' 'v33_3_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 9.57>
ST_16 : Operation 348 [1/5] (7.25ns)   --->   "%v33_1_2 = fadd float %v19_1_2_load, %v31_1_2" [kernel.cpp:83]   --->   Operation 348 'fadd' 'v33_1_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (2.32ns)   --->   "store float %v33_1_2, float* %v19_1_2_addr_2, align 4" [kernel.cpp:84]   --->   Operation 349 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 350 [1/5] (7.25ns)   --->   "%v33_1_3 = fadd float %v19_1_3_load, %v31_1_3" [kernel.cpp:83]   --->   Operation 350 'fadd' 'v33_1_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/1] (2.32ns)   --->   "store float %v33_1_3, float* %v19_1_3_addr_2, align 4" [kernel.cpp:84]   --->   Operation 351 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 352 [1/5] (7.25ns)   --->   "%v33_2 = fadd float %v19_2_0_load, %v31_2" [kernel.cpp:83]   --->   Operation 352 'fadd' 'v33_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (2.32ns)   --->   "store float %v33_2, float* %v19_2_0_addr_2, align 4" [kernel.cpp:84]   --->   Operation 353 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 354 [2/5] (7.25ns)   --->   "%v33_2_1 = fadd float %v19_2_1_load, %v31_2_1" [kernel.cpp:83]   --->   Operation 354 'fadd' 'v33_2_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [2/5] (7.25ns)   --->   "%v33_2_2 = fadd float %v19_2_2_load, %v31_2_2" [kernel.cpp:83]   --->   Operation 355 'fadd' 'v33_2_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [2/5] (7.25ns)   --->   "%v33_2_3 = fadd float %v19_2_3_load, %v31_2_3" [kernel.cpp:83]   --->   Operation 356 'fadd' 'v33_2_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [3/5] (7.25ns)   --->   "%v33_3 = fadd float %v19_3_0_load, %v31_3" [kernel.cpp:83]   --->   Operation 357 'fadd' 'v33_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [3/5] (7.25ns)   --->   "%v33_3_1 = fadd float %v19_3_1_load, %v31_3_1" [kernel.cpp:83]   --->   Operation 358 'fadd' 'v33_3_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [3/5] (7.25ns)   --->   "%v33_3_2 = fadd float %v19_3_2_load, %v31_3_2" [kernel.cpp:83]   --->   Operation 359 'fadd' 'v33_3_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [4/5] (7.25ns)   --->   "%v33_3_3 = fadd float %v19_3_3_load, %v31_3_3" [kernel.cpp:83]   --->   Operation 360 'fadd' 'v33_3_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 9.57>
ST_17 : Operation 361 [1/5] (7.25ns)   --->   "%v33_2_1 = fadd float %v19_2_1_load, %v31_2_1" [kernel.cpp:83]   --->   Operation 361 'fadd' 'v33_2_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 362 [1/1] (2.32ns)   --->   "store float %v33_2_1, float* %v19_2_1_addr_2, align 4" [kernel.cpp:84]   --->   Operation 362 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 363 [1/5] (7.25ns)   --->   "%v33_2_2 = fadd float %v19_2_2_load, %v31_2_2" [kernel.cpp:83]   --->   Operation 363 'fadd' 'v33_2_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 364 [1/1] (2.32ns)   --->   "store float %v33_2_2, float* %v19_2_2_addr_2, align 4" [kernel.cpp:84]   --->   Operation 364 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 365 [1/5] (7.25ns)   --->   "%v33_2_3 = fadd float %v19_2_3_load, %v31_2_3" [kernel.cpp:83]   --->   Operation 365 'fadd' 'v33_2_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (2.32ns)   --->   "store float %v33_2_3, float* %v19_2_3_addr_2, align 4" [kernel.cpp:84]   --->   Operation 366 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 367 [2/5] (7.25ns)   --->   "%v33_3 = fadd float %v19_3_0_load, %v31_3" [kernel.cpp:83]   --->   Operation 367 'fadd' 'v33_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [2/5] (7.25ns)   --->   "%v33_3_1 = fadd float %v19_3_1_load, %v31_3_1" [kernel.cpp:83]   --->   Operation 368 'fadd' 'v33_3_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [2/5] (7.25ns)   --->   "%v33_3_2 = fadd float %v19_3_2_load, %v31_3_2" [kernel.cpp:83]   --->   Operation 369 'fadd' 'v33_3_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 370 [3/5] (7.25ns)   --->   "%v33_3_3 = fadd float %v19_3_3_load, %v31_3_3" [kernel.cpp:83]   --->   Operation 370 'fadd' 'v33_3_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 9.57>
ST_18 : Operation 371 [1/5] (7.25ns)   --->   "%v33_3 = fadd float %v19_3_0_load, %v31_3" [kernel.cpp:83]   --->   Operation 371 'fadd' 'v33_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (2.32ns)   --->   "store float %v33_3, float* %v19_3_0_addr_2, align 4" [kernel.cpp:84]   --->   Operation 372 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 373 [1/5] (7.25ns)   --->   "%v33_3_1 = fadd float %v19_3_1_load, %v31_3_1" [kernel.cpp:83]   --->   Operation 373 'fadd' 'v33_3_1' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (2.32ns)   --->   "store float %v33_3_1, float* %v19_3_1_addr_2, align 4" [kernel.cpp:84]   --->   Operation 374 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 375 [1/5] (7.25ns)   --->   "%v33_3_2 = fadd float %v19_3_2_load, %v31_3_2" [kernel.cpp:83]   --->   Operation 375 'fadd' 'v33_3_2' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (2.32ns)   --->   "store float %v33_3_2, float* %v19_3_2_addr_2, align 4" [kernel.cpp:84]   --->   Operation 376 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 377 [2/5] (7.25ns)   --->   "%v33_3_3 = fadd float %v19_3_3_load, %v31_3_3" [kernel.cpp:83]   --->   Operation 377 'fadd' 'v33_3_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 9.57>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @l_gemm_i_outer_l_j_o)"   --->   Operation 378 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 379 'speclooptripcount' 'empty_381' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer1_l_k1_str)"   --->   Operation 380 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind" [kernel.cpp:73]   --->   Operation 381 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str11)" [kernel.cpp:73]   --->   Operation 382 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:74]   --->   Operation 383 'specpipeline' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 384 [1/5] (7.25ns)   --->   "%v33_3_3 = fadd float %v19_3_3_load, %v31_3_3" [kernel.cpp:83]   --->   Operation 384 'fadd' 'v33_3_3' <Predicate = (!icmp_ln71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [1/1] (2.32ns)   --->   "store float %v33_3_3, float* %v19_3_3_addr_2, align 4" [kernel.cpp:84]   --->   Operation 385 'store' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str11, i32 %tmp_s)" [kernel.cpp:87]   --->   Operation 386 'specregionend' 'empty_382' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 387 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 388 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:90]   --->   Operation 388 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 4> <Delay = 8.48>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i8 [ %add_ln90, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:90]   --->   Operation 389 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %select_ln93_1, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:93]   --->   Operation 390 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j1, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 391 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (1.55ns)   --->   "%icmp_ln90 = icmp eq i8 %indvar_flatten57, -112" [kernel.cpp:90]   --->   Operation 392 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [1/1] (1.91ns)   --->   "%add_ln90 = add i8 %indvar_flatten57, 1" [kernel.cpp:90]   --->   Operation 393 'add' 'add_ln90' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %3, label %l_j1_begin" [kernel.cpp:90]   --->   Operation 394 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (1.73ns)   --->   "%i2 = add i4 1, %i2_0" [kernel.cpp:90]   --->   Operation 395 'add' 'i2' <Predicate = (!icmp_ln90)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp eq i4 %j1_0, -4" [kernel.cpp:91]   --->   Operation 396 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [1/1] (1.02ns)   --->   "%select_ln93 = select i1 %icmp_ln91, i4 0, i4 %j1_0" [kernel.cpp:93]   --->   Operation 397 'select' 'select_ln93' <Predicate = (!icmp_ln90)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (1.02ns)   --->   "%select_ln93_1 = select i1 %icmp_ln91, i4 %i2, i4 %i2_0" [kernel.cpp:93]   --->   Operation 398 'select' 'select_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i4 %select_ln93_1 to i2" [kernel.cpp:93]   --->   Operation 399 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln93_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln93_1, i32 2, i32 3)" [kernel.cpp:93]   --->   Operation 400 'partselect' 'zext_ln93_mid2_v' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %zext_ln93_mid2_v to i5" [kernel.cpp:93]   --->   Operation 401 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln93_mid2_v, i2 0)" [kernel.cpp:93]   --->   Operation 402 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i4 %tmp_26 to i5" [kernel.cpp:93]   --->   Operation 403 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln93 = sub i5 %zext_ln93_1, %zext_ln93" [kernel.cpp:93]   --->   Operation 404 'sub' 'sub_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i4 %select_ln93 to i2" [kernel.cpp:93]   --->   Operation 405 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln93, i32 2, i32 3)" [kernel.cpp:93]   --->   Operation 406 'partselect' 'tmp_44' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i2 %tmp_44 to i5" [kernel.cpp:93]   --->   Operation 407 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln93 = add i5 %zext_ln93_2, %sub_ln93" [kernel.cpp:93]   --->   Operation 408 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i5 %add_ln93 to i64" [kernel.cpp:93]   --->   Operation 409 'sext' 'sext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%v19_0_0_addr_1 = getelementptr [9 x float]* %v19_0_0, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 410 'getelementptr' 'v19_0_0_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%v19_0_1_addr_1 = getelementptr [9 x float]* %v19_0_1, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 411 'getelementptr' 'v19_0_1_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%v19_0_2_addr_1 = getelementptr [9 x float]* %v19_0_2, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 412 'getelementptr' 'v19_0_2_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%v19_0_3_addr_1 = getelementptr [9 x float]* %v19_0_3, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 413 'getelementptr' 'v19_0_3_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%v19_1_0_addr_1 = getelementptr [9 x float]* %v19_1_0, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 414 'getelementptr' 'v19_1_0_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%v19_1_1_addr_1 = getelementptr [9 x float]* %v19_1_1, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 415 'getelementptr' 'v19_1_1_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 416 [1/1] (0.00ns)   --->   "%v19_1_2_addr_1 = getelementptr [9 x float]* %v19_1_2, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 416 'getelementptr' 'v19_1_2_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 417 [1/1] (0.00ns)   --->   "%v19_1_3_addr_1 = getelementptr [9 x float]* %v19_1_3, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 417 'getelementptr' 'v19_1_3_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%v19_2_0_addr_1 = getelementptr [9 x float]* %v19_2_0, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 418 'getelementptr' 'v19_2_0_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%v19_2_1_addr_1 = getelementptr [9 x float]* %v19_2_1, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 419 'getelementptr' 'v19_2_1_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 420 [1/1] (0.00ns)   --->   "%v19_2_2_addr_1 = getelementptr [9 x float]* %v19_2_2, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 420 'getelementptr' 'v19_2_2_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%v19_2_3_addr_1 = getelementptr [9 x float]* %v19_2_3, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 421 'getelementptr' 'v19_2_3_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%v19_3_0_addr_1 = getelementptr [9 x float]* %v19_3_0, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 422 'getelementptr' 'v19_3_0_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%v19_3_1_addr_1 = getelementptr [9 x float]* %v19_3_1, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 423 'getelementptr' 'v19_3_1_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (0.00ns)   --->   "%v19_3_2_addr_1 = getelementptr [9 x float]* %v19_3_2, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 424 'getelementptr' 'v19_3_2_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%v19_3_3_addr_1 = getelementptr [9 x float]* %v19_3_3, i64 0, i64 %sext_ln93" [kernel.cpp:93]   --->   Operation 425 'getelementptr' 'v19_3_3_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 426 [2/2] (2.32ns)   --->   "%v19_0_0_load_1 = load float* %v19_0_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 426 'load' 'v19_0_0_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 427 [2/2] (2.32ns)   --->   "%v19_0_1_load_1 = load float* %v19_0_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 427 'load' 'v19_0_1_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 428 [2/2] (2.32ns)   --->   "%v19_0_2_load_1 = load float* %v19_0_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 428 'load' 'v19_0_2_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 429 [2/2] (2.32ns)   --->   "%v19_0_3_load_1 = load float* %v19_0_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 429 'load' 'v19_0_3_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 430 [2/2] (2.32ns)   --->   "%v19_1_0_load_1 = load float* %v19_1_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 430 'load' 'v19_1_0_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 431 [2/2] (2.32ns)   --->   "%v19_1_1_load_1 = load float* %v19_1_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 431 'load' 'v19_1_1_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 432 [2/2] (2.32ns)   --->   "%v19_1_2_load_1 = load float* %v19_1_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 432 'load' 'v19_1_2_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 433 [2/2] (2.32ns)   --->   "%v19_1_3_load_1 = load float* %v19_1_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 433 'load' 'v19_1_3_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 434 [2/2] (2.32ns)   --->   "%v19_2_0_load_1 = load float* %v19_2_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 434 'load' 'v19_2_0_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 435 [2/2] (2.32ns)   --->   "%v19_2_1_load_1 = load float* %v19_2_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 435 'load' 'v19_2_1_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 436 [2/2] (2.32ns)   --->   "%v19_2_2_load_1 = load float* %v19_2_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 436 'load' 'v19_2_2_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 437 [2/2] (2.32ns)   --->   "%v19_2_3_load_1 = load float* %v19_2_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 437 'load' 'v19_2_3_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 438 [2/2] (2.32ns)   --->   "%v19_3_0_load_1 = load float* %v19_3_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 438 'load' 'v19_3_0_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 439 [2/2] (2.32ns)   --->   "%v19_3_1_load_1 = load float* %v19_3_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 439 'load' 'v19_3_1_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 440 [2/2] (2.32ns)   --->   "%v19_3_2_load_1 = load float* %v19_3_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 440 'load' 'v19_3_2_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 441 [2/2] (2.32ns)   --->   "%v19_3_3_load_1 = load float* %v19_3_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 441 'load' 'v19_3_3_load_1' <Predicate = (!icmp_ln90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 22 <SV = 5> <Delay = 10.0>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln93, i2 %trunc_ln93_1)" [kernel.cpp:94]   --->   Operation 442 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i4 %tmp_5 to i5" [kernel.cpp:94]   --->   Operation 443 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 444 [1/2] (2.32ns)   --->   "%v19_0_0_load_1 = load float* %v19_0_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 444 'load' 'v19_0_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 445 [1/2] (2.32ns)   --->   "%v19_0_1_load_1 = load float* %v19_0_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 445 'load' 'v19_0_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 446 [1/2] (2.32ns)   --->   "%v19_0_2_load_1 = load float* %v19_0_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 446 'load' 'v19_0_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 447 [1/2] (2.32ns)   --->   "%v19_0_3_load_1 = load float* %v19_0_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 447 'load' 'v19_0_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 448 [1/2] (2.32ns)   --->   "%v19_1_0_load_1 = load float* %v19_1_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 448 'load' 'v19_1_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 449 [1/2] (2.32ns)   --->   "%v19_1_1_load_1 = load float* %v19_1_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 449 'load' 'v19_1_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 450 [1/2] (2.32ns)   --->   "%v19_1_2_load_1 = load float* %v19_1_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 450 'load' 'v19_1_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 451 [1/2] (2.32ns)   --->   "%v19_1_3_load_1 = load float* %v19_1_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 451 'load' 'v19_1_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 452 [1/2] (2.32ns)   --->   "%v19_2_0_load_1 = load float* %v19_2_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 452 'load' 'v19_2_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 453 [1/2] (2.32ns)   --->   "%v19_2_1_load_1 = load float* %v19_2_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 453 'load' 'v19_2_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 454 [1/2] (2.32ns)   --->   "%v19_2_2_load_1 = load float* %v19_2_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 454 'load' 'v19_2_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 455 [1/2] (2.32ns)   --->   "%v19_2_3_load_1 = load float* %v19_2_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 455 'load' 'v19_2_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 456 [1/2] (2.32ns)   --->   "%v19_3_0_load_1 = load float* %v19_3_0_addr_1, align 4" [kernel.cpp:94]   --->   Operation 456 'load' 'v19_3_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 457 [1/2] (2.32ns)   --->   "%v19_3_1_load_1 = load float* %v19_3_1_addr_1, align 4" [kernel.cpp:94]   --->   Operation 457 'load' 'v19_3_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 458 [1/2] (2.32ns)   --->   "%v19_3_2_load_1 = load float* %v19_3_2_addr_1, align 4" [kernel.cpp:94]   --->   Operation 458 'load' 'v19_3_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 459 [1/2] (2.32ns)   --->   "%v19_3_3_load_1 = load float* %v19_3_3_addr_1, align 4" [kernel.cpp:94]   --->   Operation 459 'load' 'v19_3_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 460 [1/1] (2.06ns)   --->   "%v36 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v19_0_0_load_1, float %v19_0_1_load_1, float %v19_0_2_load_1, float %v19_0_3_load_1, float %v19_1_0_load_1, float %v19_1_1_load_1, float %v19_1_2_load_1, float %v19_1_3_load_1, float %v19_2_0_load_1, float %v19_2_1_load_1, float %v19_2_2_load_1, float %v19_2_3_load_1, float %v19_3_0_load_1, float %v19_3_1_load_1, float %v19_3_2_load_1, float %v19_3_3_load_1, i5 %zext_ln94)" [kernel.cpp:94]   --->   Operation 460 'mux' 'v36' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 461 [4/4] (5.70ns)   --->   "%v37 = fmul float %v36, 1.250000e-01" [kernel.cpp:94]   --->   Operation 461 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 6> <Delay = 5.70>
ST_23 : Operation 462 [3/4] (5.70ns)   --->   "%v37 = fmul float %v36, 1.250000e-01" [kernel.cpp:94]   --->   Operation 462 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 5.70>
ST_24 : Operation 463 [2/4] (5.70ns)   --->   "%v37 = fmul float %v36, 1.250000e-01" [kernel.cpp:94]   --->   Operation 463 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 8.02>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i2_l_j1_str)"   --->   Operation 464 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 465 'speclooptripcount' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind" [kernel.cpp:91]   --->   Operation 466 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)" [kernel.cpp:91]   --->   Operation 467 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:92]   --->   Operation 468 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/4] (5.70ns)   --->   "%v37 = fmul float %v36, 1.250000e-01" [kernel.cpp:94]   --->   Operation 469 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln93, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [kernel.cpp:95]   --->   Operation 470 'switch' <Predicate = true> <Delay = 1.30>
ST_25 : Operation 471 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln93_1, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [kernel.cpp:95]   --->   Operation 471 'switch' <Predicate = (trunc_ln93 == 2)> <Delay = 1.30>
ST_25 : Operation 472 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_2_2_addr_1, align 4" [kernel.cpp:95]   --->   Operation 472 'store' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "br label %branch2202" [kernel.cpp:95]   --->   Operation 473 'br' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 2)> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_2_1_addr_1, align 4" [kernel.cpp:95]   --->   Operation 474 'store' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 475 [1/1] (0.00ns)   --->   "br label %branch2202" [kernel.cpp:95]   --->   Operation 475 'br' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 1)> <Delay = 0.00>
ST_25 : Operation 476 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_2_0_addr_1, align 4" [kernel.cpp:95]   --->   Operation 476 'store' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "br label %branch2202" [kernel.cpp:95]   --->   Operation 477 'br' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 0)> <Delay = 0.00>
ST_25 : Operation 478 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_2_3_addr_1, align 4" [kernel.cpp:95]   --->   Operation 478 'store' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "br label %branch2202" [kernel.cpp:95]   --->   Operation 479 'br' <Predicate = (trunc_ln93 == 2 & trunc_ln93_1 == 3)> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:95]   --->   Operation 480 'br' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln93_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [kernel.cpp:95]   --->   Operation 481 'switch' <Predicate = (trunc_ln93 == 1)> <Delay = 1.30>
ST_25 : Operation 482 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_1_2_addr_1, align 4" [kernel.cpp:95]   --->   Operation 482 'store' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "br label %branch1147" [kernel.cpp:95]   --->   Operation 483 'br' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 2)> <Delay = 0.00>
ST_25 : Operation 484 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_1_1_addr_1, align 4" [kernel.cpp:95]   --->   Operation 484 'store' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "br label %branch1147" [kernel.cpp:95]   --->   Operation 485 'br' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 1)> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_1_0_addr_1, align 4" [kernel.cpp:95]   --->   Operation 486 'store' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "br label %branch1147" [kernel.cpp:95]   --->   Operation 487 'br' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 0)> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_1_3_addr_1, align 4" [kernel.cpp:95]   --->   Operation 488 'store' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "br label %branch1147" [kernel.cpp:95]   --->   Operation 489 'br' <Predicate = (trunc_ln93 == 1 & trunc_ln93_1 == 3)> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:95]   --->   Operation 490 'br' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln93_1, label %branch344 [
    i2 0, label %branch041
    i2 1, label %branch142
    i2 -2, label %branch243
  ]" [kernel.cpp:95]   --->   Operation 491 'switch' <Predicate = (trunc_ln93 == 0)> <Delay = 1.30>
ST_25 : Operation 492 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_0_2_addr_1, align 4" [kernel.cpp:95]   --->   Operation 492 'store' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 493 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:95]   --->   Operation 493 'br' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 2)> <Delay = 0.00>
ST_25 : Operation 494 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_0_1_addr_1, align 4" [kernel.cpp:95]   --->   Operation 494 'store' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:95]   --->   Operation 495 'br' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 1)> <Delay = 0.00>
ST_25 : Operation 496 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_0_0_addr_1, align 4" [kernel.cpp:95]   --->   Operation 496 'store' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:95]   --->   Operation 497 'br' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 0)> <Delay = 0.00>
ST_25 : Operation 498 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_0_3_addr_1, align 4" [kernel.cpp:95]   --->   Operation 498 'store' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:95]   --->   Operation 499 'br' <Predicate = (trunc_ln93 == 0 & trunc_ln93_1 == 3)> <Delay = 0.00>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:95]   --->   Operation 500 'br' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln93_1, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [kernel.cpp:95]   --->   Operation 501 'switch' <Predicate = (trunc_ln93 == 3)> <Delay = 1.30>
ST_25 : Operation 502 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_3_2_addr_1, align 4" [kernel.cpp:95]   --->   Operation 502 'store' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "br label %branch3248" [kernel.cpp:95]   --->   Operation 503 'br' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 2)> <Delay = 0.00>
ST_25 : Operation 504 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_3_1_addr_1, align 4" [kernel.cpp:95]   --->   Operation 504 'store' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "br label %branch3248" [kernel.cpp:95]   --->   Operation 505 'br' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 1)> <Delay = 0.00>
ST_25 : Operation 506 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_3_0_addr_1, align 4" [kernel.cpp:95]   --->   Operation 506 'store' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 507 [1/1] (0.00ns)   --->   "br label %branch3248" [kernel.cpp:95]   --->   Operation 507 'br' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 0)> <Delay = 0.00>
ST_25 : Operation 508 [1/1] (2.32ns)   --->   "store float %v37, float* %v19_3_3_addr_1, align 4" [kernel.cpp:95]   --->   Operation 508 'store' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "br label %branch3248" [kernel.cpp:95]   --->   Operation 509 'br' <Predicate = (trunc_ln93 == 3 & trunc_ln93_1 == 3)> <Delay = 0.00>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:95]   --->   Operation 510 'br' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_6)" [kernel.cpp:96]   --->   Operation 511 'specregionend' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [1/1] (1.73ns)   --->   "%j1 = add i4 %select_ln93, 1" [kernel.cpp:91]   --->   Operation 512 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 5> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:98]   --->   Operation 514 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v20') with incoming values : ('v20', kernel.cpp:66) [27]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v21') with incoming values : ('v21', kernel.cpp:67) [41]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('v21') with incoming values : ('v21', kernel.cpp:67) [41]  (0 ns)
	'add' operation ('add_ln68', kernel.cpp:68) [50]  (1.78 ns)
	'getelementptr' operation ('v19_3_2_addr', kernel.cpp:68) [66]  (0 ns)
	'store' operation ('store_ln68', kernel.cpp:68) of constant 0 on array 'v19_3_2' [120]  (2.32 ns)

 <State 4>: 8.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:72) with incoming values : ('select_ln72', kernel.cpp:72) [142]  (0 ns)
	'icmp' operation ('icmp_ln72', kernel.cpp:72) [152]  (1.66 ns)
	'xor' operation ('xor_ln79', kernel.cpp:79) [161]  (0 ns)
	'and' operation ('and_ln79', kernel.cpp:79) [163]  (0.978 ns)
	'or' operation ('or_ln80', kernel.cpp:80) [166]  (0 ns)
	'select' operation ('select_ln80', kernel.cpp:80) [167]  (0.993 ns)
	'add' operation ('add_ln79', kernel.cpp:79) [194]  (1.92 ns)
	'getelementptr' operation ('v17_0_addr', kernel.cpp:79) [196]  (0 ns)
	'load' operation ('v17_0_load', kernel.cpp:79) on array 'v17_0' [206]  (3.25 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln80', kernel.cpp:80) [200]  (1.92 ns)
	'getelementptr' operation ('v18_0_addr', kernel.cpp:80) [202]  (0 ns)
	'load' operation ('v18_0_load', kernel.cpp:80) on array 'v18_0' [207]  (3.25 ns)

 <State 6>: 8.96ns
The critical path consists of the following:
	'load' operation ('v18_0_load', kernel.cpp:80) on array 'v18_0' [207]  (3.25 ns)
	'fmul' operation ('v', kernel.cpp:81) [208]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:81) [208]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:81) [208]  (5.7 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'sub' operation ('sub_ln82', kernel.cpp:82) [160]  (0 ns)
	'add' operation ('add_ln82', kernel.cpp:82) [172]  (3.4 ns)
	'getelementptr' operation ('v19_0_0_addr_2', kernel.cpp:82) [174]  (0 ns)
	'load' operation ('v19_0_0_load', kernel.cpp:82) on array 'v19_0_0' [209]  (2.32 ns)

 <State 10>: 9.58ns
The critical path consists of the following:
	'load' operation ('v19_0_0_load', kernel.cpp:82) on array 'v19_0_0' [209]  (2.32 ns)
	'fadd' operation ('v2', kernel.cpp:83) [210]  (7.26 ns)

 <State 11>: 9.58ns
The critical path consists of the following:
	'load' operation ('v19_0_3_load', kernel.cpp:82) on array 'v19_0_3' [224]  (2.32 ns)
	'fadd' operation ('v33_0_3', kernel.cpp:83) [225]  (7.26 ns)

 <State 12>: 9.58ns
The critical path consists of the following:
	'load' operation ('v19_1_2_load', kernel.cpp:82) on array 'v19_1_2' [237]  (2.32 ns)
	'fadd' operation ('v33_1_2', kernel.cpp:83) [238]  (7.26 ns)

 <State 13>: 9.58ns
The critical path consists of the following:
	'load' operation ('v19_2_1_load', kernel.cpp:82) on array 'v19_2_1' [250]  (2.32 ns)
	'fadd' operation ('v33_2_1', kernel.cpp:83) [251]  (7.26 ns)

 <State 14>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:83) [210]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v2', kernel.cpp:83 on array 'v19_0_0' [211]  (2.32 ns)

 <State 15>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v33_0_3', kernel.cpp:83) [225]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v33_0_3', kernel.cpp:83 on array 'v19_0_3' [226]  (2.32 ns)

 <State 16>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v33_1_2', kernel.cpp:83) [238]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v33_1_2', kernel.cpp:83 on array 'v19_1_2' [239]  (2.32 ns)

 <State 17>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v33_2_1', kernel.cpp:83) [251]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v33_2_1', kernel.cpp:83 on array 'v19_2_1' [252]  (2.32 ns)

 <State 18>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:83) [264]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v33_3', kernel.cpp:83 on array 'v19_3_0' [265]  (2.32 ns)

 <State 19>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v33_3_3', kernel.cpp:83) [276]  (7.26 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v33_3_3', kernel.cpp:83 on array 'v19_3_3' [277]  (2.32 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', kernel.cpp:90) with incoming values : ('add_ln90', kernel.cpp:90) [286]  (1.77 ns)

 <State 21>: 8.49ns
The critical path consists of the following:
	'phi' operation ('i2_0', kernel.cpp:93) with incoming values : ('select_ln93_1', kernel.cpp:93) [287]  (0 ns)
	'add' operation ('i2', kernel.cpp:90) [293]  (1.74 ns)
	'select' operation ('select_ln93_1', kernel.cpp:93) [298]  (1.02 ns)
	'sub' operation ('sub_ln93', kernel.cpp:93) [304]  (0 ns)
	'add' operation ('add_ln93', kernel.cpp:93) [311]  (3.4 ns)
	'getelementptr' operation ('v19_0_0_addr_1', kernel.cpp:93) [313]  (0 ns)
	'load' operation ('v19_0_0_load_1', kernel.cpp:94) on array 'v19_0_0' [331]  (2.32 ns)

 <State 22>: 10.1ns
The critical path consists of the following:
	'load' operation ('v19_0_0_load_1', kernel.cpp:94) on array 'v19_0_0' [331]  (2.32 ns)
	'mux' operation ('v36', kernel.cpp:94) [347]  (2.06 ns)
	'fmul' operation ('v37', kernel.cpp:94) [348]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', kernel.cpp:94) [348]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', kernel.cpp:94) [348]  (5.7 ns)

 <State 25>: 8.02ns
The critical path consists of the following:
	'fmul' operation ('v37', kernel.cpp:94) [348]  (5.7 ns)
	'store' operation ('store_ln95', kernel.cpp:95) of variable 'v37', kernel.cpp:94 on array 'v19_2_2' [353]  (2.32 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
