Simulator report for clock_top_1
Sun Oct 24 15:03:25 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 302 nodes    ;
; Simulation Coverage         ;      42.19 % ;
; Total Number of Transitions ; 2035         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                               ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                   ;               ;
; Vector input source                                                                        ; E:/2019-2023_GDUT/2021bVHDL/clock_top_3/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                    ; On            ;
; Check outputs                                                                              ; Off                                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                   ; Off           ;
; Detect glitches                                                                            ; Off                                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      42.19 % ;
; Total nodes checked                                 ; 302          ;
; Total output ports checked                          ; 301          ;
; Total output ports with complete 1/0-value coverage ; 127          ;
; Total output ports with no 1/0-value coverage       ; 156          ;
; Total output ports with no 1-value coverage         ; 163          ;
; Total output ports with no 0-value coverage         ; 167          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                    ;
+--------------------------------------+--------------------------------------+------------------+
; Node Name                            ; Output Port Name                     ; Output Port Type ;
+--------------------------------------+--------------------------------------+------------------+
; |clock_top_1|clk                     ; |clock_top_1|clk                     ; out              ;
; |clock_top_1|key_sec                 ; |clock_top_1|key_sec                 ; out              ;
; |clock_top_1|key_min                 ; |clock_top_1|key_min                 ; out              ;
; |clock_top_1|key_hour                ; |clock_top_1|key_hour                ; out              ;
; |clock_top_1|sec0[0]                 ; |clock_top_1|sec0[0]                 ; pin_out          ;
; |clock_top_1|sec0[1]                 ; |clock_top_1|sec0[1]                 ; pin_out          ;
; |clock_top_1|sec0[2]                 ; |clock_top_1|sec0[2]                 ; pin_out          ;
; |clock_top_1|sec0[3]                 ; |clock_top_1|sec0[3]                 ; pin_out          ;
; |clock_top_1|sec1[0]                 ; |clock_top_1|sec1[0]                 ; pin_out          ;
; |clock_top_1|min0[0]                 ; |clock_top_1|min0[0]                 ; pin_out          ;
; |clock_top_1|min0[1]                 ; |clock_top_1|min0[1]                 ; pin_out          ;
; |clock_top_1|min0[2]                 ; |clock_top_1|min0[2]                 ; pin_out          ;
; |clock_top_1|hour0[0]                ; |clock_top_1|hour0[0]                ; pin_out          ;
; |clock_top_1|hour0[1]                ; |clock_top_1|hour0[1]                ; pin_out          ;
; |clock_top_1|hour1[0]                ; |clock_top_1|hour1[0]                ; pin_out          ;
; |clock_top_1|key_shift               ; |clock_top_1|key_shift               ; out              ;
; |clock_top_1|alarm:U20|speak~1       ; |clock_top_1|alarm:U20|speak~1       ; out0             ;
; |clock_top_1|count_hour:U19|num0~2   ; |clock_top_1|count_hour:U19|num0~2   ; out              ;
; |clock_top_1|count_hour:U19|num0~3   ; |clock_top_1|count_hour:U19|num0~3   ; out              ;
; |clock_top_1|count_hour:U19|num0[1]  ; |clock_top_1|count_hour:U19|num0[1]  ; regout           ;
; |clock_top_1|count_hour:U19|num0[0]  ; |clock_top_1|count_hour:U19|num0[0]  ; regout           ;
; |clock_top_1|count_min:U18|num0~0    ; |clock_top_1|count_min:U18|num0~0    ; out              ;
; |clock_top_1|count_min:U18|num0~1    ; |clock_top_1|count_min:U18|num0~1    ; out              ;
; |clock_top_1|count_min:U18|num0~2    ; |clock_top_1|count_min:U18|num0~2    ; out              ;
; |clock_top_1|count_min:U18|num0~3    ; |clock_top_1|count_min:U18|num0~3    ; out              ;
; |clock_top_1|count_min:U18|num0[1]   ; |clock_top_1|count_min:U18|num0[1]   ; regout           ;
; |clock_top_1|count_min:U18|num0[0]   ; |clock_top_1|count_min:U18|num0[0]   ; regout           ;
; |clock_top_1|count_sec:U17|num0~0    ; |clock_top_1|count_sec:U17|num0~0    ; out              ;
; |clock_top_1|count_sec:U17|num0~1    ; |clock_top_1|count_sec:U17|num0~1    ; out              ;
; |clock_top_1|count_sec:U17|num0~2    ; |clock_top_1|count_sec:U17|num0~2    ; out              ;
; |clock_top_1|count_sec:U17|num0~3    ; |clock_top_1|count_sec:U17|num0~3    ; out              ;
; |clock_top_1|count_sec:U17|num0[1]   ; |clock_top_1|count_sec:U17|num0[1]   ; regout           ;
; |clock_top_1|count_sec:U17|num0[0]   ; |clock_top_1|count_sec:U17|num0[0]   ; regout           ;
; |clock_top_1|mmux21a:U16|y[0]        ; |clock_top_1|mmux21a:U16|y[0]        ; out              ;
; |clock_top_1|mmux21a:U15|y[1]        ; |clock_top_1|mmux21a:U15|y[1]        ; out              ;
; |clock_top_1|mmux21a:U15|y[0]        ; |clock_top_1|mmux21a:U15|y[0]        ; out              ;
; |clock_top_1|mmux21a:U13|y[2]        ; |clock_top_1|mmux21a:U13|y[2]        ; out              ;
; |clock_top_1|mmux21a:U13|y[1]        ; |clock_top_1|mmux21a:U13|y[1]        ; out              ;
; |clock_top_1|mmux21a:U13|y[0]        ; |clock_top_1|mmux21a:U13|y[0]        ; out              ;
; |clock_top_1|mmux21a:U12|y[0]        ; |clock_top_1|mmux21a:U12|y[0]        ; out              ;
; |clock_top_1|mmux21a:U11|y[3]        ; |clock_top_1|mmux21a:U11|y[3]        ; out              ;
; |clock_top_1|mmux21a:U11|y[2]        ; |clock_top_1|mmux21a:U11|y[2]        ; out              ;
; |clock_top_1|mmux21a:U11|y[1]        ; |clock_top_1|mmux21a:U11|y[1]        ; out              ;
; |clock_top_1|mmux21a:U11|y[0]        ; |clock_top_1|mmux21a:U11|y[0]        ; out              ;
; |clock_top_1|switch:U10|s1           ; |clock_top_1|switch:U10|s1           ; out0             ;
; |clock_top_1|switch:U10|s2           ; |clock_top_1|switch:U10|s2           ; out0             ;
; |clock_top_1|switch:U9|s1            ; |clock_top_1|switch:U9|s1            ; out0             ;
; |clock_top_1|switch:U9|s2            ; |clock_top_1|switch:U9|s2            ; out0             ;
; |clock_top_1|switch:U8|s1            ; |clock_top_1|switch:U8|s1            ; out0             ;
; |clock_top_1|switch:U8|s2            ; |clock_top_1|switch:U8|s2            ; out0             ;
; |clock_top_1|baoshi:U7|speak~2       ; |clock_top_1|baoshi:U7|speak~2       ; out0             ;
; |clock_top_1|baoshi:U7|speak~3       ; |clock_top_1|baoshi:U7|speak~3       ; out0             ;
; |clock_top_1|baoshi:U7|speak~4       ; |clock_top_1|baoshi:U7|speak~4       ; out0             ;
; |clock_top_1|mux21a:U6|y             ; |clock_top_1|mux21a:U6|y             ; out              ;
; |clock_top_1|mux21a:U5|y             ; |clock_top_1|mux21a:U5|y             ; out              ;
; |clock_top_1|count_hour:U4|num0~2    ; |clock_top_1|count_hour:U4|num0~2    ; out              ;
; |clock_top_1|count_hour:U4|num0~3    ; |clock_top_1|count_hour:U4|num0~3    ; out              ;
; |clock_top_1|count_hour:U4|num0[1]   ; |clock_top_1|count_hour:U4|num0[1]   ; regout           ;
; |clock_top_1|count_hour:U4|num0[0]   ; |clock_top_1|count_hour:U4|num0[0]   ; regout           ;
; |clock_top_1|count_min:U3|num0~0     ; |clock_top_1|count_min:U3|num0~0     ; out              ;
; |clock_top_1|count_min:U3|num0~1     ; |clock_top_1|count_min:U3|num0~1     ; out              ;
; |clock_top_1|count_min:U3|num0~2     ; |clock_top_1|count_min:U3|num0~2     ; out              ;
; |clock_top_1|count_min:U3|num0~3     ; |clock_top_1|count_min:U3|num0~3     ; out              ;
; |clock_top_1|count_min:U3|num0[1]    ; |clock_top_1|count_min:U3|num0[1]    ; regout           ;
; |clock_top_1|count_min:U3|num0[0]    ; |clock_top_1|count_min:U3|num0[0]    ; regout           ;
; |clock_top_1|count_sec:U2|num1[0]    ; |clock_top_1|count_sec:U2|num1[0]    ; regout           ;
; |clock_top_1|count_sec:U2|num1~2     ; |clock_top_1|count_sec:U2|num1~2     ; out              ;
; |clock_top_1|count_sec:U2|num1~3     ; |clock_top_1|count_sec:U2|num1~3     ; out              ;
; |clock_top_1|count_sec:U2|num0~0     ; |clock_top_1|count_sec:U2|num0~0     ; out              ;
; |clock_top_1|count_sec:U2|num0~1     ; |clock_top_1|count_sec:U2|num0~1     ; out              ;
; |clock_top_1|count_sec:U2|num0~2     ; |clock_top_1|count_sec:U2|num0~2     ; out              ;
; |clock_top_1|count_sec:U2|num0~3     ; |clock_top_1|count_sec:U2|num0~3     ; out              ;
; |clock_top_1|count_sec:U2|num1~7     ; |clock_top_1|count_sec:U2|num1~7     ; out              ;
; |clock_top_1|count_sec:U2|num0[3]    ; |clock_top_1|count_sec:U2|num0[3]    ; regout           ;
; |clock_top_1|count_sec:U2|num0[2]    ; |clock_top_1|count_sec:U2|num0[2]    ; regout           ;
; |clock_top_1|count_sec:U2|num0[1]    ; |clock_top_1|count_sec:U2|num0[1]    ; regout           ;
; |clock_top_1|count_sec:U2|num0[0]    ; |clock_top_1|count_sec:U2|num0[0]    ; regout           ;
; |clock_top_1|diver:U1|m_clk1         ; |clock_top_1|diver:U1|m_clk1         ; regout           ;
; |clock_top_1|diver:U1|cnt_0~0        ; |clock_top_1|diver:U1|cnt_0~0        ; out              ;
; |clock_top_1|diver:U1|cnt_0~1        ; |clock_top_1|diver:U1|cnt_0~1        ; out              ;
; |clock_top_1|diver:U1|m_clk0         ; |clock_top_1|diver:U1|m_clk0         ; regout           ;
; |clock_top_1|diver:U1|cnt_0[0]       ; |clock_top_1|diver:U1|cnt_0[0]       ; regout           ;
; |clock_top_1|diver:U1|cnt_0[1]       ; |clock_top_1|diver:U1|cnt_0[1]       ; regout           ;
; |clock_top_1|count_hour:U19|Add1~0   ; |clock_top_1|count_hour:U19|Add1~0   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~1   ; |clock_top_1|count_hour:U19|Add1~1   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~2   ; |clock_top_1|count_hour:U19|Add1~2   ; out0             ;
; |clock_top_1|count_min:U18|Add1~0    ; |clock_top_1|count_min:U18|Add1~0    ; out0             ;
; |clock_top_1|count_min:U18|Add1~1    ; |clock_top_1|count_min:U18|Add1~1    ; out0             ;
; |clock_top_1|count_min:U18|Add1~2    ; |clock_top_1|count_min:U18|Add1~2    ; out0             ;
; |clock_top_1|count_min:U18|Add1~3    ; |clock_top_1|count_min:U18|Add1~3    ; out0             ;
; |clock_top_1|count_min:U18|Add1~4    ; |clock_top_1|count_min:U18|Add1~4    ; out0             ;
; |clock_top_1|count_sec:U17|Add1~0    ; |clock_top_1|count_sec:U17|Add1~0    ; out0             ;
; |clock_top_1|count_sec:U17|Add1~1    ; |clock_top_1|count_sec:U17|Add1~1    ; out0             ;
; |clock_top_1|count_sec:U17|Add1~2    ; |clock_top_1|count_sec:U17|Add1~2    ; out0             ;
; |clock_top_1|count_sec:U17|Add1~3    ; |clock_top_1|count_sec:U17|Add1~3    ; out0             ;
; |clock_top_1|count_sec:U17|Add1~4    ; |clock_top_1|count_sec:U17|Add1~4    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~0    ; |clock_top_1|count_hour:U4|Add1~0    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~1    ; |clock_top_1|count_hour:U4|Add1~1    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~2    ; |clock_top_1|count_hour:U4|Add1~2    ; out0             ;
; |clock_top_1|count_min:U3|Add1~0     ; |clock_top_1|count_min:U3|Add1~0     ; out0             ;
; |clock_top_1|count_min:U3|Add1~1     ; |clock_top_1|count_min:U3|Add1~1     ; out0             ;
; |clock_top_1|count_min:U3|Add1~2     ; |clock_top_1|count_min:U3|Add1~2     ; out0             ;
; |clock_top_1|count_min:U3|Add1~3     ; |clock_top_1|count_min:U3|Add1~3     ; out0             ;
; |clock_top_1|count_min:U3|Add1~4     ; |clock_top_1|count_min:U3|Add1~4     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~0     ; |clock_top_1|count_sec:U2|Add0~0     ; out0             ;
; |clock_top_1|count_sec:U2|Add1~0     ; |clock_top_1|count_sec:U2|Add1~0     ; out0             ;
; |clock_top_1|count_sec:U2|Add1~1     ; |clock_top_1|count_sec:U2|Add1~1     ; out0             ;
; |clock_top_1|count_sec:U2|Add1~2     ; |clock_top_1|count_sec:U2|Add1~2     ; out0             ;
; |clock_top_1|count_sec:U2|Add1~3     ; |clock_top_1|count_sec:U2|Add1~3     ; out0             ;
; |clock_top_1|count_sec:U2|Add1~4     ; |clock_top_1|count_sec:U2|Add1~4     ; out0             ;
; |clock_top_1|diver:U1|Add0~0         ; |clock_top_1|diver:U1|Add0~0         ; out0             ;
; |clock_top_1|alarm:U20|Equal0~0      ; |clock_top_1|alarm:U20|Equal0~0      ; out0             ;
; |clock_top_1|alarm:U20|Equal0~1      ; |clock_top_1|alarm:U20|Equal0~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal0~2      ; |clock_top_1|alarm:U20|Equal0~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~0      ; |clock_top_1|alarm:U20|Equal2~0      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~1      ; |clock_top_1|alarm:U20|Equal2~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~4      ; |clock_top_1|alarm:U20|Equal2~4      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~0      ; |clock_top_1|alarm:U20|Equal3~0      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~4      ; |clock_top_1|alarm:U20|Equal3~4      ; out0             ;
; |clock_top_1|count_hour:U19|Equal0~0 ; |clock_top_1|count_hour:U19|Equal0~0 ; out0             ;
; |clock_top_1|baoshi:U7|Equal3~0      ; |clock_top_1|baoshi:U7|Equal3~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal4~0      ; |clock_top_1|baoshi:U7|Equal4~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal5~0      ; |clock_top_1|baoshi:U7|Equal5~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal6~0      ; |clock_top_1|baoshi:U7|Equal6~0      ; out0             ;
; |clock_top_1|count_hour:U4|Equal0~0  ; |clock_top_1|count_hour:U4|Equal0~0  ; out0             ;
; |clock_top_1|count_sec:U2|Equal0~0   ; |clock_top_1|count_sec:U2|Equal0~0   ; out0             ;
; |clock_top_1|diver:U1|Equal0~0       ; |clock_top_1|diver:U1|Equal0~0       ; out0             ;
+--------------------------------------+--------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                       ;
+--------------------------------------+--------------------------------------+------------------+
; Node Name                            ; Output Port Name                     ; Output Port Type ;
+--------------------------------------+--------------------------------------+------------------+
; |clock_top_1|speak~0                 ; |clock_top_1|speak~0                 ; out0             ;
; |clock_top_1|sec1[1]                 ; |clock_top_1|sec1[1]                 ; pin_out          ;
; |clock_top_1|sec1[2]                 ; |clock_top_1|sec1[2]                 ; pin_out          ;
; |clock_top_1|sec1[3]                 ; |clock_top_1|sec1[3]                 ; pin_out          ;
; |clock_top_1|min0[3]                 ; |clock_top_1|min0[3]                 ; pin_out          ;
; |clock_top_1|min1[0]                 ; |clock_top_1|min1[0]                 ; pin_out          ;
; |clock_top_1|min1[1]                 ; |clock_top_1|min1[1]                 ; pin_out          ;
; |clock_top_1|min1[2]                 ; |clock_top_1|min1[2]                 ; pin_out          ;
; |clock_top_1|min1[3]                 ; |clock_top_1|min1[3]                 ; pin_out          ;
; |clock_top_1|hour0[2]                ; |clock_top_1|hour0[2]                ; pin_out          ;
; |clock_top_1|hour0[3]                ; |clock_top_1|hour0[3]                ; pin_out          ;
; |clock_top_1|hour1[1]                ; |clock_top_1|hour1[1]                ; pin_out          ;
; |clock_top_1|hour1[2]                ; |clock_top_1|hour1[2]                ; pin_out          ;
; |clock_top_1|hour1[3]                ; |clock_top_1|hour1[3]                ; pin_out          ;
; |clock_top_1|speak                   ; |clock_top_1|speak                   ; pin_out          ;
; |clock_top_1|alarm:U20|speak~0       ; |clock_top_1|alarm:U20|speak~0       ; out0             ;
; |clock_top_1|alarm:U20|speak         ; |clock_top_1|alarm:U20|speak         ; out0             ;
; |clock_top_1|count_hour:U19|num1~0   ; |clock_top_1|count_hour:U19|num1~0   ; out              ;
; |clock_top_1|count_hour:U19|num1~1   ; |clock_top_1|count_hour:U19|num1~1   ; out              ;
; |clock_top_1|count_hour:U19|num1~3   ; |clock_top_1|count_hour:U19|num1~3   ; out              ;
; |clock_top_1|count_hour:U19|num0~0   ; |clock_top_1|count_hour:U19|num0~0   ; out              ;
; |clock_top_1|count_hour:U19|num0~1   ; |clock_top_1|count_hour:U19|num0~1   ; out              ;
; |clock_top_1|count_hour:U19|num1~4   ; |clock_top_1|count_hour:U19|num1~4   ; out              ;
; |clock_top_1|count_hour:U19|num1~5   ; |clock_top_1|count_hour:U19|num1~5   ; out              ;
; |clock_top_1|count_hour:U19|num1~6   ; |clock_top_1|count_hour:U19|num1~6   ; out              ;
; |clock_top_1|count_hour:U19|num0[3]  ; |clock_top_1|count_hour:U19|num0[3]  ; regout           ;
; |clock_top_1|count_hour:U19|num0[2]  ; |clock_top_1|count_hour:U19|num0[2]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[3]  ; |clock_top_1|count_hour:U19|num1[3]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[2]  ; |clock_top_1|count_hour:U19|num1[2]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[1]  ; |clock_top_1|count_hour:U19|num1[1]  ; regout           ;
; |clock_top_1|count_min:U18|num1[0]   ; |clock_top_1|count_min:U18|num1[0]   ; regout           ;
; |clock_top_1|count_min:U18|num1~0    ; |clock_top_1|count_min:U18|num1~0    ; out              ;
; |clock_top_1|count_min:U18|num1~1    ; |clock_top_1|count_min:U18|num1~1    ; out              ;
; |clock_top_1|count_min:U18|num1~2    ; |clock_top_1|count_min:U18|num1~2    ; out              ;
; |clock_top_1|count_min:U18|num1~3    ; |clock_top_1|count_min:U18|num1~3    ; out              ;
; |clock_top_1|count_min:U18|num1~4    ; |clock_top_1|count_min:U18|num1~4    ; out              ;
; |clock_top_1|count_min:U18|num1~5    ; |clock_top_1|count_min:U18|num1~5    ; out              ;
; |clock_top_1|count_min:U18|num1~6    ; |clock_top_1|count_min:U18|num1~6    ; out              ;
; |clock_top_1|count_min:U18|num1~7    ; |clock_top_1|count_min:U18|num1~7    ; out              ;
; |clock_top_1|count_min:U18|num0[3]   ; |clock_top_1|count_min:U18|num0[3]   ; regout           ;
; |clock_top_1|count_min:U18|num1[3]   ; |clock_top_1|count_min:U18|num1[3]   ; regout           ;
; |clock_top_1|count_min:U18|num1[2]   ; |clock_top_1|count_min:U18|num1[2]   ; regout           ;
; |clock_top_1|count_min:U18|num1[1]   ; |clock_top_1|count_min:U18|num1[1]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[0]   ; |clock_top_1|count_sec:U17|num1[0]   ; regout           ;
; |clock_top_1|count_sec:U17|num1~0    ; |clock_top_1|count_sec:U17|num1~0    ; out              ;
; |clock_top_1|count_sec:U17|num1~1    ; |clock_top_1|count_sec:U17|num1~1    ; out              ;
; |clock_top_1|count_sec:U17|num1~2    ; |clock_top_1|count_sec:U17|num1~2    ; out              ;
; |clock_top_1|count_sec:U17|num1~3    ; |clock_top_1|count_sec:U17|num1~3    ; out              ;
; |clock_top_1|count_sec:U17|num1~4    ; |clock_top_1|count_sec:U17|num1~4    ; out              ;
; |clock_top_1|count_sec:U17|num1~5    ; |clock_top_1|count_sec:U17|num1~5    ; out              ;
; |clock_top_1|count_sec:U17|num1~6    ; |clock_top_1|count_sec:U17|num1~6    ; out              ;
; |clock_top_1|count_sec:U17|num1~7    ; |clock_top_1|count_sec:U17|num1~7    ; out              ;
; |clock_top_1|count_sec:U17|num0[3]   ; |clock_top_1|count_sec:U17|num0[3]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[3]   ; |clock_top_1|count_sec:U17|num1[3]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[2]   ; |clock_top_1|count_sec:U17|num1[2]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[1]   ; |clock_top_1|count_sec:U17|num1[1]   ; regout           ;
; |clock_top_1|mmux21a:U16|y[3]        ; |clock_top_1|mmux21a:U16|y[3]        ; out              ;
; |clock_top_1|mmux21a:U16|y[2]        ; |clock_top_1|mmux21a:U16|y[2]        ; out              ;
; |clock_top_1|mmux21a:U16|y[1]        ; |clock_top_1|mmux21a:U16|y[1]        ; out              ;
; |clock_top_1|mmux21a:U15|y[3]        ; |clock_top_1|mmux21a:U15|y[3]        ; out              ;
; |clock_top_1|mmux21a:U15|y[2]        ; |clock_top_1|mmux21a:U15|y[2]        ; out              ;
; |clock_top_1|mmux21a:U14|y[3]        ; |clock_top_1|mmux21a:U14|y[3]        ; out              ;
; |clock_top_1|mmux21a:U14|y[2]        ; |clock_top_1|mmux21a:U14|y[2]        ; out              ;
; |clock_top_1|mmux21a:U14|y[1]        ; |clock_top_1|mmux21a:U14|y[1]        ; out              ;
; |clock_top_1|mmux21a:U14|y[0]        ; |clock_top_1|mmux21a:U14|y[0]        ; out              ;
; |clock_top_1|mmux21a:U13|y[3]        ; |clock_top_1|mmux21a:U13|y[3]        ; out              ;
; |clock_top_1|mmux21a:U12|y[3]        ; |clock_top_1|mmux21a:U12|y[3]        ; out              ;
; |clock_top_1|mmux21a:U12|y[2]        ; |clock_top_1|mmux21a:U12|y[2]        ; out              ;
; |clock_top_1|mmux21a:U12|y[1]        ; |clock_top_1|mmux21a:U12|y[1]        ; out              ;
; |clock_top_1|baoshi:U7|speak~0       ; |clock_top_1|baoshi:U7|speak~0       ; out0             ;
; |clock_top_1|baoshi:U7|speak~1       ; |clock_top_1|baoshi:U7|speak~1       ; out0             ;
; |clock_top_1|baoshi:U7|speak         ; |clock_top_1|baoshi:U7|speak         ; out0             ;
; |clock_top_1|count_hour:U4|num1~0    ; |clock_top_1|count_hour:U4|num1~0    ; out              ;
; |clock_top_1|count_hour:U4|num1~1    ; |clock_top_1|count_hour:U4|num1~1    ; out              ;
; |clock_top_1|count_hour:U4|num1~3    ; |clock_top_1|count_hour:U4|num1~3    ; out              ;
; |clock_top_1|count_hour:U4|num0~0    ; |clock_top_1|count_hour:U4|num0~0    ; out              ;
; |clock_top_1|count_hour:U4|num0~1    ; |clock_top_1|count_hour:U4|num0~1    ; out              ;
; |clock_top_1|count_hour:U4|num1~4    ; |clock_top_1|count_hour:U4|num1~4    ; out              ;
; |clock_top_1|count_hour:U4|num1~5    ; |clock_top_1|count_hour:U4|num1~5    ; out              ;
; |clock_top_1|count_hour:U4|num1~6    ; |clock_top_1|count_hour:U4|num1~6    ; out              ;
; |clock_top_1|count_hour:U4|num0[3]   ; |clock_top_1|count_hour:U4|num0[3]   ; regout           ;
; |clock_top_1|count_hour:U4|num0[2]   ; |clock_top_1|count_hour:U4|num0[2]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[3]   ; |clock_top_1|count_hour:U4|num1[3]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[2]   ; |clock_top_1|count_hour:U4|num1[2]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[1]   ; |clock_top_1|count_hour:U4|num1[1]   ; regout           ;
; |clock_top_1|count_min:U3|cout~0     ; |clock_top_1|count_min:U3|cout~0     ; out0             ;
; |clock_top_1|count_min:U3|num1[0]    ; |clock_top_1|count_min:U3|num1[0]    ; regout           ;
; |clock_top_1|count_min:U3|num1~0     ; |clock_top_1|count_min:U3|num1~0     ; out              ;
; |clock_top_1|count_min:U3|num1~1     ; |clock_top_1|count_min:U3|num1~1     ; out              ;
; |clock_top_1|count_min:U3|num1~2     ; |clock_top_1|count_min:U3|num1~2     ; out              ;
; |clock_top_1|count_min:U3|num1~3     ; |clock_top_1|count_min:U3|num1~3     ; out              ;
; |clock_top_1|count_min:U3|num1~4     ; |clock_top_1|count_min:U3|num1~4     ; out              ;
; |clock_top_1|count_min:U3|num1~5     ; |clock_top_1|count_min:U3|num1~5     ; out              ;
; |clock_top_1|count_min:U3|num1~6     ; |clock_top_1|count_min:U3|num1~6     ; out              ;
; |clock_top_1|count_min:U3|num1~7     ; |clock_top_1|count_min:U3|num1~7     ; out              ;
; |clock_top_1|count_min:U3|num0[3]    ; |clock_top_1|count_min:U3|num0[3]    ; regout           ;
; |clock_top_1|count_min:U3|num1[3]    ; |clock_top_1|count_min:U3|num1[3]    ; regout           ;
; |clock_top_1|count_min:U3|num1[2]    ; |clock_top_1|count_min:U3|num1[2]    ; regout           ;
; |clock_top_1|count_min:U3|num1[1]    ; |clock_top_1|count_min:U3|num1[1]    ; regout           ;
; |clock_top_1|count_sec:U2|cout~0     ; |clock_top_1|count_sec:U2|cout~0     ; out0             ;
; |clock_top_1|count_sec:U2|num1~0     ; |clock_top_1|count_sec:U2|num1~0     ; out              ;
; |clock_top_1|count_sec:U2|num1~1     ; |clock_top_1|count_sec:U2|num1~1     ; out              ;
; |clock_top_1|count_sec:U2|num1~4     ; |clock_top_1|count_sec:U2|num1~4     ; out              ;
; |clock_top_1|count_sec:U2|num1~5     ; |clock_top_1|count_sec:U2|num1~5     ; out              ;
; |clock_top_1|count_sec:U2|num1~6     ; |clock_top_1|count_sec:U2|num1~6     ; out              ;
; |clock_top_1|count_sec:U2|num1[3]    ; |clock_top_1|count_sec:U2|num1[3]    ; regout           ;
; |clock_top_1|count_sec:U2|num1[2]    ; |clock_top_1|count_sec:U2|num1[2]    ; regout           ;
; |clock_top_1|count_sec:U2|num1[1]    ; |clock_top_1|count_sec:U2|num1[1]    ; regout           ;
; |clock_top_1|count_hour:U19|Add0~1   ; |clock_top_1|count_hour:U19|Add0~1   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~2   ; |clock_top_1|count_hour:U19|Add0~2   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~3   ; |clock_top_1|count_hour:U19|Add0~3   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~4   ; |clock_top_1|count_hour:U19|Add0~4   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~3   ; |clock_top_1|count_hour:U19|Add1~3   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~4   ; |clock_top_1|count_hour:U19|Add1~4   ; out0             ;
; |clock_top_1|count_min:U18|Add0~0    ; |clock_top_1|count_min:U18|Add0~0    ; out0             ;
; |clock_top_1|count_min:U18|Add0~1    ; |clock_top_1|count_min:U18|Add0~1    ; out0             ;
; |clock_top_1|count_min:U18|Add0~2    ; |clock_top_1|count_min:U18|Add0~2    ; out0             ;
; |clock_top_1|count_min:U18|Add0~3    ; |clock_top_1|count_min:U18|Add0~3    ; out0             ;
; |clock_top_1|count_min:U18|Add0~4    ; |clock_top_1|count_min:U18|Add0~4    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~0    ; |clock_top_1|count_sec:U17|Add0~0    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~1    ; |clock_top_1|count_sec:U17|Add0~1    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~2    ; |clock_top_1|count_sec:U17|Add0~2    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~3    ; |clock_top_1|count_sec:U17|Add0~3    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~4    ; |clock_top_1|count_sec:U17|Add0~4    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~1    ; |clock_top_1|count_hour:U4|Add0~1    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~2    ; |clock_top_1|count_hour:U4|Add0~2    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~3    ; |clock_top_1|count_hour:U4|Add0~3    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~4    ; |clock_top_1|count_hour:U4|Add0~4    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~3    ; |clock_top_1|count_hour:U4|Add1~3    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~4    ; |clock_top_1|count_hour:U4|Add1~4    ; out0             ;
; |clock_top_1|count_min:U3|Add0~0     ; |clock_top_1|count_min:U3|Add0~0     ; out0             ;
; |clock_top_1|count_min:U3|Add0~1     ; |clock_top_1|count_min:U3|Add0~1     ; out0             ;
; |clock_top_1|count_min:U3|Add0~2     ; |clock_top_1|count_min:U3|Add0~2     ; out0             ;
; |clock_top_1|count_min:U3|Add0~3     ; |clock_top_1|count_min:U3|Add0~3     ; out0             ;
; |clock_top_1|count_min:U3|Add0~4     ; |clock_top_1|count_min:U3|Add0~4     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~1     ; |clock_top_1|count_sec:U2|Add0~1     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~2     ; |clock_top_1|count_sec:U2|Add0~2     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~3     ; |clock_top_1|count_sec:U2|Add0~3     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~4     ; |clock_top_1|count_sec:U2|Add0~4     ; out0             ;
; |clock_top_1|alarm:U20|Equal0~3      ; |clock_top_1|alarm:U20|Equal0~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal0~4      ; |clock_top_1|alarm:U20|Equal0~4      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~0      ; |clock_top_1|alarm:U20|Equal1~0      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~1      ; |clock_top_1|alarm:U20|Equal1~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~2      ; |clock_top_1|alarm:U20|Equal1~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~3      ; |clock_top_1|alarm:U20|Equal1~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~4      ; |clock_top_1|alarm:U20|Equal1~4      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~2      ; |clock_top_1|alarm:U20|Equal2~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~3      ; |clock_top_1|alarm:U20|Equal2~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~1      ; |clock_top_1|alarm:U20|Equal3~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~2      ; |clock_top_1|alarm:U20|Equal3~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~3      ; |clock_top_1|alarm:U20|Equal3~3      ; out0             ;
; |clock_top_1|count_hour:U19|Equal1~0 ; |clock_top_1|count_hour:U19|Equal1~0 ; out0             ;
; |clock_top_1|count_min:U18|Equal0~0  ; |clock_top_1|count_min:U18|Equal0~0  ; out0             ;
; |clock_top_1|count_min:U18|Equal1~0  ; |clock_top_1|count_min:U18|Equal1~0  ; out0             ;
; |clock_top_1|count_sec:U17|Equal0~0  ; |clock_top_1|count_sec:U17|Equal0~0  ; out0             ;
; |clock_top_1|count_sec:U17|Equal1~0  ; |clock_top_1|count_sec:U17|Equal1~0  ; out0             ;
; |clock_top_1|baoshi:U7|Equal0~0      ; |clock_top_1|baoshi:U7|Equal0~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal1~0      ; |clock_top_1|baoshi:U7|Equal1~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal2~0      ; |clock_top_1|baoshi:U7|Equal2~0      ; out0             ;
; |clock_top_1|count_hour:U4|Equal1~0  ; |clock_top_1|count_hour:U4|Equal1~0  ; out0             ;
; |clock_top_1|count_min:U3|Equal0~0   ; |clock_top_1|count_min:U3|Equal0~0   ; out0             ;
; |clock_top_1|count_min:U3|Equal1~0   ; |clock_top_1|count_min:U3|Equal1~0   ; out0             ;
; |clock_top_1|count_sec:U2|Equal1~0   ; |clock_top_1|count_sec:U2|Equal1~0   ; out0             ;
+--------------------------------------+--------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                       ;
+--------------------------------------+--------------------------------------+------------------+
; Node Name                            ; Output Port Name                     ; Output Port Type ;
+--------------------------------------+--------------------------------------+------------------+
; |clock_top_1|sec1[1]                 ; |clock_top_1|sec1[1]                 ; pin_out          ;
; |clock_top_1|sec1[2]                 ; |clock_top_1|sec1[2]                 ; pin_out          ;
; |clock_top_1|sec1[3]                 ; |clock_top_1|sec1[3]                 ; pin_out          ;
; |clock_top_1|min0[3]                 ; |clock_top_1|min0[3]                 ; pin_out          ;
; |clock_top_1|min1[0]                 ; |clock_top_1|min1[0]                 ; pin_out          ;
; |clock_top_1|min1[1]                 ; |clock_top_1|min1[1]                 ; pin_out          ;
; |clock_top_1|min1[2]                 ; |clock_top_1|min1[2]                 ; pin_out          ;
; |clock_top_1|min1[3]                 ; |clock_top_1|min1[3]                 ; pin_out          ;
; |clock_top_1|hour0[2]                ; |clock_top_1|hour0[2]                ; pin_out          ;
; |clock_top_1|hour0[3]                ; |clock_top_1|hour0[3]                ; pin_out          ;
; |clock_top_1|hour1[1]                ; |clock_top_1|hour1[1]                ; pin_out          ;
; |clock_top_1|hour1[2]                ; |clock_top_1|hour1[2]                ; pin_out          ;
; |clock_top_1|hour1[3]                ; |clock_top_1|hour1[3]                ; pin_out          ;
; |clock_top_1|count_hour:U19|num1[0]  ; |clock_top_1|count_hour:U19|num1[0]  ; regout           ;
; |clock_top_1|count_hour:U19|num1~0   ; |clock_top_1|count_hour:U19|num1~0   ; out              ;
; |clock_top_1|count_hour:U19|num1~1   ; |clock_top_1|count_hour:U19|num1~1   ; out              ;
; |clock_top_1|count_hour:U19|num1~2   ; |clock_top_1|count_hour:U19|num1~2   ; out              ;
; |clock_top_1|count_hour:U19|num0~0   ; |clock_top_1|count_hour:U19|num0~0   ; out              ;
; |clock_top_1|count_hour:U19|num0~1   ; |clock_top_1|count_hour:U19|num0~1   ; out              ;
; |clock_top_1|count_hour:U19|num1~4   ; |clock_top_1|count_hour:U19|num1~4   ; out              ;
; |clock_top_1|count_hour:U19|num1~5   ; |clock_top_1|count_hour:U19|num1~5   ; out              ;
; |clock_top_1|count_hour:U19|num1~6   ; |clock_top_1|count_hour:U19|num1~6   ; out              ;
; |clock_top_1|count_hour:U19|num1~7   ; |clock_top_1|count_hour:U19|num1~7   ; out              ;
; |clock_top_1|count_hour:U19|num0[3]  ; |clock_top_1|count_hour:U19|num0[3]  ; regout           ;
; |clock_top_1|count_hour:U19|num0[2]  ; |clock_top_1|count_hour:U19|num0[2]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[3]  ; |clock_top_1|count_hour:U19|num1[3]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[2]  ; |clock_top_1|count_hour:U19|num1[2]  ; regout           ;
; |clock_top_1|count_hour:U19|num1[1]  ; |clock_top_1|count_hour:U19|num1[1]  ; regout           ;
; |clock_top_1|count_min:U18|num1[0]   ; |clock_top_1|count_min:U18|num1[0]   ; regout           ;
; |clock_top_1|count_min:U18|num1~0    ; |clock_top_1|count_min:U18|num1~0    ; out              ;
; |clock_top_1|count_min:U18|num1~1    ; |clock_top_1|count_min:U18|num1~1    ; out              ;
; |clock_top_1|count_min:U18|num1~2    ; |clock_top_1|count_min:U18|num1~2    ; out              ;
; |clock_top_1|count_min:U18|num1~3    ; |clock_top_1|count_min:U18|num1~3    ; out              ;
; |clock_top_1|count_min:U18|num1~4    ; |clock_top_1|count_min:U18|num1~4    ; out              ;
; |clock_top_1|count_min:U18|num1~5    ; |clock_top_1|count_min:U18|num1~5    ; out              ;
; |clock_top_1|count_min:U18|num1~6    ; |clock_top_1|count_min:U18|num1~6    ; out              ;
; |clock_top_1|count_min:U18|num1~7    ; |clock_top_1|count_min:U18|num1~7    ; out              ;
; |clock_top_1|count_min:U18|num0[3]   ; |clock_top_1|count_min:U18|num0[3]   ; regout           ;
; |clock_top_1|count_min:U18|num0[2]   ; |clock_top_1|count_min:U18|num0[2]   ; regout           ;
; |clock_top_1|count_min:U18|num1[3]   ; |clock_top_1|count_min:U18|num1[3]   ; regout           ;
; |clock_top_1|count_min:U18|num1[2]   ; |clock_top_1|count_min:U18|num1[2]   ; regout           ;
; |clock_top_1|count_min:U18|num1[1]   ; |clock_top_1|count_min:U18|num1[1]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[0]   ; |clock_top_1|count_sec:U17|num1[0]   ; regout           ;
; |clock_top_1|count_sec:U17|num1~0    ; |clock_top_1|count_sec:U17|num1~0    ; out              ;
; |clock_top_1|count_sec:U17|num1~1    ; |clock_top_1|count_sec:U17|num1~1    ; out              ;
; |clock_top_1|count_sec:U17|num1~2    ; |clock_top_1|count_sec:U17|num1~2    ; out              ;
; |clock_top_1|count_sec:U17|num1~3    ; |clock_top_1|count_sec:U17|num1~3    ; out              ;
; |clock_top_1|count_sec:U17|num1~4    ; |clock_top_1|count_sec:U17|num1~4    ; out              ;
; |clock_top_1|count_sec:U17|num1~5    ; |clock_top_1|count_sec:U17|num1~5    ; out              ;
; |clock_top_1|count_sec:U17|num1~6    ; |clock_top_1|count_sec:U17|num1~6    ; out              ;
; |clock_top_1|count_sec:U17|num1~7    ; |clock_top_1|count_sec:U17|num1~7    ; out              ;
; |clock_top_1|count_sec:U17|num0[3]   ; |clock_top_1|count_sec:U17|num0[3]   ; regout           ;
; |clock_top_1|count_sec:U17|num0[2]   ; |clock_top_1|count_sec:U17|num0[2]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[3]   ; |clock_top_1|count_sec:U17|num1[3]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[2]   ; |clock_top_1|count_sec:U17|num1[2]   ; regout           ;
; |clock_top_1|count_sec:U17|num1[1]   ; |clock_top_1|count_sec:U17|num1[1]   ; regout           ;
; |clock_top_1|mmux21a:U16|y[3]        ; |clock_top_1|mmux21a:U16|y[3]        ; out              ;
; |clock_top_1|mmux21a:U16|y[2]        ; |clock_top_1|mmux21a:U16|y[2]        ; out              ;
; |clock_top_1|mmux21a:U16|y[1]        ; |clock_top_1|mmux21a:U16|y[1]        ; out              ;
; |clock_top_1|mmux21a:U15|y[3]        ; |clock_top_1|mmux21a:U15|y[3]        ; out              ;
; |clock_top_1|mmux21a:U15|y[2]        ; |clock_top_1|mmux21a:U15|y[2]        ; out              ;
; |clock_top_1|mmux21a:U14|y[3]        ; |clock_top_1|mmux21a:U14|y[3]        ; out              ;
; |clock_top_1|mmux21a:U14|y[2]        ; |clock_top_1|mmux21a:U14|y[2]        ; out              ;
; |clock_top_1|mmux21a:U14|y[1]        ; |clock_top_1|mmux21a:U14|y[1]        ; out              ;
; |clock_top_1|mmux21a:U14|y[0]        ; |clock_top_1|mmux21a:U14|y[0]        ; out              ;
; |clock_top_1|mmux21a:U13|y[3]        ; |clock_top_1|mmux21a:U13|y[3]        ; out              ;
; |clock_top_1|mmux21a:U12|y[3]        ; |clock_top_1|mmux21a:U12|y[3]        ; out              ;
; |clock_top_1|mmux21a:U12|y[2]        ; |clock_top_1|mmux21a:U12|y[2]        ; out              ;
; |clock_top_1|mmux21a:U12|y[1]        ; |clock_top_1|mmux21a:U12|y[1]        ; out              ;
; |clock_top_1|baoshi:U7|speak~0       ; |clock_top_1|baoshi:U7|speak~0       ; out0             ;
; |clock_top_1|baoshi:U7|speak~1       ; |clock_top_1|baoshi:U7|speak~1       ; out0             ;
; |clock_top_1|baoshi:U7|speak         ; |clock_top_1|baoshi:U7|speak         ; out0             ;
; |clock_top_1|count_hour:U4|num1[0]   ; |clock_top_1|count_hour:U4|num1[0]   ; regout           ;
; |clock_top_1|count_hour:U4|num1~0    ; |clock_top_1|count_hour:U4|num1~0    ; out              ;
; |clock_top_1|count_hour:U4|num1~1    ; |clock_top_1|count_hour:U4|num1~1    ; out              ;
; |clock_top_1|count_hour:U4|num1~2    ; |clock_top_1|count_hour:U4|num1~2    ; out              ;
; |clock_top_1|count_hour:U4|num0~0    ; |clock_top_1|count_hour:U4|num0~0    ; out              ;
; |clock_top_1|count_hour:U4|num0~1    ; |clock_top_1|count_hour:U4|num0~1    ; out              ;
; |clock_top_1|count_hour:U4|num1~4    ; |clock_top_1|count_hour:U4|num1~4    ; out              ;
; |clock_top_1|count_hour:U4|num1~5    ; |clock_top_1|count_hour:U4|num1~5    ; out              ;
; |clock_top_1|count_hour:U4|num1~6    ; |clock_top_1|count_hour:U4|num1~6    ; out              ;
; |clock_top_1|count_hour:U4|num1~7    ; |clock_top_1|count_hour:U4|num1~7    ; out              ;
; |clock_top_1|count_hour:U4|num0[3]   ; |clock_top_1|count_hour:U4|num0[3]   ; regout           ;
; |clock_top_1|count_hour:U4|num0[2]   ; |clock_top_1|count_hour:U4|num0[2]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[3]   ; |clock_top_1|count_hour:U4|num1[3]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[2]   ; |clock_top_1|count_hour:U4|num1[2]   ; regout           ;
; |clock_top_1|count_hour:U4|num1[1]   ; |clock_top_1|count_hour:U4|num1[1]   ; regout           ;
; |clock_top_1|count_min:U3|cout~0     ; |clock_top_1|count_min:U3|cout~0     ; out0             ;
; |clock_top_1|count_min:U3|num1[0]    ; |clock_top_1|count_min:U3|num1[0]    ; regout           ;
; |clock_top_1|count_min:U3|num1~0     ; |clock_top_1|count_min:U3|num1~0     ; out              ;
; |clock_top_1|count_min:U3|num1~1     ; |clock_top_1|count_min:U3|num1~1     ; out              ;
; |clock_top_1|count_min:U3|num1~2     ; |clock_top_1|count_min:U3|num1~2     ; out              ;
; |clock_top_1|count_min:U3|num1~3     ; |clock_top_1|count_min:U3|num1~3     ; out              ;
; |clock_top_1|count_min:U3|num1~4     ; |clock_top_1|count_min:U3|num1~4     ; out              ;
; |clock_top_1|count_min:U3|num1~5     ; |clock_top_1|count_min:U3|num1~5     ; out              ;
; |clock_top_1|count_min:U3|num1~6     ; |clock_top_1|count_min:U3|num1~6     ; out              ;
; |clock_top_1|count_min:U3|num1~7     ; |clock_top_1|count_min:U3|num1~7     ; out              ;
; |clock_top_1|count_min:U3|num0[3]    ; |clock_top_1|count_min:U3|num0[3]    ; regout           ;
; |clock_top_1|count_min:U3|num0[2]    ; |clock_top_1|count_min:U3|num0[2]    ; regout           ;
; |clock_top_1|count_min:U3|num1[3]    ; |clock_top_1|count_min:U3|num1[3]    ; regout           ;
; |clock_top_1|count_min:U3|num1[2]    ; |clock_top_1|count_min:U3|num1[2]    ; regout           ;
; |clock_top_1|count_min:U3|num1[1]    ; |clock_top_1|count_min:U3|num1[1]    ; regout           ;
; |clock_top_1|count_sec:U2|cout~0     ; |clock_top_1|count_sec:U2|cout~0     ; out0             ;
; |clock_top_1|count_sec:U2|num1~0     ; |clock_top_1|count_sec:U2|num1~0     ; out              ;
; |clock_top_1|count_sec:U2|num1~1     ; |clock_top_1|count_sec:U2|num1~1     ; out              ;
; |clock_top_1|count_sec:U2|num1~4     ; |clock_top_1|count_sec:U2|num1~4     ; out              ;
; |clock_top_1|count_sec:U2|num1~5     ; |clock_top_1|count_sec:U2|num1~5     ; out              ;
; |clock_top_1|count_sec:U2|num1~6     ; |clock_top_1|count_sec:U2|num1~6     ; out              ;
; |clock_top_1|count_sec:U2|num1[3]    ; |clock_top_1|count_sec:U2|num1[3]    ; regout           ;
; |clock_top_1|count_sec:U2|num1[2]    ; |clock_top_1|count_sec:U2|num1[2]    ; regout           ;
; |clock_top_1|count_sec:U2|num1[1]    ; |clock_top_1|count_sec:U2|num1[1]    ; regout           ;
; |clock_top_1|count_hour:U19|Add0~0   ; |clock_top_1|count_hour:U19|Add0~0   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~1   ; |clock_top_1|count_hour:U19|Add0~1   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~2   ; |clock_top_1|count_hour:U19|Add0~2   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~3   ; |clock_top_1|count_hour:U19|Add0~3   ; out0             ;
; |clock_top_1|count_hour:U19|Add0~4   ; |clock_top_1|count_hour:U19|Add0~4   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~3   ; |clock_top_1|count_hour:U19|Add1~3   ; out0             ;
; |clock_top_1|count_hour:U19|Add1~4   ; |clock_top_1|count_hour:U19|Add1~4   ; out0             ;
; |clock_top_1|count_min:U18|Add0~0    ; |clock_top_1|count_min:U18|Add0~0    ; out0             ;
; |clock_top_1|count_min:U18|Add0~1    ; |clock_top_1|count_min:U18|Add0~1    ; out0             ;
; |clock_top_1|count_min:U18|Add0~2    ; |clock_top_1|count_min:U18|Add0~2    ; out0             ;
; |clock_top_1|count_min:U18|Add0~3    ; |clock_top_1|count_min:U18|Add0~3    ; out0             ;
; |clock_top_1|count_min:U18|Add0~4    ; |clock_top_1|count_min:U18|Add0~4    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~0    ; |clock_top_1|count_sec:U17|Add0~0    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~1    ; |clock_top_1|count_sec:U17|Add0~1    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~2    ; |clock_top_1|count_sec:U17|Add0~2    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~3    ; |clock_top_1|count_sec:U17|Add0~3    ; out0             ;
; |clock_top_1|count_sec:U17|Add0~4    ; |clock_top_1|count_sec:U17|Add0~4    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~0    ; |clock_top_1|count_hour:U4|Add0~0    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~1    ; |clock_top_1|count_hour:U4|Add0~1    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~2    ; |clock_top_1|count_hour:U4|Add0~2    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~3    ; |clock_top_1|count_hour:U4|Add0~3    ; out0             ;
; |clock_top_1|count_hour:U4|Add0~4    ; |clock_top_1|count_hour:U4|Add0~4    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~3    ; |clock_top_1|count_hour:U4|Add1~3    ; out0             ;
; |clock_top_1|count_hour:U4|Add1~4    ; |clock_top_1|count_hour:U4|Add1~4    ; out0             ;
; |clock_top_1|count_min:U3|Add0~0     ; |clock_top_1|count_min:U3|Add0~0     ; out0             ;
; |clock_top_1|count_min:U3|Add0~1     ; |clock_top_1|count_min:U3|Add0~1     ; out0             ;
; |clock_top_1|count_min:U3|Add0~2     ; |clock_top_1|count_min:U3|Add0~2     ; out0             ;
; |clock_top_1|count_min:U3|Add0~3     ; |clock_top_1|count_min:U3|Add0~3     ; out0             ;
; |clock_top_1|count_min:U3|Add0~4     ; |clock_top_1|count_min:U3|Add0~4     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~1     ; |clock_top_1|count_sec:U2|Add0~1     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~2     ; |clock_top_1|count_sec:U2|Add0~2     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~3     ; |clock_top_1|count_sec:U2|Add0~3     ; out0             ;
; |clock_top_1|count_sec:U2|Add0~4     ; |clock_top_1|count_sec:U2|Add0~4     ; out0             ;
; |clock_top_1|alarm:U20|Equal0~3      ; |clock_top_1|alarm:U20|Equal0~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~0      ; |clock_top_1|alarm:U20|Equal1~0      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~1      ; |clock_top_1|alarm:U20|Equal1~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~2      ; |clock_top_1|alarm:U20|Equal1~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~3      ; |clock_top_1|alarm:U20|Equal1~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal1~4      ; |clock_top_1|alarm:U20|Equal1~4      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~2      ; |clock_top_1|alarm:U20|Equal2~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal2~3      ; |clock_top_1|alarm:U20|Equal2~3      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~1      ; |clock_top_1|alarm:U20|Equal3~1      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~2      ; |clock_top_1|alarm:U20|Equal3~2      ; out0             ;
; |clock_top_1|alarm:U20|Equal3~3      ; |clock_top_1|alarm:U20|Equal3~3      ; out0             ;
; |clock_top_1|count_hour:U19|Equal1~0 ; |clock_top_1|count_hour:U19|Equal1~0 ; out0             ;
; |clock_top_1|count_min:U18|Equal0~0  ; |clock_top_1|count_min:U18|Equal0~0  ; out0             ;
; |clock_top_1|count_min:U18|Equal1~0  ; |clock_top_1|count_min:U18|Equal1~0  ; out0             ;
; |clock_top_1|count_sec:U17|Equal0~0  ; |clock_top_1|count_sec:U17|Equal0~0  ; out0             ;
; |clock_top_1|count_sec:U17|Equal1~0  ; |clock_top_1|count_sec:U17|Equal1~0  ; out0             ;
; |clock_top_1|baoshi:U7|Equal0~0      ; |clock_top_1|baoshi:U7|Equal0~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal1~0      ; |clock_top_1|baoshi:U7|Equal1~0      ; out0             ;
; |clock_top_1|baoshi:U7|Equal2~0      ; |clock_top_1|baoshi:U7|Equal2~0      ; out0             ;
; |clock_top_1|count_hour:U4|Equal1~0  ; |clock_top_1|count_hour:U4|Equal1~0  ; out0             ;
; |clock_top_1|count_min:U3|Equal0~0   ; |clock_top_1|count_min:U3|Equal0~0   ; out0             ;
; |clock_top_1|count_min:U3|Equal1~0   ; |clock_top_1|count_min:U3|Equal1~0   ; out0             ;
; |clock_top_1|count_sec:U2|Equal1~0   ; |clock_top_1|count_sec:U2|Equal1~0   ; out0             ;
+--------------------------------------+--------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Oct 24 15:03:25 2021
Info: Command: quartus_sim --simulation_results_format=VWF clock_top_1 -c clock_top_1
Info (324025): Using vector source file "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/Waveform1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      42.19 %
Info (328052): Number of transitions in simulation is 2035
Info (324045): Vector file clock_top_1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4448 megabytes
    Info: Processing ended: Sun Oct 24 15:03:25 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


