Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sun Mar  5 14:12:07 2023
| Host             : Guillaume running 64-bit major release  (build 9200)
| Command          : report_power -file sn_network_top_wrapper_power_routed.rpt -pb sn_network_top_wrapper_power_summary_routed.pb -rpx sn_network_top_wrapper_power_routed.rpx
| Design           : sn_network_top_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.379        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.136        |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        5 |       --- |             --- |
| Slice Logic    |     0.009 |     2371 |       --- |             --- |
|   LUT as Logic |     0.008 |     1270 |    303600 |            0.42 |
|   CARRY4       |    <0.001 |      245 |     75900 |            0.32 |
|   Register     |    <0.001 |      457 |    607200 |            0.08 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |     0.007 |     1989 |       --- |             --- |
| Block RAM      |     0.002 |        4 |      1030 |            0.39 |
| MMCM           |     0.107 |        1 |        14 |            7.14 |
| DSPs           |     0.003 |        5 |      2800 |            0.18 |
| I/O            |     0.004 |        5 |       700 |            0.71 |
| Static Power   |     0.243 |          |           |                 |
| Total          |     0.379 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.161 |       0.026 |      0.135 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                  | Constraint (ns) |
+--------------------+-------------------------------------------------------------------------+-----------------+
| clk_clk_wiz_0      | gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0      |            20.0 |
| clk_in1_p          | clk_in1_p                                                               |             5.0 |
| clkfbout_clk_wiz_0 | gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkfbout_clk_wiz_0 |             5.0 |
+--------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| sn_network_top_wrapper                              |     0.136 |
|   gen_dut_cfg.network_DUT                           |     0.135 |
|     gen_clk_wiz.clk_wiz_0_i                         |     0.112 |
|       inst                                          |     0.112 |
|     network_i                                       |     0.022 |
|       genblk1[1].gen_in_neurons.neuron_input_i      |     0.004 |
|       genblk1[2].gen_hidden_neurons.neuron_hidden_i |     0.004 |
|       genblk1[3].gen_out_neurons.neuron_output_i    |     0.004 |
|       genblk1[4].gen_out_neurons.neuron_output_i    |     0.004 |
|       genblk1[5].gen_out_neurons.neuron_output_i    |     0.004 |
|       io_mgmt_i                                     |     0.002 |
+-----------------------------------------------------+-----------+


