static T_1 F_1 ( struct V_1 * V_2 , const char * V_3 , T_1 V_4 )\r\n{\r\nconst T_2 * V_5 ;\r\nint V_6 ;\r\nV_5 = F_2 ( V_2 , V_3 , & V_6 ) ;\r\nif ( V_5 && V_6 >= 4 )\r\nreturn F_3 ( V_5 , 1 ) ;\r\nreturn V_4 ;\r\n}\r\nunsigned int F_4 ( T_1 V_7 , int V_8 )\r\n{\r\nunsigned int V_9 = 0 ;\r\nif ( V_7 & 0x02000000 ) {\r\nV_9 = V_10 | V_11 ;\r\nV_9 |= ( V_7 >> 22 ) & V_12 ;\r\nV_9 |= ( V_7 >> 28 ) & V_13 ;\r\nif ( V_7 & 0x40000000 )\r\nV_9 |= V_14\r\n| V_15 ;\r\nif ( ! V_8 && ( V_7 & 0xff ) == 0x30 )\r\nV_9 |= V_16 ;\r\n} else if ( V_7 & 0x01000000 )\r\nV_9 = V_17 | V_18 ;\r\nif ( V_9 )\r\nV_9 |= V_19 ;\r\nreturn V_9 ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_20 , struct V_21 * V_22 )\r\n{\r\nT_3 V_23 , V_24 ;\r\nunsigned int V_9 ;\r\nstruct V_25 V_26 ;\r\nstruct V_27 * V_28 ;\r\nconst T_2 * V_29 ;\r\nT_1 V_30 ;\r\nint V_31 ;\r\nV_29 = F_2 ( V_20 , L_1 , & V_31 ) ;\r\nif ( ! V_29 )\r\nreturn;\r\nF_6 ( L_2 , V_31 , V_29 ) ;\r\nfor (; V_31 >= 20 ; V_31 -= 20 , V_29 += 5 ) {\r\nV_9 = F_4 ( F_3 ( V_29 , 1 ) , 0 ) ;\r\nif ( ! V_9 )\r\ncontinue;\r\nV_23 = F_3 ( & V_29 [ 1 ] , 2 ) ;\r\nV_24 = F_3 ( & V_29 [ 3 ] , 2 ) ;\r\nif ( ! V_24 )\r\ncontinue;\r\nV_30 = F_3 ( V_29 , 1 ) & 0xff ;\r\nF_6 ( L_3 ,\r\n( unsigned long long ) V_23 ,\r\n( unsigned long long ) V_24 , V_30 ) ;\r\nif ( V_32 <= V_30 && V_30 <= V_33 ) {\r\nV_28 = & V_22 -> V_27 [ ( V_30 - V_32 ) >> 2 ] ;\r\n} else if ( V_30 == V_22 -> V_34 ) {\r\nV_28 = & V_22 -> V_27 [ V_35 ] ;\r\nV_9 |= V_16 | V_36 ;\r\n} else {\r\nF_7 ( V_37 L_4 , V_30 ) ;\r\ncontinue;\r\n}\r\nV_28 -> V_9 = V_9 ;\r\nV_28 -> V_3 = F_8 ( V_22 ) ;\r\nV_26 . V_38 = V_23 ;\r\nV_26 . V_39 = V_23 + V_24 - 1 ;\r\nF_9 ( V_22 -> V_40 , V_28 , & V_26 ) ;\r\n}\r\n}\r\nstruct V_21 * F_10 ( struct V_1 * V_20 ,\r\nstruct V_41 * V_40 , int V_42 )\r\n{\r\nstruct V_21 * V_22 ;\r\nconst char * type ;\r\nstruct V_43 * V_44 ;\r\nV_22 = F_11 ( V_40 ) ;\r\nif ( ! V_22 )\r\nreturn NULL ;\r\ntype = F_2 ( V_20 , L_5 , NULL ) ;\r\nif ( type == NULL )\r\ntype = L_6 ;\r\nF_6 ( L_7 , V_42 , type ) ;\r\nV_22 -> V_22 . V_45 = F_12 ( V_20 ) ;\r\nV_22 -> V_22 . V_46 = V_40 -> V_8 ;\r\nV_22 -> V_22 . V_40 = & V_47 ;\r\nV_22 -> V_42 = V_42 ;\r\nV_22 -> V_48 = 0 ;\r\nV_22 -> V_49 = 0 ;\r\nF_13 ( V_22 ) ;\r\nF_14 (slot, &dev->bus->slots, list)\r\nif ( F_15 ( V_22 -> V_42 ) == V_44 -> V_50 )\r\nV_22 -> V_44 = V_44 ;\r\nV_22 -> V_51 = F_1 ( V_20 , L_8 , 0xffff ) ;\r\nV_22 -> V_52 = F_1 ( V_20 , L_9 , 0xffff ) ;\r\nV_22 -> V_53 = F_1 ( V_20 , L_10 , 0 ) ;\r\nV_22 -> V_54 = F_1 ( V_20 , L_11 , 0 ) ;\r\nV_22 -> V_55 = F_16 ( V_22 ) ;\r\nF_17 ( & V_22 -> V_22 , L_12 , F_18 ( V_40 ) ,\r\nV_22 -> V_40 -> V_50 , F_15 ( V_42 ) , F_19 ( V_42 ) ) ;\r\nV_22 -> V_56 = F_1 ( V_20 , L_13 , 0 ) ;\r\nV_22 -> V_57 = F_1 ( V_20 , L_14 , 0 ) ;\r\nF_6 ( L_15 , V_22 -> V_56 ) ;\r\nF_6 ( L_16 , V_22 -> V_57 ) ;\r\nV_22 -> V_58 = V_59 ;\r\nV_22 -> V_60 = V_61 ;\r\nV_22 -> V_62 = 0xffffffff ;\r\nF_20 ( V_63 , V_22 ) ;\r\nif ( ! strcmp ( type , L_17 ) || ! strcmp ( type , L_18 ) ) {\r\nV_22 -> V_64 = V_65 ;\r\nV_22 -> V_34 = V_66 ;\r\nF_21 ( V_22 ) ;\r\n} else if ( ! strcmp ( type , L_19 ) ) {\r\nV_22 -> V_64 = V_67 ;\r\n} else {\r\nV_22 -> V_64 = V_68 ;\r\nV_22 -> V_34 = V_69 ;\r\nV_22 -> V_70 = V_71 ;\r\n}\r\nF_5 ( V_20 , V_22 ) ;\r\nF_6 ( L_20 ) ;\r\nF_22 ( V_22 , V_40 ) ;\r\nreturn V_22 ;\r\n}\r\nvoid F_23 ( struct V_21 * V_22 )\r\n{\r\nstruct V_1 * V_20 = V_22 -> V_22 . V_45 ;\r\nstruct V_41 * V_40 ;\r\nconst T_2 * V_72 , * V_73 ;\r\nint V_6 , V_30 , V_74 ;\r\nstruct V_25 V_26 ;\r\nstruct V_27 * V_28 ;\r\nunsigned int V_9 ;\r\nT_3 V_24 ;\r\nF_6 ( L_21 , V_20 -> V_75 ) ;\r\nV_72 = F_2 ( V_20 , L_22 , & V_6 ) ;\r\nif ( V_72 == NULL || V_6 != 8 ) {\r\nF_7 ( V_76 L_23 ,\r\nV_20 -> V_75 ) ;\r\nreturn;\r\n}\r\nV_73 = F_2 ( V_20 , L_24 , & V_6 ) ;\r\nif ( V_73 == NULL ) {\r\nF_7 ( V_76 L_25 ,\r\nV_20 -> V_75 ) ;\r\nreturn;\r\n}\r\nV_40 = F_24 ( F_18 ( V_22 -> V_40 ) ,\r\nF_3 ( V_72 , 1 ) ) ;\r\nif ( ! V_40 ) {\r\nV_40 = F_25 ( V_22 -> V_40 , V_22 ,\r\nF_3 ( V_72 , 1 ) ) ;\r\nif ( ! V_40 ) {\r\nF_7 ( V_37 L_26 ,\r\nV_20 -> V_75 ) ;\r\nreturn;\r\n}\r\n}\r\nV_40 -> V_77 = V_22 -> V_40 -> V_50 ;\r\nF_26 ( V_40 , F_3 ( V_72 , 1 ) ,\r\nF_3 ( V_72 + 1 , 1 ) ) ;\r\nV_40 -> V_78 = 0 ;\r\nV_28 = & V_22 -> V_27 [ V_79 ] ;\r\nfor ( V_30 = 0 ; V_30 < V_80 - V_79 ; ++ V_30 ) {\r\nV_28 -> V_9 = 0 ;\r\nV_40 -> V_27 [ V_30 ] = V_28 ;\r\n++ V_28 ;\r\n}\r\nV_30 = 1 ;\r\nfor (; V_6 >= 32 ; V_6 -= 32 , V_73 += 8 ) {\r\nV_9 = F_4 ( F_3 ( V_73 , 1 ) , 1 ) ;\r\nV_24 = F_3 ( & V_73 [ 6 ] , 2 ) ;\r\nif ( V_9 == 0 || V_24 == 0 )\r\ncontinue;\r\nif ( V_9 & V_17 ) {\r\nV_28 = V_40 -> V_27 [ 0 ] ;\r\nif ( V_28 -> V_9 ) {\r\nF_7 ( V_37 L_27\r\nL_28 , V_20 -> V_75 ) ;\r\ncontinue;\r\n}\r\n} else {\r\nif ( V_30 >= V_80 - V_79 ) {\r\nF_7 ( V_37 L_29\r\nL_28 , V_20 -> V_75 ) ;\r\ncontinue;\r\n}\r\nV_28 = V_40 -> V_27 [ V_30 ] ;\r\n++ V_30 ;\r\n}\r\nV_28 -> V_9 = V_9 ;\r\nV_26 . V_38 = F_3 ( & V_73 [ 1 ] , 2 ) ;\r\nV_26 . V_39 = V_26 . V_38 + V_24 - 1 ;\r\nF_9 ( V_22 -> V_40 , V_28 , & V_26 ) ;\r\n}\r\nsprintf ( V_40 -> V_3 , L_30 , F_18 ( V_40 ) ,\r\nV_40 -> V_50 ) ;\r\nF_6 ( L_31 , V_40 -> V_3 ) ;\r\nV_74 = V_81 ;\r\nif ( V_82 . V_83 )\r\nV_74 = V_82 . V_83 ( V_40 ) ;\r\nF_6 ( L_32 , V_74 ) ;\r\nif ( V_74 == V_84 )\r\nF_27 ( V_20 , V_40 ) ;\r\nelse if ( V_74 == V_81 )\r\nF_28 ( V_40 ) ;\r\n}\r\nstatic struct V_21 * F_29 ( struct V_41 * V_40 ,\r\nstruct V_1 * V_85 )\r\n{\r\nstruct V_21 * V_22 = NULL ;\r\nconst T_2 * V_86 ;\r\nint V_87 , V_42 ;\r\n#ifdef F_30\r\nstruct V_88 * V_89 = F_31 ( V_85 ) ;\r\n#endif\r\nF_6 ( L_33 , V_85 -> V_75 ) ;\r\nif ( ! F_32 ( V_85 ) )\r\nreturn NULL ;\r\nV_86 = F_2 ( V_85 , L_34 , & V_87 ) ;\r\nif ( V_86 == NULL || V_87 < 20 )\r\nreturn NULL ;\r\nV_42 = ( F_3 ( V_86 , 1 ) >> 8 ) & 0xff ;\r\nV_22 = F_33 ( V_40 , V_42 ) ;\r\nif ( V_22 ) {\r\nF_34 ( V_22 ) ;\r\nreturn V_22 ;\r\n}\r\n#ifdef F_30\r\nif ( V_89 && ( V_89 -> V_74 & V_90 ) )\r\nreturn NULL ;\r\n#endif\r\nV_22 = F_10 ( V_85 , V_40 , V_42 ) ;\r\nif ( ! V_22 )\r\nreturn NULL ;\r\nF_6 ( L_35 , V_22 -> V_64 ) ;\r\nreturn V_22 ;\r\n}\r\nstatic void F_35 ( struct V_1 * V_20 , struct V_41 * V_40 ,\r\nint V_91 )\r\n{\r\nstruct V_1 * V_92 ;\r\nstruct V_21 * V_22 ;\r\nF_6 ( L_36 ,\r\nV_20 -> V_75 , V_40 -> V_50 ) ;\r\nF_36 (node, child) {\r\nV_22 = F_29 ( V_40 , V_92 ) ;\r\nif ( ! V_22 )\r\ncontinue;\r\nF_6 ( L_37 , V_22 -> V_64 ) ;\r\n}\r\nif ( ! V_91 )\r\nF_37 ( V_40 ) ;\r\nF_38 ( V_40 ) ;\r\nF_14 (dev, &bus->devices, bus_list) {\r\nif ( F_39 ( V_22 ) ) {\r\nF_23 ( V_22 ) ;\r\n}\r\n}\r\n}\r\nvoid F_27 ( struct V_1 * V_20 , struct V_41 * V_40 )\r\n{\r\nF_35 ( V_20 , V_40 , 0 ) ;\r\n}\r\nvoid F_40 ( struct V_1 * V_20 , struct V_41 * V_40 )\r\n{\r\nF_35 ( V_20 , V_40 , 1 ) ;\r\n}
