{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451066943570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451066943570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 20:09:03 2015 " "Processing started: Fri Dec 25 20:09:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451066943570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451066943570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451066943570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1451066944091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_testbench " "Found entity 1: mips_core_testbench" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451066944372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451066944372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_tester " "Found entity 1: mips_core_tester" {  } { { "mips_core_tester.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451066944372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451066944372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core_testbench " "Elaborating entity \"mips_core_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451066944419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs mips_core_testbench.v(10) " "Verilog HDL or VHDL warning at mips_core_testbench.v(10): object \"rs\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt mips_core_testbench.v(11) " "Verilog HDL or VHDL warning at mips_core_testbench.v(11): object \"rt\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd mips_core_testbench.v(12) " "Verilog HDL or VHDL warning at mips_core_testbench.v(12): object \"rd\" assigned a value but never read" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(29) " "Verilog HDL Always Construct warning at mips_core_testbench.v(29): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(32) " "Verilog HDL Always Construct warning at mips_core_testbench.v(32): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(32) " "Verilog HDL Always Construct warning at mips_core_testbench.v(32): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(34) " "Verilog HDL Always Construct warning at mips_core_testbench.v(34): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(37) " "Verilog HDL Always Construct warning at mips_core_testbench.v(37): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(37) " "Verilog HDL Always Construct warning at mips_core_testbench.v(37): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(39) " "Verilog HDL Always Construct warning at mips_core_testbench.v(39): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(42) " "Verilog HDL Always Construct warning at mips_core_testbench.v(42): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(42) " "Verilog HDL Always Construct warning at mips_core_testbench.v(42): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(44) " "Verilog HDL Always Construct warning at mips_core_testbench.v(44): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(47) " "Verilog HDL Always Construct warning at mips_core_testbench.v(47): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(47) " "Verilog HDL Always Construct warning at mips_core_testbench.v(47): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(49) " "Verilog HDL Always Construct warning at mips_core_testbench.v(49): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(52) " "Verilog HDL Always Construct warning at mips_core_testbench.v(52): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt mips_core_testbench.v(52) " "Verilog HDL Always Construct warning at mips_core_testbench.v(52): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(54) " "Verilog HDL Always Construct warning at mips_core_testbench.v(54): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(57) " "Verilog HDL Always Construct warning at mips_core_testbench.v(57): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt mips_core_testbench.v(57) " "Verilog HDL Always Construct warning at mips_core_testbench.v(57): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(59) " "Verilog HDL Always Construct warning at mips_core_testbench.v(59): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(62) " "Verilog HDL Always Construct warning at mips_core_testbench.v(62): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt mips_core_testbench.v(62) " "Verilog HDL Always Construct warning at mips_core_testbench.v(62): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_testbench.v(64) " "Verilog HDL Always Construct warning at mips_core_testbench.v(64): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(67) " "Verilog HDL Always Construct warning at mips_core_testbench.v(67): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt_content mips_core_testbench.v(67) " "Verilog HDL Always Construct warning at mips_core_testbench.v(67): variable \"rt_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(79) " "Verilog HDL Always Construct warning at mips_core_testbench.v(79): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(79) " "Verilog HDL Always Construct warning at mips_core_testbench.v(79): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(84) " "Verilog HDL Always Construct warning at mips_core_testbench.v(84): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(84) " "Verilog HDL Always Construct warning at mips_core_testbench.v(84): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(89) " "Verilog HDL Always Construct warning at mips_core_testbench.v(89): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(89) " "Verilog HDL Always Construct warning at mips_core_testbench.v(89): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(94) " "Verilog HDL Always Construct warning at mips_core_testbench.v(94): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(94) " "Verilog HDL Always Construct warning at mips_core_testbench.v(94): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs_content mips_core_testbench.v(99) " "Verilog HDL Always Construct warning at mips_core_testbench.v(99): variable \"rs_content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(99) " "Verilog HDL Always Construct warning at mips_core_testbench.v(99): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_testbench.v(104) " "Verilog HDL Always Construct warning at mips_core_testbench.v(104): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mips_core_testbench.v(26) " "Verilog HDL Always Construct warning at mips_core_testbench.v(26): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mips_core_testbench.v(76) " "Inferred latch for \"result\[0\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mips_core_testbench.v(76) " "Inferred latch for \"result\[1\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mips_core_testbench.v(76) " "Inferred latch for \"result\[2\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mips_core_testbench.v(76) " "Inferred latch for \"result\[3\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mips_core_testbench.v(76) " "Inferred latch for \"result\[4\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mips_core_testbench.v(76) " "Inferred latch for \"result\[5\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mips_core_testbench.v(76) " "Inferred latch for \"result\[6\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mips_core_testbench.v(76) " "Inferred latch for \"result\[7\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mips_core_testbench.v(76) " "Inferred latch for \"result\[8\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mips_core_testbench.v(76) " "Inferred latch for \"result\[9\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944497 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mips_core_testbench.v(76) " "Inferred latch for \"result\[10\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mips_core_testbench.v(76) " "Inferred latch for \"result\[11\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mips_core_testbench.v(76) " "Inferred latch for \"result\[12\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mips_core_testbench.v(76) " "Inferred latch for \"result\[13\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mips_core_testbench.v(76) " "Inferred latch for \"result\[14\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mips_core_testbench.v(76) " "Inferred latch for \"result\[15\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mips_core_testbench.v(76) " "Inferred latch for \"result\[16\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mips_core_testbench.v(76) " "Inferred latch for \"result\[17\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mips_core_testbench.v(76) " "Inferred latch for \"result\[18\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mips_core_testbench.v(76) " "Inferred latch for \"result\[19\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mips_core_testbench.v(76) " "Inferred latch for \"result\[20\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mips_core_testbench.v(76) " "Inferred latch for \"result\[21\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mips_core_testbench.v(76) " "Inferred latch for \"result\[22\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mips_core_testbench.v(76) " "Inferred latch for \"result\[23\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mips_core_testbench.v(76) " "Inferred latch for \"result\[24\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mips_core_testbench.v(76) " "Inferred latch for \"result\[25\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mips_core_testbench.v(76) " "Inferred latch for \"result\[26\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mips_core_testbench.v(76) " "Inferred latch for \"result\[27\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mips_core_testbench.v(76) " "Inferred latch for \"result\[28\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mips_core_testbench.v(76) " "Inferred latch for \"result\[29\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mips_core_testbench.v(76) " "Inferred latch for \"result\[30\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mips_core_testbench.v(76) " "Inferred latch for \"result\[31\]\" at mips_core_testbench.v(76)" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451066944513 "|mips_core_testbench"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\]\$latch " "Latch result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[0\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\]\$latch " "Latch result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\]\$latch " "Latch result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[2\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\]\$latch " "Latch result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[3\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[3\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\]\$latch " "Latch result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[4\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[5\]\$latch " "Latch result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[5\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[5\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[6\]\$latch " "Latch result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[7\]\$latch " "Latch result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[8\]\$latch " "Latch result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[9\]\$latch " "Latch result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[10\]\$latch " "Latch result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[11\]\$latch " "Latch result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[12\]\$latch " "Latch result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[13\]\$latch " "Latch result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[14\]\$latch " "Latch result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[15\]\$latch " "Latch result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[16\]\$latch " "Latch result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[0\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[17\]\$latch " "Latch result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[1\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[1\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[18\]\$latch " "Latch result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[2\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[19\]\$latch " "Latch result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[3\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[3\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[20\]\$latch " "Latch result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[4\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[21\]\$latch " "Latch result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[5\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[5\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[22\]\$latch " "Latch result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[23\]\$latch " "Latch result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[24\]\$latch " "Latch result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[25\]\$latch " "Latch result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948621 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[26\]\$latch " "Latch result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[27\]\$latch " "Latch result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[28\]\$latch " "Latch result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[29\]\$latch " "Latch result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[30\]\$latch " "Latch result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[31\]\$latch " "Latch result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal input_instruction\[26\]" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451066948637 ""}  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451066948637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1451066961845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451066967541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[16\] " "No output dependent on input pin \"input_instruction\[16\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[17\] " "No output dependent on input pin \"input_instruction\[17\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[18\] " "No output dependent on input pin \"input_instruction\[18\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[19\] " "No output dependent on input pin \"input_instruction\[19\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[20\] " "No output dependent on input pin \"input_instruction\[20\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[21\] " "No output dependent on input pin \"input_instruction\[21\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[22\] " "No output dependent on input pin \"input_instruction\[22\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[23\] " "No output dependent on input pin \"input_instruction\[23\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[24\] " "No output dependent on input pin \"input_instruction\[24\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_instruction\[25\] " "No output dependent on input pin \"input_instruction\[25\]\"" {  } { { "mips_core_testbench.v" "" { Text "C:/Users/OnurSezer/Desktop/Notlar/organizasyon/PROJECT3/sezer_onur_121044074/Testbench/mips_core_testbench.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451066967728 "|mips_core_testbench|input_instruction[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1451066967728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "890 " "Implemented 890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451066967744 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451066967744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "762 " "Implemented 762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1451066967744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451066967744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451066967806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 20:09:27 2015 " "Processing ended: Fri Dec 25 20:09:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451066967806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451066967806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451066967806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451066967806 ""}
