{
  "module_name": "gc_10_3_0_offset.h",
  "hash_id": "f3a1c664ed6d7776c72cd1b4b8a5838faa0b1ff5bf054536e358d8e658f8df6b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h",
  "human_readable_source": " \n\n#ifndef _gc_10_3_0_OFFSET_HEADER\n#define _gc_10_3_0_OFFSET_HEADER\n\n#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x10A9\n#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0\n#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x10B0\n#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0\n#define mmSQ_DEBUG                                                                                     0x10B1\n#define mmSQ_DEBUG_BASE_IDX                                                                            0\n\n\n\n#define mmSDMA0_DEC_START                                                                              0x0000\n#define mmSDMA0_DEC_START_BASE_IDX                                                                     0\n#define mmSDMA0_GLOBAL_TIMESTAMP_LO                                                                    0x000f\n#define mmSDMA0_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           0\n#define mmSDMA0_GLOBAL_TIMESTAMP_HI                                                                    0x0010\n#define mmSDMA0_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           0\n#define mmSDMA0_PG_CNTL                                                                                0x0016\n#define mmSDMA0_PG_CNTL_BASE_IDX                                                                       0\n#define mmSDMA0_PG_CTX_LO                                                                              0x0017\n#define mmSDMA0_PG_CTX_LO_BASE_IDX                                                                     0\n#define mmSDMA0_PG_CTX_HI                                                                              0x0018\n#define mmSDMA0_PG_CTX_HI_BASE_IDX                                                                     0\n#define mmSDMA0_PG_CTX_CNTL                                                                            0x0019\n#define mmSDMA0_PG_CTX_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_POWER_CNTL                                                                             0x001a\n#define mmSDMA0_POWER_CNTL_BASE_IDX                                                                    0\n#define mmSDMA0_CLK_CTRL                                                                               0x001b\n#define mmSDMA0_CLK_CTRL_BASE_IDX                                                                      0\n#define mmSDMA0_CNTL                                                                                   0x001c\n#define mmSDMA0_CNTL_BASE_IDX                                                                          0\n#define mmSDMA0_CHICKEN_BITS                                                                           0x001d\n#define mmSDMA0_CHICKEN_BITS_BASE_IDX                                                                  0\n#define mmSDMA0_GB_ADDR_CONFIG                                                                         0x001e\n#define mmSDMA0_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define mmSDMA0_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define mmSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define mmSDMA0_RB_RPTR_FETCH_HI                                                                       0x0020\n#define mmSDMA0_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0021\n#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define mmSDMA0_RB_RPTR_FETCH                                                                          0x0022\n#define mmSDMA0_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define mmSDMA0_IB_OFFSET_FETCH                                                                        0x0023\n#define mmSDMA0_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define mmSDMA0_PROGRAM                                                                                0x0024\n#define mmSDMA0_PROGRAM_BASE_IDX                                                                       0\n#define mmSDMA0_STATUS_REG                                                                             0x0025\n#define mmSDMA0_STATUS_REG_BASE_IDX                                                                    0\n#define mmSDMA0_STATUS1_REG                                                                            0x0026\n#define mmSDMA0_STATUS1_REG_BASE_IDX                                                                   0\n#define mmSDMA0_RD_BURST_CNTL                                                                          0x0027\n#define mmSDMA0_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define mmSDMA0_HBM_PAGE_CONFIG                                                                        0x0028\n#define mmSDMA0_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define mmSDMA0_UCODE_CHECKSUM                                                                         0x0029\n#define mmSDMA0_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define mmSDMA0_F32_CNTL                                                                               0x002a\n#define mmSDMA0_F32_CNTL_BASE_IDX                                                                      0\n#define mmSDMA0_FREEZE                                                                                 0x002b\n#define mmSDMA0_FREEZE_BASE_IDX                                                                        0\n#define mmSDMA0_PHASE0_QUANTUM                                                                         0x002c\n#define mmSDMA0_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA0_PHASE1_QUANTUM                                                                         0x002d\n#define mmSDMA0_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA0_EDC_CONFIG                                                                             0x0032\n#define mmSDMA0_EDC_CONFIG_BASE_IDX                                                                    0\n#define mmSDMA0_BA_THRESHOLD                                                                           0x0033\n#define mmSDMA0_BA_THRESHOLD_BASE_IDX                                                                  0\n#define mmSDMA0_ID                                                                                     0x0034\n#define mmSDMA0_ID_BASE_IDX                                                                            0\n#define mmSDMA0_VERSION                                                                                0x0035\n#define mmSDMA0_VERSION_BASE_IDX                                                                       0\n#define mmSDMA0_EDC_COUNTER                                                                            0x0036\n#define mmSDMA0_EDC_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA0_EDC_COUNTER_CLEAR                                                                      0x0037\n#define mmSDMA0_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define mmSDMA0_STATUS2_REG                                                                            0x0038\n#define mmSDMA0_STATUS2_REG_BASE_IDX                                                                   0\n#define mmSDMA0_ATOMIC_CNTL                                                                            0x0039\n#define mmSDMA0_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_ATOMIC_PREOP_LO                                                                        0x003a\n#define mmSDMA0_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define mmSDMA0_ATOMIC_PREOP_HI                                                                        0x003b\n#define mmSDMA0_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_CNTL                                                                             0x003c\n#define mmSDMA0_UTCL1_CNTL_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_WATERMK                                                                          0x003d\n#define mmSDMA0_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define mmSDMA0_UTCL1_RD_STATUS                                                                        0x003e\n#define mmSDMA0_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_STATUS                                                                        0x003f\n#define mmSDMA0_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_INV0                                                                             0x0040\n#define mmSDMA0_UTCL1_INV0_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_INV1                                                                             0x0041\n#define mmSDMA0_UTCL1_INV1_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_INV2                                                                             0x0042\n#define mmSDMA0_UTCL1_INV2_BASE_IDX                                                                    0\n#define mmSDMA0_UTCL1_RD_XNACK0                                                                        0x0043\n#define mmSDMA0_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_RD_XNACK1                                                                        0x0044\n#define mmSDMA0_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_XNACK0                                                                        0x0045\n#define mmSDMA0_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_WR_XNACK1                                                                        0x0046\n#define mmSDMA0_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define mmSDMA0_UTCL1_TIMEOUT                                                                          0x0047\n#define mmSDMA0_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define mmSDMA0_UTCL1_PAGE                                                                             0x0048\n#define mmSDMA0_UTCL1_PAGE_BASE_IDX                                                                    0\n#define mmSDMA0_RELAX_ORDERING_LUT                                                                     0x004a\n#define mmSDMA0_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define mmSDMA0_CHICKEN_BITS_2                                                                         0x004b\n#define mmSDMA0_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define mmSDMA0_STATUS3_REG                                                                            0x004c\n#define mmSDMA0_STATUS3_REG_BASE_IDX                                                                   0\n#define mmSDMA0_PHYSICAL_ADDR_LO                                                                       0x004d\n#define mmSDMA0_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_PHYSICAL_ADDR_HI                                                                       0x004e\n#define mmSDMA0_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_PHASE2_QUANTUM                                                                         0x004f\n#define mmSDMA0_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA0_ERROR_LOG                                                                              0x0050\n#define mmSDMA0_ERROR_LOG_BASE_IDX                                                                     0\n#define mmSDMA0_PUB_DUMMY_REG0                                                                         0x0051\n#define mmSDMA0_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG1                                                                         0x0052\n#define mmSDMA0_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG2                                                                         0x0053\n#define mmSDMA0_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define mmSDMA0_PUB_DUMMY_REG3                                                                         0x0054\n#define mmSDMA0_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define mmSDMA0_F32_COUNTER                                                                            0x0055\n#define mmSDMA0_F32_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA0_CRD_CNTL                                                                               0x005b\n#define mmSDMA0_CRD_CNTL_BASE_IDX                                                                      0\n#define mmSDMA0_AQL_STATUS                                                                             0x005f\n#define mmSDMA0_AQL_STATUS_BASE_IDX                                                                    0\n#define mmSDMA0_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define mmSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define mmSDMA0_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define mmSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define mmSDMA0_TLBI_GCR_CNTL                                                                          0x0062\n#define mmSDMA0_TLBI_GCR_CNTL_BASE_IDX                                                                 0\n#define mmSDMA0_TILING_CONFIG                                                                          0x0063\n#define mmSDMA0_TILING_CONFIG_BASE_IDX                                                                 0\n#define mmSDMA0_INT_STATUS                                                                             0x0070\n#define mmSDMA0_INT_STATUS_BASE_IDX                                                                    0\n#define mmSDMA0_HOLE_ADDR_LO                                                                           0x0072\n#define mmSDMA0_HOLE_ADDR_LO_BASE_IDX                                                                  0\n#define mmSDMA0_HOLE_ADDR_HI                                                                           0x0073\n#define mmSDMA0_HOLE_ADDR_HI_BASE_IDX                                                                  0\n#define mmSDMA0_CLOCK_GATING_REG                                                                       0x0075\n#define mmSDMA0_CLOCK_GATING_REG_BASE_IDX                                                              0\n#define mmSDMA0_STATUS4_REG                                                                            0x0076\n#define mmSDMA0_STATUS4_REG_BASE_IDX                                                                   0\n#define mmSDMA0_SCRATCH_RAM_DATA                                                                       0x0077\n#define mmSDMA0_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define mmSDMA0_SCRATCH_RAM_ADDR                                                                       0x0078\n#define mmSDMA0_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define mmSDMA0_TIMESTAMP_CNTL                                                                         0x0079\n#define mmSDMA0_TIMESTAMP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_STATUS5_REG                                                                            0x007a\n#define mmSDMA0_STATUS5_REG_BASE_IDX                                                                   0\n#define mmSDMA0_QUEUE_RESET_REQ                                                                        0x007b\n#define mmSDMA0_QUEUE_RESET_REQ_BASE_IDX                                                               0\n#define mmSDMA0_GFX_RB_CNTL                                                                            0x0080\n#define mmSDMA0_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_BASE                                                                            0x0081\n#define mmSDMA0_GFX_RB_BASE_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_BASE_HI                                                                         0x0082\n#define mmSDMA0_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_RPTR                                                                            0x0083\n#define mmSDMA0_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_RPTR_HI                                                                         0x0084\n#define mmSDMA0_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_WPTR                                                                            0x0085\n#define mmSDMA0_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_RB_WPTR_HI                                                                         0x0086\n#define mmSDMA0_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL                                                                  0x0087\n#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define mmSDMA0_GFX_RB_RPTR_ADDR_HI                                                                    0x0088\n#define mmSDMA0_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define mmSDMA0_GFX_RB_RPTR_ADDR_LO                                                                    0x0089\n#define mmSDMA0_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define mmSDMA0_GFX_IB_CNTL                                                                            0x008a\n#define mmSDMA0_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_IB_RPTR                                                                            0x008b\n#define mmSDMA0_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_IB_OFFSET                                                                          0x008c\n#define mmSDMA0_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_IB_BASE_LO                                                                         0x008d\n#define mmSDMA0_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define mmSDMA0_GFX_IB_BASE_HI                                                                         0x008e\n#define mmSDMA0_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA0_GFX_IB_SIZE                                                                            0x008f\n#define mmSDMA0_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_SKIP_CNTL                                                                          0x0090\n#define mmSDMA0_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_CONTEXT_STATUS                                                                     0x0091\n#define mmSDMA0_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define mmSDMA0_GFX_DOORBELL                                                                           0x0092\n#define mmSDMA0_GFX_DOORBELL_BASE_IDX                                                                  0\n#define mmSDMA0_GFX_CONTEXT_CNTL                                                                       0x0093\n#define mmSDMA0_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_GFX_STATUS                                                                             0x00a8\n#define mmSDMA0_GFX_STATUS_BASE_IDX                                                                    0\n#define mmSDMA0_GFX_DOORBELL_LOG                                                                       0x00a9\n#define mmSDMA0_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define mmSDMA0_GFX_WATERMARK                                                                          0x00aa\n#define mmSDMA0_GFX_WATERMARK_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_DOORBELL_OFFSET                                                                    0x00ab\n#define mmSDMA0_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define mmSDMA0_GFX_CSA_ADDR_LO                                                                        0x00ac\n#define mmSDMA0_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define mmSDMA0_GFX_CSA_ADDR_HI                                                                        0x00ad\n#define mmSDMA0_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define mmSDMA0_GFX_IB_SUB_REMAIN                                                                      0x00af\n#define mmSDMA0_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define mmSDMA0_GFX_PREEMPT                                                                            0x00b0\n#define mmSDMA0_GFX_PREEMPT_BASE_IDX                                                                   0\n#define mmSDMA0_GFX_DUMMY_REG                                                                          0x00b1\n#define mmSDMA0_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x00b2\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x00b3\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define mmSDMA0_GFX_RB_AQL_CNTL                                                                        0x00b4\n#define mmSDMA0_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define mmSDMA0_GFX_MINOR_PTR_UPDATE                                                                   0x00b5\n#define mmSDMA0_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define mmSDMA0_GFX_MIDCMD_DATA0                                                                       0x00c0\n#define mmSDMA0_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA1                                                                       0x00c1\n#define mmSDMA0_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA2                                                                       0x00c2\n#define mmSDMA0_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA3                                                                       0x00c3\n#define mmSDMA0_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA4                                                                       0x00c4\n#define mmSDMA0_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA5                                                                       0x00c5\n#define mmSDMA0_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA6                                                                       0x00c6\n#define mmSDMA0_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA7                                                                       0x00c7\n#define mmSDMA0_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA8                                                                       0x00c8\n#define mmSDMA0_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA9                                                                       0x00c9\n#define mmSDMA0_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define mmSDMA0_GFX_MIDCMD_DATA10                                                                      0x00ca\n#define mmSDMA0_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define mmSDMA0_GFX_MIDCMD_CNTL                                                                        0x00cb\n#define mmSDMA0_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_RB_CNTL                                                                           0x00d8\n#define mmSDMA0_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_RB_BASE                                                                           0x00d9\n#define mmSDMA0_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_RB_BASE_HI                                                                        0x00da\n#define mmSDMA0_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_RB_RPTR                                                                           0x00db\n#define mmSDMA0_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_RB_RPTR_HI                                                                        0x00dc\n#define mmSDMA0_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_RB_WPTR                                                                           0x00dd\n#define mmSDMA0_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_RB_WPTR_HI                                                                        0x00de\n#define mmSDMA0_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_RB_WPTR_POLL_CNTL                                                                 0x00df\n#define mmSDMA0_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_PAGE_RB_RPTR_ADDR_HI                                                                   0x00e0\n#define mmSDMA0_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_PAGE_RB_RPTR_ADDR_LO                                                                   0x00e1\n#define mmSDMA0_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_PAGE_IB_CNTL                                                                           0x00e2\n#define mmSDMA0_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_IB_RPTR                                                                           0x00e3\n#define mmSDMA0_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_IB_OFFSET                                                                         0x00e4\n#define mmSDMA0_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_PAGE_IB_BASE_LO                                                                        0x00e5\n#define mmSDMA0_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_IB_BASE_HI                                                                        0x00e6\n#define mmSDMA0_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_PAGE_IB_SIZE                                                                           0x00e7\n#define mmSDMA0_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_SKIP_CNTL                                                                         0x00e8\n#define mmSDMA0_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_PAGE_CONTEXT_STATUS                                                                    0x00e9\n#define mmSDMA0_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_PAGE_DOORBELL                                                                          0x00ea\n#define mmSDMA0_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_PAGE_STATUS                                                                            0x0100\n#define mmSDMA0_PAGE_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_PAGE_DOORBELL_LOG                                                                      0x0101\n#define mmSDMA0_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_WATERMARK                                                                         0x0102\n#define mmSDMA0_PAGE_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_PAGE_DOORBELL_OFFSET                                                                   0x0103\n#define mmSDMA0_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_PAGE_CSA_ADDR_LO                                                                       0x0104\n#define mmSDMA0_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_PAGE_CSA_ADDR_HI                                                                       0x0105\n#define mmSDMA0_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_PAGE_IB_SUB_REMAIN                                                                     0x0107\n#define mmSDMA0_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_PAGE_PREEMPT                                                                           0x0108\n#define mmSDMA0_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_PAGE_DUMMY_REG                                                                         0x0109\n#define mmSDMA0_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x010a\n#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x010b\n#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_PAGE_RB_AQL_CNTL                                                                       0x010c\n#define mmSDMA0_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_PAGE_MINOR_PTR_UPDATE                                                                  0x010d\n#define mmSDMA0_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_PAGE_MIDCMD_DATA0                                                                      0x0118\n#define mmSDMA0_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA1                                                                      0x0119\n#define mmSDMA0_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA2                                                                      0x011a\n#define mmSDMA0_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA3                                                                      0x011b\n#define mmSDMA0_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA4                                                                      0x011c\n#define mmSDMA0_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA5                                                                      0x011d\n#define mmSDMA0_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA6                                                                      0x011e\n#define mmSDMA0_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA7                                                                      0x011f\n#define mmSDMA0_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA8                                                                      0x0120\n#define mmSDMA0_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA9                                                                      0x0121\n#define mmSDMA0_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_PAGE_MIDCMD_DATA10                                                                     0x0122\n#define mmSDMA0_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_PAGE_MIDCMD_CNTL                                                                       0x0123\n#define mmSDMA0_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_RB_CNTL                                                                           0x0130\n#define mmSDMA0_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_BASE                                                                           0x0131\n#define mmSDMA0_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_BASE_HI                                                                        0x0132\n#define mmSDMA0_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_RPTR                                                                           0x0133\n#define mmSDMA0_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_RPTR_HI                                                                        0x0134\n#define mmSDMA0_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_WPTR                                                                           0x0135\n#define mmSDMA0_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_RB_WPTR_HI                                                                        0x0136\n#define mmSDMA0_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0137\n#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI                                                                   0x0138\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO                                                                   0x0139\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_IB_CNTL                                                                           0x013a\n#define mmSDMA0_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_IB_RPTR                                                                           0x013b\n#define mmSDMA0_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_IB_OFFSET                                                                         0x013c\n#define mmSDMA0_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_IB_BASE_LO                                                                        0x013d\n#define mmSDMA0_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_IB_BASE_HI                                                                        0x013e\n#define mmSDMA0_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC0_IB_SIZE                                                                           0x013f\n#define mmSDMA0_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_SKIP_CNTL                                                                         0x0140\n#define mmSDMA0_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_CONTEXT_STATUS                                                                    0x0141\n#define mmSDMA0_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC0_DOORBELL                                                                          0x0142\n#define mmSDMA0_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC0_STATUS                                                                            0x0158\n#define mmSDMA0_RLC0_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC0_DOORBELL_LOG                                                                      0x0159\n#define mmSDMA0_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_WATERMARK                                                                         0x015a\n#define mmSDMA0_RLC0_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_DOORBELL_OFFSET                                                                   0x015b\n#define mmSDMA0_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC0_CSA_ADDR_LO                                                                       0x015c\n#define mmSDMA0_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_CSA_ADDR_HI                                                                       0x015d\n#define mmSDMA0_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_IB_SUB_REMAIN                                                                     0x015f\n#define mmSDMA0_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC0_PREEMPT                                                                           0x0160\n#define mmSDMA0_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC0_DUMMY_REG                                                                         0x0161\n#define mmSDMA0_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0162\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0163\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC0_RB_AQL_CNTL                                                                       0x0164\n#define mmSDMA0_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC0_MINOR_PTR_UPDATE                                                                  0x0165\n#define mmSDMA0_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC0_MIDCMD_DATA0                                                                      0x0170\n#define mmSDMA0_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA1                                                                      0x0171\n#define mmSDMA0_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA2                                                                      0x0172\n#define mmSDMA0_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA3                                                                      0x0173\n#define mmSDMA0_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA4                                                                      0x0174\n#define mmSDMA0_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA5                                                                      0x0175\n#define mmSDMA0_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA6                                                                      0x0176\n#define mmSDMA0_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA7                                                                      0x0177\n#define mmSDMA0_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA8                                                                      0x0178\n#define mmSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA9                                                                      0x0179\n#define mmSDMA0_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC0_MIDCMD_DATA10                                                                     0x017a\n#define mmSDMA0_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC0_MIDCMD_CNTL                                                                       0x017b\n#define mmSDMA0_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_RB_CNTL                                                                           0x0188\n#define mmSDMA0_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_BASE                                                                           0x0189\n#define mmSDMA0_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_BASE_HI                                                                        0x018a\n#define mmSDMA0_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_RPTR                                                                           0x018b\n#define mmSDMA0_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_RPTR_HI                                                                        0x018c\n#define mmSDMA0_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_WPTR                                                                           0x018d\n#define mmSDMA0_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_RB_WPTR_HI                                                                        0x018e\n#define mmSDMA0_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL                                                                 0x018f\n#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI                                                                   0x0190\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO                                                                   0x0191\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_IB_CNTL                                                                           0x0192\n#define mmSDMA0_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_IB_RPTR                                                                           0x0193\n#define mmSDMA0_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_IB_OFFSET                                                                         0x0194\n#define mmSDMA0_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_IB_BASE_LO                                                                        0x0195\n#define mmSDMA0_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_IB_BASE_HI                                                                        0x0196\n#define mmSDMA0_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC1_IB_SIZE                                                                           0x0197\n#define mmSDMA0_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_SKIP_CNTL                                                                         0x0198\n#define mmSDMA0_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_CONTEXT_STATUS                                                                    0x0199\n#define mmSDMA0_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC1_DOORBELL                                                                          0x019a\n#define mmSDMA0_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC1_STATUS                                                                            0x01b0\n#define mmSDMA0_RLC1_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC1_DOORBELL_LOG                                                                      0x01b1\n#define mmSDMA0_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_WATERMARK                                                                         0x01b2\n#define mmSDMA0_RLC1_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_DOORBELL_OFFSET                                                                   0x01b3\n#define mmSDMA0_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC1_CSA_ADDR_LO                                                                       0x01b4\n#define mmSDMA0_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_CSA_ADDR_HI                                                                       0x01b5\n#define mmSDMA0_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_IB_SUB_REMAIN                                                                     0x01b7\n#define mmSDMA0_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC1_PREEMPT                                                                           0x01b8\n#define mmSDMA0_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC1_DUMMY_REG                                                                         0x01b9\n#define mmSDMA0_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x01ba\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x01bb\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC1_RB_AQL_CNTL                                                                       0x01bc\n#define mmSDMA0_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC1_MINOR_PTR_UPDATE                                                                  0x01bd\n#define mmSDMA0_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC1_MIDCMD_DATA0                                                                      0x01c8\n#define mmSDMA0_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA1                                                                      0x01c9\n#define mmSDMA0_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA2                                                                      0x01ca\n#define mmSDMA0_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA3                                                                      0x01cb\n#define mmSDMA0_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA4                                                                      0x01cc\n#define mmSDMA0_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA5                                                                      0x01cd\n#define mmSDMA0_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA6                                                                      0x01ce\n#define mmSDMA0_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA7                                                                      0x01cf\n#define mmSDMA0_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA8                                                                      0x01d0\n#define mmSDMA0_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA9                                                                      0x01d1\n#define mmSDMA0_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC1_MIDCMD_DATA10                                                                     0x01d2\n#define mmSDMA0_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC1_MIDCMD_CNTL                                                                       0x01d3\n#define mmSDMA0_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC2_RB_CNTL                                                                           0x01e0\n#define mmSDMA0_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_RB_BASE                                                                           0x01e1\n#define mmSDMA0_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_RB_BASE_HI                                                                        0x01e2\n#define mmSDMA0_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC2_RB_RPTR                                                                           0x01e3\n#define mmSDMA0_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_RB_RPTR_HI                                                                        0x01e4\n#define mmSDMA0_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC2_RB_WPTR                                                                           0x01e5\n#define mmSDMA0_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_RB_WPTR_HI                                                                        0x01e6\n#define mmSDMA0_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC2_RB_WPTR_POLL_CNTL                                                                 0x01e7\n#define mmSDMA0_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC2_RB_RPTR_ADDR_HI                                                                   0x01e8\n#define mmSDMA0_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC2_RB_RPTR_ADDR_LO                                                                   0x01e9\n#define mmSDMA0_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC2_IB_CNTL                                                                           0x01ea\n#define mmSDMA0_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_IB_RPTR                                                                           0x01eb\n#define mmSDMA0_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_IB_OFFSET                                                                         0x01ec\n#define mmSDMA0_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC2_IB_BASE_LO                                                                        0x01ed\n#define mmSDMA0_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC2_IB_BASE_HI                                                                        0x01ee\n#define mmSDMA0_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC2_IB_SIZE                                                                           0x01ef\n#define mmSDMA0_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_SKIP_CNTL                                                                         0x01f0\n#define mmSDMA0_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC2_CONTEXT_STATUS                                                                    0x01f1\n#define mmSDMA0_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC2_DOORBELL                                                                          0x01f2\n#define mmSDMA0_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC2_STATUS                                                                            0x0208\n#define mmSDMA0_RLC2_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC2_DOORBELL_LOG                                                                      0x0209\n#define mmSDMA0_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_WATERMARK                                                                         0x020a\n#define mmSDMA0_RLC2_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC2_DOORBELL_OFFSET                                                                   0x020b\n#define mmSDMA0_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC2_CSA_ADDR_LO                                                                       0x020c\n#define mmSDMA0_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC2_CSA_ADDR_HI                                                                       0x020d\n#define mmSDMA0_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC2_IB_SUB_REMAIN                                                                     0x020f\n#define mmSDMA0_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC2_PREEMPT                                                                           0x0210\n#define mmSDMA0_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC2_DUMMY_REG                                                                         0x0211\n#define mmSDMA0_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0212\n#define mmSDMA0_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0213\n#define mmSDMA0_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC2_RB_AQL_CNTL                                                                       0x0214\n#define mmSDMA0_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC2_MINOR_PTR_UPDATE                                                                  0x0215\n#define mmSDMA0_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC2_MIDCMD_DATA0                                                                      0x0220\n#define mmSDMA0_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA1                                                                      0x0221\n#define mmSDMA0_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA2                                                                      0x0222\n#define mmSDMA0_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA3                                                                      0x0223\n#define mmSDMA0_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA4                                                                      0x0224\n#define mmSDMA0_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA5                                                                      0x0225\n#define mmSDMA0_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA6                                                                      0x0226\n#define mmSDMA0_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA7                                                                      0x0227\n#define mmSDMA0_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA8                                                                      0x0228\n#define mmSDMA0_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA9                                                                      0x0229\n#define mmSDMA0_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC2_MIDCMD_DATA10                                                                     0x022a\n#define mmSDMA0_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC2_MIDCMD_CNTL                                                                       0x022b\n#define mmSDMA0_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC3_RB_CNTL                                                                           0x0238\n#define mmSDMA0_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_RB_BASE                                                                           0x0239\n#define mmSDMA0_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_RB_BASE_HI                                                                        0x023a\n#define mmSDMA0_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC3_RB_RPTR                                                                           0x023b\n#define mmSDMA0_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_RB_RPTR_HI                                                                        0x023c\n#define mmSDMA0_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC3_RB_WPTR                                                                           0x023d\n#define mmSDMA0_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_RB_WPTR_HI                                                                        0x023e\n#define mmSDMA0_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC3_RB_WPTR_POLL_CNTL                                                                 0x023f\n#define mmSDMA0_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC3_RB_RPTR_ADDR_HI                                                                   0x0240\n#define mmSDMA0_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC3_RB_RPTR_ADDR_LO                                                                   0x0241\n#define mmSDMA0_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC3_IB_CNTL                                                                           0x0242\n#define mmSDMA0_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_IB_RPTR                                                                           0x0243\n#define mmSDMA0_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_IB_OFFSET                                                                         0x0244\n#define mmSDMA0_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC3_IB_BASE_LO                                                                        0x0245\n#define mmSDMA0_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC3_IB_BASE_HI                                                                        0x0246\n#define mmSDMA0_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC3_IB_SIZE                                                                           0x0247\n#define mmSDMA0_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_SKIP_CNTL                                                                         0x0248\n#define mmSDMA0_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC3_CONTEXT_STATUS                                                                    0x0249\n#define mmSDMA0_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC3_DOORBELL                                                                          0x024a\n#define mmSDMA0_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC3_STATUS                                                                            0x0260\n#define mmSDMA0_RLC3_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC3_DOORBELL_LOG                                                                      0x0261\n#define mmSDMA0_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_WATERMARK                                                                         0x0262\n#define mmSDMA0_RLC3_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC3_DOORBELL_OFFSET                                                                   0x0263\n#define mmSDMA0_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC3_CSA_ADDR_LO                                                                       0x0264\n#define mmSDMA0_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC3_CSA_ADDR_HI                                                                       0x0265\n#define mmSDMA0_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC3_IB_SUB_REMAIN                                                                     0x0267\n#define mmSDMA0_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC3_PREEMPT                                                                           0x0268\n#define mmSDMA0_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC3_DUMMY_REG                                                                         0x0269\n#define mmSDMA0_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x026a\n#define mmSDMA0_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x026b\n#define mmSDMA0_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC3_RB_AQL_CNTL                                                                       0x026c\n#define mmSDMA0_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC3_MINOR_PTR_UPDATE                                                                  0x026d\n#define mmSDMA0_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC3_MIDCMD_DATA0                                                                      0x0278\n#define mmSDMA0_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA1                                                                      0x0279\n#define mmSDMA0_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA2                                                                      0x027a\n#define mmSDMA0_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA3                                                                      0x027b\n#define mmSDMA0_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA4                                                                      0x027c\n#define mmSDMA0_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA5                                                                      0x027d\n#define mmSDMA0_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA6                                                                      0x027e\n#define mmSDMA0_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA7                                                                      0x027f\n#define mmSDMA0_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA8                                                                      0x0280\n#define mmSDMA0_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA9                                                                      0x0281\n#define mmSDMA0_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC3_MIDCMD_DATA10                                                                     0x0282\n#define mmSDMA0_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC3_MIDCMD_CNTL                                                                       0x0283\n#define mmSDMA0_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC4_RB_CNTL                                                                           0x0290\n#define mmSDMA0_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_RB_BASE                                                                           0x0291\n#define mmSDMA0_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_RB_BASE_HI                                                                        0x0292\n#define mmSDMA0_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC4_RB_RPTR                                                                           0x0293\n#define mmSDMA0_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_RB_RPTR_HI                                                                        0x0294\n#define mmSDMA0_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC4_RB_WPTR                                                                           0x0295\n#define mmSDMA0_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_RB_WPTR_HI                                                                        0x0296\n#define mmSDMA0_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0297\n#define mmSDMA0_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC4_RB_RPTR_ADDR_HI                                                                   0x0298\n#define mmSDMA0_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC4_RB_RPTR_ADDR_LO                                                                   0x0299\n#define mmSDMA0_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC4_IB_CNTL                                                                           0x029a\n#define mmSDMA0_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_IB_RPTR                                                                           0x029b\n#define mmSDMA0_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_IB_OFFSET                                                                         0x029c\n#define mmSDMA0_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC4_IB_BASE_LO                                                                        0x029d\n#define mmSDMA0_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC4_IB_BASE_HI                                                                        0x029e\n#define mmSDMA0_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC4_IB_SIZE                                                                           0x029f\n#define mmSDMA0_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_SKIP_CNTL                                                                         0x02a0\n#define mmSDMA0_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC4_CONTEXT_STATUS                                                                    0x02a1\n#define mmSDMA0_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC4_DOORBELL                                                                          0x02a2\n#define mmSDMA0_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC4_STATUS                                                                            0x02b8\n#define mmSDMA0_RLC4_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC4_DOORBELL_LOG                                                                      0x02b9\n#define mmSDMA0_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_WATERMARK                                                                         0x02ba\n#define mmSDMA0_RLC4_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC4_DOORBELL_OFFSET                                                                   0x02bb\n#define mmSDMA0_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC4_CSA_ADDR_LO                                                                       0x02bc\n#define mmSDMA0_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC4_CSA_ADDR_HI                                                                       0x02bd\n#define mmSDMA0_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC4_IB_SUB_REMAIN                                                                     0x02bf\n#define mmSDMA0_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC4_PREEMPT                                                                           0x02c0\n#define mmSDMA0_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC4_DUMMY_REG                                                                         0x02c1\n#define mmSDMA0_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x02c2\n#define mmSDMA0_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x02c3\n#define mmSDMA0_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC4_RB_AQL_CNTL                                                                       0x02c4\n#define mmSDMA0_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC4_MINOR_PTR_UPDATE                                                                  0x02c5\n#define mmSDMA0_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC4_MIDCMD_DATA0                                                                      0x02d0\n#define mmSDMA0_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA1                                                                      0x02d1\n#define mmSDMA0_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA2                                                                      0x02d2\n#define mmSDMA0_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA3                                                                      0x02d3\n#define mmSDMA0_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA4                                                                      0x02d4\n#define mmSDMA0_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA5                                                                      0x02d5\n#define mmSDMA0_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA6                                                                      0x02d6\n#define mmSDMA0_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA7                                                                      0x02d7\n#define mmSDMA0_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA8                                                                      0x02d8\n#define mmSDMA0_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA9                                                                      0x02d9\n#define mmSDMA0_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC4_MIDCMD_DATA10                                                                     0x02da\n#define mmSDMA0_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC4_MIDCMD_CNTL                                                                       0x02db\n#define mmSDMA0_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC5_RB_CNTL                                                                           0x02e8\n#define mmSDMA0_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_RB_BASE                                                                           0x02e9\n#define mmSDMA0_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_RB_BASE_HI                                                                        0x02ea\n#define mmSDMA0_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC5_RB_RPTR                                                                           0x02eb\n#define mmSDMA0_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_RB_RPTR_HI                                                                        0x02ec\n#define mmSDMA0_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC5_RB_WPTR                                                                           0x02ed\n#define mmSDMA0_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_RB_WPTR_HI                                                                        0x02ee\n#define mmSDMA0_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC5_RB_WPTR_POLL_CNTL                                                                 0x02ef\n#define mmSDMA0_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC5_RB_RPTR_ADDR_HI                                                                   0x02f0\n#define mmSDMA0_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC5_RB_RPTR_ADDR_LO                                                                   0x02f1\n#define mmSDMA0_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC5_IB_CNTL                                                                           0x02f2\n#define mmSDMA0_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_IB_RPTR                                                                           0x02f3\n#define mmSDMA0_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_IB_OFFSET                                                                         0x02f4\n#define mmSDMA0_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC5_IB_BASE_LO                                                                        0x02f5\n#define mmSDMA0_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC5_IB_BASE_HI                                                                        0x02f6\n#define mmSDMA0_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC5_IB_SIZE                                                                           0x02f7\n#define mmSDMA0_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_SKIP_CNTL                                                                         0x02f8\n#define mmSDMA0_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC5_CONTEXT_STATUS                                                                    0x02f9\n#define mmSDMA0_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC5_DOORBELL                                                                          0x02fa\n#define mmSDMA0_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC5_STATUS                                                                            0x0310\n#define mmSDMA0_RLC5_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC5_DOORBELL_LOG                                                                      0x0311\n#define mmSDMA0_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_WATERMARK                                                                         0x0312\n#define mmSDMA0_RLC5_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC5_DOORBELL_OFFSET                                                                   0x0313\n#define mmSDMA0_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC5_CSA_ADDR_LO                                                                       0x0314\n#define mmSDMA0_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC5_CSA_ADDR_HI                                                                       0x0315\n#define mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC5_IB_SUB_REMAIN                                                                     0x0317\n#define mmSDMA0_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC5_PREEMPT                                                                           0x0318\n#define mmSDMA0_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC5_DUMMY_REG                                                                         0x0319\n#define mmSDMA0_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x031a\n#define mmSDMA0_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x031b\n#define mmSDMA0_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC5_RB_AQL_CNTL                                                                       0x031c\n#define mmSDMA0_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC5_MINOR_PTR_UPDATE                                                                  0x031d\n#define mmSDMA0_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC5_MIDCMD_DATA0                                                                      0x0328\n#define mmSDMA0_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA1                                                                      0x0329\n#define mmSDMA0_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA2                                                                      0x032a\n#define mmSDMA0_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA3                                                                      0x032b\n#define mmSDMA0_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA4                                                                      0x032c\n#define mmSDMA0_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA5                                                                      0x032d\n#define mmSDMA0_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA6                                                                      0x032e\n#define mmSDMA0_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA7                                                                      0x032f\n#define mmSDMA0_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA8                                                                      0x0330\n#define mmSDMA0_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA9                                                                      0x0331\n#define mmSDMA0_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC5_MIDCMD_DATA10                                                                     0x0332\n#define mmSDMA0_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC5_MIDCMD_CNTL                                                                       0x0333\n#define mmSDMA0_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC6_RB_CNTL                                                                           0x0340\n#define mmSDMA0_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_RB_BASE                                                                           0x0341\n#define mmSDMA0_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_RB_BASE_HI                                                                        0x0342\n#define mmSDMA0_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC6_RB_RPTR                                                                           0x0343\n#define mmSDMA0_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_RB_RPTR_HI                                                                        0x0344\n#define mmSDMA0_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC6_RB_WPTR                                                                           0x0345\n#define mmSDMA0_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_RB_WPTR_HI                                                                        0x0346\n#define mmSDMA0_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0347\n#define mmSDMA0_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC6_RB_RPTR_ADDR_HI                                                                   0x0348\n#define mmSDMA0_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC6_RB_RPTR_ADDR_LO                                                                   0x0349\n#define mmSDMA0_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC6_IB_CNTL                                                                           0x034a\n#define mmSDMA0_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_IB_RPTR                                                                           0x034b\n#define mmSDMA0_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_IB_OFFSET                                                                         0x034c\n#define mmSDMA0_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC6_IB_BASE_LO                                                                        0x034d\n#define mmSDMA0_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC6_IB_BASE_HI                                                                        0x034e\n#define mmSDMA0_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC6_IB_SIZE                                                                           0x034f\n#define mmSDMA0_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_SKIP_CNTL                                                                         0x0350\n#define mmSDMA0_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC6_CONTEXT_STATUS                                                                    0x0351\n#define mmSDMA0_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC6_DOORBELL                                                                          0x0352\n#define mmSDMA0_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC6_STATUS                                                                            0x0368\n#define mmSDMA0_RLC6_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC6_DOORBELL_LOG                                                                      0x0369\n#define mmSDMA0_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_WATERMARK                                                                         0x036a\n#define mmSDMA0_RLC6_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC6_DOORBELL_OFFSET                                                                   0x036b\n#define mmSDMA0_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC6_CSA_ADDR_LO                                                                       0x036c\n#define mmSDMA0_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC6_CSA_ADDR_HI                                                                       0x036d\n#define mmSDMA0_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC6_IB_SUB_REMAIN                                                                     0x036f\n#define mmSDMA0_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC6_PREEMPT                                                                           0x0370\n#define mmSDMA0_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC6_DUMMY_REG                                                                         0x0371\n#define mmSDMA0_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0372\n#define mmSDMA0_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0373\n#define mmSDMA0_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC6_RB_AQL_CNTL                                                                       0x0374\n#define mmSDMA0_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC6_MINOR_PTR_UPDATE                                                                  0x0375\n#define mmSDMA0_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC6_MIDCMD_DATA0                                                                      0x0380\n#define mmSDMA0_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA1                                                                      0x0381\n#define mmSDMA0_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA2                                                                      0x0382\n#define mmSDMA0_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA3                                                                      0x0383\n#define mmSDMA0_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA4                                                                      0x0384\n#define mmSDMA0_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA5                                                                      0x0385\n#define mmSDMA0_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA6                                                                      0x0386\n#define mmSDMA0_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA7                                                                      0x0387\n#define mmSDMA0_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA8                                                                      0x0388\n#define mmSDMA0_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA9                                                                      0x0389\n#define mmSDMA0_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC6_MIDCMD_DATA10                                                                     0x038a\n#define mmSDMA0_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC6_MIDCMD_CNTL                                                                       0x038b\n#define mmSDMA0_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC7_RB_CNTL                                                                           0x0398\n#define mmSDMA0_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_RB_BASE                                                                           0x0399\n#define mmSDMA0_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_RB_BASE_HI                                                                        0x039a\n#define mmSDMA0_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC7_RB_RPTR                                                                           0x039b\n#define mmSDMA0_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_RB_RPTR_HI                                                                        0x039c\n#define mmSDMA0_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC7_RB_WPTR                                                                           0x039d\n#define mmSDMA0_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_RB_WPTR_HI                                                                        0x039e\n#define mmSDMA0_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC7_RB_WPTR_POLL_CNTL                                                                 0x039f\n#define mmSDMA0_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA0_RLC7_RB_RPTR_ADDR_HI                                                                   0x03a0\n#define mmSDMA0_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA0_RLC7_RB_RPTR_ADDR_LO                                                                   0x03a1\n#define mmSDMA0_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA0_RLC7_IB_CNTL                                                                           0x03a2\n#define mmSDMA0_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_IB_RPTR                                                                           0x03a3\n#define mmSDMA0_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_IB_OFFSET                                                                         0x03a4\n#define mmSDMA0_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA0_RLC7_IB_BASE_LO                                                                        0x03a5\n#define mmSDMA0_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA0_RLC7_IB_BASE_HI                                                                        0x03a6\n#define mmSDMA0_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA0_RLC7_IB_SIZE                                                                           0x03a7\n#define mmSDMA0_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_SKIP_CNTL                                                                         0x03a8\n#define mmSDMA0_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA0_RLC7_CONTEXT_STATUS                                                                    0x03a9\n#define mmSDMA0_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA0_RLC7_DOORBELL                                                                          0x03aa\n#define mmSDMA0_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA0_RLC7_STATUS                                                                            0x03c0\n#define mmSDMA0_RLC7_STATUS_BASE_IDX                                                                   0\n#define mmSDMA0_RLC7_DOORBELL_LOG                                                                      0x03c1\n#define mmSDMA0_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_WATERMARK                                                                         0x03c2\n#define mmSDMA0_RLC7_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA0_RLC7_DOORBELL_OFFSET                                                                   0x03c3\n#define mmSDMA0_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA0_RLC7_CSA_ADDR_LO                                                                       0x03c4\n#define mmSDMA0_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA0_RLC7_CSA_ADDR_HI                                                                       0x03c5\n#define mmSDMA0_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA0_RLC7_IB_SUB_REMAIN                                                                     0x03c7\n#define mmSDMA0_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA0_RLC7_PREEMPT                                                                           0x03c8\n#define mmSDMA0_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA0_RLC7_DUMMY_REG                                                                         0x03c9\n#define mmSDMA0_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA0_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x03ca\n#define mmSDMA0_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA0_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x03cb\n#define mmSDMA0_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA0_RLC7_RB_AQL_CNTL                                                                       0x03cc\n#define mmSDMA0_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA0_RLC7_MINOR_PTR_UPDATE                                                                  0x03cd\n#define mmSDMA0_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA0_RLC7_MIDCMD_DATA0                                                                      0x03d8\n#define mmSDMA0_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA1                                                                      0x03d9\n#define mmSDMA0_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA2                                                                      0x03da\n#define mmSDMA0_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA3                                                                      0x03db\n#define mmSDMA0_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA4                                                                      0x03dc\n#define mmSDMA0_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA5                                                                      0x03dd\n#define mmSDMA0_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA6                                                                      0x03de\n#define mmSDMA0_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA7                                                                      0x03df\n#define mmSDMA0_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA8                                                                      0x03e0\n#define mmSDMA0_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA9                                                                      0x03e1\n#define mmSDMA0_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA0_RLC7_MIDCMD_DATA10                                                                     0x03e2\n#define mmSDMA0_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA0_RLC7_MIDCMD_CNTL                                                                       0x03e3\n#define mmSDMA0_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define mmSDMA1_DEC_START                                                                              0x0600\n#define mmSDMA1_DEC_START_BASE_IDX                                                                     0\n#define mmSDMA1_GLOBAL_TIMESTAMP_LO                                                                    0x060f\n#define mmSDMA1_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           0\n#define mmSDMA1_GLOBAL_TIMESTAMP_HI                                                                    0x0610\n#define mmSDMA1_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           0\n#define mmSDMA1_PG_CNTL                                                                                0x0616\n#define mmSDMA1_PG_CNTL_BASE_IDX                                                                       0\n#define mmSDMA1_PG_CTX_LO                                                                              0x0617\n#define mmSDMA1_PG_CTX_LO_BASE_IDX                                                                     0\n#define mmSDMA1_PG_CTX_HI                                                                              0x0618\n#define mmSDMA1_PG_CTX_HI_BASE_IDX                                                                     0\n#define mmSDMA1_PG_CTX_CNTL                                                                            0x0619\n#define mmSDMA1_PG_CTX_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_POWER_CNTL                                                                             0x061a\n#define mmSDMA1_POWER_CNTL_BASE_IDX                                                                    0\n#define mmSDMA1_CLK_CTRL                                                                               0x061b\n#define mmSDMA1_CLK_CTRL_BASE_IDX                                                                      0\n#define mmSDMA1_CNTL                                                                                   0x061c\n#define mmSDMA1_CNTL_BASE_IDX                                                                          0\n#define mmSDMA1_CHICKEN_BITS                                                                           0x061d\n#define mmSDMA1_CHICKEN_BITS_BASE_IDX                                                                  0\n#define mmSDMA1_GB_ADDR_CONFIG                                                                         0x061e\n#define mmSDMA1_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define mmSDMA1_GB_ADDR_CONFIG_READ                                                                    0x061f\n#define mmSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define mmSDMA1_RB_RPTR_FETCH_HI                                                                       0x0620\n#define mmSDMA1_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0621\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define mmSDMA1_RB_RPTR_FETCH                                                                          0x0622\n#define mmSDMA1_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define mmSDMA1_IB_OFFSET_FETCH                                                                        0x0623\n#define mmSDMA1_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define mmSDMA1_PROGRAM                                                                                0x0624\n#define mmSDMA1_PROGRAM_BASE_IDX                                                                       0\n#define mmSDMA1_STATUS_REG                                                                             0x0625\n#define mmSDMA1_STATUS_REG_BASE_IDX                                                                    0\n#define mmSDMA1_STATUS1_REG                                                                            0x0626\n#define mmSDMA1_STATUS1_REG_BASE_IDX                                                                   0\n#define mmSDMA1_RD_BURST_CNTL                                                                          0x0627\n#define mmSDMA1_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define mmSDMA1_HBM_PAGE_CONFIG                                                                        0x0628\n#define mmSDMA1_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define mmSDMA1_UCODE_CHECKSUM                                                                         0x0629\n#define mmSDMA1_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define mmSDMA1_F32_CNTL                                                                               0x062a\n#define mmSDMA1_F32_CNTL_BASE_IDX                                                                      0\n#define mmSDMA1_FREEZE                                                                                 0x062b\n#define mmSDMA1_FREEZE_BASE_IDX                                                                        0\n#define mmSDMA1_PHASE0_QUANTUM                                                                         0x062c\n#define mmSDMA1_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_PHASE1_QUANTUM                                                                         0x062d\n#define mmSDMA1_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_EDC_CONFIG                                                                             0x0632\n#define mmSDMA1_EDC_CONFIG_BASE_IDX                                                                    0\n#define mmSDMA1_BA_THRESHOLD                                                                           0x0633\n#define mmSDMA1_BA_THRESHOLD_BASE_IDX                                                                  0\n#define mmSDMA1_ID                                                                                     0x0634\n#define mmSDMA1_ID_BASE_IDX                                                                            0\n#define mmSDMA1_VERSION                                                                                0x0635\n#define mmSDMA1_VERSION_BASE_IDX                                                                       0\n#define mmSDMA1_EDC_COUNTER                                                                            0x0636\n#define mmSDMA1_EDC_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA1_EDC_COUNTER_CLEAR                                                                      0x0637\n#define mmSDMA1_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define mmSDMA1_STATUS2_REG                                                                            0x0638\n#define mmSDMA1_STATUS2_REG_BASE_IDX                                                                   0\n#define mmSDMA1_ATOMIC_CNTL                                                                            0x0639\n#define mmSDMA1_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_ATOMIC_PREOP_LO                                                                        0x063a\n#define mmSDMA1_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define mmSDMA1_ATOMIC_PREOP_HI                                                                        0x063b\n#define mmSDMA1_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_CNTL                                                                             0x063c\n#define mmSDMA1_UTCL1_CNTL_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_WATERMK                                                                          0x063d\n#define mmSDMA1_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define mmSDMA1_UTCL1_RD_STATUS                                                                        0x063e\n#define mmSDMA1_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_STATUS                                                                        0x063f\n#define mmSDMA1_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_INV0                                                                             0x0640\n#define mmSDMA1_UTCL1_INV0_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_INV1                                                                             0x0641\n#define mmSDMA1_UTCL1_INV1_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_INV2                                                                             0x0642\n#define mmSDMA1_UTCL1_INV2_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_RD_XNACK0                                                                        0x0643\n#define mmSDMA1_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_RD_XNACK1                                                                        0x0644\n#define mmSDMA1_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_XNACK0                                                                        0x0645\n#define mmSDMA1_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_XNACK1                                                                        0x0646\n#define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_TIMEOUT                                                                          0x0647\n#define mmSDMA1_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define mmSDMA1_UTCL1_PAGE                                                                             0x0648\n#define mmSDMA1_UTCL1_PAGE_BASE_IDX                                                                    0\n#define mmSDMA1_RELAX_ORDERING_LUT                                                                     0x064a\n#define mmSDMA1_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define mmSDMA1_CHICKEN_BITS_2                                                                         0x064b\n#define mmSDMA1_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define mmSDMA1_STATUS3_REG                                                                            0x064c\n#define mmSDMA1_STATUS3_REG_BASE_IDX                                                                   0\n#define mmSDMA1_PHYSICAL_ADDR_LO                                                                       0x064d\n#define mmSDMA1_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_PHYSICAL_ADDR_HI                                                                       0x064e\n#define mmSDMA1_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_PHASE2_QUANTUM                                                                         0x064f\n#define mmSDMA1_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_ERROR_LOG                                                                              0x0650\n#define mmSDMA1_ERROR_LOG_BASE_IDX                                                                     0\n#define mmSDMA1_PUB_DUMMY_REG0                                                                         0x0651\n#define mmSDMA1_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG1                                                                         0x0652\n#define mmSDMA1_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG2                                                                         0x0653\n#define mmSDMA1_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG3                                                                         0x0654\n#define mmSDMA1_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define mmSDMA1_F32_COUNTER                                                                            0x0655\n#define mmSDMA1_F32_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA1_CRD_CNTL                                                                               0x065b\n#define mmSDMA1_CRD_CNTL_BASE_IDX                                                                      0\n#define mmSDMA1_AQL_STATUS                                                                             0x065f\n#define mmSDMA1_AQL_STATUS_BASE_IDX                                                                    0\n#define mmSDMA1_EA_DBIT_ADDR_DATA                                                                      0x0660\n#define mmSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define mmSDMA1_EA_DBIT_ADDR_INDEX                                                                     0x0661\n#define mmSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define mmSDMA1_TLBI_GCR_CNTL                                                                          0x0662\n#define mmSDMA1_TLBI_GCR_CNTL_BASE_IDX                                                                 0\n#define mmSDMA1_TILING_CONFIG                                                                          0x0663\n#define mmSDMA1_TILING_CONFIG_BASE_IDX                                                                 0\n#define mmSDMA1_INT_STATUS                                                                             0x0670\n#define mmSDMA1_INT_STATUS_BASE_IDX                                                                    0\n#define mmSDMA1_HOLE_ADDR_LO                                                                           0x0672\n#define mmSDMA1_HOLE_ADDR_LO_BASE_IDX                                                                  0\n#define mmSDMA1_HOLE_ADDR_HI                                                                           0x0673\n#define mmSDMA1_HOLE_ADDR_HI_BASE_IDX                                                                  0\n#define mmSDMA1_CLOCK_GATING_REG                                                                       0x0675\n#define mmSDMA1_CLOCK_GATING_REG_BASE_IDX                                                              0\n#define mmSDMA1_STATUS4_REG                                                                            0x0676\n#define mmSDMA1_STATUS4_REG_BASE_IDX                                                                   0\n#define mmSDMA1_SCRATCH_RAM_DATA                                                                       0x0677\n#define mmSDMA1_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define mmSDMA1_SCRATCH_RAM_ADDR                                                                       0x0678\n#define mmSDMA1_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define mmSDMA1_TIMESTAMP_CNTL                                                                         0x0679\n#define mmSDMA1_TIMESTAMP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_STATUS5_REG                                                                            0x067a\n#define mmSDMA1_STATUS5_REG_BASE_IDX                                                                   0\n#define mmSDMA1_QUEUE_RESET_REQ                                                                        0x067b\n#define mmSDMA1_QUEUE_RESET_REQ_BASE_IDX                                                               0\n#define mmSDMA1_GFX_RB_CNTL                                                                            0x0680\n#define mmSDMA1_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_BASE                                                                            0x0681\n#define mmSDMA1_GFX_RB_BASE_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_BASE_HI                                                                         0x0682\n#define mmSDMA1_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_RPTR                                                                            0x0683\n#define mmSDMA1_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_RPTR_HI                                                                         0x0684\n#define mmSDMA1_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_WPTR                                                                            0x0685\n#define mmSDMA1_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_WPTR_HI                                                                         0x0686\n#define mmSDMA1_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL                                                                  0x0687\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI                                                                    0x0688\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO                                                                    0x0689\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define mmSDMA1_GFX_IB_CNTL                                                                            0x068a\n#define mmSDMA1_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_IB_RPTR                                                                            0x068b\n#define mmSDMA1_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_IB_OFFSET                                                                          0x068c\n#define mmSDMA1_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_IB_BASE_LO                                                                         0x068d\n#define mmSDMA1_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define mmSDMA1_GFX_IB_BASE_HI                                                                         0x068e\n#define mmSDMA1_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_IB_SIZE                                                                            0x068f\n#define mmSDMA1_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_SKIP_CNTL                                                                          0x0690\n#define mmSDMA1_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_CONTEXT_STATUS                                                                     0x0691\n#define mmSDMA1_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define mmSDMA1_GFX_DOORBELL                                                                           0x0692\n#define mmSDMA1_GFX_DOORBELL_BASE_IDX                                                                  0\n#define mmSDMA1_GFX_CONTEXT_CNTL                                                                       0x0693\n#define mmSDMA1_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_GFX_STATUS                                                                             0x06a8\n#define mmSDMA1_GFX_STATUS_BASE_IDX                                                                    0\n#define mmSDMA1_GFX_DOORBELL_LOG                                                                       0x06a9\n#define mmSDMA1_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define mmSDMA1_GFX_WATERMARK                                                                          0x06aa\n#define mmSDMA1_GFX_WATERMARK_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_DOORBELL_OFFSET                                                                    0x06ab\n#define mmSDMA1_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define mmSDMA1_GFX_CSA_ADDR_LO                                                                        0x06ac\n#define mmSDMA1_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define mmSDMA1_GFX_CSA_ADDR_HI                                                                        0x06ad\n#define mmSDMA1_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define mmSDMA1_GFX_IB_SUB_REMAIN                                                                      0x06af\n#define mmSDMA1_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define mmSDMA1_GFX_PREEMPT                                                                            0x06b0\n#define mmSDMA1_GFX_PREEMPT_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_DUMMY_REG                                                                          0x06b1\n#define mmSDMA1_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x06b2\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x06b3\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define mmSDMA1_GFX_RB_AQL_CNTL                                                                        0x06b4\n#define mmSDMA1_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define mmSDMA1_GFX_MINOR_PTR_UPDATE                                                                   0x06b5\n#define mmSDMA1_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define mmSDMA1_GFX_MIDCMD_DATA0                                                                       0x06c0\n#define mmSDMA1_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA1                                                                       0x06c1\n#define mmSDMA1_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA2                                                                       0x06c2\n#define mmSDMA1_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA3                                                                       0x06c3\n#define mmSDMA1_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA4                                                                       0x06c4\n#define mmSDMA1_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA5                                                                       0x06c5\n#define mmSDMA1_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA6                                                                       0x06c6\n#define mmSDMA1_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA7                                                                       0x06c7\n#define mmSDMA1_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA8                                                                       0x06c8\n#define mmSDMA1_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA9                                                                       0x06c9\n#define mmSDMA1_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA10                                                                      0x06ca\n#define mmSDMA1_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define mmSDMA1_GFX_MIDCMD_CNTL                                                                        0x06cb\n#define mmSDMA1_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_CNTL                                                                           0x06d8\n#define mmSDMA1_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_BASE                                                                           0x06d9\n#define mmSDMA1_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_BASE_HI                                                                        0x06da\n#define mmSDMA1_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_RPTR                                                                           0x06db\n#define mmSDMA1_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_RPTR_HI                                                                        0x06dc\n#define mmSDMA1_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_WPTR                                                                           0x06dd\n#define mmSDMA1_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_WPTR_HI                                                                        0x06de\n#define mmSDMA1_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL                                                                 0x06df\n#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI                                                                   0x06e0\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO                                                                   0x06e1\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_IB_CNTL                                                                           0x06e2\n#define mmSDMA1_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_IB_RPTR                                                                           0x06e3\n#define mmSDMA1_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_IB_OFFSET                                                                         0x06e4\n#define mmSDMA1_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_IB_BASE_LO                                                                        0x06e5\n#define mmSDMA1_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_IB_BASE_HI                                                                        0x06e6\n#define mmSDMA1_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_IB_SIZE                                                                           0x06e7\n#define mmSDMA1_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_SKIP_CNTL                                                                         0x06e8\n#define mmSDMA1_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_CONTEXT_STATUS                                                                    0x06e9\n#define mmSDMA1_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_PAGE_DOORBELL                                                                          0x06ea\n#define mmSDMA1_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_PAGE_STATUS                                                                            0x0700\n#define mmSDMA1_PAGE_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_PAGE_DOORBELL_LOG                                                                      0x0701\n#define mmSDMA1_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_WATERMARK                                                                         0x0702\n#define mmSDMA1_PAGE_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_DOORBELL_OFFSET                                                                   0x0703\n#define mmSDMA1_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_CSA_ADDR_LO                                                                       0x0704\n#define mmSDMA1_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_CSA_ADDR_HI                                                                       0x0705\n#define mmSDMA1_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_IB_SUB_REMAIN                                                                     0x0707\n#define mmSDMA1_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_PAGE_PREEMPT                                                                           0x0708\n#define mmSDMA1_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_DUMMY_REG                                                                         0x0709\n#define mmSDMA1_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x070a\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x070b\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_PAGE_RB_AQL_CNTL                                                                       0x070c\n#define mmSDMA1_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_MINOR_PTR_UPDATE                                                                  0x070d\n#define mmSDMA1_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_PAGE_MIDCMD_DATA0                                                                      0x0718\n#define mmSDMA1_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA1                                                                      0x0719\n#define mmSDMA1_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA2                                                                      0x071a\n#define mmSDMA1_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA3                                                                      0x071b\n#define mmSDMA1_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA4                                                                      0x071c\n#define mmSDMA1_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA5                                                                      0x071d\n#define mmSDMA1_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA6                                                                      0x071e\n#define mmSDMA1_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA7                                                                      0x071f\n#define mmSDMA1_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA8                                                                      0x0720\n#define mmSDMA1_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA9                                                                      0x0721\n#define mmSDMA1_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA10                                                                     0x0722\n#define mmSDMA1_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_PAGE_MIDCMD_CNTL                                                                       0x0723\n#define mmSDMA1_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_RB_CNTL                                                                           0x0730\n#define mmSDMA1_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_BASE                                                                           0x0731\n#define mmSDMA1_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_BASE_HI                                                                        0x0732\n#define mmSDMA1_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_RPTR                                                                           0x0733\n#define mmSDMA1_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_RPTR_HI                                                                        0x0734\n#define mmSDMA1_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_WPTR                                                                           0x0735\n#define mmSDMA1_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_WPTR_HI                                                                        0x0736\n#define mmSDMA1_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0737\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI                                                                   0x0738\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO                                                                   0x0739\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_IB_CNTL                                                                           0x073a\n#define mmSDMA1_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_IB_RPTR                                                                           0x073b\n#define mmSDMA1_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_IB_OFFSET                                                                         0x073c\n#define mmSDMA1_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_IB_BASE_LO                                                                        0x073d\n#define mmSDMA1_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_IB_BASE_HI                                                                        0x073e\n#define mmSDMA1_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_IB_SIZE                                                                           0x073f\n#define mmSDMA1_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_SKIP_CNTL                                                                         0x0740\n#define mmSDMA1_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_CONTEXT_STATUS                                                                    0x0741\n#define mmSDMA1_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC0_DOORBELL                                                                          0x0742\n#define mmSDMA1_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC0_STATUS                                                                            0x0758\n#define mmSDMA1_RLC0_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC0_DOORBELL_LOG                                                                      0x0759\n#define mmSDMA1_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_WATERMARK                                                                         0x075a\n#define mmSDMA1_RLC0_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_DOORBELL_OFFSET                                                                   0x075b\n#define mmSDMA1_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_CSA_ADDR_LO                                                                       0x075c\n#define mmSDMA1_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_CSA_ADDR_HI                                                                       0x075d\n#define mmSDMA1_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_IB_SUB_REMAIN                                                                     0x075f\n#define mmSDMA1_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC0_PREEMPT                                                                           0x0760\n#define mmSDMA1_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_DUMMY_REG                                                                         0x0761\n#define mmSDMA1_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0762\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0763\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC0_RB_AQL_CNTL                                                                       0x0764\n#define mmSDMA1_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_MINOR_PTR_UPDATE                                                                  0x0765\n#define mmSDMA1_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC0_MIDCMD_DATA0                                                                      0x0770\n#define mmSDMA1_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA1                                                                      0x0771\n#define mmSDMA1_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA2                                                                      0x0772\n#define mmSDMA1_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA3                                                                      0x0773\n#define mmSDMA1_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA4                                                                      0x0774\n#define mmSDMA1_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA5                                                                      0x0775\n#define mmSDMA1_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA6                                                                      0x0776\n#define mmSDMA1_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA7                                                                      0x0777\n#define mmSDMA1_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA8                                                                      0x0778\n#define mmSDMA1_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA9                                                                      0x0779\n#define mmSDMA1_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA10                                                                     0x077a\n#define mmSDMA1_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC0_MIDCMD_CNTL                                                                       0x077b\n#define mmSDMA1_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_RB_CNTL                                                                           0x0788\n#define mmSDMA1_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_BASE                                                                           0x0789\n#define mmSDMA1_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_BASE_HI                                                                        0x078a\n#define mmSDMA1_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_RPTR                                                                           0x078b\n#define mmSDMA1_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_RPTR_HI                                                                        0x078c\n#define mmSDMA1_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_WPTR                                                                           0x078d\n#define mmSDMA1_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_WPTR_HI                                                                        0x078e\n#define mmSDMA1_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL                                                                 0x078f\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI                                                                   0x0790\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO                                                                   0x0791\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_IB_CNTL                                                                           0x0792\n#define mmSDMA1_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_IB_RPTR                                                                           0x0793\n#define mmSDMA1_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_IB_OFFSET                                                                         0x0794\n#define mmSDMA1_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_IB_BASE_LO                                                                        0x0795\n#define mmSDMA1_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_IB_BASE_HI                                                                        0x0796\n#define mmSDMA1_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_IB_SIZE                                                                           0x0797\n#define mmSDMA1_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_SKIP_CNTL                                                                         0x0798\n#define mmSDMA1_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_CONTEXT_STATUS                                                                    0x0799\n#define mmSDMA1_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC1_DOORBELL                                                                          0x079a\n#define mmSDMA1_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC1_STATUS                                                                            0x07b0\n#define mmSDMA1_RLC1_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC1_DOORBELL_LOG                                                                      0x07b1\n#define mmSDMA1_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_WATERMARK                                                                         0x07b2\n#define mmSDMA1_RLC1_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_DOORBELL_OFFSET                                                                   0x07b3\n#define mmSDMA1_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_CSA_ADDR_LO                                                                       0x07b4\n#define mmSDMA1_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_CSA_ADDR_HI                                                                       0x07b5\n#define mmSDMA1_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_IB_SUB_REMAIN                                                                     0x07b7\n#define mmSDMA1_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC1_PREEMPT                                                                           0x07b8\n#define mmSDMA1_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_DUMMY_REG                                                                         0x07b9\n#define mmSDMA1_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x07ba\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x07bb\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC1_RB_AQL_CNTL                                                                       0x07bc\n#define mmSDMA1_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_MINOR_PTR_UPDATE                                                                  0x07bd\n#define mmSDMA1_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC1_MIDCMD_DATA0                                                                      0x07c8\n#define mmSDMA1_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA1                                                                      0x07c9\n#define mmSDMA1_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA2                                                                      0x07ca\n#define mmSDMA1_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA3                                                                      0x07cb\n#define mmSDMA1_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA4                                                                      0x07cc\n#define mmSDMA1_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA5                                                                      0x07cd\n#define mmSDMA1_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA6                                                                      0x07ce\n#define mmSDMA1_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA7                                                                      0x07cf\n#define mmSDMA1_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA8                                                                      0x07d0\n#define mmSDMA1_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA9                                                                      0x07d1\n#define mmSDMA1_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA10                                                                     0x07d2\n#define mmSDMA1_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC1_MIDCMD_CNTL                                                                       0x07d3\n#define mmSDMA1_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_RB_CNTL                                                                           0x07e0\n#define mmSDMA1_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_BASE                                                                           0x07e1\n#define mmSDMA1_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_BASE_HI                                                                        0x07e2\n#define mmSDMA1_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_RPTR                                                                           0x07e3\n#define mmSDMA1_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_RPTR_HI                                                                        0x07e4\n#define mmSDMA1_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_WPTR                                                                           0x07e5\n#define mmSDMA1_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_WPTR_HI                                                                        0x07e6\n#define mmSDMA1_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL                                                                 0x07e7\n#define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_HI                                                                   0x07e8\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_LO                                                                   0x07e9\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_IB_CNTL                                                                           0x07ea\n#define mmSDMA1_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_IB_RPTR                                                                           0x07eb\n#define mmSDMA1_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_IB_OFFSET                                                                         0x07ec\n#define mmSDMA1_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_IB_BASE_LO                                                                        0x07ed\n#define mmSDMA1_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_IB_BASE_HI                                                                        0x07ee\n#define mmSDMA1_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_IB_SIZE                                                                           0x07ef\n#define mmSDMA1_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_SKIP_CNTL                                                                         0x07f0\n#define mmSDMA1_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_CONTEXT_STATUS                                                                    0x07f1\n#define mmSDMA1_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC2_DOORBELL                                                                          0x07f2\n#define mmSDMA1_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC2_STATUS                                                                            0x0808\n#define mmSDMA1_RLC2_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC2_DOORBELL_LOG                                                                      0x0809\n#define mmSDMA1_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_WATERMARK                                                                         0x080a\n#define mmSDMA1_RLC2_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_DOORBELL_OFFSET                                                                   0x080b\n#define mmSDMA1_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_CSA_ADDR_LO                                                                       0x080c\n#define mmSDMA1_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_CSA_ADDR_HI                                                                       0x080d\n#define mmSDMA1_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_IB_SUB_REMAIN                                                                     0x080f\n#define mmSDMA1_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC2_PREEMPT                                                                           0x0810\n#define mmSDMA1_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_DUMMY_REG                                                                         0x0811\n#define mmSDMA1_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0812\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0813\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC2_RB_AQL_CNTL                                                                       0x0814\n#define mmSDMA1_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_MINOR_PTR_UPDATE                                                                  0x0815\n#define mmSDMA1_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC2_MIDCMD_DATA0                                                                      0x0820\n#define mmSDMA1_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA1                                                                      0x0821\n#define mmSDMA1_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA2                                                                      0x0822\n#define mmSDMA1_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA3                                                                      0x0823\n#define mmSDMA1_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA4                                                                      0x0824\n#define mmSDMA1_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA5                                                                      0x0825\n#define mmSDMA1_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA6                                                                      0x0826\n#define mmSDMA1_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA7                                                                      0x0827\n#define mmSDMA1_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA8                                                                      0x0828\n#define mmSDMA1_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA9                                                                      0x0829\n#define mmSDMA1_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA10                                                                     0x082a\n#define mmSDMA1_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC2_MIDCMD_CNTL                                                                       0x082b\n#define mmSDMA1_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_RB_CNTL                                                                           0x0838\n#define mmSDMA1_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_BASE                                                                           0x0839\n#define mmSDMA1_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_BASE_HI                                                                        0x083a\n#define mmSDMA1_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_RPTR                                                                           0x083b\n#define mmSDMA1_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_RPTR_HI                                                                        0x083c\n#define mmSDMA1_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_WPTR                                                                           0x083d\n#define mmSDMA1_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_WPTR_HI                                                                        0x083e\n#define mmSDMA1_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_CNTL                                                                 0x083f\n#define mmSDMA1_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_HI                                                                   0x0840\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_LO                                                                   0x0841\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_IB_CNTL                                                                           0x0842\n#define mmSDMA1_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_IB_RPTR                                                                           0x0843\n#define mmSDMA1_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_IB_OFFSET                                                                         0x0844\n#define mmSDMA1_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_IB_BASE_LO                                                                        0x0845\n#define mmSDMA1_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_IB_BASE_HI                                                                        0x0846\n#define mmSDMA1_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_IB_SIZE                                                                           0x0847\n#define mmSDMA1_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_SKIP_CNTL                                                                         0x0848\n#define mmSDMA1_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_CONTEXT_STATUS                                                                    0x0849\n#define mmSDMA1_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC3_DOORBELL                                                                          0x084a\n#define mmSDMA1_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC3_STATUS                                                                            0x0860\n#define mmSDMA1_RLC3_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC3_DOORBELL_LOG                                                                      0x0861\n#define mmSDMA1_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_WATERMARK                                                                         0x0862\n#define mmSDMA1_RLC3_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_DOORBELL_OFFSET                                                                   0x0863\n#define mmSDMA1_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_CSA_ADDR_LO                                                                       0x0864\n#define mmSDMA1_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_CSA_ADDR_HI                                                                       0x0865\n#define mmSDMA1_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_IB_SUB_REMAIN                                                                     0x0867\n#define mmSDMA1_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC3_PREEMPT                                                                           0x0868\n#define mmSDMA1_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_DUMMY_REG                                                                         0x0869\n#define mmSDMA1_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x086a\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x086b\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC3_RB_AQL_CNTL                                                                       0x086c\n#define mmSDMA1_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_MINOR_PTR_UPDATE                                                                  0x086d\n#define mmSDMA1_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC3_MIDCMD_DATA0                                                                      0x0878\n#define mmSDMA1_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA1                                                                      0x0879\n#define mmSDMA1_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA2                                                                      0x087a\n#define mmSDMA1_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA3                                                                      0x087b\n#define mmSDMA1_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA4                                                                      0x087c\n#define mmSDMA1_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA5                                                                      0x087d\n#define mmSDMA1_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA6                                                                      0x087e\n#define mmSDMA1_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA7                                                                      0x087f\n#define mmSDMA1_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA8                                                                      0x0880\n#define mmSDMA1_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA9                                                                      0x0881\n#define mmSDMA1_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA10                                                                     0x0882\n#define mmSDMA1_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC3_MIDCMD_CNTL                                                                       0x0883\n#define mmSDMA1_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_RB_CNTL                                                                           0x0890\n#define mmSDMA1_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_BASE                                                                           0x0891\n#define mmSDMA1_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_BASE_HI                                                                        0x0892\n#define mmSDMA1_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_RPTR                                                                           0x0893\n#define mmSDMA1_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_RPTR_HI                                                                        0x0894\n#define mmSDMA1_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_WPTR                                                                           0x0895\n#define mmSDMA1_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_WPTR_HI                                                                        0x0896\n#define mmSDMA1_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0897\n#define mmSDMA1_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_HI                                                                   0x0898\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_LO                                                                   0x0899\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_IB_CNTL                                                                           0x089a\n#define mmSDMA1_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_IB_RPTR                                                                           0x089b\n#define mmSDMA1_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_IB_OFFSET                                                                         0x089c\n#define mmSDMA1_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_IB_BASE_LO                                                                        0x089d\n#define mmSDMA1_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_IB_BASE_HI                                                                        0x089e\n#define mmSDMA1_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_IB_SIZE                                                                           0x089f\n#define mmSDMA1_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_SKIP_CNTL                                                                         0x08a0\n#define mmSDMA1_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_CONTEXT_STATUS                                                                    0x08a1\n#define mmSDMA1_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC4_DOORBELL                                                                          0x08a2\n#define mmSDMA1_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC4_STATUS                                                                            0x08b8\n#define mmSDMA1_RLC4_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC4_DOORBELL_LOG                                                                      0x08b9\n#define mmSDMA1_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_WATERMARK                                                                         0x08ba\n#define mmSDMA1_RLC4_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_DOORBELL_OFFSET                                                                   0x08bb\n#define mmSDMA1_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_CSA_ADDR_LO                                                                       0x08bc\n#define mmSDMA1_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_CSA_ADDR_HI                                                                       0x08bd\n#define mmSDMA1_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_IB_SUB_REMAIN                                                                     0x08bf\n#define mmSDMA1_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC4_PREEMPT                                                                           0x08c0\n#define mmSDMA1_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_DUMMY_REG                                                                         0x08c1\n#define mmSDMA1_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x08c2\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x08c3\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC4_RB_AQL_CNTL                                                                       0x08c4\n#define mmSDMA1_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_MINOR_PTR_UPDATE                                                                  0x08c5\n#define mmSDMA1_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC4_MIDCMD_DATA0                                                                      0x08d0\n#define mmSDMA1_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA1                                                                      0x08d1\n#define mmSDMA1_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA2                                                                      0x08d2\n#define mmSDMA1_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA3                                                                      0x08d3\n#define mmSDMA1_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA4                                                                      0x08d4\n#define mmSDMA1_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA5                                                                      0x08d5\n#define mmSDMA1_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA6                                                                      0x08d6\n#define mmSDMA1_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA7                                                                      0x08d7\n#define mmSDMA1_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA8                                                                      0x08d8\n#define mmSDMA1_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA9                                                                      0x08d9\n#define mmSDMA1_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA10                                                                     0x08da\n#define mmSDMA1_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC4_MIDCMD_CNTL                                                                       0x08db\n#define mmSDMA1_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_RB_CNTL                                                                           0x08e8\n#define mmSDMA1_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_BASE                                                                           0x08e9\n#define mmSDMA1_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_BASE_HI                                                                        0x08ea\n#define mmSDMA1_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_RPTR                                                                           0x08eb\n#define mmSDMA1_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_RPTR_HI                                                                        0x08ec\n#define mmSDMA1_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_WPTR                                                                           0x08ed\n#define mmSDMA1_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_WPTR_HI                                                                        0x08ee\n#define mmSDMA1_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_CNTL                                                                 0x08ef\n#define mmSDMA1_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_HI                                                                   0x08f0\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_LO                                                                   0x08f1\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_IB_CNTL                                                                           0x08f2\n#define mmSDMA1_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_IB_RPTR                                                                           0x08f3\n#define mmSDMA1_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_IB_OFFSET                                                                         0x08f4\n#define mmSDMA1_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_IB_BASE_LO                                                                        0x08f5\n#define mmSDMA1_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_IB_BASE_HI                                                                        0x08f6\n#define mmSDMA1_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_IB_SIZE                                                                           0x08f7\n#define mmSDMA1_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_SKIP_CNTL                                                                         0x08f8\n#define mmSDMA1_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_CONTEXT_STATUS                                                                    0x08f9\n#define mmSDMA1_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC5_DOORBELL                                                                          0x08fa\n#define mmSDMA1_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC5_STATUS                                                                            0x0910\n#define mmSDMA1_RLC5_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC5_DOORBELL_LOG                                                                      0x0911\n#define mmSDMA1_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_WATERMARK                                                                         0x0912\n#define mmSDMA1_RLC5_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_DOORBELL_OFFSET                                                                   0x0913\n#define mmSDMA1_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_CSA_ADDR_LO                                                                       0x0914\n#define mmSDMA1_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_CSA_ADDR_HI                                                                       0x0915\n#define mmSDMA1_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_IB_SUB_REMAIN                                                                     0x0917\n#define mmSDMA1_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC5_PREEMPT                                                                           0x0918\n#define mmSDMA1_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_DUMMY_REG                                                                         0x0919\n#define mmSDMA1_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x091a\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x091b\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC5_RB_AQL_CNTL                                                                       0x091c\n#define mmSDMA1_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_MINOR_PTR_UPDATE                                                                  0x091d\n#define mmSDMA1_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC5_MIDCMD_DATA0                                                                      0x0928\n#define mmSDMA1_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA1                                                                      0x0929\n#define mmSDMA1_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA2                                                                      0x092a\n#define mmSDMA1_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA3                                                                      0x092b\n#define mmSDMA1_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA4                                                                      0x092c\n#define mmSDMA1_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA5                                                                      0x092d\n#define mmSDMA1_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA6                                                                      0x092e\n#define mmSDMA1_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA7                                                                      0x092f\n#define mmSDMA1_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA8                                                                      0x0930\n#define mmSDMA1_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA9                                                                      0x0931\n#define mmSDMA1_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA10                                                                     0x0932\n#define mmSDMA1_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC5_MIDCMD_CNTL                                                                       0x0933\n#define mmSDMA1_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_RB_CNTL                                                                           0x0940\n#define mmSDMA1_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_BASE                                                                           0x0941\n#define mmSDMA1_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_BASE_HI                                                                        0x0942\n#define mmSDMA1_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_RPTR                                                                           0x0943\n#define mmSDMA1_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_RPTR_HI                                                                        0x0944\n#define mmSDMA1_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_WPTR                                                                           0x0945\n#define mmSDMA1_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_WPTR_HI                                                                        0x0946\n#define mmSDMA1_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0947\n#define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_HI                                                                   0x0948\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_LO                                                                   0x0949\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_IB_CNTL                                                                           0x094a\n#define mmSDMA1_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_IB_RPTR                                                                           0x094b\n#define mmSDMA1_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_IB_OFFSET                                                                         0x094c\n#define mmSDMA1_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_IB_BASE_LO                                                                        0x094d\n#define mmSDMA1_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_IB_BASE_HI                                                                        0x094e\n#define mmSDMA1_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_IB_SIZE                                                                           0x094f\n#define mmSDMA1_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_SKIP_CNTL                                                                         0x0950\n#define mmSDMA1_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_CONTEXT_STATUS                                                                    0x0951\n#define mmSDMA1_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC6_DOORBELL                                                                          0x0952\n#define mmSDMA1_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC6_STATUS                                                                            0x0968\n#define mmSDMA1_RLC6_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC6_DOORBELL_LOG                                                                      0x0969\n#define mmSDMA1_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_WATERMARK                                                                         0x096a\n#define mmSDMA1_RLC6_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_DOORBELL_OFFSET                                                                   0x096b\n#define mmSDMA1_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_CSA_ADDR_LO                                                                       0x096c\n#define mmSDMA1_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_CSA_ADDR_HI                                                                       0x096d\n#define mmSDMA1_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_IB_SUB_REMAIN                                                                     0x096f\n#define mmSDMA1_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC6_PREEMPT                                                                           0x0970\n#define mmSDMA1_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_DUMMY_REG                                                                         0x0971\n#define mmSDMA1_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0972\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0973\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC6_RB_AQL_CNTL                                                                       0x0974\n#define mmSDMA1_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_MINOR_PTR_UPDATE                                                                  0x0975\n#define mmSDMA1_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC6_MIDCMD_DATA0                                                                      0x0980\n#define mmSDMA1_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA1                                                                      0x0981\n#define mmSDMA1_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA2                                                                      0x0982\n#define mmSDMA1_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA3                                                                      0x0983\n#define mmSDMA1_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA4                                                                      0x0984\n#define mmSDMA1_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA5                                                                      0x0985\n#define mmSDMA1_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA6                                                                      0x0986\n#define mmSDMA1_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA7                                                                      0x0987\n#define mmSDMA1_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA8                                                                      0x0988\n#define mmSDMA1_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA9                                                                      0x0989\n#define mmSDMA1_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA10                                                                     0x098a\n#define mmSDMA1_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC6_MIDCMD_CNTL                                                                       0x098b\n#define mmSDMA1_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_RB_CNTL                                                                           0x0998\n#define mmSDMA1_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_BASE                                                                           0x0999\n#define mmSDMA1_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_BASE_HI                                                                        0x099a\n#define mmSDMA1_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_RPTR                                                                           0x099b\n#define mmSDMA1_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_RPTR_HI                                                                        0x099c\n#define mmSDMA1_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_WPTR                                                                           0x099d\n#define mmSDMA1_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_WPTR_HI                                                                        0x099e\n#define mmSDMA1_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_CNTL                                                                 0x099f\n#define mmSDMA1_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_HI                                                                   0x09a0\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_LO                                                                   0x09a1\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_IB_CNTL                                                                           0x09a2\n#define mmSDMA1_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_IB_RPTR                                                                           0x09a3\n#define mmSDMA1_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_IB_OFFSET                                                                         0x09a4\n#define mmSDMA1_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_IB_BASE_LO                                                                        0x09a5\n#define mmSDMA1_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_IB_BASE_HI                                                                        0x09a6\n#define mmSDMA1_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_IB_SIZE                                                                           0x09a7\n#define mmSDMA1_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_SKIP_CNTL                                                                         0x09a8\n#define mmSDMA1_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_CONTEXT_STATUS                                                                    0x09a9\n#define mmSDMA1_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC7_DOORBELL                                                                          0x09aa\n#define mmSDMA1_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC7_STATUS                                                                            0x09c0\n#define mmSDMA1_RLC7_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC7_DOORBELL_LOG                                                                      0x09c1\n#define mmSDMA1_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_WATERMARK                                                                         0x09c2\n#define mmSDMA1_RLC7_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_DOORBELL_OFFSET                                                                   0x09c3\n#define mmSDMA1_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_CSA_ADDR_LO                                                                       0x09c4\n#define mmSDMA1_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_CSA_ADDR_HI                                                                       0x09c5\n#define mmSDMA1_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_IB_SUB_REMAIN                                                                     0x09c7\n#define mmSDMA1_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC7_PREEMPT                                                                           0x09c8\n#define mmSDMA1_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_DUMMY_REG                                                                         0x09c9\n#define mmSDMA1_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x09ca\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x09cb\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC7_RB_AQL_CNTL                                                                       0x09cc\n#define mmSDMA1_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_MINOR_PTR_UPDATE                                                                  0x09cd\n#define mmSDMA1_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC7_MIDCMD_DATA0                                                                      0x09d8\n#define mmSDMA1_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA1                                                                      0x09d9\n#define mmSDMA1_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA2                                                                      0x09da\n#define mmSDMA1_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA3                                                                      0x09db\n#define mmSDMA1_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA4                                                                      0x09dc\n#define mmSDMA1_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA5                                                                      0x09dd\n#define mmSDMA1_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA6                                                                      0x09de\n#define mmSDMA1_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA7                                                                      0x09df\n#define mmSDMA1_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA8                                                                      0x09e0\n#define mmSDMA1_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA9                                                                      0x09e1\n#define mmSDMA1_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA10                                                                     0x09e2\n#define mmSDMA1_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define mmSDMA1_RLC7_MIDCMD_CNTL                                                                       0x09e3\n#define mmSDMA1_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define mmGRBM_CNTL                                                                                    0x0da0\n#define mmGRBM_CNTL_BASE_IDX                                                                           0\n#define mmGRBM_SKEW_CNTL                                                                               0x0da1\n#define mmGRBM_SKEW_CNTL_BASE_IDX                                                                      0\n#define mmGRBM_STATUS2                                                                                 0x0da2\n#define mmGRBM_STATUS2_BASE_IDX                                                                        0\n#define mmGRBM_PWR_CNTL                                                                                0x0da3\n#define mmGRBM_PWR_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_STATUS                                                                                  0x0da4\n#define mmGRBM_STATUS_BASE_IDX                                                                         0\n#define mmGRBM_STATUS_SE0                                                                              0x0da5\n#define mmGRBM_STATUS_SE0_BASE_IDX                                                                     0\n#define mmGRBM_STATUS_SE1                                                                              0x0da6\n#define mmGRBM_STATUS_SE1_BASE_IDX                                                                     0\n#define mmGRBM_STATUS3                                                                                 0x0da7\n#define mmGRBM_STATUS3_BASE_IDX                                                                        0\n#define mmGRBM_SOFT_RESET                                                                              0x0da8\n#define mmGRBM_SOFT_RESET_BASE_IDX                                                                     0\n#define mmGRBM_GFX_CLKEN_CNTL                                                                          0x0dac\n#define mmGRBM_GFX_CLKEN_CNTL_BASE_IDX                                                                 0\n#define mmGRBM_WAIT_IDLE_CLOCKS                                                                        0x0dad\n#define mmGRBM_WAIT_IDLE_CLOCKS_BASE_IDX                                                               0\n#define mmGRBM_STATUS_SE2                                                                              0x0dae\n#define mmGRBM_STATUS_SE2_BASE_IDX                                                                     0\n#define mmGRBM_STATUS_SE3                                                                              0x0daf\n#define mmGRBM_STATUS_SE3_BASE_IDX                                                                     0\n#define mmGRBM_READ_ERROR                                                                              0x0db6\n#define mmGRBM_READ_ERROR_BASE_IDX                                                                     0\n#define mmGRBM_READ_ERROR2                                                                             0x0db7\n#define mmGRBM_READ_ERROR2_BASE_IDX                                                                    0\n#define mmGRBM_INT_CNTL                                                                                0x0db8\n#define mmGRBM_INT_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_TRAP_OP                                                                                 0x0db9\n#define mmGRBM_TRAP_OP_BASE_IDX                                                                        0\n#define mmGRBM_TRAP_ADDR                                                                               0x0dba\n#define mmGRBM_TRAP_ADDR_BASE_IDX                                                                      0\n#define mmGRBM_TRAP_ADDR_MSK                                                                           0x0dbb\n#define mmGRBM_TRAP_ADDR_MSK_BASE_IDX                                                                  0\n#define mmGRBM_TRAP_WD                                                                                 0x0dbc\n#define mmGRBM_TRAP_WD_BASE_IDX                                                                        0\n#define mmGRBM_TRAP_WD_MSK                                                                             0x0dbd\n#define mmGRBM_TRAP_WD_MSK_BASE_IDX                                                                    0\n#define mmGRBM_DSM_BYPASS                                                                              0x0dbe\n#define mmGRBM_DSM_BYPASS_BASE_IDX                                                                     0\n#define mmGRBM_WRITE_ERROR                                                                             0x0dbf\n#define mmGRBM_WRITE_ERROR_BASE_IDX                                                                    0\n#define mmGRBM_CHIP_REVISION                                                                           0x0dc1\n#define mmGRBM_CHIP_REVISION_BASE_IDX                                                                  0\n#define mmGRBM_GFX_CNTL                                                                                0x0dc2\n#define mmGRBM_GFX_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_IH_CREDIT                                                                               0x0dc4\n#define mmGRBM_IH_CREDIT_BASE_IDX                                                                      0\n#define mmGRBM_PWR_CNTL2                                                                               0x0dc5\n#define mmGRBM_PWR_CNTL2_BASE_IDX                                                                      0\n#define mmGRBM_UTCL2_INVAL_RANGE_START                                                                 0x0dc6\n#define mmGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX                                                        0\n#define mmGRBM_UTCL2_INVAL_RANGE_END                                                                   0x0dc7\n#define mmGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX                                                          0\n#define mmGRBM_FENCE_RANGE0                                                                            0x0dca\n#define mmGRBM_FENCE_RANGE0_BASE_IDX                                                                   0\n#define mmGRBM_FENCE_RANGE1                                                                            0x0dcb\n#define mmGRBM_FENCE_RANGE1_BASE_IDX                                                                   0\n#define mmGRBM_NOWHERE                                                                                 0x0ddf\n#define mmGRBM_NOWHERE_BASE_IDX                                                                        0\n#define mmGRBM_SCRATCH_REG0                                                                            0x0de0\n#define mmGRBM_SCRATCH_REG0_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG1                                                                            0x0de1\n#define mmGRBM_SCRATCH_REG1_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG2                                                                            0x0de2\n#define mmGRBM_SCRATCH_REG2_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG3                                                                            0x0de3\n#define mmGRBM_SCRATCH_REG3_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG4                                                                            0x0de4\n#define mmGRBM_SCRATCH_REG4_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG5                                                                            0x0de5\n#define mmGRBM_SCRATCH_REG5_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG6                                                                            0x0de6\n#define mmGRBM_SCRATCH_REG6_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG7                                                                            0x0de7\n#define mmGRBM_SCRATCH_REG7_BASE_IDX                                                                   0\n#define mmVIOLATION_DATA_ASYNC_VF_PROG                                                                 0x0df1\n#define mmVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX                                                        0\n\n\n\n\n#define mmCP_CPC_STATUS                                                                                0x0e24\n#define mmCP_CPC_STATUS_BASE_IDX                                                                       0\n#define mmCP_CPC_BUSY_STAT                                                                             0x0e25\n#define mmCP_CPC_BUSY_STAT_BASE_IDX                                                                    0\n#define mmCP_CPC_STALLED_STAT1                                                                         0x0e26\n#define mmCP_CPC_STALLED_STAT1_BASE_IDX                                                                0\n#define mmCP_CPF_STATUS                                                                                0x0e27\n#define mmCP_CPF_STATUS_BASE_IDX                                                                       0\n#define mmCP_CPF_BUSY_STAT                                                                             0x0e28\n#define mmCP_CPF_BUSY_STAT_BASE_IDX                                                                    0\n#define mmCP_CPF_STALLED_STAT1                                                                         0x0e29\n#define mmCP_CPF_STALLED_STAT1_BASE_IDX                                                                0\n#define mmCP_CPC_BUSY_STAT2                                                                            0x0e2a\n#define mmCP_CPC_BUSY_STAT2_BASE_IDX                                                                   0\n#define mmCP_CPC_GRBM_FREE_COUNT                                                                       0x0e2b\n#define mmCP_CPC_GRBM_FREE_COUNT_BASE_IDX                                                              0\n#define mmCP_CPC_PRIV_VIOLATION_ADDR                                                                   0x0e2c\n#define mmCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX                                                          0\n#define mmCP_MEC_ME1_HEADER_DUMP                                                                       0x0e2e\n#define mmCP_MEC_ME1_HEADER_DUMP_BASE_IDX                                                              0\n#define mmCP_MEC_ME2_HEADER_DUMP                                                                       0x0e2f\n#define mmCP_MEC_ME2_HEADER_DUMP_BASE_IDX                                                              0\n#define mmCP_CPC_SCRATCH_INDEX                                                                         0x0e30\n#define mmCP_CPC_SCRATCH_INDEX_BASE_IDX                                                                0\n#define mmCP_CPC_SCRATCH_DATA                                                                          0x0e31\n#define mmCP_CPC_SCRATCH_DATA_BASE_IDX                                                                 0\n#define mmCP_CPF_GRBM_FREE_COUNT                                                                       0x0e32\n#define mmCP_CPF_GRBM_FREE_COUNT_BASE_IDX                                                              0\n#define mmCP_CPF_BUSY_STAT2                                                                            0x0e33\n#define mmCP_CPF_BUSY_STAT2_BASE_IDX                                                                   0\n#define mmCONFIG_RESERVED_REG0                                                                         0x0e34\n#define mmCONFIG_RESERVED_REG0_BASE_IDX                                                                0\n#define mmCONFIG_RESERVED_REG1                                                                         0x0e35\n#define mmCONFIG_RESERVED_REG1_BASE_IDX                                                                0\n#define mmCP_CPC_HALT_HYST_COUNT                                                                       0x0e47\n#define mmCP_CPC_HALT_HYST_COUNT_BASE_IDX                                                              0\n#define mmCP_CE_COMPARE_COUNT                                                                          0x0e60\n#define mmCP_CE_COMPARE_COUNT_BASE_IDX                                                                 0\n#define mmCP_CE_DE_COUNT                                                                               0x0e61\n#define mmCP_CE_DE_COUNT_BASE_IDX                                                                      0\n#define mmCP_DE_CE_COUNT                                                                               0x0e62\n#define mmCP_DE_CE_COUNT_BASE_IDX                                                                      0\n#define mmCP_DE_LAST_INVAL_COUNT                                                                       0x0e63\n#define mmCP_DE_LAST_INVAL_COUNT_BASE_IDX                                                              0\n#define mmCP_DE_DE_COUNT                                                                               0x0e64\n#define mmCP_DE_DE_COUNT_BASE_IDX                                                                      0\n#define mmCP_STALLED_STAT3                                                                             0x0f3c\n#define mmCP_STALLED_STAT3_BASE_IDX                                                                    0\n#define mmCP_STALLED_STAT1                                                                             0x0f3d\n#define mmCP_STALLED_STAT1_BASE_IDX                                                                    0\n#define mmCP_STALLED_STAT2                                                                             0x0f3e\n#define mmCP_STALLED_STAT2_BASE_IDX                                                                    0\n#define mmCP_BUSY_STAT                                                                                 0x0f3f\n#define mmCP_BUSY_STAT_BASE_IDX                                                                        0\n#define mmCP_STAT                                                                                      0x0f40\n#define mmCP_STAT_BASE_IDX                                                                             0\n#define mmCP_ME_HEADER_DUMP                                                                            0x0f41\n#define mmCP_ME_HEADER_DUMP_BASE_IDX                                                                   0\n#define mmCP_PFP_HEADER_DUMP                                                                           0x0f42\n#define mmCP_PFP_HEADER_DUMP_BASE_IDX                                                                  0\n#define mmCP_GRBM_FREE_COUNT                                                                           0x0f43\n#define mmCP_GRBM_FREE_COUNT_BASE_IDX                                                                  0\n#define mmCP_CE_HEADER_DUMP                                                                            0x0f44\n#define mmCP_CE_HEADER_DUMP_BASE_IDX                                                                   0\n#define mmCP_PFP_INSTR_PNTR                                                                            0x0f45\n#define mmCP_PFP_INSTR_PNTR_BASE_IDX                                                                   0\n#define mmCP_ME_INSTR_PNTR                                                                             0x0f46\n#define mmCP_ME_INSTR_PNTR_BASE_IDX                                                                    0\n#define mmCP_CE_INSTR_PNTR                                                                             0x0f47\n#define mmCP_CE_INSTR_PNTR_BASE_IDX                                                                    0\n#define mmCP_MEC1_INSTR_PNTR                                                                           0x0f48\n#define mmCP_MEC1_INSTR_PNTR_BASE_IDX                                                                  0\n#define mmCP_MEC2_INSTR_PNTR                                                                           0x0f49\n#define mmCP_MEC2_INSTR_PNTR_BASE_IDX                                                                  0\n#define mmCP_CSF_STAT                                                                                  0x0f54\n#define mmCP_CSF_STAT_BASE_IDX                                                                         0\n#define mmCP_MEC_CNTL                                                                                  0x0f55\n#define mmCP_MEC_CNTL_BASE_IDX                                                                         0\n#define mmCP_ME_CNTL                                                                                   0x0f56\n#define mmCP_ME_CNTL_BASE_IDX                                                                          0\n#define mmCP_CNTX_STAT                                                                                 0x0f58\n#define mmCP_CNTX_STAT_BASE_IDX                                                                        0\n#define mmCP_ME_PREEMPTION                                                                             0x0f59\n#define mmCP_ME_PREEMPTION_BASE_IDX                                                                    0\n#define mmCP_ROQ_THRESHOLDS                                                                            0x0f5c\n#define mmCP_ROQ_THRESHOLDS_BASE_IDX                                                                   0\n#define mmCP_MEQ_STQ_THRESHOLD                                                                         0x0f5d\n#define mmCP_MEQ_STQ_THRESHOLD_BASE_IDX                                                                0\n#define mmCP_RB2_RPTR                                                                                  0x0f5e\n#define mmCP_RB2_RPTR_BASE_IDX                                                                         0\n#define mmCP_RB1_RPTR                                                                                  0x0f5f\n#define mmCP_RB1_RPTR_BASE_IDX                                                                         0\n#define mmCP_RB0_RPTR                                                                                  0x0f60\n#define mmCP_RB0_RPTR_BASE_IDX                                                                         0\n#define mmCP_RB_RPTR                                                                                   0x0f60\n#define mmCP_RB_RPTR_BASE_IDX                                                                          0\n#define mmCP_RB_WPTR_DELAY                                                                             0x0f61\n#define mmCP_RB_WPTR_DELAY_BASE_IDX                                                                    0\n#define mmCP_RB_WPTR_POLL_CNTL                                                                         0x0f62\n#define mmCP_RB_WPTR_POLL_CNTL_BASE_IDX                                                                0\n#define mmCP_ROQ1_THRESHOLDS                                                                           0x0f75\n#define mmCP_ROQ1_THRESHOLDS_BASE_IDX                                                                  0\n#define mmCP_ROQ2_THRESHOLDS                                                                           0x0f76\n#define mmCP_ROQ2_THRESHOLDS_BASE_IDX                                                                  0\n#define mmCP_STQ_THRESHOLDS                                                                            0x0f77\n#define mmCP_STQ_THRESHOLDS_BASE_IDX                                                                   0\n#define mmCP_QUEUE_THRESHOLDS                                                                          0x0f78\n#define mmCP_QUEUE_THRESHOLDS_BASE_IDX                                                                 0\n#define mmCP_MEQ_THRESHOLDS                                                                            0x0f79\n#define mmCP_MEQ_THRESHOLDS_BASE_IDX                                                                   0\n#define mmCP_ROQ_AVAIL                                                                                 0x0f7a\n#define mmCP_ROQ_AVAIL_BASE_IDX                                                                        0\n#define mmCP_STQ_AVAIL                                                                                 0x0f7b\n#define mmCP_STQ_AVAIL_BASE_IDX                                                                        0\n#define mmCP_ROQ2_AVAIL                                                                                0x0f7c\n#define mmCP_ROQ2_AVAIL_BASE_IDX                                                                       0\n#define mmCP_MEQ_AVAIL                                                                                 0x0f7d\n#define mmCP_MEQ_AVAIL_BASE_IDX                                                                        0\n#define mmCP_CMD_INDEX                                                                                 0x0f7e\n#define mmCP_CMD_INDEX_BASE_IDX                                                                        0\n#define mmCP_CMD_DATA                                                                                  0x0f7f\n#define mmCP_CMD_DATA_BASE_IDX                                                                         0\n#define mmCP_ROQ_RB_STAT                                                                               0x0f80\n#define mmCP_ROQ_RB_STAT_BASE_IDX                                                                      0\n#define mmCP_ROQ_IB1_STAT                                                                              0x0f81\n#define mmCP_ROQ_IB1_STAT_BASE_IDX                                                                     0\n#define mmCP_ROQ_IB2_STAT                                                                              0x0f82\n#define mmCP_ROQ_IB2_STAT_BASE_IDX                                                                     0\n#define mmCP_STQ_STAT                                                                                  0x0f83\n#define mmCP_STQ_STAT_BASE_IDX                                                                         0\n#define mmCP_STQ_WR_STAT                                                                               0x0f84\n#define mmCP_STQ_WR_STAT_BASE_IDX                                                                      0\n#define mmCP_MEQ_STAT                                                                                  0x0f85\n#define mmCP_MEQ_STAT_BASE_IDX                                                                         0\n#define mmCP_CEQ1_AVAIL                                                                                0x0f86\n#define mmCP_CEQ1_AVAIL_BASE_IDX                                                                       0\n#define mmCP_CEQ2_AVAIL                                                                                0x0f87\n#define mmCP_CEQ2_AVAIL_BASE_IDX                                                                       0\n#define mmCP_CE_ROQ_RB_STAT                                                                            0x0f88\n#define mmCP_CE_ROQ_RB_STAT_BASE_IDX                                                                   0\n#define mmCP_CE_ROQ_IB1_STAT                                                                           0x0f89\n#define mmCP_CE_ROQ_IB1_STAT_BASE_IDX                                                                  0\n#define mmCP_CE_ROQ_IB2_STAT                                                                           0x0f8a\n#define mmCP_CE_ROQ_IB2_STAT_BASE_IDX                                                                  0\n#define mmCP_CE_ROQ_DB_STAT                                                                            0x0f8b\n#define mmCP_CE_ROQ_DB_STAT_BASE_IDX                                                                   0\n#define mmCP_ROQ3_THRESHOLDS                                                                           0x0f8c\n#define mmCP_ROQ3_THRESHOLDS_BASE_IDX                                                                  0\n#define mmCP_ROQ_DB_STAT                                                                               0x0f8d\n#define mmCP_ROQ_DB_STAT_BASE_IDX                                                                      0\n#define mmCP_PRIV_VIOLATION_ADDR                                                                       0x0f9a\n#define mmCP_PRIV_VIOLATION_ADDR_BASE_IDX                                                              0\n\n\n\n\n#define mmVGT_CACHE_INVALIDATION                                                                       0x0fc0\n#define mmVGT_CACHE_INVALIDATION_BASE_IDX                                                              0\n#define mmVGT_ESGS_RING_SIZE                                                                           0x0fc1\n#define mmVGT_ESGS_RING_SIZE_BASE_IDX                                                                  0\n#define mmVGT_GSVS_RING_SIZE                                                                           0x0fc2\n#define mmVGT_GSVS_RING_SIZE_BASE_IDX                                                                  0\n#define mmVGT_TF_RING_SIZE                                                                             0x0fc3\n#define mmVGT_TF_RING_SIZE_BASE_IDX                                                                    0\n#define mmVGT_HS_OFFCHIP_PARAM                                                                         0x0fc4\n#define mmVGT_HS_OFFCHIP_PARAM_BASE_IDX                                                                0\n#define mmVGT_TF_MEMORY_BASE                                                                           0x0fc5\n#define mmVGT_TF_MEMORY_BASE_BASE_IDX                                                                  0\n#define mmVGT_TF_MEMORY_BASE_HI                                                                        0x0fc6\n#define mmVGT_TF_MEMORY_BASE_HI_BASE_IDX                                                               0\n#define mmVGT_VTX_VECT_EJECT_REG                                                                       0x0fcc\n#define mmVGT_VTX_VECT_EJECT_REG_BASE_IDX                                                              0\n#define mmVGT_DMA_DATA_FIFO_DEPTH                                                                      0x0fcd\n#define mmVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX                                                             0\n#define mmVGT_DMA_REQ_FIFO_DEPTH                                                                       0x0fce\n#define mmVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX                                                              0\n#define mmVGT_DRAW_INIT_FIFO_DEPTH                                                                     0x0fcf\n#define mmVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX                                                            0\n#define mmVGT_LAST_COPY_STATE                                                                          0x0fd0\n#define mmVGT_LAST_COPY_STATE_BASE_IDX                                                                 0\n#define mmVGT_FIFO_DEPTHS                                                                              0x0fd4\n#define mmVGT_FIFO_DEPTHS_BASE_IDX                                                                     0\n#define mmVGT_GS_VERTEX_REUSE                                                                          0x0fd5\n#define mmVGT_GS_VERTEX_REUSE_BASE_IDX                                                                 0\n#define mmVGT_MC_LAT_CNTL                                                                              0x0fd6\n#define mmVGT_MC_LAT_CNTL_BASE_IDX                                                                     0\n#define mmIA_UTCL1_STATUS_2                                                                            0x0fd7\n#define mmIA_UTCL1_STATUS_2_BASE_IDX                                                                   0\n#define mmWD_CNTL_STATUS                                                                               0x0fdf\n#define mmWD_CNTL_STATUS_BASE_IDX                                                                      0\n#define mmCC_GC_PRIM_CONFIG                                                                            0x0fe0\n#define mmCC_GC_PRIM_CONFIG_BASE_IDX                                                                   0\n#define mmGC_USER_PRIM_CONFIG                                                                          0x0fe1\n#define mmGC_USER_PRIM_CONFIG_BASE_IDX                                                                 0\n#define mmWD_QOS                                                                                       0x0fe2\n#define mmWD_QOS_BASE_IDX                                                                              0\n#define mmWD_UTCL1_CNTL                                                                                0x0fe3\n#define mmWD_UTCL1_CNTL_BASE_IDX                                                                       0\n#define mmWD_UTCL1_STATUS                                                                              0x0fe4\n#define mmWD_UTCL1_STATUS_BASE_IDX                                                                     0\n#define mmGE_PC_CNTL                                                                                   0x0fe5\n#define mmGE_PC_CNTL_BASE_IDX                                                                          0\n#define mmIA_UTCL1_CNTL                                                                                0x0fe6\n#define mmIA_UTCL1_CNTL_BASE_IDX                                                                       0\n#define mmIA_UTCL1_STATUS                                                                              0x0fe7\n#define mmIA_UTCL1_STATUS_BASE_IDX                                                                     0\n#define mmCC_GC_SA_UNIT_DISABLE                                                                        0x0fe9\n#define mmCC_GC_SA_UNIT_DISABLE_BASE_IDX                                                               0\n#define mmGC_USER_SA_UNIT_DISABLE                                                                      0x0fea\n#define mmGC_USER_SA_UNIT_DISABLE_BASE_IDX                                                             0\n#define mmVGT_SYS_CONFIG                                                                               0x1003\n#define mmVGT_SYS_CONFIG_BASE_IDX                                                                      0\n#define mmGE_PRIV_CONTROL                                                                              0x1004\n#define mmGE_PRIV_CONTROL_BASE_IDX                                                                     0\n#define mmGE_STATUS                                                                                    0x1005\n#define mmGE_STATUS_BASE_IDX                                                                           0\n#define mmVGT_VS_MAX_WAVE_ID                                                                           0x1008\n#define mmVGT_VS_MAX_WAVE_ID_BASE_IDX                                                                  0\n#define mmVGT_GS_MAX_WAVE_ID                                                                           0x1009\n#define mmVGT_GS_MAX_WAVE_ID_BASE_IDX                                                                  0\n#define mmCC_GC_SHADER_ARRAY_CONFIG_GEN1                                                               0x100a\n#define mmCC_GC_SHADER_ARRAY_CONFIG_GEN1_BASE_IDX                                                      0\n#define mmCC_GC_SHADER_ARRAY_CONFIG_GEN0                                                               0x100b\n#define mmCC_GC_SHADER_ARRAY_CONFIG_GEN0_BASE_IDX                                                      0\n#define mmGFX_PIPE_CONTROL                                                                             0x100d\n#define mmGFX_PIPE_CONTROL_BASE_IDX                                                                    0\n#define mmCC_GC_SHADER_ARRAY_CONFIG                                                                    0x100f\n#define mmCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX                                                           0\n#define mmGC_USER_SHADER_ARRAY_CONFIG                                                                  0x1010\n#define mmGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX                                                         0\n#define mmVGT_DMA_PRIMITIVE_TYPE                                                                       0x1011\n#define mmVGT_DMA_PRIMITIVE_TYPE_BASE_IDX                                                              0\n#define mmVGT_DMA_CONTROL                                                                              0x1012\n#define mmVGT_DMA_CONTROL_BASE_IDX                                                                     0\n#define mmVGT_DMA_LS_HS_CONFIG                                                                         0x1013\n#define mmVGT_DMA_LS_HS_CONFIG_BASE_IDX                                                                0\n#define mmVGT_STRMOUT_DELAY                                                                            0x1015\n#define mmVGT_STRMOUT_DELAY_BASE_IDX                                                                   0\n#define mmWD_BUF_RESOURCE_1                                                                            0x1016\n#define mmWD_BUF_RESOURCE_1_BASE_IDX                                                                   0\n#define mmWD_BUF_RESOURCE_2                                                                            0x1017\n#define mmWD_BUF_RESOURCE_2_BASE_IDX                                                                   0\n#define mmPA_CL_CNTL_STATUS                                                                            0x1024\n#define mmPA_CL_CNTL_STATUS_BASE_IDX                                                                   0\n#define mmPA_CL_ENHANCE                                                                                0x1025\n#define mmPA_CL_ENHANCE_BASE_IDX                                                                       0\n#define mmPA_SU_CNTL_STATUS                                                                            0x1034\n#define mmPA_SU_CNTL_STATUS_BASE_IDX                                                                   0\n#define mmPA_SC_FIFO_DEPTH_CNTL                                                                        0x1035\n#define mmPA_SC_FIFO_DEPTH_CNTL_BASE_IDX                                                               0\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK                                                                0x1060\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                       0\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK                                                               0x1061\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                      0\n#define mmPA_SC_TRAP_SCREEN_HV_LOCK                                                                    0x1062\n#define mmPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                           0\n#define mmPA_SC_FORCE_EOV_MAX_CNTS                                                                     0x1069\n#define mmPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX                                                            0\n#define mmPA_SC_BINNER_EVENT_CNTL_0                                                                    0x106c\n#define mmPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX                                                           0\n#define mmPA_SC_BINNER_EVENT_CNTL_1                                                                    0x106d\n#define mmPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX                                                           0\n#define mmPA_SC_BINNER_EVENT_CNTL_2                                                                    0x106e\n#define mmPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX                                                           0\n#define mmPA_SC_BINNER_EVENT_CNTL_3                                                                    0x106f\n#define mmPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX                                                           0\n#define mmPA_SC_BINNER_TIMEOUT_COUNTER                                                                 0x1070\n#define mmPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX                                                        0\n#define mmPA_SC_BINNER_PERF_CNTL_0                                                                     0x1071\n#define mmPA_SC_BINNER_PERF_CNTL_0_BASE_IDX                                                            0\n#define mmPA_SC_BINNER_PERF_CNTL_1                                                                     0x1072\n#define mmPA_SC_BINNER_PERF_CNTL_1_BASE_IDX                                                            0\n#define mmPA_SC_BINNER_PERF_CNTL_2                                                                     0x1073\n#define mmPA_SC_BINNER_PERF_CNTL_2_BASE_IDX                                                            0\n#define mmPA_SC_BINNER_PERF_CNTL_3                                                                     0x1074\n#define mmPA_SC_BINNER_PERF_CNTL_3_BASE_IDX                                                            0\n#define mmPA_SC_ENHANCE_2                                                                              0x107c\n#define mmPA_SC_ENHANCE_2_BASE_IDX                                                                     0\n#define mmPA_SC_ENHANCE_INTERNAL                                                                       0x107d\n#define mmPA_SC_ENHANCE_INTERNAL_BASE_IDX                                                              0\n#define mmPA_SC_BINNER_CNTL_OVERRIDE                                                                   0x107e\n#define mmPA_SC_BINNER_CNTL_OVERRIDE_BASE_IDX                                                          0\n#define mmPA_SC_PBB_OVERRIDE_FLAG                                                                      0x107f\n#define mmPA_SC_PBB_OVERRIDE_FLAG_BASE_IDX                                                             0\n#define mmPA_PH_INTERFACE_FIFO_SIZE                                                                    0x1080\n#define mmPA_PH_INTERFACE_FIFO_SIZE_BASE_IDX                                                           0\n#define mmPA_PH_ENHANCE                                                                                0x1081\n#define mmPA_PH_ENHANCE_BASE_IDX                                                                       0\n#define mmPA_SC_BC_WAVE_BREAK                                                                          0x1084\n#define mmPA_SC_BC_WAVE_BREAK_BASE_IDX                                                                 0\n#define mmPA_SC_ENHANCE_3                                                                              0x1085\n#define mmPA_SC_ENHANCE_3_BASE_IDX                                                                     0\n#define mmPA_SC_FIFO_SIZE                                                                              0x1093\n#define mmPA_SC_FIFO_SIZE_BASE_IDX                                                                     0\n#define mmPA_SC_IF_FIFO_SIZE                                                                           0x1095\n#define mmPA_SC_IF_FIFO_SIZE_BASE_IDX                                                                  0\n#define mmPA_SC_PKR_WAVE_TABLE_CNTL                                                                    0x1098\n#define mmPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX                                                           0\n#define mmPA_SIDEBAND_REQUEST_DELAYS                                                                   0x109b\n#define mmPA_SIDEBAND_REQUEST_DELAYS_BASE_IDX                                                          0\n#define mmPA_SC_ENHANCE                                                                                0x109c\n#define mmPA_SC_ENHANCE_BASE_IDX                                                                       0\n#define mmPA_SC_ENHANCE_1                                                                              0x109d\n#define mmPA_SC_ENHANCE_1_BASE_IDX                                                                     0\n#define mmPA_SC_DSM_CNTL                                                                               0x109e\n#define mmPA_SC_DSM_CNTL_BASE_IDX                                                                      0\n#define mmPA_SC_TILE_STEERING_CREST_OVERRIDE                                                           0x109f\n#define mmPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX                                                  0\n\n\n\n\n#define mmSQ_CONFIG                                                                                    0x10a0\n#define mmSQ_CONFIG_BASE_IDX                                                                           0\n#define mmSQC_CONFIG                                                                                   0x10a1\n#define mmSQC_CONFIG_BASE_IDX                                                                          0\n#define mmLDS_CONFIG                                                                                   0x10a2\n#define mmLDS_CONFIG_BASE_IDX                                                                          0\n#define mmSQ_RANDOM_WAVE_PRI                                                                           0x10a3\n#define mmSQ_RANDOM_WAVE_PRI_BASE_IDX                                                                  0\n#define mmSQG_STATUS                                                                                   0x10a4\n#define mmSQG_STATUS_BASE_IDX                                                                          0\n#define mmSQ_FIFO_SIZES                                                                                0x10a5\n#define mmSQ_FIFO_SIZES_BASE_IDX                                                                       0\n#define mmSQ_DSM_CNTL                                                                                  0x10a6\n#define mmSQ_DSM_CNTL_BASE_IDX                                                                         0\n#define mmSQ_DSM_CNTL2                                                                                 0x10a7\n#define mmSQ_DSM_CNTL2_BASE_IDX                                                                        0\n#define mmSQ_RUNTIME_CONFIG                                                                            0x10a8\n#define mmSQ_RUNTIME_CONFIG_BASE_IDX                                                                   0\n#define mmSH_MEM_BASES                                                                                 0x10aa\n#define mmSH_MEM_BASES_BASE_IDX                                                                        0\n#define mmSP_CONFIG                                                                                    0x10ab\n#define mmSP_CONFIG_BASE_IDX                                                                           0\n#define mmSQ_ARB_CONFIG                                                                                0x10ac\n#define mmSQ_ARB_CONFIG_BASE_IDX                                                                       0\n#define mmSH_MEM_CONFIG                                                                                0x10ad\n#define mmSH_MEM_CONFIG_BASE_IDX                                                                       0\n#define mmSQ_SHADER_TBA_LO                                                                             0x10b2\n#define mmSQ_SHADER_TBA_LO_BASE_IDX                                                                    0\n#define mmSQ_SHADER_TBA_HI                                                                             0x10b3\n#define mmSQ_SHADER_TBA_HI_BASE_IDX                                                                    0\n#define mmSQ_SHADER_TMA_LO                                                                             0x10b4\n#define mmSQ_SHADER_TMA_LO_BASE_IDX                                                                    0\n#define mmSQ_SHADER_TMA_HI                                                                             0x10b5\n#define mmSQ_SHADER_TMA_HI_BASE_IDX                                                                    0\n#define mmSQG_UTCL0_CNTL1                                                                              0x10b7\n#define mmSQG_UTCL0_CNTL1_BASE_IDX                                                                     0\n#define mmSQG_UTCL0_CNTL2                                                                              0x10b8\n#define mmSQG_UTCL0_CNTL2_BASE_IDX                                                                     0\n#define mmSQG_UTCL0_STATUS                                                                             0x10b9\n#define mmSQG_UTCL0_STATUS_BASE_IDX                                                                    0\n#define mmSQG_CONFIG                                                                                   0x10ba\n#define mmSQG_CONFIG_BASE_IDX                                                                          0\n#define mmCC_GC_SHADER_RATE_CONFIG                                                                     0x10bc\n#define mmCC_GC_SHADER_RATE_CONFIG_BASE_IDX                                                            0\n#define mmGC_USER_SHADER_RATE_CONFIG                                                                   0x10bd\n#define mmGC_USER_SHADER_RATE_CONFIG_BASE_IDX                                                          0\n#define mmSQ_INTERRUPT_AUTO_MASK                                                                       0x10be\n#define mmSQ_INTERRUPT_AUTO_MASK_BASE_IDX                                                              0\n#define mmSQ_INTERRUPT_MSG_CTRL                                                                        0x10bf\n#define mmSQ_INTERRUPT_MSG_CTRL_BASE_IDX                                                               0\n#define mmSQ_WATCH0_ADDR_H                                                                             0x10d0\n#define mmSQ_WATCH0_ADDR_H_BASE_IDX                                                                    0\n#define mmSQ_WATCH0_ADDR_L                                                                             0x10d1\n#define mmSQ_WATCH0_ADDR_L_BASE_IDX                                                                    0\n#define mmSQ_WATCH0_CNTL                                                                               0x10d2\n#define mmSQ_WATCH0_CNTL_BASE_IDX                                                                      0\n#define mmSQ_WATCH1_ADDR_H                                                                             0x10d3\n#define mmSQ_WATCH1_ADDR_H_BASE_IDX                                                                    0\n#define mmSQ_WATCH1_ADDR_L                                                                             0x10d4\n#define mmSQ_WATCH1_ADDR_L_BASE_IDX                                                                    0\n#define mmSQ_WATCH1_CNTL                                                                               0x10d5\n#define mmSQ_WATCH1_CNTL_BASE_IDX                                                                      0\n#define mmSQ_WATCH2_ADDR_H                                                                             0x10d6\n#define mmSQ_WATCH2_ADDR_H_BASE_IDX                                                                    0\n#define mmSQ_WATCH2_ADDR_L                                                                             0x10d7\n#define mmSQ_WATCH2_ADDR_L_BASE_IDX                                                                    0\n#define mmSQ_WATCH2_CNTL                                                                               0x10d8\n#define mmSQ_WATCH2_CNTL_BASE_IDX                                                                      0\n#define mmSQ_WATCH3_ADDR_H                                                                             0x10d9\n#define mmSQ_WATCH3_ADDR_H_BASE_IDX                                                                    0\n#define mmSQ_WATCH3_ADDR_L                                                                             0x10da\n#define mmSQ_WATCH3_ADDR_L_BASE_IDX                                                                    0\n#define mmSQ_WATCH3_CNTL                                                                               0x10db\n#define mmSQ_WATCH3_CNTL_BASE_IDX                                                                      0\n#define mmSQ_THREAD_TRACE_BUF0_BASE                                                                    0x10e0\n#define mmSQ_THREAD_TRACE_BUF0_BASE_BASE_IDX                                                           0\n#define mmSQ_THREAD_TRACE_BUF0_SIZE                                                                    0x10e1\n#define mmSQ_THREAD_TRACE_BUF0_SIZE_BASE_IDX                                                           0\n#define mmSQ_THREAD_TRACE_BUF1_BASE                                                                    0x10e2\n#define mmSQ_THREAD_TRACE_BUF1_BASE_BASE_IDX                                                           0\n#define mmSQ_THREAD_TRACE_BUF1_SIZE                                                                    0x10e3\n#define mmSQ_THREAD_TRACE_BUF1_SIZE_BASE_IDX                                                           0\n#define mmSQ_THREAD_TRACE_WPTR                                                                         0x10e4\n#define mmSQ_THREAD_TRACE_WPTR_BASE_IDX                                                                0\n#define mmSQ_THREAD_TRACE_MASK                                                                         0x10e5\n#define mmSQ_THREAD_TRACE_MASK_BASE_IDX                                                                0\n#define mmSQ_THREAD_TRACE_TOKEN_MASK                                                                   0x10e6\n#define mmSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX                                                          0\n#define mmSQ_THREAD_TRACE_CTRL                                                                         0x10e7\n#define mmSQ_THREAD_TRACE_CTRL_BASE_IDX                                                                0\n#define mmSQ_THREAD_TRACE_STATUS                                                                       0x10e8\n#define mmSQ_THREAD_TRACE_STATUS_BASE_IDX                                                              0\n#define mmSQ_THREAD_TRACE_DROPPED_CNTR                                                                 0x10e9\n#define mmSQ_THREAD_TRACE_DROPPED_CNTR_BASE_IDX                                                        0\n#define mmSQ_THREAD_TRACE_GFX_DRAW_CNTR                                                                0x10eb\n#define mmSQ_THREAD_TRACE_GFX_DRAW_CNTR_BASE_IDX                                                       0\n#define mmSQ_THREAD_TRACE_GFX_MARKER_CNTR                                                              0x10ec\n#define mmSQ_THREAD_TRACE_GFX_MARKER_CNTR_BASE_IDX                                                     0\n#define mmSQ_THREAD_TRACE_HP3D_DRAW_CNTR                                                               0x10ed\n#define mmSQ_THREAD_TRACE_HP3D_DRAW_CNTR_BASE_IDX                                                      0\n#define mmSQ_THREAD_TRACE_HP3D_MARKER_CNTR                                                             0x10ee\n#define mmSQ_THREAD_TRACE_HP3D_MARKER_CNTR_BASE_IDX                                                    0\n#define mmSQ_THREAD_TRACE_STATUS2                                                                      0x10ef\n#define mmSQ_THREAD_TRACE_STATUS2_BASE_IDX                                                             0\n#define mmSQ_IND_INDEX                                                                                 0x1118\n#define mmSQ_IND_INDEX_BASE_IDX                                                                        0\n#define mmSQ_IND_DATA                                                                                  0x1119\n#define mmSQ_IND_DATA_BASE_IDX                                                                         0\n#define mmSQ_CMD                                                                                       0x111b\n#define mmSQ_CMD_BASE_IDX                                                                              0\n#define mmSQ_TIME_HI                                                                                   0x111c\n#define mmSQ_TIME_HI_BASE_IDX                                                                          0\n#define mmSQ_TIME_LO                                                                                   0x111d\n#define mmSQ_TIME_LO_BASE_IDX                                                                          0\n#define mmSQ_LB_CTR_CTRL                                                                               0x1138\n#define mmSQ_LB_CTR_CTRL_BASE_IDX                                                                      0\n#define mmSQ_LB_DATA0                                                                                  0x1139\n#define mmSQ_LB_DATA0_BASE_IDX                                                                         0\n#define mmSQ_LB_DATA1                                                                                  0x113a\n#define mmSQ_LB_DATA1_BASE_IDX                                                                         0\n#define mmSQ_LB_DATA2                                                                                  0x113b\n#define mmSQ_LB_DATA2_BASE_IDX                                                                         0\n#define mmSQ_LB_DATA3                                                                                  0x113c\n#define mmSQ_LB_DATA3_BASE_IDX                                                                         0\n#define mmSQ_LB_CTR_SEL0                                                                               0x113d\n#define mmSQ_LB_CTR_SEL0_BASE_IDX                                                                      0\n#define mmSQ_LB_CTR_SEL1                                                                               0x113e\n#define mmSQ_LB_CTR_SEL1_BASE_IDX                                                                      0\n#define mmSQ_EDC_CNT                                                                                   0x1146\n#define mmSQ_EDC_CNT_BASE_IDX                                                                          0\n#define mmSQ_EDC_FUE_CNTL                                                                              0x1147\n#define mmSQ_EDC_FUE_CNTL_BASE_IDX                                                                     0\n#define mmSQ_WREXEC_EXEC_HI                                                                            0x1151\n#define mmSQ_WREXEC_EXEC_HI_BASE_IDX                                                                   0\n#define mmSQ_WREXEC_EXEC_LO                                                                            0x1151\n#define mmSQ_WREXEC_EXEC_LO_BASE_IDX                                                                   0\n#define mmSQC_ICACHE_UTCL0_CNTL1                                                                       0x1173\n#define mmSQC_ICACHE_UTCL0_CNTL1_BASE_IDX                                                              0\n#define mmSQC_ICACHE_UTCL0_CNTL2                                                                       0x1174\n#define mmSQC_ICACHE_UTCL0_CNTL2_BASE_IDX                                                              0\n#define mmSQC_DCACHE_UTCL0_CNTL1                                                                       0x1175\n#define mmSQC_DCACHE_UTCL0_CNTL1_BASE_IDX                                                              0\n#define mmSQC_DCACHE_UTCL0_CNTL2                                                                       0x1176\n#define mmSQC_DCACHE_UTCL0_CNTL2_BASE_IDX                                                              0\n#define mmSQC_ICACHE_UTCL0_STATUS                                                                      0x1177\n#define mmSQC_ICACHE_UTCL0_STATUS_BASE_IDX                                                             0\n#define mmSQC_DCACHE_UTCL0_STATUS                                                                      0x1178\n#define mmSQC_DCACHE_UTCL0_STATUS_BASE_IDX                                                             0\n\n\n\n\n#define mmSX_DEBUG_1                                                                                   0x11b8\n#define mmSX_DEBUG_1_BASE_IDX                                                                          0\n#define mmSPI_PS_MAX_WAVE_ID                                                                           0x11da\n#define mmSPI_PS_MAX_WAVE_ID_BASE_IDX                                                                  0\n#define mmSPI_START_PHASE                                                                              0x11db\n#define mmSPI_START_PHASE_BASE_IDX                                                                     0\n#define mmSPI_GFX_CNTL                                                                                 0x11dc\n#define mmSPI_GFX_CNTL_BASE_IDX                                                                        0\n#define mmSPI_DSM_CNTL                                                                                 0x11e3\n#define mmSPI_DSM_CNTL_BASE_IDX                                                                        0\n#define mmSPI_DSM_CNTL2                                                                                0x11e4\n#define mmSPI_DSM_CNTL2_BASE_IDX                                                                       0\n#define mmSPI_EDC_CNT                                                                                  0x11e5\n#define mmSPI_EDC_CNT_BASE_IDX                                                                         0\n#define mmSPI_USER_ACCUM_VMID_CNTL                                                                     0x11eb\n#define mmSPI_USER_ACCUM_VMID_CNTL_BASE_IDX                                                            0\n#define mmSPI_CONFIG_CNTL                                                                              0x11ec\n#define mmSPI_CONFIG_CNTL_BASE_IDX                                                                     0\n#define mmSPI_WAVE_LIMIT_CNTL                                                                          0x11ed\n#define mmSPI_WAVE_LIMIT_CNTL_BASE_IDX                                                                 0\n#define mmSPI_CONFIG_CNTL_2                                                                            0x11ee\n#define mmSPI_CONFIG_CNTL_2_BASE_IDX                                                                   0\n#define mmSPI_CONFIG_CNTL_1                                                                            0x11ef\n#define mmSPI_CONFIG_CNTL_1_BASE_IDX                                                                   0\n#define mmSPI_CONFIG_PS_CU_EN                                                                          0x11f2\n#define mmSPI_CONFIG_PS_CU_EN_BASE_IDX                                                                 0\n#define mmSPI_WF_LIFETIME_CNTL                                                                         0x124a\n#define mmSPI_WF_LIFETIME_CNTL_BASE_IDX                                                                0\n#define mmSPI_WF_LIFETIME_LIMIT_0                                                                      0x124b\n#define mmSPI_WF_LIFETIME_LIMIT_0_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_LIMIT_1                                                                      0x124c\n#define mmSPI_WF_LIFETIME_LIMIT_1_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_LIMIT_2                                                                      0x124d\n#define mmSPI_WF_LIFETIME_LIMIT_2_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_LIMIT_3                                                                      0x124e\n#define mmSPI_WF_LIFETIME_LIMIT_3_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_LIMIT_4                                                                      0x124f\n#define mmSPI_WF_LIFETIME_LIMIT_4_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_LIMIT_5                                                                      0x1250\n#define mmSPI_WF_LIFETIME_LIMIT_5_BASE_IDX                                                             0\n#define mmSPI_WF_LIFETIME_STATUS_0                                                                     0x1255\n#define mmSPI_WF_LIFETIME_STATUS_0_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_1                                                                     0x1256\n#define mmSPI_WF_LIFETIME_STATUS_1_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_2                                                                     0x1257\n#define mmSPI_WF_LIFETIME_STATUS_2_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_4                                                                     0x1259\n#define mmSPI_WF_LIFETIME_STATUS_4_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_6                                                                     0x125b\n#define mmSPI_WF_LIFETIME_STATUS_6_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_7                                                                     0x125c\n#define mmSPI_WF_LIFETIME_STATUS_7_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_8                                                                     0x125d\n#define mmSPI_WF_LIFETIME_STATUS_8_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_9                                                                     0x125e\n#define mmSPI_WF_LIFETIME_STATUS_9_BASE_IDX                                                            0\n#define mmSPI_WF_LIFETIME_STATUS_11                                                                    0x1260\n#define mmSPI_WF_LIFETIME_STATUS_11_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_13                                                                    0x1262\n#define mmSPI_WF_LIFETIME_STATUS_13_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_14                                                                    0x1263\n#define mmSPI_WF_LIFETIME_STATUS_14_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_15                                                                    0x1264\n#define mmSPI_WF_LIFETIME_STATUS_15_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_16                                                                    0x1265\n#define mmSPI_WF_LIFETIME_STATUS_16_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_17                                                                    0x1266\n#define mmSPI_WF_LIFETIME_STATUS_17_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_18                                                                    0x1267\n#define mmSPI_WF_LIFETIME_STATUS_18_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_19                                                                    0x1268\n#define mmSPI_WF_LIFETIME_STATUS_19_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_20                                                                    0x1269\n#define mmSPI_WF_LIFETIME_STATUS_20_BASE_IDX                                                           0\n#define mmSPI_WF_LIFETIME_STATUS_21                                                                    0x126b\n#define mmSPI_WF_LIFETIME_STATUS_21_BASE_IDX                                                           0\n#define mmSPI_LB_CTR_CTRL                                                                              0x1274\n#define mmSPI_LB_CTR_CTRL_BASE_IDX                                                                     0\n#define mmSPI_LB_WGP_MASK                                                                              0x1275\n#define mmSPI_LB_WGP_MASK_BASE_IDX                                                                     0\n#define mmSPI_LB_DATA_REG                                                                              0x1276\n#define mmSPI_LB_DATA_REG_BASE_IDX                                                                     0\n#define mmSPI_PG_ENABLE_STATIC_WGP_MASK                                                                0x1277\n#define mmSPI_PG_ENABLE_STATIC_WGP_MASK_BASE_IDX                                                       0\n#define mmSPI_GDS_CREDITS                                                                              0x1278\n#define mmSPI_GDS_CREDITS_BASE_IDX                                                                     0\n#define mmSPI_SX_EXPORT_BUFFER_SIZES                                                                   0x1279\n#define mmSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX                                                          0\n#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES                                                               0x127a\n#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX                                                      0\n#define mmSPI_CSQ_WF_ACTIVE_STATUS                                                                     0x127b\n#define mmSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX                                                            0\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_0                                                                    0x127c\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX                                                           0\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_1                                                                    0x127d\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX                                                           0\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_2                                                                    0x127e\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX                                                           0\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_3                                                                    0x127f\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX                                                           0\n#define mmSPI_LB_DATA_WAVES                                                                            0x1284\n#define mmSPI_LB_DATA_WAVES_BASE_IDX                                                                   0\n#define mmSPI_LB_DATA_PERWGP_WAVE_HSGS                                                                 0x1285\n#define mmSPI_LB_DATA_PERWGP_WAVE_HSGS_BASE_IDX                                                        0\n#define mmSPI_LB_DATA_PERWGP_WAVE_VSPS                                                                 0x1286\n#define mmSPI_LB_DATA_PERWGP_WAVE_VSPS_BASE_IDX                                                        0\n#define mmSPI_LB_DATA_PERWGP_WAVE_CS                                                                   0x1287\n#define mmSPI_LB_DATA_PERWGP_WAVE_CS_BASE_IDX                                                          0\n#define mmSPI_P0_TRAP_SCREEN_PSBA_LO                                                                   0x128c\n#define mmSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0\n#define mmSPI_P0_TRAP_SCREEN_PSBA_HI                                                                   0x128d\n#define mmSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0\n#define mmSPI_P0_TRAP_SCREEN_PSMA_LO                                                                   0x128e\n#define mmSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0\n#define mmSPI_P0_TRAP_SCREEN_PSMA_HI                                                                   0x128f\n#define mmSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0\n#define mmSPI_P0_TRAP_SCREEN_GPR_MIN                                                                   0x1290\n#define mmSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0\n#define mmSPI_P1_TRAP_SCREEN_PSBA_LO                                                                   0x1291\n#define mmSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0\n#define mmSPI_P1_TRAP_SCREEN_PSBA_HI                                                                   0x1292\n#define mmSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0\n#define mmSPI_P1_TRAP_SCREEN_PSMA_LO                                                                   0x1293\n#define mmSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0\n#define mmSPI_P1_TRAP_SCREEN_PSMA_HI                                                                   0x1294\n#define mmSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0\n#define mmSPI_P1_TRAP_SCREEN_GPR_MIN                                                                   0x1295\n#define mmSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0\n\n\n\n\n#define mmTD_STATUS                                                                                    0x12c6\n#define mmTD_STATUS_BASE_IDX                                                                           0\n#define mmTD_DSM_CNTL                                                                                  0x12cf\n#define mmTD_DSM_CNTL_BASE_IDX                                                                         0\n#define mmTD_DSM_CNTL2                                                                                 0x12d0\n#define mmTD_DSM_CNTL2_BASE_IDX                                                                        0\n#define mmTD_SCRATCH                                                                                   0x12d3\n#define mmTD_SCRATCH_BASE_IDX                                                                          0\n#define mmTA_CNTL                                                                                      0x12e1\n#define mmTA_CNTL_BASE_IDX                                                                             0\n#define mmTA_RESERVED_010C                                                                             0x12e3\n#define mmTA_RESERVED_010C_BASE_IDX                                                                    0\n#define mmTA_STATUS                                                                                    0x12e8\n#define mmTA_STATUS_BASE_IDX                                                                           0\n#define mmTA_SCRATCH                                                                                   0x1304\n#define mmTA_SCRATCH_BASE_IDX                                                                          0\n\n\n\n\n#define mmGDS_CONFIG                                                                                   0x1360\n#define mmGDS_CONFIG_BASE_IDX                                                                          0\n#define mmGDS_CNTL_STATUS                                                                              0x1361\n#define mmGDS_CNTL_STATUS_BASE_IDX                                                                     0\n#define mmGDS_ENHANCE                                                                                  0x1362\n#define mmGDS_ENHANCE_BASE_IDX                                                                         0\n#define mmGDS_PROTECTION_FAULT                                                                         0x1363\n#define mmGDS_PROTECTION_FAULT_BASE_IDX                                                                0\n#define mmGDS_VM_PROTECTION_FAULT                                                                      0x1364\n#define mmGDS_VM_PROTECTION_FAULT_BASE_IDX                                                             0\n#define mmGDS_EDC_CNT                                                                                  0x1365\n#define mmGDS_EDC_CNT_BASE_IDX                                                                         0\n#define mmGDS_EDC_GRBM_CNT                                                                             0x1366\n#define mmGDS_EDC_GRBM_CNT_BASE_IDX                                                                    0\n#define mmGDS_EDC_OA_DED                                                                               0x1367\n#define mmGDS_EDC_OA_DED_BASE_IDX                                                                      0\n#define mmGDS_DSM_CNTL                                                                                 0x136a\n#define mmGDS_DSM_CNTL_BASE_IDX                                                                        0\n#define mmGDS_EDC_OA_PHY_CNT                                                                           0x136b\n#define mmGDS_EDC_OA_PHY_CNT_BASE_IDX                                                                  0\n#define mmGDS_EDC_OA_PIPE_CNT                                                                          0x136c\n#define mmGDS_EDC_OA_PIPE_CNT_BASE_IDX                                                                 0\n#define mmGDS_DSM_CNTL2                                                                                0x136d\n#define mmGDS_DSM_CNTL2_BASE_IDX                                                                       0\n#define mmGDS_WD_GDS_CSB                                                                               0x136e\n#define mmGDS_WD_GDS_CSB_BASE_IDX                                                                      0\n\n\n\n\n#define mmDB_DEBUG                                                                                     0x13ac\n#define mmDB_DEBUG_BASE_IDX                                                                            0\n#define mmDB_DEBUG2                                                                                    0x13ad\n#define mmDB_DEBUG2_BASE_IDX                                                                           0\n#define mmDB_DEBUG3                                                                                    0x13ae\n#define mmDB_DEBUG3_BASE_IDX                                                                           0\n#define mmDB_DEBUG4                                                                                    0x13af\n#define mmDB_DEBUG4_BASE_IDX                                                                           0\n#define mmDB_ETILE_STUTTER_CONTROL                                                                     0x13b0\n#define mmDB_ETILE_STUTTER_CONTROL_BASE_IDX                                                            0\n#define mmDB_LTILE_STUTTER_CONTROL                                                                     0x13b1\n#define mmDB_LTILE_STUTTER_CONTROL_BASE_IDX                                                            0\n#define mmDB_EQUAD_STUTTER_CONTROL                                                                     0x13b2\n#define mmDB_EQUAD_STUTTER_CONTROL_BASE_IDX                                                            0\n#define mmDB_LQUAD_STUTTER_CONTROL                                                                     0x13b3\n#define mmDB_LQUAD_STUTTER_CONTROL_BASE_IDX                                                            0\n#define mmDB_CREDIT_LIMIT                                                                              0x13b4\n#define mmDB_CREDIT_LIMIT_BASE_IDX                                                                     0\n#define mmDB_WATERMARKS                                                                                0x13b5\n#define mmDB_WATERMARKS_BASE_IDX                                                                       0\n#define mmDB_SUBTILE_CONTROL                                                                           0x13b6\n#define mmDB_SUBTILE_CONTROL_BASE_IDX                                                                  0\n#define mmDB_FREE_CACHELINES                                                                           0x13b7\n#define mmDB_FREE_CACHELINES_BASE_IDX                                                                  0\n#define mmDB_FIFO_DEPTH1                                                                               0x13b8\n#define mmDB_FIFO_DEPTH1_BASE_IDX                                                                      0\n#define mmDB_FIFO_DEPTH2                                                                               0x13b9\n#define mmDB_FIFO_DEPTH2_BASE_IDX                                                                      0\n#define mmDB_LAST_OF_BURST_CONFIG                                                                      0x13ba\n#define mmDB_LAST_OF_BURST_CONFIG_BASE_IDX                                                             0\n#define mmDB_RING_CONTROL                                                                              0x13bb\n#define mmDB_RING_CONTROL_BASE_IDX                                                                     0\n#define mmDB_MEM_ARB_WATERMARKS                                                                        0x13bc\n#define mmDB_MEM_ARB_WATERMARKS_BASE_IDX                                                               0\n#define mmDB_FIFO_DEPTH3                                                                               0x13bd\n#define mmDB_FIFO_DEPTH3_BASE_IDX                                                                      0\n#define mmDB_RMI_BC_GL2_CACHE_CONTROL                                                                  0x13be\n#define mmDB_RMI_BC_GL2_CACHE_CONTROL_BASE_IDX                                                         0\n#define mmDB_EXCEPTION_CONTROL                                                                         0x13bf\n#define mmDB_EXCEPTION_CONTROL_BASE_IDX                                                                0\n#define mmDB_DFSM_CONFIG                                                                               0x13d0\n#define mmDB_DFSM_CONFIG_BASE_IDX                                                                      0\n#define mmDB_DEBUG5                                                                                    0x13d1\n#define mmDB_DEBUG5_BASE_IDX                                                                           0\n#define mmDB_DFSM_TILES_IN_FLIGHT                                                                      0x13d2\n#define mmDB_DFSM_TILES_IN_FLIGHT_BASE_IDX                                                             0\n#define mmDB_DFSM_PRIMS_IN_FLIGHT                                                                      0x13d3\n#define mmDB_DFSM_PRIMS_IN_FLIGHT_BASE_IDX                                                             0\n#define mmDB_DFSM_WATCHDOG                                                                             0x13d4\n#define mmDB_DFSM_WATCHDOG_BASE_IDX                                                                    0\n#define mmDB_DFSM_FLUSH_ENABLE                                                                         0x13d5\n#define mmDB_DFSM_FLUSH_ENABLE_BASE_IDX                                                                0\n#define mmDB_DFSM_FLUSH_AUX_EVENT                                                                      0x13d6\n#define mmDB_DFSM_FLUSH_AUX_EVENT_BASE_IDX                                                             0\n#define mmDB_FGCG_SRAMS_CLK_CTRL                                                                       0x13d7\n#define mmDB_FGCG_SRAMS_CLK_CTRL_BASE_IDX                                                              0\n#define mmDB_FGCG_INTERFACES_CLK_CTRL                                                                  0x13d8\n#define mmDB_FGCG_INTERFACES_CLK_CTRL_BASE_IDX                                                         0\n#define mmCC_RB_REDUNDANCY                                                                             0x13dc\n#define mmCC_RB_REDUNDANCY_BASE_IDX                                                                    0\n#define mmCC_RB_BACKEND_DISABLE                                                                        0x13dd\n#define mmCC_RB_BACKEND_DISABLE_BASE_IDX                                                               0\n#define mmGB_ADDR_CONFIG                                                                               0x13de\n#define mmGB_ADDR_CONFIG_BASE_IDX                                                                      0\n#define mmGB_BACKEND_MAP                                                                               0x13df\n#define mmGB_BACKEND_MAP_BASE_IDX                                                                      0\n#define mmGB_GPU_ID                                                                                    0x13e0\n#define mmGB_GPU_ID_BASE_IDX                                                                           0\n#define mmCC_RB_DAISY_CHAIN                                                                            0x13e1\n#define mmCC_RB_DAISY_CHAIN_BASE_IDX                                                                   0\n#define mmGB_ADDR_CONFIG_READ                                                                          0x13e2\n#define mmGB_ADDR_CONFIG_READ_BASE_IDX                                                                 0\n#define mmCB_HW_CONTROL_4                                                                              0x1422\n#define mmCB_HW_CONTROL_4_BASE_IDX                                                                     0\n#define mmCB_HW_CONTROL_3                                                                              0x1423\n#define mmCB_HW_CONTROL_3_BASE_IDX                                                                     0\n#define mmCB_HW_CONTROL                                                                                0x1424\n#define mmCB_HW_CONTROL_BASE_IDX                                                                       0\n#define mmCB_HW_CONTROL_1                                                                              0x1425\n#define mmCB_HW_CONTROL_1_BASE_IDX                                                                     0\n#define mmCB_HW_CONTROL_2                                                                              0x1426\n#define mmCB_HW_CONTROL_2_BASE_IDX                                                                     0\n#define mmCB_DCC_CONFIG                                                                                0x1427\n#define mmCB_DCC_CONFIG_BASE_IDX                                                                       0\n#define mmCB_HW_MEM_ARBITER_RD                                                                         0x1428\n#define mmCB_HW_MEM_ARBITER_RD_BASE_IDX                                                                0\n#define mmCB_HW_MEM_ARBITER_WR                                                                         0x1429\n#define mmCB_HW_MEM_ARBITER_WR_BASE_IDX                                                                0\n#define mmCB_RMI_BC_GL2_CACHE_CONTROL                                                                  0x142a\n#define mmCB_RMI_BC_GL2_CACHE_CONTROL_BASE_IDX                                                         0\n#define mmCB_STUTTER_CONTROL_CMASK_RDLAT                                                               0x142b\n#define mmCB_STUTTER_CONTROL_CMASK_RDLAT_BASE_IDX                                                      0\n#define mmCB_STUTTER_CONTROL_FMASK_RDLAT                                                               0x142c\n#define mmCB_STUTTER_CONTROL_FMASK_RDLAT_BASE_IDX                                                      0\n#define mmCB_STUTTER_CONTROL_COLOR_RDLAT                                                               0x142d\n#define mmCB_STUTTER_CONTROL_COLOR_RDLAT_BASE_IDX                                                      0\n#define mmCB_CACHE_EVICT_POINTS                                                                        0x142e\n#define mmCB_CACHE_EVICT_POINTS_BASE_IDX                                                               0\n#define mmGC_USER_RB_REDUNDANCY                                                                        0x147e\n#define mmGC_USER_RB_REDUNDANCY_BASE_IDX                                                               0\n#define mmGC_USER_RB_BACKEND_DISABLE                                                                   0x147f\n#define mmGC_USER_RB_BACKEND_DISABLE_BASE_IDX                                                          0\n\n\n\n\n#define mmGCEA_MISC                                                                                    0x14a2\n#define mmGCEA_MISC_BASE_IDX                                                                           0\n#define mmGCEA_LATENCY_SAMPLING                                                                        0x14a3\n#define mmGCEA_LATENCY_SAMPLING_BASE_IDX                                                               0\n#define mmGCEA_DSM_CNTL                                                                                0x14b4\n#define mmGCEA_DSM_CNTL_BASE_IDX                                                                       0\n#define mmGCEA_DSM_CNTLA                                                                               0x14b5\n#define mmGCEA_DSM_CNTLA_BASE_IDX                                                                      0\n#define mmGCEA_DSM_CNTLB                                                                               0x14b6\n#define mmGCEA_DSM_CNTLB_BASE_IDX                                                                      0\n#define mmGCEA_DSM_CNTL2                                                                               0x14b7\n#define mmGCEA_DSM_CNTL2_BASE_IDX                                                                      0\n#define mmGCEA_DSM_CNTL2A                                                                              0x14b8\n#define mmGCEA_DSM_CNTL2A_BASE_IDX                                                                     0\n#define mmGCEA_DSM_CNTL2B                                                                              0x14b9\n#define mmGCEA_DSM_CNTL2B_BASE_IDX                                                                     0\n#define mmGCEA_GL2C_XBR_CREDITS                                                                        0x14ba\n#define mmGCEA_GL2C_XBR_CREDITS_BASE_IDX                                                               0\n#define mmGCEA_GL2C_XBR_MAXBURST                                                                       0x14bb\n#define mmGCEA_GL2C_XBR_MAXBURST_BASE_IDX                                                              0\n#define mmGCEA_PROBE_CNTL                                                                              0x14bc\n#define mmGCEA_PROBE_CNTL_BASE_IDX                                                                     0\n#define mmGCEA_PROBE_MAP                                                                               0x14bd\n#define mmGCEA_PROBE_MAP_BASE_IDX                                                                      0\n#define mmGCEA_ERR_STATUS                                                                              0x14be\n#define mmGCEA_ERR_STATUS_BASE_IDX                                                                     0\n#define mmGCEA_MISC2                                                                                   0x14bf\n#define mmGCEA_MISC2_BASE_IDX                                                                          0\n\n\n\n\n#define mmSPI_PQEV_CTRL                                                                                0x14c0\n#define mmSPI_PQEV_CTRL_BASE_IDX                                                                       0\n#define mmSPI_EXP_THROTTLE_CTRL                                                                        0x14c3\n#define mmSPI_EXP_THROTTLE_CTRL_BASE_IDX                                                               0\n\n\n\n\n#define mmGCEA_RRET_MEM_RESERVE                                                                        0x1518\n#define mmGCEA_RRET_MEM_RESERVE_BASE_IDX                                                               0\n\n\n\n\n#define mmRMI_GENERAL_CNTL                                                                             0x1520\n#define mmRMI_GENERAL_CNTL_BASE_IDX                                                                    0\n#define mmRMI_GENERAL_CNTL1                                                                            0x1521\n#define mmRMI_GENERAL_CNTL1_BASE_IDX                                                                   0\n#define mmRMI_GENERAL_STATUS                                                                           0x1522\n#define mmRMI_GENERAL_STATUS_BASE_IDX                                                                  0\n#define mmRMI_SUBBLOCK_STATUS0                                                                         0x1523\n#define mmRMI_SUBBLOCK_STATUS0_BASE_IDX                                                                0\n#define mmRMI_SUBBLOCK_STATUS1                                                                         0x1524\n#define mmRMI_SUBBLOCK_STATUS1_BASE_IDX                                                                0\n#define mmRMI_SUBBLOCK_STATUS2                                                                         0x1525\n#define mmRMI_SUBBLOCK_STATUS2_BASE_IDX                                                                0\n#define mmRMI_SUBBLOCK_STATUS3                                                                         0x1526\n#define mmRMI_SUBBLOCK_STATUS3_BASE_IDX                                                                0\n#define mmRMI_XBAR_CONFIG                                                                              0x1527\n#define mmRMI_XBAR_CONFIG_BASE_IDX                                                                     0\n#define mmRMI_PROBE_POP_LOGIC_CNTL                                                                     0x1528\n#define mmRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX                                                            0\n#define mmRMI_UTC_XNACK_N_MISC_CNTL                                                                    0x1529\n#define mmRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX                                                           0\n#define mmRMI_DEMUX_CNTL                                                                               0x152a\n#define mmRMI_DEMUX_CNTL_BASE_IDX                                                                      0\n#define mmRMI_UTCL1_CNTL1                                                                              0x152b\n#define mmRMI_UTCL1_CNTL1_BASE_IDX                                                                     0\n#define mmRMI_UTCL1_CNTL2                                                                              0x152c\n#define mmRMI_UTCL1_CNTL2_BASE_IDX                                                                     0\n#define mmRMI_UTC_UNIT_CONFIG                                                                          0x152d\n#define mmRMI_UTC_UNIT_CONFIG_BASE_IDX                                                                 0\n#define mmRMI_TCIW_FORMATTER0_CNTL                                                                     0x152e\n#define mmRMI_TCIW_FORMATTER0_CNTL_BASE_IDX                                                            0\n#define mmRMI_TCIW_FORMATTER1_CNTL                                                                     0x152f\n#define mmRMI_TCIW_FORMATTER1_CNTL_BASE_IDX                                                            0\n#define mmRMI_SCOREBOARD_CNTL                                                                          0x1530\n#define mmRMI_SCOREBOARD_CNTL_BASE_IDX                                                                 0\n#define mmRMI_SCOREBOARD_STATUS0                                                                       0x1531\n#define mmRMI_SCOREBOARD_STATUS0_BASE_IDX                                                              0\n#define mmRMI_SCOREBOARD_STATUS1                                                                       0x1532\n#define mmRMI_SCOREBOARD_STATUS1_BASE_IDX                                                              0\n#define mmRMI_SCOREBOARD_STATUS2                                                                       0x1533\n#define mmRMI_SCOREBOARD_STATUS2_BASE_IDX                                                              0\n#define mmRMI_XBAR_ARBITER_CONFIG                                                                      0x1534\n#define mmRMI_XBAR_ARBITER_CONFIG_BASE_IDX                                                             0\n#define mmRMI_XBAR_ARBITER_CONFIG_1                                                                    0x1535\n#define mmRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX                                                           0\n#define mmRMI_CLOCK_CNTRL                                                                              0x1536\n#define mmRMI_CLOCK_CNTRL_BASE_IDX                                                                     0\n#define mmRMI_UTCL1_STATUS                                                                             0x1537\n#define mmRMI_UTCL1_STATUS_BASE_IDX                                                                    0\n#define mmRMI_RB_GLX_CID_MAP                                                                           0x1538\n#define mmRMI_RB_GLX_CID_MAP_BASE_IDX                                                                  0\n#define mmRMI_SPARE                                                                                    0x153f\n#define mmRMI_SPARE_BASE_IDX                                                                           0\n#define mmRMI_SPARE_1                                                                                  0x1540\n#define mmRMI_SPARE_1_BASE_IDX                                                                         0\n#define mmRMI_SPARE_2                                                                                  0x1541\n#define mmRMI_SPARE_2_BASE_IDX                                                                         0\n#define mmCC_RMI_REDUNDANCY                                                                            0x1542\n#define mmCC_RMI_REDUNDANCY_BASE_IDX                                                                   0\n#define mmGC_USER_RMI_REDUNDANCY                                                                       0x1543\n#define mmGC_USER_RMI_REDUNDANCY_BASE_IDX                                                              0\n\n\n\n\n\n\n\n\n#define mmGCR_GENERAL_CNTL                                                                             0x1580\n#define mmGCR_GENERAL_CNTL_BASE_IDX                                                                    0\n#define mmGCR_CMD_STATUS                                                                               0x1582\n#define mmGCR_CMD_STATUS_BASE_IDX                                                                      0\n#define mmGCR_SPARE                                                                                    0x1583\n#define mmGCR_SPARE_BASE_IDX                                                                           0\n#define mmPMM_GENERAL_CNTL                                                                             0x1585\n#define mmPMM_GENERAL_CNTL_BASE_IDX                                                                    0\n#define mmGCR_PIO_CNTL                                                                                 0x1586\n#define mmGCR_PIO_CNTL_BASE_IDX                                                                        0\n#define mmGCR_PIO_DATA                                                                                 0x1587\n#define mmGCR_PIO_DATA_BASE_IDX                                                                        0\n\n\n\n\n#define mmUTCL1_CTRL                                                                                   0x1588\n#define mmUTCL1_CTRL_BASE_IDX                                                                          0\n#define mmUTCL1_ALOG                                                                                   0x1589\n#define mmUTCL1_ALOG_BASE_IDX                                                                          0\n#define mmUTCL1_UTCL0_INVREQ_DISABLE                                                                   0x158a\n#define mmUTCL1_UTCL0_INVREQ_DISABLE_BASE_IDX                                                          0\n#define mmGCRD_SA_TARGETS_DISABLE                                                                      0x158b\n#define mmGCRD_SA_TARGETS_DISABLE_BASE_IDX                                                             0\n#define mmUTCL1_STATUS                                                                                 0x158c\n#define mmUTCL1_STATUS_BASE_IDX                                                                        0\n\n\n\n\n#define mmGCVM_L2_CNTL                                                                                 0x15bc\n#define mmGCVM_L2_CNTL_BASE_IDX                                                                        0\n#define mmGCVM_L2_CNTL2                                                                                0x15bd\n#define mmGCVM_L2_CNTL2_BASE_IDX                                                                       0\n#define mmGCVM_L2_CNTL3                                                                                0x15be\n#define mmGCVM_L2_CNTL3_BASE_IDX                                                                       0\n#define mmGCVM_L2_STATUS                                                                               0x15bf\n#define mmGCVM_L2_STATUS_BASE_IDX                                                                      0\n#define mmGCVM_DUMMY_PAGE_FAULT_CNTL                                                                   0x15c0\n#define mmGCVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                          0\n#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                              0x15c1\n#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                     0\n#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                              0x15c2\n#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                     0\n#define mmGCVM_INVALIDATE_CNTL                                                                         0x15c3\n#define mmGCVM_INVALIDATE_CNTL_BASE_IDX                                                                0\n#define mmGCVM_L2_PROTECTION_FAULT_CNTL                                                                0x15c4\n#define mmGCVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                       0\n#define mmGCVM_L2_PROTECTION_FAULT_CNTL2                                                               0x15c5\n#define mmGCVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                      0\n#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3                                                            0x15c6\n#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                   0\n#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4                                                            0x15c7\n#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                   0\n#define mmGCVM_L2_PROTECTION_FAULT_STATUS                                                              0x15c8\n#define mmGCVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                     0\n#define mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32                                                           0x15c9\n#define mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                  0\n#define mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32                                                           0x15ca\n#define mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                  0\n#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                   0x15cb\n#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                          0\n#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                   0x15cc\n#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                          0\n#define mmGCVM_DEBUG                                                                                   0x15cd\n#define mmGCVM_DEBUG_BASE_IDX                                                                          0\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                             0x15ce\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                    0\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                             0x15cf\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                    0\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                            0x15d0\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                   0\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                            0x15d1\n#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                   0\n#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                0x15d2\n#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                       0\n#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                0x15d3\n#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                       0\n#define mmGCVM_L2_CNTL4                                                                                0x15d4\n#define mmGCVM_L2_CNTL4_BASE_IDX                                                                       0\n#define mmGCVM_L2_MM_GROUP_RT_CLASSES                                                                  0x15d5\n#define mmGCVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                         0\n#define mmGCVM_L2_BANK_SELECT_RESERVED_CID                                                             0x15d6\n#define mmGCVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                    0\n#define mmGCVM_L2_BANK_SELECT_RESERVED_CID2                                                            0x15d7\n#define mmGCVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                   0\n#define mmGCVM_L2_CACHE_PARITY_CNTL                                                                    0x15d8\n#define mmGCVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                           0\n#define mmGCVM_L2_IH_LOG_CNTL                                                                          0x15d9\n#define mmGCVM_L2_IH_LOG_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_L2_CNTL5                                                                                0x15dc\n#define mmGCVM_L2_CNTL5_BASE_IDX                                                                       0\n#define mmGCVM_L2_GCR_CNTL                                                                             0x15dd\n#define mmGCVM_L2_GCR_CNTL_BASE_IDX                                                                    0\n#define mmGCVML2_WALKER_MACRO_THROTTLE_TIME                                                            0x15de\n#define mmGCVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX                                                   0\n#define mmGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT                                                     0x15df\n#define mmGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0\n#define mmGCVML2_WALKER_MICRO_THROTTLE_TIME                                                            0x15e0\n#define mmGCVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX                                                   0\n#define mmGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT                                                     0x15e1\n#define mmGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0\n#define mmGCVM_L2_PTE_CACHE_DUMP_CNTL                                                                  0x15e3\n#define mmGCVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX                                                         0\n#define mmGCVM_L2_PTE_CACHE_DUMP_READ                                                                  0x15e4\n#define mmGCVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX                                                         0\n\n\n\n\n#define mmGCVM_CONTEXT0_CNTL                                                                           0x15fc\n#define mmGCVM_CONTEXT0_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT1_CNTL                                                                           0x15fd\n#define mmGCVM_CONTEXT1_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT2_CNTL                                                                           0x15fe\n#define mmGCVM_CONTEXT2_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT3_CNTL                                                                           0x15ff\n#define mmGCVM_CONTEXT3_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT4_CNTL                                                                           0x1600\n#define mmGCVM_CONTEXT4_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT5_CNTL                                                                           0x1601\n#define mmGCVM_CONTEXT5_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT6_CNTL                                                                           0x1602\n#define mmGCVM_CONTEXT6_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT7_CNTL                                                                           0x1603\n#define mmGCVM_CONTEXT7_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT8_CNTL                                                                           0x1604\n#define mmGCVM_CONTEXT8_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT9_CNTL                                                                           0x1605\n#define mmGCVM_CONTEXT9_CNTL_BASE_IDX                                                                  0\n#define mmGCVM_CONTEXT10_CNTL                                                                          0x1606\n#define mmGCVM_CONTEXT10_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXT11_CNTL                                                                          0x1607\n#define mmGCVM_CONTEXT11_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXT12_CNTL                                                                          0x1608\n#define mmGCVM_CONTEXT12_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXT13_CNTL                                                                          0x1609\n#define mmGCVM_CONTEXT13_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXT14_CNTL                                                                          0x160a\n#define mmGCVM_CONTEXT14_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXT15_CNTL                                                                          0x160b\n#define mmGCVM_CONTEXT15_CNTL_BASE_IDX                                                                 0\n#define mmGCVM_CONTEXTS_DISABLE                                                                        0x160c\n#define mmGCVM_CONTEXTS_DISABLE_BASE_IDX                                                               0\n#define mmGCVM_INVALIDATE_ENG0_SEM                                                                     0x160d\n#define mmGCVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG1_SEM                                                                     0x160e\n#define mmGCVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG2_SEM                                                                     0x160f\n#define mmGCVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG3_SEM                                                                     0x1610\n#define mmGCVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG4_SEM                                                                     0x1611\n#define mmGCVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG5_SEM                                                                     0x1612\n#define mmGCVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG6_SEM                                                                     0x1613\n#define mmGCVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG7_SEM                                                                     0x1614\n#define mmGCVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG8_SEM                                                                     0x1615\n#define mmGCVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG9_SEM                                                                     0x1616\n#define mmGCVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG10_SEM                                                                    0x1617\n#define mmGCVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG11_SEM                                                                    0x1618\n#define mmGCVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG12_SEM                                                                    0x1619\n#define mmGCVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG13_SEM                                                                    0x161a\n#define mmGCVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG14_SEM                                                                    0x161b\n#define mmGCVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG15_SEM                                                                    0x161c\n#define mmGCVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG16_SEM                                                                    0x161d\n#define mmGCVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG17_SEM                                                                    0x161e\n#define mmGCVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG0_REQ                                                                     0x161f\n#define mmGCVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG1_REQ                                                                     0x1620\n#define mmGCVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG2_REQ                                                                     0x1621\n#define mmGCVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG3_REQ                                                                     0x1622\n#define mmGCVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG4_REQ                                                                     0x1623\n#define mmGCVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG5_REQ                                                                     0x1624\n#define mmGCVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG6_REQ                                                                     0x1625\n#define mmGCVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG7_REQ                                                                     0x1626\n#define mmGCVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG8_REQ                                                                     0x1627\n#define mmGCVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG9_REQ                                                                     0x1628\n#define mmGCVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG10_REQ                                                                    0x1629\n#define mmGCVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG11_REQ                                                                    0x162a\n#define mmGCVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG12_REQ                                                                    0x162b\n#define mmGCVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG13_REQ                                                                    0x162c\n#define mmGCVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG14_REQ                                                                    0x162d\n#define mmGCVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG15_REQ                                                                    0x162e\n#define mmGCVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG16_REQ                                                                    0x162f\n#define mmGCVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG17_REQ                                                                    0x1630\n#define mmGCVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG0_ACK                                                                     0x1631\n#define mmGCVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG1_ACK                                                                     0x1632\n#define mmGCVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG2_ACK                                                                     0x1633\n#define mmGCVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG3_ACK                                                                     0x1634\n#define mmGCVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG4_ACK                                                                     0x1635\n#define mmGCVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG5_ACK                                                                     0x1636\n#define mmGCVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG6_ACK                                                                     0x1637\n#define mmGCVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG7_ACK                                                                     0x1638\n#define mmGCVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG8_ACK                                                                     0x1639\n#define mmGCVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG9_ACK                                                                     0x163a\n#define mmGCVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                            0\n#define mmGCVM_INVALIDATE_ENG10_ACK                                                                    0x163b\n#define mmGCVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG11_ACK                                                                    0x163c\n#define mmGCVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG12_ACK                                                                    0x163d\n#define mmGCVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG13_ACK                                                                    0x163e\n#define mmGCVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG14_ACK                                                                    0x163f\n#define mmGCVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG15_ACK                                                                    0x1640\n#define mmGCVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG16_ACK                                                                    0x1641\n#define mmGCVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG17_ACK                                                                    0x1642\n#define mmGCVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                           0\n#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                         0x1643\n#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                         0x1644\n#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                         0x1645\n#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                         0x1646\n#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                         0x1647\n#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                         0x1648\n#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                         0x1649\n#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                         0x164a\n#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                         0x164b\n#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                         0x164c\n#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                         0x164d\n#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                         0x164e\n#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                         0x164f\n#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                         0x1650\n#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                         0x1651\n#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                         0x1652\n#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                         0x1653\n#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                         0x1654\n#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                         0x1655\n#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                         0x1656\n#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                        0x1657\n#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                        0x1658\n#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                        0x1659\n#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                        0x165a\n#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                        0x165b\n#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                        0x165c\n#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                        0x165d\n#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                        0x165e\n#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                        0x165f\n#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                        0x1660\n#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                        0x1661\n#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                        0x1662\n#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                        0x1663\n#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                        0x1664\n#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                        0x1665\n#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                        0x1666\n#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1667\n#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1668\n#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1669\n#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166a\n#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166b\n#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166c\n#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166d\n#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166e\n#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166f\n#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1670\n#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1671\n#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1672\n#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1673\n#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1674\n#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1675\n#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1676\n#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1677\n#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1678\n#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1679\n#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                      0x167a\n#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167b\n#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                     0x167c\n#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167d\n#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                     0x167e\n#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167f\n#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1680\n#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1681\n#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1682\n#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1683\n#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1684\n#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1685\n#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1686\n#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                     0x1687\n#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                     0x1688\n#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                     0x1689\n#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                     0x168a\n#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                     0x168b\n#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                     0x168c\n#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                     0x168d\n#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                     0x168e\n#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                     0x168f\n#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                     0x1690\n#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                     0x1691\n#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                     0x1692\n#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                     0x1693\n#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                     0x1694\n#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                     0x1695\n#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                     0x1696\n#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                     0x1697\n#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                     0x1698\n#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                     0x1699\n#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                     0x169a\n#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                    0x169b\n#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                    0x169c\n#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                    0x169d\n#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                    0x169e\n#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                    0x169f\n#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                    0x16a0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                    0x16a1\n#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                    0x16a2\n#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                    0x16a3\n#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                    0x16a4\n#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                    0x16a5\n#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                    0x16a6\n#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                       0x16a7\n#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                       0x16a8\n#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                       0x16a9\n#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                       0x16aa\n#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                       0x16ab\n#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                       0x16ac\n#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                       0x16ad\n#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                       0x16ae\n#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                       0x16af\n#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                       0x16b0\n#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                       0x16b1\n#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                       0x16b2\n#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                       0x16b3\n#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                       0x16b4\n#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                       0x16b5\n#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                       0x16b6\n#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                       0x16b7\n#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                       0x16b8\n#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                       0x16b9\n#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                       0x16ba\n#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                      0x16bb\n#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                      0x16bc\n#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                      0x16bd\n#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                      0x16be\n#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                      0x16bf\n#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                      0x16c0\n#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                      0x16c1\n#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                      0x16c2\n#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                      0x16c3\n#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                      0x16c4\n#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                      0x16c5\n#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                      0x16c6\n#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define mmGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                                    0x16c7\n#define mmGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                           0\n#define mmGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16c8\n#define mmGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16c9\n#define mmGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16ca\n#define mmGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16cb\n#define mmGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16cc\n#define mmGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16cd\n#define mmGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16ce\n#define mmGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16cf\n#define mmGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16d0\n#define mmGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x16d1\n#define mmGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define mmGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d2\n#define mmGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define mmGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d3\n#define mmGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define mmGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d4\n#define mmGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define mmGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d5\n#define mmGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define mmGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d6\n#define mmGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define mmGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x16d7\n#define mmGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n\n\n\n\n#define mmGCMC_VM_NB_MMIOBASE                                                                          0x16e0\n#define mmGCMC_VM_NB_MMIOBASE_BASE_IDX                                                                 0\n#define mmGCMC_VM_NB_MMIOLIMIT                                                                         0x16e1\n#define mmGCMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                0\n#define mmGCMC_VM_NB_PCI_CTRL                                                                          0x16e2\n#define mmGCMC_VM_NB_PCI_CTRL_BASE_IDX                                                                 0\n#define mmGCMC_VM_NB_PCI_ARB                                                                           0x16e3\n#define mmGCMC_VM_NB_PCI_ARB_BASE_IDX                                                                  0\n#define mmGCMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                 0x16e4\n#define mmGCMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                        0\n#define mmGCMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                0x16e5\n#define mmGCMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                       0\n#define mmGCMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                0x16e6\n#define mmGCMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                       0\n#define mmGCMC_VM_FB_OFFSET                                                                            0x16e7\n#define mmGCMC_VM_FB_OFFSET_BASE_IDX                                                                   0\n#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                     0x16e8\n#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                            0\n#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                     0x16e9\n#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                            0\n#define mmGCMC_VM_STEERING                                                                             0x16ea\n#define mmGCMC_VM_STEERING_BASE_IDX                                                                    0\n#define mmGCMC_SHARED_VIRT_RESET_REQ                                                                   0x16eb\n#define mmGCMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                          0\n#define mmGCMC_MEM_POWER_LS                                                                            0x16ec\n#define mmGCMC_MEM_POWER_LS_BASE_IDX                                                                   0\n#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                         0x16ed\n#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                0\n#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                           0x16ee\n#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                  0\n#define mmGCMC_VM_APT_CNTL                                                                             0x16ef\n#define mmGCMC_VM_APT_CNTL_BASE_IDX                                                                    0\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                          0x16f0\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                 0\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_START                                                              0x16f1\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                     0\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_END                                                                0x16f2\n#define mmGCMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                       0\n#define mmGCMC_SHARED_ACTIVE_FCN_ID                                                                    0x16f4\n#define mmGCMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                           0\n#define mmGCMC_SHARED_VIRT_RESET_REQ2                                                                  0x16f5\n#define mmGCMC_SHARED_VIRT_RESET_REQ2_BASE_IDX                                                         0\n#define mmGCMC_VM_XGMI_LFB_CNTL                                                                        0x16f7\n#define mmGCMC_VM_XGMI_LFB_CNTL_BASE_IDX                                                               0\n#define mmGCMC_VM_XGMI_LFB_SIZE                                                                        0x16f8\n#define mmGCMC_VM_XGMI_LFB_SIZE_BASE_IDX                                                               0\n#define mmGCMC_VM_FB_NOALLOC_CNTL                                                                      0x16f9\n#define mmGCMC_VM_FB_NOALLOC_CNTL_BASE_IDX                                                             0\n#define mmGCUTCL2_HARVEST_BYPASS_GROUPS                                                                0x16fa\n#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX                                                       0\n\n\n\n\n#define mmGCMC_VM_FB_LOCATION_BASE                                                                     0x16fc\n#define mmGCMC_VM_FB_LOCATION_BASE_BASE_IDX                                                            0\n#define mmGCMC_VM_FB_LOCATION_TOP                                                                      0x16fd\n#define mmGCMC_VM_FB_LOCATION_TOP_BASE_IDX                                                             0\n#define mmGCMC_VM_AGP_TOP                                                                              0x16fe\n#define mmGCMC_VM_AGP_TOP_BASE_IDX                                                                     0\n#define mmGCMC_VM_AGP_BOT                                                                              0x16ff\n#define mmGCMC_VM_AGP_BOT_BASE_IDX                                                                     0\n#define mmGCMC_VM_AGP_BASE                                                                             0x1700\n#define mmGCMC_VM_AGP_BASE_BASE_IDX                                                                    0\n#define mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                             0x1701\n#define mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                    0\n#define mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                            0x1702\n#define mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                   0\n#define mmGCMC_VM_MX_L1_TLB_CNTL                                                                       0x1703\n#define mmGCMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define mmGCEA_DRAM_RD_CLI2GRP_MAP0                                                                    0x17a0\n#define mmGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define mmGCEA_DRAM_RD_CLI2GRP_MAP1                                                                    0x17a1\n#define mmGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define mmGCEA_DRAM_WR_CLI2GRP_MAP0                                                                    0x17a2\n#define mmGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define mmGCEA_DRAM_WR_CLI2GRP_MAP1                                                                    0x17a3\n#define mmGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define mmGCEA_DRAM_RD_GRP2VC_MAP                                                                      0x17a4\n#define mmGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define mmGCEA_DRAM_WR_GRP2VC_MAP                                                                      0x17a5\n#define mmGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define mmGCEA_DRAM_RD_LAZY                                                                            0x17a6\n#define mmGCEA_DRAM_RD_LAZY_BASE_IDX                                                                   0\n#define mmGCEA_DRAM_WR_LAZY                                                                            0x17a7\n#define mmGCEA_DRAM_WR_LAZY_BASE_IDX                                                                   0\n#define mmGCEA_DRAM_RD_CAM_CNTL                                                                        0x17a8\n#define mmGCEA_DRAM_RD_CAM_CNTL_BASE_IDX                                                               0\n#define mmGCEA_DRAM_WR_CAM_CNTL                                                                        0x17a9\n#define mmGCEA_DRAM_WR_CAM_CNTL_BASE_IDX                                                               0\n#define mmGCEA_DRAM_PAGE_BURST                                                                         0x17aa\n#define mmGCEA_DRAM_PAGE_BURST_BASE_IDX                                                                0\n#define mmGCEA_DRAM_RD_PRI_AGE                                                                         0x17ab\n#define mmGCEA_DRAM_RD_PRI_AGE_BASE_IDX                                                                0\n#define mmGCEA_DRAM_WR_PRI_AGE                                                                         0x17ac\n#define mmGCEA_DRAM_WR_PRI_AGE_BASE_IDX                                                                0\n#define mmGCEA_DRAM_RD_PRI_QUEUING                                                                     0x17ad\n#define mmGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define mmGCEA_DRAM_WR_PRI_QUEUING                                                                     0x17ae\n#define mmGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define mmGCEA_DRAM_RD_PRI_FIXED                                                                       0x17af\n#define mmGCEA_DRAM_RD_PRI_FIXED_BASE_IDX                                                              0\n#define mmGCEA_DRAM_WR_PRI_FIXED                                                                       0x17b0\n#define mmGCEA_DRAM_WR_PRI_FIXED_BASE_IDX                                                              0\n#define mmGCEA_DRAM_RD_PRI_URGENCY                                                                     0x17b1\n#define mmGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define mmGCEA_DRAM_WR_PRI_URGENCY                                                                     0x17b2\n#define mmGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI1                                                                  0x17b3\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI2                                                                  0x17b4\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI3                                                                  0x17b5\n#define mmGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI1                                                                  0x17b6\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI2                                                                  0x17b7\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI3                                                                  0x17b8\n#define mmGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define mmGCEA_IO_RD_CLI2GRP_MAP0                                                                      0x187d\n#define mmGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                             0\n#define mmGCEA_IO_RD_CLI2GRP_MAP1                                                                      0x187e\n#define mmGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                             0\n#define mmGCEA_IO_WR_CLI2GRP_MAP0                                                                      0x187f\n#define mmGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                             0\n#define mmGCEA_IO_WR_CLI2GRP_MAP1                                                                      0x1880\n#define mmGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                             0\n#define mmGCEA_IO_RD_COMBINE_FLUSH                                                                     0x1881\n#define mmGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX                                                            0\n#define mmGCEA_IO_WR_COMBINE_FLUSH                                                                     0x1882\n#define mmGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX                                                            0\n#define mmGCEA_IO_GROUP_BURST                                                                          0x1883\n#define mmGCEA_IO_GROUP_BURST_BASE_IDX                                                                 0\n#define mmGCEA_IO_RD_PRI_AGE                                                                           0x1884\n#define mmGCEA_IO_RD_PRI_AGE_BASE_IDX                                                                  0\n#define mmGCEA_IO_WR_PRI_AGE                                                                           0x1885\n#define mmGCEA_IO_WR_PRI_AGE_BASE_IDX                                                                  0\n#define mmGCEA_IO_RD_PRI_QUEUING                                                                       0x1886\n#define mmGCEA_IO_RD_PRI_QUEUING_BASE_IDX                                                              0\n#define mmGCEA_IO_WR_PRI_QUEUING                                                                       0x1887\n#define mmGCEA_IO_WR_PRI_QUEUING_BASE_IDX                                                              0\n#define mmGCEA_IO_RD_PRI_FIXED                                                                         0x1888\n#define mmGCEA_IO_RD_PRI_FIXED_BASE_IDX                                                                0\n#define mmGCEA_IO_WR_PRI_FIXED                                                                         0x1889\n#define mmGCEA_IO_WR_PRI_FIXED_BASE_IDX                                                                0\n#define mmGCEA_IO_RD_PRI_URGENCY                                                                       0x188a\n#define mmGCEA_IO_RD_PRI_URGENCY_BASE_IDX                                                              0\n#define mmGCEA_IO_WR_PRI_URGENCY                                                                       0x188b\n#define mmGCEA_IO_WR_PRI_URGENCY_BASE_IDX                                                              0\n#define mmGCEA_IO_RD_PRI_URGENCY_MASKING                                                               0x188c\n#define mmGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                      0\n#define mmGCEA_IO_WR_PRI_URGENCY_MASKING                                                               0x188d\n#define mmGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                      0\n#define mmGCEA_IO_RD_PRI_QUANT_PRI1                                                                    0x188e\n#define mmGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                           0\n#define mmGCEA_IO_RD_PRI_QUANT_PRI2                                                                    0x188f\n#define mmGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                           0\n#define mmGCEA_IO_RD_PRI_QUANT_PRI3                                                                    0x1890\n#define mmGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                           0\n#define mmGCEA_IO_WR_PRI_QUANT_PRI1                                                                    0x1891\n#define mmGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                           0\n#define mmGCEA_IO_WR_PRI_QUANT_PRI2                                                                    0x1892\n#define mmGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                           0\n#define mmGCEA_IO_WR_PRI_QUANT_PRI3                                                                    0x1893\n#define mmGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                           0\n\n\n\n\n#define mmTCP_INVALIDATE                                                                               0x18a0\n#define mmTCP_INVALIDATE_BASE_IDX                                                                      0\n#define mmTCP_STATUS                                                                                   0x18a1\n#define mmTCP_STATUS_BASE_IDX                                                                          0\n#define mmTCP_EDC_CNT                                                                                  0x18b7\n#define mmTCP_EDC_CNT_BASE_IDX                                                                         0\n#define mmTCI_STATUS                                                                                   0x1901\n#define mmTCI_STATUS_BASE_IDX                                                                          0\n#define mmTCI_CNTL_1                                                                                   0x1902\n#define mmTCI_CNTL_1_BASE_IDX                                                                          0\n#define mmTCI_CNTL_2                                                                                   0x1903\n#define mmTCI_CNTL_2_BASE_IDX                                                                          0\n\n\n\n\n#define mmSPI_SHADER_PGM_RSRC4_PS                                                                      0x19a1\n#define mmSPI_SHADER_PGM_RSRC4_PS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_CHKSUM_PS                                                                     0x19a6\n#define mmSPI_SHADER_PGM_CHKSUM_PS_BASE_IDX                                                            0\n#define mmSPI_SHADER_PGM_RSRC3_PS                                                                      0x19a7\n#define mmSPI_SHADER_PGM_RSRC3_PS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_LO_PS                                                                         0x19a8\n#define mmSPI_SHADER_PGM_LO_PS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_PS                                                                         0x19a9\n#define mmSPI_SHADER_PGM_HI_PS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_RSRC1_PS                                                                      0x19aa\n#define mmSPI_SHADER_PGM_RSRC1_PS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC2_PS                                                                      0x19ab\n#define mmSPI_SHADER_PGM_RSRC2_PS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_PS_0                                                                    0x19ac\n#define mmSPI_SHADER_USER_DATA_PS_0_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_1                                                                    0x19ad\n#define mmSPI_SHADER_USER_DATA_PS_1_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_2                                                                    0x19ae\n#define mmSPI_SHADER_USER_DATA_PS_2_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_3                                                                    0x19af\n#define mmSPI_SHADER_USER_DATA_PS_3_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_4                                                                    0x19b0\n#define mmSPI_SHADER_USER_DATA_PS_4_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_5                                                                    0x19b1\n#define mmSPI_SHADER_USER_DATA_PS_5_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_6                                                                    0x19b2\n#define mmSPI_SHADER_USER_DATA_PS_6_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_7                                                                    0x19b3\n#define mmSPI_SHADER_USER_DATA_PS_7_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_8                                                                    0x19b4\n#define mmSPI_SHADER_USER_DATA_PS_8_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_9                                                                    0x19b5\n#define mmSPI_SHADER_USER_DATA_PS_9_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_PS_10                                                                   0x19b6\n#define mmSPI_SHADER_USER_DATA_PS_10_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_11                                                                   0x19b7\n#define mmSPI_SHADER_USER_DATA_PS_11_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_12                                                                   0x19b8\n#define mmSPI_SHADER_USER_DATA_PS_12_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_13                                                                   0x19b9\n#define mmSPI_SHADER_USER_DATA_PS_13_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_14                                                                   0x19ba\n#define mmSPI_SHADER_USER_DATA_PS_14_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_15                                                                   0x19bb\n#define mmSPI_SHADER_USER_DATA_PS_15_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_16                                                                   0x19bc\n#define mmSPI_SHADER_USER_DATA_PS_16_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_17                                                                   0x19bd\n#define mmSPI_SHADER_USER_DATA_PS_17_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_18                                                                   0x19be\n#define mmSPI_SHADER_USER_DATA_PS_18_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_19                                                                   0x19bf\n#define mmSPI_SHADER_USER_DATA_PS_19_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_20                                                                   0x19c0\n#define mmSPI_SHADER_USER_DATA_PS_20_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_21                                                                   0x19c1\n#define mmSPI_SHADER_USER_DATA_PS_21_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_22                                                                   0x19c2\n#define mmSPI_SHADER_USER_DATA_PS_22_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_23                                                                   0x19c3\n#define mmSPI_SHADER_USER_DATA_PS_23_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_24                                                                   0x19c4\n#define mmSPI_SHADER_USER_DATA_PS_24_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_25                                                                   0x19c5\n#define mmSPI_SHADER_USER_DATA_PS_25_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_26                                                                   0x19c6\n#define mmSPI_SHADER_USER_DATA_PS_26_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_27                                                                   0x19c7\n#define mmSPI_SHADER_USER_DATA_PS_27_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_28                                                                   0x19c8\n#define mmSPI_SHADER_USER_DATA_PS_28_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_29                                                                   0x19c9\n#define mmSPI_SHADER_USER_DATA_PS_29_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_30                                                                   0x19ca\n#define mmSPI_SHADER_USER_DATA_PS_30_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_PS_31                                                                   0x19cb\n#define mmSPI_SHADER_USER_DATA_PS_31_BASE_IDX                                                          0\n#define mmSPI_SHADER_REQ_CTRL_PS                                                                       0x19d0\n#define mmSPI_SHADER_REQ_CTRL_PS_BASE_IDX                                                              0\n#define mmSPI_SHADER_USER_ACCUM_PS_0                                                                   0x19d2\n#define mmSPI_SHADER_USER_ACCUM_PS_0_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_PS_1                                                                   0x19d3\n#define mmSPI_SHADER_USER_ACCUM_PS_1_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_PS_2                                                                   0x19d4\n#define mmSPI_SHADER_USER_ACCUM_PS_2_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_PS_3                                                                   0x19d5\n#define mmSPI_SHADER_USER_ACCUM_PS_3_BASE_IDX                                                          0\n#define mmSPI_SHADER_PGM_RSRC4_VS                                                                      0x19e1\n#define mmSPI_SHADER_PGM_RSRC4_VS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_CHKSUM_VS                                                                     0x19e5\n#define mmSPI_SHADER_PGM_CHKSUM_VS_BASE_IDX                                                            0\n#define mmSPI_SHADER_PGM_RSRC3_VS                                                                      0x19e6\n#define mmSPI_SHADER_PGM_RSRC3_VS_BASE_IDX                                                             0\n#define mmSPI_SHADER_LATE_ALLOC_VS                                                                     0x19e7\n#define mmSPI_SHADER_LATE_ALLOC_VS_BASE_IDX                                                            0\n#define mmSPI_SHADER_PGM_LO_VS                                                                         0x19e8\n#define mmSPI_SHADER_PGM_LO_VS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_VS                                                                         0x19e9\n#define mmSPI_SHADER_PGM_HI_VS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_RSRC1_VS                                                                      0x19ea\n#define mmSPI_SHADER_PGM_RSRC1_VS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC2_VS                                                                      0x19eb\n#define mmSPI_SHADER_PGM_RSRC2_VS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_VS_0                                                                    0x19ec\n#define mmSPI_SHADER_USER_DATA_VS_0_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_1                                                                    0x19ed\n#define mmSPI_SHADER_USER_DATA_VS_1_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_2                                                                    0x19ee\n#define mmSPI_SHADER_USER_DATA_VS_2_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_3                                                                    0x19ef\n#define mmSPI_SHADER_USER_DATA_VS_3_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_4                                                                    0x19f0\n#define mmSPI_SHADER_USER_DATA_VS_4_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_5                                                                    0x19f1\n#define mmSPI_SHADER_USER_DATA_VS_5_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_6                                                                    0x19f2\n#define mmSPI_SHADER_USER_DATA_VS_6_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_7                                                                    0x19f3\n#define mmSPI_SHADER_USER_DATA_VS_7_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_8                                                                    0x19f4\n#define mmSPI_SHADER_USER_DATA_VS_8_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_9                                                                    0x19f5\n#define mmSPI_SHADER_USER_DATA_VS_9_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_VS_10                                                                   0x19f6\n#define mmSPI_SHADER_USER_DATA_VS_10_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_11                                                                   0x19f7\n#define mmSPI_SHADER_USER_DATA_VS_11_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_12                                                                   0x19f8\n#define mmSPI_SHADER_USER_DATA_VS_12_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_13                                                                   0x19f9\n#define mmSPI_SHADER_USER_DATA_VS_13_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_14                                                                   0x19fa\n#define mmSPI_SHADER_USER_DATA_VS_14_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_15                                                                   0x19fb\n#define mmSPI_SHADER_USER_DATA_VS_15_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_16                                                                   0x19fc\n#define mmSPI_SHADER_USER_DATA_VS_16_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_17                                                                   0x19fd\n#define mmSPI_SHADER_USER_DATA_VS_17_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_18                                                                   0x19fe\n#define mmSPI_SHADER_USER_DATA_VS_18_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_19                                                                   0x19ff\n#define mmSPI_SHADER_USER_DATA_VS_19_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_20                                                                   0x1a00\n#define mmSPI_SHADER_USER_DATA_VS_20_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_21                                                                   0x1a01\n#define mmSPI_SHADER_USER_DATA_VS_21_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_22                                                                   0x1a02\n#define mmSPI_SHADER_USER_DATA_VS_22_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_23                                                                   0x1a03\n#define mmSPI_SHADER_USER_DATA_VS_23_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_24                                                                   0x1a04\n#define mmSPI_SHADER_USER_DATA_VS_24_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_25                                                                   0x1a05\n#define mmSPI_SHADER_USER_DATA_VS_25_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_26                                                                   0x1a06\n#define mmSPI_SHADER_USER_DATA_VS_26_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_27                                                                   0x1a07\n#define mmSPI_SHADER_USER_DATA_VS_27_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_28                                                                   0x1a08\n#define mmSPI_SHADER_USER_DATA_VS_28_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_29                                                                   0x1a09\n#define mmSPI_SHADER_USER_DATA_VS_29_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_30                                                                   0x1a0a\n#define mmSPI_SHADER_USER_DATA_VS_30_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_VS_31                                                                   0x1a0b\n#define mmSPI_SHADER_USER_DATA_VS_31_BASE_IDX                                                          0\n#define mmSPI_SHADER_REQ_CTRL_VS                                                                       0x1a10\n#define mmSPI_SHADER_REQ_CTRL_VS_BASE_IDX                                                              0\n#define mmSPI_SHADER_USER_ACCUM_VS_0                                                                   0x1a12\n#define mmSPI_SHADER_USER_ACCUM_VS_0_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_VS_1                                                                   0x1a13\n#define mmSPI_SHADER_USER_ACCUM_VS_1_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_VS_2                                                                   0x1a14\n#define mmSPI_SHADER_USER_ACCUM_VS_2_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_ACCUM_VS_3                                                                   0x1a15\n#define mmSPI_SHADER_USER_ACCUM_VS_3_BASE_IDX                                                          0\n#define mmSPI_SHADER_PGM_RSRC2_GS_VS                                                                   0x1a1b\n#define mmSPI_SHADER_PGM_RSRC2_GS_VS_BASE_IDX                                                          0\n#define mmSPI_SHADER_PGM_CHKSUM_GS                                                                     0x1a20\n#define mmSPI_SHADER_PGM_CHKSUM_GS_BASE_IDX                                                            0\n#define mmSPI_SHADER_PGM_RSRC4_GS                                                                      0x1a21\n#define mmSPI_SHADER_PGM_RSRC4_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_ADDR_LO_GS                                                              0x1a22\n#define mmSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX                                                     0\n#define mmSPI_SHADER_USER_DATA_ADDR_HI_GS                                                              0x1a23\n#define mmSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX                                                     0\n#define mmSPI_SHADER_PGM_LO_ES_GS                                                                      0x1a24\n#define mmSPI_SHADER_PGM_LO_ES_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_HI_ES_GS                                                                      0x1a25\n#define mmSPI_SHADER_PGM_HI_ES_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC3_GS                                                                      0x1a27\n#define mmSPI_SHADER_PGM_RSRC3_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_LO_GS                                                                         0x1a28\n#define mmSPI_SHADER_PGM_LO_GS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_GS                                                                         0x1a29\n#define mmSPI_SHADER_PGM_HI_GS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_RSRC1_GS                                                                      0x1a2a\n#define mmSPI_SHADER_PGM_RSRC1_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC2_GS                                                                      0x1a2b\n#define mmSPI_SHADER_PGM_RSRC2_GS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_GS_0                                                                    0x1a2c\n#define mmSPI_SHADER_USER_DATA_GS_0_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_1                                                                    0x1a2d\n#define mmSPI_SHADER_USER_DATA_GS_1_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_2                                                                    0x1a2e\n#define mmSPI_SHADER_USER_DATA_GS_2_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_3                                                                    0x1a2f\n#define mmSPI_SHADER_USER_DATA_GS_3_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_4                                                                    0x1a30\n#define mmSPI_SHADER_USER_DATA_GS_4_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_5                                                                    0x1a31\n#define mmSPI_SHADER_USER_DATA_GS_5_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_6                                                                    0x1a32\n#define mmSPI_SHADER_USER_DATA_GS_6_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_7                                                                    0x1a33\n#define mmSPI_SHADER_USER_DATA_GS_7_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_8                                                                    0x1a34\n#define mmSPI_SHADER_USER_DATA_GS_8_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_9                                                                    0x1a35\n#define mmSPI_SHADER_USER_DATA_GS_9_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_GS_10                                                                   0x1a36\n#define mmSPI_SHADER_USER_DATA_GS_10_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_11                                                                   0x1a37\n#define mmSPI_SHADER_USER_DATA_GS_11_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_12                                                                   0x1a38\n#define mmSPI_SHADER_USER_DATA_GS_12_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_13                                                                   0x1a39\n#define mmSPI_SHADER_USER_DATA_GS_13_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_14                                                                   0x1a3a\n#define mmSPI_SHADER_USER_DATA_GS_14_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_15                                                                   0x1a3b\n#define mmSPI_SHADER_USER_DATA_GS_15_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_16                                                                   0x1a3c\n#define mmSPI_SHADER_USER_DATA_GS_16_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_17                                                                   0x1a3d\n#define mmSPI_SHADER_USER_DATA_GS_17_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_18                                                                   0x1a3e\n#define mmSPI_SHADER_USER_DATA_GS_18_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_19                                                                   0x1a3f\n#define mmSPI_SHADER_USER_DATA_GS_19_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_20                                                                   0x1a40\n#define mmSPI_SHADER_USER_DATA_GS_20_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_21                                                                   0x1a41\n#define mmSPI_SHADER_USER_DATA_GS_21_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_22                                                                   0x1a42\n#define mmSPI_SHADER_USER_DATA_GS_22_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_23                                                                   0x1a43\n#define mmSPI_SHADER_USER_DATA_GS_23_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_24                                                                   0x1a44\n#define mmSPI_SHADER_USER_DATA_GS_24_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_25                                                                   0x1a45\n#define mmSPI_SHADER_USER_DATA_GS_25_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_26                                                                   0x1a46\n#define mmSPI_SHADER_USER_DATA_GS_26_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_27                                                                   0x1a47\n#define mmSPI_SHADER_USER_DATA_GS_27_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_28                                                                   0x1a48\n#define mmSPI_SHADER_USER_DATA_GS_28_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_29                                                                   0x1a49\n#define mmSPI_SHADER_USER_DATA_GS_29_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_30                                                                   0x1a4a\n#define mmSPI_SHADER_USER_DATA_GS_30_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_GS_31                                                                   0x1a4b\n#define mmSPI_SHADER_USER_DATA_GS_31_BASE_IDX                                                          0\n#define mmSPI_SHADER_REQ_CTRL_ESGS                                                                     0x1a50\n#define mmSPI_SHADER_REQ_CTRL_ESGS_BASE_IDX                                                            0\n#define mmSPI_SHADER_USER_ACCUM_ESGS_0                                                                 0x1a52\n#define mmSPI_SHADER_USER_ACCUM_ESGS_0_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_ESGS_1                                                                 0x1a53\n#define mmSPI_SHADER_USER_ACCUM_ESGS_1_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_ESGS_2                                                                 0x1a54\n#define mmSPI_SHADER_USER_ACCUM_ESGS_2_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_ESGS_3                                                                 0x1a55\n#define mmSPI_SHADER_USER_ACCUM_ESGS_3_BASE_IDX                                                        0\n#define mmSPI_SHADER_PGM_LO_ES                                                                         0x1a68\n#define mmSPI_SHADER_PGM_LO_ES_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_ES                                                                         0x1a69\n#define mmSPI_SHADER_PGM_HI_ES_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_CHKSUM_HS                                                                     0x1aa0\n#define mmSPI_SHADER_PGM_CHKSUM_HS_BASE_IDX                                                            0\n#define mmSPI_SHADER_PGM_RSRC4_HS                                                                      0x1aa1\n#define mmSPI_SHADER_PGM_RSRC4_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_ADDR_LO_HS                                                              0x1aa2\n#define mmSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX                                                     0\n#define mmSPI_SHADER_USER_DATA_ADDR_HI_HS                                                              0x1aa3\n#define mmSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX                                                     0\n#define mmSPI_SHADER_PGM_LO_LS_HS                                                                      0x1aa4\n#define mmSPI_SHADER_PGM_LO_LS_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_HI_LS_HS                                                                      0x1aa5\n#define mmSPI_SHADER_PGM_HI_LS_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC3_HS                                                                      0x1aa7\n#define mmSPI_SHADER_PGM_RSRC3_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_LO_HS                                                                         0x1aa8\n#define mmSPI_SHADER_PGM_LO_HS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_HS                                                                         0x1aa9\n#define mmSPI_SHADER_PGM_HI_HS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_RSRC1_HS                                                                      0x1aaa\n#define mmSPI_SHADER_PGM_RSRC1_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_PGM_RSRC2_HS                                                                      0x1aab\n#define mmSPI_SHADER_PGM_RSRC2_HS_BASE_IDX                                                             0\n#define mmSPI_SHADER_USER_DATA_HS_0                                                                    0x1aac\n#define mmSPI_SHADER_USER_DATA_HS_0_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_1                                                                    0x1aad\n#define mmSPI_SHADER_USER_DATA_HS_1_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_2                                                                    0x1aae\n#define mmSPI_SHADER_USER_DATA_HS_2_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_3                                                                    0x1aaf\n#define mmSPI_SHADER_USER_DATA_HS_3_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_4                                                                    0x1ab0\n#define mmSPI_SHADER_USER_DATA_HS_4_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_5                                                                    0x1ab1\n#define mmSPI_SHADER_USER_DATA_HS_5_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_6                                                                    0x1ab2\n#define mmSPI_SHADER_USER_DATA_HS_6_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_7                                                                    0x1ab3\n#define mmSPI_SHADER_USER_DATA_HS_7_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_8                                                                    0x1ab4\n#define mmSPI_SHADER_USER_DATA_HS_8_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_9                                                                    0x1ab5\n#define mmSPI_SHADER_USER_DATA_HS_9_BASE_IDX                                                           0\n#define mmSPI_SHADER_USER_DATA_HS_10                                                                   0x1ab6\n#define mmSPI_SHADER_USER_DATA_HS_10_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_11                                                                   0x1ab7\n#define mmSPI_SHADER_USER_DATA_HS_11_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_12                                                                   0x1ab8\n#define mmSPI_SHADER_USER_DATA_HS_12_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_13                                                                   0x1ab9\n#define mmSPI_SHADER_USER_DATA_HS_13_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_14                                                                   0x1aba\n#define mmSPI_SHADER_USER_DATA_HS_14_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_15                                                                   0x1abb\n#define mmSPI_SHADER_USER_DATA_HS_15_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_16                                                                   0x1abc\n#define mmSPI_SHADER_USER_DATA_HS_16_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_17                                                                   0x1abd\n#define mmSPI_SHADER_USER_DATA_HS_17_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_18                                                                   0x1abe\n#define mmSPI_SHADER_USER_DATA_HS_18_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_19                                                                   0x1abf\n#define mmSPI_SHADER_USER_DATA_HS_19_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_20                                                                   0x1ac0\n#define mmSPI_SHADER_USER_DATA_HS_20_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_21                                                                   0x1ac1\n#define mmSPI_SHADER_USER_DATA_HS_21_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_22                                                                   0x1ac2\n#define mmSPI_SHADER_USER_DATA_HS_22_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_23                                                                   0x1ac3\n#define mmSPI_SHADER_USER_DATA_HS_23_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_24                                                                   0x1ac4\n#define mmSPI_SHADER_USER_DATA_HS_24_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_25                                                                   0x1ac5\n#define mmSPI_SHADER_USER_DATA_HS_25_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_26                                                                   0x1ac6\n#define mmSPI_SHADER_USER_DATA_HS_26_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_27                                                                   0x1ac7\n#define mmSPI_SHADER_USER_DATA_HS_27_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_28                                                                   0x1ac8\n#define mmSPI_SHADER_USER_DATA_HS_28_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_29                                                                   0x1ac9\n#define mmSPI_SHADER_USER_DATA_HS_29_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_30                                                                   0x1aca\n#define mmSPI_SHADER_USER_DATA_HS_30_BASE_IDX                                                          0\n#define mmSPI_SHADER_USER_DATA_HS_31                                                                   0x1acb\n#define mmSPI_SHADER_USER_DATA_HS_31_BASE_IDX                                                          0\n#define mmSPI_SHADER_REQ_CTRL_LSHS                                                                     0x1ad0\n#define mmSPI_SHADER_REQ_CTRL_LSHS_BASE_IDX                                                            0\n#define mmSPI_SHADER_USER_ACCUM_LSHS_0                                                                 0x1ad2\n#define mmSPI_SHADER_USER_ACCUM_LSHS_0_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_LSHS_1                                                                 0x1ad3\n#define mmSPI_SHADER_USER_ACCUM_LSHS_1_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_LSHS_2                                                                 0x1ad4\n#define mmSPI_SHADER_USER_ACCUM_LSHS_2_BASE_IDX                                                        0\n#define mmSPI_SHADER_USER_ACCUM_LSHS_3                                                                 0x1ad5\n#define mmSPI_SHADER_USER_ACCUM_LSHS_3_BASE_IDX                                                        0\n#define mmSPI_SHADER_PGM_LO_LS                                                                         0x1ae8\n#define mmSPI_SHADER_PGM_LO_LS_BASE_IDX                                                                0\n#define mmSPI_SHADER_PGM_HI_LS                                                                         0x1ae9\n#define mmSPI_SHADER_PGM_HI_LS_BASE_IDX                                                                0\n#define mmCOMPUTE_DISPATCH_INITIATOR                                                                   0x1ba0\n#define mmCOMPUTE_DISPATCH_INITIATOR_BASE_IDX                                                          0\n#define mmCOMPUTE_DIM_X                                                                                0x1ba1\n#define mmCOMPUTE_DIM_X_BASE_IDX                                                                       0\n#define mmCOMPUTE_DIM_Y                                                                                0x1ba2\n#define mmCOMPUTE_DIM_Y_BASE_IDX                                                                       0\n#define mmCOMPUTE_DIM_Z                                                                                0x1ba3\n#define mmCOMPUTE_DIM_Z_BASE_IDX                                                                       0\n#define mmCOMPUTE_START_X                                                                              0x1ba4\n#define mmCOMPUTE_START_X_BASE_IDX                                                                     0\n#define mmCOMPUTE_START_Y                                                                              0x1ba5\n#define mmCOMPUTE_START_Y_BASE_IDX                                                                     0\n#define mmCOMPUTE_START_Z                                                                              0x1ba6\n#define mmCOMPUTE_START_Z_BASE_IDX                                                                     0\n#define mmCOMPUTE_NUM_THREAD_X                                                                         0x1ba7\n#define mmCOMPUTE_NUM_THREAD_X_BASE_IDX                                                                0\n#define mmCOMPUTE_NUM_THREAD_Y                                                                         0x1ba8\n#define mmCOMPUTE_NUM_THREAD_Y_BASE_IDX                                                                0\n#define mmCOMPUTE_NUM_THREAD_Z                                                                         0x1ba9\n#define mmCOMPUTE_NUM_THREAD_Z_BASE_IDX                                                                0\n#define mmCOMPUTE_PIPELINESTAT_ENABLE                                                                  0x1baa\n#define mmCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX                                                         0\n#define mmCOMPUTE_PERFCOUNT_ENABLE                                                                     0x1bab\n#define mmCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX                                                            0\n#define mmCOMPUTE_PGM_LO                                                                               0x1bac\n#define mmCOMPUTE_PGM_LO_BASE_IDX                                                                      0\n#define mmCOMPUTE_PGM_HI                                                                               0x1bad\n#define mmCOMPUTE_PGM_HI_BASE_IDX                                                                      0\n#define mmCOMPUTE_DISPATCH_PKT_ADDR_LO                                                                 0x1bae\n#define mmCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX                                                        0\n#define mmCOMPUTE_DISPATCH_PKT_ADDR_HI                                                                 0x1baf\n#define mmCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX                                                        0\n#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO                                                             0x1bb0\n#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX                                                    0\n#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI                                                             0x1bb1\n#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX                                                    0\n#define mmCOMPUTE_PGM_RSRC1                                                                            0x1bb2\n#define mmCOMPUTE_PGM_RSRC1_BASE_IDX                                                                   0\n#define mmCOMPUTE_PGM_RSRC2                                                                            0x1bb3\n#define mmCOMPUTE_PGM_RSRC2_BASE_IDX                                                                   0\n#define mmCOMPUTE_VMID                                                                                 0x1bb4\n#define mmCOMPUTE_VMID_BASE_IDX                                                                        0\n#define mmCOMPUTE_RESOURCE_LIMITS                                                                      0x1bb5\n#define mmCOMPUTE_RESOURCE_LIMITS_BASE_IDX                                                             0\n#define mmCOMPUTE_DESTINATION_EN_SE0                                                                   0x1bb6\n#define mmCOMPUTE_DESTINATION_EN_SE0_BASE_IDX                                                          0\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0                                                               0x1bb6\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX                                                      0\n#define mmCOMPUTE_DESTINATION_EN_SE1                                                                   0x1bb7\n#define mmCOMPUTE_DESTINATION_EN_SE1_BASE_IDX                                                          0\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1                                                               0x1bb7\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX                                                      0\n#define mmCOMPUTE_TMPRING_SIZE                                                                         0x1bb8\n#define mmCOMPUTE_TMPRING_SIZE_BASE_IDX                                                                0\n#define mmCOMPUTE_DESTINATION_EN_SE2                                                                   0x1bb9\n#define mmCOMPUTE_DESTINATION_EN_SE2_BASE_IDX                                                          0\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2                                                               0x1bb9\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX                                                      0\n#define mmCOMPUTE_DESTINATION_EN_SE3                                                                   0x1bba\n#define mmCOMPUTE_DESTINATION_EN_SE3_BASE_IDX                                                          0\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3                                                               0x1bba\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX                                                      0\n#define mmCOMPUTE_RESTART_X                                                                            0x1bbb\n#define mmCOMPUTE_RESTART_X_BASE_IDX                                                                   0\n#define mmCOMPUTE_RESTART_Y                                                                            0x1bbc\n#define mmCOMPUTE_RESTART_Y_BASE_IDX                                                                   0\n#define mmCOMPUTE_RESTART_Z                                                                            0x1bbd\n#define mmCOMPUTE_RESTART_Z_BASE_IDX                                                                   0\n#define mmCOMPUTE_THREAD_TRACE_ENABLE                                                                  0x1bbe\n#define mmCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX                                                         0\n#define mmCOMPUTE_MISC_RESERVED                                                                        0x1bbf\n#define mmCOMPUTE_MISC_RESERVED_BASE_IDX                                                               0\n#define mmCOMPUTE_DISPATCH_ID                                                                          0x1bc0\n#define mmCOMPUTE_DISPATCH_ID_BASE_IDX                                                                 0\n#define mmCOMPUTE_THREADGROUP_ID                                                                       0x1bc1\n#define mmCOMPUTE_THREADGROUP_ID_BASE_IDX                                                              0\n#define mmCOMPUTE_REQ_CTRL                                                                             0x1bc2\n#define mmCOMPUTE_REQ_CTRL_BASE_IDX                                                                    0\n#define mmCOMPUTE_USER_ACCUM_0                                                                         0x1bc4\n#define mmCOMPUTE_USER_ACCUM_0_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_ACCUM_1                                                                         0x1bc5\n#define mmCOMPUTE_USER_ACCUM_1_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_ACCUM_2                                                                         0x1bc6\n#define mmCOMPUTE_USER_ACCUM_2_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_ACCUM_3                                                                         0x1bc7\n#define mmCOMPUTE_USER_ACCUM_3_BASE_IDX                                                                0\n#define mmCOMPUTE_PGM_RSRC3                                                                            0x1bc8\n#define mmCOMPUTE_PGM_RSRC3_BASE_IDX                                                                   0\n#define mmCOMPUTE_DDID_INDEX                                                                           0x1bc9\n#define mmCOMPUTE_DDID_INDEX_BASE_IDX                                                                  0\n#define mmCOMPUTE_SHADER_CHKSUM                                                                        0x1bca\n#define mmCOMPUTE_SHADER_CHKSUM_BASE_IDX                                                               0\n#define mmCOMPUTE_RELAUNCH                                                                             0x1bcb\n#define mmCOMPUTE_RELAUNCH_BASE_IDX                                                                    0\n#define mmCOMPUTE_WAVE_RESTORE_ADDR_LO                                                                 0x1bcc\n#define mmCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX                                                        0\n#define mmCOMPUTE_WAVE_RESTORE_ADDR_HI                                                                 0x1bcd\n#define mmCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX                                                        0\n#define mmCOMPUTE_RELAUNCH2                                                                            0x1bce\n#define mmCOMPUTE_RELAUNCH2_BASE_IDX                                                                   0\n#define mmCOMPUTE_USER_DATA_0                                                                          0x1be0\n#define mmCOMPUTE_USER_DATA_0_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_1                                                                          0x1be1\n#define mmCOMPUTE_USER_DATA_1_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_2                                                                          0x1be2\n#define mmCOMPUTE_USER_DATA_2_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_3                                                                          0x1be3\n#define mmCOMPUTE_USER_DATA_3_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_4                                                                          0x1be4\n#define mmCOMPUTE_USER_DATA_4_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_5                                                                          0x1be5\n#define mmCOMPUTE_USER_DATA_5_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_6                                                                          0x1be6\n#define mmCOMPUTE_USER_DATA_6_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_7                                                                          0x1be7\n#define mmCOMPUTE_USER_DATA_7_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_8                                                                          0x1be8\n#define mmCOMPUTE_USER_DATA_8_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_9                                                                          0x1be9\n#define mmCOMPUTE_USER_DATA_9_BASE_IDX                                                                 0\n#define mmCOMPUTE_USER_DATA_10                                                                         0x1bea\n#define mmCOMPUTE_USER_DATA_10_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_DATA_11                                                                         0x1beb\n#define mmCOMPUTE_USER_DATA_11_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_DATA_12                                                                         0x1bec\n#define mmCOMPUTE_USER_DATA_12_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_DATA_13                                                                         0x1bed\n#define mmCOMPUTE_USER_DATA_13_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_DATA_14                                                                         0x1bee\n#define mmCOMPUTE_USER_DATA_14_BASE_IDX                                                                0\n#define mmCOMPUTE_USER_DATA_15                                                                         0x1bef\n#define mmCOMPUTE_USER_DATA_15_BASE_IDX                                                                0\n#define mmCOMPUTE_DISPATCH_TUNNEL                                                                      0x1c1d\n#define mmCOMPUTE_DISPATCH_TUNNEL_BASE_IDX                                                             0\n#define mmCOMPUTE_DISPATCH_END                                                                         0x1c1e\n#define mmCOMPUTE_DISPATCH_END_BASE_IDX                                                                0\n#define mmCOMPUTE_NOWHERE                                                                              0x1c1f\n#define mmCOMPUTE_NOWHERE_BASE_IDX                                                                     0\n#define mmSH_RESERVED_REG0                                                                             0x1c20\n#define mmSH_RESERVED_REG0_BASE_IDX                                                                    0\n#define mmSH_RESERVED_REG1                                                                             0x1c21\n#define mmSH_RESERVED_REG1_BASE_IDX                                                                    0\n\n\n\n\n#define mmCP_EOPQ_WAIT_TIME                                                                            0x1dd5\n#define mmCP_EOPQ_WAIT_TIME_BASE_IDX                                                                   0\n#define mmCP_CPC_MGCG_SYNC_CNTL                                                                        0x1dd6\n#define mmCP_CPC_MGCG_SYNC_CNTL_BASE_IDX                                                               0\n#define mmCPC_INT_INFO                                                                                 0x1dd7\n#define mmCPC_INT_INFO_BASE_IDX                                                                        0\n#define mmCP_VIRT_STATUS                                                                               0x1dd8\n#define mmCP_VIRT_STATUS_BASE_IDX                                                                      0\n#define mmCPC_INT_ADDR                                                                                 0x1dd9\n#define mmCPC_INT_ADDR_BASE_IDX                                                                        0\n#define mmCPC_INT_PASID                                                                                0x1dda\n#define mmCPC_INT_PASID_BASE_IDX                                                                       0\n#define mmCP_GFX_ERROR                                                                                 0x1ddb\n#define mmCP_GFX_ERROR_BASE_IDX                                                                        0\n#define mmCPG_UTCL1_CNTL                                                                               0x1ddc\n#define mmCPG_UTCL1_CNTL_BASE_IDX                                                                      0\n#define mmCPC_UTCL1_CNTL                                                                               0x1ddd\n#define mmCPC_UTCL1_CNTL_BASE_IDX                                                                      0\n#define mmCPF_UTCL1_CNTL                                                                               0x1dde\n#define mmCPF_UTCL1_CNTL_BASE_IDX                                                                      0\n#define mmCP_AQL_SMM_STATUS                                                                            0x1ddf\n#define mmCP_AQL_SMM_STATUS_BASE_IDX                                                                   0\n#define mmCP_RB0_BASE                                                                                  0x1de0\n#define mmCP_RB0_BASE_BASE_IDX                                                                         0\n#define mmCP_RB_BASE                                                                                   0x1de0\n#define mmCP_RB_BASE_BASE_IDX                                                                          0\n#define mmCP_RB0_CNTL                                                                                  0x1de1\n#define mmCP_RB0_CNTL_BASE_IDX                                                                         0\n#define mmCP_RB_CNTL                                                                                   0x1de1\n#define mmCP_RB_CNTL_BASE_IDX                                                                          0\n#define mmCP_RB_RPTR_WR                                                                                0x1de2\n#define mmCP_RB_RPTR_WR_BASE_IDX                                                                       0\n#define mmCP_RB0_RPTR_ADDR                                                                             0x1de3\n#define mmCP_RB0_RPTR_ADDR_BASE_IDX                                                                    0\n#define mmCP_RB_RPTR_ADDR                                                                              0x1de3\n#define mmCP_RB_RPTR_ADDR_BASE_IDX                                                                     0\n#define mmCP_RB0_RPTR_ADDR_HI                                                                          0x1de4\n#define mmCP_RB0_RPTR_ADDR_HI_BASE_IDX                                                                 0\n#define mmCP_RB_RPTR_ADDR_HI                                                                           0x1de4\n#define mmCP_RB_RPTR_ADDR_HI_BASE_IDX                                                                  0\n#define mmCP_RB0_BUFSZ_MASK                                                                            0x1de5\n#define mmCP_RB0_BUFSZ_MASK_BASE_IDX                                                                   0\n#define mmCP_RB_BUFSZ_MASK                                                                             0x1de5\n#define mmCP_RB_BUFSZ_MASK_BASE_IDX                                                                    0\n#define mmCP_INT_CNTL                                                                                  0x1de9\n#define mmCP_INT_CNTL_BASE_IDX                                                                         0\n#define mmCP_INT_STATUS                                                                                0x1dea\n#define mmCP_INT_STATUS_BASE_IDX                                                                       0\n#define mmCP_DEVICE_ID                                                                                 0x1deb\n#define mmCP_DEVICE_ID_BASE_IDX                                                                        0\n#define mmCP_ME0_PIPE_PRIORITY_CNTS                                                                    0x1dec\n#define mmCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define mmCP_RING_PRIORITY_CNTS                                                                        0x1dec\n#define mmCP_RING_PRIORITY_CNTS_BASE_IDX                                                               0\n#define mmCP_ME0_PIPE0_PRIORITY                                                                        0x1ded\n#define mmCP_ME0_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define mmCP_RING0_PRIORITY                                                                            0x1ded\n#define mmCP_RING0_PRIORITY_BASE_IDX                                                                   0\n#define mmCP_ME0_PIPE1_PRIORITY                                                                        0x1dee\n#define mmCP_ME0_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define mmCP_RING1_PRIORITY                                                                            0x1dee\n#define mmCP_RING1_PRIORITY_BASE_IDX                                                                   0\n#define mmCP_ME0_PIPE2_PRIORITY                                                                        0x1def\n#define mmCP_ME0_PIPE2_PRIORITY_BASE_IDX                                                               0\n#define mmCP_RING2_PRIORITY                                                                            0x1def\n#define mmCP_RING2_PRIORITY_BASE_IDX                                                                   0\n#define mmCP_FATAL_ERROR                                                                               0x1df0\n#define mmCP_FATAL_ERROR_BASE_IDX                                                                      0\n#define mmCP_RB_VMID                                                                                   0x1df1\n#define mmCP_RB_VMID_BASE_IDX                                                                          0\n#define mmCP_ME0_PIPE0_VMID                                                                            0x1df2\n#define mmCP_ME0_PIPE0_VMID_BASE_IDX                                                                   0\n#define mmCP_ME0_PIPE1_VMID                                                                            0x1df3\n#define mmCP_ME0_PIPE1_VMID_BASE_IDX                                                                   0\n#define mmCP_RB0_WPTR                                                                                  0x1df4\n#define mmCP_RB0_WPTR_BASE_IDX                                                                         0\n#define mmCP_RB_WPTR                                                                                   0x1df4\n#define mmCP_RB_WPTR_BASE_IDX                                                                          0\n#define mmCP_RB0_WPTR_HI                                                                               0x1df5\n#define mmCP_RB0_WPTR_HI_BASE_IDX                                                                      0\n#define mmCP_RB_WPTR_HI                                                                                0x1df5\n#define mmCP_RB_WPTR_HI_BASE_IDX                                                                       0\n#define mmCP_RB1_WPTR                                                                                  0x1df6\n#define mmCP_RB1_WPTR_BASE_IDX                                                                         0\n#define mmCP_RB1_WPTR_HI                                                                               0x1df7\n#define mmCP_RB1_WPTR_HI_BASE_IDX                                                                      0\n#define mmCP_RB2_WPTR                                                                                  0x1df8\n#define mmCP_RB2_WPTR_BASE_IDX                                                                         0\n#define mmCP_PROCESS_QUANTUM                                                                           0x1df9\n#define mmCP_PROCESS_QUANTUM_BASE_IDX                                                                  0\n#define mmCP_RB_DOORBELL_RANGE_LOWER                                                                   0x1dfa\n#define mmCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX                                                          0\n#define mmCP_RB_DOORBELL_RANGE_UPPER                                                                   0x1dfb\n#define mmCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX                                                          0\n#define mmCP_MEC_DOORBELL_RANGE_LOWER                                                                  0x1dfc\n#define mmCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX                                                         0\n#define mmCP_MEC_DOORBELL_RANGE_UPPER                                                                  0x1dfd\n#define mmCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX                                                         0\n#define mmCPG_UTCL1_ERROR                                                                              0x1dfe\n#define mmCPG_UTCL1_ERROR_BASE_IDX                                                                     0\n#define mmCPC_UTCL1_ERROR                                                                              0x1dff\n#define mmCPC_UTCL1_ERROR_BASE_IDX                                                                     0\n#define mmCP_RB1_BASE                                                                                  0x1e00\n#define mmCP_RB1_BASE_BASE_IDX                                                                         0\n#define mmCP_RB1_CNTL                                                                                  0x1e01\n#define mmCP_RB1_CNTL_BASE_IDX                                                                         0\n#define mmCP_RB1_RPTR_ADDR                                                                             0x1e02\n#define mmCP_RB1_RPTR_ADDR_BASE_IDX                                                                    0\n#define mmCP_RB1_RPTR_ADDR_HI                                                                          0x1e03\n#define mmCP_RB1_RPTR_ADDR_HI_BASE_IDX                                                                 0\n#define mmCP_RB1_BUFSZ_MASK                                                                            0x1e04\n#define mmCP_RB1_BUFSZ_MASK_BASE_IDX                                                                   0\n#define mmCP_RB2_BASE                                                                                  0x1e05\n#define mmCP_RB2_BASE_BASE_IDX                                                                         0\n#define mmCP_RB2_CNTL                                                                                  0x1e06\n#define mmCP_RB2_CNTL_BASE_IDX                                                                         0\n#define mmCP_RB2_RPTR_ADDR                                                                             0x1e07\n#define mmCP_RB2_RPTR_ADDR_BASE_IDX                                                                    0\n#define mmCP_RB2_RPTR_ADDR_HI                                                                          0x1e08\n#define mmCP_RB2_RPTR_ADDR_HI_BASE_IDX                                                                 0\n#define mmCP_INT_CNTL_RING0                                                                            0x1e0a\n#define mmCP_INT_CNTL_RING0_BASE_IDX                                                                   0\n#define mmCP_INT_CNTL_RING1                                                                            0x1e0b\n#define mmCP_INT_CNTL_RING1_BASE_IDX                                                                   0\n#define mmCP_INT_CNTL_RING2                                                                            0x1e0c\n#define mmCP_INT_CNTL_RING2_BASE_IDX                                                                   0\n#define mmCP_INT_STATUS_RING0                                                                          0x1e0d\n#define mmCP_INT_STATUS_RING0_BASE_IDX                                                                 0\n#define mmCP_INT_STATUS_RING1                                                                          0x1e0e\n#define mmCP_INT_STATUS_RING1_BASE_IDX                                                                 0\n#define mmCP_INT_STATUS_RING2                                                                          0x1e0f\n#define mmCP_INT_STATUS_RING2_BASE_IDX                                                                 0\n#define mmCP_ME_F32_INTERRUPT                                                                          0x1e13\n#define mmCP_ME_F32_INTERRUPT_BASE_IDX                                                                 0\n#define mmCP_PFP_F32_INTERRUPT                                                                         0x1e14\n#define mmCP_PFP_F32_INTERRUPT_BASE_IDX                                                                0\n#define mmCP_CE_F32_INTERRUPT                                                                          0x1e15\n#define mmCP_CE_F32_INTERRUPT_BASE_IDX                                                                 0\n#define mmCP_MEC1_F32_INTERRUPT                                                                        0x1e16\n#define mmCP_MEC1_F32_INTERRUPT_BASE_IDX                                                               0\n#define mmCP_MEC2_F32_INTERRUPT                                                                        0x1e17\n#define mmCP_MEC2_F32_INTERRUPT_BASE_IDX                                                               0\n#define mmCP_PWR_CNTL                                                                                  0x1e18\n#define mmCP_PWR_CNTL_BASE_IDX                                                                         0\n#define mmCP_MEM_SLP_CNTL                                                                              0x1e19\n#define mmCP_MEM_SLP_CNTL_BASE_IDX                                                                     0\n#define mmCP_ECC_FIRSTOCCURRENCE                                                                       0x1e1a\n#define mmCP_ECC_FIRSTOCCURRENCE_BASE_IDX                                                              0\n#define mmCP_ECC_FIRSTOCCURRENCE_RING0                                                                 0x1e1b\n#define mmCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX                                                        0\n#define mmCP_ECC_FIRSTOCCURRENCE_RING1                                                                 0x1e1c\n#define mmCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX                                                        0\n#define mmCP_ECC_FIRSTOCCURRENCE_RING2                                                                 0x1e1d\n#define mmCP_ECC_FIRSTOCCURRENCE_RING2_BASE_IDX                                                        0\n#define mmGB_EDC_MODE                                                                                  0x1e1e\n#define mmGB_EDC_MODE_BASE_IDX                                                                         0\n#define mmCP_PQ_WPTR_POLL_CNTL                                                                         0x1e23\n#define mmCP_PQ_WPTR_POLL_CNTL_BASE_IDX                                                                0\n#define mmCP_PQ_WPTR_POLL_CNTL1                                                                        0x1e24\n#define mmCP_PQ_WPTR_POLL_CNTL1_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE0_INT_CNTL                                                                        0x1e25\n#define mmCP_ME1_PIPE0_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE1_INT_CNTL                                                                        0x1e26\n#define mmCP_ME1_PIPE1_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE2_INT_CNTL                                                                        0x1e27\n#define mmCP_ME1_PIPE2_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE3_INT_CNTL                                                                        0x1e28\n#define mmCP_ME1_PIPE3_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE0_INT_CNTL                                                                        0x1e29\n#define mmCP_ME2_PIPE0_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE1_INT_CNTL                                                                        0x1e2a\n#define mmCP_ME2_PIPE1_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE2_INT_CNTL                                                                        0x1e2b\n#define mmCP_ME2_PIPE2_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE3_INT_CNTL                                                                        0x1e2c\n#define mmCP_ME2_PIPE3_INT_CNTL_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE0_INT_STATUS                                                                      0x1e2d\n#define mmCP_ME1_PIPE0_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME1_PIPE1_INT_STATUS                                                                      0x1e2e\n#define mmCP_ME1_PIPE1_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME1_PIPE2_INT_STATUS                                                                      0x1e2f\n#define mmCP_ME1_PIPE2_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME1_PIPE3_INT_STATUS                                                                      0x1e30\n#define mmCP_ME1_PIPE3_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME2_PIPE0_INT_STATUS                                                                      0x1e31\n#define mmCP_ME2_PIPE0_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME2_PIPE1_INT_STATUS                                                                      0x1e32\n#define mmCP_ME2_PIPE1_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME2_PIPE2_INT_STATUS                                                                      0x1e33\n#define mmCP_ME2_PIPE2_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_ME2_PIPE3_INT_STATUS                                                                      0x1e34\n#define mmCP_ME2_PIPE3_INT_STATUS_BASE_IDX                                                             0\n#define mmCP_GFX_QUEUE_INDEX                                                                           0x1e37\n#define mmCP_GFX_QUEUE_INDEX_BASE_IDX                                                                  0\n#define mmCC_GC_EDC_CONFIG                                                                             0x1e38\n#define mmCC_GC_EDC_CONFIG_BASE_IDX                                                                    0\n#define mmCP_ME1_INT_STAT_DEBUG                                                                        0x1e35\n#define mmCP_ME1_INT_STAT_DEBUG_BASE_IDX                                                               0\n#define mmCP_ME2_INT_STAT_DEBUG                                                                        0x1e36\n#define mmCP_ME2_INT_STAT_DEBUG_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE_PRIORITY_CNTS                                                                    0x1e39\n#define mmCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define mmCP_ME1_PIPE0_PRIORITY                                                                        0x1e3a\n#define mmCP_ME1_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE1_PRIORITY                                                                        0x1e3b\n#define mmCP_ME1_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE2_PRIORITY                                                                        0x1e3c\n#define mmCP_ME1_PIPE2_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME1_PIPE3_PRIORITY                                                                        0x1e3d\n#define mmCP_ME1_PIPE3_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE_PRIORITY_CNTS                                                                    0x1e3e\n#define mmCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define mmCP_ME2_PIPE0_PRIORITY                                                                        0x1e3f\n#define mmCP_ME2_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE1_PRIORITY                                                                        0x1e40\n#define mmCP_ME2_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE2_PRIORITY                                                                        0x1e41\n#define mmCP_ME2_PIPE2_PRIORITY_BASE_IDX                                                               0\n#define mmCP_ME2_PIPE3_PRIORITY                                                                        0x1e42\n#define mmCP_ME2_PIPE3_PRIORITY_BASE_IDX                                                               0\n#define mmCP_CE_PRGRM_CNTR_START                                                                       0x1e43\n#define mmCP_CE_PRGRM_CNTR_START_BASE_IDX                                                              0\n#define mmCP_PFP_PRGRM_CNTR_START                                                                      0x1e44\n#define mmCP_PFP_PRGRM_CNTR_START_BASE_IDX                                                             0\n#define mmCP_ME_PRGRM_CNTR_START                                                                       0x1e45\n#define mmCP_ME_PRGRM_CNTR_START_BASE_IDX                                                              0\n#define mmCP_MEC1_PRGRM_CNTR_START                                                                     0x1e46\n#define mmCP_MEC1_PRGRM_CNTR_START_BASE_IDX                                                            0\n#define mmCP_MEC2_PRGRM_CNTR_START                                                                     0x1e47\n#define mmCP_MEC2_PRGRM_CNTR_START_BASE_IDX                                                            0\n#define mmCP_CE_INTR_ROUTINE_START                                                                     0x1e48\n#define mmCP_CE_INTR_ROUTINE_START_BASE_IDX                                                            0\n#define mmCP_PFP_INTR_ROUTINE_START                                                                    0x1e49\n#define mmCP_PFP_INTR_ROUTINE_START_BASE_IDX                                                           0\n#define mmCP_ME_INTR_ROUTINE_START                                                                     0x1e4a\n#define mmCP_ME_INTR_ROUTINE_START_BASE_IDX                                                            0\n#define mmCP_MEC1_INTR_ROUTINE_START                                                                   0x1e4b\n#define mmCP_MEC1_INTR_ROUTINE_START_BASE_IDX                                                          0\n#define mmCP_MEC2_INTR_ROUTINE_START                                                                   0x1e4c\n#define mmCP_MEC2_INTR_ROUTINE_START_BASE_IDX                                                          0\n#define mmCP_CONTEXT_CNTL                                                                              0x1e4d\n#define mmCP_CONTEXT_CNTL_BASE_IDX                                                                     0\n#define mmCP_MAX_CONTEXT                                                                               0x1e4e\n#define mmCP_MAX_CONTEXT_BASE_IDX                                                                      0\n#define mmCP_IQ_WAIT_TIME1                                                                             0x1e4f\n#define mmCP_IQ_WAIT_TIME1_BASE_IDX                                                                    0\n#define mmCP_IQ_WAIT_TIME2                                                                             0x1e50\n#define mmCP_IQ_WAIT_TIME2_BASE_IDX                                                                    0\n#define mmCP_RB0_BASE_HI                                                                               0x1e51\n#define mmCP_RB0_BASE_HI_BASE_IDX                                                                      0\n#define mmCP_RB1_BASE_HI                                                                               0x1e52\n#define mmCP_RB1_BASE_HI_BASE_IDX                                                                      0\n#define mmCP_VMID_RESET                                                                                0x1e53\n#define mmCP_VMID_RESET_BASE_IDX                                                                       0\n#define mmCPC_INT_CNTL                                                                                 0x1e54\n#define mmCPC_INT_CNTL_BASE_IDX                                                                        0\n#define mmCPC_INT_STATUS                                                                               0x1e55\n#define mmCPC_INT_STATUS_BASE_IDX                                                                      0\n#define mmCP_VMID_PREEMPT                                                                              0x1e56\n#define mmCP_VMID_PREEMPT_BASE_IDX                                                                     0\n#define mmCPC_INT_CNTX_ID                                                                              0x1e57\n#define mmCPC_INT_CNTX_ID_BASE_IDX                                                                     0\n#define mmCP_PQ_STATUS                                                                                 0x1e58\n#define mmCP_PQ_STATUS_BASE_IDX                                                                        0\n#define mmCP_MEC1_F32_INT_DIS                                                                          0x1e5d\n#define mmCP_MEC1_F32_INT_DIS_BASE_IDX                                                                 0\n#define mmCP_MEC2_F32_INT_DIS                                                                          0x1e5e\n#define mmCP_MEC2_F32_INT_DIS_BASE_IDX                                                                 0\n#define mmCP_VMID_STATUS                                                                               0x1e5f\n#define mmCP_VMID_STATUS_BASE_IDX                                                                      0\n#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO                                                            0x1e60\n#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                   0\n#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI                                                            0x1e61\n#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                   0\n#define mmCPC_SUSPEND_CTX_SAVE_CONTROL                                                                 0x1e62\n#define mmCPC_SUSPEND_CTX_SAVE_CONTROL_BASE_IDX                                                        0\n#define mmCPC_SUSPEND_CNTL_STACK_OFFSET                                                                0x1e63\n#define mmCPC_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                       0\n#define mmCPC_SUSPEND_CNTL_STACK_SIZE                                                                  0x1e64\n#define mmCPC_SUSPEND_CNTL_STACK_SIZE_BASE_IDX                                                         0\n#define mmCPC_SUSPEND_WG_STATE_OFFSET                                                                  0x1e65\n#define mmCPC_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                         0\n#define mmCPC_SUSPEND_CTX_SAVE_SIZE                                                                    0x1e66\n#define mmCPC_SUSPEND_CTX_SAVE_SIZE_BASE_IDX                                                           0\n#define mmCPC_OS_PIPES                                                                                 0x1e67\n#define mmCPC_OS_PIPES_BASE_IDX                                                                        0\n#define mmCP_SUSPEND_RESUME_REQ                                                                        0x1e68\n#define mmCP_SUSPEND_RESUME_REQ_BASE_IDX                                                               0\n#define mmCP_SUSPEND_CNTL                                                                              0x1e69\n#define mmCP_SUSPEND_CNTL_BASE_IDX                                                                     0\n#define mmCP_IQ_WAIT_TIME3                                                                             0x1e6a\n#define mmCP_IQ_WAIT_TIME3_BASE_IDX                                                                    0\n#define mmCPC_DDID_BASE_ADDR_LO                                                                        0x1e6b\n#define mmCPC_DDID_BASE_ADDR_LO_BASE_IDX                                                               0\n#define mmCP_DDID_BASE_ADDR_LO                                                                         0x1e6b\n#define mmCP_DDID_BASE_ADDR_LO_BASE_IDX                                                                0\n#define mmCPC_DDID_BASE_ADDR_HI                                                                        0x1e6c\n#define mmCPC_DDID_BASE_ADDR_HI_BASE_IDX                                                               0\n#define mmCP_DDID_BASE_ADDR_HI                                                                         0x1e6c\n#define mmCP_DDID_BASE_ADDR_HI_BASE_IDX                                                                0\n#define mmCPC_DDID_CNTL                                                                                0x1e6d\n#define mmCPC_DDID_CNTL_BASE_IDX                                                                       0\n#define mmCP_DDID_CNTL                                                                                 0x1e6d\n#define mmCP_DDID_CNTL_BASE_IDX                                                                        0\n#define mmCP_GFX_DDID_INFLIGHT_COUNT                                                                   0x1e6e\n#define mmCP_GFX_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0\n#define mmCP_GFX_DDID_WPTR                                                                             0x1e6f\n#define mmCP_GFX_DDID_WPTR_BASE_IDX                                                                    0\n#define mmCP_GFX_DDID_RPTR                                                                             0x1e70\n#define mmCP_GFX_DDID_RPTR_BASE_IDX                                                                    0\n#define mmCP_GFX_DDID_DELTA_RPT_COUNT                                                                  0x1e71\n#define mmCP_GFX_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0\n#define mmCP_GFX_HPD_STATUS0                                                                           0x1e72\n#define mmCP_GFX_HPD_STATUS0_BASE_IDX                                                                  0\n#define mmCP_GFX_HPD_CONTROL0                                                                          0x1e73\n#define mmCP_GFX_HPD_CONTROL0_BASE_IDX                                                                 0\n#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_LO                                                               0x1e74\n#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_BASE_IDX                                                      0\n#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_HI                                                               0x1e75\n#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_BASE_IDX                                                      0\n#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_LO                                                               0x1e76\n#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_LO_BASE_IDX                                                      0\n#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_HI                                                               0x1e77\n#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_HI_BASE_IDX                                                      0\n#define mmCP_GFX_INDEX_MUTEX                                                                           0x1e78\n#define mmCP_GFX_INDEX_MUTEX_BASE_IDX                                                                  0\n#define mmCP_GFX_MQD_BASE_ADDR                                                                         0x1e7e\n#define mmCP_GFX_MQD_BASE_ADDR_BASE_IDX                                                                0\n#define mmCP_GFX_MQD_BASE_ADDR_HI                                                                      0x1e7f\n#define mmCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX                                                             0\n#define mmCP_GFX_HQD_ACTIVE                                                                            0x1e80\n#define mmCP_GFX_HQD_ACTIVE_BASE_IDX                                                                   0\n#define mmCP_GFX_HQD_VMID                                                                              0x1e81\n#define mmCP_GFX_HQD_VMID_BASE_IDX                                                                     0\n#define mmCP_GFX_HQD_QUEUE_PRIORITY                                                                    0x1e84\n#define mmCP_GFX_HQD_QUEUE_PRIORITY_BASE_IDX                                                           0\n#define mmCP_GFX_HQD_QUANTUM                                                                           0x1e85\n#define mmCP_GFX_HQD_QUANTUM_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_BASE                                                                              0x1e86\n#define mmCP_GFX_HQD_BASE_BASE_IDX                                                                     0\n#define mmCP_GFX_HQD_BASE_HI                                                                           0x1e87\n#define mmCP_GFX_HQD_BASE_HI_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_RPTR                                                                              0x1e88\n#define mmCP_GFX_HQD_RPTR_BASE_IDX                                                                     0\n#define mmCP_GFX_HQD_RPTR_ADDR                                                                         0x1e89\n#define mmCP_GFX_HQD_RPTR_ADDR_BASE_IDX                                                                0\n#define mmCP_GFX_HQD_RPTR_ADDR_HI                                                                      0x1e8a\n#define mmCP_GFX_HQD_RPTR_ADDR_HI_BASE_IDX                                                             0\n#define mmCP_RB_WPTR_POLL_ADDR_LO                                                                      0x1e8b\n#define mmCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                             0\n#define mmCP_RB_WPTR_POLL_ADDR_HI                                                                      0x1e8c\n#define mmCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                             0\n#define mmCP_RB_DOORBELL_CONTROL                                                                       0x1e8d\n#define mmCP_RB_DOORBELL_CONTROL_BASE_IDX                                                              0\n#define mmCP_GFX_HQD_OFFSET                                                                            0x1e8e\n#define mmCP_GFX_HQD_OFFSET_BASE_IDX                                                                   0\n#define mmCP_GFX_HQD_CNTL                                                                              0x1e8f\n#define mmCP_GFX_HQD_CNTL_BASE_IDX                                                                     0\n#define mmCP_GFX_HQD_CSMD_RPTR                                                                         0x1e90\n#define mmCP_GFX_HQD_CSMD_RPTR_BASE_IDX                                                                0\n#define mmCP_GFX_HQD_WPTR                                                                              0x1e91\n#define mmCP_GFX_HQD_WPTR_BASE_IDX                                                                     0\n#define mmCP_GFX_HQD_WPTR_HI                                                                           0x1e92\n#define mmCP_GFX_HQD_WPTR_HI_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_DEQUEUE_REQUEST                                                                   0x1e93\n#define mmCP_GFX_HQD_DEQUEUE_REQUEST_BASE_IDX                                                          0\n#define mmCP_GFX_HQD_MAPPED                                                                            0x1e94\n#define mmCP_GFX_HQD_MAPPED_BASE_IDX                                                                   0\n#define mmCP_GFX_HQD_QUE_MGR_CONTROL                                                                   0x1e95\n#define mmCP_GFX_HQD_QUE_MGR_CONTROL_BASE_IDX                                                          0\n#define mmCP_GFX_HQD_HQ_STATUS0                                                                        0x1e98\n#define mmCP_GFX_HQD_HQ_STATUS0_BASE_IDX                                                               0\n#define mmCP_GFX_HQD_HQ_CONTROL0                                                                       0x1e99\n#define mmCP_GFX_HQD_HQ_CONTROL0_BASE_IDX                                                              0\n#define mmCP_GFX_MQD_CONTROL                                                                           0x1e9a\n#define mmCP_GFX_MQD_CONTROL_BASE_IDX                                                                  0\n#define mmCP_HQD_GFX_CONTROL                                                                           0x1e9f\n#define mmCP_HQD_GFX_CONTROL_BASE_IDX                                                                  0\n#define mmCP_HQD_GFX_STATUS                                                                            0x1ea0\n#define mmCP_HQD_GFX_STATUS_BASE_IDX                                                                   0\n#define mmCP_GFX_HQD_CE_RPTR_WR                                                                        0x1ea1\n#define mmCP_GFX_HQD_CE_RPTR_WR_BASE_IDX                                                               0\n#define mmCP_GFX_HQD_CE_BASE                                                                           0x1ea2\n#define mmCP_GFX_HQD_CE_BASE_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_CE_BASE_HI                                                                        0x1ea3\n#define mmCP_GFX_HQD_CE_BASE_HI_BASE_IDX                                                               0\n#define mmCP_GFX_HQD_CE_RPTR                                                                           0x1ea4\n#define mmCP_GFX_HQD_CE_RPTR_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_CE_RPTR_ADDR                                                                      0x1ea5\n#define mmCP_GFX_HQD_CE_RPTR_ADDR_BASE_IDX                                                             0\n#define mmCP_GFX_HQD_CE_RPTR_ADDR_HI                                                                   0x1ea6\n#define mmCP_GFX_HQD_CE_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmCP_GFX_HQD_CE_WPTR_POLL_ADDR_LO                                                              0x1ea7\n#define mmCP_GFX_HQD_CE_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmCP_GFX_HQD_CE_WPTR_POLL_ADDR_HI                                                              0x1ea8\n#define mmCP_GFX_HQD_CE_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmCP_GFX_HQD_CE_OFFSET                                                                         0x1ea9\n#define mmCP_GFX_HQD_CE_OFFSET_BASE_IDX                                                                0\n#define mmCP_GFX_HQD_CE_CNTL                                                                           0x1eaa\n#define mmCP_GFX_HQD_CE_CNTL_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_CE_CSMD_RPTR                                                                      0x1eab\n#define mmCP_GFX_HQD_CE_CSMD_RPTR_BASE_IDX                                                             0\n#define mmCP_GFX_HQD_CE_WPTR                                                                           0x1eac\n#define mmCP_GFX_HQD_CE_WPTR_BASE_IDX                                                                  0\n#define mmCP_GFX_HQD_CE_WPTR_HI                                                                        0x1ead\n#define mmCP_GFX_HQD_CE_WPTR_HI_BASE_IDX                                                               0\n#define mmCP_CE_DOORBELL_CONTROL                                                                       0x1eae\n#define mmCP_CE_DOORBELL_CONTROL_BASE_IDX                                                              0\n#define mmCP_DMA_WATCH0_ADDR_LO                                                                        0x1ec0\n#define mmCP_DMA_WATCH0_ADDR_LO_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH0_ADDR_HI                                                                        0x1ec1\n#define mmCP_DMA_WATCH0_ADDR_HI_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH0_MASK                                                                           0x1ec2\n#define mmCP_DMA_WATCH0_MASK_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH0_CNTL                                                                           0x1ec3\n#define mmCP_DMA_WATCH0_CNTL_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH1_ADDR_LO                                                                        0x1ec4\n#define mmCP_DMA_WATCH1_ADDR_LO_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH1_ADDR_HI                                                                        0x1ec5\n#define mmCP_DMA_WATCH1_ADDR_HI_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH1_MASK                                                                           0x1ec6\n#define mmCP_DMA_WATCH1_MASK_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH1_CNTL                                                                           0x1ec7\n#define mmCP_DMA_WATCH1_CNTL_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH2_ADDR_LO                                                                        0x1ec8\n#define mmCP_DMA_WATCH2_ADDR_LO_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH2_ADDR_HI                                                                        0x1ec9\n#define mmCP_DMA_WATCH2_ADDR_HI_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH2_MASK                                                                           0x1eca\n#define mmCP_DMA_WATCH2_MASK_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH2_CNTL                                                                           0x1ecb\n#define mmCP_DMA_WATCH2_CNTL_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH3_ADDR_LO                                                                        0x1ecc\n#define mmCP_DMA_WATCH3_ADDR_LO_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH3_ADDR_HI                                                                        0x1ecd\n#define mmCP_DMA_WATCH3_ADDR_HI_BASE_IDX                                                               0\n#define mmCP_DMA_WATCH3_MASK                                                                           0x1ece\n#define mmCP_DMA_WATCH3_MASK_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH3_CNTL                                                                           0x1ecf\n#define mmCP_DMA_WATCH3_CNTL_BASE_IDX                                                                  0\n#define mmCP_DMA_WATCH_STAT_ADDR_LO                                                                    0x1ed0\n#define mmCP_DMA_WATCH_STAT_ADDR_LO_BASE_IDX                                                           0\n#define mmCP_DMA_WATCH_STAT_ADDR_HI                                                                    0x1ed1\n#define mmCP_DMA_WATCH_STAT_ADDR_HI_BASE_IDX                                                           0\n#define mmCP_DMA_WATCH_STAT                                                                            0x1ed2\n#define mmCP_DMA_WATCH_STAT_BASE_IDX                                                                   0\n#define mmCP_PFP_JT_STAT                                                                               0x1ed3\n#define mmCP_PFP_JT_STAT_BASE_IDX                                                                      0\n#define mmCP_CE_JT_STAT                                                                                0x1ed4\n#define mmCP_CE_JT_STAT_BASE_IDX                                                                       0\n#define mmCP_MEC_JT_STAT                                                                               0x1ed5\n#define mmCP_MEC_JT_STAT_BASE_IDX                                                                      0\n#define mmCP_FETCHER_SOURCE                                                                            0x1f1e\n#define mmCP_FETCHER_SOURCE_BASE_IDX                                                                   0\n#define mmCP_CE_CS_PARTITION_INDEX                                                                     0x1f1f\n#define mmCP_CE_CS_PARTITION_INDEX_BASE_IDX                                                            0\n#define mmCP_RB_DOORBELL_CLEAR                                                                         0x1f28\n#define mmCP_RB_DOORBELL_CLEAR_BASE_IDX                                                                0\n#define mmCP_RB0_ACTIVE                                                                                0x1f40\n#define mmCP_RB0_ACTIVE_BASE_IDX                                                                       0\n#define mmCP_RB_ACTIVE                                                                                 0x1f40\n#define mmCP_RB_ACTIVE_BASE_IDX                                                                        0\n#define mmCP_RB1_ACTIVE                                                                                0x1f41\n#define mmCP_RB1_ACTIVE_BASE_IDX                                                                       0\n#define mmCP_RB_STATUS                                                                                 0x1f43\n#define mmCP_RB_STATUS_BASE_IDX                                                                        0\n#define mmCPG_RCIU_CAM_INDEX                                                                           0x1f44\n#define mmCPG_RCIU_CAM_INDEX_BASE_IDX                                                                  0\n#define mmCPG_RCIU_CAM_DATA                                                                            0x1f45\n#define mmCPG_RCIU_CAM_DATA_BASE_IDX                                                                   0\n#define mmCPG_RCIU_CAM_DATA_PHASE0                                                                     0x1f45\n#define mmCPG_RCIU_CAM_DATA_PHASE0_BASE_IDX                                                            0\n#define mmCPG_RCIU_CAM_DATA_PHASE1                                                                     0x1f45\n#define mmCPG_RCIU_CAM_DATA_PHASE1_BASE_IDX                                                            0\n#define mmCPG_RCIU_CAM_DATA_PHASE2                                                                     0x1f45\n#define mmCPG_RCIU_CAM_DATA_PHASE2_BASE_IDX                                                            0\n#define mmCP_GPU_TIMESTAMP_OFFSET_LO                                                                   0x1f4c\n#define mmCP_GPU_TIMESTAMP_OFFSET_LO_BASE_IDX                                                          0\n#define mmCP_GPU_TIMESTAMP_OFFSET_HI                                                                   0x1f4d\n#define mmCP_GPU_TIMESTAMP_OFFSET_HI_BASE_IDX                                                          0\n#define mmCPF_GCR_CNTL                                                                                 0x1f53\n#define mmCPF_GCR_CNTL_BASE_IDX                                                                        0\n#define mmCPG_UTCL1_STATUS                                                                             0x1f54\n#define mmCPG_UTCL1_STATUS_BASE_IDX                                                                    0\n#define mmCPC_UTCL1_STATUS                                                                             0x1f55\n#define mmCPC_UTCL1_STATUS_BASE_IDX                                                                    0\n#define mmCPF_UTCL1_STATUS                                                                             0x1f56\n#define mmCPF_UTCL1_STATUS_BASE_IDX                                                                    0\n#define mmCP_SD_CNTL                                                                                   0x1f57\n#define mmCP_SD_CNTL_BASE_IDX                                                                          0\n#define mmCP_SOFT_RESET_CNTL                                                                           0x1f59\n#define mmCP_SOFT_RESET_CNTL_BASE_IDX                                                                  0\n#define mmCP_CPC_GFX_CNTL                                                                              0x1f5a\n#define mmCP_CPC_GFX_CNTL_BASE_IDX                                                                     0\n\n\n\n\n#define mmSPI_ARB_PRIORITY                                                                             0x1f60\n#define mmSPI_ARB_PRIORITY_BASE_IDX                                                                    0\n#define mmSPI_ARB_CYCLES_0                                                                             0x1f61\n#define mmSPI_ARB_CYCLES_0_BASE_IDX                                                                    0\n#define mmSPI_ARB_CYCLES_1                                                                             0x1f62\n#define mmSPI_ARB_CYCLES_1_BASE_IDX                                                                    0\n#define mmSPI_WCL_PIPE_PERCENT_GFX                                                                     0x1f67\n#define mmSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX                                                            0\n#define mmSPI_WCL_PIPE_PERCENT_HP3D                                                                    0x1f68\n#define mmSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX                                                           0\n#define mmSPI_WCL_PIPE_PERCENT_CS0                                                                     0x1f69\n#define mmSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX                                                            0\n#define mmSPI_WCL_PIPE_PERCENT_CS1                                                                     0x1f6a\n#define mmSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX                                                            0\n#define mmSPI_WCL_PIPE_PERCENT_CS2                                                                     0x1f6b\n#define mmSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX                                                            0\n#define mmSPI_WCL_PIPE_PERCENT_CS3                                                                     0x1f6c\n#define mmSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX                                                            0\n#define mmSPI_GDBG_WAVE_CNTL                                                                           0x1f71\n#define mmSPI_GDBG_WAVE_CNTL_BASE_IDX                                                                  0\n#define mmSPI_GDBG_TRAP_CONFIG                                                                         0x1f72\n#define mmSPI_GDBG_TRAP_CONFIG_BASE_IDX                                                                0\n#define mmSPI_GDBG_TRAP_MASK                                                                           0x1f73\n#define mmSPI_GDBG_TRAP_MASK_BASE_IDX                                                                  0\n#define mmSPI_GDBG_WAVE_CNTL2                                                                          0x1f74\n#define mmSPI_GDBG_WAVE_CNTL2_BASE_IDX                                                                 0\n#define mmSPI_GDBG_WAVE_CNTL3                                                                          0x1f75\n#define mmSPI_GDBG_WAVE_CNTL3_BASE_IDX                                                                 0\n#define mmSPI_GDBG_TRAP_DATA0                                                                          0x1f78\n#define mmSPI_GDBG_TRAP_DATA0_BASE_IDX                                                                 0\n#define mmSPI_GDBG_TRAP_DATA1                                                                          0x1f79\n#define mmSPI_GDBG_TRAP_DATA1_BASE_IDX                                                                 0\n#define mmSPI_COMPUTE_QUEUE_RESET                                                                      0x1f7b\n#define mmSPI_COMPUTE_QUEUE_RESET_BASE_IDX                                                             0\n#define mmSPI_RESOURCE_RESERVE_CU_0                                                                    0x1f7c\n#define mmSPI_RESOURCE_RESERVE_CU_0_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_1                                                                    0x1f7d\n#define mmSPI_RESOURCE_RESERVE_CU_1_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_2                                                                    0x1f7e\n#define mmSPI_RESOURCE_RESERVE_CU_2_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_3                                                                    0x1f7f\n#define mmSPI_RESOURCE_RESERVE_CU_3_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_4                                                                    0x1f80\n#define mmSPI_RESOURCE_RESERVE_CU_4_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_5                                                                    0x1f81\n#define mmSPI_RESOURCE_RESERVE_CU_5_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_6                                                                    0x1f82\n#define mmSPI_RESOURCE_RESERVE_CU_6_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_7                                                                    0x1f83\n#define mmSPI_RESOURCE_RESERVE_CU_7_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_8                                                                    0x1f84\n#define mmSPI_RESOURCE_RESERVE_CU_8_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_CU_9                                                                    0x1f85\n#define mmSPI_RESOURCE_RESERVE_CU_9_BASE_IDX                                                           0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_0                                                                 0x1f86\n#define mmSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_1                                                                 0x1f87\n#define mmSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_2                                                                 0x1f88\n#define mmSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_3                                                                 0x1f89\n#define mmSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_4                                                                 0x1f8a\n#define mmSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_5                                                                 0x1f8b\n#define mmSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_6                                                                 0x1f8c\n#define mmSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_7                                                                 0x1f8d\n#define mmSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_8                                                                 0x1f8e\n#define mmSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX                                                        0\n#define mmSPI_RESOURCE_RESERVE_EN_CU_9                                                                 0x1f8f\n#define mmSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX                                                        0\n#define mmSPI_COMPUTE_WF_CTX_SAVE                                                                      0x1f9c\n#define mmSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX                                                             0\n#define mmSPI_ARB_CNTL_0                                                                               0x1f9d\n#define mmSPI_ARB_CNTL_0_BASE_IDX                                                                      0\n#define mmSPI_FEATURE_CTRL                                                                             0x1f9e\n#define mmSPI_FEATURE_CTRL_BASE_IDX                                                                    0\n#define mmSPI_SHADER_RSRC_LIMIT_CTRL                                                                   0x1f9f\n#define mmSPI_SHADER_RSRC_LIMIT_CTRL_BASE_IDX                                                          0\n\n\n\n\n#define mmCP_HPD_MES_ROQ_OFFSETS                                                                       0x1fa4\n#define mmCP_HPD_MES_ROQ_OFFSETS_BASE_IDX                                                              0\n#define mmCP_HPD_ROQ_OFFSETS                                                                           0x1fa4\n#define mmCP_HPD_ROQ_OFFSETS_BASE_IDX                                                                  0\n#define mmCP_HPD_STATUS0                                                                               0x1fa5\n#define mmCP_HPD_STATUS0_BASE_IDX                                                                      0\n#define mmCP_HPD_UTCL1_CNTL                                                                            0x1fa6\n#define mmCP_HPD_UTCL1_CNTL_BASE_IDX                                                                   0\n#define mmCP_HPD_UTCL1_ERROR                                                                           0x1fa7\n#define mmCP_HPD_UTCL1_ERROR_BASE_IDX                                                                  0\n#define mmCP_HPD_UTCL1_ERROR_ADDR                                                                      0x1fa8\n#define mmCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX                                                             0\n#define mmCP_MQD_BASE_ADDR                                                                             0x1fa9\n#define mmCP_MQD_BASE_ADDR_BASE_IDX                                                                    0\n#define mmCP_MQD_BASE_ADDR_HI                                                                          0x1faa\n#define mmCP_MQD_BASE_ADDR_HI_BASE_IDX                                                                 0\n#define mmCP_HQD_ACTIVE                                                                                0x1fab\n#define mmCP_HQD_ACTIVE_BASE_IDX                                                                       0\n#define mmCP_HQD_VMID                                                                                  0x1fac\n#define mmCP_HQD_VMID_BASE_IDX                                                                         0\n#define mmCP_HQD_PERSISTENT_STATE                                                                      0x1fad\n#define mmCP_HQD_PERSISTENT_STATE_BASE_IDX                                                             0\n#define mmCP_HQD_PIPE_PRIORITY                                                                         0x1fae\n#define mmCP_HQD_PIPE_PRIORITY_BASE_IDX                                                                0\n#define mmCP_HQD_QUEUE_PRIORITY                                                                        0x1faf\n#define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX                                                               0\n#define mmCP_HQD_QUANTUM                                                                               0x1fb0\n#define mmCP_HQD_QUANTUM_BASE_IDX                                                                      0\n#define mmCP_HQD_PQ_BASE                                                                               0x1fb1\n#define mmCP_HQD_PQ_BASE_BASE_IDX                                                                      0\n#define mmCP_HQD_PQ_BASE_HI                                                                            0x1fb2\n#define mmCP_HQD_PQ_BASE_HI_BASE_IDX                                                                   0\n#define mmCP_HQD_PQ_RPTR                                                                               0x1fb3\n#define mmCP_HQD_PQ_RPTR_BASE_IDX                                                                      0\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR                                                                   0x1fb4\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX                                                          0\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI                                                                0x1fb5\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX                                                       0\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR                                                                     0x1fb6\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX                                                            0\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI                                                                  0x1fb7\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX                                                         0\n#define mmCP_HQD_PQ_DOORBELL_CONTROL                                                                   0x1fb8\n#define mmCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX                                                          0\n#define mmCP_HQD_PQ_CONTROL                                                                            0x1fba\n#define mmCP_HQD_PQ_CONTROL_BASE_IDX                                                                   0\n#define mmCP_HQD_IB_BASE_ADDR                                                                          0x1fbb\n#define mmCP_HQD_IB_BASE_ADDR_BASE_IDX                                                                 0\n#define mmCP_HQD_IB_BASE_ADDR_HI                                                                       0x1fbc\n#define mmCP_HQD_IB_BASE_ADDR_HI_BASE_IDX                                                              0\n#define mmCP_HQD_IB_RPTR                                                                               0x1fbd\n#define mmCP_HQD_IB_RPTR_BASE_IDX                                                                      0\n#define mmCP_HQD_IB_CONTROL                                                                            0x1fbe\n#define mmCP_HQD_IB_CONTROL_BASE_IDX                                                                   0\n#define mmCP_HQD_IQ_TIMER                                                                              0x1fbf\n#define mmCP_HQD_IQ_TIMER_BASE_IDX                                                                     0\n#define mmCP_HQD_IQ_RPTR                                                                               0x1fc0\n#define mmCP_HQD_IQ_RPTR_BASE_IDX                                                                      0\n#define mmCP_HQD_DEQUEUE_REQUEST                                                                       0x1fc1\n#define mmCP_HQD_DEQUEUE_REQUEST_BASE_IDX                                                              0\n#define mmCP_HQD_DMA_OFFLOAD                                                                           0x1fc2\n#define mmCP_HQD_DMA_OFFLOAD_BASE_IDX                                                                  0\n#define mmCP_HQD_OFFLOAD                                                                               0x1fc2\n#define mmCP_HQD_OFFLOAD_BASE_IDX                                                                      0\n#define mmCP_HQD_SEMA_CMD                                                                              0x1fc3\n#define mmCP_HQD_SEMA_CMD_BASE_IDX                                                                     0\n#define mmCP_HQD_MSG_TYPE                                                                              0x1fc4\n#define mmCP_HQD_MSG_TYPE_BASE_IDX                                                                     0\n#define mmCP_HQD_ATOMIC0_PREOP_LO                                                                      0x1fc5\n#define mmCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX                                                             0\n#define mmCP_HQD_ATOMIC0_PREOP_HI                                                                      0x1fc6\n#define mmCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX                                                             0\n#define mmCP_HQD_ATOMIC1_PREOP_LO                                                                      0x1fc7\n#define mmCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX                                                             0\n#define mmCP_HQD_ATOMIC1_PREOP_HI                                                                      0x1fc8\n#define mmCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX                                                             0\n#define mmCP_HQD_HQ_SCHEDULER0                                                                         0x1fc9\n#define mmCP_HQD_HQ_SCHEDULER0_BASE_IDX                                                                0\n#define mmCP_HQD_HQ_STATUS0                                                                            0x1fc9\n#define mmCP_HQD_HQ_STATUS0_BASE_IDX                                                                   0\n#define mmCP_HQD_HQ_CONTROL0                                                                           0x1fca\n#define mmCP_HQD_HQ_CONTROL0_BASE_IDX                                                                  0\n#define mmCP_HQD_HQ_SCHEDULER1                                                                         0x1fca\n#define mmCP_HQD_HQ_SCHEDULER1_BASE_IDX                                                                0\n#define mmCP_MQD_CONTROL                                                                               0x1fcb\n#define mmCP_MQD_CONTROL_BASE_IDX                                                                      0\n#define mmCP_HQD_HQ_STATUS1                                                                            0x1fcc\n#define mmCP_HQD_HQ_STATUS1_BASE_IDX                                                                   0\n#define mmCP_HQD_HQ_CONTROL1                                                                           0x1fcd\n#define mmCP_HQD_HQ_CONTROL1_BASE_IDX                                                                  0\n#define mmCP_HQD_EOP_BASE_ADDR                                                                         0x1fce\n#define mmCP_HQD_EOP_BASE_ADDR_BASE_IDX                                                                0\n#define mmCP_HQD_EOP_BASE_ADDR_HI                                                                      0x1fcf\n#define mmCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX                                                             0\n#define mmCP_HQD_EOP_CONTROL                                                                           0x1fd0\n#define mmCP_HQD_EOP_CONTROL_BASE_IDX                                                                  0\n#define mmCP_HQD_EOP_RPTR                                                                              0x1fd1\n#define mmCP_HQD_EOP_RPTR_BASE_IDX                                                                     0\n#define mmCP_HQD_EOP_WPTR                                                                              0x1fd2\n#define mmCP_HQD_EOP_WPTR_BASE_IDX                                                                     0\n#define mmCP_HQD_EOP_EVENTS                                                                            0x1fd3\n#define mmCP_HQD_EOP_EVENTS_BASE_IDX                                                                   0\n#define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO                                                                 0x1fd4\n#define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                        0\n#define mmCP_HQD_CTX_SAVE_BASE_ADDR_HI                                                                 0x1fd5\n#define mmCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                        0\n#define mmCP_HQD_CTX_SAVE_CONTROL                                                                      0x1fd6\n#define mmCP_HQD_CTX_SAVE_CONTROL_BASE_IDX                                                             0\n#define mmCP_HQD_CNTL_STACK_OFFSET                                                                     0x1fd7\n#define mmCP_HQD_CNTL_STACK_OFFSET_BASE_IDX                                                            0\n#define mmCP_HQD_CNTL_STACK_SIZE                                                                       0x1fd8\n#define mmCP_HQD_CNTL_STACK_SIZE_BASE_IDX                                                              0\n#define mmCP_HQD_WG_STATE_OFFSET                                                                       0x1fd9\n#define mmCP_HQD_WG_STATE_OFFSET_BASE_IDX                                                              0\n#define mmCP_HQD_CTX_SAVE_SIZE                                                                         0x1fda\n#define mmCP_HQD_CTX_SAVE_SIZE_BASE_IDX                                                                0\n#define mmCP_HQD_GDS_RESOURCE_STATE                                                                    0x1fdb\n#define mmCP_HQD_GDS_RESOURCE_STATE_BASE_IDX                                                           0\n#define mmCP_HQD_ERROR                                                                                 0x1fdc\n#define mmCP_HQD_ERROR_BASE_IDX                                                                        0\n#define mmCP_HQD_EOP_WPTR_MEM                                                                          0x1fdd\n#define mmCP_HQD_EOP_WPTR_MEM_BASE_IDX                                                                 0\n#define mmCP_HQD_AQL_CONTROL                                                                           0x1fde\n#define mmCP_HQD_AQL_CONTROL_BASE_IDX                                                                  0\n#define mmCP_HQD_PQ_WPTR_LO                                                                            0x1fdf\n#define mmCP_HQD_PQ_WPTR_LO_BASE_IDX                                                                   0\n#define mmCP_HQD_PQ_WPTR_HI                                                                            0x1fe0\n#define mmCP_HQD_PQ_WPTR_HI_BASE_IDX                                                                   0\n#define mmCP_HQD_SUSPEND_CNTL_STACK_OFFSET                                                             0x1fe1\n#define mmCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                    0\n#define mmCP_HQD_SUSPEND_CNTL_STACK_DW_CNT                                                             0x1fe2\n#define mmCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_BASE_IDX                                                    0\n#define mmCP_HQD_SUSPEND_WG_STATE_OFFSET                                                               0x1fe3\n#define mmCP_HQD_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                      0\n#define mmCP_HQD_DDID_RPTR                                                                             0x1fe4\n#define mmCP_HQD_DDID_RPTR_BASE_IDX                                                                    0\n#define mmCP_HQD_DDID_WPTR                                                                             0x1fe5\n#define mmCP_HQD_DDID_WPTR_BASE_IDX                                                                    0\n#define mmCP_HQD_DDID_INFLIGHT_COUNT                                                                   0x1fe6\n#define mmCP_HQD_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0\n#define mmCP_HQD_DDID_DELTA_RPT_COUNT                                                                  0x1fe7\n#define mmCP_HQD_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0\n#define mmCP_HQD_DEQUEUE_STATUS                                                                        0x1fe8\n#define mmCP_HQD_DEQUEUE_STATUS_BASE_IDX                                                               0\n\n\n\n\n#define mmDIDT_IND_INDEX                                                                               0x2020\n#define mmDIDT_IND_INDEX_BASE_IDX                                                                      0\n#define mmDIDT_IND_DATA                                                                                0x2021\n#define mmDIDT_IND_DATA_BASE_IDX                                                                       0\n#define mmDIDT_INDEX_AUTO_INCR_EN                                                                      0x2022\n#define mmDIDT_INDEX_AUTO_INCR_EN_BASE_IDX                                                             0\n\n\n\n\n#define mmGC_CAC_CTRL_1                                                                                0x2024\n#define mmGC_CAC_CTRL_1_BASE_IDX                                                                       0\n#define mmGC_CAC_CTRL_2                                                                                0x2025\n#define mmGC_CAC_CTRL_2_BASE_IDX                                                                       0\n#define mmGC_CAC_AGGR_LOWER                                                                            0x2026\n#define mmGC_CAC_AGGR_LOWER_BASE_IDX                                                                   0\n#define mmGC_CAC_AGGR_UPPER                                                                            0x2027\n#define mmGC_CAC_AGGR_UPPER_BASE_IDX                                                                   0\n#define mmGC_CAC_SOFT_CTRL                                                                             0x202a\n#define mmGC_CAC_SOFT_CTRL_BASE_IDX                                                                    0\n#define mmGC_EDC_CTRL                                                                                  0x202b\n#define mmGC_EDC_CTRL_BASE_IDX                                                                         0\n#define mmGC_EDC_THRESHOLD                                                                             0x202c\n#define mmGC_EDC_THRESHOLD_BASE_IDX                                                                    0\n#define mmGC_EDC_STATUS                                                                                0x202d\n#define mmGC_EDC_STATUS_BASE_IDX                                                                       0\n#define mmGC_EDC_OVERFLOW                                                                              0x202e\n#define mmGC_EDC_OVERFLOW_BASE_IDX                                                                     0\n#define mmGC_EDC_ROLLING_POWER_DELTA                                                                   0x202f\n#define mmGC_EDC_ROLLING_POWER_DELTA_BASE_IDX                                                          0\n#define mmGC_THROTTLE_CTRL                                                                             0x2030\n#define mmGC_THROTTLE_CTRL_BASE_IDX                                                                    0\n#define mmGC_THROTTLE_CTRL1                                                                            0x2031\n#define mmGC_THROTTLE_CTRL1_BASE_IDX                                                                   0\n#define mmGC_THROTTLE_STATUS                                                                           0x2032\n#define mmGC_THROTTLE_STATUS_BASE_IDX                                                                  0\n#define mmEDC_PERF_COUNTER                                                                             0x2033\n#define mmEDC_PERF_COUNTER_BASE_IDX                                                                    0\n#define mmPCC_PERF_COUNTER                                                                             0x2034\n#define mmPCC_PERF_COUNTER_BASE_IDX                                                                    0\n#define mmPWRBRK_PERF_COUNTER                                                                          0x2035\n#define mmPWRBRK_PERF_COUNTER_BASE_IDX                                                                 0\n#define mmGC_EDC_STRETCH_CTRL                                                                          0x2036\n#define mmGC_EDC_STRETCH_CTRL_BASE_IDX                                                                 0\n#define mmGC_EDC_STRETCH_THRESHOLD                                                                     0x2037\n#define mmGC_EDC_STRETCH_THRESHOLD_BASE_IDX                                                            0\n#define mmEDC_HYSTERESIS_CNTL                                                                          0x2038\n#define mmEDC_HYSTERESIS_CNTL_BASE_IDX                                                                 0\n#define mmEDC_HYSTERESIS_STAT                                                                          0x2039\n#define mmEDC_HYSTERESIS_STAT_BASE_IDX                                                                 0\n#define mmGC_CAC_IND_INDEX                                                                             0x203c\n#define mmGC_CAC_IND_INDEX_BASE_IDX                                                                    0\n#define mmGC_CAC_IND_DATA                                                                              0x203d\n#define mmGC_CAC_IND_DATA_BASE_IDX                                                                     0\n#define mmSE_CAC_IND_INDEX                                                                             0x203e\n#define mmSE_CAC_IND_INDEX_BASE_IDX                                                                    0\n#define mmSE_CAC_IND_DATA                                                                              0x203f\n#define mmSE_CAC_IND_DATA_BASE_IDX                                                                     0\n\n\n\n\n#define mmTCP_WATCH0_ADDR_H                                                                            0x2040\n#define mmTCP_WATCH0_ADDR_H_BASE_IDX                                                                   0\n#define mmTCP_WATCH0_ADDR_L                                                                            0x2041\n#define mmTCP_WATCH0_ADDR_L_BASE_IDX                                                                   0\n#define mmTCP_WATCH0_CNTL                                                                              0x2042\n#define mmTCP_WATCH0_CNTL_BASE_IDX                                                                     0\n#define mmTCP_WATCH1_ADDR_H                                                                            0x2043\n#define mmTCP_WATCH1_ADDR_H_BASE_IDX                                                                   0\n#define mmTCP_WATCH1_ADDR_L                                                                            0x2044\n#define mmTCP_WATCH1_ADDR_L_BASE_IDX                                                                   0\n#define mmTCP_WATCH1_CNTL                                                                              0x2045\n#define mmTCP_WATCH1_CNTL_BASE_IDX                                                                     0\n#define mmTCP_WATCH2_ADDR_H                                                                            0x2046\n#define mmTCP_WATCH2_ADDR_H_BASE_IDX                                                                   0\n#define mmTCP_WATCH2_ADDR_L                                                                            0x2047\n#define mmTCP_WATCH2_ADDR_L_BASE_IDX                                                                   0\n#define mmTCP_WATCH2_CNTL                                                                              0x2048\n#define mmTCP_WATCH2_CNTL_BASE_IDX                                                                     0\n#define mmTCP_WATCH3_ADDR_H                                                                            0x2049\n#define mmTCP_WATCH3_ADDR_H_BASE_IDX                                                                   0\n#define mmTCP_WATCH3_ADDR_L                                                                            0x204a\n#define mmTCP_WATCH3_ADDR_L_BASE_IDX                                                                   0\n#define mmTCP_WATCH3_CNTL                                                                              0x204b\n#define mmTCP_WATCH3_CNTL_BASE_IDX                                                                     0\n#define mmTCP_PERFCOUNTER_FILTER                                                                       0x2059\n#define mmTCP_PERFCOUNTER_FILTER_BASE_IDX                                                              0\n#define mmTCP_PERFCOUNTER_FILTER_EN                                                                    0x205a\n#define mmTCP_PERFCOUNTER_FILTER_EN_BASE_IDX                                                           0\n#define mmTCP_PERFCOUNTER_FILTER2                                                                      0x205b\n#define mmTCP_PERFCOUNTER_FILTER2_BASE_IDX                                                             0\n\n\n\n\n#define mmGDS_VMID0_BASE                                                                               0x20a0\n#define mmGDS_VMID0_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID0_SIZE                                                                               0x20a1\n#define mmGDS_VMID0_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID1_BASE                                                                               0x20a2\n#define mmGDS_VMID1_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID1_SIZE                                                                               0x20a3\n#define mmGDS_VMID1_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID2_BASE                                                                               0x20a4\n#define mmGDS_VMID2_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID2_SIZE                                                                               0x20a5\n#define mmGDS_VMID2_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID3_BASE                                                                               0x20a6\n#define mmGDS_VMID3_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID3_SIZE                                                                               0x20a7\n#define mmGDS_VMID3_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID4_BASE                                                                               0x20a8\n#define mmGDS_VMID4_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID4_SIZE                                                                               0x20a9\n#define mmGDS_VMID4_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID5_BASE                                                                               0x20aa\n#define mmGDS_VMID5_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID5_SIZE                                                                               0x20ab\n#define mmGDS_VMID5_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID6_BASE                                                                               0x20ac\n#define mmGDS_VMID6_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID6_SIZE                                                                               0x20ad\n#define mmGDS_VMID6_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID7_BASE                                                                               0x20ae\n#define mmGDS_VMID7_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID7_SIZE                                                                               0x20af\n#define mmGDS_VMID7_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID8_BASE                                                                               0x20b0\n#define mmGDS_VMID8_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID8_SIZE                                                                               0x20b1\n#define mmGDS_VMID8_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID9_BASE                                                                               0x20b2\n#define mmGDS_VMID9_BASE_BASE_IDX                                                                      0\n#define mmGDS_VMID9_SIZE                                                                               0x20b3\n#define mmGDS_VMID9_SIZE_BASE_IDX                                                                      0\n#define mmGDS_VMID10_BASE                                                                              0x20b4\n#define mmGDS_VMID10_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID10_SIZE                                                                              0x20b5\n#define mmGDS_VMID10_SIZE_BASE_IDX                                                                     0\n#define mmGDS_VMID11_BASE                                                                              0x20b6\n#define mmGDS_VMID11_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID11_SIZE                                                                              0x20b7\n#define mmGDS_VMID11_SIZE_BASE_IDX                                                                     0\n#define mmGDS_VMID12_BASE                                                                              0x20b8\n#define mmGDS_VMID12_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID12_SIZE                                                                              0x20b9\n#define mmGDS_VMID12_SIZE_BASE_IDX                                                                     0\n#define mmGDS_VMID13_BASE                                                                              0x20ba\n#define mmGDS_VMID13_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID13_SIZE                                                                              0x20bb\n#define mmGDS_VMID13_SIZE_BASE_IDX                                                                     0\n#define mmGDS_VMID14_BASE                                                                              0x20bc\n#define mmGDS_VMID14_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID14_SIZE                                                                              0x20bd\n#define mmGDS_VMID14_SIZE_BASE_IDX                                                                     0\n#define mmGDS_VMID15_BASE                                                                              0x20be\n#define mmGDS_VMID15_BASE_BASE_IDX                                                                     0\n#define mmGDS_VMID15_SIZE                                                                              0x20bf\n#define mmGDS_VMID15_SIZE_BASE_IDX                                                                     0\n#define mmGDS_GWS_VMID0                                                                                0x20c0\n#define mmGDS_GWS_VMID0_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID1                                                                                0x20c1\n#define mmGDS_GWS_VMID1_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID2                                                                                0x20c2\n#define mmGDS_GWS_VMID2_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID3                                                                                0x20c3\n#define mmGDS_GWS_VMID3_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID4                                                                                0x20c4\n#define mmGDS_GWS_VMID4_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID5                                                                                0x20c5\n#define mmGDS_GWS_VMID5_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID6                                                                                0x20c6\n#define mmGDS_GWS_VMID6_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID7                                                                                0x20c7\n#define mmGDS_GWS_VMID7_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID8                                                                                0x20c8\n#define mmGDS_GWS_VMID8_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID9                                                                                0x20c9\n#define mmGDS_GWS_VMID9_BASE_IDX                                                                       0\n#define mmGDS_GWS_VMID10                                                                               0x20ca\n#define mmGDS_GWS_VMID10_BASE_IDX                                                                      0\n#define mmGDS_GWS_VMID11                                                                               0x20cb\n#define mmGDS_GWS_VMID11_BASE_IDX                                                                      0\n#define mmGDS_GWS_VMID12                                                                               0x20cc\n#define mmGDS_GWS_VMID12_BASE_IDX                                                                      0\n#define mmGDS_GWS_VMID13                                                                               0x20cd\n#define mmGDS_GWS_VMID13_BASE_IDX                                                                      0\n#define mmGDS_GWS_VMID14                                                                               0x20ce\n#define mmGDS_GWS_VMID14_BASE_IDX                                                                      0\n#define mmGDS_GWS_VMID15                                                                               0x20cf\n#define mmGDS_GWS_VMID15_BASE_IDX                                                                      0\n#define mmGDS_OA_VMID0                                                                                 0x20d0\n#define mmGDS_OA_VMID0_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID1                                                                                 0x20d1\n#define mmGDS_OA_VMID1_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID2                                                                                 0x20d2\n#define mmGDS_OA_VMID2_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID3                                                                                 0x20d3\n#define mmGDS_OA_VMID3_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID4                                                                                 0x20d4\n#define mmGDS_OA_VMID4_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID5                                                                                 0x20d5\n#define mmGDS_OA_VMID5_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID6                                                                                 0x20d6\n#define mmGDS_OA_VMID6_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID7                                                                                 0x20d7\n#define mmGDS_OA_VMID7_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID8                                                                                 0x20d8\n#define mmGDS_OA_VMID8_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID9                                                                                 0x20d9\n#define mmGDS_OA_VMID9_BASE_IDX                                                                        0\n#define mmGDS_OA_VMID10                                                                                0x20da\n#define mmGDS_OA_VMID10_BASE_IDX                                                                       0\n#define mmGDS_OA_VMID11                                                                                0x20db\n#define mmGDS_OA_VMID11_BASE_IDX                                                                       0\n#define mmGDS_OA_VMID12                                                                                0x20dc\n#define mmGDS_OA_VMID12_BASE_IDX                                                                       0\n#define mmGDS_OA_VMID13                                                                                0x20dd\n#define mmGDS_OA_VMID13_BASE_IDX                                                                       0\n#define mmGDS_OA_VMID14                                                                                0x20de\n#define mmGDS_OA_VMID14_BASE_IDX                                                                       0\n#define mmGDS_OA_VMID15                                                                                0x20df\n#define mmGDS_OA_VMID15_BASE_IDX                                                                       0\n#define mmGDS_GWS_RESET0                                                                               0x20e4\n#define mmGDS_GWS_RESET0_BASE_IDX                                                                      0\n#define mmGDS_GWS_RESET1                                                                               0x20e5\n#define mmGDS_GWS_RESET1_BASE_IDX                                                                      0\n#define mmGDS_GWS_RESOURCE_RESET                                                                       0x20e6\n#define mmGDS_GWS_RESOURCE_RESET_BASE_IDX                                                              0\n#define mmGDS_COMPUTE_MAX_WAVE_ID                                                                      0x20e8\n#define mmGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX                                                             0\n#define mmGDS_OA_RESET_MASK                                                                            0x20e9\n#define mmGDS_OA_RESET_MASK_BASE_IDX                                                                   0\n#define mmGDS_OA_RESET                                                                                 0x20ea\n#define mmGDS_OA_RESET_BASE_IDX                                                                        0\n#define mmGDS_ENHANCE2                                                                                 0x20eb\n#define mmGDS_ENHANCE2_BASE_IDX                                                                        0\n#define mmGDS_OA_CGPG_RESTORE                                                                          0x20ec\n#define mmGDS_OA_CGPG_RESTORE_BASE_IDX                                                                 0\n#define mmGDS_CS_CTXSW_STATUS                                                                          0x20ed\n#define mmGDS_CS_CTXSW_STATUS_BASE_IDX                                                                 0\n#define mmGDS_CS_CTXSW_CNT0                                                                            0x20ee\n#define mmGDS_CS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define mmGDS_CS_CTXSW_CNT1                                                                            0x20ef\n#define mmGDS_CS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define mmGDS_CS_CTXSW_CNT2                                                                            0x20f0\n#define mmGDS_CS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define mmGDS_CS_CTXSW_CNT3                                                                            0x20f1\n#define mmGDS_CS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define mmGDS_GFX_CTXSW_STATUS                                                                         0x20f2\n#define mmGDS_GFX_CTXSW_STATUS_BASE_IDX                                                                0\n#define mmGDS_VS_CTXSW_CNT0                                                                            0x20f3\n#define mmGDS_VS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define mmGDS_VS_CTXSW_CNT1                                                                            0x20f4\n#define mmGDS_VS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define mmGDS_VS_CTXSW_CNT2                                                                            0x20f5\n#define mmGDS_VS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define mmGDS_VS_CTXSW_CNT3                                                                            0x20f6\n#define mmGDS_VS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define mmGDS_PS_CTXSW_CNT0                                                                            0x20f7\n#define mmGDS_PS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define mmGDS_PS_CTXSW_CNT1                                                                            0x20f8\n#define mmGDS_PS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define mmGDS_PS_CTXSW_CNT2                                                                            0x20f9\n#define mmGDS_PS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define mmGDS_PS_CTXSW_CNT3                                                                            0x20fa\n#define mmGDS_PS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define mmGDS_PS_CTXSW_IDX                                                                             0x20fb\n#define mmGDS_PS_CTXSW_IDX_BASE_IDX                                                                    0\n#define mmGDS_GS_CTXSW_CNT0                                                                            0x2117\n#define mmGDS_GS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define mmGDS_GS_CTXSW_CNT1                                                                            0x2118\n#define mmGDS_GS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define mmGDS_GS_CTXSW_CNT2                                                                            0x2119\n#define mmGDS_GS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define mmGDS_GS_CTXSW_CNT3                                                                            0x211a\n#define mmGDS_GS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define mmGDS_MEMORY_CLEAN                                                                             0x211f\n#define mmGDS_MEMORY_CLEAN_BASE_IDX                                                                    0\n\n\n\n\n#define mmDB_RENDER_CONTROL                                                                            0x0000\n#define mmDB_RENDER_CONTROL_BASE_IDX                                                                   1\n#define mmDB_COUNT_CONTROL                                                                             0x0001\n#define mmDB_COUNT_CONTROL_BASE_IDX                                                                    1\n#define mmDB_DEPTH_VIEW                                                                                0x0002\n#define mmDB_DEPTH_VIEW_BASE_IDX                                                                       1\n#define mmDB_RENDER_OVERRIDE                                                                           0x0003\n#define mmDB_RENDER_OVERRIDE_BASE_IDX                                                                  1\n#define mmDB_RENDER_OVERRIDE2                                                                          0x0004\n#define mmDB_RENDER_OVERRIDE2_BASE_IDX                                                                 1\n#define mmDB_HTILE_DATA_BASE                                                                           0x0005\n#define mmDB_HTILE_DATA_BASE_BASE_IDX                                                                  1\n#define mmDB_DEPTH_SIZE_XY                                                                             0x0007\n#define mmDB_DEPTH_SIZE_XY_BASE_IDX                                                                    1\n#define mmDB_DEPTH_BOUNDS_MIN                                                                          0x0008\n#define mmDB_DEPTH_BOUNDS_MIN_BASE_IDX                                                                 1\n#define mmDB_DEPTH_BOUNDS_MAX                                                                          0x0009\n#define mmDB_DEPTH_BOUNDS_MAX_BASE_IDX                                                                 1\n#define mmDB_STENCIL_CLEAR                                                                             0x000a\n#define mmDB_STENCIL_CLEAR_BASE_IDX                                                                    1\n#define mmDB_DEPTH_CLEAR                                                                               0x000b\n#define mmDB_DEPTH_CLEAR_BASE_IDX                                                                      1\n#define mmPA_SC_SCREEN_SCISSOR_TL                                                                      0x000c\n#define mmPA_SC_SCREEN_SCISSOR_TL_BASE_IDX                                                             1\n#define mmPA_SC_SCREEN_SCISSOR_BR                                                                      0x000d\n#define mmPA_SC_SCREEN_SCISSOR_BR_BASE_IDX                                                             1\n#define mmDB_DFSM_CONTROL                                                                              0x000e\n#define mmDB_DFSM_CONTROL_BASE_IDX                                                                     1\n#define mmDB_RESERVED_REG_2                                                                            0x000f\n#define mmDB_RESERVED_REG_2_BASE_IDX                                                                   1\n#define mmDB_Z_INFO                                                                                    0x0010\n#define mmDB_Z_INFO_BASE_IDX                                                                           1\n#define mmDB_STENCIL_INFO                                                                              0x0011\n#define mmDB_STENCIL_INFO_BASE_IDX                                                                     1\n#define mmDB_Z_READ_BASE                                                                               0x0012\n#define mmDB_Z_READ_BASE_BASE_IDX                                                                      1\n#define mmDB_STENCIL_READ_BASE                                                                         0x0013\n#define mmDB_STENCIL_READ_BASE_BASE_IDX                                                                1\n#define mmDB_Z_WRITE_BASE                                                                              0x0014\n#define mmDB_Z_WRITE_BASE_BASE_IDX                                                                     1\n#define mmDB_STENCIL_WRITE_BASE                                                                        0x0015\n#define mmDB_STENCIL_WRITE_BASE_BASE_IDX                                                               1\n#define mmDB_RESERVED_REG_1                                                                            0x0016\n#define mmDB_RESERVED_REG_1_BASE_IDX                                                                   1\n#define mmDB_RESERVED_REG_3                                                                            0x0017\n#define mmDB_RESERVED_REG_3_BASE_IDX                                                                   1\n#define mmDB_VRS_OVERRIDE_CNTL                                                                         0x0019\n#define mmDB_VRS_OVERRIDE_CNTL_BASE_IDX                                                                1\n#define mmDB_Z_READ_BASE_HI                                                                            0x001a\n#define mmDB_Z_READ_BASE_HI_BASE_IDX                                                                   1\n#define mmDB_STENCIL_READ_BASE_HI                                                                      0x001b\n#define mmDB_STENCIL_READ_BASE_HI_BASE_IDX                                                             1\n#define mmDB_Z_WRITE_BASE_HI                                                                           0x001c\n#define mmDB_Z_WRITE_BASE_HI_BASE_IDX                                                                  1\n#define mmDB_STENCIL_WRITE_BASE_HI                                                                     0x001d\n#define mmDB_STENCIL_WRITE_BASE_HI_BASE_IDX                                                            1\n#define mmDB_HTILE_DATA_BASE_HI                                                                        0x001e\n#define mmDB_HTILE_DATA_BASE_HI_BASE_IDX                                                               1\n#define mmDB_RMI_L2_CACHE_CONTROL                                                                      0x001f\n#define mmDB_RMI_L2_CACHE_CONTROL_BASE_IDX                                                             1\n#define mmTA_BC_BASE_ADDR                                                                              0x0020\n#define mmTA_BC_BASE_ADDR_BASE_IDX                                                                     1\n#define mmTA_BC_BASE_ADDR_HI                                                                           0x0021\n#define mmTA_BC_BASE_ADDR_HI_BASE_IDX                                                                  1\n#define mmCOHER_DEST_BASE_HI_0                                                                         0x007a\n#define mmCOHER_DEST_BASE_HI_0_BASE_IDX                                                                1\n#define mmCOHER_DEST_BASE_HI_1                                                                         0x007b\n#define mmCOHER_DEST_BASE_HI_1_BASE_IDX                                                                1\n#define mmCOHER_DEST_BASE_HI_2                                                                         0x007c\n#define mmCOHER_DEST_BASE_HI_2_BASE_IDX                                                                1\n#define mmCOHER_DEST_BASE_HI_3                                                                         0x007d\n#define mmCOHER_DEST_BASE_HI_3_BASE_IDX                                                                1\n#define mmCOHER_DEST_BASE_2                                                                            0x007e\n#define mmCOHER_DEST_BASE_2_BASE_IDX                                                                   1\n#define mmCOHER_DEST_BASE_3                                                                            0x007f\n#define mmCOHER_DEST_BASE_3_BASE_IDX                                                                   1\n#define mmPA_SC_WINDOW_OFFSET                                                                          0x0080\n#define mmPA_SC_WINDOW_OFFSET_BASE_IDX                                                                 1\n#define mmPA_SC_WINDOW_SCISSOR_TL                                                                      0x0081\n#define mmPA_SC_WINDOW_SCISSOR_TL_BASE_IDX                                                             1\n#define mmPA_SC_WINDOW_SCISSOR_BR                                                                      0x0082\n#define mmPA_SC_WINDOW_SCISSOR_BR_BASE_IDX                                                             1\n#define mmPA_SC_CLIPRECT_RULE                                                                          0x0083\n#define mmPA_SC_CLIPRECT_RULE_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_0_TL                                                                          0x0084\n#define mmPA_SC_CLIPRECT_0_TL_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_0_BR                                                                          0x0085\n#define mmPA_SC_CLIPRECT_0_BR_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_1_TL                                                                          0x0086\n#define mmPA_SC_CLIPRECT_1_TL_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_1_BR                                                                          0x0087\n#define mmPA_SC_CLIPRECT_1_BR_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_2_TL                                                                          0x0088\n#define mmPA_SC_CLIPRECT_2_TL_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_2_BR                                                                          0x0089\n#define mmPA_SC_CLIPRECT_2_BR_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_3_TL                                                                          0x008a\n#define mmPA_SC_CLIPRECT_3_TL_BASE_IDX                                                                 1\n#define mmPA_SC_CLIPRECT_3_BR                                                                          0x008b\n#define mmPA_SC_CLIPRECT_3_BR_BASE_IDX                                                                 1\n#define mmPA_SC_EDGERULE                                                                               0x008c\n#define mmPA_SC_EDGERULE_BASE_IDX                                                                      1\n#define mmPA_SU_HARDWARE_SCREEN_OFFSET                                                                 0x008d\n#define mmPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX                                                        1\n#define mmCB_TARGET_MASK                                                                               0x008e\n#define mmCB_TARGET_MASK_BASE_IDX                                                                      1\n#define mmCB_SHADER_MASK                                                                               0x008f\n#define mmCB_SHADER_MASK_BASE_IDX                                                                      1\n#define mmPA_SC_GENERIC_SCISSOR_TL                                                                     0x0090\n#define mmPA_SC_GENERIC_SCISSOR_TL_BASE_IDX                                                            1\n#define mmPA_SC_GENERIC_SCISSOR_BR                                                                     0x0091\n#define mmPA_SC_GENERIC_SCISSOR_BR_BASE_IDX                                                            1\n#define mmCOHER_DEST_BASE_0                                                                            0x0092\n#define mmCOHER_DEST_BASE_0_BASE_IDX                                                                   1\n#define mmCOHER_DEST_BASE_1                                                                            0x0093\n#define mmCOHER_DEST_BASE_1_BASE_IDX                                                                   1\n#define mmPA_SC_VPORT_SCISSOR_0_TL                                                                     0x0094\n#define mmPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_0_BR                                                                     0x0095\n#define mmPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_1_TL                                                                     0x0096\n#define mmPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_1_BR                                                                     0x0097\n#define mmPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_2_TL                                                                     0x0098\n#define mmPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_2_BR                                                                     0x0099\n#define mmPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_3_TL                                                                     0x009a\n#define mmPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_3_BR                                                                     0x009b\n#define mmPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_4_TL                                                                     0x009c\n#define mmPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_4_BR                                                                     0x009d\n#define mmPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_5_TL                                                                     0x009e\n#define mmPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_5_BR                                                                     0x009f\n#define mmPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_6_TL                                                                     0x00a0\n#define mmPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_6_BR                                                                     0x00a1\n#define mmPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_7_TL                                                                     0x00a2\n#define mmPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_7_BR                                                                     0x00a3\n#define mmPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_8_TL                                                                     0x00a4\n#define mmPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_8_BR                                                                     0x00a5\n#define mmPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_9_TL                                                                     0x00a6\n#define mmPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_9_BR                                                                     0x00a7\n#define mmPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX                                                            1\n#define mmPA_SC_VPORT_SCISSOR_10_TL                                                                    0x00a8\n#define mmPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_10_BR                                                                    0x00a9\n#define mmPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_11_TL                                                                    0x00aa\n#define mmPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_11_BR                                                                    0x00ab\n#define mmPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_12_TL                                                                    0x00ac\n#define mmPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_12_BR                                                                    0x00ad\n#define mmPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_13_TL                                                                    0x00ae\n#define mmPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_13_BR                                                                    0x00af\n#define mmPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_14_TL                                                                    0x00b0\n#define mmPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_14_BR                                                                    0x00b1\n#define mmPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_15_TL                                                                    0x00b2\n#define mmPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_SCISSOR_15_BR                                                                    0x00b3\n#define mmPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX                                                           1\n#define mmPA_SC_VPORT_ZMIN_0                                                                           0x00b4\n#define mmPA_SC_VPORT_ZMIN_0_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_0                                                                           0x00b5\n#define mmPA_SC_VPORT_ZMAX_0_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_1                                                                           0x00b6\n#define mmPA_SC_VPORT_ZMIN_1_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_1                                                                           0x00b7\n#define mmPA_SC_VPORT_ZMAX_1_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_2                                                                           0x00b8\n#define mmPA_SC_VPORT_ZMIN_2_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_2                                                                           0x00b9\n#define mmPA_SC_VPORT_ZMAX_2_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_3                                                                           0x00ba\n#define mmPA_SC_VPORT_ZMIN_3_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_3                                                                           0x00bb\n#define mmPA_SC_VPORT_ZMAX_3_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_4                                                                           0x00bc\n#define mmPA_SC_VPORT_ZMIN_4_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_4                                                                           0x00bd\n#define mmPA_SC_VPORT_ZMAX_4_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_5                                                                           0x00be\n#define mmPA_SC_VPORT_ZMIN_5_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_5                                                                           0x00bf\n#define mmPA_SC_VPORT_ZMAX_5_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_6                                                                           0x00c0\n#define mmPA_SC_VPORT_ZMIN_6_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_6                                                                           0x00c1\n#define mmPA_SC_VPORT_ZMAX_6_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_7                                                                           0x00c2\n#define mmPA_SC_VPORT_ZMIN_7_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_7                                                                           0x00c3\n#define mmPA_SC_VPORT_ZMAX_7_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_8                                                                           0x00c4\n#define mmPA_SC_VPORT_ZMIN_8_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_8                                                                           0x00c5\n#define mmPA_SC_VPORT_ZMAX_8_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_9                                                                           0x00c6\n#define mmPA_SC_VPORT_ZMIN_9_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMAX_9                                                                           0x00c7\n#define mmPA_SC_VPORT_ZMAX_9_BASE_IDX                                                                  1\n#define mmPA_SC_VPORT_ZMIN_10                                                                          0x00c8\n#define mmPA_SC_VPORT_ZMIN_10_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_10                                                                          0x00c9\n#define mmPA_SC_VPORT_ZMAX_10_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMIN_11                                                                          0x00ca\n#define mmPA_SC_VPORT_ZMIN_11_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_11                                                                          0x00cb\n#define mmPA_SC_VPORT_ZMAX_11_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMIN_12                                                                          0x00cc\n#define mmPA_SC_VPORT_ZMIN_12_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_12                                                                          0x00cd\n#define mmPA_SC_VPORT_ZMAX_12_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMIN_13                                                                          0x00ce\n#define mmPA_SC_VPORT_ZMIN_13_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_13                                                                          0x00cf\n#define mmPA_SC_VPORT_ZMAX_13_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMIN_14                                                                          0x00d0\n#define mmPA_SC_VPORT_ZMIN_14_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_14                                                                          0x00d1\n#define mmPA_SC_VPORT_ZMAX_14_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMIN_15                                                                          0x00d2\n#define mmPA_SC_VPORT_ZMIN_15_BASE_IDX                                                                 1\n#define mmPA_SC_VPORT_ZMAX_15                                                                          0x00d3\n#define mmPA_SC_VPORT_ZMAX_15_BASE_IDX                                                                 1\n#define mmPA_SC_RASTER_CONFIG                                                                          0x00d4\n#define mmPA_SC_RASTER_CONFIG_BASE_IDX                                                                 1\n#define mmPA_SC_RASTER_CONFIG_1                                                                        0x00d5\n#define mmPA_SC_RASTER_CONFIG_1_BASE_IDX                                                               1\n#define mmPA_SC_SCREEN_EXTENT_CONTROL                                                                  0x00d6\n#define mmPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX                                                         1\n#define mmPA_SC_TILE_STEERING_OVERRIDE                                                                 0x00d7\n#define mmPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX                                                        1\n#define mmCP_PERFMON_CNTX_CNTL                                                                         0x00d8\n#define mmCP_PERFMON_CNTX_CNTL_BASE_IDX                                                                1\n#define mmCP_PIPEID                                                                                    0x00d9\n#define mmCP_PIPEID_BASE_IDX                                                                           1\n#define mmCP_RINGID                                                                                    0x00d9\n#define mmCP_RINGID_BASE_IDX                                                                           1\n#define mmCP_VMID                                                                                      0x00da\n#define mmCP_VMID_BASE_IDX                                                                             1\n#define mmCONTEXT_RESERVED_REG0                                                                        0x00db\n#define mmCONTEXT_RESERVED_REG0_BASE_IDX                                                               1\n#define mmCONTEXT_RESERVED_REG1                                                                        0x00dc\n#define mmCONTEXT_RESERVED_REG1_BASE_IDX                                                               1\n#define mmVGT_MAX_VTX_INDX                                                                             0x0100\n#define mmVGT_MAX_VTX_INDX_BASE_IDX                                                                    1\n#define mmVGT_MIN_VTX_INDX                                                                             0x0101\n#define mmVGT_MIN_VTX_INDX_BASE_IDX                                                                    1\n#define mmVGT_INDX_OFFSET                                                                              0x0102\n#define mmVGT_INDX_OFFSET_BASE_IDX                                                                     1\n#define mmVGT_MULTI_PRIM_IB_RESET_INDX                                                                 0x0103\n#define mmVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX                                                        1\n#define mmCB_RMI_GL2_CACHE_CONTROL                                                                     0x0104\n#define mmCB_RMI_GL2_CACHE_CONTROL_BASE_IDX                                                            1\n#define mmCB_BLEND_RED                                                                                 0x0105\n#define mmCB_BLEND_RED_BASE_IDX                                                                        1\n#define mmCB_BLEND_GREEN                                                                               0x0106\n#define mmCB_BLEND_GREEN_BASE_IDX                                                                      1\n#define mmCB_BLEND_BLUE                                                                                0x0107\n#define mmCB_BLEND_BLUE_BASE_IDX                                                                       1\n#define mmCB_BLEND_ALPHA                                                                               0x0108\n#define mmCB_BLEND_ALPHA_BASE_IDX                                                                      1\n#define mmCB_DCC_CONTROL                                                                               0x0109\n#define mmCB_DCC_CONTROL_BASE_IDX                                                                      1\n#define mmCB_COVERAGE_OUT_CONTROL                                                                      0x010a\n#define mmCB_COVERAGE_OUT_CONTROL_BASE_IDX                                                             1\n#define mmDB_STENCIL_CONTROL                                                                           0x010b\n#define mmDB_STENCIL_CONTROL_BASE_IDX                                                                  1\n#define mmDB_STENCILREFMASK                                                                            0x010c\n#define mmDB_STENCILREFMASK_BASE_IDX                                                                   1\n#define mmDB_STENCILREFMASK_BF                                                                         0x010d\n#define mmDB_STENCILREFMASK_BF_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XSCALE                                                                           0x010f\n#define mmPA_CL_VPORT_XSCALE_BASE_IDX                                                                  1\n#define mmPA_CL_VPORT_XOFFSET                                                                          0x0110\n#define mmPA_CL_VPORT_XOFFSET_BASE_IDX                                                                 1\n#define mmPA_CL_VPORT_YSCALE                                                                           0x0111\n#define mmPA_CL_VPORT_YSCALE_BASE_IDX                                                                  1\n#define mmPA_CL_VPORT_YOFFSET                                                                          0x0112\n#define mmPA_CL_VPORT_YOFFSET_BASE_IDX                                                                 1\n#define mmPA_CL_VPORT_ZSCALE                                                                           0x0113\n#define mmPA_CL_VPORT_ZSCALE_BASE_IDX                                                                  1\n#define mmPA_CL_VPORT_ZOFFSET                                                                          0x0114\n#define mmPA_CL_VPORT_ZOFFSET_BASE_IDX                                                                 1\n#define mmPA_CL_VPORT_XSCALE_1                                                                         0x0115\n#define mmPA_CL_VPORT_XSCALE_1_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_1                                                                        0x0116\n#define mmPA_CL_VPORT_XOFFSET_1_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_1                                                                         0x0117\n#define mmPA_CL_VPORT_YSCALE_1_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_1                                                                        0x0118\n#define mmPA_CL_VPORT_YOFFSET_1_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_1                                                                         0x0119\n#define mmPA_CL_VPORT_ZSCALE_1_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_1                                                                        0x011a\n#define mmPA_CL_VPORT_ZOFFSET_1_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_2                                                                         0x011b\n#define mmPA_CL_VPORT_XSCALE_2_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_2                                                                        0x011c\n#define mmPA_CL_VPORT_XOFFSET_2_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_2                                                                         0x011d\n#define mmPA_CL_VPORT_YSCALE_2_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_2                                                                        0x011e\n#define mmPA_CL_VPORT_YOFFSET_2_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_2                                                                         0x011f\n#define mmPA_CL_VPORT_ZSCALE_2_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_2                                                                        0x0120\n#define mmPA_CL_VPORT_ZOFFSET_2_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_3                                                                         0x0121\n#define mmPA_CL_VPORT_XSCALE_3_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_3                                                                        0x0122\n#define mmPA_CL_VPORT_XOFFSET_3_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_3                                                                         0x0123\n#define mmPA_CL_VPORT_YSCALE_3_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_3                                                                        0x0124\n#define mmPA_CL_VPORT_YOFFSET_3_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_3                                                                         0x0125\n#define mmPA_CL_VPORT_ZSCALE_3_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_3                                                                        0x0126\n#define mmPA_CL_VPORT_ZOFFSET_3_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_4                                                                         0x0127\n#define mmPA_CL_VPORT_XSCALE_4_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_4                                                                        0x0128\n#define mmPA_CL_VPORT_XOFFSET_4_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_4                                                                         0x0129\n#define mmPA_CL_VPORT_YSCALE_4_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_4                                                                        0x012a\n#define mmPA_CL_VPORT_YOFFSET_4_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_4                                                                         0x012b\n#define mmPA_CL_VPORT_ZSCALE_4_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_4                                                                        0x012c\n#define mmPA_CL_VPORT_ZOFFSET_4_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_5                                                                         0x012d\n#define mmPA_CL_VPORT_XSCALE_5_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_5                                                                        0x012e\n#define mmPA_CL_VPORT_XOFFSET_5_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_5                                                                         0x012f\n#define mmPA_CL_VPORT_YSCALE_5_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_5                                                                        0x0130\n#define mmPA_CL_VPORT_YOFFSET_5_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_5                                                                         0x0131\n#define mmPA_CL_VPORT_ZSCALE_5_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_5                                                                        0x0132\n#define mmPA_CL_VPORT_ZOFFSET_5_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_6                                                                         0x0133\n#define mmPA_CL_VPORT_XSCALE_6_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_6                                                                        0x0134\n#define mmPA_CL_VPORT_XOFFSET_6_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_6                                                                         0x0135\n#define mmPA_CL_VPORT_YSCALE_6_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_6                                                                        0x0136\n#define mmPA_CL_VPORT_YOFFSET_6_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_6                                                                         0x0137\n#define mmPA_CL_VPORT_ZSCALE_6_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_6                                                                        0x0138\n#define mmPA_CL_VPORT_ZOFFSET_6_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_7                                                                         0x0139\n#define mmPA_CL_VPORT_XSCALE_7_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_7                                                                        0x013a\n#define mmPA_CL_VPORT_XOFFSET_7_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_7                                                                         0x013b\n#define mmPA_CL_VPORT_YSCALE_7_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_7                                                                        0x013c\n#define mmPA_CL_VPORT_YOFFSET_7_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_7                                                                         0x013d\n#define mmPA_CL_VPORT_ZSCALE_7_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_7                                                                        0x013e\n#define mmPA_CL_VPORT_ZOFFSET_7_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_8                                                                         0x013f\n#define mmPA_CL_VPORT_XSCALE_8_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_8                                                                        0x0140\n#define mmPA_CL_VPORT_XOFFSET_8_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_8                                                                         0x0141\n#define mmPA_CL_VPORT_YSCALE_8_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_8                                                                        0x0142\n#define mmPA_CL_VPORT_YOFFSET_8_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_8                                                                         0x0143\n#define mmPA_CL_VPORT_ZSCALE_8_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_8                                                                        0x0144\n#define mmPA_CL_VPORT_ZOFFSET_8_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_9                                                                         0x0145\n#define mmPA_CL_VPORT_XSCALE_9_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_XOFFSET_9                                                                        0x0146\n#define mmPA_CL_VPORT_XOFFSET_9_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YSCALE_9                                                                         0x0147\n#define mmPA_CL_VPORT_YSCALE_9_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_YOFFSET_9                                                                        0x0148\n#define mmPA_CL_VPORT_YOFFSET_9_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZSCALE_9                                                                         0x0149\n#define mmPA_CL_VPORT_ZSCALE_9_BASE_IDX                                                                1\n#define mmPA_CL_VPORT_ZOFFSET_9                                                                        0x014a\n#define mmPA_CL_VPORT_ZOFFSET_9_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XSCALE_10                                                                        0x014b\n#define mmPA_CL_VPORT_XSCALE_10_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_10                                                                       0x014c\n#define mmPA_CL_VPORT_XOFFSET_10_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_10                                                                        0x014d\n#define mmPA_CL_VPORT_YSCALE_10_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_10                                                                       0x014e\n#define mmPA_CL_VPORT_YOFFSET_10_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_10                                                                        0x014f\n#define mmPA_CL_VPORT_ZSCALE_10_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_10                                                                       0x0150\n#define mmPA_CL_VPORT_ZOFFSET_10_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_XSCALE_11                                                                        0x0151\n#define mmPA_CL_VPORT_XSCALE_11_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_11                                                                       0x0152\n#define mmPA_CL_VPORT_XOFFSET_11_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_11                                                                        0x0153\n#define mmPA_CL_VPORT_YSCALE_11_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_11                                                                       0x0154\n#define mmPA_CL_VPORT_YOFFSET_11_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_11                                                                        0x0155\n#define mmPA_CL_VPORT_ZSCALE_11_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_11                                                                       0x0156\n#define mmPA_CL_VPORT_ZOFFSET_11_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_XSCALE_12                                                                        0x0157\n#define mmPA_CL_VPORT_XSCALE_12_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_12                                                                       0x0158\n#define mmPA_CL_VPORT_XOFFSET_12_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_12                                                                        0x0159\n#define mmPA_CL_VPORT_YSCALE_12_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_12                                                                       0x015a\n#define mmPA_CL_VPORT_YOFFSET_12_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_12                                                                        0x015b\n#define mmPA_CL_VPORT_ZSCALE_12_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_12                                                                       0x015c\n#define mmPA_CL_VPORT_ZOFFSET_12_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_XSCALE_13                                                                        0x015d\n#define mmPA_CL_VPORT_XSCALE_13_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_13                                                                       0x015e\n#define mmPA_CL_VPORT_XOFFSET_13_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_13                                                                        0x015f\n#define mmPA_CL_VPORT_YSCALE_13_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_13                                                                       0x0160\n#define mmPA_CL_VPORT_YOFFSET_13_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_13                                                                        0x0161\n#define mmPA_CL_VPORT_ZSCALE_13_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_13                                                                       0x0162\n#define mmPA_CL_VPORT_ZOFFSET_13_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_XSCALE_14                                                                        0x0163\n#define mmPA_CL_VPORT_XSCALE_14_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_14                                                                       0x0164\n#define mmPA_CL_VPORT_XOFFSET_14_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_14                                                                        0x0165\n#define mmPA_CL_VPORT_YSCALE_14_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_14                                                                       0x0166\n#define mmPA_CL_VPORT_YOFFSET_14_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_14                                                                        0x0167\n#define mmPA_CL_VPORT_ZSCALE_14_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_14                                                                       0x0168\n#define mmPA_CL_VPORT_ZOFFSET_14_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_XSCALE_15                                                                        0x0169\n#define mmPA_CL_VPORT_XSCALE_15_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_XOFFSET_15                                                                       0x016a\n#define mmPA_CL_VPORT_XOFFSET_15_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_YSCALE_15                                                                        0x016b\n#define mmPA_CL_VPORT_YSCALE_15_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_YOFFSET_15                                                                       0x016c\n#define mmPA_CL_VPORT_YOFFSET_15_BASE_IDX                                                              1\n#define mmPA_CL_VPORT_ZSCALE_15                                                                        0x016d\n#define mmPA_CL_VPORT_ZSCALE_15_BASE_IDX                                                               1\n#define mmPA_CL_VPORT_ZOFFSET_15                                                                       0x016e\n#define mmPA_CL_VPORT_ZOFFSET_15_BASE_IDX                                                              1\n#define mmPA_CL_UCP_0_X                                                                                0x016f\n#define mmPA_CL_UCP_0_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_0_Y                                                                                0x0170\n#define mmPA_CL_UCP_0_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_0_Z                                                                                0x0171\n#define mmPA_CL_UCP_0_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_0_W                                                                                0x0172\n#define mmPA_CL_UCP_0_W_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_1_X                                                                                0x0173\n#define mmPA_CL_UCP_1_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_1_Y                                                                                0x0174\n#define mmPA_CL_UCP_1_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_1_Z                                                                                0x0175\n#define mmPA_CL_UCP_1_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_1_W                                                                                0x0176\n#define mmPA_CL_UCP_1_W_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_2_X                                                                                0x0177\n#define mmPA_CL_UCP_2_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_2_Y                                                                                0x0178\n#define mmPA_CL_UCP_2_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_2_Z                                                                                0x0179\n#define mmPA_CL_UCP_2_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_2_W                                                                                0x017a\n#define mmPA_CL_UCP_2_W_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_3_X                                                                                0x017b\n#define mmPA_CL_UCP_3_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_3_Y                                                                                0x017c\n#define mmPA_CL_UCP_3_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_3_Z                                                                                0x017d\n#define mmPA_CL_UCP_3_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_3_W                                                                                0x017e\n#define mmPA_CL_UCP_3_W_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_4_X                                                                                0x017f\n#define mmPA_CL_UCP_4_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_4_Y                                                                                0x0180\n#define mmPA_CL_UCP_4_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_4_Z                                                                                0x0181\n#define mmPA_CL_UCP_4_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_4_W                                                                                0x0182\n#define mmPA_CL_UCP_4_W_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_5_X                                                                                0x0183\n#define mmPA_CL_UCP_5_X_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_5_Y                                                                                0x0184\n#define mmPA_CL_UCP_5_Y_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_5_Z                                                                                0x0185\n#define mmPA_CL_UCP_5_Z_BASE_IDX                                                                       1\n#define mmPA_CL_UCP_5_W                                                                                0x0186\n#define mmPA_CL_UCP_5_W_BASE_IDX                                                                       1\n#define mmPA_CL_PROG_NEAR_CLIP_Z                                                                       0x0187\n#define mmPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX                                                              1\n#define mmSPI_PS_INPUT_CNTL_0                                                                          0x0191\n#define mmSPI_PS_INPUT_CNTL_0_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_1                                                                          0x0192\n#define mmSPI_PS_INPUT_CNTL_1_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_2                                                                          0x0193\n#define mmSPI_PS_INPUT_CNTL_2_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_3                                                                          0x0194\n#define mmSPI_PS_INPUT_CNTL_3_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_4                                                                          0x0195\n#define mmSPI_PS_INPUT_CNTL_4_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_5                                                                          0x0196\n#define mmSPI_PS_INPUT_CNTL_5_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_6                                                                          0x0197\n#define mmSPI_PS_INPUT_CNTL_6_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_7                                                                          0x0198\n#define mmSPI_PS_INPUT_CNTL_7_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_8                                                                          0x0199\n#define mmSPI_PS_INPUT_CNTL_8_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_9                                                                          0x019a\n#define mmSPI_PS_INPUT_CNTL_9_BASE_IDX                                                                 1\n#define mmSPI_PS_INPUT_CNTL_10                                                                         0x019b\n#define mmSPI_PS_INPUT_CNTL_10_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_11                                                                         0x019c\n#define mmSPI_PS_INPUT_CNTL_11_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_12                                                                         0x019d\n#define mmSPI_PS_INPUT_CNTL_12_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_13                                                                         0x019e\n#define mmSPI_PS_INPUT_CNTL_13_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_14                                                                         0x019f\n#define mmSPI_PS_INPUT_CNTL_14_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_15                                                                         0x01a0\n#define mmSPI_PS_INPUT_CNTL_15_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_16                                                                         0x01a1\n#define mmSPI_PS_INPUT_CNTL_16_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_17                                                                         0x01a2\n#define mmSPI_PS_INPUT_CNTL_17_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_18                                                                         0x01a3\n#define mmSPI_PS_INPUT_CNTL_18_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_19                                                                         0x01a4\n#define mmSPI_PS_INPUT_CNTL_19_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_20                                                                         0x01a5\n#define mmSPI_PS_INPUT_CNTL_20_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_21                                                                         0x01a6\n#define mmSPI_PS_INPUT_CNTL_21_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_22                                                                         0x01a7\n#define mmSPI_PS_INPUT_CNTL_22_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_23                                                                         0x01a8\n#define mmSPI_PS_INPUT_CNTL_23_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_24                                                                         0x01a9\n#define mmSPI_PS_INPUT_CNTL_24_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_25                                                                         0x01aa\n#define mmSPI_PS_INPUT_CNTL_25_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_26                                                                         0x01ab\n#define mmSPI_PS_INPUT_CNTL_26_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_27                                                                         0x01ac\n#define mmSPI_PS_INPUT_CNTL_27_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_28                                                                         0x01ad\n#define mmSPI_PS_INPUT_CNTL_28_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_29                                                                         0x01ae\n#define mmSPI_PS_INPUT_CNTL_29_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_30                                                                         0x01af\n#define mmSPI_PS_INPUT_CNTL_30_BASE_IDX                                                                1\n#define mmSPI_PS_INPUT_CNTL_31                                                                         0x01b0\n#define mmSPI_PS_INPUT_CNTL_31_BASE_IDX                                                                1\n#define mmSPI_VS_OUT_CONFIG                                                                            0x01b1\n#define mmSPI_VS_OUT_CONFIG_BASE_IDX                                                                   1\n#define mmSPI_PS_INPUT_ENA                                                                             0x01b3\n#define mmSPI_PS_INPUT_ENA_BASE_IDX                                                                    1\n#define mmSPI_PS_INPUT_ADDR                                                                            0x01b4\n#define mmSPI_PS_INPUT_ADDR_BASE_IDX                                                                   1\n#define mmSPI_INTERP_CONTROL_0                                                                         0x01b5\n#define mmSPI_INTERP_CONTROL_0_BASE_IDX                                                                1\n#define mmSPI_PS_IN_CONTROL                                                                            0x01b6\n#define mmSPI_PS_IN_CONTROL_BASE_IDX                                                                   1\n#define mmSPI_BARYC_CNTL                                                                               0x01b8\n#define mmSPI_BARYC_CNTL_BASE_IDX                                                                      1\n#define mmSPI_TMPRING_SIZE                                                                             0x01ba\n#define mmSPI_TMPRING_SIZE_BASE_IDX                                                                    1\n#define mmSPI_SHADER_IDX_FORMAT                                                                        0x01c2\n#define mmSPI_SHADER_IDX_FORMAT_BASE_IDX                                                               1\n#define mmSPI_SHADER_POS_FORMAT                                                                        0x01c3\n#define mmSPI_SHADER_POS_FORMAT_BASE_IDX                                                               1\n#define mmSPI_SHADER_Z_FORMAT                                                                          0x01c4\n#define mmSPI_SHADER_Z_FORMAT_BASE_IDX                                                                 1\n#define mmSPI_SHADER_COL_FORMAT                                                                        0x01c5\n#define mmSPI_SHADER_COL_FORMAT_BASE_IDX                                                               1\n#define mmSX_PS_DOWNCONVERT_CONTROL                                                                    0x01d4\n#define mmSX_PS_DOWNCONVERT_CONTROL_BASE_IDX                                                           1\n#define mmSX_PS_DOWNCONVERT                                                                            0x01d5\n#define mmSX_PS_DOWNCONVERT_BASE_IDX                                                                   1\n#define mmSX_BLEND_OPT_EPSILON                                                                         0x01d6\n#define mmSX_BLEND_OPT_EPSILON_BASE_IDX                                                                1\n#define mmSX_BLEND_OPT_CONTROL                                                                         0x01d7\n#define mmSX_BLEND_OPT_CONTROL_BASE_IDX                                                                1\n#define mmSX_MRT0_BLEND_OPT                                                                            0x01d8\n#define mmSX_MRT0_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT1_BLEND_OPT                                                                            0x01d9\n#define mmSX_MRT1_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT2_BLEND_OPT                                                                            0x01da\n#define mmSX_MRT2_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT3_BLEND_OPT                                                                            0x01db\n#define mmSX_MRT3_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT4_BLEND_OPT                                                                            0x01dc\n#define mmSX_MRT4_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT5_BLEND_OPT                                                                            0x01dd\n#define mmSX_MRT5_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT6_BLEND_OPT                                                                            0x01de\n#define mmSX_MRT6_BLEND_OPT_BASE_IDX                                                                   1\n#define mmSX_MRT7_BLEND_OPT                                                                            0x01df\n#define mmSX_MRT7_BLEND_OPT_BASE_IDX                                                                   1\n#define mmCB_BLEND0_CONTROL                                                                            0x01e0\n#define mmCB_BLEND0_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND1_CONTROL                                                                            0x01e1\n#define mmCB_BLEND1_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND2_CONTROL                                                                            0x01e2\n#define mmCB_BLEND2_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND3_CONTROL                                                                            0x01e3\n#define mmCB_BLEND3_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND4_CONTROL                                                                            0x01e4\n#define mmCB_BLEND4_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND5_CONTROL                                                                            0x01e5\n#define mmCB_BLEND5_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND6_CONTROL                                                                            0x01e6\n#define mmCB_BLEND6_CONTROL_BASE_IDX                                                                   1\n#define mmCB_BLEND7_CONTROL                                                                            0x01e7\n#define mmCB_BLEND7_CONTROL_BASE_IDX                                                                   1\n#define mmCS_COPY_STATE                                                                                0x01f3\n#define mmCS_COPY_STATE_BASE_IDX                                                                       1\n#define mmGFX_COPY_STATE                                                                               0x01f4\n#define mmGFX_COPY_STATE_BASE_IDX                                                                      1\n#define mmPA_CL_POINT_X_RAD                                                                            0x01f5\n#define mmPA_CL_POINT_X_RAD_BASE_IDX                                                                   1\n#define mmPA_CL_POINT_Y_RAD                                                                            0x01f6\n#define mmPA_CL_POINT_Y_RAD_BASE_IDX                                                                   1\n#define mmPA_CL_POINT_SIZE                                                                             0x01f7\n#define mmPA_CL_POINT_SIZE_BASE_IDX                                                                    1\n#define mmPA_CL_POINT_CULL_RAD                                                                         0x01f8\n#define mmPA_CL_POINT_CULL_RAD_BASE_IDX                                                                1\n#define mmVGT_DMA_BASE_HI                                                                              0x01f9\n#define mmVGT_DMA_BASE_HI_BASE_IDX                                                                     1\n#define mmVGT_DMA_BASE                                                                                 0x01fa\n#define mmVGT_DMA_BASE_BASE_IDX                                                                        1\n#define mmVGT_DRAW_INITIATOR                                                                           0x01fc\n#define mmVGT_DRAW_INITIATOR_BASE_IDX                                                                  1\n#define mmVGT_IMMED_DATA                                                                               0x01fd\n#define mmVGT_IMMED_DATA_BASE_IDX                                                                      1\n#define mmVGT_EVENT_ADDRESS_REG                                                                        0x01fe\n#define mmVGT_EVENT_ADDRESS_REG_BASE_IDX                                                               1\n#define mmGE_MAX_OUTPUT_PER_SUBGROUP                                                                   0x01ff\n#define mmGE_MAX_OUTPUT_PER_SUBGROUP_BASE_IDX                                                          1\n#define mmDB_DEPTH_CONTROL                                                                             0x0200\n#define mmDB_DEPTH_CONTROL_BASE_IDX                                                                    1\n#define mmDB_EQAA                                                                                      0x0201\n#define mmDB_EQAA_BASE_IDX                                                                             1\n#define mmCB_COLOR_CONTROL                                                                             0x0202\n#define mmCB_COLOR_CONTROL_BASE_IDX                                                                    1\n#define mmDB_SHADER_CONTROL                                                                            0x0203\n#define mmDB_SHADER_CONTROL_BASE_IDX                                                                   1\n#define mmPA_CL_CLIP_CNTL                                                                              0x0204\n#define mmPA_CL_CLIP_CNTL_BASE_IDX                                                                     1\n#define mmPA_SU_SC_MODE_CNTL                                                                           0x0205\n#define mmPA_SU_SC_MODE_CNTL_BASE_IDX                                                                  1\n#define mmPA_CL_VTE_CNTL                                                                               0x0206\n#define mmPA_CL_VTE_CNTL_BASE_IDX                                                                      1\n#define mmPA_CL_VS_OUT_CNTL                                                                            0x0207\n#define mmPA_CL_VS_OUT_CNTL_BASE_IDX                                                                   1\n#define mmPA_CL_NANINF_CNTL                                                                            0x0208\n#define mmPA_CL_NANINF_CNTL_BASE_IDX                                                                   1\n#define mmPA_SU_LINE_STIPPLE_CNTL                                                                      0x0209\n#define mmPA_SU_LINE_STIPPLE_CNTL_BASE_IDX                                                             1\n#define mmPA_SU_LINE_STIPPLE_SCALE                                                                     0x020a\n#define mmPA_SU_LINE_STIPPLE_SCALE_BASE_IDX                                                            1\n#define mmPA_SU_PRIM_FILTER_CNTL                                                                       0x020b\n#define mmPA_SU_PRIM_FILTER_CNTL_BASE_IDX                                                              1\n#define mmPA_SU_SMALL_PRIM_FILTER_CNTL                                                                 0x020c\n#define mmPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX                                                        1\n#define mmPA_CL_NGG_CNTL                                                                               0x020e\n#define mmPA_CL_NGG_CNTL_BASE_IDX                                                                      1\n#define mmPA_SU_OVER_RASTERIZATION_CNTL                                                                0x020f\n#define mmPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX                                                       1\n#define mmPA_STEREO_CNTL                                                                               0x0210\n#define mmPA_STEREO_CNTL_BASE_IDX                                                                      1\n#define mmPA_STATE_STEREO_X                                                                            0x0211\n#define mmPA_STATE_STEREO_X_BASE_IDX                                                                   1\n#define mmPA_CL_VRS_CNTL                                                                               0x0212\n#define mmPA_CL_VRS_CNTL_BASE_IDX                                                                      1\n#define mmPA_SU_POINT_SIZE                                                                             0x0280\n#define mmPA_SU_POINT_SIZE_BASE_IDX                                                                    1\n#define mmPA_SU_POINT_MINMAX                                                                           0x0281\n#define mmPA_SU_POINT_MINMAX_BASE_IDX                                                                  1\n#define mmPA_SU_LINE_CNTL                                                                              0x0282\n#define mmPA_SU_LINE_CNTL_BASE_IDX                                                                     1\n#define mmPA_SC_LINE_STIPPLE                                                                           0x0283\n#define mmPA_SC_LINE_STIPPLE_BASE_IDX                                                                  1\n#define mmVGT_OUTPUT_PATH_CNTL                                                                         0x0284\n#define mmVGT_OUTPUT_PATH_CNTL_BASE_IDX                                                                1\n#define mmVGT_HOS_CNTL                                                                                 0x0285\n#define mmVGT_HOS_CNTL_BASE_IDX                                                                        1\n#define mmVGT_HOS_MAX_TESS_LEVEL                                                                       0x0286\n#define mmVGT_HOS_MAX_TESS_LEVEL_BASE_IDX                                                              1\n#define mmVGT_HOS_MIN_TESS_LEVEL                                                                       0x0287\n#define mmVGT_HOS_MIN_TESS_LEVEL_BASE_IDX                                                              1\n#define mmVGT_HOS_REUSE_DEPTH                                                                          0x0288\n#define mmVGT_HOS_REUSE_DEPTH_BASE_IDX                                                                 1\n#define mmVGT_GROUP_PRIM_TYPE                                                                          0x0289\n#define mmVGT_GROUP_PRIM_TYPE_BASE_IDX                                                                 1\n#define mmVGT_GROUP_FIRST_DECR                                                                         0x028a\n#define mmVGT_GROUP_FIRST_DECR_BASE_IDX                                                                1\n#define mmVGT_GROUP_DECR                                                                               0x028b\n#define mmVGT_GROUP_DECR_BASE_IDX                                                                      1\n#define mmVGT_GROUP_VECT_0_CNTL                                                                        0x028c\n#define mmVGT_GROUP_VECT_0_CNTL_BASE_IDX                                                               1\n#define mmVGT_GROUP_VECT_1_CNTL                                                                        0x028d\n#define mmVGT_GROUP_VECT_1_CNTL_BASE_IDX                                                               1\n#define mmVGT_GROUP_VECT_0_FMT_CNTL                                                                    0x028e\n#define mmVGT_GROUP_VECT_0_FMT_CNTL_BASE_IDX                                                           1\n#define mmVGT_GROUP_VECT_1_FMT_CNTL                                                                    0x028f\n#define mmVGT_GROUP_VECT_1_FMT_CNTL_BASE_IDX                                                           1\n#define mmVGT_GS_MODE                                                                                  0x0290\n#define mmVGT_GS_MODE_BASE_IDX                                                                         1\n#define mmVGT_GS_ONCHIP_CNTL                                                                           0x0291\n#define mmVGT_GS_ONCHIP_CNTL_BASE_IDX                                                                  1\n#define mmPA_SC_MODE_CNTL_0                                                                            0x0292\n#define mmPA_SC_MODE_CNTL_0_BASE_IDX                                                                   1\n#define mmPA_SC_MODE_CNTL_1                                                                            0x0293\n#define mmPA_SC_MODE_CNTL_1_BASE_IDX                                                                   1\n#define mmVGT_ENHANCE                                                                                  0x0294\n#define mmVGT_ENHANCE_BASE_IDX                                                                         1\n#define mmVGT_GS_PER_ES                                                                                0x0295\n#define mmVGT_GS_PER_ES_BASE_IDX                                                                       1\n#define mmVGT_ES_PER_GS                                                                                0x0296\n#define mmVGT_ES_PER_GS_BASE_IDX                                                                       1\n#define mmVGT_GS_PER_VS                                                                                0x0297\n#define mmVGT_GS_PER_VS_BASE_IDX                                                                       1\n#define mmVGT_GSVS_RING_OFFSET_1                                                                       0x0298\n#define mmVGT_GSVS_RING_OFFSET_1_BASE_IDX                                                              1\n#define mmVGT_GSVS_RING_OFFSET_2                                                                       0x0299\n#define mmVGT_GSVS_RING_OFFSET_2_BASE_IDX                                                              1\n#define mmVGT_GSVS_RING_OFFSET_3                                                                       0x029a\n#define mmVGT_GSVS_RING_OFFSET_3_BASE_IDX                                                              1\n#define mmVGT_GS_OUT_PRIM_TYPE                                                                         0x029b\n#define mmVGT_GS_OUT_PRIM_TYPE_BASE_IDX                                                                1\n#define mmIA_ENHANCE                                                                                   0x029c\n#define mmIA_ENHANCE_BASE_IDX                                                                          1\n#define mmVGT_DMA_SIZE                                                                                 0x029d\n#define mmVGT_DMA_SIZE_BASE_IDX                                                                        1\n#define mmVGT_DMA_MAX_SIZE                                                                             0x029e\n#define mmVGT_DMA_MAX_SIZE_BASE_IDX                                                                    1\n#define mmVGT_DMA_INDEX_TYPE                                                                           0x029f\n#define mmVGT_DMA_INDEX_TYPE_BASE_IDX                                                                  1\n#define mmWD_ENHANCE                                                                                   0x02a0\n#define mmWD_ENHANCE_BASE_IDX                                                                          1\n#define mmVGT_PRIMITIVEID_EN                                                                           0x02a1\n#define mmVGT_PRIMITIVEID_EN_BASE_IDX                                                                  1\n#define mmVGT_DMA_NUM_INSTANCES                                                                        0x02a2\n#define mmVGT_DMA_NUM_INSTANCES_BASE_IDX                                                               1\n#define mmVGT_PRIMITIVEID_RESET                                                                        0x02a3\n#define mmVGT_PRIMITIVEID_RESET_BASE_IDX                                                               1\n#define mmVGT_EVENT_INITIATOR                                                                          0x02a4\n#define mmVGT_EVENT_INITIATOR_BASE_IDX                                                                 1\n#define mmVGT_MULTI_PRIM_IB_RESET_EN                                                                   0x02a5\n#define mmVGT_MULTI_PRIM_IB_RESET_EN_BASE_IDX                                                          1\n#define mmVGT_DRAW_PAYLOAD_CNTL                                                                        0x02a6\n#define mmVGT_DRAW_PAYLOAD_CNTL_BASE_IDX                                                               1\n#define mmVGT_INSTANCE_STEP_RATE_0                                                                     0x02a8\n#define mmVGT_INSTANCE_STEP_RATE_0_BASE_IDX                                                            1\n#define mmVGT_INSTANCE_STEP_RATE_1                                                                     0x02a9\n#define mmVGT_INSTANCE_STEP_RATE_1_BASE_IDX                                                            1\n#define mmIA_MULTI_VGT_PARAM                                                                           0x02aa\n#define mmIA_MULTI_VGT_PARAM_BASE_IDX                                                                  1\n#define mmVGT_ESGS_RING_ITEMSIZE                                                                       0x02ab\n#define mmVGT_ESGS_RING_ITEMSIZE_BASE_IDX                                                              1\n#define mmVGT_GSVS_RING_ITEMSIZE                                                                       0x02ac\n#define mmVGT_GSVS_RING_ITEMSIZE_BASE_IDX                                                              1\n#define mmVGT_REUSE_OFF                                                                                0x02ad\n#define mmVGT_REUSE_OFF_BASE_IDX                                                                       1\n#define mmVGT_VTX_CNT_EN                                                                               0x02ae\n#define mmVGT_VTX_CNT_EN_BASE_IDX                                                                      1\n#define mmDB_HTILE_SURFACE                                                                             0x02af\n#define mmDB_HTILE_SURFACE_BASE_IDX                                                                    1\n#define mmDB_SRESULTS_COMPARE_STATE0                                                                   0x02b0\n#define mmDB_SRESULTS_COMPARE_STATE0_BASE_IDX                                                          1\n#define mmDB_SRESULTS_COMPARE_STATE1                                                                   0x02b1\n#define mmDB_SRESULTS_COMPARE_STATE1_BASE_IDX                                                          1\n#define mmDB_PRELOAD_CONTROL                                                                           0x02b2\n#define mmDB_PRELOAD_CONTROL_BASE_IDX                                                                  1\n#define mmVGT_STRMOUT_BUFFER_SIZE_0                                                                    0x02b4\n#define mmVGT_STRMOUT_BUFFER_SIZE_0_BASE_IDX                                                           1\n#define mmVGT_STRMOUT_VTX_STRIDE_0                                                                     0x02b5\n#define mmVGT_STRMOUT_VTX_STRIDE_0_BASE_IDX                                                            1\n#define mmVGT_STRMOUT_BUFFER_OFFSET_0                                                                  0x02b7\n#define mmVGT_STRMOUT_BUFFER_OFFSET_0_BASE_IDX                                                         1\n#define mmVGT_STRMOUT_BUFFER_SIZE_1                                                                    0x02b8\n#define mmVGT_STRMOUT_BUFFER_SIZE_1_BASE_IDX                                                           1\n#define mmVGT_STRMOUT_VTX_STRIDE_1                                                                     0x02b9\n#define mmVGT_STRMOUT_VTX_STRIDE_1_BASE_IDX                                                            1\n#define mmVGT_STRMOUT_BUFFER_OFFSET_1                                                                  0x02bb\n#define mmVGT_STRMOUT_BUFFER_OFFSET_1_BASE_IDX                                                         1\n#define mmVGT_STRMOUT_BUFFER_SIZE_2                                                                    0x02bc\n#define mmVGT_STRMOUT_BUFFER_SIZE_2_BASE_IDX                                                           1\n#define mmVGT_STRMOUT_VTX_STRIDE_2                                                                     0x02bd\n#define mmVGT_STRMOUT_VTX_STRIDE_2_BASE_IDX                                                            1\n#define mmVGT_STRMOUT_BUFFER_OFFSET_2                                                                  0x02bf\n#define mmVGT_STRMOUT_BUFFER_OFFSET_2_BASE_IDX                                                         1\n#define mmVGT_STRMOUT_BUFFER_SIZE_3                                                                    0x02c0\n#define mmVGT_STRMOUT_BUFFER_SIZE_3_BASE_IDX                                                           1\n#define mmVGT_STRMOUT_VTX_STRIDE_3                                                                     0x02c1\n#define mmVGT_STRMOUT_VTX_STRIDE_3_BASE_IDX                                                            1\n#define mmVGT_STRMOUT_BUFFER_OFFSET_3                                                                  0x02c3\n#define mmVGT_STRMOUT_BUFFER_OFFSET_3_BASE_IDX                                                         1\n#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET                                                               0x02ca\n#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX                                                      1\n#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE                                                   0x02cb\n#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX                                          1\n#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE                                                        0x02cc\n#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX                                               1\n#define mmVGT_GS_MAX_VERT_OUT                                                                          0x02ce\n#define mmVGT_GS_MAX_VERT_OUT_BASE_IDX                                                                 1\n#define mmGE_NGG_SUBGRP_CNTL                                                                           0x02d3\n#define mmGE_NGG_SUBGRP_CNTL_BASE_IDX                                                                  1\n#define mmVGT_TESS_DISTRIBUTION                                                                        0x02d4\n#define mmVGT_TESS_DISTRIBUTION_BASE_IDX                                                               1\n#define mmVGT_SHADER_STAGES_EN                                                                         0x02d5\n#define mmVGT_SHADER_STAGES_EN_BASE_IDX                                                                1\n#define mmVGT_LS_HS_CONFIG                                                                             0x02d6\n#define mmVGT_LS_HS_CONFIG_BASE_IDX                                                                    1\n#define mmVGT_GS_VERT_ITEMSIZE                                                                         0x02d7\n#define mmVGT_GS_VERT_ITEMSIZE_BASE_IDX                                                                1\n#define mmVGT_GS_VERT_ITEMSIZE_1                                                                       0x02d8\n#define mmVGT_GS_VERT_ITEMSIZE_1_BASE_IDX                                                              1\n#define mmVGT_GS_VERT_ITEMSIZE_2                                                                       0x02d9\n#define mmVGT_GS_VERT_ITEMSIZE_2_BASE_IDX                                                              1\n#define mmVGT_GS_VERT_ITEMSIZE_3                                                                       0x02da\n#define mmVGT_GS_VERT_ITEMSIZE_3_BASE_IDX                                                              1\n#define mmVGT_TF_PARAM                                                                                 0x02db\n#define mmVGT_TF_PARAM_BASE_IDX                                                                        1\n#define mmDB_ALPHA_TO_MASK                                                                             0x02dc\n#define mmDB_ALPHA_TO_MASK_BASE_IDX                                                                    1\n#define mmVGT_DISPATCH_DRAW_INDEX                                                                      0x02dd\n#define mmVGT_DISPATCH_DRAW_INDEX_BASE_IDX                                                             1\n#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL                                                                0x02de\n#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX                                                       1\n#define mmPA_SU_POLY_OFFSET_CLAMP                                                                      0x02df\n#define mmPA_SU_POLY_OFFSET_CLAMP_BASE_IDX                                                             1\n#define mmPA_SU_POLY_OFFSET_FRONT_SCALE                                                                0x02e0\n#define mmPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX                                                       1\n#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET                                                               0x02e1\n#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX                                                      1\n#define mmPA_SU_POLY_OFFSET_BACK_SCALE                                                                 0x02e2\n#define mmPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX                                                        1\n#define mmPA_SU_POLY_OFFSET_BACK_OFFSET                                                                0x02e3\n#define mmPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX                                                       1\n#define mmVGT_GS_INSTANCE_CNT                                                                          0x02e4\n#define mmVGT_GS_INSTANCE_CNT_BASE_IDX                                                                 1\n#define mmVGT_STRMOUT_CONFIG                                                                           0x02e5\n#define mmVGT_STRMOUT_CONFIG_BASE_IDX                                                                  1\n#define mmVGT_STRMOUT_BUFFER_CONFIG                                                                    0x02e6\n#define mmVGT_STRMOUT_BUFFER_CONFIG_BASE_IDX                                                           1\n#define mmVGT_DMA_EVENT_INITIATOR                                                                      0x02e7\n#define mmVGT_DMA_EVENT_INITIATOR_BASE_IDX                                                             1\n#define mmPA_SC_CENTROID_PRIORITY_0                                                                    0x02f5\n#define mmPA_SC_CENTROID_PRIORITY_0_BASE_IDX                                                           1\n#define mmPA_SC_CENTROID_PRIORITY_1                                                                    0x02f6\n#define mmPA_SC_CENTROID_PRIORITY_1_BASE_IDX                                                           1\n#define mmPA_SC_LINE_CNTL                                                                              0x02f7\n#define mmPA_SC_LINE_CNTL_BASE_IDX                                                                     1\n#define mmPA_SC_AA_CONFIG                                                                              0x02f8\n#define mmPA_SC_AA_CONFIG_BASE_IDX                                                                     1\n#define mmPA_SU_VTX_CNTL                                                                               0x02f9\n#define mmPA_SU_VTX_CNTL_BASE_IDX                                                                      1\n#define mmPA_CL_GB_VERT_CLIP_ADJ                                                                       0x02fa\n#define mmPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX                                                              1\n#define mmPA_CL_GB_VERT_DISC_ADJ                                                                       0x02fb\n#define mmPA_CL_GB_VERT_DISC_ADJ_BASE_IDX                                                              1\n#define mmPA_CL_GB_HORZ_CLIP_ADJ                                                                       0x02fc\n#define mmPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX                                                              1\n#define mmPA_CL_GB_HORZ_DISC_ADJ                                                                       0x02fd\n#define mmPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX                                                              1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0                                                            0x02fe\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1                                                            0x02ff\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2                                                            0x0300\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3                                                            0x0301\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0                                                            0x0302\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1                                                            0x0303\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2                                                            0x0304\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3                                                            0x0305\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0                                                            0x0306\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1                                                            0x0307\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2                                                            0x0308\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3                                                            0x0309\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0                                                            0x030a\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1                                                            0x030b\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2                                                            0x030c\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX                                                   1\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3                                                            0x030d\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX                                                   1\n#define mmPA_SC_AA_MASK_X0Y0_X1Y0                                                                      0x030e\n#define mmPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX                                                             1\n#define mmPA_SC_AA_MASK_X0Y1_X1Y1                                                                      0x030f\n#define mmPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX                                                             1\n#define mmPA_SC_SHADER_CONTROL                                                                         0x0310\n#define mmPA_SC_SHADER_CONTROL_BASE_IDX                                                                1\n#define mmPA_SC_BINNER_CNTL_0                                                                          0x0311\n#define mmPA_SC_BINNER_CNTL_0_BASE_IDX                                                                 1\n#define mmPA_SC_BINNER_CNTL_1                                                                          0x0312\n#define mmPA_SC_BINNER_CNTL_1_BASE_IDX                                                                 1\n#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL                                                        0x0313\n#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX                                               1\n#define mmPA_SC_NGG_MODE_CNTL                                                                          0x0314\n#define mmPA_SC_NGG_MODE_CNTL_BASE_IDX                                                                 1\n#define mmVGT_VERTEX_REUSE_BLOCK_CNTL                                                                  0x0316\n#define mmVGT_VERTEX_REUSE_BLOCK_CNTL_BASE_IDX                                                         1\n#define mmVGT_OUT_DEALLOC_CNTL                                                                         0x0317\n#define mmVGT_OUT_DEALLOC_CNTL_BASE_IDX                                                                1\n#define mmCB_COLOR0_BASE                                                                               0x0318\n#define mmCB_COLOR0_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR0_PITCH                                                                              0x0319\n#define mmCB_COLOR0_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR0_SLICE                                                                              0x031a\n#define mmCB_COLOR0_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR0_VIEW                                                                               0x031b\n#define mmCB_COLOR0_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR0_INFO                                                                               0x031c\n#define mmCB_COLOR0_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR0_ATTRIB                                                                             0x031d\n#define mmCB_COLOR0_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR0_DCC_CONTROL                                                                        0x031e\n#define mmCB_COLOR0_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR0_CMASK                                                                              0x031f\n#define mmCB_COLOR0_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR0_CMASK_SLICE                                                                        0x0320\n#define mmCB_COLOR0_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR0_FMASK                                                                              0x0321\n#define mmCB_COLOR0_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR0_FMASK_SLICE                                                                        0x0322\n#define mmCB_COLOR0_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR0_CLEAR_WORD0                                                                        0x0323\n#define mmCB_COLOR0_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR0_CLEAR_WORD1                                                                        0x0324\n#define mmCB_COLOR0_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR0_DCC_BASE                                                                           0x0325\n#define mmCB_COLOR0_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR1_BASE                                                                               0x0327\n#define mmCB_COLOR1_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR1_PITCH                                                                              0x0328\n#define mmCB_COLOR1_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR1_SLICE                                                                              0x0329\n#define mmCB_COLOR1_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR1_VIEW                                                                               0x032a\n#define mmCB_COLOR1_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR1_INFO                                                                               0x032b\n#define mmCB_COLOR1_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR1_ATTRIB                                                                             0x032c\n#define mmCB_COLOR1_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR1_DCC_CONTROL                                                                        0x032d\n#define mmCB_COLOR1_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR1_CMASK                                                                              0x032e\n#define mmCB_COLOR1_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR1_CMASK_SLICE                                                                        0x032f\n#define mmCB_COLOR1_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR1_FMASK                                                                              0x0330\n#define mmCB_COLOR1_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR1_FMASK_SLICE                                                                        0x0331\n#define mmCB_COLOR1_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR1_CLEAR_WORD0                                                                        0x0332\n#define mmCB_COLOR1_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR1_CLEAR_WORD1                                                                        0x0333\n#define mmCB_COLOR1_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR1_DCC_BASE                                                                           0x0334\n#define mmCB_COLOR1_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR2_BASE                                                                               0x0336\n#define mmCB_COLOR2_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR2_PITCH                                                                              0x0337\n#define mmCB_COLOR2_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR2_SLICE                                                                              0x0338\n#define mmCB_COLOR2_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR2_VIEW                                                                               0x0339\n#define mmCB_COLOR2_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR2_INFO                                                                               0x033a\n#define mmCB_COLOR2_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR2_ATTRIB                                                                             0x033b\n#define mmCB_COLOR2_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR2_DCC_CONTROL                                                                        0x033c\n#define mmCB_COLOR2_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR2_CMASK                                                                              0x033d\n#define mmCB_COLOR2_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR2_CMASK_SLICE                                                                        0x033e\n#define mmCB_COLOR2_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR2_FMASK                                                                              0x033f\n#define mmCB_COLOR2_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR2_FMASK_SLICE                                                                        0x0340\n#define mmCB_COLOR2_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR2_CLEAR_WORD0                                                                        0x0341\n#define mmCB_COLOR2_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR2_CLEAR_WORD1                                                                        0x0342\n#define mmCB_COLOR2_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR2_DCC_BASE                                                                           0x0343\n#define mmCB_COLOR2_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR3_BASE                                                                               0x0345\n#define mmCB_COLOR3_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR3_PITCH                                                                              0x0346\n#define mmCB_COLOR3_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR3_SLICE                                                                              0x0347\n#define mmCB_COLOR3_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR3_VIEW                                                                               0x0348\n#define mmCB_COLOR3_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR3_INFO                                                                               0x0349\n#define mmCB_COLOR3_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR3_ATTRIB                                                                             0x034a\n#define mmCB_COLOR3_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR3_DCC_CONTROL                                                                        0x034b\n#define mmCB_COLOR3_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR3_CMASK                                                                              0x034c\n#define mmCB_COLOR3_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR3_CMASK_SLICE                                                                        0x034d\n#define mmCB_COLOR3_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR3_FMASK                                                                              0x034e\n#define mmCB_COLOR3_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR3_FMASK_SLICE                                                                        0x034f\n#define mmCB_COLOR3_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR3_CLEAR_WORD0                                                                        0x0350\n#define mmCB_COLOR3_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR3_CLEAR_WORD1                                                                        0x0351\n#define mmCB_COLOR3_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR3_DCC_BASE                                                                           0x0352\n#define mmCB_COLOR3_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR4_BASE                                                                               0x0354\n#define mmCB_COLOR4_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR4_PITCH                                                                              0x0355\n#define mmCB_COLOR4_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR4_SLICE                                                                              0x0356\n#define mmCB_COLOR4_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR4_VIEW                                                                               0x0357\n#define mmCB_COLOR4_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR4_INFO                                                                               0x0358\n#define mmCB_COLOR4_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR4_ATTRIB                                                                             0x0359\n#define mmCB_COLOR4_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR4_DCC_CONTROL                                                                        0x035a\n#define mmCB_COLOR4_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR4_CMASK                                                                              0x035b\n#define mmCB_COLOR4_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR4_CMASK_SLICE                                                                        0x035c\n#define mmCB_COLOR4_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR4_FMASK                                                                              0x035d\n#define mmCB_COLOR4_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR4_FMASK_SLICE                                                                        0x035e\n#define mmCB_COLOR4_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR4_CLEAR_WORD0                                                                        0x035f\n#define mmCB_COLOR4_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR4_CLEAR_WORD1                                                                        0x0360\n#define mmCB_COLOR4_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR4_DCC_BASE                                                                           0x0361\n#define mmCB_COLOR4_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR5_BASE                                                                               0x0363\n#define mmCB_COLOR5_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR5_PITCH                                                                              0x0364\n#define mmCB_COLOR5_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR5_SLICE                                                                              0x0365\n#define mmCB_COLOR5_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR5_VIEW                                                                               0x0366\n#define mmCB_COLOR5_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR5_INFO                                                                               0x0367\n#define mmCB_COLOR5_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR5_ATTRIB                                                                             0x0368\n#define mmCB_COLOR5_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR5_DCC_CONTROL                                                                        0x0369\n#define mmCB_COLOR5_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR5_CMASK                                                                              0x036a\n#define mmCB_COLOR5_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR5_CMASK_SLICE                                                                        0x036b\n#define mmCB_COLOR5_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR5_FMASK                                                                              0x036c\n#define mmCB_COLOR5_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR5_FMASK_SLICE                                                                        0x036d\n#define mmCB_COLOR5_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR5_CLEAR_WORD0                                                                        0x036e\n#define mmCB_COLOR5_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR5_CLEAR_WORD1                                                                        0x036f\n#define mmCB_COLOR5_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR5_DCC_BASE                                                                           0x0370\n#define mmCB_COLOR5_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR6_BASE                                                                               0x0372\n#define mmCB_COLOR6_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR6_PITCH                                                                              0x0373\n#define mmCB_COLOR6_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR6_SLICE                                                                              0x0374\n#define mmCB_COLOR6_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR6_VIEW                                                                               0x0375\n#define mmCB_COLOR6_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR6_INFO                                                                               0x0376\n#define mmCB_COLOR6_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR6_ATTRIB                                                                             0x0377\n#define mmCB_COLOR6_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR6_DCC_CONTROL                                                                        0x0378\n#define mmCB_COLOR6_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR6_CMASK                                                                              0x0379\n#define mmCB_COLOR6_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR6_CMASK_SLICE                                                                        0x037a\n#define mmCB_COLOR6_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR6_FMASK                                                                              0x037b\n#define mmCB_COLOR6_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR6_FMASK_SLICE                                                                        0x037c\n#define mmCB_COLOR6_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR6_CLEAR_WORD0                                                                        0x037d\n#define mmCB_COLOR6_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR6_CLEAR_WORD1                                                                        0x037e\n#define mmCB_COLOR6_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR6_DCC_BASE                                                                           0x037f\n#define mmCB_COLOR6_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR7_BASE                                                                               0x0381\n#define mmCB_COLOR7_BASE_BASE_IDX                                                                      1\n#define mmCB_COLOR7_PITCH                                                                              0x0382\n#define mmCB_COLOR7_PITCH_BASE_IDX                                                                     1\n#define mmCB_COLOR7_SLICE                                                                              0x0383\n#define mmCB_COLOR7_SLICE_BASE_IDX                                                                     1\n#define mmCB_COLOR7_VIEW                                                                               0x0384\n#define mmCB_COLOR7_VIEW_BASE_IDX                                                                      1\n#define mmCB_COLOR7_INFO                                                                               0x0385\n#define mmCB_COLOR7_INFO_BASE_IDX                                                                      1\n#define mmCB_COLOR7_ATTRIB                                                                             0x0386\n#define mmCB_COLOR7_ATTRIB_BASE_IDX                                                                    1\n#define mmCB_COLOR7_DCC_CONTROL                                                                        0x0387\n#define mmCB_COLOR7_DCC_CONTROL_BASE_IDX                                                               1\n#define mmCB_COLOR7_CMASK                                                                              0x0388\n#define mmCB_COLOR7_CMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR7_CMASK_SLICE                                                                        0x0389\n#define mmCB_COLOR7_CMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR7_FMASK                                                                              0x038a\n#define mmCB_COLOR7_FMASK_BASE_IDX                                                                     1\n#define mmCB_COLOR7_FMASK_SLICE                                                                        0x038b\n#define mmCB_COLOR7_FMASK_SLICE_BASE_IDX                                                               1\n#define mmCB_COLOR7_CLEAR_WORD0                                                                        0x038c\n#define mmCB_COLOR7_CLEAR_WORD0_BASE_IDX                                                               1\n#define mmCB_COLOR7_CLEAR_WORD1                                                                        0x038d\n#define mmCB_COLOR7_CLEAR_WORD1_BASE_IDX                                                               1\n#define mmCB_COLOR7_DCC_BASE                                                                           0x038e\n#define mmCB_COLOR7_DCC_BASE_BASE_IDX                                                                  1\n#define mmCB_COLOR0_BASE_EXT                                                                           0x0390\n#define mmCB_COLOR0_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR1_BASE_EXT                                                                           0x0391\n#define mmCB_COLOR1_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR2_BASE_EXT                                                                           0x0392\n#define mmCB_COLOR2_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR3_BASE_EXT                                                                           0x0393\n#define mmCB_COLOR3_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR4_BASE_EXT                                                                           0x0394\n#define mmCB_COLOR4_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR5_BASE_EXT                                                                           0x0395\n#define mmCB_COLOR5_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR6_BASE_EXT                                                                           0x0396\n#define mmCB_COLOR6_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR7_BASE_EXT                                                                           0x0397\n#define mmCB_COLOR7_BASE_EXT_BASE_IDX                                                                  1\n#define mmCB_COLOR0_CMASK_BASE_EXT                                                                     0x0398\n#define mmCB_COLOR0_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR1_CMASK_BASE_EXT                                                                     0x0399\n#define mmCB_COLOR1_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR2_CMASK_BASE_EXT                                                                     0x039a\n#define mmCB_COLOR2_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR3_CMASK_BASE_EXT                                                                     0x039b\n#define mmCB_COLOR3_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR4_CMASK_BASE_EXT                                                                     0x039c\n#define mmCB_COLOR4_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR5_CMASK_BASE_EXT                                                                     0x039d\n#define mmCB_COLOR5_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR6_CMASK_BASE_EXT                                                                     0x039e\n#define mmCB_COLOR6_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR7_CMASK_BASE_EXT                                                                     0x039f\n#define mmCB_COLOR7_CMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR0_FMASK_BASE_EXT                                                                     0x03a0\n#define mmCB_COLOR0_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR1_FMASK_BASE_EXT                                                                     0x03a1\n#define mmCB_COLOR1_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR2_FMASK_BASE_EXT                                                                     0x03a2\n#define mmCB_COLOR2_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR3_FMASK_BASE_EXT                                                                     0x03a3\n#define mmCB_COLOR3_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR4_FMASK_BASE_EXT                                                                     0x03a4\n#define mmCB_COLOR4_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR5_FMASK_BASE_EXT                                                                     0x03a5\n#define mmCB_COLOR5_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR6_FMASK_BASE_EXT                                                                     0x03a6\n#define mmCB_COLOR6_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR7_FMASK_BASE_EXT                                                                     0x03a7\n#define mmCB_COLOR7_FMASK_BASE_EXT_BASE_IDX                                                            1\n#define mmCB_COLOR0_DCC_BASE_EXT                                                                       0x03a8\n#define mmCB_COLOR0_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR1_DCC_BASE_EXT                                                                       0x03a9\n#define mmCB_COLOR1_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR2_DCC_BASE_EXT                                                                       0x03aa\n#define mmCB_COLOR2_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR3_DCC_BASE_EXT                                                                       0x03ab\n#define mmCB_COLOR3_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR4_DCC_BASE_EXT                                                                       0x03ac\n#define mmCB_COLOR4_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR5_DCC_BASE_EXT                                                                       0x03ad\n#define mmCB_COLOR5_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR6_DCC_BASE_EXT                                                                       0x03ae\n#define mmCB_COLOR6_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR7_DCC_BASE_EXT                                                                       0x03af\n#define mmCB_COLOR7_DCC_BASE_EXT_BASE_IDX                                                              1\n#define mmCB_COLOR0_ATTRIB2                                                                            0x03b0\n#define mmCB_COLOR0_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR1_ATTRIB2                                                                            0x03b1\n#define mmCB_COLOR1_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR2_ATTRIB2                                                                            0x03b2\n#define mmCB_COLOR2_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR3_ATTRIB2                                                                            0x03b3\n#define mmCB_COLOR3_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR4_ATTRIB2                                                                            0x03b4\n#define mmCB_COLOR4_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR5_ATTRIB2                                                                            0x03b5\n#define mmCB_COLOR5_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR6_ATTRIB2                                                                            0x03b6\n#define mmCB_COLOR6_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR7_ATTRIB2                                                                            0x03b7\n#define mmCB_COLOR7_ATTRIB2_BASE_IDX                                                                   1\n#define mmCB_COLOR0_ATTRIB3                                                                            0x03b8\n#define mmCB_COLOR0_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR1_ATTRIB3                                                                            0x03b9\n#define mmCB_COLOR1_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR2_ATTRIB3                                                                            0x03ba\n#define mmCB_COLOR2_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR3_ATTRIB3                                                                            0x03bb\n#define mmCB_COLOR3_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR4_ATTRIB3                                                                            0x03bc\n#define mmCB_COLOR4_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR5_ATTRIB3                                                                            0x03bd\n#define mmCB_COLOR5_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR6_ATTRIB3                                                                            0x03be\n#define mmCB_COLOR6_ATTRIB3_BASE_IDX                                                                   1\n#define mmCB_COLOR7_ATTRIB3                                                                            0x03bf\n#define mmCB_COLOR7_ATTRIB3_BASE_IDX                                                                   1\n\n\n\n\n#define mmCP_EOP_DONE_ADDR_LO                                                                          0x2000\n#define mmCP_EOP_DONE_ADDR_LO_BASE_IDX                                                                 1\n#define mmCP_EOP_DONE_ADDR_HI                                                                          0x2001\n#define mmCP_EOP_DONE_ADDR_HI_BASE_IDX                                                                 1\n#define mmCP_EOP_DONE_DATA_LO                                                                          0x2002\n#define mmCP_EOP_DONE_DATA_LO_BASE_IDX                                                                 1\n#define mmCP_EOP_DONE_DATA_HI                                                                          0x2003\n#define mmCP_EOP_DONE_DATA_HI_BASE_IDX                                                                 1\n#define mmCP_EOP_LAST_FENCE_LO                                                                         0x2004\n#define mmCP_EOP_LAST_FENCE_LO_BASE_IDX                                                                1\n#define mmCP_EOP_LAST_FENCE_HI                                                                         0x2005\n#define mmCP_EOP_LAST_FENCE_HI_BASE_IDX                                                                1\n#define mmCP_STREAM_OUT_ADDR_LO                                                                        0x2006\n#define mmCP_STREAM_OUT_ADDR_LO_BASE_IDX                                                               1\n#define mmCP_STREAM_OUT_ADDR_HI                                                                        0x2007\n#define mmCP_STREAM_OUT_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO                                                                0x2008\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI                                                                0x2009\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO                                                                 0x200a\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI                                                                 0x200b\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO                                                                0x200c\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI                                                                0x200d\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO                                                                 0x200e\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI                                                                 0x200f\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO                                                                0x2010\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI                                                                0x2011\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO                                                                 0x2012\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI                                                                 0x2013\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO                                                                0x2014\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI                                                                0x2015\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI_BASE_IDX                                                       1\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO                                                                 0x2016\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO_BASE_IDX                                                        1\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI                                                                 0x2017\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI_BASE_IDX                                                        1\n#define mmCP_PIPE_STATS_ADDR_LO                                                                        0x2018\n#define mmCP_PIPE_STATS_ADDR_LO_BASE_IDX                                                               1\n#define mmCP_PIPE_STATS_ADDR_HI                                                                        0x2019\n#define mmCP_PIPE_STATS_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_VGT_IAVERT_COUNT_LO                                                                       0x201a\n#define mmCP_VGT_IAVERT_COUNT_LO_BASE_IDX                                                              1\n#define mmCP_VGT_IAVERT_COUNT_HI                                                                       0x201b\n#define mmCP_VGT_IAVERT_COUNT_HI_BASE_IDX                                                              1\n#define mmCP_VGT_IAPRIM_COUNT_LO                                                                       0x201c\n#define mmCP_VGT_IAPRIM_COUNT_LO_BASE_IDX                                                              1\n#define mmCP_VGT_IAPRIM_COUNT_HI                                                                       0x201d\n#define mmCP_VGT_IAPRIM_COUNT_HI_BASE_IDX                                                              1\n#define mmCP_VGT_GSPRIM_COUNT_LO                                                                       0x201e\n#define mmCP_VGT_GSPRIM_COUNT_LO_BASE_IDX                                                              1\n#define mmCP_VGT_GSPRIM_COUNT_HI                                                                       0x201f\n#define mmCP_VGT_GSPRIM_COUNT_HI_BASE_IDX                                                              1\n#define mmCP_VGT_VSINVOC_COUNT_LO                                                                      0x2020\n#define mmCP_VGT_VSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define mmCP_VGT_VSINVOC_COUNT_HI                                                                      0x2021\n#define mmCP_VGT_VSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define mmCP_VGT_GSINVOC_COUNT_LO                                                                      0x2022\n#define mmCP_VGT_GSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define mmCP_VGT_GSINVOC_COUNT_HI                                                                      0x2023\n#define mmCP_VGT_GSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define mmCP_VGT_HSINVOC_COUNT_LO                                                                      0x2024\n#define mmCP_VGT_HSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define mmCP_VGT_HSINVOC_COUNT_HI                                                                      0x2025\n#define mmCP_VGT_HSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define mmCP_VGT_DSINVOC_COUNT_LO                                                                      0x2026\n#define mmCP_VGT_DSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define mmCP_VGT_DSINVOC_COUNT_HI                                                                      0x2027\n#define mmCP_VGT_DSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define mmCP_PA_CINVOC_COUNT_LO                                                                        0x2028\n#define mmCP_PA_CINVOC_COUNT_LO_BASE_IDX                                                               1\n#define mmCP_PA_CINVOC_COUNT_HI                                                                        0x2029\n#define mmCP_PA_CINVOC_COUNT_HI_BASE_IDX                                                               1\n#define mmCP_PA_CPRIM_COUNT_LO                                                                         0x202a\n#define mmCP_PA_CPRIM_COUNT_LO_BASE_IDX                                                                1\n#define mmCP_PA_CPRIM_COUNT_HI                                                                         0x202b\n#define mmCP_PA_CPRIM_COUNT_HI_BASE_IDX                                                                1\n#define mmCP_SC_PSINVOC_COUNT0_LO                                                                      0x202c\n#define mmCP_SC_PSINVOC_COUNT0_LO_BASE_IDX                                                             1\n#define mmCP_SC_PSINVOC_COUNT0_HI                                                                      0x202d\n#define mmCP_SC_PSINVOC_COUNT0_HI_BASE_IDX                                                             1\n#define mmCP_SC_PSINVOC_COUNT1_LO                                                                      0x202e\n#define mmCP_SC_PSINVOC_COUNT1_LO_BASE_IDX                                                             1\n#define mmCP_SC_PSINVOC_COUNT1_HI                                                                      0x202f\n#define mmCP_SC_PSINVOC_COUNT1_HI_BASE_IDX                                                             1\n#define mmCP_VGT_CSINVOC_COUNT_LO                                                                      0x2030\n#define mmCP_VGT_CSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define mmCP_VGT_CSINVOC_COUNT_HI                                                                      0x2031\n#define mmCP_VGT_CSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define mmCP_PIPE_STATS_CONTROL                                                                        0x203d\n#define mmCP_PIPE_STATS_CONTROL_BASE_IDX                                                               1\n#define mmCP_STREAM_OUT_CONTROL                                                                        0x203e\n#define mmCP_STREAM_OUT_CONTROL_BASE_IDX                                                               1\n#define mmCP_STRMOUT_CNTL                                                                              0x203f\n#define mmCP_STRMOUT_CNTL_BASE_IDX                                                                     1\n#define mmSCRATCH_REG0                                                                                 0x2040\n#define mmSCRATCH_REG0_BASE_IDX                                                                        1\n#define mmSCRATCH_REG1                                                                                 0x2041\n#define mmSCRATCH_REG1_BASE_IDX                                                                        1\n#define mmSCRATCH_REG2                                                                                 0x2042\n#define mmSCRATCH_REG2_BASE_IDX                                                                        1\n#define mmSCRATCH_REG3                                                                                 0x2043\n#define mmSCRATCH_REG3_BASE_IDX                                                                        1\n#define mmSCRATCH_REG4                                                                                 0x2044\n#define mmSCRATCH_REG4_BASE_IDX                                                                        1\n#define mmSCRATCH_REG5                                                                                 0x2045\n#define mmSCRATCH_REG5_BASE_IDX                                                                        1\n#define mmSCRATCH_REG6                                                                                 0x2046\n#define mmSCRATCH_REG6_BASE_IDX                                                                        1\n#define mmSCRATCH_REG7                                                                                 0x2047\n#define mmSCRATCH_REG7_BASE_IDX                                                                        1\n#define mmSCRATCH_REG_ATOMIC                                                                           0x2048\n#define mmSCRATCH_REG_ATOMIC_BASE_IDX                                                                  1\n#define mmSCRATCH_REG_CMPSWAP_ATOMIC                                                                   0x2048\n#define mmSCRATCH_REG_CMPSWAP_ATOMIC_BASE_IDX                                                          1\n#define mmCP_APPEND_DDID_CNT                                                                           0x204b\n#define mmCP_APPEND_DDID_CNT_BASE_IDX                                                                  1\n#define mmCP_APPEND_DATA_HI                                                                            0x204c\n#define mmCP_APPEND_DATA_HI_BASE_IDX                                                                   1\n#define mmCP_APPEND_LAST_CS_FENCE_HI                                                                   0x204d\n#define mmCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX                                                          1\n#define mmCP_APPEND_LAST_PS_FENCE_HI                                                                   0x204e\n#define mmCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX                                                          1\n#define mmSCRATCH_UMSK                                                                                 0x2050\n#define mmSCRATCH_UMSK_BASE_IDX                                                                        1\n#define mmSCRATCH_ADDR                                                                                 0x2051\n#define mmSCRATCH_ADDR_BASE_IDX                                                                        1\n#define mmCP_PFP_ATOMIC_PREOP_LO                                                                       0x2052\n#define mmCP_PFP_ATOMIC_PREOP_LO_BASE_IDX                                                              1\n#define mmCP_PFP_ATOMIC_PREOP_HI                                                                       0x2053\n#define mmCP_PFP_ATOMIC_PREOP_HI_BASE_IDX                                                              1\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_LO                                                                  0x2054\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                         1\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_HI                                                                  0x2055\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                         1\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_LO                                                                  0x2056\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                         1\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_HI                                                                  0x2057\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                         1\n#define mmCP_APPEND_ADDR_LO                                                                            0x2058\n#define mmCP_APPEND_ADDR_LO_BASE_IDX                                                                   1\n#define mmCP_APPEND_ADDR_HI                                                                            0x2059\n#define mmCP_APPEND_ADDR_HI_BASE_IDX                                                                   1\n#define mmCP_APPEND_DATA                                                                               0x205a\n#define mmCP_APPEND_DATA_BASE_IDX                                                                      1\n#define mmCP_APPEND_DATA_LO                                                                            0x205a\n#define mmCP_APPEND_DATA_LO_BASE_IDX                                                                   1\n#define mmCP_APPEND_LAST_CS_FENCE                                                                      0x205b\n#define mmCP_APPEND_LAST_CS_FENCE_BASE_IDX                                                             1\n#define mmCP_APPEND_LAST_CS_FENCE_LO                                                                   0x205b\n#define mmCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX                                                          1\n#define mmCP_APPEND_LAST_PS_FENCE                                                                      0x205c\n#define mmCP_APPEND_LAST_PS_FENCE_BASE_IDX                                                             1\n#define mmCP_APPEND_LAST_PS_FENCE_LO                                                                   0x205c\n#define mmCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX                                                          1\n#define mmCP_ATOMIC_PREOP_LO                                                                           0x205d\n#define mmCP_ATOMIC_PREOP_LO_BASE_IDX                                                                  1\n#define mmCP_ME_ATOMIC_PREOP_LO                                                                        0x205d\n#define mmCP_ME_ATOMIC_PREOP_LO_BASE_IDX                                                               1\n#define mmCP_ATOMIC_PREOP_HI                                                                           0x205e\n#define mmCP_ATOMIC_PREOP_HI_BASE_IDX                                                                  1\n#define mmCP_ME_ATOMIC_PREOP_HI                                                                        0x205e\n#define mmCP_ME_ATOMIC_PREOP_HI_BASE_IDX                                                               1\n#define mmCP_GDS_ATOMIC0_PREOP_LO                                                                      0x205f\n#define mmCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                             1\n#define mmCP_ME_GDS_ATOMIC0_PREOP_LO                                                                   0x205f\n#define mmCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                          1\n#define mmCP_GDS_ATOMIC0_PREOP_HI                                                                      0x2060\n#define mmCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                             1\n#define mmCP_ME_GDS_ATOMIC0_PREOP_HI                                                                   0x2060\n#define mmCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                          1\n#define mmCP_GDS_ATOMIC1_PREOP_LO                                                                      0x2061\n#define mmCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                             1\n#define mmCP_ME_GDS_ATOMIC1_PREOP_LO                                                                   0x2061\n#define mmCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                          1\n#define mmCP_GDS_ATOMIC1_PREOP_HI                                                                      0x2062\n#define mmCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                             1\n#define mmCP_ME_GDS_ATOMIC1_PREOP_HI                                                                   0x2062\n#define mmCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                          1\n#define mmCP_ME_MC_WADDR_LO                                                                            0x2069\n#define mmCP_ME_MC_WADDR_LO_BASE_IDX                                                                   1\n#define mmCP_ME_MC_WADDR_HI                                                                            0x206a\n#define mmCP_ME_MC_WADDR_HI_BASE_IDX                                                                   1\n#define mmCP_ME_MC_WDATA_LO                                                                            0x206b\n#define mmCP_ME_MC_WDATA_LO_BASE_IDX                                                                   1\n#define mmCP_ME_MC_WDATA_HI                                                                            0x206c\n#define mmCP_ME_MC_WDATA_HI_BASE_IDX                                                                   1\n#define mmCP_ME_MC_RADDR_LO                                                                            0x206d\n#define mmCP_ME_MC_RADDR_LO_BASE_IDX                                                                   1\n#define mmCP_ME_MC_RADDR_HI                                                                            0x206e\n#define mmCP_ME_MC_RADDR_HI_BASE_IDX                                                                   1\n#define mmCP_SEM_WAIT_TIMER                                                                            0x206f\n#define mmCP_SEM_WAIT_TIMER_BASE_IDX                                                                   1\n#define mmCP_SIG_SEM_ADDR_LO                                                                           0x2070\n#define mmCP_SIG_SEM_ADDR_LO_BASE_IDX                                                                  1\n#define mmCP_SIG_SEM_ADDR_HI                                                                           0x2071\n#define mmCP_SIG_SEM_ADDR_HI_BASE_IDX                                                                  1\n#define mmCP_WAIT_REG_MEM_TIMEOUT                                                                      0x2074\n#define mmCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX                                                             1\n#define mmCP_WAIT_SEM_ADDR_LO                                                                          0x2075\n#define mmCP_WAIT_SEM_ADDR_LO_BASE_IDX                                                                 1\n#define mmCP_WAIT_SEM_ADDR_HI                                                                          0x2076\n#define mmCP_WAIT_SEM_ADDR_HI_BASE_IDX                                                                 1\n#define mmCP_DMA_PFP_CONTROL                                                                           0x2077\n#define mmCP_DMA_PFP_CONTROL_BASE_IDX                                                                  1\n#define mmCP_DMA_ME_CONTROL                                                                            0x2078\n#define mmCP_DMA_ME_CONTROL_BASE_IDX                                                                   1\n#define mmCP_COHER_BASE_HI                                                                             0x2079\n#define mmCP_COHER_BASE_HI_BASE_IDX                                                                    1\n#define mmCP_COHER_START_DELAY                                                                         0x207b\n#define mmCP_COHER_START_DELAY_BASE_IDX                                                                1\n#define mmCP_COHER_CNTL                                                                                0x207c\n#define mmCP_COHER_CNTL_BASE_IDX                                                                       1\n#define mmCP_COHER_SIZE                                                                                0x207d\n#define mmCP_COHER_SIZE_BASE_IDX                                                                       1\n#define mmCP_COHER_BASE                                                                                0x207e\n#define mmCP_COHER_BASE_BASE_IDX                                                                       1\n#define mmCP_COHER_STATUS                                                                              0x207f\n#define mmCP_COHER_STATUS_BASE_IDX                                                                     1\n#define mmCP_DMA_ME_SRC_ADDR                                                                           0x2080\n#define mmCP_DMA_ME_SRC_ADDR_BASE_IDX                                                                  1\n#define mmCP_DMA_ME_SRC_ADDR_HI                                                                        0x2081\n#define mmCP_DMA_ME_SRC_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_DMA_ME_DST_ADDR                                                                           0x2082\n#define mmCP_DMA_ME_DST_ADDR_BASE_IDX                                                                  1\n#define mmCP_DMA_ME_DST_ADDR_HI                                                                        0x2083\n#define mmCP_DMA_ME_DST_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_DMA_ME_COMMAND                                                                            0x2084\n#define mmCP_DMA_ME_COMMAND_BASE_IDX                                                                   1\n#define mmCP_DMA_PFP_SRC_ADDR                                                                          0x2085\n#define mmCP_DMA_PFP_SRC_ADDR_BASE_IDX                                                                 1\n#define mmCP_DMA_PFP_SRC_ADDR_HI                                                                       0x2086\n#define mmCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX                                                              1\n#define mmCP_DMA_PFP_DST_ADDR                                                                          0x2087\n#define mmCP_DMA_PFP_DST_ADDR_BASE_IDX                                                                 1\n#define mmCP_DMA_PFP_DST_ADDR_HI                                                                       0x2088\n#define mmCP_DMA_PFP_DST_ADDR_HI_BASE_IDX                                                              1\n#define mmCP_DMA_PFP_COMMAND                                                                           0x2089\n#define mmCP_DMA_PFP_COMMAND_BASE_IDX                                                                  1\n#define mmCP_DMA_CNTL                                                                                  0x208a\n#define mmCP_DMA_CNTL_BASE_IDX                                                                         1\n#define mmCP_DMA_READ_TAGS                                                                             0x208b\n#define mmCP_DMA_READ_TAGS_BASE_IDX                                                                    1\n#define mmCP_COHER_SIZE_HI                                                                             0x208c\n#define mmCP_COHER_SIZE_HI_BASE_IDX                                                                    1\n#define mmCP_PFP_IB_CONTROL                                                                            0x208d\n#define mmCP_PFP_IB_CONTROL_BASE_IDX                                                                   1\n#define mmCP_PFP_LOAD_CONTROL                                                                          0x208e\n#define mmCP_PFP_LOAD_CONTROL_BASE_IDX                                                                 1\n#define mmCP_SCRATCH_INDEX                                                                             0x208f\n#define mmCP_SCRATCH_INDEX_BASE_IDX                                                                    1\n#define mmCP_SCRATCH_DATA                                                                              0x2090\n#define mmCP_SCRATCH_DATA_BASE_IDX                                                                     1\n#define mmCP_RB_OFFSET                                                                                 0x2091\n#define mmCP_RB_OFFSET_BASE_IDX                                                                        1\n#define mmCP_IB2_OFFSET                                                                                0x2093\n#define mmCP_IB2_OFFSET_BASE_IDX                                                                       1\n#define mmCP_IB2_PREAMBLE_BEGIN                                                                        0x2096\n#define mmCP_IB2_PREAMBLE_BEGIN_BASE_IDX                                                               1\n#define mmCP_IB2_PREAMBLE_END                                                                          0x2097\n#define mmCP_IB2_PREAMBLE_END_BASE_IDX                                                                 1\n#define mmCP_CE_IB1_OFFSET                                                                             0x2098\n#define mmCP_CE_IB1_OFFSET_BASE_IDX                                                                    1\n#define mmCP_CE_IB2_OFFSET                                                                             0x2099\n#define mmCP_CE_IB2_OFFSET_BASE_IDX                                                                    1\n#define mmCP_CE_COUNTER                                                                                0x209a\n#define mmCP_CE_COUNTER_BASE_IDX                                                                       1\n#define mmCP_DMA_ME_CMD_ADDR_LO                                                                        0x209c\n#define mmCP_DMA_ME_CMD_ADDR_LO_BASE_IDX                                                               1\n#define mmCP_DMA_ME_CMD_ADDR_HI                                                                        0x209d\n#define mmCP_DMA_ME_CMD_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_DMA_PFP_CMD_ADDR_LO                                                                       0x209e\n#define mmCP_DMA_PFP_CMD_ADDR_LO_BASE_IDX                                                              1\n#define mmCP_DMA_PFP_CMD_ADDR_HI                                                                       0x209f\n#define mmCP_DMA_PFP_CMD_ADDR_HI_BASE_IDX                                                              1\n#define mmCP_APPEND_CMD_ADDR_LO                                                                        0x20a0\n#define mmCP_APPEND_CMD_ADDR_LO_BASE_IDX                                                               1\n#define mmCP_APPEND_CMD_ADDR_HI                                                                        0x20a1\n#define mmCP_APPEND_CMD_ADDR_HI_BASE_IDX                                                               1\n#define mmUCONFIG_RESERVED_REG0                                                                        0x20a2\n#define mmUCONFIG_RESERVED_REG0_BASE_IDX                                                               1\n#define mmUCONFIG_RESERVED_REG1                                                                        0x20a3\n#define mmUCONFIG_RESERVED_REG1_BASE_IDX                                                               1\n#define mmCP_CE_ATOMIC_PREOP_LO                                                                        0x20a8\n#define mmCP_CE_ATOMIC_PREOP_LO_BASE_IDX                                                               1\n#define mmCP_CE_ATOMIC_PREOP_HI                                                                        0x20a9\n#define mmCP_CE_ATOMIC_PREOP_HI_BASE_IDX                                                               1\n#define mmCP_CE_GDS_ATOMIC0_PREOP_LO                                                                   0x20aa\n#define mmCP_CE_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                          1\n#define mmCP_CE_GDS_ATOMIC0_PREOP_HI                                                                   0x20ab\n#define mmCP_CE_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                          1\n#define mmCP_CE_GDS_ATOMIC1_PREOP_LO                                                                   0x20ac\n#define mmCP_CE_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                          1\n#define mmCP_CE_GDS_ATOMIC1_PREOP_HI                                                                   0x20ad\n#define mmCP_CE_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                          1\n#define mmCP_CE_INIT_CMD_BUFSZ                                                                         0x20bd\n#define mmCP_CE_INIT_CMD_BUFSZ_BASE_IDX                                                                1\n#define mmCP_CE_IB1_CMD_BUFSZ                                                                          0x20be\n#define mmCP_CE_IB1_CMD_BUFSZ_BASE_IDX                                                                 1\n#define mmCP_CE_IB2_CMD_BUFSZ                                                                          0x20bf\n#define mmCP_CE_IB2_CMD_BUFSZ_BASE_IDX                                                                 1\n#define mmCP_IB2_CMD_BUFSZ                                                                             0x20c1\n#define mmCP_IB2_CMD_BUFSZ_BASE_IDX                                                                    1\n#define mmCP_ST_CMD_BUFSZ                                                                              0x20c2\n#define mmCP_ST_CMD_BUFSZ_BASE_IDX                                                                     1\n#define mmCP_CE_INIT_BASE_LO                                                                           0x20c3\n#define mmCP_CE_INIT_BASE_LO_BASE_IDX                                                                  1\n#define mmCP_CE_INIT_BASE_HI                                                                           0x20c4\n#define mmCP_CE_INIT_BASE_HI_BASE_IDX                                                                  1\n#define mmCP_CE_INIT_BUFSZ                                                                             0x20c5\n#define mmCP_CE_INIT_BUFSZ_BASE_IDX                                                                    1\n#define mmCP_CE_IB1_BASE_LO                                                                            0x20c6\n#define mmCP_CE_IB1_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_CE_IB1_BASE_HI                                                                            0x20c7\n#define mmCP_CE_IB1_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_CE_IB1_BUFSZ                                                                              0x20c8\n#define mmCP_CE_IB1_BUFSZ_BASE_IDX                                                                     1\n#define mmCP_CE_IB2_BASE_LO                                                                            0x20c9\n#define mmCP_CE_IB2_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_CE_IB2_BASE_HI                                                                            0x20ca\n#define mmCP_CE_IB2_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_CE_IB2_BUFSZ                                                                              0x20cb\n#define mmCP_CE_IB2_BUFSZ_BASE_IDX                                                                     1\n#define mmCP_IB1_BASE_LO                                                                               0x20cc\n#define mmCP_IB1_BASE_LO_BASE_IDX                                                                      1\n#define mmCP_IB1_BASE_HI                                                                               0x20cd\n#define mmCP_IB1_BASE_HI_BASE_IDX                                                                      1\n#define mmCP_IB1_BUFSZ                                                                                 0x20ce\n#define mmCP_IB1_BUFSZ_BASE_IDX                                                                        1\n#define mmCP_IB2_BASE_LO                                                                               0x20cf\n#define mmCP_IB2_BASE_LO_BASE_IDX                                                                      1\n#define mmCP_IB2_BASE_HI                                                                               0x20d0\n#define mmCP_IB2_BASE_HI_BASE_IDX                                                                      1\n#define mmCP_IB2_BUFSZ                                                                                 0x20d1\n#define mmCP_IB2_BUFSZ_BASE_IDX                                                                        1\n#define mmCP_ST_BASE_LO                                                                                0x20d2\n#define mmCP_ST_BASE_LO_BASE_IDX                                                                       1\n#define mmCP_ST_BASE_HI                                                                                0x20d3\n#define mmCP_ST_BASE_HI_BASE_IDX                                                                       1\n#define mmCP_ST_BUFSZ                                                                                  0x20d4\n#define mmCP_ST_BUFSZ_BASE_IDX                                                                         1\n#define mmCP_EOP_DONE_EVENT_CNTL                                                                       0x20d5\n#define mmCP_EOP_DONE_EVENT_CNTL_BASE_IDX                                                              1\n#define mmCP_EOP_DONE_DATA_CNTL                                                                        0x20d6\n#define mmCP_EOP_DONE_DATA_CNTL_BASE_IDX                                                               1\n#define mmCP_EOP_DONE_CNTX_ID                                                                          0x20d7\n#define mmCP_EOP_DONE_CNTX_ID_BASE_IDX                                                                 1\n#define mmCP_DB_BASE_LO                                                                                0x20d8\n#define mmCP_DB_BASE_LO_BASE_IDX                                                                       1\n#define mmCP_DB_BASE_HI                                                                                0x20d9\n#define mmCP_DB_BASE_HI_BASE_IDX                                                                       1\n#define mmCP_DB_BUFSZ                                                                                  0x20da\n#define mmCP_DB_BUFSZ_BASE_IDX                                                                         1\n#define mmCP_DB_CMD_BUFSZ                                                                              0x20db\n#define mmCP_DB_CMD_BUFSZ_BASE_IDX                                                                     1\n#define mmCP_CE_DB_BASE_LO                                                                             0x20dc\n#define mmCP_CE_DB_BASE_LO_BASE_IDX                                                                    1\n#define mmCP_CE_DB_BASE_HI                                                                             0x20dd\n#define mmCP_CE_DB_BASE_HI_BASE_IDX                                                                    1\n#define mmCP_CE_DB_BUFSZ                                                                               0x20de\n#define mmCP_CE_DB_BUFSZ_BASE_IDX                                                                      1\n#define mmCP_CE_DB_CMD_BUFSZ                                                                           0x20df\n#define mmCP_CE_DB_CMD_BUFSZ_BASE_IDX                                                                  1\n#define mmCP_PFP_COMPLETION_STATUS                                                                     0x20ec\n#define mmCP_PFP_COMPLETION_STATUS_BASE_IDX                                                            1\n#define mmCP_CE_COMPLETION_STATUS                                                                      0x20ed\n#define mmCP_CE_COMPLETION_STATUS_BASE_IDX                                                             1\n#define mmCP_PRED_NOT_VISIBLE                                                                          0x20ee\n#define mmCP_PRED_NOT_VISIBLE_BASE_IDX                                                                 1\n#define mmCP_PFP_METADATA_BASE_ADDR                                                                    0x20f0\n#define mmCP_PFP_METADATA_BASE_ADDR_BASE_IDX                                                           1\n#define mmCP_PFP_METADATA_BASE_ADDR_HI                                                                 0x20f1\n#define mmCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX                                                        1\n#define mmCP_CE_METADATA_BASE_ADDR                                                                     0x20f2\n#define mmCP_CE_METADATA_BASE_ADDR_BASE_IDX                                                            1\n#define mmCP_CE_METADATA_BASE_ADDR_HI                                                                  0x20f3\n#define mmCP_CE_METADATA_BASE_ADDR_HI_BASE_IDX                                                         1\n#define mmCP_DRAW_INDX_INDR_ADDR                                                                       0x20f4\n#define mmCP_DRAW_INDX_INDR_ADDR_BASE_IDX                                                              1\n#define mmCP_DRAW_INDX_INDR_ADDR_HI                                                                    0x20f5\n#define mmCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX                                                           1\n#define mmCP_DISPATCH_INDR_ADDR                                                                        0x20f6\n#define mmCP_DISPATCH_INDR_ADDR_BASE_IDX                                                               1\n#define mmCP_DISPATCH_INDR_ADDR_HI                                                                     0x20f7\n#define mmCP_DISPATCH_INDR_ADDR_HI_BASE_IDX                                                            1\n#define mmCP_INDEX_BASE_ADDR                                                                           0x20f8\n#define mmCP_INDEX_BASE_ADDR_BASE_IDX                                                                  1\n#define mmCP_INDEX_BASE_ADDR_HI                                                                        0x20f9\n#define mmCP_INDEX_BASE_ADDR_HI_BASE_IDX                                                               1\n#define mmCP_INDEX_TYPE                                                                                0x20fa\n#define mmCP_INDEX_TYPE_BASE_IDX                                                                       1\n#define mmCP_GDS_BKUP_ADDR                                                                             0x20fb\n#define mmCP_GDS_BKUP_ADDR_BASE_IDX                                                                    1\n#define mmCP_GDS_BKUP_ADDR_HI                                                                          0x20fc\n#define mmCP_GDS_BKUP_ADDR_HI_BASE_IDX                                                                 1\n#define mmCP_SAMPLE_STATUS                                                                             0x20fd\n#define mmCP_SAMPLE_STATUS_BASE_IDX                                                                    1\n#define mmCP_ME_COHER_CNTL                                                                             0x20fe\n#define mmCP_ME_COHER_CNTL_BASE_IDX                                                                    1\n#define mmCP_ME_COHER_SIZE                                                                             0x20ff\n#define mmCP_ME_COHER_SIZE_BASE_IDX                                                                    1\n#define mmCP_ME_COHER_SIZE_HI                                                                          0x2100\n#define mmCP_ME_COHER_SIZE_HI_BASE_IDX                                                                 1\n#define mmCP_ME_COHER_BASE                                                                             0x2101\n#define mmCP_ME_COHER_BASE_BASE_IDX                                                                    1\n#define mmCP_ME_COHER_BASE_HI                                                                          0x2102\n#define mmCP_ME_COHER_BASE_HI_BASE_IDX                                                                 1\n#define mmCP_ME_COHER_STATUS                                                                           0x2103\n#define mmCP_ME_COHER_STATUS_BASE_IDX                                                                  1\n#define mmRLC_GPM_PERF_COUNT_0                                                                         0x2140\n#define mmRLC_GPM_PERF_COUNT_0_BASE_IDX                                                                1\n#define mmRLC_GPM_PERF_COUNT_1                                                                         0x2141\n#define mmRLC_GPM_PERF_COUNT_1_BASE_IDX                                                                1\n#define mmGRBM_GFX_INDEX                                                                               0x2200\n#define mmGRBM_GFX_INDEX_BASE_IDX                                                                      1\n#define mmVGT_ESGS_RING_SIZE_UMD                                                                       0x2240\n#define mmVGT_ESGS_RING_SIZE_UMD_BASE_IDX                                                              1\n#define mmVGT_GSVS_RING_SIZE_UMD                                                                       0x2241\n#define mmVGT_GSVS_RING_SIZE_UMD_BASE_IDX                                                              1\n#define mmVGT_PRIMITIVE_TYPE                                                                           0x2242\n#define mmVGT_PRIMITIVE_TYPE_BASE_IDX                                                                  1\n#define mmVGT_INDEX_TYPE                                                                               0x2243\n#define mmVGT_INDEX_TYPE_BASE_IDX                                                                      1\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0                                                             0x2244\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0_BASE_IDX                                                    1\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1                                                             0x2245\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1_BASE_IDX                                                    1\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2                                                             0x2246\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2_BASE_IDX                                                    1\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3                                                             0x2247\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3_BASE_IDX                                                    1\n#define mmGE_MIN_VTX_INDX                                                                              0x2249\n#define mmGE_MIN_VTX_INDX_BASE_IDX                                                                     1\n#define mmGE_INDX_OFFSET                                                                               0x224a\n#define mmGE_INDX_OFFSET_BASE_IDX                                                                      1\n#define mmGE_MULTI_PRIM_IB_RESET_EN                                                                    0x224b\n#define mmGE_MULTI_PRIM_IB_RESET_EN_BASE_IDX                                                           1\n#define mmVGT_NUM_INDICES                                                                              0x224c\n#define mmVGT_NUM_INDICES_BASE_IDX                                                                     1\n#define mmVGT_NUM_INSTANCES                                                                            0x224d\n#define mmVGT_NUM_INSTANCES_BASE_IDX                                                                   1\n#define mmVGT_TF_RING_SIZE_UMD                                                                         0x224e\n#define mmVGT_TF_RING_SIZE_UMD_BASE_IDX                                                                1\n#define mmVGT_HS_OFFCHIP_PARAM_UMD                                                                     0x224f\n#define mmVGT_HS_OFFCHIP_PARAM_UMD_BASE_IDX                                                            1\n#define mmVGT_TF_MEMORY_BASE_UMD                                                                       0x2250\n#define mmVGT_TF_MEMORY_BASE_UMD_BASE_IDX                                                              1\n#define mmGE_DMA_FIRST_INDEX                                                                           0x2251\n#define mmGE_DMA_FIRST_INDEX_BASE_IDX                                                                  1\n#define mmWD_POS_BUF_BASE                                                                              0x2252\n#define mmWD_POS_BUF_BASE_BASE_IDX                                                                     1\n#define mmWD_POS_BUF_BASE_HI                                                                           0x2253\n#define mmWD_POS_BUF_BASE_HI_BASE_IDX                                                                  1\n#define mmWD_CNTL_SB_BUF_BASE                                                                          0x2254\n#define mmWD_CNTL_SB_BUF_BASE_BASE_IDX                                                                 1\n#define mmWD_CNTL_SB_BUF_BASE_HI                                                                       0x2255\n#define mmWD_CNTL_SB_BUF_BASE_HI_BASE_IDX                                                              1\n#define mmWD_INDEX_BUF_BASE                                                                            0x2256\n#define mmWD_INDEX_BUF_BASE_BASE_IDX                                                                   1\n#define mmWD_INDEX_BUF_BASE_HI                                                                         0x2257\n#define mmWD_INDEX_BUF_BASE_HI_BASE_IDX                                                                1\n#define mmIA_MULTI_VGT_PARAM_PIPED                                                                     0x2258\n#define mmIA_MULTI_VGT_PARAM_PIPED_BASE_IDX                                                            1\n#define mmGE_MAX_VTX_INDX                                                                              0x2259\n#define mmGE_MAX_VTX_INDX_BASE_IDX                                                                     1\n#define mmVGT_INSTANCE_BASE_ID                                                                         0x225a\n#define mmVGT_INSTANCE_BASE_ID_BASE_IDX                                                                1\n#define mmGE_CNTL                                                                                      0x225b\n#define mmGE_CNTL_BASE_IDX                                                                             1\n#define mmGE_USER_VGPR1                                                                                0x225c\n#define mmGE_USER_VGPR1_BASE_IDX                                                                       1\n#define mmGE_USER_VGPR2                                                                                0x225d\n#define mmGE_USER_VGPR2_BASE_IDX                                                                       1\n#define mmGE_USER_VGPR3                                                                                0x225e\n#define mmGE_USER_VGPR3_BASE_IDX                                                                       1\n#define mmGE_STEREO_CNTL                                                                               0x225f\n#define mmGE_STEREO_CNTL_BASE_IDX                                                                      1\n#define mmGE_PC_ALLOC                                                                                  0x2260\n#define mmGE_PC_ALLOC_BASE_IDX                                                                         1\n#define mmVGT_TF_MEMORY_BASE_HI_UMD                                                                    0x2261\n#define mmVGT_TF_MEMORY_BASE_HI_UMD_BASE_IDX                                                           1\n#define mmGE_USER_VGPR_EN                                                                              0x2262\n#define mmGE_USER_VGPR_EN_BASE_IDX                                                                     1\n#define mmPA_SU_LINE_STIPPLE_VALUE                                                                     0x2280\n#define mmPA_SU_LINE_STIPPLE_VALUE_BASE_IDX                                                            1\n#define mmPA_SC_LINE_STIPPLE_STATE                                                                     0x2281\n#define mmPA_SC_LINE_STIPPLE_STATE_BASE_IDX                                                            1\n#define mmPA_SC_SCREEN_EXTENT_MIN_0                                                                    0x2284\n#define mmPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX                                                           1\n#define mmPA_SC_SCREEN_EXTENT_MAX_0                                                                    0x2285\n#define mmPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX                                                           1\n#define mmPA_SC_SCREEN_EXTENT_MIN_1                                                                    0x2286\n#define mmPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX                                                           1\n#define mmPA_SC_SCREEN_EXTENT_MAX_1                                                                    0x228b\n#define mmPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX                                                           1\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN                                                                  0x22a0\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                         1\n#define mmPA_SC_P3D_TRAP_SCREEN_H                                                                      0x22a1\n#define mmPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX                                                             1\n#define mmPA_SC_P3D_TRAP_SCREEN_V                                                                      0x22a2\n#define mmPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX                                                             1\n#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE                                                             0x22a3\n#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                    1\n#define mmPA_SC_P3D_TRAP_SCREEN_COUNT                                                                  0x22a4\n#define mmPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX                                                         1\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN                                                                 0x22a8\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                        1\n#define mmPA_SC_HP3D_TRAP_SCREEN_H                                                                     0x22a9\n#define mmPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX                                                            1\n#define mmPA_SC_HP3D_TRAP_SCREEN_V                                                                     0x22aa\n#define mmPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX                                                            1\n#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE                                                            0x22ab\n#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                   1\n#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT                                                                 0x22ac\n#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX                                                        1\n#define mmPA_SC_TRAP_SCREEN_HV_EN                                                                      0x22b0\n#define mmPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX                                                             1\n#define mmPA_SC_TRAP_SCREEN_H                                                                          0x22b1\n#define mmPA_SC_TRAP_SCREEN_H_BASE_IDX                                                                 1\n#define mmPA_SC_TRAP_SCREEN_V                                                                          0x22b2\n#define mmPA_SC_TRAP_SCREEN_V_BASE_IDX                                                                 1\n#define mmPA_SC_TRAP_SCREEN_OCCURRENCE                                                                 0x22b3\n#define mmPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                        1\n#define mmPA_SC_TRAP_SCREEN_COUNT                                                                      0x22b4\n#define mmPA_SC_TRAP_SCREEN_COUNT_BASE_IDX                                                             1\n#define mmSQ_THREAD_TRACE_USERDATA_0                                                                   0x2340\n#define mmSQ_THREAD_TRACE_USERDATA_0_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_1                                                                   0x2341\n#define mmSQ_THREAD_TRACE_USERDATA_1_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_2                                                                   0x2342\n#define mmSQ_THREAD_TRACE_USERDATA_2_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_3                                                                   0x2343\n#define mmSQ_THREAD_TRACE_USERDATA_3_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_4                                                                   0x2344\n#define mmSQ_THREAD_TRACE_USERDATA_4_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_5                                                                   0x2345\n#define mmSQ_THREAD_TRACE_USERDATA_5_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_6                                                                   0x2346\n#define mmSQ_THREAD_TRACE_USERDATA_6_BASE_IDX                                                          1\n#define mmSQ_THREAD_TRACE_USERDATA_7                                                                   0x2347\n#define mmSQ_THREAD_TRACE_USERDATA_7_BASE_IDX                                                          1\n#define mmSQC_CACHES                                                                                   0x2348\n#define mmSQC_CACHES_BASE_IDX                                                                          1\n#define mmTA_CS_BC_BASE_ADDR                                                                           0x2380\n#define mmTA_CS_BC_BASE_ADDR_BASE_IDX                                                                  1\n#define mmTA_CS_BC_BASE_ADDR_HI                                                                        0x2381\n#define mmTA_CS_BC_BASE_ADDR_HI_BASE_IDX                                                               1\n#define mmDB_OCCLUSION_COUNT0_LOW                                                                      0x23c0\n#define mmDB_OCCLUSION_COUNT0_LOW_BASE_IDX                                                             1\n#define mmDB_OCCLUSION_COUNT0_HI                                                                       0x23c1\n#define mmDB_OCCLUSION_COUNT0_HI_BASE_IDX                                                              1\n#define mmDB_OCCLUSION_COUNT1_LOW                                                                      0x23c2\n#define mmDB_OCCLUSION_COUNT1_LOW_BASE_IDX                                                             1\n#define mmDB_OCCLUSION_COUNT1_HI                                                                       0x23c3\n#define mmDB_OCCLUSION_COUNT1_HI_BASE_IDX                                                              1\n#define mmDB_OCCLUSION_COUNT2_LOW                                                                      0x23c4\n#define mmDB_OCCLUSION_COUNT2_LOW_BASE_IDX                                                             1\n#define mmDB_OCCLUSION_COUNT2_HI                                                                       0x23c5\n#define mmDB_OCCLUSION_COUNT2_HI_BASE_IDX                                                              1\n#define mmDB_OCCLUSION_COUNT3_LOW                                                                      0x23c6\n#define mmDB_OCCLUSION_COUNT3_LOW_BASE_IDX                                                             1\n#define mmDB_OCCLUSION_COUNT3_HI                                                                       0x23c7\n#define mmDB_OCCLUSION_COUNT3_HI_BASE_IDX                                                              1\n#define mmDB_ZPASS_COUNT_LOW                                                                           0x23fe\n#define mmDB_ZPASS_COUNT_LOW_BASE_IDX                                                                  1\n#define mmDB_ZPASS_COUNT_HI                                                                            0x23ff\n#define mmDB_ZPASS_COUNT_HI_BASE_IDX                                                                   1\n#define mmGDS_RD_ADDR                                                                                  0x2400\n#define mmGDS_RD_ADDR_BASE_IDX                                                                         1\n#define mmGDS_RD_DATA                                                                                  0x2401\n#define mmGDS_RD_DATA_BASE_IDX                                                                         1\n#define mmGDS_RD_BURST_ADDR                                                                            0x2402\n#define mmGDS_RD_BURST_ADDR_BASE_IDX                                                                   1\n#define mmGDS_RD_BURST_COUNT                                                                           0x2403\n#define mmGDS_RD_BURST_COUNT_BASE_IDX                                                                  1\n#define mmGDS_RD_BURST_DATA                                                                            0x2404\n#define mmGDS_RD_BURST_DATA_BASE_IDX                                                                   1\n#define mmGDS_WR_ADDR                                                                                  0x2405\n#define mmGDS_WR_ADDR_BASE_IDX                                                                         1\n#define mmGDS_WR_DATA                                                                                  0x2406\n#define mmGDS_WR_DATA_BASE_IDX                                                                         1\n#define mmGDS_WR_BURST_ADDR                                                                            0x2407\n#define mmGDS_WR_BURST_ADDR_BASE_IDX                                                                   1\n#define mmGDS_WR_BURST_DATA                                                                            0x2408\n#define mmGDS_WR_BURST_DATA_BASE_IDX                                                                   1\n#define mmGDS_WRITE_COMPLETE                                                                           0x2409\n#define mmGDS_WRITE_COMPLETE_BASE_IDX                                                                  1\n#define mmGDS_ATOM_CNTL                                                                                0x240a\n#define mmGDS_ATOM_CNTL_BASE_IDX                                                                       1\n#define mmGDS_ATOM_COMPLETE                                                                            0x240b\n#define mmGDS_ATOM_COMPLETE_BASE_IDX                                                                   1\n#define mmGDS_ATOM_BASE                                                                                0x240c\n#define mmGDS_ATOM_BASE_BASE_IDX                                                                       1\n#define mmGDS_ATOM_SIZE                                                                                0x240d\n#define mmGDS_ATOM_SIZE_BASE_IDX                                                                       1\n#define mmGDS_ATOM_OFFSET0                                                                             0x240e\n#define mmGDS_ATOM_OFFSET0_BASE_IDX                                                                    1\n#define mmGDS_ATOM_OFFSET1                                                                             0x240f\n#define mmGDS_ATOM_OFFSET1_BASE_IDX                                                                    1\n#define mmGDS_ATOM_DST                                                                                 0x2410\n#define mmGDS_ATOM_DST_BASE_IDX                                                                        1\n#define mmGDS_ATOM_OP                                                                                  0x2411\n#define mmGDS_ATOM_OP_BASE_IDX                                                                         1\n#define mmGDS_ATOM_SRC0                                                                                0x2412\n#define mmGDS_ATOM_SRC0_BASE_IDX                                                                       1\n#define mmGDS_ATOM_SRC0_U                                                                              0x2413\n#define mmGDS_ATOM_SRC0_U_BASE_IDX                                                                     1\n#define mmGDS_ATOM_SRC1                                                                                0x2414\n#define mmGDS_ATOM_SRC1_BASE_IDX                                                                       1\n#define mmGDS_ATOM_SRC1_U                                                                              0x2415\n#define mmGDS_ATOM_SRC1_U_BASE_IDX                                                                     1\n#define mmGDS_ATOM_READ0                                                                               0x2416\n#define mmGDS_ATOM_READ0_BASE_IDX                                                                      1\n#define mmGDS_ATOM_READ0_U                                                                             0x2417\n#define mmGDS_ATOM_READ0_U_BASE_IDX                                                                    1\n#define mmGDS_ATOM_READ1                                                                               0x2418\n#define mmGDS_ATOM_READ1_BASE_IDX                                                                      1\n#define mmGDS_ATOM_READ1_U                                                                             0x2419\n#define mmGDS_ATOM_READ1_U_BASE_IDX                                                                    1\n#define mmGDS_GWS_RESOURCE_CNTL                                                                        0x241a\n#define mmGDS_GWS_RESOURCE_CNTL_BASE_IDX                                                               1\n#define mmGDS_GWS_RESOURCE                                                                             0x241b\n#define mmGDS_GWS_RESOURCE_BASE_IDX                                                                    1\n#define mmGDS_GWS_RESOURCE_CNT                                                                         0x241c\n#define mmGDS_GWS_RESOURCE_CNT_BASE_IDX                                                                1\n#define mmGDS_OA_CNTL                                                                                  0x241d\n#define mmGDS_OA_CNTL_BASE_IDX                                                                         1\n#define mmGDS_OA_COUNTER                                                                               0x241e\n#define mmGDS_OA_COUNTER_BASE_IDX                                                                      1\n#define mmGDS_OA_ADDRESS                                                                               0x241f\n#define mmGDS_OA_ADDRESS_BASE_IDX                                                                      1\n#define mmGDS_OA_INCDEC                                                                                0x2420\n#define mmGDS_OA_INCDEC_BASE_IDX                                                                       1\n#define mmGDS_OA_RING_SIZE                                                                             0x2421\n#define mmGDS_OA_RING_SIZE_BASE_IDX                                                                    1\n#define mmSPI_CONFIG_CNTL_REMAP                                                                        0x2440\n#define mmSPI_CONFIG_CNTL_REMAP_BASE_IDX                                                               1\n#define mmSPI_CONFIG_CNTL_1_REMAP                                                                      0x2441\n#define mmSPI_CONFIG_CNTL_1_REMAP_BASE_IDX                                                             1\n#define mmSPI_CONFIG_CNTL_2_REMAP                                                                      0x2442\n#define mmSPI_CONFIG_CNTL_2_REMAP_BASE_IDX                                                             1\n#define mmSPI_WAVE_LIMIT_CNTL_REMAP                                                                    0x2443\n#define mmSPI_WAVE_LIMIT_CNTL_REMAP_BASE_IDX                                                           1\n\n\n\n\n#define mmCP_MES_PRGRM_CNTR_START                                                                      0x2800\n#define mmCP_MES_PRGRM_CNTR_START_BASE_IDX                                                             1\n#define mmCP_MES_INTR_ROUTINE_START                                                                    0x2801\n#define mmCP_MES_INTR_ROUTINE_START_BASE_IDX                                                           1\n#define mmCP_MES_MTVEC_LO                                                                              0x2801\n#define mmCP_MES_MTVEC_LO_BASE_IDX                                                                     1\n#define mmCP_MES_MTVEC_HI                                                                              0x2802\n#define mmCP_MES_MTVEC_HI_BASE_IDX                                                                     1\n#define mmCP_MES_CNTL                                                                                  0x2807\n#define mmCP_MES_CNTL_BASE_IDX                                                                         1\n#define mmCP_MES_PIPE_PRIORITY_CNTS                                                                    0x2808\n#define mmCP_MES_PIPE_PRIORITY_CNTS_BASE_IDX                                                           1\n#define mmCP_MES_PIPE0_PRIORITY                                                                        0x2809\n#define mmCP_MES_PIPE0_PRIORITY_BASE_IDX                                                               1\n#define mmCP_MES_PIPE1_PRIORITY                                                                        0x280a\n#define mmCP_MES_PIPE1_PRIORITY_BASE_IDX                                                               1\n#define mmCP_MES_PIPE2_PRIORITY                                                                        0x280b\n#define mmCP_MES_PIPE2_PRIORITY_BASE_IDX                                                               1\n#define mmCP_MES_PIPE3_PRIORITY                                                                        0x280c\n#define mmCP_MES_PIPE3_PRIORITY_BASE_IDX                                                               1\n#define mmCP_MES_HEADER_DUMP                                                                           0x280d\n#define mmCP_MES_HEADER_DUMP_BASE_IDX                                                                  1\n#define mmCP_MES_MIE_LO                                                                                0x280e\n#define mmCP_MES_MIE_LO_BASE_IDX                                                                       1\n#define mmCP_MES_MIE_HI                                                                                0x280f\n#define mmCP_MES_MIE_HI_BASE_IDX                                                                       1\n#define mmCP_MES_INTERRUPT                                                                             0x2810\n#define mmCP_MES_INTERRUPT_BASE_IDX                                                                    1\n#define mmCP_MES_SCRATCH_INDEX                                                                         0x2811\n#define mmCP_MES_SCRATCH_INDEX_BASE_IDX                                                                1\n#define mmCP_MES_SCRATCH_DATA                                                                          0x2812\n#define mmCP_MES_SCRATCH_DATA_BASE_IDX                                                                 1\n#define mmCP_MES_INSTR_PNTR                                                                            0x2813\n#define mmCP_MES_INSTR_PNTR_BASE_IDX                                                                   1\n#define mmCP_MES_MSCRATCH_HI                                                                           0x2814\n#define mmCP_MES_MSCRATCH_HI_BASE_IDX                                                                  1\n#define mmCP_MES_MSCRATCH_LO                                                                           0x2815\n#define mmCP_MES_MSCRATCH_LO_BASE_IDX                                                                  1\n#define mmCP_MES_MSTATUS_LO                                                                            0x2816\n#define mmCP_MES_MSTATUS_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MSTATUS_HI                                                                            0x2817\n#define mmCP_MES_MSTATUS_HI_BASE_IDX                                                                   1\n#define mmCP_MES_MEPC_LO                                                                               0x2818\n#define mmCP_MES_MEPC_LO_BASE_IDX                                                                      1\n#define mmCP_MES_MEPC_HI                                                                               0x2819\n#define mmCP_MES_MEPC_HI_BASE_IDX                                                                      1\n#define mmCP_MES_MCAUSE_LO                                                                             0x281a\n#define mmCP_MES_MCAUSE_LO_BASE_IDX                                                                    1\n#define mmCP_MES_MCAUSE_HI                                                                             0x281b\n#define mmCP_MES_MCAUSE_HI_BASE_IDX                                                                    1\n#define mmCP_MES_MBADADDR_LO                                                                           0x281c\n#define mmCP_MES_MBADADDR_LO_BASE_IDX                                                                  1\n#define mmCP_MES_MBADADDR_HI                                                                           0x281d\n#define mmCP_MES_MBADADDR_HI_BASE_IDX                                                                  1\n#define mmCP_MES_MIP_LO                                                                                0x281e\n#define mmCP_MES_MIP_LO_BASE_IDX                                                                       1\n#define mmCP_MES_MIP_HI                                                                                0x281f\n#define mmCP_MES_MIP_HI_BASE_IDX                                                                       1\n#define mmCP_MES_IC_OP_CNTL                                                                            0x2820\n#define mmCP_MES_IC_OP_CNTL_BASE_IDX                                                                   1\n#define mmCP_MES_MCYCLE_LO                                                                             0x2826\n#define mmCP_MES_MCYCLE_LO_BASE_IDX                                                                    1\n#define mmCP_MES_MCYCLE_HI                                                                             0x2827\n#define mmCP_MES_MCYCLE_HI_BASE_IDX                                                                    1\n#define mmCP_MES_MTIME_LO                                                                              0x2828\n#define mmCP_MES_MTIME_LO_BASE_IDX                                                                     1\n#define mmCP_MES_MTIME_HI                                                                              0x2829\n#define mmCP_MES_MTIME_HI_BASE_IDX                                                                     1\n#define mmCP_MES_MINSTRET_LO                                                                           0x282a\n#define mmCP_MES_MINSTRET_LO_BASE_IDX                                                                  1\n#define mmCP_MES_MINSTRET_HI                                                                           0x282b\n#define mmCP_MES_MINSTRET_HI_BASE_IDX                                                                  1\n#define mmCP_MES_MISA_LO                                                                               0x282c\n#define mmCP_MES_MISA_LO_BASE_IDX                                                                      1\n#define mmCP_MES_MISA_HI                                                                               0x282d\n#define mmCP_MES_MISA_HI_BASE_IDX                                                                      1\n#define mmCP_MES_MVENDORID_LO                                                                          0x282e\n#define mmCP_MES_MVENDORID_LO_BASE_IDX                                                                 1\n#define mmCP_MES_MVENDORID_HI                                                                          0x282f\n#define mmCP_MES_MVENDORID_HI_BASE_IDX                                                                 1\n#define mmCP_MES_MARCHID_LO                                                                            0x2830\n#define mmCP_MES_MARCHID_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MARCHID_HI                                                                            0x2831\n#define mmCP_MES_MARCHID_HI_BASE_IDX                                                                   1\n#define mmCP_MES_MIMPID_LO                                                                             0x2832\n#define mmCP_MES_MIMPID_LO_BASE_IDX                                                                    1\n#define mmCP_MES_MIMPID_HI                                                                             0x2833\n#define mmCP_MES_MIMPID_HI_BASE_IDX                                                                    1\n#define mmCP_MES_MHARTID_LO                                                                            0x2834\n#define mmCP_MES_MHARTID_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MHARTID_HI                                                                            0x2835\n#define mmCP_MES_MHARTID_HI_BASE_IDX                                                                   1\n#define mmCP_MES_DC_BASE_CNTL                                                                          0x2836\n#define mmCP_MES_DC_BASE_CNTL_BASE_IDX                                                                 1\n#define mmCP_MES_DC_OP_CNTL                                                                            0x2837\n#define mmCP_MES_DC_OP_CNTL_BASE_IDX                                                                   1\n#define mmCP_MES_MTIMECMP_LO                                                                           0x2838\n#define mmCP_MES_MTIMECMP_LO_BASE_IDX                                                                  1\n#define mmCP_MES_MTIMECMP_HI                                                                           0x2839\n#define mmCP_MES_MTIMECMP_HI_BASE_IDX                                                                  1\n#define mmCP_MES_PROCESS_QUANTUM_PIPE0                                                                 0x283a\n#define mmCP_MES_PROCESS_QUANTUM_PIPE0_BASE_IDX                                                        1\n#define mmCP_MES_PROCESS_QUANTUM_PIPE1                                                                 0x283b\n#define mmCP_MES_PROCESS_QUANTUM_PIPE1_BASE_IDX                                                        1\n#define mmCP_MES_DOORBELL_CONTROL1                                                                     0x283c\n#define mmCP_MES_DOORBELL_CONTROL1_BASE_IDX                                                            1\n#define mmCP_MES_DOORBELL_CONTROL2                                                                     0x283d\n#define mmCP_MES_DOORBELL_CONTROL2_BASE_IDX                                                            1\n#define mmCP_MES_DOORBELL_CONTROL3                                                                     0x283e\n#define mmCP_MES_DOORBELL_CONTROL3_BASE_IDX                                                            1\n#define mmCP_MES_DOORBELL_CONTROL4                                                                     0x283f\n#define mmCP_MES_DOORBELL_CONTROL4_BASE_IDX                                                            1\n#define mmCP_MES_DOORBELL_CONTROL5                                                                     0x2840\n#define mmCP_MES_DOORBELL_CONTROL5_BASE_IDX                                                            1\n#define mmCP_MES_DOORBELL_CONTROL6                                                                     0x2841\n#define mmCP_MES_DOORBELL_CONTROL6_BASE_IDX                                                            1\n#define mmCP_MES_GP0_LO                                                                                0x2843\n#define mmCP_MES_GP0_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP0_HI                                                                                0x2844\n#define mmCP_MES_GP0_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP1_LO                                                                                0x2845\n#define mmCP_MES_GP1_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP1_HI                                                                                0x2846\n#define mmCP_MES_GP1_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP2_LO                                                                                0x2847\n#define mmCP_MES_GP2_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP2_HI                                                                                0x2848\n#define mmCP_MES_GP2_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP3_LO                                                                                0x2849\n#define mmCP_MES_GP3_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP3_HI                                                                                0x284a\n#define mmCP_MES_GP3_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP4_LO                                                                                0x284b\n#define mmCP_MES_GP4_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP4_HI                                                                                0x284c\n#define mmCP_MES_GP4_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP5_LO                                                                                0x284d\n#define mmCP_MES_GP5_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP5_HI                                                                                0x284e\n#define mmCP_MES_GP5_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP6_LO                                                                                0x284f\n#define mmCP_MES_GP6_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP6_HI                                                                                0x2850\n#define mmCP_MES_GP6_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP7_LO                                                                                0x2851\n#define mmCP_MES_GP7_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP7_HI                                                                                0x2852\n#define mmCP_MES_GP7_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP8_LO                                                                                0x2853\n#define mmCP_MES_GP8_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP8_HI                                                                                0x2854\n#define mmCP_MES_GP8_HI_BASE_IDX                                                                       1\n#define mmCP_MES_GP9_LO                                                                                0x2855\n#define mmCP_MES_GP9_LO_BASE_IDX                                                                       1\n#define mmCP_MES_GP9_HI                                                                                0x2856\n#define mmCP_MES_GP9_HI_BASE_IDX                                                                       1\n#define mmCP_MES_DM_INDEX_ADDR                                                                         0x2880\n#define mmCP_MES_DM_INDEX_ADDR_BASE_IDX                                                                1\n#define mmCP_MES_DM_INDEX_DATA                                                                         0x2881\n#define mmCP_MES_DM_INDEX_DATA_BASE_IDX                                                                1\n#define mmCP_MES_PERFCOUNT_CNTL                                                                        0x2899\n#define mmCP_MES_PERFCOUNT_CNTL_BASE_IDX                                                               1\n#define mmCP_MES_PENDING_INTERRUPT                                                                     0x289a\n#define mmCP_MES_PENDING_INTERRUPT_BASE_IDX                                                            1\n\n\n\n\n#define mmGUS_IO_RD_COMBINE_FLUSH                                                                      0x2c00\n#define mmGUS_IO_RD_COMBINE_FLUSH_BASE_IDX                                                             1\n#define mmGUS_IO_WR_COMBINE_FLUSH                                                                      0x2c01\n#define mmGUS_IO_WR_COMBINE_FLUSH_BASE_IDX                                                             1\n#define mmGUS_IO_RD_PRI_AGE_RATE                                                                       0x2c02\n#define mmGUS_IO_RD_PRI_AGE_RATE_BASE_IDX                                                              1\n#define mmGUS_IO_WR_PRI_AGE_RATE                                                                       0x2c03\n#define mmGUS_IO_WR_PRI_AGE_RATE_BASE_IDX                                                              1\n#define mmGUS_IO_RD_PRI_AGE_COEFF                                                                      0x2c04\n#define mmGUS_IO_RD_PRI_AGE_COEFF_BASE_IDX                                                             1\n#define mmGUS_IO_WR_PRI_AGE_COEFF                                                                      0x2c05\n#define mmGUS_IO_WR_PRI_AGE_COEFF_BASE_IDX                                                             1\n#define mmGUS_IO_RD_PRI_QUEUING                                                                        0x2c06\n#define mmGUS_IO_RD_PRI_QUEUING_BASE_IDX                                                               1\n#define mmGUS_IO_WR_PRI_QUEUING                                                                        0x2c07\n#define mmGUS_IO_WR_PRI_QUEUING_BASE_IDX                                                               1\n#define mmGUS_IO_RD_PRI_FIXED                                                                          0x2c08\n#define mmGUS_IO_RD_PRI_FIXED_BASE_IDX                                                                 1\n#define mmGUS_IO_WR_PRI_FIXED                                                                          0x2c09\n#define mmGUS_IO_WR_PRI_FIXED_BASE_IDX                                                                 1\n#define mmGUS_IO_RD_PRI_URGENCY_COEFF                                                                  0x2c0a\n#define mmGUS_IO_RD_PRI_URGENCY_COEFF_BASE_IDX                                                         1\n#define mmGUS_IO_WR_PRI_URGENCY_COEFF                                                                  0x2c0b\n#define mmGUS_IO_WR_PRI_URGENCY_COEFF_BASE_IDX                                                         1\n#define mmGUS_IO_RD_PRI_URGENCY_MODE                                                                   0x2c0c\n#define mmGUS_IO_RD_PRI_URGENCY_MODE_BASE_IDX                                                          1\n#define mmGUS_IO_WR_PRI_URGENCY_MODE                                                                   0x2c0d\n#define mmGUS_IO_WR_PRI_URGENCY_MODE_BASE_IDX                                                          1\n#define mmGUS_IO_RD_PRI_QUANT_PRI1                                                                     0x2c0e\n#define mmGUS_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                            1\n#define mmGUS_IO_RD_PRI_QUANT_PRI2                                                                     0x2c0f\n#define mmGUS_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                            1\n#define mmGUS_IO_RD_PRI_QUANT_PRI3                                                                     0x2c10\n#define mmGUS_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                            1\n#define mmGUS_IO_RD_PRI_QUANT_PRI4                                                                     0x2c11\n#define mmGUS_IO_RD_PRI_QUANT_PRI4_BASE_IDX                                                            1\n#define mmGUS_IO_WR_PRI_QUANT_PRI1                                                                     0x2c12\n#define mmGUS_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                            1\n#define mmGUS_IO_WR_PRI_QUANT_PRI2                                                                     0x2c13\n#define mmGUS_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                            1\n#define mmGUS_IO_WR_PRI_QUANT_PRI3                                                                     0x2c14\n#define mmGUS_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                            1\n#define mmGUS_IO_WR_PRI_QUANT_PRI4                                                                     0x2c15\n#define mmGUS_IO_WR_PRI_QUANT_PRI4_BASE_IDX                                                            1\n#define mmGUS_IO_RD_PRI_QUANT1_PRI1                                                                    0x2c16\n#define mmGUS_IO_RD_PRI_QUANT1_PRI1_BASE_IDX                                                           1\n#define mmGUS_IO_RD_PRI_QUANT1_PRI2                                                                    0x2c17\n#define mmGUS_IO_RD_PRI_QUANT1_PRI2_BASE_IDX                                                           1\n#define mmGUS_IO_RD_PRI_QUANT1_PRI3                                                                    0x2c18\n#define mmGUS_IO_RD_PRI_QUANT1_PRI3_BASE_IDX                                                           1\n#define mmGUS_IO_RD_PRI_QUANT1_PRI4                                                                    0x2c19\n#define mmGUS_IO_RD_PRI_QUANT1_PRI4_BASE_IDX                                                           1\n#define mmGUS_IO_WR_PRI_QUANT1_PRI1                                                                    0x2c1a\n#define mmGUS_IO_WR_PRI_QUANT1_PRI1_BASE_IDX                                                           1\n#define mmGUS_IO_WR_PRI_QUANT1_PRI2                                                                    0x2c1b\n#define mmGUS_IO_WR_PRI_QUANT1_PRI2_BASE_IDX                                                           1\n#define mmGUS_IO_WR_PRI_QUANT1_PRI3                                                                    0x2c1c\n#define mmGUS_IO_WR_PRI_QUANT1_PRI3_BASE_IDX                                                           1\n#define mmGUS_IO_WR_PRI_QUANT1_PRI4                                                                    0x2c1d\n#define mmGUS_IO_WR_PRI_QUANT1_PRI4_BASE_IDX                                                           1\n#define mmGUS_DRAM_COMBINE_FLUSH                                                                       0x2c1e\n#define mmGUS_DRAM_COMBINE_FLUSH_BASE_IDX                                                              1\n#define mmGUS_DRAM_COMBINE_RD_WR_EN                                                                    0x2c1f\n#define mmGUS_DRAM_COMBINE_RD_WR_EN_BASE_IDX                                                           1\n#define mmGUS_DRAM_PRI_AGE_RATE                                                                        0x2c20\n#define mmGUS_DRAM_PRI_AGE_RATE_BASE_IDX                                                               1\n#define mmGUS_DRAM_PRI_AGE_COEFF                                                                       0x2c21\n#define mmGUS_DRAM_PRI_AGE_COEFF_BASE_IDX                                                              1\n#define mmGUS_DRAM_PRI_QUEUING                                                                         0x2c22\n#define mmGUS_DRAM_PRI_QUEUING_BASE_IDX                                                                1\n#define mmGUS_DRAM_PRI_FIXED                                                                           0x2c23\n#define mmGUS_DRAM_PRI_FIXED_BASE_IDX                                                                  1\n#define mmGUS_DRAM_PRI_URGENCY_COEFF                                                                   0x2c24\n#define mmGUS_DRAM_PRI_URGENCY_COEFF_BASE_IDX                                                          1\n#define mmGUS_DRAM_PRI_URGENCY_MODE                                                                    0x2c25\n#define mmGUS_DRAM_PRI_URGENCY_MODE_BASE_IDX                                                           1\n#define mmGUS_DRAM_PRI_QUANT_PRI1                                                                      0x2c26\n#define mmGUS_DRAM_PRI_QUANT_PRI1_BASE_IDX                                                             1\n#define mmGUS_DRAM_PRI_QUANT_PRI2                                                                      0x2c27\n#define mmGUS_DRAM_PRI_QUANT_PRI2_BASE_IDX                                                             1\n#define mmGUS_DRAM_PRI_QUANT_PRI3                                                                      0x2c28\n#define mmGUS_DRAM_PRI_QUANT_PRI3_BASE_IDX                                                             1\n#define mmGUS_DRAM_PRI_QUANT_PRI4                                                                      0x2c29\n#define mmGUS_DRAM_PRI_QUANT_PRI4_BASE_IDX                                                             1\n#define mmGUS_DRAM_PRI_QUANT_PRI5                                                                      0x2c2a\n#define mmGUS_DRAM_PRI_QUANT_PRI5_BASE_IDX                                                             1\n#define mmGUS_DRAM_PRI_QUANT1_PRI1                                                                     0x2c2b\n#define mmGUS_DRAM_PRI_QUANT1_PRI1_BASE_IDX                                                            1\n#define mmGUS_DRAM_PRI_QUANT1_PRI2                                                                     0x2c2c\n#define mmGUS_DRAM_PRI_QUANT1_PRI2_BASE_IDX                                                            1\n#define mmGUS_DRAM_PRI_QUANT1_PRI3                                                                     0x2c2d\n#define mmGUS_DRAM_PRI_QUANT1_PRI3_BASE_IDX                                                            1\n#define mmGUS_DRAM_PRI_QUANT1_PRI4                                                                     0x2c2e\n#define mmGUS_DRAM_PRI_QUANT1_PRI4_BASE_IDX                                                            1\n#define mmGUS_DRAM_PRI_QUANT1_PRI5                                                                     0x2c2f\n#define mmGUS_DRAM_PRI_QUANT1_PRI5_BASE_IDX                                                            1\n#define mmGUS_IO_GROUP_BURST                                                                           0x2c30\n#define mmGUS_IO_GROUP_BURST_BASE_IDX                                                                  1\n#define mmGUS_DRAM_GROUP_BURST                                                                         0x2c31\n#define mmGUS_DRAM_GROUP_BURST_BASE_IDX                                                                1\n#define mmGUS_SDP_ARB_FINAL                                                                            0x2c32\n#define mmGUS_SDP_ARB_FINAL_BASE_IDX                                                                   1\n#define mmGUS_SDP_QOS_VC_PRIORITY                                                                      0x2c33\n#define mmGUS_SDP_QOS_VC_PRIORITY_BASE_IDX                                                             1\n#define mmGUS_SDP_CREDITS                                                                              0x2c34\n#define mmGUS_SDP_CREDITS_BASE_IDX                                                                     1\n#define mmGUS_SDP_TAG_RESERVE0                                                                         0x2c35\n#define mmGUS_SDP_TAG_RESERVE0_BASE_IDX                                                                1\n#define mmGUS_SDP_TAG_RESERVE1                                                                         0x2c36\n#define mmGUS_SDP_TAG_RESERVE1_BASE_IDX                                                                1\n#define mmGUS_SDP_VCC_RESERVE0                                                                         0x2c37\n#define mmGUS_SDP_VCC_RESERVE0_BASE_IDX                                                                1\n#define mmGUS_SDP_VCC_RESERVE1                                                                         0x2c38\n#define mmGUS_SDP_VCC_RESERVE1_BASE_IDX                                                                1\n#define mmGUS_SDP_VCD_RESERVE0                                                                         0x2c39\n#define mmGUS_SDP_VCD_RESERVE0_BASE_IDX                                                                1\n#define mmGUS_SDP_VCD_RESERVE1                                                                         0x2c3a\n#define mmGUS_SDP_VCD_RESERVE1_BASE_IDX                                                                1\n#define mmGUS_SDP_REQ_CNTL                                                                             0x2c3b\n#define mmGUS_SDP_REQ_CNTL_BASE_IDX                                                                    1\n#define mmGUS_MISC                                                                                     0x2c3c\n#define mmGUS_MISC_BASE_IDX                                                                            1\n#define mmGUS_LATENCY_SAMPLING                                                                         0x2c3d\n#define mmGUS_LATENCY_SAMPLING_BASE_IDX                                                                1\n#define mmGUS_ERR_STATUS                                                                               0x2c3e\n#define mmGUS_ERR_STATUS_BASE_IDX                                                                      1\n#define mmGUS_MISC2                                                                                    0x2c3f\n#define mmGUS_MISC2_BASE_IDX                                                                           1\n#define mmGUS_SDP_ENABLE                                                                               0x2c45\n#define mmGUS_SDP_ENABLE_BASE_IDX                                                                      1\n#define mmGUS_L1_CH0_CMD_IN                                                                            0x2c46\n#define mmGUS_L1_CH0_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_CH0_CMD_OUT                                                                           0x2c47\n#define mmGUS_L1_CH0_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_CH0_DATA_IN                                                                           0x2c48\n#define mmGUS_L1_CH0_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_CH0_DATA_OUT                                                                          0x2c49\n#define mmGUS_L1_CH0_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_CH0_DATA_U_IN                                                                         0x2c4a\n#define mmGUS_L1_CH0_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_CH0_DATA_U_OUT                                                                        0x2c4b\n#define mmGUS_L1_CH0_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_L1_CH1_CMD_IN                                                                            0x2c4c\n#define mmGUS_L1_CH1_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_CH1_CMD_OUT                                                                           0x2c4d\n#define mmGUS_L1_CH1_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_CH1_DATA_IN                                                                           0x2c4e\n#define mmGUS_L1_CH1_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_CH1_DATA_OUT                                                                          0x2c4f\n#define mmGUS_L1_CH1_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_CH1_DATA_U_IN                                                                         0x2c50\n#define mmGUS_L1_CH1_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_CH1_DATA_U_OUT                                                                        0x2c51\n#define mmGUS_L1_CH1_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_L1_SA0_CMD_IN                                                                            0x2c52\n#define mmGUS_L1_SA0_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_SA0_CMD_OUT                                                                           0x2c53\n#define mmGUS_L1_SA0_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_SA0_DATA_IN                                                                           0x2c54\n#define mmGUS_L1_SA0_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_SA0_DATA_OUT                                                                          0x2c55\n#define mmGUS_L1_SA0_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_SA0_DATA_U_IN                                                                         0x2c56\n#define mmGUS_L1_SA0_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_SA0_DATA_U_OUT                                                                        0x2c57\n#define mmGUS_L1_SA0_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_L1_SA1_CMD_IN                                                                            0x2c58\n#define mmGUS_L1_SA1_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_SA1_CMD_OUT                                                                           0x2c59\n#define mmGUS_L1_SA1_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_SA1_DATA_IN                                                                           0x2c5a\n#define mmGUS_L1_SA1_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_SA1_DATA_OUT                                                                          0x2c5b\n#define mmGUS_L1_SA1_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_SA1_DATA_U_IN                                                                         0x2c5c\n#define mmGUS_L1_SA1_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_SA1_DATA_U_OUT                                                                        0x2c5d\n#define mmGUS_L1_SA1_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_L1_SA2_CMD_IN                                                                            0x2c5e\n#define mmGUS_L1_SA2_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_SA2_CMD_OUT                                                                           0x2c5f\n#define mmGUS_L1_SA2_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_SA2_DATA_IN                                                                           0x2c60\n#define mmGUS_L1_SA2_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_SA2_DATA_OUT                                                                          0x2c61\n#define mmGUS_L1_SA2_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_SA2_DATA_U_IN                                                                         0x2c62\n#define mmGUS_L1_SA2_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_SA2_DATA_U_OUT                                                                        0x2c63\n#define mmGUS_L1_SA2_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_L1_SA3_CMD_IN                                                                            0x2c64\n#define mmGUS_L1_SA3_CMD_IN_BASE_IDX                                                                   1\n#define mmGUS_L1_SA3_CMD_OUT                                                                           0x2c65\n#define mmGUS_L1_SA3_CMD_OUT_BASE_IDX                                                                  1\n#define mmGUS_L1_SA3_DATA_IN                                                                           0x2c66\n#define mmGUS_L1_SA3_DATA_IN_BASE_IDX                                                                  1\n#define mmGUS_L1_SA3_DATA_OUT                                                                          0x2c67\n#define mmGUS_L1_SA3_DATA_OUT_BASE_IDX                                                                 1\n#define mmGUS_L1_SA3_DATA_U_IN                                                                         0x2c68\n#define mmGUS_L1_SA3_DATA_U_IN_BASE_IDX                                                                1\n#define mmGUS_L1_SA3_DATA_U_OUT                                                                        0x2c69\n#define mmGUS_L1_SA3_DATA_U_OUT_BASE_IDX                                                               1\n#define mmGUS_MISC3                                                                                    0x2c6a\n#define mmGUS_MISC3_BASE_IDX                                                                           1\n#define mmGUS_WRRSP_FIFO_CNTL                                                                          0x2c6b\n#define mmGUS_WRRSP_FIFO_CNTL_BASE_IDX                                                                 1\n\n\n\n\n#define mmGL1_DRAM_BURST_MASK                                                                          0x2d02\n#define mmGL1_DRAM_BURST_MASK_BASE_IDX                                                                 1\n#define mmGL1_ARB_STATUS                                                                               0x2d03\n#define mmGL1_ARB_STATUS_BASE_IDX                                                                      1\n#define mmGL1_PIPE_STEER                                                                               0x2d10\n#define mmGL1_PIPE_STEER_BASE_IDX                                                                      1\n#define mmGL1C_STATUS                                                                                  0x2d41\n#define mmGL1C_STATUS_BASE_IDX                                                                         1\n#define mmGL1C_UTCL0_CNTL2                                                                             0x2d43\n#define mmGL1C_UTCL0_CNTL2_BASE_IDX                                                                    1\n#define mmGL1C_UTCL0_STATUS                                                                            0x2d44\n#define mmGL1C_UTCL0_STATUS_BASE_IDX                                                                   1\n#define mmGL1C_UTCL0_RETRY                                                                             0x2d45\n#define mmGL1C_UTCL0_RETRY_BASE_IDX                                                                    1\n\n\n\n\n#define mmCH_ARB_CTRL                                                                                  0x2d80\n#define mmCH_ARB_CTRL_BASE_IDX                                                                         1\n#define mmCH_DRAM_BURST_MASK                                                                           0x2d82\n#define mmCH_DRAM_BURST_MASK_BASE_IDX                                                                  1\n#define mmCH_ARB_STATUS                                                                                0x2d83\n#define mmCH_ARB_STATUS_BASE_IDX                                                                       1\n#define mmCH_DRAM_BURST_CTRL                                                                           0x2d84\n#define mmCH_DRAM_BURST_CTRL_BASE_IDX                                                                  1\n#define mmCHA_CHC_CREDITS                                                                              0x2d88\n#define mmCHA_CHC_CREDITS_BASE_IDX                                                                     1\n#define mmCHA_CLIENT_FREE_DELAY                                                                        0x2d89\n#define mmCHA_CLIENT_FREE_DELAY_BASE_IDX                                                               1\n#define mmCH_PIPE_STEER                                                                                0x2d90\n#define mmCH_PIPE_STEER_BASE_IDX                                                                       1\n#define mmCH_VC5_ENABLE                                                                                0x2d94\n#define mmCH_VC5_ENABLE_BASE_IDX                                                                       1\n#define mmCHC_CTRL                                                                                     0x2dc0\n#define mmCHC_CTRL_BASE_IDX                                                                            1\n#define mmCHC_STATUS                                                                                   0x2dc1\n#define mmCHC_STATUS_BASE_IDX                                                                          1\n#define mmCHCG_CTRL                                                                                    0x2dc2\n#define mmCHCG_CTRL_BASE_IDX                                                                           1\n#define mmCHCG_STATUS                                                                                  0x2dc3\n#define mmCHCG_STATUS_BASE_IDX                                                                         1\n\n\n\n\n#define mmGL2C_CTRL                                                                                    0x2e00\n#define mmGL2C_CTRL_BASE_IDX                                                                           1\n#define mmGL2C_CTRL2                                                                                   0x2e01\n#define mmGL2C_CTRL2_BASE_IDX                                                                          1\n#define mmGL2C_ADDR_MATCH_MASK                                                                         0x2e03\n#define mmGL2C_ADDR_MATCH_MASK_BASE_IDX                                                                1\n#define mmGL2C_ADDR_MATCH_SIZE                                                                         0x2e04\n#define mmGL2C_ADDR_MATCH_SIZE_BASE_IDX                                                                1\n#define mmGL2C_WBINVL2                                                                                 0x2e05\n#define mmGL2C_WBINVL2_BASE_IDX                                                                        1\n#define mmGL2C_SOFT_RESET                                                                              0x2e06\n#define mmGL2C_SOFT_RESET_BASE_IDX                                                                     1\n#define mmGL2C_CM_CTRL0                                                                                0x2e07\n#define mmGL2C_CM_CTRL0_BASE_IDX                                                                       1\n#define mmGL2C_CM_CTRL1                                                                                0x2e08\n#define mmGL2C_CM_CTRL1_BASE_IDX                                                                       1\n#define mmGL2C_CM_STALL                                                                                0x2e09\n#define mmGL2C_CM_STALL_BASE_IDX                                                                       1\n#define mmGL2C_MDC_PF_FLAG_CTRL                                                                        0x2e0a\n#define mmGL2C_MDC_PF_FLAG_CTRL_BASE_IDX                                                               1\n#define mmGL2C_LB_CTR_CTRL                                                                             0x2e0d\n#define mmGL2C_LB_CTR_CTRL_BASE_IDX                                                                    1\n#define mmGL2C_LB_DATA0                                                                                0x2e0e\n#define mmGL2C_LB_DATA0_BASE_IDX                                                                       1\n#define mmGL2C_LB_DATA1                                                                                0x2e0f\n#define mmGL2C_LB_DATA1_BASE_IDX                                                                       1\n#define mmGL2C_LB_DATA2                                                                                0x2e10\n#define mmGL2C_LB_DATA2_BASE_IDX                                                                       1\n#define mmGL2C_LB_DATA3                                                                                0x2e11\n#define mmGL2C_LB_DATA3_BASE_IDX                                                                       1\n#define mmGL2C_LB_CTR_SEL0                                                                             0x2e12\n#define mmGL2C_LB_CTR_SEL0_BASE_IDX                                                                    1\n#define mmGL2C_LB_CTR_SEL1                                                                             0x2e13\n#define mmGL2C_LB_CTR_SEL1_BASE_IDX                                                                    1\n#define mmGL2A_ADDR_MATCH_CTRL                                                                         0x2e20\n#define mmGL2A_ADDR_MATCH_CTRL_BASE_IDX                                                                1\n#define mmGL2A_ADDR_MATCH_MASK                                                                         0x2e21\n#define mmGL2A_ADDR_MATCH_MASK_BASE_IDX                                                                1\n#define mmGL2A_ADDR_MATCH_SIZE                                                                         0x2e22\n#define mmGL2A_ADDR_MATCH_SIZE_BASE_IDX                                                                1\n#define mmGL2A_PRIORITY_CTRL                                                                           0x2e23\n#define mmGL2A_PRIORITY_CTRL_BASE_IDX                                                                  1\n#define mmGL2_PIPE_STEER_0                                                                             0x2e25\n#define mmGL2_PIPE_STEER_0_BASE_IDX                                                                    1\n#define mmGL2_PIPE_STEER_1                                                                             0x2e26\n#define mmGL2_PIPE_STEER_1_BASE_IDX                                                                    1\n\n\n\n\n#define mmCPG_PERFCOUNTER1_LO                                                                          0x3000\n#define mmCPG_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmCPG_PERFCOUNTER1_HI                                                                          0x3001\n#define mmCPG_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmCPG_PERFCOUNTER0_LO                                                                          0x3002\n#define mmCPG_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmCPG_PERFCOUNTER0_HI                                                                          0x3003\n#define mmCPG_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmCPC_PERFCOUNTER1_LO                                                                          0x3004\n#define mmCPC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmCPC_PERFCOUNTER1_HI                                                                          0x3005\n#define mmCPC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmCPC_PERFCOUNTER0_LO                                                                          0x3006\n#define mmCPC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmCPC_PERFCOUNTER0_HI                                                                          0x3007\n#define mmCPC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmCPF_PERFCOUNTER1_LO                                                                          0x3008\n#define mmCPF_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmCPF_PERFCOUNTER1_HI                                                                          0x3009\n#define mmCPF_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmCPF_PERFCOUNTER0_LO                                                                          0x300a\n#define mmCPF_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmCPF_PERFCOUNTER0_HI                                                                          0x300b\n#define mmCPF_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmCPF_LATENCY_STATS_DATA                                                                       0x300c\n#define mmCPF_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define mmCPG_LATENCY_STATS_DATA                                                                       0x300d\n#define mmCPG_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define mmCPC_LATENCY_STATS_DATA                                                                       0x300e\n#define mmCPC_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define mmGRBM_PERFCOUNTER0_LO                                                                         0x3040\n#define mmGRBM_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmGRBM_PERFCOUNTER0_HI                                                                         0x3041\n#define mmGRBM_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmGRBM_PERFCOUNTER1_LO                                                                         0x3043\n#define mmGRBM_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmGRBM_PERFCOUNTER1_HI                                                                         0x3044\n#define mmGRBM_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmGRBM_SE0_PERFCOUNTER_LO                                                                      0x3045\n#define mmGRBM_SE0_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define mmGRBM_SE0_PERFCOUNTER_HI                                                                      0x3046\n#define mmGRBM_SE0_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define mmGRBM_SE1_PERFCOUNTER_LO                                                                      0x3047\n#define mmGRBM_SE1_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define mmGRBM_SE1_PERFCOUNTER_HI                                                                      0x3048\n#define mmGRBM_SE1_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define mmGRBM_SE2_PERFCOUNTER_LO                                                                      0x3049\n#define mmGRBM_SE2_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define mmGRBM_SE2_PERFCOUNTER_HI                                                                      0x304a\n#define mmGRBM_SE2_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define mmGRBM_SE3_PERFCOUNTER_LO                                                                      0x304b\n#define mmGRBM_SE3_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define mmGRBM_SE3_PERFCOUNTER_HI                                                                      0x304c\n#define mmGRBM_SE3_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define mmGE1_PERFCOUNTER0_LO                                                                          0x30a4\n#define mmGE1_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER0_HI                                                                          0x30a5\n#define mmGE1_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER1_LO                                                                          0x30a6\n#define mmGE1_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER1_HI                                                                          0x30a7\n#define mmGE1_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER2_LO                                                                          0x30a8\n#define mmGE1_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER2_HI                                                                          0x30a9\n#define mmGE1_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER3_LO                                                                          0x30aa\n#define mmGE1_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmGE1_PERFCOUNTER3_HI                                                                          0x30ab\n#define mmGE1_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmGE2_DIST_PERFCOUNTER0_LO                                                                     0x30ac\n#define mmGE2_DIST_PERFCOUNTER0_LO_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER0_HI                                                                     0x30ad\n#define mmGE2_DIST_PERFCOUNTER0_HI_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER1_LO                                                                     0x30ae\n#define mmGE2_DIST_PERFCOUNTER1_LO_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER1_HI                                                                     0x30af\n#define mmGE2_DIST_PERFCOUNTER1_HI_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER2_LO                                                                     0x30b0\n#define mmGE2_DIST_PERFCOUNTER2_LO_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER2_HI                                                                     0x30b1\n#define mmGE2_DIST_PERFCOUNTER2_HI_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER3_LO                                                                     0x30b2\n#define mmGE2_DIST_PERFCOUNTER3_LO_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER3_HI                                                                     0x30b3\n#define mmGE2_DIST_PERFCOUNTER3_HI_BASE_IDX                                                            1\n#define mmGE2_SE_PERFCOUNTER0_LO                                                                       0x30b4\n#define mmGE2_SE_PERFCOUNTER0_LO_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER0_HI                                                                       0x30b5\n#define mmGE2_SE_PERFCOUNTER0_HI_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER1_LO                                                                       0x30b6\n#define mmGE2_SE_PERFCOUNTER1_LO_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER1_HI                                                                       0x30b7\n#define mmGE2_SE_PERFCOUNTER1_HI_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER2_LO                                                                       0x30b8\n#define mmGE2_SE_PERFCOUNTER2_LO_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER2_HI                                                                       0x30b9\n#define mmGE2_SE_PERFCOUNTER2_HI_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER3_LO                                                                       0x30ba\n#define mmGE2_SE_PERFCOUNTER3_LO_BASE_IDX                                                              1\n#define mmGE2_SE_PERFCOUNTER3_HI                                                                       0x30bb\n#define mmGE2_SE_PERFCOUNTER3_HI_BASE_IDX                                                              1\n#define mmPA_SU_PERFCOUNTER0_LO                                                                        0x3100\n#define mmPA_SU_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER0_HI                                                                        0x3101\n#define mmPA_SU_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER1_LO                                                                        0x3102\n#define mmPA_SU_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER1_HI                                                                        0x3103\n#define mmPA_SU_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER2_LO                                                                        0x3104\n#define mmPA_SU_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER2_HI                                                                        0x3105\n#define mmPA_SU_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER3_LO                                                                        0x3106\n#define mmPA_SU_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define mmPA_SU_PERFCOUNTER3_HI                                                                        0x3107\n#define mmPA_SU_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER0_LO                                                                        0x3140\n#define mmPA_SC_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER0_HI                                                                        0x3141\n#define mmPA_SC_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER1_LO                                                                        0x3142\n#define mmPA_SC_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER1_HI                                                                        0x3143\n#define mmPA_SC_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER2_LO                                                                        0x3144\n#define mmPA_SC_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER2_HI                                                                        0x3145\n#define mmPA_SC_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER3_LO                                                                        0x3146\n#define mmPA_SC_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER3_HI                                                                        0x3147\n#define mmPA_SC_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER4_LO                                                                        0x3148\n#define mmPA_SC_PERFCOUNTER4_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER4_HI                                                                        0x3149\n#define mmPA_SC_PERFCOUNTER4_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER5_LO                                                                        0x314a\n#define mmPA_SC_PERFCOUNTER5_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER5_HI                                                                        0x314b\n#define mmPA_SC_PERFCOUNTER5_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER6_LO                                                                        0x314c\n#define mmPA_SC_PERFCOUNTER6_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER6_HI                                                                        0x314d\n#define mmPA_SC_PERFCOUNTER6_HI_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER7_LO                                                                        0x314e\n#define mmPA_SC_PERFCOUNTER7_LO_BASE_IDX                                                               1\n#define mmPA_SC_PERFCOUNTER7_HI                                                                        0x314f\n#define mmPA_SC_PERFCOUNTER7_HI_BASE_IDX                                                               1\n#define mmSPI_PERFCOUNTER0_HI                                                                          0x3180\n#define mmSPI_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER0_LO                                                                          0x3181\n#define mmSPI_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER1_HI                                                                          0x3182\n#define mmSPI_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER1_LO                                                                          0x3183\n#define mmSPI_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER2_HI                                                                          0x3184\n#define mmSPI_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER2_LO                                                                          0x3185\n#define mmSPI_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER3_HI                                                                          0x3186\n#define mmSPI_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER3_LO                                                                          0x3187\n#define mmSPI_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER4_HI                                                                          0x3188\n#define mmSPI_PERFCOUNTER4_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER4_LO                                                                          0x3189\n#define mmSPI_PERFCOUNTER4_LO_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER5_HI                                                                          0x318a\n#define mmSPI_PERFCOUNTER5_HI_BASE_IDX                                                                 1\n#define mmSPI_PERFCOUNTER5_LO                                                                          0x318b\n#define mmSPI_PERFCOUNTER5_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER0_LO                                                                           0x31c0\n#define mmSQ_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER0_HI                                                                           0x31c1\n#define mmSQ_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER1_LO                                                                           0x31c2\n#define mmSQ_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER1_HI                                                                           0x31c3\n#define mmSQ_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER2_LO                                                                           0x31c4\n#define mmSQ_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER2_HI                                                                           0x31c5\n#define mmSQ_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER3_LO                                                                           0x31c6\n#define mmSQ_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER3_HI                                                                           0x31c7\n#define mmSQ_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER4_LO                                                                           0x31c8\n#define mmSQ_PERFCOUNTER4_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER4_HI                                                                           0x31c9\n#define mmSQ_PERFCOUNTER4_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER5_LO                                                                           0x31ca\n#define mmSQ_PERFCOUNTER5_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER5_HI                                                                           0x31cb\n#define mmSQ_PERFCOUNTER5_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER6_LO                                                                           0x31cc\n#define mmSQ_PERFCOUNTER6_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER6_HI                                                                           0x31cd\n#define mmSQ_PERFCOUNTER6_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER7_LO                                                                           0x31ce\n#define mmSQ_PERFCOUNTER7_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER7_HI                                                                           0x31cf\n#define mmSQ_PERFCOUNTER7_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER8_LO                                                                           0x31d0\n#define mmSQ_PERFCOUNTER8_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER8_HI                                                                           0x31d1\n#define mmSQ_PERFCOUNTER8_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER9_LO                                                                           0x31d2\n#define mmSQ_PERFCOUNTER9_LO_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER9_HI                                                                           0x31d3\n#define mmSQ_PERFCOUNTER9_HI_BASE_IDX                                                                  1\n#define mmSQ_PERFCOUNTER10_LO                                                                          0x31d4\n#define mmSQ_PERFCOUNTER10_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER10_HI                                                                          0x31d5\n#define mmSQ_PERFCOUNTER10_HI_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER11_LO                                                                          0x31d6\n#define mmSQ_PERFCOUNTER11_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER11_HI                                                                          0x31d7\n#define mmSQ_PERFCOUNTER11_HI_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER12_LO                                                                          0x31d8\n#define mmSQ_PERFCOUNTER12_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER12_HI                                                                          0x31d9\n#define mmSQ_PERFCOUNTER12_HI_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER13_LO                                                                          0x31da\n#define mmSQ_PERFCOUNTER13_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER13_HI                                                                          0x31db\n#define mmSQ_PERFCOUNTER13_HI_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER14_LO                                                                          0x31dc\n#define mmSQ_PERFCOUNTER14_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER14_HI                                                                          0x31dd\n#define mmSQ_PERFCOUNTER14_HI_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER15_LO                                                                          0x31de\n#define mmSQ_PERFCOUNTER15_LO_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER15_HI                                                                          0x31df\n#define mmSQ_PERFCOUNTER15_HI_BASE_IDX                                                                 1\n#define mmSX_PERFCOUNTER0_LO                                                                           0x3240\n#define mmSX_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER0_HI                                                                           0x3241\n#define mmSX_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER1_LO                                                                           0x3242\n#define mmSX_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER1_HI                                                                           0x3243\n#define mmSX_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER2_LO                                                                           0x3244\n#define mmSX_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER2_HI                                                                           0x3245\n#define mmSX_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER3_LO                                                                           0x3246\n#define mmSX_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define mmSX_PERFCOUNTER3_HI                                                                           0x3247\n#define mmSX_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define mmGCEA_PERFCOUNTER2_LO                                                                         0x3260\n#define mmGCEA_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmGCEA_PERFCOUNTER2_HI                                                                         0x3261\n#define mmGCEA_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmGCEA_PERFCOUNTER_LO                                                                          0x3262\n#define mmGCEA_PERFCOUNTER_LO_BASE_IDX                                                                 1\n#define mmGCEA_PERFCOUNTER_HI                                                                          0x3263\n#define mmGCEA_PERFCOUNTER_HI_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER0_LO                                                                          0x3280\n#define mmGDS_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER0_HI                                                                          0x3281\n#define mmGDS_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER1_LO                                                                          0x3282\n#define mmGDS_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER1_HI                                                                          0x3283\n#define mmGDS_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER2_LO                                                                          0x3284\n#define mmGDS_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER2_HI                                                                          0x3285\n#define mmGDS_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER3_LO                                                                          0x3286\n#define mmGDS_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmGDS_PERFCOUNTER3_HI                                                                          0x3287\n#define mmGDS_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmTA_PERFCOUNTER0_LO                                                                           0x32c0\n#define mmTA_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmTA_PERFCOUNTER0_HI                                                                           0x32c1\n#define mmTA_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmTA_PERFCOUNTER1_LO                                                                           0x32c2\n#define mmTA_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmTA_PERFCOUNTER1_HI                                                                           0x32c3\n#define mmTA_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmTD_PERFCOUNTER0_LO                                                                           0x3300\n#define mmTD_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmTD_PERFCOUNTER0_HI                                                                           0x3301\n#define mmTD_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmTD_PERFCOUNTER1_LO                                                                           0x3302\n#define mmTD_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmTD_PERFCOUNTER1_HI                                                                           0x3303\n#define mmTD_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmTCP_PERFCOUNTER0_LO                                                                          0x3340\n#define mmTCP_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER0_HI                                                                          0x3341\n#define mmTCP_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER1_LO                                                                          0x3342\n#define mmTCP_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER1_HI                                                                          0x3343\n#define mmTCP_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER2_LO                                                                          0x3344\n#define mmTCP_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER2_HI                                                                          0x3345\n#define mmTCP_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER3_LO                                                                          0x3346\n#define mmTCP_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmTCP_PERFCOUNTER3_HI                                                                          0x3347\n#define mmTCP_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmGL2C_PERFCOUNTER0_LO                                                                         0x3380\n#define mmGL2C_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER0_HI                                                                         0x3381\n#define mmGL2C_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER1_LO                                                                         0x3382\n#define mmGL2C_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER1_HI                                                                         0x3383\n#define mmGL2C_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER2_LO                                                                         0x3384\n#define mmGL2C_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER2_HI                                                                         0x3385\n#define mmGL2C_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER3_LO                                                                         0x3386\n#define mmGL2C_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define mmGL2C_PERFCOUNTER3_HI                                                                         0x3387\n#define mmGL2C_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER0_LO                                                                         0x3390\n#define mmGL2A_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER0_HI                                                                         0x3391\n#define mmGL2A_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER1_LO                                                                         0x3392\n#define mmGL2A_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER1_HI                                                                         0x3393\n#define mmGL2A_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER2_LO                                                                         0x3394\n#define mmGL2A_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER2_HI                                                                         0x3395\n#define mmGL2A_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER3_LO                                                                         0x3396\n#define mmGL2A_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define mmGL2A_PERFCOUNTER3_HI                                                                         0x3397\n#define mmGL2A_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER0_LO                                                                         0x33a0\n#define mmGL1C_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER0_HI                                                                         0x33a1\n#define mmGL1C_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER1_LO                                                                         0x33a2\n#define mmGL1C_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER1_HI                                                                         0x33a3\n#define mmGL1C_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER2_LO                                                                         0x33a4\n#define mmGL1C_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER2_HI                                                                         0x33a5\n#define mmGL1C_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER3_LO                                                                         0x33a6\n#define mmGL1C_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define mmGL1C_PERFCOUNTER3_HI                                                                         0x33a7\n#define mmGL1C_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define mmCHC_PERFCOUNTER0_LO                                                                          0x33c0\n#define mmCHC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER0_HI                                                                          0x33c1\n#define mmCHC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER1_LO                                                                          0x33c2\n#define mmCHC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER1_HI                                                                          0x33c3\n#define mmCHC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER2_LO                                                                          0x33c4\n#define mmCHC_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER2_HI                                                                          0x33c5\n#define mmCHC_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER3_LO                                                                          0x33c6\n#define mmCHC_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmCHC_PERFCOUNTER3_HI                                                                          0x33c7\n#define mmCHC_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmCHCG_PERFCOUNTER0_LO                                                                         0x33c8\n#define mmCHCG_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER0_HI                                                                         0x33c9\n#define mmCHCG_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER1_LO                                                                         0x33ca\n#define mmCHCG_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER1_HI                                                                         0x33cb\n#define mmCHCG_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER2_LO                                                                         0x33cc\n#define mmCHCG_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER2_HI                                                                         0x33cd\n#define mmCHCG_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER3_LO                                                                         0x33ce\n#define mmCHCG_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define mmCHCG_PERFCOUNTER3_HI                                                                         0x33cf\n#define mmCHCG_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define mmCB_PERFCOUNTER0_LO                                                                           0x3406\n#define mmCB_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER0_HI                                                                           0x3407\n#define mmCB_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER1_LO                                                                           0x3408\n#define mmCB_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER1_HI                                                                           0x3409\n#define mmCB_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER2_LO                                                                           0x340a\n#define mmCB_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER2_HI                                                                           0x340b\n#define mmCB_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER3_LO                                                                           0x340c\n#define mmCB_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define mmCB_PERFCOUNTER3_HI                                                                           0x340d\n#define mmCB_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER0_LO                                                                           0x3440\n#define mmDB_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER0_HI                                                                           0x3441\n#define mmDB_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER1_LO                                                                           0x3442\n#define mmDB_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER1_HI                                                                           0x3443\n#define mmDB_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER2_LO                                                                           0x3444\n#define mmDB_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER2_HI                                                                           0x3445\n#define mmDB_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER3_LO                                                                           0x3446\n#define mmDB_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define mmDB_PERFCOUNTER3_HI                                                                           0x3447\n#define mmDB_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define mmRLC_PERFCOUNTER0_LO                                                                          0x3480\n#define mmRLC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmRLC_PERFCOUNTER0_HI                                                                          0x3481\n#define mmRLC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmRLC_PERFCOUNTER1_LO                                                                          0x3482\n#define mmRLC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmRLC_PERFCOUNTER1_HI                                                                          0x3483\n#define mmRLC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER0_LO                                                                          0x34c0\n#define mmRMI_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER0_HI                                                                          0x34c1\n#define mmRMI_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER1_LO                                                                          0x34c2\n#define mmRMI_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER1_HI                                                                          0x34c3\n#define mmRMI_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER2_LO                                                                          0x34c4\n#define mmRMI_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER2_HI                                                                          0x34c5\n#define mmRMI_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER3_LO                                                                          0x34c6\n#define mmRMI_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmRMI_PERFCOUNTER3_HI                                                                          0x34c7\n#define mmRMI_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmUTCL1_PERFCOUNTER0_LO                                                                        0x351c\n#define mmUTCL1_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmUTCL1_PERFCOUNTER0_HI                                                                        0x351d\n#define mmUTCL1_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmUTCL1_PERFCOUNTER1_LO                                                                        0x351e\n#define mmUTCL1_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmUTCL1_PERFCOUNTER1_HI                                                                        0x351f\n#define mmUTCL1_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define mmGCR_PERFCOUNTER0_LO                                                                          0x3520\n#define mmGCR_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmGCR_PERFCOUNTER0_HI                                                                          0x3521\n#define mmGCR_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmGCR_PERFCOUNTER1_LO                                                                          0x3522\n#define mmGCR_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmGCR_PERFCOUNTER1_HI                                                                          0x3523\n#define mmGCR_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmPA_PH_PERFCOUNTER0_LO                                                                        0x3580\n#define mmPA_PH_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER0_HI                                                                        0x3581\n#define mmPA_PH_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER1_LO                                                                        0x3582\n#define mmPA_PH_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER1_HI                                                                        0x3583\n#define mmPA_PH_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER2_LO                                                                        0x3584\n#define mmPA_PH_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER2_HI                                                                        0x3585\n#define mmPA_PH_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER3_LO                                                                        0x3586\n#define mmPA_PH_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER3_HI                                                                        0x3587\n#define mmPA_PH_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER4_LO                                                                        0x3588\n#define mmPA_PH_PERFCOUNTER4_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER4_HI                                                                        0x3589\n#define mmPA_PH_PERFCOUNTER4_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER5_LO                                                                        0x358a\n#define mmPA_PH_PERFCOUNTER5_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER5_HI                                                                        0x358b\n#define mmPA_PH_PERFCOUNTER5_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER6_LO                                                                        0x358c\n#define mmPA_PH_PERFCOUNTER6_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER6_HI                                                                        0x358d\n#define mmPA_PH_PERFCOUNTER6_HI_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER7_LO                                                                        0x358e\n#define mmPA_PH_PERFCOUNTER7_LO_BASE_IDX                                                               1\n#define mmPA_PH_PERFCOUNTER7_HI                                                                        0x358f\n#define mmPA_PH_PERFCOUNTER7_HI_BASE_IDX                                                               1\n#define mmGL1A_PERFCOUNTER0_LO                                                                         0x35c0\n#define mmGL1A_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER0_HI                                                                         0x35c1\n#define mmGL1A_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER1_LO                                                                         0x35c2\n#define mmGL1A_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER1_HI                                                                         0x35c3\n#define mmGL1A_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER2_LO                                                                         0x35c4\n#define mmGL1A_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER2_HI                                                                         0x35c5\n#define mmGL1A_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER3_LO                                                                         0x35c6\n#define mmGL1A_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define mmGL1A_PERFCOUNTER3_HI                                                                         0x35c7\n#define mmGL1A_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define mmCHA_PERFCOUNTER0_LO                                                                          0x3600\n#define mmCHA_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER0_HI                                                                          0x3601\n#define mmCHA_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER1_LO                                                                          0x3602\n#define mmCHA_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER1_HI                                                                          0x3603\n#define mmCHA_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER2_LO                                                                          0x3604\n#define mmCHA_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER2_HI                                                                          0x3605\n#define mmCHA_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER3_LO                                                                          0x3606\n#define mmCHA_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define mmCHA_PERFCOUNTER3_HI                                                                          0x3607\n#define mmCHA_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define mmGUS_PERFCOUNTER2_LO                                                                          0x3640\n#define mmGUS_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define mmGUS_PERFCOUNTER2_HI                                                                          0x3641\n#define mmGUS_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define mmGUS_PERFCOUNTER_LO                                                                           0x3642\n#define mmGUS_PERFCOUNTER_LO_BASE_IDX                                                                  1\n#define mmGUS_PERFCOUNTER_HI                                                                           0x3643\n#define mmGUS_PERFCOUNTER_HI_BASE_IDX                                                                  1\n\n\n\n\n#define mmGCMC_VM_L2_PERFCOUNTER_LO                                                                    0x34e8\n#define mmGCMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                           1\n#define mmGCMC_VM_L2_PERFCOUNTER_HI                                                                    0x34e9\n#define mmGCMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                           1\n#define mmGCUTCL2_PERFCOUNTER_LO                                                                       0x34ea\n#define mmGCUTCL2_PERFCOUNTER_LO_BASE_IDX                                                              1\n#define mmGCUTCL2_PERFCOUNTER_HI                                                                       0x34eb\n#define mmGCUTCL2_PERFCOUNTER_HI_BASE_IDX                                                              1\n\n\n\n\n#define mmGCVML2_PERFCOUNTER2_0_LO                                                                     0x34f8\n#define mmGCVML2_PERFCOUNTER2_0_LO_BASE_IDX                                                            1\n#define mmGCVML2_PERFCOUNTER2_1_LO                                                                     0x34f9\n#define mmGCVML2_PERFCOUNTER2_1_LO_BASE_IDX                                                            1\n#define mmGCVML2_PERFCOUNTER2_0_HI                                                                     0x34fa\n#define mmGCVML2_PERFCOUNTER2_0_HI_BASE_IDX                                                            1\n#define mmGCVML2_PERFCOUNTER2_1_HI                                                                     0x34fb\n#define mmGCVML2_PERFCOUNTER2_1_HI_BASE_IDX                                                            1\n\n\n\n\n#define mmSDMA0_PERFCNT_PERFCOUNTER_LO                                                                 0x3660\n#define mmSDMA0_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define mmSDMA0_PERFCNT_PERFCOUNTER_HI                                                                 0x3661\n#define mmSDMA0_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define mmSDMA0_PERFCOUNTER0_LO                                                                        0x3662\n#define mmSDMA0_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmSDMA0_PERFCOUNTER0_HI                                                                        0x3663\n#define mmSDMA0_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmSDMA0_PERFCOUNTER1_LO                                                                        0x3664\n#define mmSDMA0_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmSDMA0_PERFCOUNTER1_HI                                                                        0x3665\n#define mmSDMA0_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define mmSDMA1_PERFCNT_PERFCOUNTER_LO                                                                 0x366c\n#define mmSDMA1_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define mmSDMA1_PERFCNT_PERFCOUNTER_HI                                                                 0x366d\n#define mmSDMA1_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define mmSDMA1_PERFCOUNTER0_LO                                                                        0x366e\n#define mmSDMA1_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmSDMA1_PERFCOUNTER0_HI                                                                        0x366f\n#define mmSDMA1_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmSDMA1_PERFCOUNTER1_LO                                                                        0x3670\n#define mmSDMA1_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmSDMA1_PERFCOUNTER1_HI                                                                        0x3671\n#define mmSDMA1_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define mmSDMA2_PERFCNT_PERFCOUNTER_LO                                                                 0x3678\n#define mmSDMA2_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define mmSDMA2_PERFCNT_PERFCOUNTER_HI                                                                 0x3679\n#define mmSDMA2_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define mmSDMA2_PERFCOUNTER0_LO                                                                        0x367a\n#define mmSDMA2_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmSDMA2_PERFCOUNTER0_HI                                                                        0x367b\n#define mmSDMA2_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmSDMA2_PERFCOUNTER1_LO                                                                        0x367c\n#define mmSDMA2_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmSDMA2_PERFCOUNTER1_HI                                                                        0x367d\n#define mmSDMA2_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define mmSDMA3_PERFCNT_PERFCOUNTER_LO                                                                 0x3684\n#define mmSDMA3_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define mmSDMA3_PERFCNT_PERFCOUNTER_HI                                                                 0x3685\n#define mmSDMA3_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define mmSDMA3_PERFCOUNTER0_LO                                                                        0x3686\n#define mmSDMA3_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define mmSDMA3_PERFCOUNTER0_HI                                                                        0x3687\n#define mmSDMA3_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define mmSDMA3_PERFCOUNTER1_LO                                                                        0x3688\n#define mmSDMA3_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define mmSDMA3_PERFCOUNTER1_HI                                                                        0x3689\n#define mmSDMA3_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define mmCPG_PERFCOUNTER1_SELECT                                                                      0x3800\n#define mmCPG_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmCPG_PERFCOUNTER0_SELECT1                                                                     0x3801\n#define mmCPG_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmCPG_PERFCOUNTER0_SELECT                                                                      0x3802\n#define mmCPG_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmCPC_PERFCOUNTER1_SELECT                                                                      0x3803\n#define mmCPC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmCPC_PERFCOUNTER0_SELECT1                                                                     0x3804\n#define mmCPC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmCPF_PERFCOUNTER1_SELECT                                                                      0x3805\n#define mmCPF_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmCPF_PERFCOUNTER0_SELECT1                                                                     0x3806\n#define mmCPF_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmCPF_PERFCOUNTER0_SELECT                                                                      0x3807\n#define mmCPF_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmCP_PERFMON_CNTL                                                                              0x3808\n#define mmCP_PERFMON_CNTL_BASE_IDX                                                                     1\n#define mmCPC_PERFCOUNTER0_SELECT                                                                      0x3809\n#define mmCPC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmCPF_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380a\n#define mmCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1\n#define mmCPG_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380b\n#define mmCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1\n#define mmCPF_LATENCY_STATS_SELECT                                                                     0x380c\n#define mmCPF_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define mmCPG_LATENCY_STATS_SELECT                                                                     0x380d\n#define mmCPG_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define mmCPC_LATENCY_STATS_SELECT                                                                     0x380e\n#define mmCPC_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define mmCP_DRAW_OBJECT                                                                               0x3810\n#define mmCP_DRAW_OBJECT_BASE_IDX                                                                      1\n#define mmCP_DRAW_OBJECT_COUNTER                                                                       0x3811\n#define mmCP_DRAW_OBJECT_COUNTER_BASE_IDX                                                              1\n#define mmCP_DRAW_WINDOW_MASK_HI                                                                       0x3812\n#define mmCP_DRAW_WINDOW_MASK_HI_BASE_IDX                                                              1\n#define mmCP_DRAW_WINDOW_HI                                                                            0x3813\n#define mmCP_DRAW_WINDOW_HI_BASE_IDX                                                                   1\n#define mmCP_DRAW_WINDOW_LO                                                                            0x3814\n#define mmCP_DRAW_WINDOW_LO_BASE_IDX                                                                   1\n#define mmCP_DRAW_WINDOW_CNTL                                                                          0x3815\n#define mmCP_DRAW_WINDOW_CNTL_BASE_IDX                                                                 1\n#define mmGRBM_PERFCOUNTER0_SELECT                                                                     0x3840\n#define mmGRBM_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmGRBM_PERFCOUNTER1_SELECT                                                                     0x3841\n#define mmGRBM_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmGRBM_SE0_PERFCOUNTER_SELECT                                                                  0x3842\n#define mmGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define mmGRBM_SE1_PERFCOUNTER_SELECT                                                                  0x3843\n#define mmGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define mmGRBM_SE2_PERFCOUNTER_SELECT                                                                  0x3844\n#define mmGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define mmGRBM_SE3_PERFCOUNTER_SELECT                                                                  0x3845\n#define mmGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define mmGRBM_PERFCOUNTER0_SELECT_HI                                                                  0x384d\n#define mmGRBM_PERFCOUNTER0_SELECT_HI_BASE_IDX                                                         1\n#define mmGRBM_PERFCOUNTER1_SELECT_HI                                                                  0x384e\n#define mmGRBM_PERFCOUNTER1_SELECT_HI_BASE_IDX                                                         1\n#define mmGE1_PERFCOUNTER0_SELECT                                                                      0x38a4\n#define mmGE1_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmGE1_PERFCOUNTER0_SELECT1                                                                     0x38a5\n#define mmGE1_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmGE1_PERFCOUNTER1_SELECT                                                                      0x38a6\n#define mmGE1_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmGE1_PERFCOUNTER1_SELECT1                                                                     0x38a7\n#define mmGE1_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define mmGE1_PERFCOUNTER2_SELECT                                                                      0x38a8\n#define mmGE1_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmGE1_PERFCOUNTER2_SELECT1                                                                     0x38a9\n#define mmGE1_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define mmGE1_PERFCOUNTER3_SELECT                                                                      0x38aa\n#define mmGE1_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmGE1_PERFCOUNTER3_SELECT1                                                                     0x38ab\n#define mmGE1_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define mmGE2_DIST_PERFCOUNTER0_SELECT                                                                 0x38ac\n#define mmGE2_DIST_PERFCOUNTER0_SELECT_BASE_IDX                                                        1\n#define mmGE2_DIST_PERFCOUNTER0_SELECT1                                                                0x38ad\n#define mmGE2_DIST_PERFCOUNTER0_SELECT1_BASE_IDX                                                       1\n#define mmGE2_DIST_PERFCOUNTER1_SELECT                                                                 0x38ae\n#define mmGE2_DIST_PERFCOUNTER1_SELECT_BASE_IDX                                                        1\n#define mmGE2_DIST_PERFCOUNTER1_SELECT1                                                                0x38af\n#define mmGE2_DIST_PERFCOUNTER1_SELECT1_BASE_IDX                                                       1\n#define mmGE2_DIST_PERFCOUNTER2_SELECT                                                                 0x38b0\n#define mmGE2_DIST_PERFCOUNTER2_SELECT_BASE_IDX                                                        1\n#define mmGE2_DIST_PERFCOUNTER2_SELECT1                                                                0x38b1\n#define mmGE2_DIST_PERFCOUNTER2_SELECT1_BASE_IDX                                                       1\n#define mmGE2_DIST_PERFCOUNTER3_SELECT                                                                 0x38b2\n#define mmGE2_DIST_PERFCOUNTER3_SELECT_BASE_IDX                                                        1\n#define mmGE2_DIST_PERFCOUNTER3_SELECT1                                                                0x38b3\n#define mmGE2_DIST_PERFCOUNTER3_SELECT1_BASE_IDX                                                       1\n#define mmGE2_SE_PERFCOUNTER0_SELECT                                                                   0x38b4\n#define mmGE2_SE_PERFCOUNTER0_SELECT_BASE_IDX                                                          1\n#define mmGE2_SE_PERFCOUNTER0_SELECT1                                                                  0x38b5\n#define mmGE2_SE_PERFCOUNTER0_SELECT1_BASE_IDX                                                         1\n#define mmGE2_SE_PERFCOUNTER1_SELECT                                                                   0x38b6\n#define mmGE2_SE_PERFCOUNTER1_SELECT_BASE_IDX                                                          1\n#define mmGE2_SE_PERFCOUNTER1_SELECT1                                                                  0x38b7\n#define mmGE2_SE_PERFCOUNTER1_SELECT1_BASE_IDX                                                         1\n#define mmGE2_SE_PERFCOUNTER2_SELECT                                                                   0x38b8\n#define mmGE2_SE_PERFCOUNTER2_SELECT_BASE_IDX                                                          1\n#define mmGE2_SE_PERFCOUNTER2_SELECT1                                                                  0x38b9\n#define mmGE2_SE_PERFCOUNTER2_SELECT1_BASE_IDX                                                         1\n#define mmGE2_SE_PERFCOUNTER3_SELECT                                                                   0x38ba\n#define mmGE2_SE_PERFCOUNTER3_SELECT_BASE_IDX                                                          1\n#define mmGE2_SE_PERFCOUNTER3_SELECT1                                                                  0x38bb\n#define mmGE2_SE_PERFCOUNTER3_SELECT1_BASE_IDX                                                         1\n#define mmPA_SU_PERFCOUNTER0_SELECT                                                                    0x3900\n#define mmPA_SU_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmPA_SU_PERFCOUNTER0_SELECT1                                                                   0x3901\n#define mmPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmPA_SU_PERFCOUNTER1_SELECT                                                                    0x3902\n#define mmPA_SU_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmPA_SU_PERFCOUNTER1_SELECT1                                                                   0x3903\n#define mmPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n#define mmPA_SU_PERFCOUNTER2_SELECT                                                                    0x3904\n#define mmPA_SU_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define mmPA_SU_PERFCOUNTER2_SELECT1                                                                   0x3905\n#define mmPA_SU_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1\n#define mmPA_SU_PERFCOUNTER3_SELECT                                                                    0x3906\n#define mmPA_SU_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define mmPA_SU_PERFCOUNTER3_SELECT1                                                                   0x3907\n#define mmPA_SU_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1\n#define mmPA_SC_PERFCOUNTER0_SELECT                                                                    0x3940\n#define mmPA_SC_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER0_SELECT1                                                                   0x3941\n#define mmPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmPA_SC_PERFCOUNTER1_SELECT                                                                    0x3942\n#define mmPA_SC_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER2_SELECT                                                                    0x3943\n#define mmPA_SC_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER3_SELECT                                                                    0x3944\n#define mmPA_SC_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER4_SELECT                                                                    0x3945\n#define mmPA_SC_PERFCOUNTER4_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER5_SELECT                                                                    0x3946\n#define mmPA_SC_PERFCOUNTER5_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER6_SELECT                                                                    0x3947\n#define mmPA_SC_PERFCOUNTER6_SELECT_BASE_IDX                                                           1\n#define mmPA_SC_PERFCOUNTER7_SELECT                                                                    0x3948\n#define mmPA_SC_PERFCOUNTER7_SELECT_BASE_IDX                                                           1\n#define mmSPI_PERFCOUNTER0_SELECT                                                                      0x3980\n#define mmSPI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER1_SELECT                                                                      0x3981\n#define mmSPI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER2_SELECT                                                                      0x3982\n#define mmSPI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER3_SELECT                                                                      0x3983\n#define mmSPI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER0_SELECT1                                                                     0x3984\n#define mmSPI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmSPI_PERFCOUNTER1_SELECT1                                                                     0x3985\n#define mmSPI_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define mmSPI_PERFCOUNTER2_SELECT1                                                                     0x3986\n#define mmSPI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define mmSPI_PERFCOUNTER3_SELECT1                                                                     0x3987\n#define mmSPI_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define mmSPI_PERFCOUNTER4_SELECT                                                                      0x3988\n#define mmSPI_PERFCOUNTER4_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER5_SELECT                                                                      0x3989\n#define mmSPI_PERFCOUNTER5_SELECT_BASE_IDX                                                             1\n#define mmSPI_PERFCOUNTER_BINS                                                                         0x398a\n#define mmSPI_PERFCOUNTER_BINS_BASE_IDX                                                                1\n#define mmSQ_PERFCOUNTER0_SELECT                                                                       0x39c0\n#define mmSQ_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER1_SELECT                                                                       0x39c1\n#define mmSQ_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER2_SELECT                                                                       0x39c2\n#define mmSQ_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER3_SELECT                                                                       0x39c3\n#define mmSQ_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER4_SELECT                                                                       0x39c4\n#define mmSQ_PERFCOUNTER4_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER5_SELECT                                                                       0x39c5\n#define mmSQ_PERFCOUNTER5_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER6_SELECT                                                                       0x39c6\n#define mmSQ_PERFCOUNTER6_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER7_SELECT                                                                       0x39c7\n#define mmSQ_PERFCOUNTER7_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER8_SELECT                                                                       0x39c8\n#define mmSQ_PERFCOUNTER8_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER9_SELECT                                                                       0x39c9\n#define mmSQ_PERFCOUNTER9_SELECT_BASE_IDX                                                              1\n#define mmSQ_PERFCOUNTER10_SELECT                                                                      0x39ca\n#define mmSQ_PERFCOUNTER10_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER11_SELECT                                                                      0x39cb\n#define mmSQ_PERFCOUNTER11_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER12_SELECT                                                                      0x39cc\n#define mmSQ_PERFCOUNTER12_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER13_SELECT                                                                      0x39cd\n#define mmSQ_PERFCOUNTER13_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER14_SELECT                                                                      0x39ce\n#define mmSQ_PERFCOUNTER14_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER15_SELECT                                                                      0x39cf\n#define mmSQ_PERFCOUNTER15_SELECT_BASE_IDX                                                             1\n#define mmSQ_PERFCOUNTER_CTRL                                                                          0x39e0\n#define mmSQ_PERFCOUNTER_CTRL_BASE_IDX                                                                 1\n#define mmSQ_PERFCOUNTER_CTRL2                                                                         0x39e2\n#define mmSQ_PERFCOUNTER_CTRL2_BASE_IDX                                                                1\n#define mmGCEA_PERFCOUNTER2_SELECT                                                                     0x3a00\n#define mmGCEA_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmGCEA_PERFCOUNTER2_SELECT1                                                                    0x3a01\n#define mmGCEA_PERFCOUNTER2_SELECT1_BASE_IDX                                                           1\n#define mmGCEA_PERFCOUNTER2_MODE                                                                       0x3a02\n#define mmGCEA_PERFCOUNTER2_MODE_BASE_IDX                                                              1\n#define mmGCEA_PERFCOUNTER0_CFG                                                                        0x3a03\n#define mmGCEA_PERFCOUNTER0_CFG_BASE_IDX                                                               1\n#define mmGCEA_PERFCOUNTER1_CFG                                                                        0x3a04\n#define mmGCEA_PERFCOUNTER1_CFG_BASE_IDX                                                               1\n#define mmGCEA_PERFCOUNTER_RSLT_CNTL                                                                   0x3a05\n#define mmGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                          1\n#define mmSX_PERFCOUNTER0_SELECT                                                                       0x3a40\n#define mmSX_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmSX_PERFCOUNTER1_SELECT                                                                       0x3a41\n#define mmSX_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmSX_PERFCOUNTER2_SELECT                                                                       0x3a42\n#define mmSX_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define mmSX_PERFCOUNTER3_SELECT                                                                       0x3a43\n#define mmSX_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define mmSX_PERFCOUNTER0_SELECT1                                                                      0x3a44\n#define mmSX_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define mmSX_PERFCOUNTER1_SELECT1                                                                      0x3a45\n#define mmSX_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1\n#define mmGDS_PERFCOUNTER0_SELECT                                                                      0x3a80\n#define mmGDS_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmGDS_PERFCOUNTER1_SELECT                                                                      0x3a81\n#define mmGDS_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmGDS_PERFCOUNTER2_SELECT                                                                      0x3a82\n#define mmGDS_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmGDS_PERFCOUNTER3_SELECT                                                                      0x3a83\n#define mmGDS_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmGDS_PERFCOUNTER0_SELECT1                                                                     0x3a84\n#define mmGDS_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmGDS_PERFCOUNTER1_SELECT1                                                                     0x3a85\n#define mmGDS_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define mmGDS_PERFCOUNTER2_SELECT1                                                                     0x3a86\n#define mmGDS_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define mmGDS_PERFCOUNTER3_SELECT1                                                                     0x3a87\n#define mmGDS_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define mmTA_PERFCOUNTER0_SELECT                                                                       0x3ac0\n#define mmTA_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmTA_PERFCOUNTER0_SELECT1                                                                      0x3ac1\n#define mmTA_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define mmTA_PERFCOUNTER1_SELECT                                                                       0x3ac2\n#define mmTA_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmTD_PERFCOUNTER0_SELECT                                                                       0x3b00\n#define mmTD_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmTD_PERFCOUNTER0_SELECT1                                                                      0x3b01\n#define mmTD_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define mmTD_PERFCOUNTER1_SELECT                                                                       0x3b02\n#define mmTD_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmTCP_PERFCOUNTER0_SELECT                                                                      0x3b40\n#define mmTCP_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmTCP_PERFCOUNTER0_SELECT1                                                                     0x3b41\n#define mmTCP_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmTCP_PERFCOUNTER1_SELECT                                                                      0x3b42\n#define mmTCP_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmTCP_PERFCOUNTER1_SELECT1                                                                     0x3b43\n#define mmTCP_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define mmTCP_PERFCOUNTER2_SELECT                                                                      0x3b44\n#define mmTCP_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmTCP_PERFCOUNTER3_SELECT                                                                      0x3b45\n#define mmTCP_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmGL2C_PERFCOUNTER0_SELECT                                                                     0x3b80\n#define mmGL2C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmGL2C_PERFCOUNTER0_SELECT1                                                                    0x3b81\n#define mmGL2C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define mmGL2C_PERFCOUNTER1_SELECT                                                                     0x3b82\n#define mmGL2C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmGL2C_PERFCOUNTER1_SELECT1                                                                    0x3b83\n#define mmGL2C_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1\n#define mmGL2C_PERFCOUNTER2_SELECT                                                                     0x3b84\n#define mmGL2C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmGL2C_PERFCOUNTER3_SELECT                                                                     0x3b85\n#define mmGL2C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define mmGL2A_PERFCOUNTER0_SELECT                                                                     0x3b90\n#define mmGL2A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmGL2A_PERFCOUNTER0_SELECT1                                                                    0x3b91\n#define mmGL2A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define mmGL2A_PERFCOUNTER1_SELECT                                                                     0x3b92\n#define mmGL2A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmGL2A_PERFCOUNTER1_SELECT1                                                                    0x3b93\n#define mmGL2A_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1\n#define mmGL2A_PERFCOUNTER2_SELECT                                                                     0x3b94\n#define mmGL2A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmGL2A_PERFCOUNTER3_SELECT                                                                     0x3b95\n#define mmGL2A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define mmGL1C_PERFCOUNTER0_SELECT                                                                     0x3ba0\n#define mmGL1C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmGL1C_PERFCOUNTER0_SELECT1                                                                    0x3ba1\n#define mmGL1C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define mmGL1C_PERFCOUNTER1_SELECT                                                                     0x3ba2\n#define mmGL1C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmGL1C_PERFCOUNTER2_SELECT                                                                     0x3ba3\n#define mmGL1C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmGL1C_PERFCOUNTER3_SELECT                                                                     0x3ba4\n#define mmGL1C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define mmCHC_PERFCOUNTER0_SELECT                                                                      0x3bc0\n#define mmCHC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmCHC_PERFCOUNTER0_SELECT1                                                                     0x3bc1\n#define mmCHC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmCHC_PERFCOUNTER1_SELECT                                                                      0x3bc2\n#define mmCHC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmCHC_PERFCOUNTER2_SELECT                                                                      0x3bc3\n#define mmCHC_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmCHC_PERFCOUNTER3_SELECT                                                                      0x3bc4\n#define mmCHC_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmCHCG_PERFCOUNTER0_SELECT                                                                     0x3bc6\n#define mmCHCG_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmCHCG_PERFCOUNTER0_SELECT1                                                                    0x3bc7\n#define mmCHCG_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define mmCHCG_PERFCOUNTER1_SELECT                                                                     0x3bc8\n#define mmCHCG_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmCHCG_PERFCOUNTER2_SELECT                                                                     0x3bc9\n#define mmCHCG_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmCHCG_PERFCOUNTER3_SELECT                                                                     0x3bca\n#define mmCHCG_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define mmCB_PERFCOUNTER_FILTER                                                                        0x3c00\n#define mmCB_PERFCOUNTER_FILTER_BASE_IDX                                                               1\n#define mmCB_PERFCOUNTER0_SELECT                                                                       0x3c01\n#define mmCB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmCB_PERFCOUNTER0_SELECT1                                                                      0x3c02\n#define mmCB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define mmCB_PERFCOUNTER1_SELECT                                                                       0x3c03\n#define mmCB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmCB_PERFCOUNTER2_SELECT                                                                       0x3c04\n#define mmCB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define mmCB_PERFCOUNTER3_SELECT                                                                       0x3c05\n#define mmCB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define mmDB_PERFCOUNTER0_SELECT                                                                       0x3c40\n#define mmDB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define mmDB_PERFCOUNTER0_SELECT1                                                                      0x3c41\n#define mmDB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define mmDB_PERFCOUNTER1_SELECT                                                                       0x3c42\n#define mmDB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define mmDB_PERFCOUNTER1_SELECT1                                                                      0x3c43\n#define mmDB_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1\n#define mmDB_PERFCOUNTER2_SELECT                                                                       0x3c44\n#define mmDB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define mmDB_PERFCOUNTER3_SELECT                                                                       0x3c46\n#define mmDB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define mmRLC_SPM_PERFMON_CNTL                                                                         0x3c80\n#define mmRLC_SPM_PERFMON_CNTL_BASE_IDX                                                                1\n#define mmRLC_SPM_PERFMON_RING_BASE_LO                                                                 0x3c81\n#define mmRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX                                                        1\n#define mmRLC_SPM_PERFMON_RING_BASE_HI                                                                 0x3c82\n#define mmRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX                                                        1\n#define mmRLC_SPM_PERFMON_RING_SIZE                                                                    0x3c83\n#define mmRLC_SPM_PERFMON_RING_SIZE_BASE_IDX                                                           1\n#define mmRLC_SPM_PERFMON_SEGMENT_SIZE                                                                 0x3c84\n#define mmRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX                                                        1\n#define mmRLC_SPM_RING_RDPTR                                                                           0x3c85\n#define mmRLC_SPM_RING_RDPTR_BASE_IDX                                                                  1\n#define mmRLC_SPM_SEGMENT_THRESHOLD                                                                    0x3c86\n#define mmRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX                                                           1\n#define mmRLC_SPM_SE_MUXSEL_ADDR                                                                       0x3c87\n#define mmRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX                                                              1\n#define mmRLC_SPM_SE_MUXSEL_DATA                                                                       0x3c88\n#define mmRLC_SPM_SE_MUXSEL_DATA_BASE_IDX                                                              1\n#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR                                                                   0x3c89\n#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX                                                          1\n#define mmRLC_SPM_GLOBAL_MUXSEL_DATA                                                                   0x3c8a\n#define mmRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX                                                          1\n#define mmRLC_SPM_DESER_START_SKEW                                                                     0x3c8b\n#define mmRLC_SPM_DESER_START_SKEW_BASE_IDX                                                            1\n#define mmRLC_SPM_GLOBALS_SAMPLE_SKEW                                                                  0x3c8c\n#define mmRLC_SPM_GLOBALS_SAMPLE_SKEW_BASE_IDX                                                         1\n#define mmRLC_SPM_GLOBALS_MUXSEL_SKEW                                                                  0x3c8d\n#define mmRLC_SPM_GLOBALS_MUXSEL_SKEW_BASE_IDX                                                         1\n#define mmRLC_SPM_SE_SAMPLE_SKEW                                                                       0x3c8e\n#define mmRLC_SPM_SE_SAMPLE_SKEW_BASE_IDX                                                              1\n#define mmRLC_SPM_SE_MUXSEL_SKEW                                                                       0x3c8f\n#define mmRLC_SPM_SE_MUXSEL_SKEW_BASE_IDX                                                              1\n#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_ADDR                                                             0x3c90\n#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_ADDR_BASE_IDX                                                    1\n#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_DATA                                                             0x3c91\n#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_DATA_BASE_IDX                                                    1\n#define mmRLC_SPM_SE_SAMPLEDELAY_IND_ADDR                                                              0x3c92\n#define mmRLC_SPM_SE_SAMPLEDELAY_IND_ADDR_BASE_IDX                                                     1\n#define mmRLC_SPM_SE_SAMPLEDELAY_IND_DATA                                                              0x3c93\n#define mmRLC_SPM_SE_SAMPLEDELAY_IND_DATA_BASE_IDX                                                     1\n#define mmRLC_SPM_RING_WRPTR                                                                           0x3c94\n#define mmRLC_SPM_RING_WRPTR_BASE_IDX                                                                  1\n#define mmRLC_SPM_ACCUM_DATARAM_ADDR                                                                   0x3c95\n#define mmRLC_SPM_ACCUM_DATARAM_ADDR_BASE_IDX                                                          1\n#define mmRLC_SPM_ACCUM_DATARAM_DATA                                                                   0x3c96\n#define mmRLC_SPM_ACCUM_DATARAM_DATA_BASE_IDX                                                          1\n#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR                                                                   0x3c97\n#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_BASE_IDX                                                          1\n#define mmRLC_SPM_ACCUM_CTRLRAM_DATA                                                                   0x3c98\n#define mmRLC_SPM_ACCUM_CTRLRAM_DATA_BASE_IDX                                                          1\n#define mmRLC_SPM_ACCUM_STATUS                                                                         0x3c99\n#define mmRLC_SPM_ACCUM_STATUS_BASE_IDX                                                                1\n#define mmRLC_SPM_ACCUM_CTRL                                                                           0x3c9a\n#define mmRLC_SPM_ACCUM_CTRL_BASE_IDX                                                                  1\n#define mmRLC_SPM_ACCUM_MODE                                                                           0x3c9b\n#define mmRLC_SPM_ACCUM_MODE_BASE_IDX                                                                  1\n#define mmRLC_SPM_ACCUM_THRESHOLD                                                                      0x3c9c\n#define mmRLC_SPM_ACCUM_THRESHOLD_BASE_IDX                                                             1\n#define mmRLC_SPM_ACCUM_SAMPLES_REQUESTED                                                              0x3c9d\n#define mmRLC_SPM_ACCUM_SAMPLES_REQUESTED_BASE_IDX                                                     1\n#define mmRLC_SPM_ACCUM_DATARAM_WRCOUNT                                                                0x3c9e\n#define mmRLC_SPM_ACCUM_DATARAM_WRCOUNT_BASE_IDX                                                       1\n#define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE                                                          0x3c9f\n#define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE_BASE_IDX                                                 1\n#define mmRLC_SPM_PERFMON_GLB_SEGMENT_SIZE                                                             0x3ca0\n#define mmRLC_SPM_PERFMON_GLB_SEGMENT_SIZE_BASE_IDX                                                    1\n#define mmRLC_SPM_VIRT_CTRL                                                                            0x3ca1\n#define mmRLC_SPM_VIRT_CTRL_BASE_IDX                                                                   1\n#define mmRLC_SPM_PERFMON_SWA_SEGMENT_SIZE                                                             0x3ca2\n#define mmRLC_SPM_PERFMON_SWA_SEGMENT_SIZE_BASE_IDX                                                    1\n#define mmRLC_SPM_VIRT_STATUS                                                                          0x3ca3\n#define mmRLC_SPM_VIRT_STATUS_BASE_IDX                                                                 1\n#define mmRLC_SPM_GFXCLOCK_HIGHCOUNT                                                                   0x3ca4\n#define mmRLC_SPM_GFXCLOCK_HIGHCOUNT_BASE_IDX                                                          1\n#define mmRLC_SPM_GFXCLOCK_LOWCOUNT                                                                    0x3ca5\n#define mmRLC_SPM_GFXCLOCK_LOWCOUNT_BASE_IDX                                                           1\n#define mmRLC_SPM_PERFMON_SWA_SE3TO0_SEGMENT_SIZE                                                      0x3ca6\n#define mmRLC_SPM_PERFMON_SWA_SE3TO0_SEGMENT_SIZE_BASE_IDX                                             1\n#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_OFFSET                                                            0x3ca7\n#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_OFFSET_BASE_IDX                                                   1\n#define mmRLC_SPM_SE_MUXSEL_ADDR_OFFSET                                                                0x3ca8\n#define mmRLC_SPM_SE_MUXSEL_ADDR_OFFSET_BASE_IDX                                                       1\n#define mmRLC_SPM_ACCUM_SWA_DATARAM_ADDR                                                               0x3ca9\n#define mmRLC_SPM_ACCUM_SWA_DATARAM_ADDR_BASE_IDX                                                      1\n#define mmRLC_SPM_ACCUM_SWA_DATARAM_DATA                                                               0x3caa\n#define mmRLC_SPM_ACCUM_SWA_DATARAM_DATA_BASE_IDX                                                      1\n#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET                                                            0x3cab\n#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_BASE_IDX                                                   1\n#define mmRLC_SPM_PERFMON_SWA_GLB_SEGMENT_SIZE                                                         0x3cac\n#define mmRLC_SPM_PERFMON_SWA_GLB_SEGMENT_SIZE_BASE_IDX                                                1\n#define mmRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS                                                     0x3cad\n#define mmRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_BASE_IDX                                            1\n#define mmRLC_PERFMON_CNTL                                                                             0x3cc0\n#define mmRLC_PERFMON_CNTL_BASE_IDX                                                                    1\n#define mmRLC_PERFCOUNTER0_SELECT                                                                      0x3cc1\n#define mmRLC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmRLC_PERFCOUNTER1_SELECT                                                                      0x3cc2\n#define mmRLC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmRLC_GPU_IOV_PERF_CNT_CNTL                                                                    0x3cc3\n#define mmRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX                                                           1\n#define mmRLC_GPU_IOV_PERF_CNT_WR_ADDR                                                                 0x3cc4\n#define mmRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX                                                        1\n#define mmRLC_GPU_IOV_PERF_CNT_WR_DATA                                                                 0x3cc5\n#define mmRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX                                                        1\n#define mmRLC_GPU_IOV_PERF_CNT_RD_ADDR                                                                 0x3cc6\n#define mmRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX                                                        1\n#define mmRLC_GPU_IOV_PERF_CNT_RD_DATA                                                                 0x3cc7\n#define mmRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX                                                        1\n#define mmRLC_PERFMON_CLK_CNTL                                                                         0x3ce4\n#define mmRLC_PERFMON_CLK_CNTL_BASE_IDX                                                                1\n#define mmRMI_PERFCOUNTER0_SELECT                                                                      0x3d00\n#define mmRMI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmRMI_PERFCOUNTER0_SELECT1                                                                     0x3d01\n#define mmRMI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmRMI_PERFCOUNTER1_SELECT                                                                      0x3d02\n#define mmRMI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmRMI_PERFCOUNTER2_SELECT                                                                      0x3d03\n#define mmRMI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmRMI_PERFCOUNTER2_SELECT1                                                                     0x3d04\n#define mmRMI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define mmRMI_PERFCOUNTER3_SELECT                                                                      0x3d05\n#define mmRMI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmRMI_PERF_COUNTER_CNTL                                                                        0x3d06\n#define mmRMI_PERF_COUNTER_CNTL_BASE_IDX                                                               1\n#define mmGCR_PERFCOUNTER0_SELECT                                                                      0x3d60\n#define mmGCR_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmGCR_PERFCOUNTER0_SELECT1                                                                     0x3d61\n#define mmGCR_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmGCR_PERFCOUNTER1_SELECT                                                                      0x3d62\n#define mmGCR_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmUTCL1_PERFCOUNTER0_SELECT                                                                    0x3d63\n#define mmUTCL1_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmUTCL1_PERFCOUNTER1_SELECT                                                                    0x3d64\n#define mmUTCL1_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER0_SELECT                                                                    0x3d80\n#define mmPA_PH_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER0_SELECT1                                                                   0x3d81\n#define mmPA_PH_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmPA_PH_PERFCOUNTER1_SELECT                                                                    0x3d82\n#define mmPA_PH_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER2_SELECT                                                                    0x3d83\n#define mmPA_PH_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER3_SELECT                                                                    0x3d84\n#define mmPA_PH_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER4_SELECT                                                                    0x3d85\n#define mmPA_PH_PERFCOUNTER4_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER5_SELECT                                                                    0x3d86\n#define mmPA_PH_PERFCOUNTER5_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER6_SELECT                                                                    0x3d87\n#define mmPA_PH_PERFCOUNTER6_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER7_SELECT                                                                    0x3d88\n#define mmPA_PH_PERFCOUNTER7_SELECT_BASE_IDX                                                           1\n#define mmPA_PH_PERFCOUNTER1_SELECT1                                                                   0x3d90\n#define mmPA_PH_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n#define mmPA_PH_PERFCOUNTER2_SELECT1                                                                   0x3d91\n#define mmPA_PH_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1\n#define mmPA_PH_PERFCOUNTER3_SELECT1                                                                   0x3d92\n#define mmPA_PH_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1\n#define mmGL1A_PERFCOUNTER0_SELECT                                                                     0x3dc0\n#define mmGL1A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define mmGL1A_PERFCOUNTER0_SELECT1                                                                    0x3dc1\n#define mmGL1A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define mmGL1A_PERFCOUNTER1_SELECT                                                                     0x3dc2\n#define mmGL1A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define mmGL1A_PERFCOUNTER2_SELECT                                                                     0x3dc3\n#define mmGL1A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define mmGL1A_PERFCOUNTER3_SELECT                                                                     0x3dc4\n#define mmGL1A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define mmCHA_PERFCOUNTER0_SELECT                                                                      0x3de0\n#define mmCHA_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define mmCHA_PERFCOUNTER0_SELECT1                                                                     0x3de1\n#define mmCHA_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define mmCHA_PERFCOUNTER1_SELECT                                                                      0x3de2\n#define mmCHA_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define mmCHA_PERFCOUNTER2_SELECT                                                                      0x3de3\n#define mmCHA_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmCHA_PERFCOUNTER3_SELECT                                                                      0x3de4\n#define mmCHA_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define mmGUS_PERFCOUNTER2_SELECT                                                                      0x3e00\n#define mmGUS_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define mmGUS_PERFCOUNTER2_SELECT1                                                                     0x3e01\n#define mmGUS_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define mmGUS_PERFCOUNTER2_MODE                                                                        0x3e02\n#define mmGUS_PERFCOUNTER2_MODE_BASE_IDX                                                               1\n#define mmGUS_PERFCOUNTER0_CFG                                                                         0x3e03\n#define mmGUS_PERFCOUNTER0_CFG_BASE_IDX                                                                1\n#define mmGUS_PERFCOUNTER1_CFG                                                                         0x3e04\n#define mmGUS_PERFCOUNTER1_CFG_BASE_IDX                                                                1\n#define mmGUS_PERFCOUNTER_RSLT_CNTL                                                                    0x3e05\n#define mmGUS_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                           1\n\n\n\n\n#define mmGCMC_VM_L2_PERFCOUNTER0_CFG                                                                  0x3d2c\n#define mmGCMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER1_CFG                                                                  0x3d2d\n#define mmGCMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER2_CFG                                                                  0x3d2e\n#define mmGCMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER3_CFG                                                                  0x3d2f\n#define mmGCMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER4_CFG                                                                  0x3d30\n#define mmGCMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER5_CFG                                                                  0x3d31\n#define mmGCMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER6_CFG                                                                  0x3d32\n#define mmGCMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER7_CFG                                                                  0x3d33\n#define mmGCMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                         1\n#define mmGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                             0x3d34\n#define mmGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                    1\n#define mmGCUTCL2_PERFCOUNTER0_CFG                                                                     0x3d35\n#define mmGCUTCL2_PERFCOUNTER0_CFG_BASE_IDX                                                            1\n#define mmGCUTCL2_PERFCOUNTER1_CFG                                                                     0x3d36\n#define mmGCUTCL2_PERFCOUNTER1_CFG_BASE_IDX                                                            1\n#define mmGCUTCL2_PERFCOUNTER2_CFG                                                                     0x3d37\n#define mmGCUTCL2_PERFCOUNTER2_CFG_BASE_IDX                                                            1\n#define mmGCUTCL2_PERFCOUNTER3_CFG                                                                     0x3d38\n#define mmGCUTCL2_PERFCOUNTER3_CFG_BASE_IDX                                                            1\n#define mmGCUTCL2_PERFCOUNTER_RSLT_CNTL                                                                0x3d39\n#define mmGCUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1\n\n\n\n\n#define mmGCVML2_PERFCOUNTER2_0_SELECT                                                                 0x3d3c\n#define mmGCVML2_PERFCOUNTER2_0_SELECT_BASE_IDX                                                        1\n#define mmGCVML2_PERFCOUNTER2_1_SELECT                                                                 0x3d3d\n#define mmGCVML2_PERFCOUNTER2_1_SELECT_BASE_IDX                                                        1\n#define mmGCVML2_PERFCOUNTER2_0_SELECT1                                                                0x3d3e\n#define mmGCVML2_PERFCOUNTER2_0_SELECT1_BASE_IDX                                                       1\n#define mmGCVML2_PERFCOUNTER2_1_SELECT1                                                                0x3d3f\n#define mmGCVML2_PERFCOUNTER2_1_SELECT1_BASE_IDX                                                       1\n#define mmGCVML2_PERFCOUNTER2_0_MODE                                                                   0x3d40\n#define mmGCVML2_PERFCOUNTER2_0_MODE_BASE_IDX                                                          1\n#define mmGCVML2_PERFCOUNTER2_1_MODE                                                                   0x3d41\n#define mmGCVML2_PERFCOUNTER2_1_MODE_BASE_IDX                                                          1\n\n\n\n\n#define mmSDMA0_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e20\n#define mmSDMA0_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define mmSDMA0_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e21\n#define mmSDMA0_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define mmSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e22\n#define mmSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define mmSDMA0_PERFCNT_MISC_CNTL                                                                      0x3e23\n#define mmSDMA0_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define mmSDMA0_PERFCOUNTER0_SELECT                                                                    0x3e24\n#define mmSDMA0_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmSDMA0_PERFCOUNTER0_SELECT1                                                                   0x3e25\n#define mmSDMA0_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmSDMA0_PERFCOUNTER1_SELECT                                                                    0x3e26\n#define mmSDMA0_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmSDMA0_PERFCOUNTER1_SELECT1                                                                   0x3e27\n#define mmSDMA0_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n#define mmSDMA1_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e2c\n#define mmSDMA1_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define mmSDMA1_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e2d\n#define mmSDMA1_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define mmSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e2e\n#define mmSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define mmSDMA1_PERFCNT_MISC_CNTL                                                                      0x3e2f\n#define mmSDMA1_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define mmSDMA1_PERFCOUNTER0_SELECT                                                                    0x3e30\n#define mmSDMA1_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmSDMA1_PERFCOUNTER0_SELECT1                                                                   0x3e31\n#define mmSDMA1_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmSDMA1_PERFCOUNTER1_SELECT                                                                    0x3e32\n#define mmSDMA1_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmSDMA1_PERFCOUNTER1_SELECT1                                                                   0x3e33\n#define mmSDMA1_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n#define mmSDMA2_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e38\n#define mmSDMA2_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define mmSDMA2_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e39\n#define mmSDMA2_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define mmSDMA2_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e3a\n#define mmSDMA2_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define mmSDMA2_PERFCNT_MISC_CNTL                                                                      0x3e3b\n#define mmSDMA2_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define mmSDMA2_PERFCOUNTER0_SELECT                                                                    0x3e3c\n#define mmSDMA2_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmSDMA2_PERFCOUNTER0_SELECT1                                                                   0x3e3d\n#define mmSDMA2_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmSDMA2_PERFCOUNTER1_SELECT                                                                    0x3e3e\n#define mmSDMA2_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmSDMA2_PERFCOUNTER1_SELECT1                                                                   0x3e3f\n#define mmSDMA2_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n#define mmSDMA3_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e44\n#define mmSDMA3_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define mmSDMA3_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e45\n#define mmSDMA3_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define mmSDMA3_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e46\n#define mmSDMA3_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define mmSDMA3_PERFCNT_MISC_CNTL                                                                      0x3e47\n#define mmSDMA3_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define mmSDMA3_PERFCOUNTER0_SELECT                                                                    0x3e48\n#define mmSDMA3_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define mmSDMA3_PERFCOUNTER0_SELECT1                                                                   0x3e49\n#define mmSDMA3_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define mmSDMA3_PERFCOUNTER1_SELECT                                                                    0x3e4a\n#define mmSDMA3_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define mmSDMA3_PERFCOUNTER1_SELECT1                                                                   0x3e4b\n#define mmSDMA3_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n\n\n\n#define mmGRTAVFS_RTAVFS_REG_ADDR                                                                      0x4b00\n#define mmGRTAVFS_RTAVFS_REG_ADDR_BASE_IDX                                                             1\n#define mmRTAVFS_RTAVFS_REG_ADDR                                                                       0x4b00\n#define mmRTAVFS_RTAVFS_REG_ADDR_BASE_IDX                                                              1\n#define mmGRTAVFS_RTAVFS_WR_DATA                                                                       0x4b01\n#define mmGRTAVFS_RTAVFS_WR_DATA_BASE_IDX                                                              1\n#define mmRTAVFS_RTAVFS_WR_DATA                                                                        0x4b01\n#define mmRTAVFS_RTAVFS_WR_DATA_BASE_IDX                                                               1\n#define mmGRTAVFS_GENERAL_0                                                                            0x4b02\n#define mmGRTAVFS_GENERAL_0_BASE_IDX                                                                   1\n#define mmGRTAVFS_RTAVFS_RD_DATA                                                                       0x4b03\n#define mmGRTAVFS_RTAVFS_RD_DATA_BASE_IDX                                                              1\n#define mmGRTAVFS_RTAVFS_REG_CTRL                                                                      0x4b04\n#define mmGRTAVFS_RTAVFS_REG_CTRL_BASE_IDX                                                             1\n#define mmGRTAVFS_RTAVFS_REG_STATUS                                                                    0x4b05\n#define mmGRTAVFS_RTAVFS_REG_STATUS_BASE_IDX                                                           1\n#define mmGRTAVFS_TARG_FREQ                                                                            0x4b06\n#define mmGRTAVFS_TARG_FREQ_BASE_IDX                                                                   1\n#define mmGRTAVFS_TARG_VOLT                                                                            0x4b07\n#define mmGRTAVFS_TARG_VOLT_BASE_IDX                                                                   1\n#define mmGRTAVFS_SOFT_RESET                                                                           0x4b0f\n#define mmGRTAVFS_SOFT_RESET_BASE_IDX                                                                  1\n#define mmGRTAVFS_PSM_CNTL                                                                             0x4b10\n#define mmGRTAVFS_PSM_CNTL_BASE_IDX                                                                    1\n#define mmGRTAVFS_CLK_CNTL                                                                             0x4b11\n#define mmGRTAVFS_CLK_CNTL_BASE_IDX                                                                    1\n\n\n\n\n#define mmRLC_CNTL                                                                                     0x4c00\n#define mmRLC_CNTL_BASE_IDX                                                                            1\n#define mmRLC_F32_UCODE_VERSION                                                                        0x4c03\n#define mmRLC_F32_UCODE_VERSION_BASE_IDX                                                               1\n#define mmRLC_STAT                                                                                     0x4c04\n#define mmRLC_STAT_BASE_IDX                                                                            1\n#define mmRLC_MEM_SLP_CNTL                                                                             0x4c06\n#define mmRLC_MEM_SLP_CNTL_BASE_IDX                                                                    1\n#define mmSMU_RLC_RESPONSE                                                                             0x4c07\n#define mmSMU_RLC_RESPONSE_BASE_IDX                                                                    1\n#define mmRLC_RLCV_SAFE_MODE                                                                           0x4c08\n#define mmRLC_RLCV_SAFE_MODE_BASE_IDX                                                                  1\n#define mmRLC_SMU_SAFE_MODE                                                                            0x4c09\n#define mmRLC_SMU_SAFE_MODE_BASE_IDX                                                                   1\n#define mmRLC_RLCV_COMMAND                                                                             0x4c0a\n#define mmRLC_RLCV_COMMAND_BASE_IDX                                                                    1\n#define mmRLC_REFCLOCK_TIMESTAMP_LSB                                                                   0x4c0c\n#define mmRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX                                                          1\n#define mmRLC_REFCLOCK_TIMESTAMP_MSB                                                                   0x4c0d\n#define mmRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX                                                          1\n#define mmRLC_GPM_TIMER_INT_0                                                                          0x4c0e\n#define mmRLC_GPM_TIMER_INT_0_BASE_IDX                                                                 1\n#define mmRLC_GPM_TIMER_INT_1                                                                          0x4c0f\n#define mmRLC_GPM_TIMER_INT_1_BASE_IDX                                                                 1\n#define mmRLC_GPM_TIMER_INT_2                                                                          0x4c10\n#define mmRLC_GPM_TIMER_INT_2_BASE_IDX                                                                 1\n#define mmRLC_GPM_TIMER_CTRL                                                                           0x4c11\n#define mmRLC_GPM_TIMER_CTRL_BASE_IDX                                                                  1\n#define mmRLC_LB_CNTR_MAX_1                                                                            0x4c12\n#define mmRLC_LB_CNTR_MAX_1_BASE_IDX                                                                   1\n#define mmRLC_GPM_TIMER_STAT                                                                           0x4c13\n#define mmRLC_GPM_TIMER_STAT_BASE_IDX                                                                  1\n#define mmRLC_GPM_TIMER_INT_3                                                                          0x4c15\n#define mmRLC_GPM_TIMER_INT_3_BASE_IDX                                                                 1\n#define mmRLC_GPM_LEGACY_INT_STAT                                                                      0x4c16\n#define mmRLC_GPM_LEGACY_INT_STAT_BASE_IDX                                                             1\n#define mmRLC_GPM_LEGACY_INT_CLEAR                                                                     0x4c17\n#define mmRLC_GPM_LEGACY_INT_CLEAR_BASE_IDX                                                            1\n#define mmRLC_INT_STAT                                                                                 0x4c18\n#define mmRLC_INT_STAT_BASE_IDX                                                                        1\n#define mmRLC_LB_CNTL                                                                                  0x4c19\n#define mmRLC_LB_CNTL_BASE_IDX                                                                         1\n#define mmRLC_MGCG_CTRL                                                                                0x4c1a\n#define mmRLC_MGCG_CTRL_BASE_IDX                                                                       1\n#define mmRLC_LB_CNTR_INIT_1                                                                           0x4c1b\n#define mmRLC_LB_CNTR_INIT_1_BASE_IDX                                                                  1\n#define mmRLC_LB_CNTR_1                                                                                0x4c1c\n#define mmRLC_LB_CNTR_1_BASE_IDX                                                                       1\n#define mmRLC_JUMP_TABLE_RESTORE                                                                       0x4c1e\n#define mmRLC_JUMP_TABLE_RESTORE_BASE_IDX                                                              1\n#define mmRLC_PG_DELAY_2                                                                               0x4c1f\n#define mmRLC_PG_DELAY_2_BASE_IDX                                                                      1\n#define mmRLC_GPU_CLOCK_COUNT_LSB                                                                      0x4c24\n#define mmRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX                                                             1\n#define mmRLC_GPU_CLOCK_COUNT_MSB                                                                      0x4c25\n#define mmRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX                                                             1\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT                                                                  0x4c26\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX                                                         1\n#define mmRLC_UCODE_CNTL                                                                               0x4c27\n#define mmRLC_UCODE_CNTL_BASE_IDX                                                                      1\n#define mmRLC_GPM_THREAD_RESET                                                                         0x4c28\n#define mmRLC_GPM_THREAD_RESET_BASE_IDX                                                                1\n#define mmRLC_GPM_CP_DMA_COMPLETE_T0                                                                   0x4c29\n#define mmRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX                                                          1\n#define mmRLC_GPM_CP_DMA_COMPLETE_T1                                                                   0x4c2a\n#define mmRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX                                                          1\n#define mmRLC_LB_CNTR_INIT_2                                                                           0x4c2b\n#define mmRLC_LB_CNTR_INIT_2_BASE_IDX                                                                  1\n#define mmRLC_LB_CNTR_MAX_2                                                                            0x4c2c\n#define mmRLC_LB_CNTR_MAX_2_BASE_IDX                                                                   1\n#define mmRLC_LB_CONFIG_5                                                                              0x4c2e\n#define mmRLC_LB_CONFIG_5_BASE_IDX                                                                     1\n#define mmRLC_GPM_TIMER_INT_4                                                                          0x4c2f\n#define mmRLC_GPM_TIMER_INT_4_BASE_IDX                                                                 1\n#define mmRLC_CLK_COUNT_GFXCLK_LSB                                                                     0x4c30\n#define mmRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX                                                            1\n#define mmRLC_CLK_COUNT_GFXCLK_MSB                                                                     0x4c31\n#define mmRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX                                                            1\n#define mmRLC_CLK_COUNT_REFCLK_LSB                                                                     0x4c32\n#define mmRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX                                                            1\n#define mmRLC_CLK_COUNT_REFCLK_MSB                                                                     0x4c33\n#define mmRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX                                                            1\n#define mmRLC_CLK_COUNT_CTRL                                                                           0x4c34\n#define mmRLC_CLK_COUNT_CTRL_BASE_IDX                                                                  1\n#define mmRLC_CLK_COUNT_STAT                                                                           0x4c35\n#define mmRLC_CLK_COUNT_STAT_BASE_IDX                                                                  1\n#define mmRLC_RLCG_DOORBELL_CNTL                                                                       0x4c36\n#define mmRLC_RLCG_DOORBELL_CNTL_BASE_IDX                                                              1\n#define mmRLC_RLCG_DOORBELL_STAT                                                                       0x4c37\n#define mmRLC_RLCG_DOORBELL_STAT_BASE_IDX                                                              1\n#define mmRLC_RLCG_DOORBELL_0_DATA_LO                                                                  0x4c38\n#define mmRLC_RLCG_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_0_DATA_HI                                                                  0x4c39\n#define mmRLC_RLCG_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_1_DATA_LO                                                                  0x4c3a\n#define mmRLC_RLCG_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_1_DATA_HI                                                                  0x4c3b\n#define mmRLC_RLCG_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_2_DATA_LO                                                                  0x4c3c\n#define mmRLC_RLCG_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_2_DATA_HI                                                                  0x4c3d\n#define mmRLC_RLCG_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_3_DATA_LO                                                                  0x4c3e\n#define mmRLC_RLCG_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCG_DOORBELL_3_DATA_HI                                                                  0x4c3f\n#define mmRLC_RLCG_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_GPU_CLOCK_32_RES_SEL                                                                     0x4c41\n#define mmRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX                                                            1\n#define mmRLC_GPU_CLOCK_32                                                                             0x4c42\n#define mmRLC_GPU_CLOCK_32_BASE_IDX                                                                    1\n#define mmRLC_PG_CNTL                                                                                  0x4c43\n#define mmRLC_PG_CNTL_BASE_IDX                                                                         1\n#define mmRLC_GPM_THREAD_PRIORITY                                                                      0x4c44\n#define mmRLC_GPM_THREAD_PRIORITY_BASE_IDX                                                             1\n#define mmRLC_GPM_THREAD_ENABLE                                                                        0x4c45\n#define mmRLC_GPM_THREAD_ENABLE_BASE_IDX                                                               1\n#define mmRLC_RLCG_DOORBELL_RANGE                                                                      0x4c47\n#define mmRLC_RLCG_DOORBELL_RANGE_BASE_IDX                                                             1\n#define mmRLC_CGTT_MGCG_OVERRIDE                                                                       0x4c48\n#define mmRLC_CGTT_MGCG_OVERRIDE_BASE_IDX                                                              1\n#define mmRLC_CGCG_CGLS_CTRL                                                                           0x4c49\n#define mmRLC_CGCG_CGLS_CTRL_BASE_IDX                                                                  1\n#define mmRLC_CGCG_RAMP_CTRL                                                                           0x4c4a\n#define mmRLC_CGCG_RAMP_CTRL_BASE_IDX                                                                  1\n#define mmRLC_DYN_PG_STATUS                                                                            0x4c4b\n#define mmRLC_DYN_PG_STATUS_BASE_IDX                                                                   1\n#define mmRLC_DYN_PG_REQUEST                                                                           0x4c4c\n#define mmRLC_DYN_PG_REQUEST_BASE_IDX                                                                  1\n#define mmRLC_PG_DELAY                                                                                 0x4c4d\n#define mmRLC_PG_DELAY_BASE_IDX                                                                        1\n#define mmRLC_WGP_STATUS                                                                               0x4c4e\n#define mmRLC_WGP_STATUS_BASE_IDX                                                                      1\n#define mmRLC_LB_INIT_WGP_MASK                                                                         0x4c4f\n#define mmRLC_LB_INIT_WGP_MASK_BASE_IDX                                                                1\n#define mmRLC_LB_ALWAYS_ACTIVE_WGP_MASK                                                                0x4c50\n#define mmRLC_LB_ALWAYS_ACTIVE_WGP_MASK_BASE_IDX                                                       1\n#define mmRLC_LB_PARAMS                                                                                0x4c51\n#define mmRLC_LB_PARAMS_BASE_IDX                                                                       1\n#define mmRLC_LB_DELAY                                                                                 0x4c52\n#define mmRLC_LB_DELAY_BASE_IDX                                                                        1\n#define mmRLC_PG_ALWAYS_ON_WGP_MASK                                                                    0x4c53\n#define mmRLC_PG_ALWAYS_ON_WGP_MASK_BASE_IDX                                                           1\n#define mmRLC_MAX_PG_WGP                                                                               0x4c54\n#define mmRLC_MAX_PG_WGP_BASE_IDX                                                                      1\n#define mmRLC_AUTO_PG_CTRL                                                                             0x4c55\n#define mmRLC_AUTO_PG_CTRL_BASE_IDX                                                                    1\n#define mmRLC_SMU_GRBM_REG_SAVE_CTRL                                                                   0x4c56\n#define mmRLC_SMU_GRBM_REG_SAVE_CTRL_BASE_IDX                                                          1\n#define mmRLC_SERDES_RD_INDEX                                                                          0x4c59\n#define mmRLC_SERDES_RD_INDEX_BASE_IDX                                                                 1\n#define mmRLC_SERDES_RD_DATA_0                                                                         0x4c5a\n#define mmRLC_SERDES_RD_DATA_0_BASE_IDX                                                                1\n#define mmRLC_SERDES_RD_DATA_1                                                                         0x4c5b\n#define mmRLC_SERDES_RD_DATA_1_BASE_IDX                                                                1\n#define mmRLC_SERDES_RD_DATA_2                                                                         0x4c5c\n#define mmRLC_SERDES_RD_DATA_2_BASE_IDX                                                                1\n#define mmRLC_SERDES_RD_DATA_3                                                                         0x4c5d\n#define mmRLC_SERDES_RD_DATA_3_BASE_IDX                                                                1\n#define mmRLC_SERDES_MASK                                                                              0x4c5e\n#define mmRLC_SERDES_MASK_BASE_IDX                                                                     1\n#define mmRLC_SERDES_CTRL                                                                              0x4c5f\n#define mmRLC_SERDES_CTRL_BASE_IDX                                                                     1\n#define mmRLC_SERDES_DATA                                                                              0x4c60\n#define mmRLC_SERDES_DATA_BASE_IDX                                                                     1\n#define mmRLC_SERDES_BUSY                                                                              0x4c61\n#define mmRLC_SERDES_BUSY_BASE_IDX                                                                     1\n#define mmRLC_GPM_GENERAL_0                                                                            0x4c63\n#define mmRLC_GPM_GENERAL_0_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_1                                                                            0x4c64\n#define mmRLC_GPM_GENERAL_1_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_2                                                                            0x4c65\n#define mmRLC_GPM_GENERAL_2_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_3                                                                            0x4c66\n#define mmRLC_GPM_GENERAL_3_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_4                                                                            0x4c67\n#define mmRLC_GPM_GENERAL_4_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_5                                                                            0x4c68\n#define mmRLC_GPM_GENERAL_5_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_6                                                                            0x4c69\n#define mmRLC_GPM_GENERAL_6_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_7                                                                            0x4c6a\n#define mmRLC_GPM_GENERAL_7_BASE_IDX                                                                   1\n#define mmRLC_STATIC_PG_STATUS                                                                         0x4c6e\n#define mmRLC_STATIC_PG_STATUS_BASE_IDX                                                                1\n#define mmRLC_SPM_INT_INFO_1                                                                           0x4c6f\n#define mmRLC_SPM_INT_INFO_1_BASE_IDX                                                                  1\n#define mmRLC_SPM_INT_INFO_2                                                                           0x4c70\n#define mmRLC_SPM_INT_INFO_2_BASE_IDX                                                                  1\n#define mmRLC_SPM_MC_CNTL                                                                              0x4c71\n#define mmRLC_SPM_MC_CNTL_BASE_IDX                                                                     1\n#define mmRLC_SPM_INT_CNTL                                                                             0x4c72\n#define mmRLC_SPM_INT_CNTL_BASE_IDX                                                                    1\n#define mmRLC_SPM_INT_STATUS                                                                           0x4c73\n#define mmRLC_SPM_INT_STATUS_BASE_IDX                                                                  1\n#define mmRLC_SMU_MESSAGE                                                                              0x4c76\n#define mmRLC_SMU_MESSAGE_BASE_IDX                                                                     1\n#define mmRLC_GPM_LOG_SIZE                                                                             0x4c77\n#define mmRLC_GPM_LOG_SIZE_BASE_IDX                                                                    1\n#define mmRLC_PG_DELAY_3                                                                               0x4c78\n#define mmRLC_PG_DELAY_3_BASE_IDX                                                                      1\n#define mmRLC_GPR_REG1                                                                                 0x4c79\n#define mmRLC_GPR_REG1_BASE_IDX                                                                        1\n#define mmRLC_GPR_REG2                                                                                 0x4c7a\n#define mmRLC_GPR_REG2_BASE_IDX                                                                        1\n#define mmRLC_GPM_LOG_CONT                                                                             0x4c7b\n#define mmRLC_GPM_LOG_CONT_BASE_IDX                                                                    1\n#define mmRLC_GPM_INT_DISABLE_TH0                                                                      0x4c7c\n#define mmRLC_GPM_INT_DISABLE_TH0_BASE_IDX                                                             1\n#define mmRLC_GPM_LEGACY_INT_DISABLE                                                                   0x4c7d\n#define mmRLC_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                          1\n#define mmRLC_GPM_INT_FORCE_TH0                                                                        0x4c7e\n#define mmRLC_GPM_INT_FORCE_TH0_BASE_IDX                                                               1\n#define mmRLC_SRM_CNTL                                                                                 0x4c80\n#define mmRLC_SRM_CNTL_BASE_IDX                                                                        1\n#define mmRLC_SRM_GPM_COMMAND                                                                          0x4c87\n#define mmRLC_SRM_GPM_COMMAND_BASE_IDX                                                                 1\n#define mmRLC_SRM_GPM_COMMAND_STATUS                                                                   0x4c88\n#define mmRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX                                                          1\n#define mmRLC_SRM_RLCV_COMMAND                                                                         0x4c89\n#define mmRLC_SRM_RLCV_COMMAND_BASE_IDX                                                                1\n#define mmRLC_SRM_RLCV_COMMAND_STATUS                                                                  0x4c8a\n#define mmRLC_SRM_RLCV_COMMAND_STATUS_BASE_IDX                                                         1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_0                                                                    0x4c8b\n#define mmRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_1                                                                    0x4c8c\n#define mmRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_2                                                                    0x4c8d\n#define mmRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_3                                                                    0x4c8e\n#define mmRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_4                                                                    0x4c8f\n#define mmRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_5                                                                    0x4c90\n#define mmRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_6                                                                    0x4c91\n#define mmRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_ADDR_7                                                                    0x4c92\n#define mmRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_0                                                                    0x4c93\n#define mmRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_1                                                                    0x4c94\n#define mmRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_2                                                                    0x4c95\n#define mmRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_3                                                                    0x4c96\n#define mmRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_4                                                                    0x4c97\n#define mmRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_5                                                                    0x4c98\n#define mmRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_6                                                                    0x4c99\n#define mmRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX                                                           1\n#define mmRLC_SRM_INDEX_CNTL_DATA_7                                                                    0x4c9a\n#define mmRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX                                                           1\n#define mmRLC_SRM_STAT                                                                                 0x4c9b\n#define mmRLC_SRM_STAT_BASE_IDX                                                                        1\n#define mmRLC_SRM_GPM_ABORT                                                                            0x4c9c\n#define mmRLC_SRM_GPM_ABORT_BASE_IDX                                                                   1\n#define mmRLC_SPARE_INT_2                                                                              0x4c9d\n#define mmRLC_SPARE_INT_2_BASE_IDX                                                                     1\n#define mmRLC_RLCV_SPARE_INT_1                                                                         0x4c9e\n#define mmRLC_RLCV_SPARE_INT_1_BASE_IDX                                                                1\n#define mmRLC_PACE_SPARE_INT_1                                                                         0x4c9f\n#define mmRLC_PACE_SPARE_INT_1_BASE_IDX                                                                1\n#define mmRLC_SAFE_MODE                                                                                0x4ca0\n#define mmRLC_SAFE_MODE_BASE_IDX                                                                       1\n#define mmRLC_CP_SCHEDULERS                                                                            0x4ca1\n#define mmRLC_CP_SCHEDULERS_BASE_IDX                                                                   1\n#define mmRLC_CSIB_ADDR_LO                                                                             0x4ca2\n#define mmRLC_CSIB_ADDR_LO_BASE_IDX                                                                    1\n#define mmRLC_CSIB_ADDR_HI                                                                             0x4ca3\n#define mmRLC_CSIB_ADDR_HI_BASE_IDX                                                                    1\n#define mmRLC_CSIB_LENGTH                                                                              0x4ca4\n#define mmRLC_CSIB_LENGTH_BASE_IDX                                                                     1\n#define mmRLC_SPARE_INT_0                                                                              0x4ca5\n#define mmRLC_SPARE_INT_0_BASE_IDX                                                                     1\n#define mmRLC_CP_EOF_INT_CNT                                                                           0x4ca6\n#define mmRLC_CP_EOF_INT_CNT_BASE_IDX                                                                  1\n#define mmRLC_CP_EOF_INT                                                                               0x4ca7\n#define mmRLC_CP_EOF_INT_BASE_IDX                                                                      1\n#define mmRLC_SMU_COMMAND                                                                              0x4ca9\n#define mmRLC_SMU_COMMAND_BASE_IDX                                                                     1\n#define mmRLC_SMU_ARGUMENT_1                                                                           0x4cab\n#define mmRLC_SMU_ARGUMENT_1_BASE_IDX                                                                  1\n#define mmRLC_SMU_ARGUMENT_2                                                                           0x4cac\n#define mmRLC_SMU_ARGUMENT_2_BASE_IDX                                                                  1\n#define mmRLC_GPM_GENERAL_8                                                                            0x4cad\n#define mmRLC_GPM_GENERAL_8_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_9                                                                            0x4cae\n#define mmRLC_GPM_GENERAL_9_BASE_IDX                                                                   1\n#define mmRLC_GPM_GENERAL_10                                                                           0x4caf\n#define mmRLC_GPM_GENERAL_10_BASE_IDX                                                                  1\n#define mmRLC_GPM_GENERAL_11                                                                           0x4cb0\n#define mmRLC_GPM_GENERAL_11_BASE_IDX                                                                  1\n#define mmRLC_GPM_GENERAL_12                                                                           0x4cb1\n#define mmRLC_GPM_GENERAL_12_BASE_IDX                                                                  1\n#define mmRLC_GPM_UTCL1_CNTL_0                                                                         0x4cb2\n#define mmRLC_GPM_UTCL1_CNTL_0_BASE_IDX                                                                1\n#define mmRLC_GPM_UTCL1_CNTL_1                                                                         0x4cb3\n#define mmRLC_GPM_UTCL1_CNTL_1_BASE_IDX                                                                1\n#define mmRLC_GPM_UTCL1_CNTL_2                                                                         0x4cb4\n#define mmRLC_GPM_UTCL1_CNTL_2_BASE_IDX                                                                1\n#define mmRLC_SPM_UTCL1_CNTL                                                                           0x4cb5\n#define mmRLC_SPM_UTCL1_CNTL_BASE_IDX                                                                  1\n#define mmRLC_UTCL1_STATUS_2                                                                           0x4cb6\n#define mmRLC_UTCL1_STATUS_2_BASE_IDX                                                                  1\n#define mmRLC_LB_CONFIG_2                                                                              0x4cb8\n#define mmRLC_LB_CONFIG_2_BASE_IDX                                                                     1\n#define mmRLC_LB_CONFIG_3                                                                              0x4cb9\n#define mmRLC_LB_CONFIG_3_BASE_IDX                                                                     1\n#define mmRLC_LB_CONFIG_4                                                                              0x4cba\n#define mmRLC_LB_CONFIG_4_BASE_IDX                                                                     1\n#define mmRLC_SPM_UTCL1_ERROR_1                                                                        0x4cbc\n#define mmRLC_SPM_UTCL1_ERROR_1_BASE_IDX                                                               1\n#define mmRLC_SPM_UTCL1_ERROR_2                                                                        0x4cbd\n#define mmRLC_SPM_UTCL1_ERROR_2_BASE_IDX                                                               1\n#define mmRLC_GPM_UTCL1_TH0_ERROR_1                                                                    0x4cbe\n#define mmRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX                                                           1\n#define mmRLC_LB_CONFIG_1                                                                              0x4cbf\n#define mmRLC_LB_CONFIG_1_BASE_IDX                                                                     1\n#define mmRLC_GPM_UTCL1_TH0_ERROR_2                                                                    0x4cc0\n#define mmRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX                                                           1\n#define mmRLC_GPM_UTCL1_TH1_ERROR_1                                                                    0x4cc1\n#define mmRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX                                                           1\n#define mmRLC_GPM_UTCL1_TH1_ERROR_2                                                                    0x4cc2\n#define mmRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX                                                           1\n#define mmRLC_GPM_UTCL1_TH2_ERROR_1                                                                    0x4cc3\n#define mmRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX                                                           1\n#define mmRLC_GPM_UTCL1_TH2_ERROR_2                                                                    0x4cc4\n#define mmRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX                                                           1\n#define mmRLC_CGCG_CGLS_CTRL_3D                                                                        0x4cc5\n#define mmRLC_CGCG_CGLS_CTRL_3D_BASE_IDX                                                               1\n#define mmRLC_CGCG_RAMP_CTRL_3D                                                                        0x4cc6\n#define mmRLC_CGCG_RAMP_CTRL_3D_BASE_IDX                                                               1\n#define mmRLC_SEMAPHORE_0                                                                              0x4cc7\n#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1\n#define mmRLC_SEMAPHORE_1                                                                              0x4cc8\n#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1\n#define mmRLC_PACE_INT_STAT                                                                            0x4ccc\n#define mmRLC_PACE_INT_STAT_BASE_IDX                                                                   1\n#define mmRLC_PREWALKER_UTCL1_CNTL                                                                     0x4ccd\n#define mmRLC_PREWALKER_UTCL1_CNTL_BASE_IDX                                                            1\n#define mmRLC_PREWALKER_UTCL1_TRIG                                                                     0x4cce\n#define mmRLC_PREWALKER_UTCL1_TRIG_BASE_IDX                                                            1\n#define mmRLC_PREWALKER_UTCL1_ADDR_LSB                                                                 0x4ccf\n#define mmRLC_PREWALKER_UTCL1_ADDR_LSB_BASE_IDX                                                        1\n#define mmRLC_PREWALKER_UTCL1_ADDR_MSB                                                                 0x4cd0\n#define mmRLC_PREWALKER_UTCL1_ADDR_MSB_BASE_IDX                                                        1\n#define mmRLC_PREWALKER_UTCL1_SIZE_LSB                                                                 0x4cd1\n#define mmRLC_PREWALKER_UTCL1_SIZE_LSB_BASE_IDX                                                        1\n#define mmRLC_PREWALKER_UTCL1_SIZE_MSB                                                                 0x4cd2\n#define mmRLC_PREWALKER_UTCL1_SIZE_MSB_BASE_IDX                                                        1\n#define mmRLC_UTCL1_STATUS                                                                             0x4cd4\n#define mmRLC_UTCL1_STATUS_BASE_IDX                                                                    1\n#define mmRLC_R2I_CNTL_0                                                                               0x4cd5\n#define mmRLC_R2I_CNTL_0_BASE_IDX                                                                      1\n#define mmRLC_R2I_CNTL_1                                                                               0x4cd6\n#define mmRLC_R2I_CNTL_1_BASE_IDX                                                                      1\n#define mmRLC_R2I_CNTL_2                                                                               0x4cd7\n#define mmRLC_R2I_CNTL_2_BASE_IDX                                                                      1\n#define mmRLC_R2I_CNTL_3                                                                               0x4cd8\n#define mmRLC_R2I_CNTL_3_BASE_IDX                                                                      1\n#define mmRLC_LB_WGP_STAT                                                                              0x4cda\n#define mmRLC_LB_WGP_STAT_BASE_IDX                                                                     1\n#define mmRLC_GPM_INT_STAT_TH0                                                                         0x4cdc\n#define mmRLC_GPM_INT_STAT_TH0_BASE_IDX                                                                1\n#define mmRLC_GPM_GENERAL_13                                                                           0x4cdd\n#define mmRLC_GPM_GENERAL_13_BASE_IDX                                                                  1\n#define mmRLC_GPM_GENERAL_14                                                                           0x4cde\n#define mmRLC_GPM_GENERAL_14_BASE_IDX                                                                  1\n#define mmRLC_GPM_GENERAL_15                                                                           0x4cdf\n#define mmRLC_GPM_GENERAL_15_BASE_IDX                                                                  1\n#define mmRLC_SPARE_INT_1                                                                              0x4ce0\n#define mmRLC_SPARE_INT_1_BASE_IDX                                                                     1\n#define mmRLC_SEMAPHORE_2                                                                              0x4ce3\n#define mmRLC_SEMAPHORE_2_BASE_IDX                                                                     1\n#define mmRLC_SEMAPHORE_3                                                                              0x4ce4\n#define mmRLC_SEMAPHORE_3_BASE_IDX                                                                     1\n#define mmRLC_SMU_ARGUMENT_3                                                                           0x4ce5\n#define mmRLC_SMU_ARGUMENT_3_BASE_IDX                                                                  1\n#define mmRLC_SMU_ARGUMENT_4                                                                           0x4ce6\n#define mmRLC_SMU_ARGUMENT_4_BASE_IDX                                                                  1\n#define mmRLC_GPU_CLOCK_COUNT_LSB_1                                                                    0x4ce8\n#define mmRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX                                                           1\n#define mmRLC_GPU_CLOCK_COUNT_MSB_1                                                                    0x4ce9\n#define mmRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX                                                           1\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_1                                                                0x4cea\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX                                                       1\n#define mmRLC_GPU_CLOCK_COUNT_LSB_2                                                                    0x4ceb\n#define mmRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX                                                           1\n#define mmRLC_GPU_CLOCK_COUNT_MSB_2                                                                    0x4cec\n#define mmRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX                                                           1\n#define mmRLC_PACE_INT_DISABLE                                                                         0x4ced\n#define mmRLC_PACE_INT_DISABLE_BASE_IDX                                                                1\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_2                                                                0x4cef\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX                                                       1\n#define mmRLC_RLCV_DOORBELL_RANGE                                                                      0x4cf0\n#define mmRLC_RLCV_DOORBELL_RANGE_BASE_IDX                                                             1\n#define mmRLC_RLCV_DOORBELL_CNTL                                                                       0x4cf1\n#define mmRLC_RLCV_DOORBELL_CNTL_BASE_IDX                                                              1\n#define mmRLC_RLCV_DOORBELL_STAT                                                                       0x4cf2\n#define mmRLC_RLCV_DOORBELL_STAT_BASE_IDX                                                              1\n#define mmRLC_RLCV_DOORBELL_0_DATA_LO                                                                  0x4cf3\n#define mmRLC_RLCV_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_0_DATA_HI                                                                  0x4cf4\n#define mmRLC_RLCV_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_1_DATA_LO                                                                  0x4cf5\n#define mmRLC_RLCV_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_1_DATA_HI                                                                  0x4cf6\n#define mmRLC_RLCV_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_2_DATA_LO                                                                  0x4cf7\n#define mmRLC_RLCV_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_2_DATA_HI                                                                  0x4cf8\n#define mmRLC_RLCV_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_3_DATA_LO                                                                  0x4cf9\n#define mmRLC_RLCV_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCV_DOORBELL_3_DATA_HI                                                                  0x4cfa\n#define mmRLC_RLCV_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCV_SPARE_INT                                                                           0x4d00\n#define mmRLC_RLCV_SPARE_INT_BASE_IDX                                                                  1\n#define mmRLC_PACE_TIMER_INT_0                                                                         0x4d04\n#define mmRLC_PACE_TIMER_INT_0_BASE_IDX                                                                1\n#define mmRLC_PACE_TIMER_CTRL                                                                          0x4d05\n#define mmRLC_PACE_TIMER_CTRL_BASE_IDX                                                                 1\n#define mmRLC_PACE_TIMER_INT_1                                                                         0x4d06\n#define mmRLC_PACE_TIMER_INT_1_BASE_IDX                                                                1\n#define mmRLC_PACE_SPARE_INT                                                                           0x4d07\n#define mmRLC_PACE_SPARE_INT_BASE_IDX                                                                  1\n#define mmRLC_SMU_CLK_REQ                                                                              0x4d08\n#define mmRLC_SMU_CLK_REQ_BASE_IDX                                                                     1\n#define mmRLC_CP_STAT_INVAL_STAT                                                                       0x4d09\n#define mmRLC_CP_STAT_INVAL_STAT_BASE_IDX                                                              1\n#define mmRLC_CP_STAT_INVAL_CTRL                                                                       0x4d0a\n#define mmRLC_CP_STAT_INVAL_CTRL_BASE_IDX                                                              1\n#define mmRLC_CLK_STATUS                                                                               0x4d0b\n#define mmRLC_CLK_STATUS_BASE_IDX                                                                      1\n#define mmRLC_SPP_CTRL                                                                                 0x4d0c\n#define mmRLC_SPP_CTRL_BASE_IDX                                                                        1\n#define mmRLC_SPP_SHADER_PROFILE_EN                                                                    0x4d0d\n#define mmRLC_SPP_SHADER_PROFILE_EN_BASE_IDX                                                           1\n#define mmRLC_SPP_SSF_CAPTURE_EN                                                                       0x4d0e\n#define mmRLC_SPP_SSF_CAPTURE_EN_BASE_IDX                                                              1\n#define mmRLC_SPP_SSF_THRESHOLD_0                                                                      0x4d0f\n#define mmRLC_SPP_SSF_THRESHOLD_0_BASE_IDX                                                             1\n#define mmRLC_SPP_SSF_THRESHOLD_1                                                                      0x4d10\n#define mmRLC_SPP_SSF_THRESHOLD_1_BASE_IDX                                                             1\n#define mmRLC_SPP_SSF_THRESHOLD_2                                                                      0x4d11\n#define mmRLC_SPP_SSF_THRESHOLD_2_BASE_IDX                                                             1\n#define mmRLC_SPP_INFLIGHT_RD_ADDR                                                                     0x4d12\n#define mmRLC_SPP_INFLIGHT_RD_ADDR_BASE_IDX                                                            1\n#define mmRLC_SPP_INFLIGHT_RD_DATA                                                                     0x4d13\n#define mmRLC_SPP_INFLIGHT_RD_DATA_BASE_IDX                                                            1\n#define mmRLC_GPM_GENERAL_16                                                                           0x4d14\n#define mmRLC_GPM_GENERAL_16_BASE_IDX                                                                  1\n#define mmRLC_SPP_PROF_INFO_1                                                                          0x4d18\n#define mmRLC_SPP_PROF_INFO_1_BASE_IDX                                                                 1\n#define mmRLC_SPP_PROF_INFO_2                                                                          0x4d19\n#define mmRLC_SPP_PROF_INFO_2_BASE_IDX                                                                 1\n#define mmRLC_SPP_GLOBAL_SH_ID                                                                         0x4d1a\n#define mmRLC_SPP_GLOBAL_SH_ID_BASE_IDX                                                                1\n#define mmRLC_SPP_GLOBAL_SH_ID_VALID                                                                   0x4d1b\n#define mmRLC_SPP_GLOBAL_SH_ID_VALID_BASE_IDX                                                          1\n#define mmRLC_SPP_STATUS                                                                               0x4d1c\n#define mmRLC_SPP_STATUS_BASE_IDX                                                                      1\n#define mmRLC_SPP_PVT_STAT_0                                                                           0x4d1d\n#define mmRLC_SPP_PVT_STAT_0_BASE_IDX                                                                  1\n#define mmRLC_SPP_PVT_STAT_1                                                                           0x4d1e\n#define mmRLC_SPP_PVT_STAT_1_BASE_IDX                                                                  1\n#define mmRLC_SPP_PVT_STAT_2                                                                           0x4d1f\n#define mmRLC_SPP_PVT_STAT_2_BASE_IDX                                                                  1\n#define mmRLC_SPP_PVT_STAT_3                                                                           0x4d20\n#define mmRLC_SPP_PVT_STAT_3_BASE_IDX                                                                  1\n#define mmRLC_SPP_PVT_LEVEL_MAX                                                                        0x4d21\n#define mmRLC_SPP_PVT_LEVEL_MAX_BASE_IDX                                                               1\n#define mmRLC_SPP_STALL_STATE_UPDATE                                                                   0x4d22\n#define mmRLC_SPP_STALL_STATE_UPDATE_BASE_IDX                                                          1\n#define mmRLC_SPP_PBB_INFO                                                                             0x4d23\n#define mmRLC_SPP_PBB_INFO_BASE_IDX                                                                    1\n#define mmRLC_SPP_RESET                                                                                0x4d24\n#define mmRLC_SPP_RESET_BASE_IDX                                                                       1\n#define mmRLC_SPM_SAMPLE_CNT                                                                           0x4d25\n#define mmRLC_SPM_SAMPLE_CNT_BASE_IDX                                                                  1\n#define mmRLC_RLCP_DOORBELL_RANGE                                                                      0x4d26\n#define mmRLC_RLCP_DOORBELL_RANGE_BASE_IDX                                                             1\n#define mmRLC_RLCP_DOORBELL_CNTL                                                                       0x4d27\n#define mmRLC_RLCP_DOORBELL_CNTL_BASE_IDX                                                              1\n#define mmRLC_RLCP_DOORBELL_STAT                                                                       0x4d28\n#define mmRLC_RLCP_DOORBELL_STAT_BASE_IDX                                                              1\n#define mmRLC_RLCP_DOORBELL_0_DATA_LO                                                                  0x4d29\n#define mmRLC_RLCP_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_0_DATA_HI                                                                  0x4d2a\n#define mmRLC_RLCP_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_1_DATA_LO                                                                  0x4d2b\n#define mmRLC_RLCP_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_1_DATA_HI                                                                  0x4d2c\n#define mmRLC_RLCP_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_2_DATA_LO                                                                  0x4d2d\n#define mmRLC_RLCP_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_2_DATA_HI                                                                  0x4d2e\n#define mmRLC_RLCP_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_3_DATA_LO                                                                  0x4d2f\n#define mmRLC_RLCP_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define mmRLC_RLCP_DOORBELL_3_DATA_HI                                                                  0x4d30\n#define mmRLC_RLCP_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define mmRLC_PCC_STRETCH_HYSTERESIS_CNTL                                                              0x4d44\n#define mmRLC_PCC_STRETCH_HYSTERESIS_CNTL_BASE_IDX                                                     1\n#define mmRLC_CAC_MASK_CNTL                                                                            0x4d45\n#define mmRLC_CAC_MASK_CNTL_BASE_IDX                                                                   1\n#define mmRLC_GPU_CLOCK_COUNT_SPM_LSB                                                                  0x4de4\n#define mmRLC_GPU_CLOCK_COUNT_SPM_LSB_BASE_IDX                                                         1\n#define mmRLC_GPU_CLOCK_COUNT_SPM_MSB                                                                  0x4de5\n#define mmRLC_GPU_CLOCK_COUNT_SPM_MSB_BASE_IDX                                                         1\n#define mmRLC_SPM_THREAD_TRACE_CTRL                                                                    0x4de6\n#define mmRLC_SPM_THREAD_TRACE_CTRL_BASE_IDX                                                           1\n#define mmRLC_LB_CNTR_2                                                                                0x4de7\n#define mmRLC_LB_CNTR_2_BASE_IDX                                                                       1\n#define mmRLC_CPAXI_DOORBELL_MON_CTRL                                                                  0x4df1\n#define mmRLC_CPAXI_DOORBELL_MON_CTRL_BASE_IDX                                                         1\n#define mmRLC_CPAXI_DOORBELL_MON_STAT                                                                  0x4df2\n#define mmRLC_CPAXI_DOORBELL_MON_STAT_BASE_IDX                                                         1\n#define mmRLC_CPAXI_DOORBELL_MON_DATA_LSB                                                              0x4df3\n#define mmRLC_CPAXI_DOORBELL_MON_DATA_LSB_BASE_IDX                                                     1\n#define mmRLC_CPAXI_DOORBELL_MON_DATA_MSB                                                              0x4df4\n#define mmRLC_CPAXI_DOORBELL_MON_DATA_MSB_BASE_IDX                                                     1\n#define mmRLC_XT_DOORBELL_RANGE                                                                        0x4df5\n#define mmRLC_XT_DOORBELL_RANGE_BASE_IDX                                                               1\n#define mmRLC_XT_DOORBELL_CNTL                                                                         0x4df6\n#define mmRLC_XT_DOORBELL_CNTL_BASE_IDX                                                                1\n#define mmRLC_XT_DOORBELL_STAT                                                                         0x4df7\n#define mmRLC_XT_DOORBELL_STAT_BASE_IDX                                                                1\n#define mmRLC_XT_DOORBELL_0_DATA_LO                                                                    0x4df8\n#define mmRLC_XT_DOORBELL_0_DATA_LO_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_0_DATA_HI                                                                    0x4df9\n#define mmRLC_XT_DOORBELL_0_DATA_HI_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_1_DATA_LO                                                                    0x4dfa\n#define mmRLC_XT_DOORBELL_1_DATA_LO_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_1_DATA_HI                                                                    0x4dfb\n#define mmRLC_XT_DOORBELL_1_DATA_HI_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_2_DATA_LO                                                                    0x4dfc\n#define mmRLC_XT_DOORBELL_2_DATA_LO_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_2_DATA_HI                                                                    0x4dfd\n#define mmRLC_XT_DOORBELL_2_DATA_HI_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_3_DATA_LO                                                                    0x4dfe\n#define mmRLC_XT_DOORBELL_3_DATA_LO_BASE_IDX                                                           1\n#define mmRLC_XT_DOORBELL_3_DATA_HI                                                                    0x4dff\n#define mmRLC_XT_DOORBELL_3_DATA_HI_BASE_IDX                                                           1\n\n\n\n\n#define mmRLC_SPP_CAM_ADDR                                                                             0x4e00\n#define mmRLC_SPP_CAM_ADDR_BASE_IDX                                                                    1\n#define mmRLC_SPP_CAM_DATA                                                                             0x4e01\n#define mmRLC_SPP_CAM_DATA_BASE_IDX                                                                    1\n#define mmRLC_SPP_CAM_EXT_ADDR                                                                         0x4e02\n#define mmRLC_SPP_CAM_EXT_ADDR_BASE_IDX                                                                1\n#define mmRLC_SPP_CAM_EXT_DATA                                                                         0x4e03\n#define mmRLC_SPP_CAM_EXT_DATA_BASE_IDX                                                                1\n#define mmRLC_PACE_SCRATCH_ADDR                                                                        0x4e04\n#define mmRLC_PACE_SCRATCH_ADDR_BASE_IDX                                                               1\n#define mmRLC_PACE_SCRATCH_DATA                                                                        0x4e05\n#define mmRLC_PACE_SCRATCH_DATA_BASE_IDX                                                               1\n\n\n\n\n#define mmRLC_RLCS_DEC_START                                                                           0x4e60\n#define mmRLC_RLCS_DEC_START_BASE_IDX                                                                  1\n#define mmRLC_RLCS_DEC_DUMP_ADDR                                                                       0x4e61\n#define mmRLC_RLCS_DEC_DUMP_ADDR_BASE_IDX                                                              1\n#define mmRLC_RLCS_EXCEPTION_REG_1                                                                     0x4e62\n#define mmRLC_RLCS_EXCEPTION_REG_1_BASE_IDX                                                            1\n#define mmRLC_RLCS_EXCEPTION_REG_2                                                                     0x4e63\n#define mmRLC_RLCS_EXCEPTION_REG_2_BASE_IDX                                                            1\n#define mmRLC_RLCS_EXCEPTION_REG_3                                                                     0x4e64\n#define mmRLC_RLCS_EXCEPTION_REG_3_BASE_IDX                                                            1\n#define mmRLC_RLCS_EXCEPTION_REG_4                                                                     0x4e65\n#define mmRLC_RLCS_EXCEPTION_REG_4_BASE_IDX                                                            1\n#define mmRLC_RLCS_GENERAL_6                                                                           0x4e66\n#define mmRLC_RLCS_GENERAL_6_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_7                                                                           0x4e67\n#define mmRLC_RLCS_GENERAL_7_BASE_IDX                                                                  1\n#define mmRLC_RLCS_CGCG_REQUEST                                                                        0x4e68\n#define mmRLC_RLCS_CGCG_REQUEST_BASE_IDX                                                               1\n#define mmRLC_RLCS_CGCG_STATUS                                                                         0x4e69\n#define mmRLC_RLCS_CGCG_STATUS_BASE_IDX                                                                1\n#define mmRLC_RLCS_SMU_GFXCLK_STATUS                                                                   0x4e6a\n#define mmRLC_RLCS_SMU_GFXCLK_STATUS_BASE_IDX                                                          1\n#define mmRLC_RLCS_SMU_GFXCLK_CONTROL                                                                  0x4e6b\n#define mmRLC_RLCS_SMU_GFXCLK_CONTROL_BASE_IDX                                                         1\n#define mmRLC_RLCS_SOC_DS_CNTL                                                                         0x4e6c\n#define mmRLC_RLCS_SOC_DS_CNTL_BASE_IDX                                                                1\n#define mmRLC_RLCS_GFX_DS_CNTL                                                                         0x4e6d\n#define mmRLC_RLCS_GFX_DS_CNTL_BASE_IDX                                                                1\n#define mmRLC_GPM_STAT                                                                                 0x4e6e\n#define mmRLC_GPM_STAT_BASE_IDX                                                                        1\n#define mmRLC_RLCS_GPM_STAT                                                                            0x4e6e\n#define mmRLC_RLCS_GPM_STAT_BASE_IDX                                                                   1\n#define mmRLC_RLCS_ABORTED_PD_SEQUENCE                                                                 0x4e6f\n#define mmRLC_RLCS_ABORTED_PD_SEQUENCE_BASE_IDX                                                        1\n#define mmRLC_RLCS_DIDT_FORCE_STALL                                                                    0x4e70\n#define mmRLC_RLCS_DIDT_FORCE_STALL_BASE_IDX                                                           1\n#define mmRLC_RLCS_IOV_CMD_STATUS                                                                      0x4e71\n#define mmRLC_RLCS_IOV_CMD_STATUS_BASE_IDX                                                             1\n#define mmRLC_RLCS_IOV_CNTX_LOC_SIZE                                                                   0x4e72\n#define mmRLC_RLCS_IOV_CNTX_LOC_SIZE_BASE_IDX                                                          1\n#define mmRLC_RLCS_IOV_SCH_BLOCK                                                                       0x4e73\n#define mmRLC_RLCS_IOV_SCH_BLOCK_BASE_IDX                                                              1\n#define mmRLC_RLCS_IOV_VM_BUSY_STATUS                                                                  0x4e74\n#define mmRLC_RLCS_IOV_VM_BUSY_STATUS_BASE_IDX                                                         1\n#define mmRLC_RLCS_GPM_STAT_2                                                                          0x4e75\n#define mmRLC_RLCS_GPM_STAT_2_BASE_IDX                                                                 1\n#define mmRLC_RLCS_GRBM_SOFT_RESET                                                                     0x4e76\n#define mmRLC_RLCS_GRBM_SOFT_RESET_BASE_IDX                                                            1\n#define mmRLC_RLCS_PG_CHANGE_STATUS                                                                    0x4e77\n#define mmRLC_RLCS_PG_CHANGE_STATUS_BASE_IDX                                                           1\n#define mmRLC_RLCS_PG_CHANGE_READ                                                                      0x4e78\n#define mmRLC_RLCS_PG_CHANGE_READ_BASE_IDX                                                             1\n#define mmRLC_RLCS_LB_STATUS                                                                           0x4e79\n#define mmRLC_RLCS_LB_STATUS_BASE_IDX                                                                  1\n#define mmRLC_RLCS_LB_READ                                                                             0x4e7a\n#define mmRLC_RLCS_LB_READ_BASE_IDX                                                                    1\n#define mmRLC_RLCS_LB_CONTROL                                                                          0x4e7b\n#define mmRLC_RLCS_LB_CONTROL_BASE_IDX                                                                 1\n#define mmRLC_RLCS_IH_SEMAPHORE                                                                        0x4e7c\n#define mmRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1\n#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e7d\n#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1\n#define mmRLC_RLCS_IH_CTRL_1                                                                           0x4e7e\n#define mmRLC_RLCS_IH_CTRL_1_BASE_IDX                                                                  1\n#define mmRLC_RLCS_IH_CTRL_2                                                                           0x4e7f\n#define mmRLC_RLCS_IH_CTRL_2_BASE_IDX                                                                  1\n#define mmRLC_RLCS_IH_CTRL_3                                                                           0x4e80\n#define mmRLC_RLCS_IH_CTRL_3_BASE_IDX                                                                  1\n#define mmRLC_RLCS_IH_STATUS                                                                           0x4e81\n#define mmRLC_RLCS_IH_STATUS_BASE_IDX                                                                  1\n#define mmRLC_RLCS_WGP_STATUS                                                                          0x4e82\n#define mmRLC_RLCS_WGP_STATUS_BASE_IDX                                                                 1\n#define mmRLC_RLCS_WGP_READ                                                                            0x4e83\n#define mmRLC_RLCS_WGP_READ_BASE_IDX                                                                   1\n#define mmRLC_RLCS_CP_INT_CTRL_1                                                                       0x4e84\n#define mmRLC_RLCS_CP_INT_CTRL_1_BASE_IDX                                                              1\n#define mmRLC_RLCS_CP_INT_CTRL_2                                                                       0x4e85\n#define mmRLC_RLCS_CP_INT_CTRL_2_BASE_IDX                                                              1\n#define mmRLC_RLCS_CP_INT_INFO_1                                                                       0x4e86\n#define mmRLC_RLCS_CP_INT_INFO_1_BASE_IDX                                                              1\n#define mmRLC_RLCS_CP_INT_INFO_2                                                                       0x4e87\n#define mmRLC_RLCS_CP_INT_INFO_2_BASE_IDX                                                              1\n#define mmRLC_RLCS_SPM_INT_CTRL                                                                        0x4e88\n#define mmRLC_RLCS_SPM_INT_CTRL_BASE_IDX                                                               1\n#define mmRLC_RLCS_SPM_INT_INFO_1                                                                      0x4e89\n#define mmRLC_RLCS_SPM_INT_INFO_1_BASE_IDX                                                             1\n#define mmRLC_RLCS_SPM_INT_INFO_2                                                                      0x4e8a\n#define mmRLC_RLCS_SPM_INT_INFO_2_BASE_IDX                                                             1\n#define mmRLC_RLCS_DSM_TRIG                                                                            0x4e8b\n#define mmRLC_RLCS_DSM_TRIG_BASE_IDX                                                                   1\n#define mmRLC_RLCS_BOOTLOAD_STATUS                                                                     0x4e8d\n#define mmRLC_RLCS_BOOTLOAD_STATUS_BASE_IDX                                                            1\n#define mmRLC_RLCS_POWER_BRAKE_CNTL                                                                    0x4e8e\n#define mmRLC_RLCS_POWER_BRAKE_CNTL_BASE_IDX                                                           1\n#define mmRLC_RLCS_GENERAL_0                                                                           0x4e8f\n#define mmRLC_RLCS_GENERAL_0_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_1                                                                           0x4e90\n#define mmRLC_RLCS_GENERAL_1_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_2                                                                           0x4e91\n#define mmRLC_RLCS_GENERAL_2_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_3                                                                           0x4e92\n#define mmRLC_RLCS_GENERAL_3_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_4                                                                           0x4e93\n#define mmRLC_RLCS_GENERAL_4_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GENERAL_5                                                                           0x4e94\n#define mmRLC_RLCS_GENERAL_5_BASE_IDX                                                                  1\n#define mmRLC_RLCS_GRBM_IDLE_BUSY_STAT                                                                 0x4ec1\n#define mmRLC_RLCS_GRBM_IDLE_BUSY_STAT_BASE_IDX                                                        1\n#define mmRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL                                                             0x4ec2\n#define mmRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_BASE_IDX                                                    1\n#define mmRLC_RLCS_CMP_IDLE_CNTL                                                                       0x4ec3\n#define mmRLC_RLCS_CMP_IDLE_CNTL_BASE_IDX                                                              1\n#define mmRLC_RLCS_POWER_BRAKE_CNTL_TH1                                                                0x4ec4\n#define mmRLC_RLCS_POWER_BRAKE_CNTL_TH1_BASE_IDX                                                       1\n#define mmRLC_RLCS_AUXILIARY_REG_1                                                                     0x4ec5\n#define mmRLC_RLCS_AUXILIARY_REG_1_BASE_IDX                                                            1\n#define mmRLC_RLCS_AUXILIARY_REG_2                                                                     0x4ec6\n#define mmRLC_RLCS_AUXILIARY_REG_2_BASE_IDX                                                            1\n#define mmRLC_RLCS_AUXILIARY_REG_3                                                                     0x4ec7\n#define mmRLC_RLCS_AUXILIARY_REG_3_BASE_IDX                                                            1\n#define mmRLC_RLCS_AUXILIARY_REG_4                                                                     0x4ec8\n#define mmRLC_RLCS_AUXILIARY_REG_4_BASE_IDX                                                            1\n#define mmRLC_RLCS_SPM_SQTT_MODE                                                                       0x4ee0\n#define mmRLC_RLCS_SPM_SQTT_MODE_BASE_IDX                                                              1\n#define mmRLC_RLCS_CP_DMA_SRCID_OVER                                                                   0x4ee4\n#define mmRLC_RLCS_CP_DMA_SRCID_OVER_BASE_IDX                                                          1\n#define mmRLC_RLCS_UTCL2_CNTL                                                                          0x4ee6\n#define mmRLC_RLCS_UTCL2_CNTL_BASE_IDX                                                                 1\n#define mmRLC_RLCS_MP1_RLC_DOORBELL_CTRL                                                               0x4ee8\n#define mmRLC_RLCS_MP1_RLC_DOORBELL_CTRL_BASE_IDX                                                      1\n#define mmRLC_RLCS_BOOTLOAD_ID_STATUS1                                                                 0x4eec\n#define mmRLC_RLCS_BOOTLOAD_ID_STATUS1_BASE_IDX                                                        1\n#define mmRLC_RLCS_BOOTLOAD_ID_STATUS2                                                                 0x4eed\n#define mmRLC_RLCS_BOOTLOAD_ID_STATUS2_BASE_IDX                                                        1\n#define mmRLC_RLCS_SMUIO_VIDCHG_CTRL                                                                   0x4eee\n#define mmRLC_RLCS_SMUIO_VIDCHG_CTRL_BASE_IDX                                                          1\n#define mmRLC_RLCS_EDC_INT_CNTL                                                                        0x4eef\n#define mmRLC_RLCS_EDC_INT_CNTL_BASE_IDX                                                               1\n#define mmRLC_RLCS_KMD_LOG_CNTL1                                                                       0x4ef1\n#define mmRLC_RLCS_KMD_LOG_CNTL1_BASE_IDX                                                              1\n#define mmRLC_RLCS_KMD_LOG_CNTL2                                                                       0x4ef2\n#define mmRLC_RLCS_KMD_LOG_CNTL2_BASE_IDX                                                              1\n#define mmRLC_RLCS_GPM_LEGACY_INT_STAT                                                                 0x4ef3\n#define mmRLC_RLCS_GPM_LEGACY_INT_STAT_BASE_IDX                                                        1\n#define mmRLC_RLCS_GPM_LEGACY_INT_DISABLE                                                              0x4ef4\n#define mmRLC_RLCS_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                     1\n#define mmRLC_RLCS_SRM_SRCID_CNTL                                                                      0x4efd\n#define mmRLC_RLCS_SRM_SRCID_CNTL_BASE_IDX                                                             1\n#define mmRLC_RLCS_PERFMON_CLK_CNTL_UCODE                                                              0x4f03\n#define mmRLC_RLCS_PERFMON_CLK_CNTL_UCODE_BASE_IDX                                                     1\n#define mmRLC_RLCS_DEC_END                                                                             0x4fff\n#define mmRLC_RLCS_DEC_END_BASE_IDX                                                                    1\n\n\n\n\n#define mmCGTS_RD_CTRL_REG                                                                             0x5004\n#define mmCGTS_RD_CTRL_REG_BASE_IDX                                                                    1\n#define mmCGTS_RD_REG                                                                                  0x5005\n#define mmCGTS_RD_REG_BASE_IDX                                                                         1\n#define mmCGTS_TCC_DISABLE                                                                             0x5006\n#define mmCGTS_TCC_DISABLE_BASE_IDX                                                                    1\n#define mmCGTS_USER_TCC_DISABLE                                                                        0x5007\n#define mmCGTS_USER_TCC_DISABLE_BASE_IDX                                                               1\n#define mmCGTS_STATUS_REG                                                                              0x5008\n#define mmCGTS_STATUS_REG_BASE_IDX                                                                     1\n#define mmCGTT_SPI_CGTSSM_CLK_CTRL                                                                     0x5009\n#define mmCGTT_SPI_CGTSSM_CLK_CTRL_BASE_IDX                                                            1\n#define mmCGTT_SPI_PS_CLK_CTRL                                                                         0x507d\n#define mmCGTT_SPI_PS_CLK_CTRL_BASE_IDX                                                                1\n#define mmCGTT_SPIS_CLK_CTRL                                                                           0x507e\n#define mmCGTT_SPIS_CLK_CTRL_BASE_IDX                                                                  1\n#define mmCGTT_SPI_CLK_CTRL                                                                            0x5080\n#define mmCGTT_SPI_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_PC_CLK_CTRL                                                                             0x5081\n#define mmCGTT_PC_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_BCI_CLK_CTRL                                                                            0x5082\n#define mmCGTT_BCI_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_VGT_CLK_CTRL                                                                            0x5084\n#define mmCGTT_VGT_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_IA_CLK_CTRL                                                                             0x5085\n#define mmCGTT_IA_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_WD_CLK_CTRL                                                                             0x5086\n#define mmCGTT_WD_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_GS_NGG_CLK_CTRL                                                                         0x5087\n#define mmCGTT_GS_NGG_CLK_CTRL_BASE_IDX                                                                1\n#define mmCGTT_PA_CLK_CTRL                                                                             0x5088\n#define mmCGTT_PA_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_SC_CLK_CTRL0                                                                            0x5089\n#define mmCGTT_SC_CLK_CTRL0_BASE_IDX                                                                   1\n#define mmCGTT_SC_CLK_CTRL1                                                                            0x508a\n#define mmCGTT_SC_CLK_CTRL1_BASE_IDX                                                                   1\n#define mmCGTT_SC_CLK_CTRL2                                                                            0x508b\n#define mmCGTT_SC_CLK_CTRL2_BASE_IDX                                                                   1\n#define mmCGTT_SQ_CLK_CTRL                                                                             0x508c\n#define mmCGTT_SQ_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_SQG_CLK_CTRL                                                                            0x508d\n#define mmCGTT_SQG_CLK_CTRL_BASE_IDX                                                                   1\n#define mmSQ_ALU_CLK_CTRL                                                                              0x508e\n#define mmSQ_ALU_CLK_CTRL_BASE_IDX                                                                     1\n#define mmSQ_TEX_CLK_CTRL                                                                              0x508f\n#define mmSQ_TEX_CLK_CTRL_BASE_IDX                                                                     1\n#define mmSQ_LDS_CLK_CTRL                                                                              0x5090\n#define mmSQ_LDS_CLK_CTRL_BASE_IDX                                                                     1\n#define mmCGTT_SX_CLK_CTRL0                                                                            0x5094\n#define mmCGTT_SX_CLK_CTRL0_BASE_IDX                                                                   1\n#define mmCGTT_SX_CLK_CTRL1                                                                            0x5095\n#define mmCGTT_SX_CLK_CTRL1_BASE_IDX                                                                   1\n#define mmCGTT_SX_CLK_CTRL2                                                                            0x5096\n#define mmCGTT_SX_CLK_CTRL2_BASE_IDX                                                                   1\n#define mmCGTT_SX_CLK_CTRL3                                                                            0x5097\n#define mmCGTT_SX_CLK_CTRL3_BASE_IDX                                                                   1\n#define mmCGTT_SX_CLK_CTRL4                                                                            0x5098\n#define mmCGTT_SX_CLK_CTRL4_BASE_IDX                                                                   1\n#define mmTD_CGTT_CTRL                                                                                 0x509c\n#define mmTD_CGTT_CTRL_BASE_IDX                                                                        1\n#define mmTA_CGTT_CTRL                                                                                 0x509d\n#define mmTA_CGTT_CTRL_BASE_IDX                                                                        1\n#define mmCGTT_TCPI_CLK_CTRL                                                                           0x5109\n#define mmCGTT_TCPI_CLK_CTRL_BASE_IDX                                                                  1\n#define mmCGTT_GDS_CLK_CTRL                                                                            0x50a0\n#define mmCGTT_GDS_CLK_CTRL_BASE_IDX                                                                   1\n#define mmDB_CGTT_CLK_CTRL_0                                                                           0x50a4\n#define mmDB_CGTT_CLK_CTRL_0_BASE_IDX                                                                  1\n#define mmCB_CGTT_SCLK_CTRL                                                                            0x50a8\n#define mmCB_CGTT_SCLK_CTRL_BASE_IDX                                                                   1\n#define mmGL2C_CGTT_SCLK_CTRL                                                                          0x50fc\n#define mmGL2C_CGTT_SCLK_CTRL_BASE_IDX                                                                 1\n#define mmGL2A_CGTT_SCLK_CTRL                                                                          0x50ac\n#define mmGL2A_CGTT_SCLK_CTRL_BASE_IDX                                                                 1\n#define mmGL2A_CGTT_SCLK_CTRL_1                                                                        0x50ad\n#define mmGL2A_CGTT_SCLK_CTRL_1_BASE_IDX                                                               1\n#define mmCGTT_CP_CLK_CTRL                                                                             0x50b0\n#define mmCGTT_CP_CLK_CTRL_BASE_IDX                                                                    1\n#define mmCGTT_CPF_CLK_CTRL                                                                            0x50b1\n#define mmCGTT_CPF_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_CPC_CLK_CTRL                                                                            0x50b2\n#define mmCGTT_CPC_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_RLC_CLK_CTRL                                                                            0x50b5\n#define mmCGTT_RLC_CLK_CTRL_BASE_IDX                                                                   1\n#define mmRLC_GFX_RM_CNTL                                                                              0x50b6\n#define mmRLC_GFX_RM_CNTL_BASE_IDX                                                                     1\n#define mmRMI_CGTT_SCLK_CTRL                                                                           0x50c0\n#define mmRMI_CGTT_SCLK_CTRL_BASE_IDX                                                                  1\n#define mmCGTT_TCPF_CLK_CTRL                                                                           0x5111\n#define mmCGTT_TCPF_CLK_CTRL_BASE_IDX                                                                  1\n#define mmGCR_CGTT_SCLK_CTRL                                                                           0x50c2\n#define mmGCR_CGTT_SCLK_CTRL_BASE_IDX                                                                  1\n#define mmUTCL1_CGTT_CLK_CTRL                                                                          0x50c3\n#define mmUTCL1_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmGCEA_CGTT_CLK_CTRL                                                                           0x50c4\n#define mmGCEA_CGTT_CLK_CTRL_BASE_IDX                                                                  1\n#define mmSE_CAC_CGTT_CLK_CTRL                                                                         0x50d0\n#define mmSE_CAC_CGTT_CLK_CTRL_BASE_IDX                                                                1\n#define mmGC_CAC_CGTT_CLK_CTRL                                                                         0x50d8\n#define mmGC_CAC_CGTT_CLK_CTRL_BASE_IDX                                                                1\n#define mmGRBM_CGTT_CLK_CNTL                                                                           0x50e0\n#define mmGRBM_CGTT_CLK_CNTL_BASE_IDX                                                                  1\n#define mmGUS_CGTT_CLK_CTRL                                                                            0x50f4\n#define mmGUS_CGTT_CLK_CTRL_BASE_IDX                                                                   1\n#define mmCGTT_PH_CLK_CTRL0                                                                            0x50f8\n#define mmCGTT_PH_CLK_CTRL0_BASE_IDX                                                                   1\n#define mmCGTT_PH_CLK_CTRL1                                                                            0x50f9\n#define mmCGTT_PH_CLK_CTRL1_BASE_IDX                                                                   1\n#define mmCGTT_PH_CLK_CTRL2                                                                            0x50fa\n#define mmCGTT_PH_CLK_CTRL2_BASE_IDX                                                                   1\n#define mmCGTT_PH_CLK_CTRL3                                                                            0x50fb\n#define mmCGTT_PH_CLK_CTRL3_BASE_IDX                                                                   1\n\n\n\n\n#define mmCP_HYP_PFP_UCODE_ADDR                                                                        0x5814\n#define mmCP_HYP_PFP_UCODE_ADDR_BASE_IDX                                                               1\n#define mmCP_PFP_UCODE_ADDR                                                                            0x5814\n#define mmCP_PFP_UCODE_ADDR_BASE_IDX                                                                   1\n#define mmCP_HYP_PFP_UCODE_DATA                                                                        0x5815\n#define mmCP_HYP_PFP_UCODE_DATA_BASE_IDX                                                               1\n#define mmCP_PFP_UCODE_DATA                                                                            0x5815\n#define mmCP_PFP_UCODE_DATA_BASE_IDX                                                                   1\n#define mmCP_HYP_ME_UCODE_ADDR                                                                         0x5816\n#define mmCP_HYP_ME_UCODE_ADDR_BASE_IDX                                                                1\n#define mmCP_ME_RAM_RADDR                                                                              0x5816\n#define mmCP_ME_RAM_RADDR_BASE_IDX                                                                     1\n#define mmCP_ME_RAM_WADDR                                                                              0x5816\n#define mmCP_ME_RAM_WADDR_BASE_IDX                                                                     1\n#define mmCP_HYP_ME_UCODE_DATA                                                                         0x5817\n#define mmCP_HYP_ME_UCODE_DATA_BASE_IDX                                                                1\n#define mmCP_ME_RAM_DATA                                                                               0x5817\n#define mmCP_ME_RAM_DATA_BASE_IDX                                                                      1\n#define mmCP_CE_UCODE_ADDR                                                                             0x5818\n#define mmCP_CE_UCODE_ADDR_BASE_IDX                                                                    1\n#define mmCP_HYP_CE_UCODE_ADDR                                                                         0x5818\n#define mmCP_HYP_CE_UCODE_ADDR_BASE_IDX                                                                1\n#define mmCP_CE_UCODE_DATA                                                                             0x5819\n#define mmCP_CE_UCODE_DATA_BASE_IDX                                                                    1\n#define mmCP_HYP_CE_UCODE_DATA                                                                         0x5819\n#define mmCP_HYP_CE_UCODE_DATA_BASE_IDX                                                                1\n#define mmCP_HYP_MEC1_UCODE_ADDR                                                                       0x581a\n#define mmCP_HYP_MEC1_UCODE_ADDR_BASE_IDX                                                              1\n#define mmCP_MEC_ME1_UCODE_ADDR                                                                        0x581a\n#define mmCP_MEC_ME1_UCODE_ADDR_BASE_IDX                                                               1\n#define mmCP_HYP_MEC1_UCODE_DATA                                                                       0x581b\n#define mmCP_HYP_MEC1_UCODE_DATA_BASE_IDX                                                              1\n#define mmCP_MEC_ME1_UCODE_DATA                                                                        0x581b\n#define mmCP_MEC_ME1_UCODE_DATA_BASE_IDX                                                               1\n#define mmCP_HYP_MEC2_UCODE_ADDR                                                                       0x581c\n#define mmCP_HYP_MEC2_UCODE_ADDR_BASE_IDX                                                              1\n#define mmCP_MEC_ME2_UCODE_ADDR                                                                        0x581c\n#define mmCP_MEC_ME2_UCODE_ADDR_BASE_IDX                                                               1\n#define mmCP_HYP_MEC2_UCODE_DATA                                                                       0x581d\n#define mmCP_HYP_MEC2_UCODE_DATA_BASE_IDX                                                              1\n#define mmCP_MEC_ME2_UCODE_DATA                                                                        0x581d\n#define mmCP_MEC_ME2_UCODE_DATA_BASE_IDX                                                               1\n#define mmCP_PFP_IC_BASE_LO                                                                            0x5840\n#define mmCP_PFP_IC_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_PFP_IC_BASE_HI                                                                            0x5841\n#define mmCP_PFP_IC_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_PFP_IC_BASE_CNTL                                                                          0x5842\n#define mmCP_PFP_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define mmCP_PFP_IC_OP_CNTL                                                                            0x5843\n#define mmCP_PFP_IC_OP_CNTL_BASE_IDX                                                                   1\n#define mmCP_ME_IC_BASE_LO                                                                             0x5844\n#define mmCP_ME_IC_BASE_LO_BASE_IDX                                                                    1\n#define mmCP_ME_IC_BASE_HI                                                                             0x5845\n#define mmCP_ME_IC_BASE_HI_BASE_IDX                                                                    1\n#define mmCP_ME_IC_BASE_CNTL                                                                           0x5846\n#define mmCP_ME_IC_BASE_CNTL_BASE_IDX                                                                  1\n#define mmCP_ME_IC_OP_CNTL                                                                             0x5847\n#define mmCP_ME_IC_OP_CNTL_BASE_IDX                                                                    1\n#define mmCP_CE_IC_BASE_LO                                                                             0x5848\n#define mmCP_CE_IC_BASE_LO_BASE_IDX                                                                    1\n#define mmCP_CE_IC_BASE_HI                                                                             0x5849\n#define mmCP_CE_IC_BASE_HI_BASE_IDX                                                                    1\n#define mmCP_CE_IC_BASE_CNTL                                                                           0x584a\n#define mmCP_CE_IC_BASE_CNTL_BASE_IDX                                                                  1\n#define mmCP_CE_IC_OP_CNTL                                                                             0x584b\n#define mmCP_CE_IC_OP_CNTL_BASE_IDX                                                                    1\n#define mmCP_CPC_IC_BASE_LO                                                                            0x584c\n#define mmCP_CPC_IC_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_CPC_IC_BASE_HI                                                                            0x584d\n#define mmCP_CPC_IC_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_CPC_IC_BASE_CNTL                                                                          0x584e\n#define mmCP_CPC_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define mmCP_CPC_IC_OP_CNTL                                                                            0x584f\n#define mmCP_CPC_IC_OP_CNTL_BASE_IDX                                                                   1\n#define mmCP_MES_IC_BASE_LO                                                                            0x5850\n#define mmCP_MES_IC_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MIBASE_LO                                                                             0x5850\n#define mmCP_MES_MIBASE_LO_BASE_IDX                                                                    1\n#define mmCP_MES_IC_BASE_HI                                                                            0x5851\n#define mmCP_MES_IC_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_MES_MIBASE_HI                                                                             0x5851\n#define mmCP_MES_MIBASE_HI_BASE_IDX                                                                    1\n#define mmCP_MES_IC_BASE_CNTL                                                                          0x5852\n#define mmCP_MES_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define mmCP_MES_DC_BASE_LO                                                                            0x5854\n#define mmCP_MES_DC_BASE_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MDBASE_LO                                                                             0x5854\n#define mmCP_MES_MDBASE_LO_BASE_IDX                                                                    1\n#define mmCP_MES_DC_BASE_HI                                                                            0x5855\n#define mmCP_MES_DC_BASE_HI_BASE_IDX                                                                   1\n#define mmCP_MES_MDBASE_HI                                                                             0x5855\n#define mmCP_MES_MDBASE_HI_BASE_IDX                                                                    1\n#define mmCP_MES_LOCAL_BASE0_LO                                                                        0x5856\n#define mmCP_MES_LOCAL_BASE0_LO_BASE_IDX                                                               1\n#define mmCP_MES_LOCAL_BASE0_HI                                                                        0x5857\n#define mmCP_MES_LOCAL_BASE0_HI_BASE_IDX                                                               1\n#define mmCP_MES_LOCAL_MASK0_LO                                                                        0x5858\n#define mmCP_MES_LOCAL_MASK0_LO_BASE_IDX                                                               1\n#define mmCP_MES_LOCAL_MASK0_HI                                                                        0x5859\n#define mmCP_MES_LOCAL_MASK0_HI_BASE_IDX                                                               1\n#define mmCP_MES_LOCAL_APERTURE                                                                        0x585a\n#define mmCP_MES_LOCAL_APERTURE_BASE_IDX                                                               1\n#define mmCP_MES_MIBOUND_LO                                                                            0x585b\n#define mmCP_MES_MIBOUND_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MIBOUND_HI                                                                            0x585c\n#define mmCP_MES_MIBOUND_HI_BASE_IDX                                                                   1\n#define mmCP_MES_MDBOUND_LO                                                                            0x585d\n#define mmCP_MES_MDBOUND_LO_BASE_IDX                                                                   1\n#define mmCP_MES_MDBOUND_HI                                                                            0x585e\n#define mmCP_MES_MDBOUND_HI_BASE_IDX                                                                   1\n#define mmGFX_PIPE_PRIORITY                                                                            0x587f\n#define mmGFX_PIPE_PRIORITY_BASE_IDX                                                                   1\n#define mmGRBM_GFX_INDEX_SR_SELECT                                                                     0x5a00\n#define mmGRBM_GFX_INDEX_SR_SELECT_BASE_IDX                                                            1\n#define mmGRBM_GFX_INDEX_SR_DATA                                                                       0x5a01\n#define mmGRBM_GFX_INDEX_SR_DATA_BASE_IDX                                                              1\n#define mmGRBM_GFX_CNTL_SR_SELECT                                                                      0x5a02\n#define mmGRBM_GFX_CNTL_SR_SELECT_BASE_IDX                                                             1\n#define mmGRBM_GFX_CNTL_SR_DATA                                                                        0x5a03\n#define mmGRBM_GFX_CNTL_SR_DATA_BASE_IDX                                                               1\n#define mmGRBM_CAM_INDEX                                                                               0x5a04\n#define mmGRBM_CAM_INDEX_BASE_IDX                                                                      1\n#define mmGRBM_HYP_CAM_INDEX                                                                           0x5a04\n#define mmGRBM_HYP_CAM_INDEX_BASE_IDX                                                                  1\n#define mmGRBM_CAM_DATA                                                                                0x5a05\n#define mmGRBM_CAM_DATA_BASE_IDX                                                                       1\n#define mmGRBM_HYP_CAM_DATA                                                                            0x5a05\n#define mmGRBM_HYP_CAM_DATA_BASE_IDX                                                                   1\n#define mmGRBM_CAM_DATA_UPPER                                                                          0x5a06\n#define mmGRBM_CAM_DATA_UPPER_BASE_IDX                                                                 1\n#define mmGRBM_HYP_CAM_DATA_UPPER                                                                      0x5a06\n#define mmGRBM_HYP_CAM_DATA_UPPER_BASE_IDX                                                             1\n#define mmGC_IH_COOKIE_0_PTR                                                                           0x5a07\n#define mmGC_IH_COOKIE_0_PTR_BASE_IDX                                                                  1\n#define mmGRBM_SE_REMAP_CNTL                                                                           0x5a08\n#define mmGRBM_SE_REMAP_CNTL_BASE_IDX                                                                  1\n#define mmRLC_GPU_IOV_VF_ENABLE                                                                        0x5b00\n#define mmRLC_GPU_IOV_VF_ENABLE_BASE_IDX                                                               1\n#define mmRLC_GPU_IOV_CFG_REG6                                                                         0x5b06\n#define mmRLC_GPU_IOV_CFG_REG6_BASE_IDX                                                                1\n#define mmRLC_SDMA0_STATUS                                                                             0x5b12\n#define mmRLC_SDMA0_STATUS_BASE_IDX                                                                    1\n#define mmRLC_SDMA1_STATUS                                                                             0x5b13\n#define mmRLC_SDMA1_STATUS_BASE_IDX                                                                    1\n#define mmRLC_SDMA2_STATUS                                                                             0x5b14\n#define mmRLC_SDMA2_STATUS_BASE_IDX                                                                    1\n#define mmRLC_SDMA3_STATUS                                                                             0x5b15\n#define mmRLC_SDMA3_STATUS_BASE_IDX                                                                    1\n#define mmRLC_SDMA0_BUSY_STATUS                                                                        0x5b16\n#define mmRLC_SDMA0_BUSY_STATUS_BASE_IDX                                                               1\n#define mmRLC_SDMA1_BUSY_STATUS                                                                        0x5b17\n#define mmRLC_SDMA1_BUSY_STATUS_BASE_IDX                                                               1\n#define mmRLC_SDMA2_BUSY_STATUS                                                                        0x5b18\n#define mmRLC_SDMA2_BUSY_STATUS_BASE_IDX                                                               1\n#define mmRLC_SDMA3_BUSY_STATUS                                                                        0x5b19\n#define mmRLC_SDMA3_BUSY_STATUS_BASE_IDX                                                               1\n#define mmRLC_GPU_IOV_CFG_REG8                                                                         0x5b20\n#define mmRLC_GPU_IOV_CFG_REG8_BASE_IDX                                                                1\n#define mmRLC_RLCV_TIMER_INT_0                                                                         0x5b25\n#define mmRLC_RLCV_TIMER_INT_0_BASE_IDX                                                                1\n#define mmRLC_RLCV_TIMER_CTRL                                                                          0x5b26\n#define mmRLC_RLCV_TIMER_CTRL_BASE_IDX                                                                 1\n#define mmRLC_RLCV_TIMER_STAT                                                                          0x5b27\n#define mmRLC_RLCV_TIMER_STAT_BASE_IDX                                                                 1\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS                                                               0x5b2a\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX                                                      1\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET                                                           0x5b2b\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX                                                  1\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR                                                           0x5b2c\n#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX                                                  1\n#define mmRLC_GPU_IOV_VF_MASK                                                                          0x5b2d\n#define mmRLC_GPU_IOV_VF_MASK_BASE_IDX                                                                 1\n#define mmRLC_HYP_SEMAPHORE_0                                                                          0x5b2e\n#define mmRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1\n#define mmRLC_HYP_SEMAPHORE_1                                                                          0x5b2f\n#define mmRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1\n#define mmRLC_BUSY_CLK_CNTL                                                                            0x5b30\n#define mmRLC_BUSY_CLK_CNTL_BASE_IDX                                                                   1\n#define mmRLC_CLK_CNTL                                                                                 0x5b31\n#define mmRLC_CLK_CNTL_BASE_IDX                                                                        1\n#define mmRLC_PACE_TIMER_STAT                                                                          0x5b33\n#define mmRLC_PACE_TIMER_STAT_BASE_IDX                                                                 1\n#define mmRLC_GPU_IOV_SCH_BLOCK                                                                        0x5b34\n#define mmRLC_GPU_IOV_SCH_BLOCK_BASE_IDX                                                               1\n#define mmRLC_GPU_IOV_CFG_REG1                                                                         0x5b35\n#define mmRLC_GPU_IOV_CFG_REG1_BASE_IDX                                                                1\n#define mmRLC_GPU_IOV_CFG_REG2                                                                         0x5b36\n#define mmRLC_GPU_IOV_CFG_REG2_BASE_IDX                                                                1\n#define mmRLC_GPU_IOV_VM_BUSY_STATUS                                                                   0x5b37\n#define mmRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX                                                          1\n#define mmRLC_GPU_IOV_SCH_0                                                                            0x5b38\n#define mmRLC_GPU_IOV_SCH_0_BASE_IDX                                                                   1\n#define mmRLC_GPU_IOV_ACTIVE_FCN_ID                                                                    0x5b39\n#define mmRLC_GPU_IOV_ACTIVE_FCN_ID_BASE_IDX                                                           1\n#define mmRLC_GPU_IOV_SCH_3                                                                            0x5b3a\n#define mmRLC_GPU_IOV_SCH_3_BASE_IDX                                                                   1\n#define mmRLC_GPU_IOV_SCH_1                                                                            0x5b3b\n#define mmRLC_GPU_IOV_SCH_1_BASE_IDX                                                                   1\n#define mmRLC_GPU_IOV_SCH_2                                                                            0x5b3c\n#define mmRLC_GPU_IOV_SCH_2_BASE_IDX                                                                   1\n#define mmRLC_PACE_INT_FORCE                                                                           0x5b3d\n#define mmRLC_PACE_INT_FORCE_BASE_IDX                                                                  1\n#define mmRLC_PACE_INT_CLEAR                                                                           0x5b3e\n#define mmRLC_PACE_INT_CLEAR_BASE_IDX                                                                  1\n#define mmRLC_GPU_IOV_INT_STAT                                                                         0x5b3f\n#define mmRLC_GPU_IOV_INT_STAT_BASE_IDX                                                                1\n#define mmRLC_RLCV_TIMER_INT_1                                                                         0x5b40\n#define mmRLC_RLCV_TIMER_INT_1_BASE_IDX                                                                1\n#define mmRLC_IH_COOKIE                                                                                0x5b41\n#define mmRLC_IH_COOKIE_BASE_IDX                                                                       1\n#define mmRLC_IH_COOKIE_CNTL                                                                           0x5b42\n#define mmRLC_IH_COOKIE_CNTL_BASE_IDX                                                                  1\n#define mmRLC_HYP_RLCG_UCODE_CHKSUM                                                                    0x5b43\n#define mmRLC_HYP_RLCG_UCODE_CHKSUM_BASE_IDX                                                           1\n#define mmRLC_HYP_RLCP_UCODE_CHKSUM                                                                    0x5b44\n#define mmRLC_HYP_RLCP_UCODE_CHKSUM_BASE_IDX                                                           1\n#define mmRLC_HYP_RLCV_UCODE_CHKSUM                                                                    0x5b45\n#define mmRLC_HYP_RLCV_UCODE_CHKSUM_BASE_IDX                                                           1\n#define mmRLC_GPU_IOV_F32_CNTL                                                                         0x5b46\n#define mmRLC_GPU_IOV_F32_CNTL_BASE_IDX                                                                1\n#define mmRLC_GPU_IOV_F32_RESET                                                                        0x5b47\n#define mmRLC_GPU_IOV_F32_RESET_BASE_IDX                                                               1\n#define mmRLC_GPU_IOV_SMU_RESPONSE                                                                     0x5b4a\n#define mmRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_VIRT_RESET_REQ                                                                   0x5b4c\n#define mmRLC_GPU_IOV_VIRT_RESET_REQ_BASE_IDX                                                          1\n#define mmRLC_GPU_IOV_RLC_RESPONSE                                                                     0x5b4d\n#define mmRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_INT_DISABLE                                                                      0x5b4e\n#define mmRLC_GPU_IOV_INT_DISABLE_BASE_IDX                                                             1\n#define mmRLC_GPU_IOV_INT_FORCE                                                                        0x5b4f\n#define mmRLC_GPU_IOV_INT_FORCE_BASE_IDX                                                               1\n#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b52\n#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1\n#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b53\n#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1\n#define mmRLC_HYP_RESET_VECTOR                                                                         0x5b54\n#define mmRLC_HYP_RESET_VECTOR_BASE_IDX                                                                1\n#define mmRLC_HYP_BOOTLOAD_SIZE                                                                        0x5b5c\n#define mmRLC_HYP_BOOTLOAD_SIZE_BASE_IDX                                                               1\n#define mmRLC_HYP_BOOTLOAD_ADDR_LO                                                                     0x5b5d\n#define mmRLC_HYP_BOOTLOAD_ADDR_LO_BASE_IDX                                                            1\n#define mmRLC_HYP_BOOTLOAD_ADDR_HI                                                                     0x5b5e\n#define mmRLC_HYP_BOOTLOAD_ADDR_HI_BASE_IDX                                                            1\n#define mmRLC_GPM_IRAM_ADDR                                                                            0x5b5f\n#define mmRLC_GPM_IRAM_ADDR_BASE_IDX                                                                   1\n#define mmRLC_GPM_IRAM_DATA                                                                            0x5b60\n#define mmRLC_GPM_IRAM_DATA_BASE_IDX                                                                   1\n#define mmRLC_GPM_UCODE_ADDR                                                                           0x5b61\n#define mmRLC_GPM_UCODE_ADDR_BASE_IDX                                                                  1\n#define mmRLC_GPM_UCODE_DATA                                                                           0x5b62\n#define mmRLC_GPM_UCODE_DATA_BASE_IDX                                                                  1\n#define mmRLC_PACE_UCODE_ADDR                                                                          0x5b63\n#define mmRLC_PACE_UCODE_ADDR_BASE_IDX                                                                 1\n#define mmRLC_PACE_UCODE_DATA                                                                          0x5b64\n#define mmRLC_PACE_UCODE_DATA_BASE_IDX                                                                 1\n#define mmRLC_GPU_IOV_UCODE_ADDR                                                                       0x5b65\n#define mmRLC_GPU_IOV_UCODE_ADDR_BASE_IDX                                                              1\n#define mmRLC_GPU_IOV_UCODE_DATA                                                                       0x5b66\n#define mmRLC_GPU_IOV_UCODE_DATA_BASE_IDX                                                              1\n#define mmRLC_GPU_IOV_SCRATCH_ADDR                                                                     0x5b67\n#define mmRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SCRATCH_DATA                                                                     0x5b68\n#define mmRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX                                                            1\n#define mmRLC_RLCV_IRAM_ADDR                                                                           0x5b69\n#define mmRLC_RLCV_IRAM_ADDR_BASE_IDX                                                                  1\n#define mmRLC_RLCV_IRAM_DATA                                                                           0x5b6a\n#define mmRLC_RLCV_IRAM_DATA_BASE_IDX                                                                  1\n#define mmRLC_RLCP_IRAM_ADDR                                                                           0x5b6b\n#define mmRLC_RLCP_IRAM_ADDR_BASE_IDX                                                                  1\n#define mmRLC_RLCP_IRAM_DATA                                                                           0x5b6c\n#define mmRLC_RLCP_IRAM_DATA_BASE_IDX                                                                  1\n#define mmRLC_SRM_DRAM_ADDR                                                                            0x5b71\n#define mmRLC_SRM_DRAM_ADDR_BASE_IDX                                                                   1\n#define mmRLC_SRM_DRAM_DATA                                                                            0x5b72\n#define mmRLC_SRM_DRAM_DATA_BASE_IDX                                                                   1\n#define mmRLC_SRM_ARAM_ADDR                                                                            0x5b73\n#define mmRLC_SRM_ARAM_ADDR_BASE_IDX                                                                   1\n#define mmRLC_SRM_ARAM_DATA                                                                            0x5b74\n#define mmRLC_SRM_ARAM_DATA_BASE_IDX                                                                   1\n#define mmRLC_GPM_SCRATCH_ADDR                                                                         0x5b75\n#define mmRLC_GPM_SCRATCH_ADDR_BASE_IDX                                                                1\n#define mmRLC_GPM_SCRATCH_DATA                                                                         0x5b76\n#define mmRLC_GPM_SCRATCH_DATA_BASE_IDX                                                                1\n#define mmRLC_GTS_OFFSET_LSB                                                                           0x5b79\n#define mmRLC_GTS_OFFSET_LSB_BASE_IDX                                                                  1\n#define mmRLC_GTS_OFFSET_MSB                                                                           0x5b7a\n#define mmRLC_GTS_OFFSET_MSB_BASE_IDX                                                                  1\n#define mmRLC_GPU_IOV_SDMA0_STATUS                                                                     0x5bc0\n#define mmRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA1_STATUS                                                                     0x5bc1\n#define mmRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA2_STATUS                                                                     0x5bc2\n#define mmRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA3_STATUS                                                                     0x5bc3\n#define mmRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA4_STATUS                                                                     0x5bc4\n#define mmRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA5_STATUS                                                                     0x5bc5\n#define mmRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA6_STATUS                                                                     0x5bc6\n#define mmRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA7_STATUS                                                                     0x5bc7\n#define mmRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX                                                            1\n#define mmRLC_GPU_IOV_SDMA0_BUSY_STATUS                                                                0x5bc8\n#define mmRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA1_BUSY_STATUS                                                                0x5bc9\n#define mmRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA2_BUSY_STATUS                                                                0x5bca\n#define mmRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA3_BUSY_STATUS                                                                0x5bcb\n#define mmRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA4_BUSY_STATUS                                                                0x5bcc\n#define mmRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA5_BUSY_STATUS                                                                0x5bcd\n#define mmRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA6_BUSY_STATUS                                                                0x5bce\n#define mmRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX                                                       1\n#define mmRLC_GPU_IOV_SDMA7_BUSY_STATUS                                                                0x5bcf\n#define mmRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX                                                       1\n\n\n\n\n#define mmSDMA0_UCODE_ADDR                                                                             0x5880\n#define mmSDMA0_UCODE_ADDR_BASE_IDX                                                                    1\n#define mmSDMA0_UCODE_DATA                                                                             0x5881\n#define mmSDMA0_UCODE_DATA_BASE_IDX                                                                    1\n#define mmSDMA0_VM_CTX_LO                                                                              0x5882\n#define mmSDMA0_VM_CTX_LO_BASE_IDX                                                                     1\n#define mmSDMA0_VM_CTX_HI                                                                              0x5883\n#define mmSDMA0_VM_CTX_HI_BASE_IDX                                                                     1\n#define mmSDMA0_ACTIVE_FCN_ID                                                                          0x5884\n#define mmSDMA0_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define mmSDMA0_VM_CTX_CNTL                                                                            0x5885\n#define mmSDMA0_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define mmSDMA0_VIRT_RESET_REQ                                                                         0x5886\n#define mmSDMA0_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define mmSDMA0_VF_ENABLE                                                                              0x5887\n#define mmSDMA0_VF_ENABLE_BASE_IDX                                                                     1\n#define mmSDMA0_CONTEXT_REG_TYPE0                                                                      0x5888\n#define mmSDMA0_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define mmSDMA0_CONTEXT_REG_TYPE1                                                                      0x5889\n#define mmSDMA0_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define mmSDMA0_CONTEXT_REG_TYPE2                                                                      0x588a\n#define mmSDMA0_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define mmSDMA0_CONTEXT_REG_TYPE3                                                                      0x588b\n#define mmSDMA0_CONTEXT_REG_TYPE3_BASE_IDX                                                             1\n#define mmSDMA0_PUB_REG_TYPE0                                                                          0x588c\n#define mmSDMA0_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define mmSDMA0_PUB_REG_TYPE1                                                                          0x588d\n#define mmSDMA0_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define mmSDMA0_PUB_REG_TYPE2                                                                          0x588e\n#define mmSDMA0_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define mmSDMA0_PUB_REG_TYPE3                                                                          0x588f\n#define mmSDMA0_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define mmSDMA0_VM_CNTL                                                                                0x5893\n#define mmSDMA0_VM_CNTL_BASE_IDX                                                                       1\n#define mmSDMA0_BROADCAST_UCODE_ADDR                                                                   0x589c\n#define mmSDMA0_BROADCAST_UCODE_ADDR_BASE_IDX                                                          1\n#define mmSDMA0_BROADCAST_UCODE_DATA                                                                   0x589d\n#define mmSDMA0_BROADCAST_UCODE_DATA_BASE_IDX                                                          1\n\n\n\n\n#define mmSDMA1_UCODE_ADDR                                                                             0x58a0\n#define mmSDMA1_UCODE_ADDR_BASE_IDX                                                                    1\n#define mmSDMA1_UCODE_DATA                                                                             0x58a1\n#define mmSDMA1_UCODE_DATA_BASE_IDX                                                                    1\n#define mmSDMA1_VM_CTX_LO                                                                              0x58a2\n#define mmSDMA1_VM_CTX_LO_BASE_IDX                                                                     1\n#define mmSDMA1_VM_CTX_HI                                                                              0x58a3\n#define mmSDMA1_VM_CTX_HI_BASE_IDX                                                                     1\n#define mmSDMA1_ACTIVE_FCN_ID                                                                          0x58a4\n#define mmSDMA1_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define mmSDMA1_VM_CTX_CNTL                                                                            0x58a5\n#define mmSDMA1_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define mmSDMA1_VIRT_RESET_REQ                                                                         0x58a6\n#define mmSDMA1_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define mmSDMA1_VF_ENABLE                                                                              0x58a7\n#define mmSDMA1_VF_ENABLE_BASE_IDX                                                                     1\n#define mmSDMA1_CONTEXT_REG_TYPE0                                                                      0x58a8\n#define mmSDMA1_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define mmSDMA1_CONTEXT_REG_TYPE1                                                                      0x58a9\n#define mmSDMA1_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define mmSDMA1_CONTEXT_REG_TYPE2                                                                      0x58aa\n#define mmSDMA1_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define mmSDMA1_CONTEXT_REG_TYPE3                                                                      0x58ab\n#define mmSDMA1_CONTEXT_REG_TYPE3_BASE_IDX                                                             1\n#define mmSDMA1_PUB_REG_TYPE0                                                                          0x58ac\n#define mmSDMA1_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define mmSDMA1_PUB_REG_TYPE1                                                                          0x58ad\n#define mmSDMA1_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define mmSDMA1_PUB_REG_TYPE2                                                                          0x58ae\n#define mmSDMA1_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define mmSDMA1_PUB_REG_TYPE3                                                                          0x58af\n#define mmSDMA1_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define mmSDMA1_VM_CNTL                                                                                0x58b3\n#define mmSDMA1_VM_CNTL_BASE_IDX                                                                       1\n\n\n\n\n#define mmSDMA2_UCODE_ADDR                                                                             0x58c0\n#define mmSDMA2_UCODE_ADDR_BASE_IDX                                                                    1\n#define mmSDMA2_UCODE_DATA                                                                             0x58c1\n#define mmSDMA2_UCODE_DATA_BASE_IDX                                                                    1\n#define mmSDMA2_VM_CTX_LO                                                                              0x58c2\n#define mmSDMA2_VM_CTX_LO_BASE_IDX                                                                     1\n#define mmSDMA2_VM_CTX_HI                                                                              0x58c3\n#define mmSDMA2_VM_CTX_HI_BASE_IDX                                                                     1\n#define mmSDMA2_ACTIVE_FCN_ID                                                                          0x58c4\n#define mmSDMA2_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define mmSDMA2_VM_CTX_CNTL                                                                            0x58c5\n#define mmSDMA2_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define mmSDMA2_VIRT_RESET_REQ                                                                         0x58c6\n#define mmSDMA2_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define mmSDMA2_VF_ENABLE                                                                              0x58c7\n#define mmSDMA2_VF_ENABLE_BASE_IDX                                                                     1\n#define mmSDMA2_CONTEXT_REG_TYPE0                                                                      0x58c8\n#define mmSDMA2_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define mmSDMA2_CONTEXT_REG_TYPE1                                                                      0x58c9\n#define mmSDMA2_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define mmSDMA2_CONTEXT_REG_TYPE2                                                                      0x58ca\n#define mmSDMA2_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define mmSDMA2_CONTEXT_REG_TYPE3                                                                      0x58cb\n#define mmSDMA2_CONTEXT_REG_TYPE3_BASE_IDX                                                             1\n#define mmSDMA2_PUB_REG_TYPE0                                                                          0x58cc\n#define mmSDMA2_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define mmSDMA2_PUB_REG_TYPE1                                                                          0x58cd\n#define mmSDMA2_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define mmSDMA2_PUB_REG_TYPE2                                                                          0x58ce\n#define mmSDMA2_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define mmSDMA2_PUB_REG_TYPE3                                                                          0x58cf\n#define mmSDMA2_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define mmSDMA2_VM_CNTL                                                                                0x58d3\n#define mmSDMA2_VM_CNTL_BASE_IDX                                                                       1\n\n\n\n\n#define mmSDMA3_UCODE_ADDR                                                                             0x58e0\n#define mmSDMA3_UCODE_ADDR_BASE_IDX                                                                    1\n#define mmSDMA3_UCODE_DATA                                                                             0x58e1\n#define mmSDMA3_UCODE_DATA_BASE_IDX                                                                    1\n#define mmSDMA3_VM_CTX_LO                                                                              0x58e2\n#define mmSDMA3_VM_CTX_LO_BASE_IDX                                                                     1\n#define mmSDMA3_VM_CTX_HI                                                                              0x58e3\n#define mmSDMA3_VM_CTX_HI_BASE_IDX                                                                     1\n#define mmSDMA3_ACTIVE_FCN_ID                                                                          0x58e4\n#define mmSDMA3_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define mmSDMA3_VM_CTX_CNTL                                                                            0x58e5\n#define mmSDMA3_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define mmSDMA3_VIRT_RESET_REQ                                                                         0x58e6\n#define mmSDMA3_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define mmSDMA3_VF_ENABLE                                                                              0x58e7\n#define mmSDMA3_VF_ENABLE_BASE_IDX                                                                     1\n#define mmSDMA3_CONTEXT_REG_TYPE0                                                                      0x58e8\n#define mmSDMA3_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define mmSDMA3_CONTEXT_REG_TYPE1                                                                      0x58e9\n#define mmSDMA3_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define mmSDMA3_CONTEXT_REG_TYPE2                                                                      0x58ea\n#define mmSDMA3_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define mmSDMA3_CONTEXT_REG_TYPE3                                                                      0x58eb\n#define mmSDMA3_CONTEXT_REG_TYPE3_BASE_IDX                                                             1\n#define mmSDMA3_PUB_REG_TYPE0                                                                          0x58ec\n#define mmSDMA3_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define mmSDMA3_PUB_REG_TYPE1                                                                          0x58ed\n#define mmSDMA3_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define mmSDMA3_PUB_REG_TYPE2                                                                          0x58ee\n#define mmSDMA3_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define mmSDMA3_PUB_REG_TYPE3                                                                          0x58ef\n#define mmSDMA3_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define mmSDMA3_VM_CNTL                                                                                0x58f3\n#define mmSDMA3_VM_CNTL_BASE_IDX                                                                       1\n\n\n\n\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x5a80\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x5a81\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x5a82\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x5a83\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x5a84\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x5a85\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x5a86\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x5a87\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x5a88\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x5a89\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x5a8a\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x5a8b\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x5a8c\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x5a8d\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x5a8e\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x5a8f\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF16                                                                  0x5a90\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF17                                                                  0x5a91\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF18                                                                  0x5a92\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF19                                                                  0x5a93\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF20                                                                  0x5a94\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF21                                                                  0x5a95\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF22                                                                  0x5a96\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF23                                                                  0x5a97\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF24                                                                  0x5a98\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF25                                                                  0x5a99\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF26                                                                  0x5a9a\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF27                                                                  0x5a9b\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF28                                                                  0x5a9c\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF29                                                                  0x5a9d\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF30                                                                  0x5a9e\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX                                                         1\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF31                                                                  0x5a9f\n#define mmGCMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX                                                         1\n#define mmGCVM_IOMMU_MMIO_CNTRL_1                                                                      0x5aa0\n#define mmGCVM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_BASE_LO_0                                                                       0x5aa1\n#define mmGCMC_VM_MARC_BASE_LO_0_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_LO_1                                                                       0x5aa2\n#define mmGCMC_VM_MARC_BASE_LO_1_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_LO_2                                                                       0x5aa3\n#define mmGCMC_VM_MARC_BASE_LO_2_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_LO_3                                                                       0x5aa4\n#define mmGCMC_VM_MARC_BASE_LO_3_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_HI_0                                                                       0x5aa5\n#define mmGCMC_VM_MARC_BASE_HI_0_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_HI_1                                                                       0x5aa6\n#define mmGCMC_VM_MARC_BASE_HI_1_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_HI_2                                                                       0x5aa7\n#define mmGCMC_VM_MARC_BASE_HI_2_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_BASE_HI_3                                                                       0x5aa8\n#define mmGCMC_VM_MARC_BASE_HI_3_BASE_IDX                                                              1\n#define mmGCMC_VM_MARC_RELOC_LO_0                                                                      0x5aa9\n#define mmGCMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_LO_1                                                                      0x5aaa\n#define mmGCMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_LO_2                                                                      0x5aab\n#define mmGCMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_LO_3                                                                      0x5aac\n#define mmGCMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_HI_0                                                                      0x5aad\n#define mmGCMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_HI_1                                                                      0x5aae\n#define mmGCMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_HI_2                                                                      0x5aaf\n#define mmGCMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_RELOC_HI_3                                                                      0x5ab0\n#define mmGCMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                             1\n#define mmGCMC_VM_MARC_LEN_LO_0                                                                        0x5ab1\n#define mmGCMC_VM_MARC_LEN_LO_0_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_LO_1                                                                        0x5ab2\n#define mmGCMC_VM_MARC_LEN_LO_1_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_LO_2                                                                        0x5ab3\n#define mmGCMC_VM_MARC_LEN_LO_2_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_LO_3                                                                        0x5ab4\n#define mmGCMC_VM_MARC_LEN_LO_3_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_HI_0                                                                        0x5ab5\n#define mmGCMC_VM_MARC_LEN_HI_0_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_HI_1                                                                        0x5ab6\n#define mmGCMC_VM_MARC_LEN_HI_1_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_HI_2                                                                        0x5ab7\n#define mmGCMC_VM_MARC_LEN_HI_2_BASE_IDX                                                               1\n#define mmGCMC_VM_MARC_LEN_HI_3                                                                        0x5ab8\n#define mmGCMC_VM_MARC_LEN_HI_3_BASE_IDX                                                               1\n#define mmGCVM_IOMMU_CONTROL_REGISTER                                                                  0x5ab9\n#define mmGCVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                         1\n#define mmGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                         0x5aba\n#define mmGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                1\n#define mmGCMC_VM_XGMI_GPUIOV_ENABLE                                                                   0x5abb\n#define mmGCMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX                                                          1\n\n\n\n\n#define mmCPG_PSP_DEBUG                                                                                0x5c10\n#define mmCPG_PSP_DEBUG_BASE_IDX                                                                       1\n#define mmCPC_PSP_DEBUG                                                                                0x5c11\n#define mmCPC_PSP_DEBUG_BASE_IDX                                                                       1\n#define mmGRBM_SEC_CNTL                                                                                0x5e0d\n#define mmGRBM_SEC_CNTL_BASE_IDX                                                                       1\n#define mmRLC_FWL_FIRST_VIOL_ADDR                                                                      0x5f12\n#define mmRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX                                                             1\n#define mmRLC_SRM_FWL_FIRST_VIOL_ADDR                                                                  0x5f3d\n#define mmRLC_SRM_FWL_FIRST_VIOL_ADDR_BASE_IDX                                                         1\n\n\n\n\n#define mmGCVM_L2_ID_CTRL0                                                                             0x5dc0\n#define mmGCVM_L2_ID_CTRL0_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL1                                                                             0x5dc1\n#define mmGCVM_L2_ID_CTRL1_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL2                                                                             0x5dc2\n#define mmGCVM_L2_ID_CTRL2_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL3                                                                             0x5dc3\n#define mmGCVM_L2_ID_CTRL3_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL4                                                                             0x5dc4\n#define mmGCVM_L2_ID_CTRL4_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL5                                                                             0x5dc5\n#define mmGCVM_L2_ID_CTRL5_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL6                                                                             0x5dc6\n#define mmGCVM_L2_ID_CTRL6_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL7                                                                             0x5dc7\n#define mmGCVM_L2_ID_CTRL7_BASE_IDX                                                                    1\n#define mmGCVM_L2_ID_CTRL_HI                                                                           0x5dc8\n#define mmGCVM_L2_ID_CTRL_HI_BASE_IDX                                                                  1\n#define mmGCVM_L2_ID_STATUS                                                                            0x5dc9\n#define mmGCVM_L2_ID_STATUS_BASE_IDX                                                                   1\n#define mmGCUTCL2_TRANSLATION_BYPASS_BY_VMID                                                           0x5dcb\n#define mmGCUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX                                                  1\n#define mmGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE                                                       0x5dcd\n#define mmGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE_BASE_IDX                                              1\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO                                               0x5dce\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX                                      1\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI                                               0x5dcf\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX                                      1\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO                                              0x5dd0\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX                                     1\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI                                              0x5dd1\n#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX                                     1\n\n\n\n\n#define mmSDMA2_DEC_START                                                                              0x0000\n#define mmSDMA2_DEC_START_BASE_IDX                                                                     2\n#define mmSDMA2_GLOBAL_TIMESTAMP_LO                                                                    0x000f\n#define mmSDMA2_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           2\n#define mmSDMA2_GLOBAL_TIMESTAMP_HI                                                                    0x0010\n#define mmSDMA2_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           2\n#define mmSDMA2_PG_CNTL                                                                                0x0016\n#define mmSDMA2_PG_CNTL_BASE_IDX                                                                       2\n#define mmSDMA2_PG_CTX_LO                                                                              0x0017\n#define mmSDMA2_PG_CTX_LO_BASE_IDX                                                                     2\n#define mmSDMA2_PG_CTX_HI                                                                              0x0018\n#define mmSDMA2_PG_CTX_HI_BASE_IDX                                                                     2\n#define mmSDMA2_PG_CTX_CNTL                                                                            0x0019\n#define mmSDMA2_PG_CTX_CNTL_BASE_IDX                                                                   2\n#define mmSDMA2_POWER_CNTL                                                                             0x001a\n#define mmSDMA2_POWER_CNTL_BASE_IDX                                                                    2\n#define mmSDMA2_CLK_CTRL                                                                               0x001b\n#define mmSDMA2_CLK_CTRL_BASE_IDX                                                                      2\n#define mmSDMA2_CNTL                                                                                   0x001c\n#define mmSDMA2_CNTL_BASE_IDX                                                                          2\n#define mmSDMA2_CHICKEN_BITS                                                                           0x001d\n#define mmSDMA2_CHICKEN_BITS_BASE_IDX                                                                  2\n#define mmSDMA2_GB_ADDR_CONFIG                                                                         0x001e\n#define mmSDMA2_GB_ADDR_CONFIG_BASE_IDX                                                                2\n#define mmSDMA2_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define mmSDMA2_GB_ADDR_CONFIG_READ_BASE_IDX                                                           2\n#define mmSDMA2_RB_RPTR_FETCH_HI                                                                       0x0020\n#define mmSDMA2_RB_RPTR_FETCH_HI_BASE_IDX                                                              2\n#define mmSDMA2_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0021\n#define mmSDMA2_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      2\n#define mmSDMA2_RB_RPTR_FETCH                                                                          0x0022\n#define mmSDMA2_RB_RPTR_FETCH_BASE_IDX                                                                 2\n#define mmSDMA2_IB_OFFSET_FETCH                                                                        0x0023\n#define mmSDMA2_IB_OFFSET_FETCH_BASE_IDX                                                               2\n#define mmSDMA2_PROGRAM                                                                                0x0024\n#define mmSDMA2_PROGRAM_BASE_IDX                                                                       2\n#define mmSDMA2_STATUS_REG                                                                             0x0025\n#define mmSDMA2_STATUS_REG_BASE_IDX                                                                    2\n#define mmSDMA2_STATUS1_REG                                                                            0x0026\n#define mmSDMA2_STATUS1_REG_BASE_IDX                                                                   2\n#define mmSDMA2_RD_BURST_CNTL                                                                          0x0027\n#define mmSDMA2_RD_BURST_CNTL_BASE_IDX                                                                 2\n#define mmSDMA2_HBM_PAGE_CONFIG                                                                        0x0028\n#define mmSDMA2_HBM_PAGE_CONFIG_BASE_IDX                                                               2\n#define mmSDMA2_UCODE_CHECKSUM                                                                         0x0029\n#define mmSDMA2_UCODE_CHECKSUM_BASE_IDX                                                                2\n#define mmSDMA2_F32_CNTL                                                                               0x002a\n#define mmSDMA2_F32_CNTL_BASE_IDX                                                                      2\n#define mmSDMA2_FREEZE                                                                                 0x002b\n#define mmSDMA2_FREEZE_BASE_IDX                                                                        2\n#define mmSDMA2_PHASE0_QUANTUM                                                                         0x002c\n#define mmSDMA2_PHASE0_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA2_PHASE1_QUANTUM                                                                         0x002d\n#define mmSDMA2_PHASE1_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA2_EDC_CONFIG                                                                             0x0032\n#define mmSDMA2_EDC_CONFIG_BASE_IDX                                                                    2\n#define mmSDMA2_BA_THRESHOLD                                                                           0x0033\n#define mmSDMA2_BA_THRESHOLD_BASE_IDX                                                                  2\n#define mmSDMA2_ID                                                                                     0x0034\n#define mmSDMA2_ID_BASE_IDX                                                                            2\n#define mmSDMA2_VERSION                                                                                0x0035\n#define mmSDMA2_VERSION_BASE_IDX                                                                       2\n#define mmSDMA2_EDC_COUNTER                                                                            0x0036\n#define mmSDMA2_EDC_COUNTER_BASE_IDX                                                                   2\n#define mmSDMA2_EDC_COUNTER_CLEAR                                                                      0x0037\n#define mmSDMA2_EDC_COUNTER_CLEAR_BASE_IDX                                                             2\n#define mmSDMA2_STATUS2_REG                                                                            0x0038\n#define mmSDMA2_STATUS2_REG_BASE_IDX                                                                   2\n#define mmSDMA2_ATOMIC_CNTL                                                                            0x0039\n#define mmSDMA2_ATOMIC_CNTL_BASE_IDX                                                                   2\n#define mmSDMA2_ATOMIC_PREOP_LO                                                                        0x003a\n#define mmSDMA2_ATOMIC_PREOP_LO_BASE_IDX                                                               2\n#define mmSDMA2_ATOMIC_PREOP_HI                                                                        0x003b\n#define mmSDMA2_ATOMIC_PREOP_HI_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_CNTL                                                                             0x003c\n#define mmSDMA2_UTCL1_CNTL_BASE_IDX                                                                    2\n#define mmSDMA2_UTCL1_WATERMK                                                                          0x003d\n#define mmSDMA2_UTCL1_WATERMK_BASE_IDX                                                                 2\n#define mmSDMA2_UTCL1_RD_STATUS                                                                        0x003e\n#define mmSDMA2_UTCL1_RD_STATUS_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_WR_STATUS                                                                        0x003f\n#define mmSDMA2_UTCL1_WR_STATUS_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_INV0                                                                             0x0040\n#define mmSDMA2_UTCL1_INV0_BASE_IDX                                                                    2\n#define mmSDMA2_UTCL1_INV1                                                                             0x0041\n#define mmSDMA2_UTCL1_INV1_BASE_IDX                                                                    2\n#define mmSDMA2_UTCL1_INV2                                                                             0x0042\n#define mmSDMA2_UTCL1_INV2_BASE_IDX                                                                    2\n#define mmSDMA2_UTCL1_RD_XNACK0                                                                        0x0043\n#define mmSDMA2_UTCL1_RD_XNACK0_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_RD_XNACK1                                                                        0x0044\n#define mmSDMA2_UTCL1_RD_XNACK1_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_WR_XNACK0                                                                        0x0045\n#define mmSDMA2_UTCL1_WR_XNACK0_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_WR_XNACK1                                                                        0x0046\n#define mmSDMA2_UTCL1_WR_XNACK1_BASE_IDX                                                               2\n#define mmSDMA2_UTCL1_TIMEOUT                                                                          0x0047\n#define mmSDMA2_UTCL1_TIMEOUT_BASE_IDX                                                                 2\n#define mmSDMA2_UTCL1_PAGE                                                                             0x0048\n#define mmSDMA2_UTCL1_PAGE_BASE_IDX                                                                    2\n#define mmSDMA2_RELAX_ORDERING_LUT                                                                     0x004a\n#define mmSDMA2_RELAX_ORDERING_LUT_BASE_IDX                                                            2\n#define mmSDMA2_CHICKEN_BITS_2                                                                         0x004b\n#define mmSDMA2_CHICKEN_BITS_2_BASE_IDX                                                                2\n#define mmSDMA2_STATUS3_REG                                                                            0x004c\n#define mmSDMA2_STATUS3_REG_BASE_IDX                                                                   2\n#define mmSDMA2_PHYSICAL_ADDR_LO                                                                       0x004d\n#define mmSDMA2_PHYSICAL_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_PHYSICAL_ADDR_HI                                                                       0x004e\n#define mmSDMA2_PHYSICAL_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_PHASE2_QUANTUM                                                                         0x004f\n#define mmSDMA2_PHASE2_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA2_ERROR_LOG                                                                              0x0050\n#define mmSDMA2_ERROR_LOG_BASE_IDX                                                                     2\n#define mmSDMA2_PUB_DUMMY_REG0                                                                         0x0051\n#define mmSDMA2_PUB_DUMMY_REG0_BASE_IDX                                                                2\n#define mmSDMA2_PUB_DUMMY_REG1                                                                         0x0052\n#define mmSDMA2_PUB_DUMMY_REG1_BASE_IDX                                                                2\n#define mmSDMA2_PUB_DUMMY_REG2                                                                         0x0053\n#define mmSDMA2_PUB_DUMMY_REG2_BASE_IDX                                                                2\n#define mmSDMA2_PUB_DUMMY_REG3                                                                         0x0054\n#define mmSDMA2_PUB_DUMMY_REG3_BASE_IDX                                                                2\n#define mmSDMA2_F32_COUNTER                                                                            0x0055\n#define mmSDMA2_F32_COUNTER_BASE_IDX                                                                   2\n#define mmSDMA2_CRD_CNTL                                                                               0x005b\n#define mmSDMA2_CRD_CNTL_BASE_IDX                                                                      2\n#define mmSDMA2_AQL_STATUS                                                                             0x005f\n#define mmSDMA2_AQL_STATUS_BASE_IDX                                                                    2\n#define mmSDMA2_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define mmSDMA2_EA_DBIT_ADDR_DATA_BASE_IDX                                                             2\n#define mmSDMA2_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define mmSDMA2_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            2\n#define mmSDMA2_TLBI_GCR_CNTL                                                                          0x0062\n#define mmSDMA2_TLBI_GCR_CNTL_BASE_IDX                                                                 2\n#define mmSDMA2_TILING_CONFIG                                                                          0x0063\n#define mmSDMA2_TILING_CONFIG_BASE_IDX                                                                 2\n#define mmSDMA2_INT_STATUS                                                                             0x0070\n#define mmSDMA2_INT_STATUS_BASE_IDX                                                                    2\n#define mmSDMA2_HOLE_ADDR_LO                                                                           0x0072\n#define mmSDMA2_HOLE_ADDR_LO_BASE_IDX                                                                  2\n#define mmSDMA2_HOLE_ADDR_HI                                                                           0x0073\n#define mmSDMA2_HOLE_ADDR_HI_BASE_IDX                                                                  2\n#define mmSDMA2_CLOCK_GATING_REG                                                                       0x0075\n#define mmSDMA2_CLOCK_GATING_REG_BASE_IDX                                                              2\n#define mmSDMA2_STATUS4_REG                                                                            0x0076\n#define mmSDMA2_STATUS4_REG_BASE_IDX                                                                   2\n#define mmSDMA2_SCRATCH_RAM_DATA                                                                       0x0077\n#define mmSDMA2_SCRATCH_RAM_DATA_BASE_IDX                                                              2\n#define mmSDMA2_SCRATCH_RAM_ADDR                                                                       0x0078\n#define mmSDMA2_SCRATCH_RAM_ADDR_BASE_IDX                                                              2\n#define mmSDMA2_TIMESTAMP_CNTL                                                                         0x0079\n#define mmSDMA2_TIMESTAMP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_STATUS5_REG                                                                            0x007a\n#define mmSDMA2_STATUS5_REG_BASE_IDX                                                                   2\n#define mmSDMA2_QUEUE_RESET_REQ                                                                        0x007b\n#define mmSDMA2_QUEUE_RESET_REQ_BASE_IDX                                                               2\n#define mmSDMA2_GFX_RB_CNTL                                                                            0x0080\n#define mmSDMA2_GFX_RB_CNTL_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_RB_BASE                                                                            0x0081\n#define mmSDMA2_GFX_RB_BASE_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_RB_BASE_HI                                                                         0x0082\n#define mmSDMA2_GFX_RB_BASE_HI_BASE_IDX                                                                2\n#define mmSDMA2_GFX_RB_RPTR                                                                            0x0083\n#define mmSDMA2_GFX_RB_RPTR_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_RB_RPTR_HI                                                                         0x0084\n#define mmSDMA2_GFX_RB_RPTR_HI_BASE_IDX                                                                2\n#define mmSDMA2_GFX_RB_WPTR                                                                            0x0085\n#define mmSDMA2_GFX_RB_WPTR_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_RB_WPTR_HI                                                                         0x0086\n#define mmSDMA2_GFX_RB_WPTR_HI_BASE_IDX                                                                2\n#define mmSDMA2_GFX_RB_WPTR_POLL_CNTL                                                                  0x0087\n#define mmSDMA2_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         2\n#define mmSDMA2_GFX_RB_RPTR_ADDR_HI                                                                    0x0088\n#define mmSDMA2_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           2\n#define mmSDMA2_GFX_RB_RPTR_ADDR_LO                                                                    0x0089\n#define mmSDMA2_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           2\n#define mmSDMA2_GFX_IB_CNTL                                                                            0x008a\n#define mmSDMA2_GFX_IB_CNTL_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_IB_RPTR                                                                            0x008b\n#define mmSDMA2_GFX_IB_RPTR_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_IB_OFFSET                                                                          0x008c\n#define mmSDMA2_GFX_IB_OFFSET_BASE_IDX                                                                 2\n#define mmSDMA2_GFX_IB_BASE_LO                                                                         0x008d\n#define mmSDMA2_GFX_IB_BASE_LO_BASE_IDX                                                                2\n#define mmSDMA2_GFX_IB_BASE_HI                                                                         0x008e\n#define mmSDMA2_GFX_IB_BASE_HI_BASE_IDX                                                                2\n#define mmSDMA2_GFX_IB_SIZE                                                                            0x008f\n#define mmSDMA2_GFX_IB_SIZE_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_SKIP_CNTL                                                                          0x0090\n#define mmSDMA2_GFX_SKIP_CNTL_BASE_IDX                                                                 2\n#define mmSDMA2_GFX_CONTEXT_STATUS                                                                     0x0091\n#define mmSDMA2_GFX_CONTEXT_STATUS_BASE_IDX                                                            2\n#define mmSDMA2_GFX_DOORBELL                                                                           0x0092\n#define mmSDMA2_GFX_DOORBELL_BASE_IDX                                                                  2\n#define mmSDMA2_GFX_CONTEXT_CNTL                                                                       0x0093\n#define mmSDMA2_GFX_CONTEXT_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_GFX_STATUS                                                                             0x00a8\n#define mmSDMA2_GFX_STATUS_BASE_IDX                                                                    2\n#define mmSDMA2_GFX_DOORBELL_LOG                                                                       0x00a9\n#define mmSDMA2_GFX_DOORBELL_LOG_BASE_IDX                                                              2\n#define mmSDMA2_GFX_WATERMARK                                                                          0x00aa\n#define mmSDMA2_GFX_WATERMARK_BASE_IDX                                                                 2\n#define mmSDMA2_GFX_DOORBELL_OFFSET                                                                    0x00ab\n#define mmSDMA2_GFX_DOORBELL_OFFSET_BASE_IDX                                                           2\n#define mmSDMA2_GFX_CSA_ADDR_LO                                                                        0x00ac\n#define mmSDMA2_GFX_CSA_ADDR_LO_BASE_IDX                                                               2\n#define mmSDMA2_GFX_CSA_ADDR_HI                                                                        0x00ad\n#define mmSDMA2_GFX_CSA_ADDR_HI_BASE_IDX                                                               2\n#define mmSDMA2_GFX_IB_SUB_REMAIN                                                                      0x00af\n#define mmSDMA2_GFX_IB_SUB_REMAIN_BASE_IDX                                                             2\n#define mmSDMA2_GFX_PREEMPT                                                                            0x00b0\n#define mmSDMA2_GFX_PREEMPT_BASE_IDX                                                                   2\n#define mmSDMA2_GFX_DUMMY_REG                                                                          0x00b1\n#define mmSDMA2_GFX_DUMMY_REG_BASE_IDX                                                                 2\n#define mmSDMA2_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x00b2\n#define mmSDMA2_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      2\n#define mmSDMA2_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x00b3\n#define mmSDMA2_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      2\n#define mmSDMA2_GFX_RB_AQL_CNTL                                                                        0x00b4\n#define mmSDMA2_GFX_RB_AQL_CNTL_BASE_IDX                                                               2\n#define mmSDMA2_GFX_MINOR_PTR_UPDATE                                                                   0x00b5\n#define mmSDMA2_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          2\n#define mmSDMA2_GFX_MIDCMD_DATA0                                                                       0x00c0\n#define mmSDMA2_GFX_MIDCMD_DATA0_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA1                                                                       0x00c1\n#define mmSDMA2_GFX_MIDCMD_DATA1_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA2                                                                       0x00c2\n#define mmSDMA2_GFX_MIDCMD_DATA2_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA3                                                                       0x00c3\n#define mmSDMA2_GFX_MIDCMD_DATA3_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA4                                                                       0x00c4\n#define mmSDMA2_GFX_MIDCMD_DATA4_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA5                                                                       0x00c5\n#define mmSDMA2_GFX_MIDCMD_DATA5_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA6                                                                       0x00c6\n#define mmSDMA2_GFX_MIDCMD_DATA6_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA7                                                                       0x00c7\n#define mmSDMA2_GFX_MIDCMD_DATA7_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA8                                                                       0x00c8\n#define mmSDMA2_GFX_MIDCMD_DATA8_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA9                                                                       0x00c9\n#define mmSDMA2_GFX_MIDCMD_DATA9_BASE_IDX                                                              2\n#define mmSDMA2_GFX_MIDCMD_DATA10                                                                      0x00ca\n#define mmSDMA2_GFX_MIDCMD_DATA10_BASE_IDX                                                             2\n#define mmSDMA2_GFX_MIDCMD_CNTL                                                                        0x00cb\n#define mmSDMA2_GFX_MIDCMD_CNTL_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_RB_CNTL                                                                           0x00d8\n#define mmSDMA2_PAGE_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_RB_BASE                                                                           0x00d9\n#define mmSDMA2_PAGE_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_RB_BASE_HI                                                                        0x00da\n#define mmSDMA2_PAGE_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_RB_RPTR                                                                           0x00db\n#define mmSDMA2_PAGE_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_RB_RPTR_HI                                                                        0x00dc\n#define mmSDMA2_PAGE_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_RB_WPTR                                                                           0x00dd\n#define mmSDMA2_PAGE_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_RB_WPTR_HI                                                                        0x00de\n#define mmSDMA2_PAGE_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_RB_WPTR_POLL_CNTL                                                                 0x00df\n#define mmSDMA2_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_PAGE_RB_RPTR_ADDR_HI                                                                   0x00e0\n#define mmSDMA2_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_PAGE_RB_RPTR_ADDR_LO                                                                   0x00e1\n#define mmSDMA2_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_PAGE_IB_CNTL                                                                           0x00e2\n#define mmSDMA2_PAGE_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_IB_RPTR                                                                           0x00e3\n#define mmSDMA2_PAGE_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_IB_OFFSET                                                                         0x00e4\n#define mmSDMA2_PAGE_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_PAGE_IB_BASE_LO                                                                        0x00e5\n#define mmSDMA2_PAGE_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_IB_BASE_HI                                                                        0x00e6\n#define mmSDMA2_PAGE_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_PAGE_IB_SIZE                                                                           0x00e7\n#define mmSDMA2_PAGE_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_SKIP_CNTL                                                                         0x00e8\n#define mmSDMA2_PAGE_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_PAGE_CONTEXT_STATUS                                                                    0x00e9\n#define mmSDMA2_PAGE_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_PAGE_DOORBELL                                                                          0x00ea\n#define mmSDMA2_PAGE_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_PAGE_STATUS                                                                            0x0100\n#define mmSDMA2_PAGE_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_PAGE_DOORBELL_LOG                                                                      0x0101\n#define mmSDMA2_PAGE_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_WATERMARK                                                                         0x0102\n#define mmSDMA2_PAGE_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_PAGE_DOORBELL_OFFSET                                                                   0x0103\n#define mmSDMA2_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_PAGE_CSA_ADDR_LO                                                                       0x0104\n#define mmSDMA2_PAGE_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_PAGE_CSA_ADDR_HI                                                                       0x0105\n#define mmSDMA2_PAGE_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_PAGE_IB_SUB_REMAIN                                                                     0x0107\n#define mmSDMA2_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_PAGE_PREEMPT                                                                           0x0108\n#define mmSDMA2_PAGE_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_PAGE_DUMMY_REG                                                                         0x0109\n#define mmSDMA2_PAGE_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x010a\n#define mmSDMA2_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x010b\n#define mmSDMA2_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_PAGE_RB_AQL_CNTL                                                                       0x010c\n#define mmSDMA2_PAGE_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_PAGE_MINOR_PTR_UPDATE                                                                  0x010d\n#define mmSDMA2_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_PAGE_MIDCMD_DATA0                                                                      0x0118\n#define mmSDMA2_PAGE_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA1                                                                      0x0119\n#define mmSDMA2_PAGE_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA2                                                                      0x011a\n#define mmSDMA2_PAGE_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA3                                                                      0x011b\n#define mmSDMA2_PAGE_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA4                                                                      0x011c\n#define mmSDMA2_PAGE_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA5                                                                      0x011d\n#define mmSDMA2_PAGE_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA6                                                                      0x011e\n#define mmSDMA2_PAGE_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA7                                                                      0x011f\n#define mmSDMA2_PAGE_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA8                                                                      0x0120\n#define mmSDMA2_PAGE_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA9                                                                      0x0121\n#define mmSDMA2_PAGE_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_PAGE_MIDCMD_DATA10                                                                     0x0122\n#define mmSDMA2_PAGE_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_PAGE_MIDCMD_CNTL                                                                       0x0123\n#define mmSDMA2_PAGE_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC0_RB_CNTL                                                                           0x0130\n#define mmSDMA2_RLC0_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_RB_BASE                                                                           0x0131\n#define mmSDMA2_RLC0_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_RB_BASE_HI                                                                        0x0132\n#define mmSDMA2_RLC0_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC0_RB_RPTR                                                                           0x0133\n#define mmSDMA2_RLC0_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_RB_RPTR_HI                                                                        0x0134\n#define mmSDMA2_RLC0_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC0_RB_WPTR                                                                           0x0135\n#define mmSDMA2_RLC0_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_RB_WPTR_HI                                                                        0x0136\n#define mmSDMA2_RLC0_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0137\n#define mmSDMA2_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC0_RB_RPTR_ADDR_HI                                                                   0x0138\n#define mmSDMA2_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC0_RB_RPTR_ADDR_LO                                                                   0x0139\n#define mmSDMA2_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC0_IB_CNTL                                                                           0x013a\n#define mmSDMA2_RLC0_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_IB_RPTR                                                                           0x013b\n#define mmSDMA2_RLC0_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_IB_OFFSET                                                                         0x013c\n#define mmSDMA2_RLC0_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC0_IB_BASE_LO                                                                        0x013d\n#define mmSDMA2_RLC0_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC0_IB_BASE_HI                                                                        0x013e\n#define mmSDMA2_RLC0_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC0_IB_SIZE                                                                           0x013f\n#define mmSDMA2_RLC0_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_SKIP_CNTL                                                                         0x0140\n#define mmSDMA2_RLC0_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC0_CONTEXT_STATUS                                                                    0x0141\n#define mmSDMA2_RLC0_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC0_DOORBELL                                                                          0x0142\n#define mmSDMA2_RLC0_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC0_STATUS                                                                            0x0158\n#define mmSDMA2_RLC0_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC0_DOORBELL_LOG                                                                      0x0159\n#define mmSDMA2_RLC0_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_WATERMARK                                                                         0x015a\n#define mmSDMA2_RLC0_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC0_DOORBELL_OFFSET                                                                   0x015b\n#define mmSDMA2_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC0_CSA_ADDR_LO                                                                       0x015c\n#define mmSDMA2_RLC0_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC0_CSA_ADDR_HI                                                                       0x015d\n#define mmSDMA2_RLC0_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC0_IB_SUB_REMAIN                                                                     0x015f\n#define mmSDMA2_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC0_PREEMPT                                                                           0x0160\n#define mmSDMA2_RLC0_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC0_DUMMY_REG                                                                         0x0161\n#define mmSDMA2_RLC0_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0162\n#define mmSDMA2_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0163\n#define mmSDMA2_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC0_RB_AQL_CNTL                                                                       0x0164\n#define mmSDMA2_RLC0_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC0_MINOR_PTR_UPDATE                                                                  0x0165\n#define mmSDMA2_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC0_MIDCMD_DATA0                                                                      0x0170\n#define mmSDMA2_RLC0_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA1                                                                      0x0171\n#define mmSDMA2_RLC0_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA2                                                                      0x0172\n#define mmSDMA2_RLC0_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA3                                                                      0x0173\n#define mmSDMA2_RLC0_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA4                                                                      0x0174\n#define mmSDMA2_RLC0_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA5                                                                      0x0175\n#define mmSDMA2_RLC0_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA6                                                                      0x0176\n#define mmSDMA2_RLC0_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA7                                                                      0x0177\n#define mmSDMA2_RLC0_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA8                                                                      0x0178\n#define mmSDMA2_RLC0_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA9                                                                      0x0179\n#define mmSDMA2_RLC0_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC0_MIDCMD_DATA10                                                                     0x017a\n#define mmSDMA2_RLC0_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC0_MIDCMD_CNTL                                                                       0x017b\n#define mmSDMA2_RLC0_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC1_RB_CNTL                                                                           0x0188\n#define mmSDMA2_RLC1_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_RB_BASE                                                                           0x0189\n#define mmSDMA2_RLC1_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_RB_BASE_HI                                                                        0x018a\n#define mmSDMA2_RLC1_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC1_RB_RPTR                                                                           0x018b\n#define mmSDMA2_RLC1_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_RB_RPTR_HI                                                                        0x018c\n#define mmSDMA2_RLC1_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC1_RB_WPTR                                                                           0x018d\n#define mmSDMA2_RLC1_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_RB_WPTR_HI                                                                        0x018e\n#define mmSDMA2_RLC1_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC1_RB_WPTR_POLL_CNTL                                                                 0x018f\n#define mmSDMA2_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC1_RB_RPTR_ADDR_HI                                                                   0x0190\n#define mmSDMA2_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC1_RB_RPTR_ADDR_LO                                                                   0x0191\n#define mmSDMA2_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC1_IB_CNTL                                                                           0x0192\n#define mmSDMA2_RLC1_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_IB_RPTR                                                                           0x0193\n#define mmSDMA2_RLC1_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_IB_OFFSET                                                                         0x0194\n#define mmSDMA2_RLC1_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC1_IB_BASE_LO                                                                        0x0195\n#define mmSDMA2_RLC1_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC1_IB_BASE_HI                                                                        0x0196\n#define mmSDMA2_RLC1_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC1_IB_SIZE                                                                           0x0197\n#define mmSDMA2_RLC1_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_SKIP_CNTL                                                                         0x0198\n#define mmSDMA2_RLC1_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC1_CONTEXT_STATUS                                                                    0x0199\n#define mmSDMA2_RLC1_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC1_DOORBELL                                                                          0x019a\n#define mmSDMA2_RLC1_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC1_STATUS                                                                            0x01b0\n#define mmSDMA2_RLC1_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC1_DOORBELL_LOG                                                                      0x01b1\n#define mmSDMA2_RLC1_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_WATERMARK                                                                         0x01b2\n#define mmSDMA2_RLC1_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC1_DOORBELL_OFFSET                                                                   0x01b3\n#define mmSDMA2_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC1_CSA_ADDR_LO                                                                       0x01b4\n#define mmSDMA2_RLC1_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC1_CSA_ADDR_HI                                                                       0x01b5\n#define mmSDMA2_RLC1_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC1_IB_SUB_REMAIN                                                                     0x01b7\n#define mmSDMA2_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC1_PREEMPT                                                                           0x01b8\n#define mmSDMA2_RLC1_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC1_DUMMY_REG                                                                         0x01b9\n#define mmSDMA2_RLC1_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x01ba\n#define mmSDMA2_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x01bb\n#define mmSDMA2_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC1_RB_AQL_CNTL                                                                       0x01bc\n#define mmSDMA2_RLC1_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC1_MINOR_PTR_UPDATE                                                                  0x01bd\n#define mmSDMA2_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC1_MIDCMD_DATA0                                                                      0x01c8\n#define mmSDMA2_RLC1_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA1                                                                      0x01c9\n#define mmSDMA2_RLC1_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA2                                                                      0x01ca\n#define mmSDMA2_RLC1_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA3                                                                      0x01cb\n#define mmSDMA2_RLC1_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA4                                                                      0x01cc\n#define mmSDMA2_RLC1_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA5                                                                      0x01cd\n#define mmSDMA2_RLC1_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA6                                                                      0x01ce\n#define mmSDMA2_RLC1_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA7                                                                      0x01cf\n#define mmSDMA2_RLC1_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA8                                                                      0x01d0\n#define mmSDMA2_RLC1_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA9                                                                      0x01d1\n#define mmSDMA2_RLC1_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC1_MIDCMD_DATA10                                                                     0x01d2\n#define mmSDMA2_RLC1_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC1_MIDCMD_CNTL                                                                       0x01d3\n#define mmSDMA2_RLC1_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC2_RB_CNTL                                                                           0x01e0\n#define mmSDMA2_RLC2_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_RB_BASE                                                                           0x01e1\n#define mmSDMA2_RLC2_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_RB_BASE_HI                                                                        0x01e2\n#define mmSDMA2_RLC2_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC2_RB_RPTR                                                                           0x01e3\n#define mmSDMA2_RLC2_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_RB_RPTR_HI                                                                        0x01e4\n#define mmSDMA2_RLC2_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC2_RB_WPTR                                                                           0x01e5\n#define mmSDMA2_RLC2_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_RB_WPTR_HI                                                                        0x01e6\n#define mmSDMA2_RLC2_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC2_RB_WPTR_POLL_CNTL                                                                 0x01e7\n#define mmSDMA2_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC2_RB_RPTR_ADDR_HI                                                                   0x01e8\n#define mmSDMA2_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC2_RB_RPTR_ADDR_LO                                                                   0x01e9\n#define mmSDMA2_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC2_IB_CNTL                                                                           0x01ea\n#define mmSDMA2_RLC2_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_IB_RPTR                                                                           0x01eb\n#define mmSDMA2_RLC2_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_IB_OFFSET                                                                         0x01ec\n#define mmSDMA2_RLC2_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC2_IB_BASE_LO                                                                        0x01ed\n#define mmSDMA2_RLC2_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC2_IB_BASE_HI                                                                        0x01ee\n#define mmSDMA2_RLC2_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC2_IB_SIZE                                                                           0x01ef\n#define mmSDMA2_RLC2_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_SKIP_CNTL                                                                         0x01f0\n#define mmSDMA2_RLC2_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC2_CONTEXT_STATUS                                                                    0x01f1\n#define mmSDMA2_RLC2_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC2_DOORBELL                                                                          0x01f2\n#define mmSDMA2_RLC2_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC2_STATUS                                                                            0x0208\n#define mmSDMA2_RLC2_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC2_DOORBELL_LOG                                                                      0x0209\n#define mmSDMA2_RLC2_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_WATERMARK                                                                         0x020a\n#define mmSDMA2_RLC2_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC2_DOORBELL_OFFSET                                                                   0x020b\n#define mmSDMA2_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC2_CSA_ADDR_LO                                                                       0x020c\n#define mmSDMA2_RLC2_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC2_CSA_ADDR_HI                                                                       0x020d\n#define mmSDMA2_RLC2_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC2_IB_SUB_REMAIN                                                                     0x020f\n#define mmSDMA2_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC2_PREEMPT                                                                           0x0210\n#define mmSDMA2_RLC2_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC2_DUMMY_REG                                                                         0x0211\n#define mmSDMA2_RLC2_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0212\n#define mmSDMA2_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0213\n#define mmSDMA2_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC2_RB_AQL_CNTL                                                                       0x0214\n#define mmSDMA2_RLC2_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC2_MINOR_PTR_UPDATE                                                                  0x0215\n#define mmSDMA2_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC2_MIDCMD_DATA0                                                                      0x0220\n#define mmSDMA2_RLC2_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA1                                                                      0x0221\n#define mmSDMA2_RLC2_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA2                                                                      0x0222\n#define mmSDMA2_RLC2_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA3                                                                      0x0223\n#define mmSDMA2_RLC2_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA4                                                                      0x0224\n#define mmSDMA2_RLC2_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA5                                                                      0x0225\n#define mmSDMA2_RLC2_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA6                                                                      0x0226\n#define mmSDMA2_RLC2_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA7                                                                      0x0227\n#define mmSDMA2_RLC2_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA8                                                                      0x0228\n#define mmSDMA2_RLC2_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA9                                                                      0x0229\n#define mmSDMA2_RLC2_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC2_MIDCMD_DATA10                                                                     0x022a\n#define mmSDMA2_RLC2_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC2_MIDCMD_CNTL                                                                       0x022b\n#define mmSDMA2_RLC2_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC3_RB_CNTL                                                                           0x0238\n#define mmSDMA2_RLC3_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_RB_BASE                                                                           0x0239\n#define mmSDMA2_RLC3_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_RB_BASE_HI                                                                        0x023a\n#define mmSDMA2_RLC3_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC3_RB_RPTR                                                                           0x023b\n#define mmSDMA2_RLC3_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_RB_RPTR_HI                                                                        0x023c\n#define mmSDMA2_RLC3_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC3_RB_WPTR                                                                           0x023d\n#define mmSDMA2_RLC3_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_RB_WPTR_HI                                                                        0x023e\n#define mmSDMA2_RLC3_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC3_RB_WPTR_POLL_CNTL                                                                 0x023f\n#define mmSDMA2_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC3_RB_RPTR_ADDR_HI                                                                   0x0240\n#define mmSDMA2_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC3_RB_RPTR_ADDR_LO                                                                   0x0241\n#define mmSDMA2_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC3_IB_CNTL                                                                           0x0242\n#define mmSDMA2_RLC3_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_IB_RPTR                                                                           0x0243\n#define mmSDMA2_RLC3_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_IB_OFFSET                                                                         0x0244\n#define mmSDMA2_RLC3_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC3_IB_BASE_LO                                                                        0x0245\n#define mmSDMA2_RLC3_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC3_IB_BASE_HI                                                                        0x0246\n#define mmSDMA2_RLC3_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC3_IB_SIZE                                                                           0x0247\n#define mmSDMA2_RLC3_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_SKIP_CNTL                                                                         0x0248\n#define mmSDMA2_RLC3_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC3_CONTEXT_STATUS                                                                    0x0249\n#define mmSDMA2_RLC3_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC3_DOORBELL                                                                          0x024a\n#define mmSDMA2_RLC3_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC3_STATUS                                                                            0x0260\n#define mmSDMA2_RLC3_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC3_DOORBELL_LOG                                                                      0x0261\n#define mmSDMA2_RLC3_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_WATERMARK                                                                         0x0262\n#define mmSDMA2_RLC3_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC3_DOORBELL_OFFSET                                                                   0x0263\n#define mmSDMA2_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC3_CSA_ADDR_LO                                                                       0x0264\n#define mmSDMA2_RLC3_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC3_CSA_ADDR_HI                                                                       0x0265\n#define mmSDMA2_RLC3_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC3_IB_SUB_REMAIN                                                                     0x0267\n#define mmSDMA2_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC3_PREEMPT                                                                           0x0268\n#define mmSDMA2_RLC3_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC3_DUMMY_REG                                                                         0x0269\n#define mmSDMA2_RLC3_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x026a\n#define mmSDMA2_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x026b\n#define mmSDMA2_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC3_RB_AQL_CNTL                                                                       0x026c\n#define mmSDMA2_RLC3_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC3_MINOR_PTR_UPDATE                                                                  0x026d\n#define mmSDMA2_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC3_MIDCMD_DATA0                                                                      0x0278\n#define mmSDMA2_RLC3_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA1                                                                      0x0279\n#define mmSDMA2_RLC3_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA2                                                                      0x027a\n#define mmSDMA2_RLC3_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA3                                                                      0x027b\n#define mmSDMA2_RLC3_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA4                                                                      0x027c\n#define mmSDMA2_RLC3_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA5                                                                      0x027d\n#define mmSDMA2_RLC3_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA6                                                                      0x027e\n#define mmSDMA2_RLC3_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA7                                                                      0x027f\n#define mmSDMA2_RLC3_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA8                                                                      0x0280\n#define mmSDMA2_RLC3_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA9                                                                      0x0281\n#define mmSDMA2_RLC3_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC3_MIDCMD_DATA10                                                                     0x0282\n#define mmSDMA2_RLC3_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC3_MIDCMD_CNTL                                                                       0x0283\n#define mmSDMA2_RLC3_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC4_RB_CNTL                                                                           0x0290\n#define mmSDMA2_RLC4_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_RB_BASE                                                                           0x0291\n#define mmSDMA2_RLC4_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_RB_BASE_HI                                                                        0x0292\n#define mmSDMA2_RLC4_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC4_RB_RPTR                                                                           0x0293\n#define mmSDMA2_RLC4_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_RB_RPTR_HI                                                                        0x0294\n#define mmSDMA2_RLC4_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC4_RB_WPTR                                                                           0x0295\n#define mmSDMA2_RLC4_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_RB_WPTR_HI                                                                        0x0296\n#define mmSDMA2_RLC4_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0297\n#define mmSDMA2_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC4_RB_RPTR_ADDR_HI                                                                   0x0298\n#define mmSDMA2_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC4_RB_RPTR_ADDR_LO                                                                   0x0299\n#define mmSDMA2_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC4_IB_CNTL                                                                           0x029a\n#define mmSDMA2_RLC4_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_IB_RPTR                                                                           0x029b\n#define mmSDMA2_RLC4_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_IB_OFFSET                                                                         0x029c\n#define mmSDMA2_RLC4_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC4_IB_BASE_LO                                                                        0x029d\n#define mmSDMA2_RLC4_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC4_IB_BASE_HI                                                                        0x029e\n#define mmSDMA2_RLC4_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC4_IB_SIZE                                                                           0x029f\n#define mmSDMA2_RLC4_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_SKIP_CNTL                                                                         0x02a0\n#define mmSDMA2_RLC4_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC4_CONTEXT_STATUS                                                                    0x02a1\n#define mmSDMA2_RLC4_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC4_DOORBELL                                                                          0x02a2\n#define mmSDMA2_RLC4_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC4_STATUS                                                                            0x02b8\n#define mmSDMA2_RLC4_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC4_DOORBELL_LOG                                                                      0x02b9\n#define mmSDMA2_RLC4_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_WATERMARK                                                                         0x02ba\n#define mmSDMA2_RLC4_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC4_DOORBELL_OFFSET                                                                   0x02bb\n#define mmSDMA2_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC4_CSA_ADDR_LO                                                                       0x02bc\n#define mmSDMA2_RLC4_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC4_CSA_ADDR_HI                                                                       0x02bd\n#define mmSDMA2_RLC4_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC4_IB_SUB_REMAIN                                                                     0x02bf\n#define mmSDMA2_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC4_PREEMPT                                                                           0x02c0\n#define mmSDMA2_RLC4_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC4_DUMMY_REG                                                                         0x02c1\n#define mmSDMA2_RLC4_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x02c2\n#define mmSDMA2_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x02c3\n#define mmSDMA2_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC4_RB_AQL_CNTL                                                                       0x02c4\n#define mmSDMA2_RLC4_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC4_MINOR_PTR_UPDATE                                                                  0x02c5\n#define mmSDMA2_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC4_MIDCMD_DATA0                                                                      0x02d0\n#define mmSDMA2_RLC4_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA1                                                                      0x02d1\n#define mmSDMA2_RLC4_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA2                                                                      0x02d2\n#define mmSDMA2_RLC4_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA3                                                                      0x02d3\n#define mmSDMA2_RLC4_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA4                                                                      0x02d4\n#define mmSDMA2_RLC4_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA5                                                                      0x02d5\n#define mmSDMA2_RLC4_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA6                                                                      0x02d6\n#define mmSDMA2_RLC4_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA7                                                                      0x02d7\n#define mmSDMA2_RLC4_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA8                                                                      0x02d8\n#define mmSDMA2_RLC4_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA9                                                                      0x02d9\n#define mmSDMA2_RLC4_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC4_MIDCMD_DATA10                                                                     0x02da\n#define mmSDMA2_RLC4_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC4_MIDCMD_CNTL                                                                       0x02db\n#define mmSDMA2_RLC4_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC5_RB_CNTL                                                                           0x02e8\n#define mmSDMA2_RLC5_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_RB_BASE                                                                           0x02e9\n#define mmSDMA2_RLC5_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_RB_BASE_HI                                                                        0x02ea\n#define mmSDMA2_RLC5_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC5_RB_RPTR                                                                           0x02eb\n#define mmSDMA2_RLC5_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_RB_RPTR_HI                                                                        0x02ec\n#define mmSDMA2_RLC5_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC5_RB_WPTR                                                                           0x02ed\n#define mmSDMA2_RLC5_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_RB_WPTR_HI                                                                        0x02ee\n#define mmSDMA2_RLC5_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC5_RB_WPTR_POLL_CNTL                                                                 0x02ef\n#define mmSDMA2_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC5_RB_RPTR_ADDR_HI                                                                   0x02f0\n#define mmSDMA2_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC5_RB_RPTR_ADDR_LO                                                                   0x02f1\n#define mmSDMA2_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC5_IB_CNTL                                                                           0x02f2\n#define mmSDMA2_RLC5_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_IB_RPTR                                                                           0x02f3\n#define mmSDMA2_RLC5_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_IB_OFFSET                                                                         0x02f4\n#define mmSDMA2_RLC5_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC5_IB_BASE_LO                                                                        0x02f5\n#define mmSDMA2_RLC5_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC5_IB_BASE_HI                                                                        0x02f6\n#define mmSDMA2_RLC5_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC5_IB_SIZE                                                                           0x02f7\n#define mmSDMA2_RLC5_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_SKIP_CNTL                                                                         0x02f8\n#define mmSDMA2_RLC5_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC5_CONTEXT_STATUS                                                                    0x02f9\n#define mmSDMA2_RLC5_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC5_DOORBELL                                                                          0x02fa\n#define mmSDMA2_RLC5_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC5_STATUS                                                                            0x0310\n#define mmSDMA2_RLC5_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC5_DOORBELL_LOG                                                                      0x0311\n#define mmSDMA2_RLC5_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_WATERMARK                                                                         0x0312\n#define mmSDMA2_RLC5_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC5_DOORBELL_OFFSET                                                                   0x0313\n#define mmSDMA2_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC5_CSA_ADDR_LO                                                                       0x0314\n#define mmSDMA2_RLC5_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC5_CSA_ADDR_HI                                                                       0x0315\n#define mmSDMA2_RLC5_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC5_IB_SUB_REMAIN                                                                     0x0317\n#define mmSDMA2_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC5_PREEMPT                                                                           0x0318\n#define mmSDMA2_RLC5_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC5_DUMMY_REG                                                                         0x0319\n#define mmSDMA2_RLC5_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x031a\n#define mmSDMA2_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x031b\n#define mmSDMA2_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC5_RB_AQL_CNTL                                                                       0x031c\n#define mmSDMA2_RLC5_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC5_MINOR_PTR_UPDATE                                                                  0x031d\n#define mmSDMA2_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC5_MIDCMD_DATA0                                                                      0x0328\n#define mmSDMA2_RLC5_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA1                                                                      0x0329\n#define mmSDMA2_RLC5_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA2                                                                      0x032a\n#define mmSDMA2_RLC5_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA3                                                                      0x032b\n#define mmSDMA2_RLC5_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA4                                                                      0x032c\n#define mmSDMA2_RLC5_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA5                                                                      0x032d\n#define mmSDMA2_RLC5_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA6                                                                      0x032e\n#define mmSDMA2_RLC5_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA7                                                                      0x032f\n#define mmSDMA2_RLC5_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA8                                                                      0x0330\n#define mmSDMA2_RLC5_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA9                                                                      0x0331\n#define mmSDMA2_RLC5_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC5_MIDCMD_DATA10                                                                     0x0332\n#define mmSDMA2_RLC5_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC5_MIDCMD_CNTL                                                                       0x0333\n#define mmSDMA2_RLC5_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC6_RB_CNTL                                                                           0x0340\n#define mmSDMA2_RLC6_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_RB_BASE                                                                           0x0341\n#define mmSDMA2_RLC6_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_RB_BASE_HI                                                                        0x0342\n#define mmSDMA2_RLC6_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC6_RB_RPTR                                                                           0x0343\n#define mmSDMA2_RLC6_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_RB_RPTR_HI                                                                        0x0344\n#define mmSDMA2_RLC6_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC6_RB_WPTR                                                                           0x0345\n#define mmSDMA2_RLC6_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_RB_WPTR_HI                                                                        0x0346\n#define mmSDMA2_RLC6_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0347\n#define mmSDMA2_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC6_RB_RPTR_ADDR_HI                                                                   0x0348\n#define mmSDMA2_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC6_RB_RPTR_ADDR_LO                                                                   0x0349\n#define mmSDMA2_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC6_IB_CNTL                                                                           0x034a\n#define mmSDMA2_RLC6_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_IB_RPTR                                                                           0x034b\n#define mmSDMA2_RLC6_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_IB_OFFSET                                                                         0x034c\n#define mmSDMA2_RLC6_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC6_IB_BASE_LO                                                                        0x034d\n#define mmSDMA2_RLC6_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC6_IB_BASE_HI                                                                        0x034e\n#define mmSDMA2_RLC6_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC6_IB_SIZE                                                                           0x034f\n#define mmSDMA2_RLC6_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_SKIP_CNTL                                                                         0x0350\n#define mmSDMA2_RLC6_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC6_CONTEXT_STATUS                                                                    0x0351\n#define mmSDMA2_RLC6_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC6_DOORBELL                                                                          0x0352\n#define mmSDMA2_RLC6_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC6_STATUS                                                                            0x0368\n#define mmSDMA2_RLC6_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC6_DOORBELL_LOG                                                                      0x0369\n#define mmSDMA2_RLC6_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_WATERMARK                                                                         0x036a\n#define mmSDMA2_RLC6_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC6_DOORBELL_OFFSET                                                                   0x036b\n#define mmSDMA2_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC6_CSA_ADDR_LO                                                                       0x036c\n#define mmSDMA2_RLC6_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC6_CSA_ADDR_HI                                                                       0x036d\n#define mmSDMA2_RLC6_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC6_IB_SUB_REMAIN                                                                     0x036f\n#define mmSDMA2_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC6_PREEMPT                                                                           0x0370\n#define mmSDMA2_RLC6_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC6_DUMMY_REG                                                                         0x0371\n#define mmSDMA2_RLC6_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0372\n#define mmSDMA2_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0373\n#define mmSDMA2_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC6_RB_AQL_CNTL                                                                       0x0374\n#define mmSDMA2_RLC6_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC6_MINOR_PTR_UPDATE                                                                  0x0375\n#define mmSDMA2_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC6_MIDCMD_DATA0                                                                      0x0380\n#define mmSDMA2_RLC6_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA1                                                                      0x0381\n#define mmSDMA2_RLC6_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA2                                                                      0x0382\n#define mmSDMA2_RLC6_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA3                                                                      0x0383\n#define mmSDMA2_RLC6_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA4                                                                      0x0384\n#define mmSDMA2_RLC6_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA5                                                                      0x0385\n#define mmSDMA2_RLC6_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA6                                                                      0x0386\n#define mmSDMA2_RLC6_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA7                                                                      0x0387\n#define mmSDMA2_RLC6_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA8                                                                      0x0388\n#define mmSDMA2_RLC6_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA9                                                                      0x0389\n#define mmSDMA2_RLC6_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC6_MIDCMD_DATA10                                                                     0x038a\n#define mmSDMA2_RLC6_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC6_MIDCMD_CNTL                                                                       0x038b\n#define mmSDMA2_RLC6_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC7_RB_CNTL                                                                           0x0398\n#define mmSDMA2_RLC7_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_RB_BASE                                                                           0x0399\n#define mmSDMA2_RLC7_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_RB_BASE_HI                                                                        0x039a\n#define mmSDMA2_RLC7_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC7_RB_RPTR                                                                           0x039b\n#define mmSDMA2_RLC7_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_RB_RPTR_HI                                                                        0x039c\n#define mmSDMA2_RLC7_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC7_RB_WPTR                                                                           0x039d\n#define mmSDMA2_RLC7_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_RB_WPTR_HI                                                                        0x039e\n#define mmSDMA2_RLC7_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC7_RB_WPTR_POLL_CNTL                                                                 0x039f\n#define mmSDMA2_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA2_RLC7_RB_RPTR_ADDR_HI                                                                   0x03a0\n#define mmSDMA2_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA2_RLC7_RB_RPTR_ADDR_LO                                                                   0x03a1\n#define mmSDMA2_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA2_RLC7_IB_CNTL                                                                           0x03a2\n#define mmSDMA2_RLC7_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_IB_RPTR                                                                           0x03a3\n#define mmSDMA2_RLC7_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_IB_OFFSET                                                                         0x03a4\n#define mmSDMA2_RLC7_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA2_RLC7_IB_BASE_LO                                                                        0x03a5\n#define mmSDMA2_RLC7_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA2_RLC7_IB_BASE_HI                                                                        0x03a6\n#define mmSDMA2_RLC7_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA2_RLC7_IB_SIZE                                                                           0x03a7\n#define mmSDMA2_RLC7_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_SKIP_CNTL                                                                         0x03a8\n#define mmSDMA2_RLC7_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA2_RLC7_CONTEXT_STATUS                                                                    0x03a9\n#define mmSDMA2_RLC7_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA2_RLC7_DOORBELL                                                                          0x03aa\n#define mmSDMA2_RLC7_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA2_RLC7_STATUS                                                                            0x03c0\n#define mmSDMA2_RLC7_STATUS_BASE_IDX                                                                   2\n#define mmSDMA2_RLC7_DOORBELL_LOG                                                                      0x03c1\n#define mmSDMA2_RLC7_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_WATERMARK                                                                         0x03c2\n#define mmSDMA2_RLC7_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA2_RLC7_DOORBELL_OFFSET                                                                   0x03c3\n#define mmSDMA2_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA2_RLC7_CSA_ADDR_LO                                                                       0x03c4\n#define mmSDMA2_RLC7_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA2_RLC7_CSA_ADDR_HI                                                                       0x03c5\n#define mmSDMA2_RLC7_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA2_RLC7_IB_SUB_REMAIN                                                                     0x03c7\n#define mmSDMA2_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA2_RLC7_PREEMPT                                                                           0x03c8\n#define mmSDMA2_RLC7_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA2_RLC7_DUMMY_REG                                                                         0x03c9\n#define mmSDMA2_RLC7_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA2_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x03ca\n#define mmSDMA2_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA2_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x03cb\n#define mmSDMA2_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA2_RLC7_RB_AQL_CNTL                                                                       0x03cc\n#define mmSDMA2_RLC7_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA2_RLC7_MINOR_PTR_UPDATE                                                                  0x03cd\n#define mmSDMA2_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA2_RLC7_MIDCMD_DATA0                                                                      0x03d8\n#define mmSDMA2_RLC7_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA1                                                                      0x03d9\n#define mmSDMA2_RLC7_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA2                                                                      0x03da\n#define mmSDMA2_RLC7_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA3                                                                      0x03db\n#define mmSDMA2_RLC7_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA4                                                                      0x03dc\n#define mmSDMA2_RLC7_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA5                                                                      0x03dd\n#define mmSDMA2_RLC7_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA6                                                                      0x03de\n#define mmSDMA2_RLC7_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA7                                                                      0x03df\n#define mmSDMA2_RLC7_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA8                                                                      0x03e0\n#define mmSDMA2_RLC7_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA9                                                                      0x03e1\n#define mmSDMA2_RLC7_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA2_RLC7_MIDCMD_DATA10                                                                     0x03e2\n#define mmSDMA2_RLC7_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA2_RLC7_MIDCMD_CNTL                                                                       0x03e3\n#define mmSDMA2_RLC7_MIDCMD_CNTL_BASE_IDX                                                              2\n\n\n\n\n#define mmSDMA3_DEC_START                                                                              0x0400\n#define mmSDMA3_DEC_START_BASE_IDX                                                                     2\n#define mmSDMA3_GLOBAL_TIMESTAMP_LO                                                                    0x040f\n#define mmSDMA3_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           2\n#define mmSDMA3_GLOBAL_TIMESTAMP_HI                                                                    0x0410\n#define mmSDMA3_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           2\n#define mmSDMA3_PG_CNTL                                                                                0x0416\n#define mmSDMA3_PG_CNTL_BASE_IDX                                                                       2\n#define mmSDMA3_PG_CTX_LO                                                                              0x0417\n#define mmSDMA3_PG_CTX_LO_BASE_IDX                                                                     2\n#define mmSDMA3_PG_CTX_HI                                                                              0x0418\n#define mmSDMA3_PG_CTX_HI_BASE_IDX                                                                     2\n#define mmSDMA3_PG_CTX_CNTL                                                                            0x0419\n#define mmSDMA3_PG_CTX_CNTL_BASE_IDX                                                                   2\n#define mmSDMA3_POWER_CNTL                                                                             0x041a\n#define mmSDMA3_POWER_CNTL_BASE_IDX                                                                    2\n#define mmSDMA3_CLK_CTRL                                                                               0x041b\n#define mmSDMA3_CLK_CTRL_BASE_IDX                                                                      2\n#define mmSDMA3_CNTL                                                                                   0x041c\n#define mmSDMA3_CNTL_BASE_IDX                                                                          2\n#define mmSDMA3_CHICKEN_BITS                                                                           0x041d\n#define mmSDMA3_CHICKEN_BITS_BASE_IDX                                                                  2\n#define mmSDMA3_GB_ADDR_CONFIG                                                                         0x041e\n#define mmSDMA3_GB_ADDR_CONFIG_BASE_IDX                                                                2\n#define mmSDMA3_GB_ADDR_CONFIG_READ                                                                    0x041f\n#define mmSDMA3_GB_ADDR_CONFIG_READ_BASE_IDX                                                           2\n#define mmSDMA3_RB_RPTR_FETCH_HI                                                                       0x0420\n#define mmSDMA3_RB_RPTR_FETCH_HI_BASE_IDX                                                              2\n#define mmSDMA3_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0421\n#define mmSDMA3_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      2\n#define mmSDMA3_RB_RPTR_FETCH                                                                          0x0422\n#define mmSDMA3_RB_RPTR_FETCH_BASE_IDX                                                                 2\n#define mmSDMA3_IB_OFFSET_FETCH                                                                        0x0423\n#define mmSDMA3_IB_OFFSET_FETCH_BASE_IDX                                                               2\n#define mmSDMA3_PROGRAM                                                                                0x0424\n#define mmSDMA3_PROGRAM_BASE_IDX                                                                       2\n#define mmSDMA3_STATUS_REG                                                                             0x0425\n#define mmSDMA3_STATUS_REG_BASE_IDX                                                                    2\n#define mmSDMA3_STATUS1_REG                                                                            0x0426\n#define mmSDMA3_STATUS1_REG_BASE_IDX                                                                   2\n#define mmSDMA3_RD_BURST_CNTL                                                                          0x0427\n#define mmSDMA3_RD_BURST_CNTL_BASE_IDX                                                                 2\n#define mmSDMA3_HBM_PAGE_CONFIG                                                                        0x0428\n#define mmSDMA3_HBM_PAGE_CONFIG_BASE_IDX                                                               2\n#define mmSDMA3_UCODE_CHECKSUM                                                                         0x0429\n#define mmSDMA3_UCODE_CHECKSUM_BASE_IDX                                                                2\n#define mmSDMA3_F32_CNTL                                                                               0x042a\n#define mmSDMA3_F32_CNTL_BASE_IDX                                                                      2\n#define mmSDMA3_FREEZE                                                                                 0x042b\n#define mmSDMA3_FREEZE_BASE_IDX                                                                        2\n#define mmSDMA3_PHASE0_QUANTUM                                                                         0x042c\n#define mmSDMA3_PHASE0_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA3_PHASE1_QUANTUM                                                                         0x042d\n#define mmSDMA3_PHASE1_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA3_EDC_CONFIG                                                                             0x0432\n#define mmSDMA3_EDC_CONFIG_BASE_IDX                                                                    2\n#define mmSDMA3_BA_THRESHOLD                                                                           0x0433\n#define mmSDMA3_BA_THRESHOLD_BASE_IDX                                                                  2\n#define mmSDMA3_ID                                                                                     0x0434\n#define mmSDMA3_ID_BASE_IDX                                                                            2\n#define mmSDMA3_VERSION                                                                                0x0435\n#define mmSDMA3_VERSION_BASE_IDX                                                                       2\n#define mmSDMA3_EDC_COUNTER                                                                            0x0436\n#define mmSDMA3_EDC_COUNTER_BASE_IDX                                                                   2\n#define mmSDMA3_EDC_COUNTER_CLEAR                                                                      0x0437\n#define mmSDMA3_EDC_COUNTER_CLEAR_BASE_IDX                                                             2\n#define mmSDMA3_STATUS2_REG                                                                            0x0438\n#define mmSDMA3_STATUS2_REG_BASE_IDX                                                                   2\n#define mmSDMA3_ATOMIC_CNTL                                                                            0x0439\n#define mmSDMA3_ATOMIC_CNTL_BASE_IDX                                                                   2\n#define mmSDMA3_ATOMIC_PREOP_LO                                                                        0x043a\n#define mmSDMA3_ATOMIC_PREOP_LO_BASE_IDX                                                               2\n#define mmSDMA3_ATOMIC_PREOP_HI                                                                        0x043b\n#define mmSDMA3_ATOMIC_PREOP_HI_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_CNTL                                                                             0x043c\n#define mmSDMA3_UTCL1_CNTL_BASE_IDX                                                                    2\n#define mmSDMA3_UTCL1_WATERMK                                                                          0x043d\n#define mmSDMA3_UTCL1_WATERMK_BASE_IDX                                                                 2\n#define mmSDMA3_UTCL1_RD_STATUS                                                                        0x043e\n#define mmSDMA3_UTCL1_RD_STATUS_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_WR_STATUS                                                                        0x043f\n#define mmSDMA3_UTCL1_WR_STATUS_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_INV0                                                                             0x0440\n#define mmSDMA3_UTCL1_INV0_BASE_IDX                                                                    2\n#define mmSDMA3_UTCL1_INV1                                                                             0x0441\n#define mmSDMA3_UTCL1_INV1_BASE_IDX                                                                    2\n#define mmSDMA3_UTCL1_INV2                                                                             0x0442\n#define mmSDMA3_UTCL1_INV2_BASE_IDX                                                                    2\n#define mmSDMA3_UTCL1_RD_XNACK0                                                                        0x0443\n#define mmSDMA3_UTCL1_RD_XNACK0_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_RD_XNACK1                                                                        0x0444\n#define mmSDMA3_UTCL1_RD_XNACK1_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_WR_XNACK0                                                                        0x0445\n#define mmSDMA3_UTCL1_WR_XNACK0_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_WR_XNACK1                                                                        0x0446\n#define mmSDMA3_UTCL1_WR_XNACK1_BASE_IDX                                                               2\n#define mmSDMA3_UTCL1_TIMEOUT                                                                          0x0447\n#define mmSDMA3_UTCL1_TIMEOUT_BASE_IDX                                                                 2\n#define mmSDMA3_UTCL1_PAGE                                                                             0x0448\n#define mmSDMA3_UTCL1_PAGE_BASE_IDX                                                                    2\n#define mmSDMA3_RELAX_ORDERING_LUT                                                                     0x044a\n#define mmSDMA3_RELAX_ORDERING_LUT_BASE_IDX                                                            2\n#define mmSDMA3_CHICKEN_BITS_2                                                                         0x044b\n#define mmSDMA3_CHICKEN_BITS_2_BASE_IDX                                                                2\n#define mmSDMA3_STATUS3_REG                                                                            0x044c\n#define mmSDMA3_STATUS3_REG_BASE_IDX                                                                   2\n#define mmSDMA3_PHYSICAL_ADDR_LO                                                                       0x044d\n#define mmSDMA3_PHYSICAL_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_PHYSICAL_ADDR_HI                                                                       0x044e\n#define mmSDMA3_PHYSICAL_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_PHASE2_QUANTUM                                                                         0x044f\n#define mmSDMA3_PHASE2_QUANTUM_BASE_IDX                                                                2\n#define mmSDMA3_ERROR_LOG                                                                              0x0450\n#define mmSDMA3_ERROR_LOG_BASE_IDX                                                                     2\n#define mmSDMA3_PUB_DUMMY_REG0                                                                         0x0451\n#define mmSDMA3_PUB_DUMMY_REG0_BASE_IDX                                                                2\n#define mmSDMA3_PUB_DUMMY_REG1                                                                         0x0452\n#define mmSDMA3_PUB_DUMMY_REG1_BASE_IDX                                                                2\n#define mmSDMA3_PUB_DUMMY_REG2                                                                         0x0453\n#define mmSDMA3_PUB_DUMMY_REG2_BASE_IDX                                                                2\n#define mmSDMA3_PUB_DUMMY_REG3                                                                         0x0454\n#define mmSDMA3_PUB_DUMMY_REG3_BASE_IDX                                                                2\n#define mmSDMA3_F32_COUNTER                                                                            0x0455\n#define mmSDMA3_F32_COUNTER_BASE_IDX                                                                   2\n#define mmSDMA3_CRD_CNTL                                                                               0x045b\n#define mmSDMA3_CRD_CNTL_BASE_IDX                                                                      2\n#define mmSDMA3_AQL_STATUS                                                                             0x045f\n#define mmSDMA3_AQL_STATUS_BASE_IDX                                                                    2\n#define mmSDMA3_EA_DBIT_ADDR_DATA                                                                      0x0460\n#define mmSDMA3_EA_DBIT_ADDR_DATA_BASE_IDX                                                             2\n#define mmSDMA3_EA_DBIT_ADDR_INDEX                                                                     0x0461\n#define mmSDMA3_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            2\n#define mmSDMA3_TLBI_GCR_CNTL                                                                          0x0462\n#define mmSDMA3_TLBI_GCR_CNTL_BASE_IDX                                                                 2\n#define mmSDMA3_TILING_CONFIG                                                                          0x0463\n#define mmSDMA3_TILING_CONFIG_BASE_IDX                                                                 2\n#define mmSDMA3_INT_STATUS                                                                             0x0470\n#define mmSDMA3_INT_STATUS_BASE_IDX                                                                    2\n#define mmSDMA3_HOLE_ADDR_LO                                                                           0x0472\n#define mmSDMA3_HOLE_ADDR_LO_BASE_IDX                                                                  2\n#define mmSDMA3_HOLE_ADDR_HI                                                                           0x0473\n#define mmSDMA3_HOLE_ADDR_HI_BASE_IDX                                                                  2\n#define mmSDMA3_CLOCK_GATING_REG                                                                       0x0475\n#define mmSDMA3_CLOCK_GATING_REG_BASE_IDX                                                              2\n#define mmSDMA3_STATUS4_REG                                                                            0x0476\n#define mmSDMA3_STATUS4_REG_BASE_IDX                                                                   2\n#define mmSDMA3_SCRATCH_RAM_DATA                                                                       0x0477\n#define mmSDMA3_SCRATCH_RAM_DATA_BASE_IDX                                                              2\n#define mmSDMA3_SCRATCH_RAM_ADDR                                                                       0x0478\n#define mmSDMA3_SCRATCH_RAM_ADDR_BASE_IDX                                                              2\n#define mmSDMA3_TIMESTAMP_CNTL                                                                         0x0479\n#define mmSDMA3_TIMESTAMP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_STATUS5_REG                                                                            0x047a\n#define mmSDMA3_STATUS5_REG_BASE_IDX                                                                   2\n#define mmSDMA3_QUEUE_RESET_REQ                                                                        0x047b\n#define mmSDMA3_QUEUE_RESET_REQ_BASE_IDX                                                               2\n#define mmSDMA3_GFX_RB_CNTL                                                                            0x0480\n#define mmSDMA3_GFX_RB_CNTL_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_RB_BASE                                                                            0x0481\n#define mmSDMA3_GFX_RB_BASE_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_RB_BASE_HI                                                                         0x0482\n#define mmSDMA3_GFX_RB_BASE_HI_BASE_IDX                                                                2\n#define mmSDMA3_GFX_RB_RPTR                                                                            0x0483\n#define mmSDMA3_GFX_RB_RPTR_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_RB_RPTR_HI                                                                         0x0484\n#define mmSDMA3_GFX_RB_RPTR_HI_BASE_IDX                                                                2\n#define mmSDMA3_GFX_RB_WPTR                                                                            0x0485\n#define mmSDMA3_GFX_RB_WPTR_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_RB_WPTR_HI                                                                         0x0486\n#define mmSDMA3_GFX_RB_WPTR_HI_BASE_IDX                                                                2\n#define mmSDMA3_GFX_RB_WPTR_POLL_CNTL                                                                  0x0487\n#define mmSDMA3_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         2\n#define mmSDMA3_GFX_RB_RPTR_ADDR_HI                                                                    0x0488\n#define mmSDMA3_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           2\n#define mmSDMA3_GFX_RB_RPTR_ADDR_LO                                                                    0x0489\n#define mmSDMA3_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           2\n#define mmSDMA3_GFX_IB_CNTL                                                                            0x048a\n#define mmSDMA3_GFX_IB_CNTL_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_IB_RPTR                                                                            0x048b\n#define mmSDMA3_GFX_IB_RPTR_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_IB_OFFSET                                                                          0x048c\n#define mmSDMA3_GFX_IB_OFFSET_BASE_IDX                                                                 2\n#define mmSDMA3_GFX_IB_BASE_LO                                                                         0x048d\n#define mmSDMA3_GFX_IB_BASE_LO_BASE_IDX                                                                2\n#define mmSDMA3_GFX_IB_BASE_HI                                                                         0x048e\n#define mmSDMA3_GFX_IB_BASE_HI_BASE_IDX                                                                2\n#define mmSDMA3_GFX_IB_SIZE                                                                            0x048f\n#define mmSDMA3_GFX_IB_SIZE_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_SKIP_CNTL                                                                          0x0490\n#define mmSDMA3_GFX_SKIP_CNTL_BASE_IDX                                                                 2\n#define mmSDMA3_GFX_CONTEXT_STATUS                                                                     0x0491\n#define mmSDMA3_GFX_CONTEXT_STATUS_BASE_IDX                                                            2\n#define mmSDMA3_GFX_DOORBELL                                                                           0x0492\n#define mmSDMA3_GFX_DOORBELL_BASE_IDX                                                                  2\n#define mmSDMA3_GFX_CONTEXT_CNTL                                                                       0x0493\n#define mmSDMA3_GFX_CONTEXT_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_GFX_STATUS                                                                             0x04a8\n#define mmSDMA3_GFX_STATUS_BASE_IDX                                                                    2\n#define mmSDMA3_GFX_DOORBELL_LOG                                                                       0x04a9\n#define mmSDMA3_GFX_DOORBELL_LOG_BASE_IDX                                                              2\n#define mmSDMA3_GFX_WATERMARK                                                                          0x04aa\n#define mmSDMA3_GFX_WATERMARK_BASE_IDX                                                                 2\n#define mmSDMA3_GFX_DOORBELL_OFFSET                                                                    0x04ab\n#define mmSDMA3_GFX_DOORBELL_OFFSET_BASE_IDX                                                           2\n#define mmSDMA3_GFX_CSA_ADDR_LO                                                                        0x04ac\n#define mmSDMA3_GFX_CSA_ADDR_LO_BASE_IDX                                                               2\n#define mmSDMA3_GFX_CSA_ADDR_HI                                                                        0x04ad\n#define mmSDMA3_GFX_CSA_ADDR_HI_BASE_IDX                                                               2\n#define mmSDMA3_GFX_IB_SUB_REMAIN                                                                      0x04af\n#define mmSDMA3_GFX_IB_SUB_REMAIN_BASE_IDX                                                             2\n#define mmSDMA3_GFX_PREEMPT                                                                            0x04b0\n#define mmSDMA3_GFX_PREEMPT_BASE_IDX                                                                   2\n#define mmSDMA3_GFX_DUMMY_REG                                                                          0x04b1\n#define mmSDMA3_GFX_DUMMY_REG_BASE_IDX                                                                 2\n#define mmSDMA3_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x04b2\n#define mmSDMA3_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      2\n#define mmSDMA3_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x04b3\n#define mmSDMA3_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      2\n#define mmSDMA3_GFX_RB_AQL_CNTL                                                                        0x04b4\n#define mmSDMA3_GFX_RB_AQL_CNTL_BASE_IDX                                                               2\n#define mmSDMA3_GFX_MINOR_PTR_UPDATE                                                                   0x04b5\n#define mmSDMA3_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          2\n#define mmSDMA3_GFX_MIDCMD_DATA0                                                                       0x04c0\n#define mmSDMA3_GFX_MIDCMD_DATA0_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA1                                                                       0x04c1\n#define mmSDMA3_GFX_MIDCMD_DATA1_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA2                                                                       0x04c2\n#define mmSDMA3_GFX_MIDCMD_DATA2_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA3                                                                       0x04c3\n#define mmSDMA3_GFX_MIDCMD_DATA3_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA4                                                                       0x04c4\n#define mmSDMA3_GFX_MIDCMD_DATA4_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA5                                                                       0x04c5\n#define mmSDMA3_GFX_MIDCMD_DATA5_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA6                                                                       0x04c6\n#define mmSDMA3_GFX_MIDCMD_DATA6_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA7                                                                       0x04c7\n#define mmSDMA3_GFX_MIDCMD_DATA7_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA8                                                                       0x04c8\n#define mmSDMA3_GFX_MIDCMD_DATA8_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA9                                                                       0x04c9\n#define mmSDMA3_GFX_MIDCMD_DATA9_BASE_IDX                                                              2\n#define mmSDMA3_GFX_MIDCMD_DATA10                                                                      0x04ca\n#define mmSDMA3_GFX_MIDCMD_DATA10_BASE_IDX                                                             2\n#define mmSDMA3_GFX_MIDCMD_CNTL                                                                        0x04cb\n#define mmSDMA3_GFX_MIDCMD_CNTL_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_RB_CNTL                                                                           0x04d8\n#define mmSDMA3_PAGE_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_RB_BASE                                                                           0x04d9\n#define mmSDMA3_PAGE_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_RB_BASE_HI                                                                        0x04da\n#define mmSDMA3_PAGE_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_RB_RPTR                                                                           0x04db\n#define mmSDMA3_PAGE_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_RB_RPTR_HI                                                                        0x04dc\n#define mmSDMA3_PAGE_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_RB_WPTR                                                                           0x04dd\n#define mmSDMA3_PAGE_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_RB_WPTR_HI                                                                        0x04de\n#define mmSDMA3_PAGE_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_RB_WPTR_POLL_CNTL                                                                 0x04df\n#define mmSDMA3_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_PAGE_RB_RPTR_ADDR_HI                                                                   0x04e0\n#define mmSDMA3_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_PAGE_RB_RPTR_ADDR_LO                                                                   0x04e1\n#define mmSDMA3_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_PAGE_IB_CNTL                                                                           0x04e2\n#define mmSDMA3_PAGE_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_IB_RPTR                                                                           0x04e3\n#define mmSDMA3_PAGE_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_IB_OFFSET                                                                         0x04e4\n#define mmSDMA3_PAGE_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_PAGE_IB_BASE_LO                                                                        0x04e5\n#define mmSDMA3_PAGE_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_IB_BASE_HI                                                                        0x04e6\n#define mmSDMA3_PAGE_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_PAGE_IB_SIZE                                                                           0x04e7\n#define mmSDMA3_PAGE_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_SKIP_CNTL                                                                         0x04e8\n#define mmSDMA3_PAGE_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_PAGE_CONTEXT_STATUS                                                                    0x04e9\n#define mmSDMA3_PAGE_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_PAGE_DOORBELL                                                                          0x04ea\n#define mmSDMA3_PAGE_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_PAGE_STATUS                                                                            0x0500\n#define mmSDMA3_PAGE_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_PAGE_DOORBELL_LOG                                                                      0x0501\n#define mmSDMA3_PAGE_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_WATERMARK                                                                         0x0502\n#define mmSDMA3_PAGE_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_PAGE_DOORBELL_OFFSET                                                                   0x0503\n#define mmSDMA3_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_PAGE_CSA_ADDR_LO                                                                       0x0504\n#define mmSDMA3_PAGE_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_PAGE_CSA_ADDR_HI                                                                       0x0505\n#define mmSDMA3_PAGE_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_PAGE_IB_SUB_REMAIN                                                                     0x0507\n#define mmSDMA3_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_PAGE_PREEMPT                                                                           0x0508\n#define mmSDMA3_PAGE_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_PAGE_DUMMY_REG                                                                         0x0509\n#define mmSDMA3_PAGE_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x050a\n#define mmSDMA3_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x050b\n#define mmSDMA3_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_PAGE_RB_AQL_CNTL                                                                       0x050c\n#define mmSDMA3_PAGE_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_PAGE_MINOR_PTR_UPDATE                                                                  0x050d\n#define mmSDMA3_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_PAGE_MIDCMD_DATA0                                                                      0x0518\n#define mmSDMA3_PAGE_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA1                                                                      0x0519\n#define mmSDMA3_PAGE_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA2                                                                      0x051a\n#define mmSDMA3_PAGE_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA3                                                                      0x051b\n#define mmSDMA3_PAGE_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA4                                                                      0x051c\n#define mmSDMA3_PAGE_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA5                                                                      0x051d\n#define mmSDMA3_PAGE_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA6                                                                      0x051e\n#define mmSDMA3_PAGE_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA7                                                                      0x051f\n#define mmSDMA3_PAGE_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA8                                                                      0x0520\n#define mmSDMA3_PAGE_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA9                                                                      0x0521\n#define mmSDMA3_PAGE_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_PAGE_MIDCMD_DATA10                                                                     0x0522\n#define mmSDMA3_PAGE_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_PAGE_MIDCMD_CNTL                                                                       0x0523\n#define mmSDMA3_PAGE_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC0_RB_CNTL                                                                           0x0530\n#define mmSDMA3_RLC0_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_RB_BASE                                                                           0x0531\n#define mmSDMA3_RLC0_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_RB_BASE_HI                                                                        0x0532\n#define mmSDMA3_RLC0_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC0_RB_RPTR                                                                           0x0533\n#define mmSDMA3_RLC0_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_RB_RPTR_HI                                                                        0x0534\n#define mmSDMA3_RLC0_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC0_RB_WPTR                                                                           0x0535\n#define mmSDMA3_RLC0_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_RB_WPTR_HI                                                                        0x0536\n#define mmSDMA3_RLC0_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0537\n#define mmSDMA3_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC0_RB_RPTR_ADDR_HI                                                                   0x0538\n#define mmSDMA3_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC0_RB_RPTR_ADDR_LO                                                                   0x0539\n#define mmSDMA3_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC0_IB_CNTL                                                                           0x053a\n#define mmSDMA3_RLC0_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_IB_RPTR                                                                           0x053b\n#define mmSDMA3_RLC0_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_IB_OFFSET                                                                         0x053c\n#define mmSDMA3_RLC0_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC0_IB_BASE_LO                                                                        0x053d\n#define mmSDMA3_RLC0_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC0_IB_BASE_HI                                                                        0x053e\n#define mmSDMA3_RLC0_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC0_IB_SIZE                                                                           0x053f\n#define mmSDMA3_RLC0_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_SKIP_CNTL                                                                         0x0540\n#define mmSDMA3_RLC0_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC0_CONTEXT_STATUS                                                                    0x0541\n#define mmSDMA3_RLC0_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC0_DOORBELL                                                                          0x0542\n#define mmSDMA3_RLC0_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC0_STATUS                                                                            0x0558\n#define mmSDMA3_RLC0_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC0_DOORBELL_LOG                                                                      0x0559\n#define mmSDMA3_RLC0_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_WATERMARK                                                                         0x055a\n#define mmSDMA3_RLC0_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC0_DOORBELL_OFFSET                                                                   0x055b\n#define mmSDMA3_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC0_CSA_ADDR_LO                                                                       0x055c\n#define mmSDMA3_RLC0_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC0_CSA_ADDR_HI                                                                       0x055d\n#define mmSDMA3_RLC0_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC0_IB_SUB_REMAIN                                                                     0x055f\n#define mmSDMA3_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC0_PREEMPT                                                                           0x0560\n#define mmSDMA3_RLC0_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC0_DUMMY_REG                                                                         0x0561\n#define mmSDMA3_RLC0_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0562\n#define mmSDMA3_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0563\n#define mmSDMA3_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC0_RB_AQL_CNTL                                                                       0x0564\n#define mmSDMA3_RLC0_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC0_MINOR_PTR_UPDATE                                                                  0x0565\n#define mmSDMA3_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC0_MIDCMD_DATA0                                                                      0x0570\n#define mmSDMA3_RLC0_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA1                                                                      0x0571\n#define mmSDMA3_RLC0_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA2                                                                      0x0572\n#define mmSDMA3_RLC0_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA3                                                                      0x0573\n#define mmSDMA3_RLC0_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA4                                                                      0x0574\n#define mmSDMA3_RLC0_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA5                                                                      0x0575\n#define mmSDMA3_RLC0_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA6                                                                      0x0576\n#define mmSDMA3_RLC0_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA7                                                                      0x0577\n#define mmSDMA3_RLC0_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA8                                                                      0x0578\n#define mmSDMA3_RLC0_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA9                                                                      0x0579\n#define mmSDMA3_RLC0_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC0_MIDCMD_DATA10                                                                     0x057a\n#define mmSDMA3_RLC0_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC0_MIDCMD_CNTL                                                                       0x057b\n#define mmSDMA3_RLC0_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC1_RB_CNTL                                                                           0x0588\n#define mmSDMA3_RLC1_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_RB_BASE                                                                           0x0589\n#define mmSDMA3_RLC1_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_RB_BASE_HI                                                                        0x058a\n#define mmSDMA3_RLC1_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC1_RB_RPTR                                                                           0x058b\n#define mmSDMA3_RLC1_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_RB_RPTR_HI                                                                        0x058c\n#define mmSDMA3_RLC1_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC1_RB_WPTR                                                                           0x058d\n#define mmSDMA3_RLC1_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_RB_WPTR_HI                                                                        0x058e\n#define mmSDMA3_RLC1_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC1_RB_WPTR_POLL_CNTL                                                                 0x058f\n#define mmSDMA3_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC1_RB_RPTR_ADDR_HI                                                                   0x0590\n#define mmSDMA3_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC1_RB_RPTR_ADDR_LO                                                                   0x0591\n#define mmSDMA3_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC1_IB_CNTL                                                                           0x0592\n#define mmSDMA3_RLC1_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_IB_RPTR                                                                           0x0593\n#define mmSDMA3_RLC1_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_IB_OFFSET                                                                         0x0594\n#define mmSDMA3_RLC1_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC1_IB_BASE_LO                                                                        0x0595\n#define mmSDMA3_RLC1_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC1_IB_BASE_HI                                                                        0x0596\n#define mmSDMA3_RLC1_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC1_IB_SIZE                                                                           0x0597\n#define mmSDMA3_RLC1_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_SKIP_CNTL                                                                         0x0598\n#define mmSDMA3_RLC1_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC1_CONTEXT_STATUS                                                                    0x0599\n#define mmSDMA3_RLC1_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC1_DOORBELL                                                                          0x059a\n#define mmSDMA3_RLC1_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC1_STATUS                                                                            0x05b0\n#define mmSDMA3_RLC1_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC1_DOORBELL_LOG                                                                      0x05b1\n#define mmSDMA3_RLC1_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_WATERMARK                                                                         0x05b2\n#define mmSDMA3_RLC1_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC1_DOORBELL_OFFSET                                                                   0x05b3\n#define mmSDMA3_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC1_CSA_ADDR_LO                                                                       0x05b4\n#define mmSDMA3_RLC1_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC1_CSA_ADDR_HI                                                                       0x05b5\n#define mmSDMA3_RLC1_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC1_IB_SUB_REMAIN                                                                     0x05b7\n#define mmSDMA3_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC1_PREEMPT                                                                           0x05b8\n#define mmSDMA3_RLC1_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC1_DUMMY_REG                                                                         0x05b9\n#define mmSDMA3_RLC1_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x05ba\n#define mmSDMA3_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x05bb\n#define mmSDMA3_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC1_RB_AQL_CNTL                                                                       0x05bc\n#define mmSDMA3_RLC1_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC1_MINOR_PTR_UPDATE                                                                  0x05bd\n#define mmSDMA3_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC1_MIDCMD_DATA0                                                                      0x05c8\n#define mmSDMA3_RLC1_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA1                                                                      0x05c9\n#define mmSDMA3_RLC1_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA2                                                                      0x05ca\n#define mmSDMA3_RLC1_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA3                                                                      0x05cb\n#define mmSDMA3_RLC1_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA4                                                                      0x05cc\n#define mmSDMA3_RLC1_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA5                                                                      0x05cd\n#define mmSDMA3_RLC1_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA6                                                                      0x05ce\n#define mmSDMA3_RLC1_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA7                                                                      0x05cf\n#define mmSDMA3_RLC1_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA8                                                                      0x05d0\n#define mmSDMA3_RLC1_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA9                                                                      0x05d1\n#define mmSDMA3_RLC1_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC1_MIDCMD_DATA10                                                                     0x05d2\n#define mmSDMA3_RLC1_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC1_MIDCMD_CNTL                                                                       0x05d3\n#define mmSDMA3_RLC1_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC2_RB_CNTL                                                                           0x05e0\n#define mmSDMA3_RLC2_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_RB_BASE                                                                           0x05e1\n#define mmSDMA3_RLC2_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_RB_BASE_HI                                                                        0x05e2\n#define mmSDMA3_RLC2_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC2_RB_RPTR                                                                           0x05e3\n#define mmSDMA3_RLC2_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_RB_RPTR_HI                                                                        0x05e4\n#define mmSDMA3_RLC2_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC2_RB_WPTR                                                                           0x05e5\n#define mmSDMA3_RLC2_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_RB_WPTR_HI                                                                        0x05e6\n#define mmSDMA3_RLC2_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC2_RB_WPTR_POLL_CNTL                                                                 0x05e7\n#define mmSDMA3_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC2_RB_RPTR_ADDR_HI                                                                   0x05e8\n#define mmSDMA3_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC2_RB_RPTR_ADDR_LO                                                                   0x05e9\n#define mmSDMA3_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC2_IB_CNTL                                                                           0x05ea\n#define mmSDMA3_RLC2_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_IB_RPTR                                                                           0x05eb\n#define mmSDMA3_RLC2_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_IB_OFFSET                                                                         0x05ec\n#define mmSDMA3_RLC2_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC2_IB_BASE_LO                                                                        0x05ed\n#define mmSDMA3_RLC2_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC2_IB_BASE_HI                                                                        0x05ee\n#define mmSDMA3_RLC2_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC2_IB_SIZE                                                                           0x05ef\n#define mmSDMA3_RLC2_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_SKIP_CNTL                                                                         0x05f0\n#define mmSDMA3_RLC2_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC2_CONTEXT_STATUS                                                                    0x05f1\n#define mmSDMA3_RLC2_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC2_DOORBELL                                                                          0x05f2\n#define mmSDMA3_RLC2_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC2_STATUS                                                                            0x0608\n#define mmSDMA3_RLC2_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC2_DOORBELL_LOG                                                                      0x0609\n#define mmSDMA3_RLC2_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_WATERMARK                                                                         0x060a\n#define mmSDMA3_RLC2_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC2_DOORBELL_OFFSET                                                                   0x060b\n#define mmSDMA3_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC2_CSA_ADDR_LO                                                                       0x060c\n#define mmSDMA3_RLC2_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC2_CSA_ADDR_HI                                                                       0x060d\n#define mmSDMA3_RLC2_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC2_IB_SUB_REMAIN                                                                     0x060f\n#define mmSDMA3_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC2_PREEMPT                                                                           0x0610\n#define mmSDMA3_RLC2_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC2_DUMMY_REG                                                                         0x0611\n#define mmSDMA3_RLC2_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0612\n#define mmSDMA3_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0613\n#define mmSDMA3_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC2_RB_AQL_CNTL                                                                       0x0614\n#define mmSDMA3_RLC2_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC2_MINOR_PTR_UPDATE                                                                  0x0615\n#define mmSDMA3_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC2_MIDCMD_DATA0                                                                      0x0620\n#define mmSDMA3_RLC2_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA1                                                                      0x0621\n#define mmSDMA3_RLC2_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA2                                                                      0x0622\n#define mmSDMA3_RLC2_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA3                                                                      0x0623\n#define mmSDMA3_RLC2_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA4                                                                      0x0624\n#define mmSDMA3_RLC2_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA5                                                                      0x0625\n#define mmSDMA3_RLC2_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA6                                                                      0x0626\n#define mmSDMA3_RLC2_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA7                                                                      0x0627\n#define mmSDMA3_RLC2_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA8                                                                      0x0628\n#define mmSDMA3_RLC2_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA9                                                                      0x0629\n#define mmSDMA3_RLC2_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC2_MIDCMD_DATA10                                                                     0x062a\n#define mmSDMA3_RLC2_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC2_MIDCMD_CNTL                                                                       0x062b\n#define mmSDMA3_RLC2_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC3_RB_CNTL                                                                           0x0638\n#define mmSDMA3_RLC3_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_RB_BASE                                                                           0x0639\n#define mmSDMA3_RLC3_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_RB_BASE_HI                                                                        0x063a\n#define mmSDMA3_RLC3_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC3_RB_RPTR                                                                           0x063b\n#define mmSDMA3_RLC3_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_RB_RPTR_HI                                                                        0x063c\n#define mmSDMA3_RLC3_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC3_RB_WPTR                                                                           0x063d\n#define mmSDMA3_RLC3_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_RB_WPTR_HI                                                                        0x063e\n#define mmSDMA3_RLC3_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC3_RB_WPTR_POLL_CNTL                                                                 0x063f\n#define mmSDMA3_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC3_RB_RPTR_ADDR_HI                                                                   0x0640\n#define mmSDMA3_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC3_RB_RPTR_ADDR_LO                                                                   0x0641\n#define mmSDMA3_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC3_IB_CNTL                                                                           0x0642\n#define mmSDMA3_RLC3_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_IB_RPTR                                                                           0x0643\n#define mmSDMA3_RLC3_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_IB_OFFSET                                                                         0x0644\n#define mmSDMA3_RLC3_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC3_IB_BASE_LO                                                                        0x0645\n#define mmSDMA3_RLC3_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC3_IB_BASE_HI                                                                        0x0646\n#define mmSDMA3_RLC3_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC3_IB_SIZE                                                                           0x0647\n#define mmSDMA3_RLC3_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_SKIP_CNTL                                                                         0x0648\n#define mmSDMA3_RLC3_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC3_CONTEXT_STATUS                                                                    0x0649\n#define mmSDMA3_RLC3_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC3_DOORBELL                                                                          0x064a\n#define mmSDMA3_RLC3_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC3_STATUS                                                                            0x0660\n#define mmSDMA3_RLC3_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC3_DOORBELL_LOG                                                                      0x0661\n#define mmSDMA3_RLC3_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_WATERMARK                                                                         0x0662\n#define mmSDMA3_RLC3_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC3_DOORBELL_OFFSET                                                                   0x0663\n#define mmSDMA3_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC3_CSA_ADDR_LO                                                                       0x0664\n#define mmSDMA3_RLC3_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC3_CSA_ADDR_HI                                                                       0x0665\n#define mmSDMA3_RLC3_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC3_IB_SUB_REMAIN                                                                     0x0667\n#define mmSDMA3_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC3_PREEMPT                                                                           0x0668\n#define mmSDMA3_RLC3_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC3_DUMMY_REG                                                                         0x0669\n#define mmSDMA3_RLC3_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x066a\n#define mmSDMA3_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x066b\n#define mmSDMA3_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC3_RB_AQL_CNTL                                                                       0x066c\n#define mmSDMA3_RLC3_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC3_MINOR_PTR_UPDATE                                                                  0x066d\n#define mmSDMA3_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC3_MIDCMD_DATA0                                                                      0x0678\n#define mmSDMA3_RLC3_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA1                                                                      0x0679\n#define mmSDMA3_RLC3_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA2                                                                      0x067a\n#define mmSDMA3_RLC3_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA3                                                                      0x067b\n#define mmSDMA3_RLC3_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA4                                                                      0x067c\n#define mmSDMA3_RLC3_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA5                                                                      0x067d\n#define mmSDMA3_RLC3_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA6                                                                      0x067e\n#define mmSDMA3_RLC3_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA7                                                                      0x067f\n#define mmSDMA3_RLC3_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA8                                                                      0x0680\n#define mmSDMA3_RLC3_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA9                                                                      0x0681\n#define mmSDMA3_RLC3_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC3_MIDCMD_DATA10                                                                     0x0682\n#define mmSDMA3_RLC3_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC3_MIDCMD_CNTL                                                                       0x0683\n#define mmSDMA3_RLC3_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC4_RB_CNTL                                                                           0x0690\n#define mmSDMA3_RLC4_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_RB_BASE                                                                           0x0691\n#define mmSDMA3_RLC4_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_RB_BASE_HI                                                                        0x0692\n#define mmSDMA3_RLC4_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC4_RB_RPTR                                                                           0x0693\n#define mmSDMA3_RLC4_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_RB_RPTR_HI                                                                        0x0694\n#define mmSDMA3_RLC4_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC4_RB_WPTR                                                                           0x0695\n#define mmSDMA3_RLC4_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_RB_WPTR_HI                                                                        0x0696\n#define mmSDMA3_RLC4_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0697\n#define mmSDMA3_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC4_RB_RPTR_ADDR_HI                                                                   0x0698\n#define mmSDMA3_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC4_RB_RPTR_ADDR_LO                                                                   0x0699\n#define mmSDMA3_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC4_IB_CNTL                                                                           0x069a\n#define mmSDMA3_RLC4_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_IB_RPTR                                                                           0x069b\n#define mmSDMA3_RLC4_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_IB_OFFSET                                                                         0x069c\n#define mmSDMA3_RLC4_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC4_IB_BASE_LO                                                                        0x069d\n#define mmSDMA3_RLC4_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC4_IB_BASE_HI                                                                        0x069e\n#define mmSDMA3_RLC4_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC4_IB_SIZE                                                                           0x069f\n#define mmSDMA3_RLC4_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_SKIP_CNTL                                                                         0x06a0\n#define mmSDMA3_RLC4_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC4_CONTEXT_STATUS                                                                    0x06a1\n#define mmSDMA3_RLC4_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC4_DOORBELL                                                                          0x06a2\n#define mmSDMA3_RLC4_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC4_STATUS                                                                            0x06b8\n#define mmSDMA3_RLC4_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC4_DOORBELL_LOG                                                                      0x06b9\n#define mmSDMA3_RLC4_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_WATERMARK                                                                         0x06ba\n#define mmSDMA3_RLC4_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC4_DOORBELL_OFFSET                                                                   0x06bb\n#define mmSDMA3_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC4_CSA_ADDR_LO                                                                       0x06bc\n#define mmSDMA3_RLC4_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC4_CSA_ADDR_HI                                                                       0x06bd\n#define mmSDMA3_RLC4_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC4_IB_SUB_REMAIN                                                                     0x06bf\n#define mmSDMA3_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC4_PREEMPT                                                                           0x06c0\n#define mmSDMA3_RLC4_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC4_DUMMY_REG                                                                         0x06c1\n#define mmSDMA3_RLC4_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x06c2\n#define mmSDMA3_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x06c3\n#define mmSDMA3_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC4_RB_AQL_CNTL                                                                       0x06c4\n#define mmSDMA3_RLC4_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC4_MINOR_PTR_UPDATE                                                                  0x06c5\n#define mmSDMA3_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC4_MIDCMD_DATA0                                                                      0x06d0\n#define mmSDMA3_RLC4_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA1                                                                      0x06d1\n#define mmSDMA3_RLC4_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA2                                                                      0x06d2\n#define mmSDMA3_RLC4_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA3                                                                      0x06d3\n#define mmSDMA3_RLC4_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA4                                                                      0x06d4\n#define mmSDMA3_RLC4_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA5                                                                      0x06d5\n#define mmSDMA3_RLC4_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA6                                                                      0x06d6\n#define mmSDMA3_RLC4_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA7                                                                      0x06d7\n#define mmSDMA3_RLC4_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA8                                                                      0x06d8\n#define mmSDMA3_RLC4_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA9                                                                      0x06d9\n#define mmSDMA3_RLC4_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC4_MIDCMD_DATA10                                                                     0x06da\n#define mmSDMA3_RLC4_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC4_MIDCMD_CNTL                                                                       0x06db\n#define mmSDMA3_RLC4_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC5_RB_CNTL                                                                           0x06e8\n#define mmSDMA3_RLC5_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_RB_BASE                                                                           0x06e9\n#define mmSDMA3_RLC5_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_RB_BASE_HI                                                                        0x06ea\n#define mmSDMA3_RLC5_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC5_RB_RPTR                                                                           0x06eb\n#define mmSDMA3_RLC5_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_RB_RPTR_HI                                                                        0x06ec\n#define mmSDMA3_RLC5_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC5_RB_WPTR                                                                           0x06ed\n#define mmSDMA3_RLC5_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_RB_WPTR_HI                                                                        0x06ee\n#define mmSDMA3_RLC5_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC5_RB_WPTR_POLL_CNTL                                                                 0x06ef\n#define mmSDMA3_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC5_RB_RPTR_ADDR_HI                                                                   0x06f0\n#define mmSDMA3_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC5_RB_RPTR_ADDR_LO                                                                   0x06f1\n#define mmSDMA3_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC5_IB_CNTL                                                                           0x06f2\n#define mmSDMA3_RLC5_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_IB_RPTR                                                                           0x06f3\n#define mmSDMA3_RLC5_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_IB_OFFSET                                                                         0x06f4\n#define mmSDMA3_RLC5_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC5_IB_BASE_LO                                                                        0x06f5\n#define mmSDMA3_RLC5_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC5_IB_BASE_HI                                                                        0x06f6\n#define mmSDMA3_RLC5_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC5_IB_SIZE                                                                           0x06f7\n#define mmSDMA3_RLC5_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_SKIP_CNTL                                                                         0x06f8\n#define mmSDMA3_RLC5_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC5_CONTEXT_STATUS                                                                    0x06f9\n#define mmSDMA3_RLC5_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC5_DOORBELL                                                                          0x06fa\n#define mmSDMA3_RLC5_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC5_STATUS                                                                            0x0710\n#define mmSDMA3_RLC5_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC5_DOORBELL_LOG                                                                      0x0711\n#define mmSDMA3_RLC5_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_WATERMARK                                                                         0x0712\n#define mmSDMA3_RLC5_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC5_DOORBELL_OFFSET                                                                   0x0713\n#define mmSDMA3_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC5_CSA_ADDR_LO                                                                       0x0714\n#define mmSDMA3_RLC5_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC5_CSA_ADDR_HI                                                                       0x0715\n#define mmSDMA3_RLC5_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC5_IB_SUB_REMAIN                                                                     0x0717\n#define mmSDMA3_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC5_PREEMPT                                                                           0x0718\n#define mmSDMA3_RLC5_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC5_DUMMY_REG                                                                         0x0719\n#define mmSDMA3_RLC5_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x071a\n#define mmSDMA3_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x071b\n#define mmSDMA3_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC5_RB_AQL_CNTL                                                                       0x071c\n#define mmSDMA3_RLC5_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC5_MINOR_PTR_UPDATE                                                                  0x071d\n#define mmSDMA3_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC5_MIDCMD_DATA0                                                                      0x0728\n#define mmSDMA3_RLC5_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA1                                                                      0x0729\n#define mmSDMA3_RLC5_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA2                                                                      0x072a\n#define mmSDMA3_RLC5_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA3                                                                      0x072b\n#define mmSDMA3_RLC5_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA4                                                                      0x072c\n#define mmSDMA3_RLC5_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA5                                                                      0x072d\n#define mmSDMA3_RLC5_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA6                                                                      0x072e\n#define mmSDMA3_RLC5_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA7                                                                      0x072f\n#define mmSDMA3_RLC5_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA8                                                                      0x0730\n#define mmSDMA3_RLC5_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA9                                                                      0x0731\n#define mmSDMA3_RLC5_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC5_MIDCMD_DATA10                                                                     0x0732\n#define mmSDMA3_RLC5_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC5_MIDCMD_CNTL                                                                       0x0733\n#define mmSDMA3_RLC5_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC6_RB_CNTL                                                                           0x0740\n#define mmSDMA3_RLC6_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_RB_BASE                                                                           0x0741\n#define mmSDMA3_RLC6_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_RB_BASE_HI                                                                        0x0742\n#define mmSDMA3_RLC6_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC6_RB_RPTR                                                                           0x0743\n#define mmSDMA3_RLC6_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_RB_RPTR_HI                                                                        0x0744\n#define mmSDMA3_RLC6_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC6_RB_WPTR                                                                           0x0745\n#define mmSDMA3_RLC6_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_RB_WPTR_HI                                                                        0x0746\n#define mmSDMA3_RLC6_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0747\n#define mmSDMA3_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC6_RB_RPTR_ADDR_HI                                                                   0x0748\n#define mmSDMA3_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC6_RB_RPTR_ADDR_LO                                                                   0x0749\n#define mmSDMA3_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC6_IB_CNTL                                                                           0x074a\n#define mmSDMA3_RLC6_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_IB_RPTR                                                                           0x074b\n#define mmSDMA3_RLC6_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_IB_OFFSET                                                                         0x074c\n#define mmSDMA3_RLC6_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC6_IB_BASE_LO                                                                        0x074d\n#define mmSDMA3_RLC6_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC6_IB_BASE_HI                                                                        0x074e\n#define mmSDMA3_RLC6_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC6_IB_SIZE                                                                           0x074f\n#define mmSDMA3_RLC6_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_SKIP_CNTL                                                                         0x0750\n#define mmSDMA3_RLC6_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC6_CONTEXT_STATUS                                                                    0x0751\n#define mmSDMA3_RLC6_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC6_DOORBELL                                                                          0x0752\n#define mmSDMA3_RLC6_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC6_STATUS                                                                            0x0768\n#define mmSDMA3_RLC6_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC6_DOORBELL_LOG                                                                      0x0769\n#define mmSDMA3_RLC6_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_WATERMARK                                                                         0x076a\n#define mmSDMA3_RLC6_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC6_DOORBELL_OFFSET                                                                   0x076b\n#define mmSDMA3_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC6_CSA_ADDR_LO                                                                       0x076c\n#define mmSDMA3_RLC6_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC6_CSA_ADDR_HI                                                                       0x076d\n#define mmSDMA3_RLC6_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC6_IB_SUB_REMAIN                                                                     0x076f\n#define mmSDMA3_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC6_PREEMPT                                                                           0x0770\n#define mmSDMA3_RLC6_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC6_DUMMY_REG                                                                         0x0771\n#define mmSDMA3_RLC6_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0772\n#define mmSDMA3_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0773\n#define mmSDMA3_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC6_RB_AQL_CNTL                                                                       0x0774\n#define mmSDMA3_RLC6_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC6_MINOR_PTR_UPDATE                                                                  0x0775\n#define mmSDMA3_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC6_MIDCMD_DATA0                                                                      0x0780\n#define mmSDMA3_RLC6_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA1                                                                      0x0781\n#define mmSDMA3_RLC6_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA2                                                                      0x0782\n#define mmSDMA3_RLC6_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA3                                                                      0x0783\n#define mmSDMA3_RLC6_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA4                                                                      0x0784\n#define mmSDMA3_RLC6_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA5                                                                      0x0785\n#define mmSDMA3_RLC6_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA6                                                                      0x0786\n#define mmSDMA3_RLC6_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA7                                                                      0x0787\n#define mmSDMA3_RLC6_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA8                                                                      0x0788\n#define mmSDMA3_RLC6_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA9                                                                      0x0789\n#define mmSDMA3_RLC6_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC6_MIDCMD_DATA10                                                                     0x078a\n#define mmSDMA3_RLC6_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC6_MIDCMD_CNTL                                                                       0x078b\n#define mmSDMA3_RLC6_MIDCMD_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC7_RB_CNTL                                                                           0x0798\n#define mmSDMA3_RLC7_RB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_RB_BASE                                                                           0x0799\n#define mmSDMA3_RLC7_RB_BASE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_RB_BASE_HI                                                                        0x079a\n#define mmSDMA3_RLC7_RB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC7_RB_RPTR                                                                           0x079b\n#define mmSDMA3_RLC7_RB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_RB_RPTR_HI                                                                        0x079c\n#define mmSDMA3_RLC7_RB_RPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC7_RB_WPTR                                                                           0x079d\n#define mmSDMA3_RLC7_RB_WPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_RB_WPTR_HI                                                                        0x079e\n#define mmSDMA3_RLC7_RB_WPTR_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC7_RB_WPTR_POLL_CNTL                                                                 0x079f\n#define mmSDMA3_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        2\n#define mmSDMA3_RLC7_RB_RPTR_ADDR_HI                                                                   0x07a0\n#define mmSDMA3_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          2\n#define mmSDMA3_RLC7_RB_RPTR_ADDR_LO                                                                   0x07a1\n#define mmSDMA3_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          2\n#define mmSDMA3_RLC7_IB_CNTL                                                                           0x07a2\n#define mmSDMA3_RLC7_IB_CNTL_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_IB_RPTR                                                                           0x07a3\n#define mmSDMA3_RLC7_IB_RPTR_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_IB_OFFSET                                                                         0x07a4\n#define mmSDMA3_RLC7_IB_OFFSET_BASE_IDX                                                                2\n#define mmSDMA3_RLC7_IB_BASE_LO                                                                        0x07a5\n#define mmSDMA3_RLC7_IB_BASE_LO_BASE_IDX                                                               2\n#define mmSDMA3_RLC7_IB_BASE_HI                                                                        0x07a6\n#define mmSDMA3_RLC7_IB_BASE_HI_BASE_IDX                                                               2\n#define mmSDMA3_RLC7_IB_SIZE                                                                           0x07a7\n#define mmSDMA3_RLC7_IB_SIZE_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_SKIP_CNTL                                                                         0x07a8\n#define mmSDMA3_RLC7_SKIP_CNTL_BASE_IDX                                                                2\n#define mmSDMA3_RLC7_CONTEXT_STATUS                                                                    0x07a9\n#define mmSDMA3_RLC7_CONTEXT_STATUS_BASE_IDX                                                           2\n#define mmSDMA3_RLC7_DOORBELL                                                                          0x07aa\n#define mmSDMA3_RLC7_DOORBELL_BASE_IDX                                                                 2\n#define mmSDMA3_RLC7_STATUS                                                                            0x07c0\n#define mmSDMA3_RLC7_STATUS_BASE_IDX                                                                   2\n#define mmSDMA3_RLC7_DOORBELL_LOG                                                                      0x07c1\n#define mmSDMA3_RLC7_DOORBELL_LOG_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_WATERMARK                                                                         0x07c2\n#define mmSDMA3_RLC7_WATERMARK_BASE_IDX                                                                2\n#define mmSDMA3_RLC7_DOORBELL_OFFSET                                                                   0x07c3\n#define mmSDMA3_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          2\n#define mmSDMA3_RLC7_CSA_ADDR_LO                                                                       0x07c4\n#define mmSDMA3_RLC7_CSA_ADDR_LO_BASE_IDX                                                              2\n#define mmSDMA3_RLC7_CSA_ADDR_HI                                                                       0x07c5\n#define mmSDMA3_RLC7_CSA_ADDR_HI_BASE_IDX                                                              2\n#define mmSDMA3_RLC7_IB_SUB_REMAIN                                                                     0x07c7\n#define mmSDMA3_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            2\n#define mmSDMA3_RLC7_PREEMPT                                                                           0x07c8\n#define mmSDMA3_RLC7_PREEMPT_BASE_IDX                                                                  2\n#define mmSDMA3_RLC7_DUMMY_REG                                                                         0x07c9\n#define mmSDMA3_RLC7_DUMMY_REG_BASE_IDX                                                                2\n#define mmSDMA3_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x07ca\n#define mmSDMA3_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     2\n#define mmSDMA3_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x07cb\n#define mmSDMA3_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     2\n#define mmSDMA3_RLC7_RB_AQL_CNTL                                                                       0x07cc\n#define mmSDMA3_RLC7_RB_AQL_CNTL_BASE_IDX                                                              2\n#define mmSDMA3_RLC7_MINOR_PTR_UPDATE                                                                  0x07cd\n#define mmSDMA3_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         2\n#define mmSDMA3_RLC7_MIDCMD_DATA0                                                                      0x07d8\n#define mmSDMA3_RLC7_MIDCMD_DATA0_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA1                                                                      0x07d9\n#define mmSDMA3_RLC7_MIDCMD_DATA1_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA2                                                                      0x07da\n#define mmSDMA3_RLC7_MIDCMD_DATA2_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA3                                                                      0x07db\n#define mmSDMA3_RLC7_MIDCMD_DATA3_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA4                                                                      0x07dc\n#define mmSDMA3_RLC7_MIDCMD_DATA4_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA5                                                                      0x07dd\n#define mmSDMA3_RLC7_MIDCMD_DATA5_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA6                                                                      0x07de\n#define mmSDMA3_RLC7_MIDCMD_DATA6_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA7                                                                      0x07df\n#define mmSDMA3_RLC7_MIDCMD_DATA7_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA8                                                                      0x07e0\n#define mmSDMA3_RLC7_MIDCMD_DATA8_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA9                                                                      0x07e1\n#define mmSDMA3_RLC7_MIDCMD_DATA9_BASE_IDX                                                             2\n#define mmSDMA3_RLC7_MIDCMD_DATA10                                                                     0x07e2\n#define mmSDMA3_RLC7_MIDCMD_DATA10_BASE_IDX                                                            2\n#define mmSDMA3_RLC7_MIDCMD_CNTL                                                                       0x07e3\n#define mmSDMA3_RLC7_MIDCMD_CNTL_BASE_IDX                                                              2\n\n\n\n\n#define ixPCC_STALL_PATTERN_CTRL                                                                       0x0000\n#define ixPWRBRK_STALL_PATTERN_CTRL                                                                    0x0001\n#define ixPCC_STALL_PATTERN_1_2                                                                        0x0006\n#define ixPCC_STALL_PATTERN_3_4                                                                        0x0007\n#define ixPCC_STALL_PATTERN_5_6                                                                        0x0008\n#define ixPCC_STALL_PATTERN_7                                                                          0x0009\n#define ixPWRBRK_STALL_PATTERN_1_2                                                                     0x000a\n#define ixPWRBRK_STALL_PATTERN_3_4                                                                     0x000b\n#define ixPWRBRK_STALL_PATTERN_5_6                                                                     0x000c\n#define ixPWRBRK_STALL_PATTERN_7                                                                       0x000d\n#define ixPCC_PWRBRK_HYSTERESIS_CTRL                                                                   0x000e\n#define ixEDC_STRETCH_PERF_COUNTER                                                                     0x000f\n#define ixEDC_UNSTRETCH_PERF_COUNTER                                                                   0x0010\n#define ixEDC_STRETCH_NUM_PERF_COUNTER                                                                 0x0011\n#define ixGC_CAC_ID                                                                                    0x0020\n#define ixGC_CAC_CNTL                                                                                  0x0021\n#define ixGC_CAC_OVR_SEL                                                                               0x0022\n#define ixGC_CAC_OVR_VAL                                                                               0x0023\n#define ixGC_CAC_WEIGHT_BCI_0                                                                          0x0024\n#define ixGC_CAC_WEIGHT_CB_0                                                                           0x0025\n#define ixGC_CAC_WEIGHT_CB_1                                                                           0x0026\n#define ixGC_CAC_WEIGHT_CB_2                                                                           0x0027\n#define ixGC_CAC_WEIGHT_CB_3                                                                           0x0028\n#define ixGC_CAC_WEIGHT_CB_4                                                                           0x0029\n#define ixGC_CAC_WEIGHT_CP_0                                                                           0x002a\n#define ixGC_CAC_WEIGHT_CP_1                                                                           0x002b\n#define ixGC_CAC_WEIGHT_DB_0                                                                           0x002c\n#define ixGC_CAC_WEIGHT_DB_1                                                                           0x002d\n#define ixGC_CAC_WEIGHT_DB_2                                                                           0x002e\n#define ixGC_CAC_WEIGHT_DB_3                                                                           0x002f\n#define ixGC_CAC_WEIGHT_DB_4                                                                           0x0030\n#define ixGC_CAC_WEIGHT_GDS_0                                                                          0x0031\n#define ixGC_CAC_WEIGHT_GDS_1                                                                          0x0032\n#define ixGC_CAC_WEIGHT_GDS_2                                                                          0x0033\n#define ixGC_CAC_WEIGHT_LDS_0                                                                          0x0034\n#define ixGC_CAC_WEIGHT_LDS_1                                                                          0x0035\n#define ixGC_CAC_WEIGHT_LDS_2                                                                          0x0036\n#define ixGC_CAC_WEIGHT_LDS_3                                                                          0x0037\n#define ixGC_CAC_WEIGHT_LDS_4                                                                          0x0038\n#define ixGC_CAC_WEIGHT_PA_0                                                                           0x0039\n#define ixGC_CAC_WEIGHT_PA_1                                                                           0x003a\n#define ixGC_CAC_WEIGHT_PA_2                                                                           0x003b\n#define ixGC_CAC_WEIGHT_PA_3                                                                           0x003c\n#define ixGC_CAC_WEIGHT_PC_0                                                                           0x003d\n#define ixGC_CAC_WEIGHT_SC_0                                                                           0x003e\n#define ixGC_CAC_WEIGHT_SC_1                                                                           0x003f\n#define ixGC_CAC_WEIGHT_SC_2                                                                           0x0040\n#define ixGC_CAC_WEIGHT_SC_3                                                                           0x0041\n#define ixGC_CAC_WEIGHT_SPI_0                                                                          0x0042\n#define ixGC_CAC_WEIGHT_SPI_1                                                                          0x0043\n#define ixGC_CAC_WEIGHT_SPI_2                                                                          0x0044\n#define ixGC_CAC_WEIGHT_SQ_0                                                                           0x0045\n#define ixGC_CAC_WEIGHT_SQ_1                                                                           0x0046\n#define ixGC_CAC_WEIGHT_SQ_2                                                                           0x0047\n#define ixGC_CAC_WEIGHT_SQ_3                                                                           0x0048\n#define ixGC_CAC_WEIGHT_SX_0                                                                           0x0049\n#define ixGC_CAC_WEIGHT_SXRB_0                                                                         0x004a\n#define ixGC_CAC_WEIGHT_TA_0                                                                           0x004b\n#define ixGC_CAC_WEIGHT_TCP_0                                                                          0x004c\n#define ixGC_CAC_WEIGHT_TCP_1                                                                          0x004d\n#define ixGC_CAC_WEIGHT_TCP_2                                                                          0x004e\n#define ixGC_CAC_WEIGHT_TCP_3                                                                          0x004f\n#define ixGC_CAC_WEIGHT_TD_0                                                                           0x0050\n#define ixGC_CAC_WEIGHT_TD_1                                                                           0x0051\n#define ixGC_CAC_WEIGHT_TD_2                                                                           0x0052\n#define ixGC_CAC_WEIGHT_TD_3                                                                           0x0053\n#define ixGC_CAC_WEIGHT_TD_4                                                                           0x0054\n#define ixGC_CAC_WEIGHT_TD_5                                                                           0x0055\n#define ixGC_CAC_WEIGHT_RMI_0                                                                          0x0056\n#define ixGC_CAC_WEIGHT_RMI_1                                                                          0x0057\n#define ixGC_CAC_WEIGHT_EA_0                                                                           0x0058\n#define ixGC_CAC_WEIGHT_EA_1                                                                           0x0059\n#define ixGC_CAC_WEIGHT_EA_2                                                                           0x005a\n#define ixGC_CAC_WEIGHT_UTCL2_ATCL2_0                                                                  0x005b\n#define ixGC_CAC_WEIGHT_UTCL2_ATCL2_1                                                                  0x005c\n#define ixGC_CAC_WEIGHT_UTCL2_ATCL2_2                                                                  0x005d\n#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_0                                                                 0x005e\n#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_1                                                                 0x005f\n#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_2                                                                 0x0060\n#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_3                                                                 0x0061\n#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_4                                                                 0x0062\n#define ixGC_CAC_WEIGHT_UTCL2_VML2_0                                                                   0x0063\n#define ixGC_CAC_WEIGHT_UTCL2_VML2_1                                                                   0x0064\n#define ixGC_CAC_WEIGHT_UTCL2_VML2_2                                                                   0x0065\n#define ixGC_CAC_WEIGHT_UTCL2_WALKER_0                                                                 0x0066\n#define ixGC_CAC_WEIGHT_UTCL2_WALKER_1                                                                 0x0067\n#define ixGC_CAC_WEIGHT_UTCL2_WALKER_2                                                                 0x0068\n#define ixGC_CAC_WEIGHT_CU_0                                                                           0x0069\n#define ixGC_CAC_WEIGHT_UTCL1_0                                                                        0x006a\n#define ixGC_CAC_WEIGHT_GE_0                                                                           0x006b\n#define ixGC_CAC_WEIGHT_GE_1                                                                           0x006c\n#define ixGC_CAC_WEIGHT_GE_2                                                                           0x006d\n#define ixGC_CAC_WEIGHT_GE_3                                                                           0x006e\n#define ixGC_CAC_WEIGHT_GE_4                                                                           0x006f\n#define ixGC_CAC_WEIGHT_GE_5                                                                           0x0070\n#define ixGC_CAC_WEIGHT_GE_6                                                                           0x0071\n#define ixGC_CAC_WEIGHT_GE_7                                                                           0x0072\n#define ixGC_CAC_WEIGHT_GE_8                                                                           0x0073\n#define ixGC_CAC_WEIGHT_GE_9                                                                           0x0074\n#define ixGC_CAC_WEIGHT_GE_10                                                                          0x0075\n#define ixGC_CAC_WEIGHT_PMM_0                                                                          0x0076\n#define ixGC_CAC_WEIGHT_GL2C_0                                                                         0x0077\n#define ixGC_CAC_WEIGHT_GL2C_1                                                                         0x0078\n#define ixGC_CAC_WEIGHT_GL2C_2                                                                         0x0079\n#define ixGC_CAC_WEIGHT_GUS_0                                                                          0x007a\n#define ixGC_CAC_WEIGHT_GUS_1                                                                          0x007b\n#define ixGC_CAC_WEIGHT_PH_0                                                                           0x007c\n#define ixGC_CAC_WEIGHT_PH_1                                                                           0x007d\n#define ixGC_CAC_WEIGHT_PH_2                                                                           0x007e\n#define ixGC_CAC_WEIGHT_PH_3                                                                           0x007f\n#define ixGC_CAC_WEIGHT_SDMA_0                                                                         0x0080\n#define ixGC_CAC_WEIGHT_SDMA_1                                                                         0x0081\n#define ixGC_CAC_WEIGHT_SDMA_2                                                                         0x0082\n#define ixGC_CAC_WEIGHT_SDMA_3                                                                         0x0083\n#define ixGC_CAC_WEIGHT_SDMA_4                                                                         0x0084\n#define ixGC_CAC_WEIGHT_SDMA_5                                                                         0x0085\n#define ixGC_CAC_WEIGHT_SP_0                                                                           0x0086\n#define ixGC_CAC_WEIGHT_SP_1                                                                           0x0087\n#define ixGC_CAC_WEIGHT_GL1C_0                                                                         0x0088\n#define ixGC_CAC_WEIGHT_GL1C_1                                                                         0x0089\n#define ixGC_CAC_WEIGHT_GL1C_2                                                                         0x008a\n#define ixGC_CAC_WEIGHT_CHC_0                                                                          0x008b\n#define ixGC_CAC_WEIGHT_CHC_1                                                                          0x008c\n#define ixGC_CAC_WEIGHT_SQC_0                                                                          0x008d\n#define ixGC_CAC_WEIGHT_SQC_1                                                                          0x008e\n#define ixGC_CAC_WEIGHT_RLC_0                                                                          0x008f\n#define ixGC_CAC_ACC_LDS0                                                                              0x0100\n#define ixGC_CAC_ACC_LDS1                                                                              0x0101\n#define ixGC_CAC_ACC_LDS2                                                                              0x0102\n#define ixGC_CAC_ACC_LDS3                                                                              0x0103\n#define ixGC_CAC_ACC_LDS4                                                                              0x0104\n#define ixGC_CAC_ACC_LDS5                                                                              0x0105\n#define ixGC_CAC_ACC_LDS6                                                                              0x0106\n#define ixGC_CAC_ACC_LDS7                                                                              0x0107\n#define ixGC_CAC_ACC_LDS8                                                                              0x0108\n#define ixGC_CAC_ACC_BCI0                                                                              0x0109\n#define ixGC_CAC_ACC_BCI1                                                                              0x010a\n#define ixGC_CAC_ACC_CB0                                                                               0x010b\n#define ixGC_CAC_ACC_CB1                                                                               0x010c\n#define ixGC_CAC_ACC_CB2                                                                               0x010d\n#define ixGC_CAC_ACC_CB3                                                                               0x010e\n#define ixGC_CAC_ACC_CB4                                                                               0x010f\n#define ixGC_CAC_ACC_CB5                                                                               0x0110\n#define ixGC_CAC_ACC_CB6                                                                               0x0111\n#define ixGC_CAC_ACC_CB7                                                                               0x0112\n#define ixGC_CAC_ACC_CB8                                                                               0x0113\n#define ixGC_CAC_ACC_CB9                                                                               0x0114\n#define ixGC_CAC_ACC_CP0                                                                               0x0115\n#define ixGC_CAC_ACC_CP1                                                                               0x0116\n#define ixGC_CAC_ACC_CP2                                                                               0x0117\n#define ixGC_CAC_ACC_DB0                                                                               0x0118\n#define ixGC_CAC_ACC_DB1                                                                               0x0119\n#define ixGC_CAC_ACC_DB2                                                                               0x011a\n#define ixGC_CAC_ACC_DB3                                                                               0x011b\n#define ixGC_CAC_ACC_DB4                                                                               0x011c\n#define ixGC_CAC_ACC_DB5                                                                               0x011d\n#define ixGC_CAC_ACC_DB6                                                                               0x011e\n#define ixGC_CAC_ACC_DB7                                                                               0x011f\n#define ixGC_CAC_ACC_DB8                                                                               0x0120\n#define ixGC_CAC_ACC_DB9                                                                               0x0121\n#define ixGC_CAC_ACC_GDS0                                                                              0x0122\n#define ixGC_CAC_ACC_GDS1                                                                              0x0123\n#define ixGC_CAC_ACC_GDS2                                                                              0x0124\n#define ixGC_CAC_ACC_GDS3                                                                              0x0125\n#define ixGC_CAC_ACC_GDS4                                                                              0x0126\n#define ixGC_CAC_ACC_GDS5                                                                              0x0127\n#define ixGC_CAC_ACC_GDS6                                                                              0x0128\n#define ixGC_CAC_ACC_PA0                                                                               0x0129\n#define ixGC_CAC_ACC_PA1                                                                               0x012a\n#define ixGC_CAC_ACC_PA2                                                                               0x012b\n#define ixGC_CAC_ACC_PA3                                                                               0x012c\n#define ixGC_CAC_ACC_PA4                                                                               0x012d\n#define ixGC_CAC_ACC_PA5                                                                               0x012e\n#define ixGC_CAC_ACC_PA6                                                                               0x012f\n#define ixGC_CAC_ACC_PA7                                                                               0x0130\n#define ixGC_CAC_ACC_PC0                                                                               0x0131\n#define ixGC_CAC_ACC_SC0                                                                               0x0132\n#define ixGC_CAC_ACC_SC1                                                                               0x0133\n#define ixGC_CAC_ACC_SC2                                                                               0x0134\n#define ixGC_CAC_ACC_SC3                                                                               0x0135\n#define ixGC_CAC_ACC_SC4                                                                               0x0136\n#define ixGC_CAC_ACC_SC5                                                                               0x0137\n#define ixGC_CAC_ACC_SC6                                                                               0x0138\n#define ixGC_CAC_ACC_SC7                                                                               0x0139\n#define ixGC_CAC_ACC_SPI0                                                                              0x013a\n#define ixGC_CAC_ACC_SPI1                                                                              0x013b\n#define ixGC_CAC_ACC_SPI2                                                                              0x013c\n#define ixGC_CAC_ACC_SPI3                                                                              0x013d\n#define ixGC_CAC_ACC_SPI4                                                                              0x013e\n#define ixGC_CAC_ACC_SPI5                                                                              0x013f\n#define ixGC_CAC_ACC_SQ0_LOWER                                                                         0x0140\n#define ixGC_CAC_ACC_SQ0_UPPER                                                                         0x0141\n#define ixGC_CAC_ACC_SQ1_LOWER                                                                         0x0142\n#define ixGC_CAC_ACC_SQ1_UPPER                                                                         0x0143\n#define ixGC_CAC_ACC_SQ2_LOWER                                                                         0x0144\n#define ixGC_CAC_ACC_SQ2_UPPER                                                                         0x0145\n#define ixGC_CAC_ACC_SQ3_LOWER                                                                         0x0146\n#define ixGC_CAC_ACC_SQ3_UPPER                                                                         0x0147\n#define ixGC_CAC_ACC_SQ4_LOWER                                                                         0x0148\n#define ixGC_CAC_ACC_SQ4_UPPER                                                                         0x0149\n#define ixGC_CAC_ACC_SQ5_LOWER                                                                         0x014a\n#define ixGC_CAC_ACC_SQ5_UPPER                                                                         0x014b\n#define ixGC_CAC_ACC_SQ6_LOWER                                                                         0x014c\n#define ixGC_CAC_ACC_SQ6_UPPER                                                                         0x014d\n#define ixGC_CAC_ACC_SQ7_LOWER                                                                         0x014e\n#define ixGC_CAC_ACC_SQ7_UPPER                                                                         0x014f\n#define ixGC_CAC_ACC_SQ8_LOWER                                                                         0x0150\n#define ixGC_CAC_ACC_SQ8_UPPER                                                                         0x0151\n#define ixGC_CAC_ACC_SX0                                                                               0x0152\n#define ixGC_CAC_ACC_SXRB0                                                                             0x0153\n#define ixGC_CAC_ACC_TA0                                                                               0x0154\n#define ixGC_CAC_ACC_TCP0                                                                              0x0155\n#define ixGC_CAC_ACC_TCP1                                                                              0x0156\n#define ixGC_CAC_ACC_TCP2                                                                              0x0157\n#define ixGC_CAC_ACC_TCP3                                                                              0x0158\n#define ixGC_CAC_ACC_TCP4                                                                              0x0159\n#define ixGC_CAC_ACC_TCP5                                                                              0x015a\n#define ixGC_CAC_ACC_TCP6                                                                              0x015b\n#define ixGC_CAC_ACC_TCP7                                                                              0x015c\n#define ixGC_CAC_ACC_TD0                                                                               0x015d\n#define ixGC_CAC_ACC_TD1                                                                               0x015e\n#define ixGC_CAC_ACC_TD2                                                                               0x015f\n#define ixGC_CAC_ACC_TD3                                                                               0x0160\n#define ixGC_CAC_ACC_TD4                                                                               0x0161\n#define ixGC_CAC_ACC_TD5                                                                               0x0162\n#define ixGC_CAC_ACC_TD6                                                                               0x0163\n#define ixGC_CAC_ACC_TD7                                                                               0x0164\n#define ixGC_CAC_ACC_TD8                                                                               0x0165\n#define ixGC_CAC_ACC_TD9                                                                               0x0166\n#define ixGC_CAC_ACC_TD10                                                                              0x0167\n#define ixGC_CAC_ACC_RMI0                                                                              0x0168\n#define ixGC_CAC_ACC_RMI1                                                                              0x0169\n#define ixGC_CAC_ACC_RMI2                                                                              0x016a\n#define ixGC_CAC_ACC_RMI3                                                                              0x016b\n#define ixGC_CAC_ACC_EA0                                                                               0x016c\n#define ixGC_CAC_ACC_EA1                                                                               0x016d\n#define ixGC_CAC_ACC_EA2                                                                               0x016e\n#define ixGC_CAC_ACC_EA3                                                                               0x016f\n#define ixGC_CAC_ACC_EA4                                                                               0x0170\n#define ixGC_CAC_ACC_EA5                                                                               0x0171\n#define ixGC_CAC_ACC_UTCL2_ATCL20                                                                      0x0172\n#define ixGC_CAC_ACC_UTCL2_ATCL21                                                                      0x0173\n#define ixGC_CAC_ACC_UTCL2_ATCL22                                                                      0x0174\n#define ixGC_CAC_ACC_UTCL2_ATCL23                                                                      0x0175\n#define ixGC_CAC_ACC_UTCL2_ATCL24                                                                      0x0176\n#define ixGC_CAC_ACC_UTCL2_ROUTER0                                                                     0x0177\n#define ixGC_CAC_ACC_UTCL2_ROUTER1                                                                     0x0178\n#define ixGC_CAC_ACC_UTCL2_ROUTER2                                                                     0x0179\n#define ixGC_CAC_ACC_UTCL2_ROUTER3                                                                     0x017a\n#define ixGC_CAC_ACC_UTCL2_ROUTER4                                                                     0x017b\n#define ixGC_CAC_ACC_UTCL2_ROUTER5                                                                     0x017c\n#define ixGC_CAC_ACC_UTCL2_ROUTER6                                                                     0x017d\n#define ixGC_CAC_ACC_UTCL2_ROUTER7                                                                     0x017e\n#define ixGC_CAC_ACC_UTCL2_ROUTER8                                                                     0x017f\n#define ixGC_CAC_ACC_UTCL2_ROUTER9                                                                     0x0180\n#define ixGC_CAC_ACC_UTCL2_VML20                                                                       0x0181\n#define ixGC_CAC_ACC_UTCL2_VML21                                                                       0x0182\n#define ixGC_CAC_ACC_UTCL2_VML22                                                                       0x0183\n#define ixGC_CAC_ACC_UTCL2_VML23                                                                       0x0184\n#define ixGC_CAC_ACC_UTCL2_VML24                                                                       0x0185\n#define ixGC_CAC_ACC_UTCL2_WALKER0                                                                     0x0186\n#define ixGC_CAC_ACC_UTCL2_WALKER1                                                                     0x0187\n#define ixGC_CAC_ACC_UTCL2_WALKER2                                                                     0x0188\n#define ixGC_CAC_ACC_UTCL2_WALKER3                                                                     0x0189\n#define ixGC_CAC_ACC_UTCL2_WALKER4                                                                     0x018a\n#define ixGC_CAC_ACC_CU0                                                                               0x018b\n#define ixGC_CAC_ACC_UTCL10                                                                            0x018c\n#define ixGC_CAC_ACC_CHC0                                                                              0x018d\n#define ixGC_CAC_ACC_CHC1                                                                              0x018e\n#define ixGC_CAC_ACC_CHC2                                                                              0x018f\n#define ixGC_CAC_ACC_GE0                                                                               0x0190\n#define ixGC_CAC_ACC_GE1                                                                               0x0191\n#define ixGC_CAC_ACC_GE2                                                                               0x0192\n#define ixGC_CAC_ACC_GE3                                                                               0x0193\n#define ixGC_CAC_ACC_GE4                                                                               0x0194\n#define ixGC_CAC_ACC_GE5                                                                               0x0195\n#define ixGC_CAC_ACC_GE6                                                                               0x0196\n#define ixGC_CAC_ACC_GE7                                                                               0x0197\n#define ixGC_CAC_ACC_GE8                                                                               0x0198\n#define ixGC_CAC_ACC_GE9                                                                               0x0199\n#define ixGC_CAC_ACC_GE10                                                                              0x019a\n#define ixGC_CAC_ACC_GE11                                                                              0x019b\n#define ixGC_CAC_ACC_GE12                                                                              0x019c\n#define ixGC_CAC_ACC_GE13                                                                              0x019d\n#define ixGC_CAC_ACC_GE14                                                                              0x019e\n#define ixGC_CAC_ACC_GE15                                                                              0x019f\n#define ixGC_CAC_ACC_GE16                                                                              0x01a0\n#define ixGC_CAC_ACC_GE17                                                                              0x01a1\n#define ixGC_CAC_ACC_GE18                                                                              0x01a2\n#define ixGC_CAC_ACC_GE19                                                                              0x01a3\n#define ixGC_CAC_ACC_GE20                                                                              0x01a4\n#define ixGC_CAC_ACC_PMM0                                                                              0x01a5\n#define ixGC_CAC_ACC_GL2C0                                                                             0x01a6\n#define ixGC_CAC_ACC_GL2C1                                                                             0x01a7\n#define ixGC_CAC_ACC_GL2C2                                                                             0x01a8\n#define ixGC_CAC_ACC_GL2C3                                                                             0x01a9\n#define ixGC_CAC_ACC_GL2C4                                                                             0x01aa\n#define ixGC_CAC_ACC_GUS0                                                                              0x01ab\n#define ixGC_CAC_ACC_GUS1                                                                              0x01ac\n#define ixGC_CAC_ACC_GUS2                                                                              0x01ad\n#define ixGC_CAC_ACC_PH0                                                                               0x01ae\n#define ixGC_CAC_ACC_PH1                                                                               0x01af\n#define ixGC_CAC_ACC_PH2                                                                               0x01b0\n#define ixGC_CAC_ACC_PH3                                                                               0x01b1\n#define ixGC_CAC_ACC_PH4                                                                               0x01b2\n#define ixGC_CAC_ACC_PH5                                                                               0x01b3\n#define ixGC_CAC_ACC_PH6                                                                               0x01b4\n#define ixGC_CAC_ACC_PH7                                                                               0x01b5\n#define ixGC_CAC_ACC_SDMA0                                                                             0x01b6\n#define ixGC_CAC_ACC_SDMA1                                                                             0x01b7\n#define ixGC_CAC_ACC_SDMA2                                                                             0x01b8\n#define ixGC_CAC_ACC_SDMA3                                                                             0x01b9\n#define ixGC_CAC_ACC_SDMA4                                                                             0x01ba\n#define ixGC_CAC_ACC_SDMA5                                                                             0x01bb\n#define ixGC_CAC_ACC_SDMA6                                                                             0x01bc\n#define ixGC_CAC_ACC_SDMA7                                                                             0x01bd\n#define ixGC_CAC_ACC_SDMA8                                                                             0x01be\n#define ixGC_CAC_ACC_SDMA9                                                                             0x01bf\n#define ixGC_CAC_ACC_SDMA10                                                                            0x01c0\n#define ixGC_CAC_ACC_SDMA11                                                                            0x01c1\n#define ixGC_CAC_ACC_SP0_LOWER                                                                         0x01c2\n#define ixGC_CAC_ACC_SP0_UPPER                                                                         0x01c3\n#define ixGC_CAC_ACC_SP1_LOWER                                                                         0x01c4\n#define ixGC_CAC_ACC_SP1_UPPER                                                                         0x01c5\n#define ixGC_CAC_ACC_SP2_LOWER                                                                         0x01c6\n#define ixGC_CAC_ACC_SP2_UPPER                                                                         0x01c7\n#define ixGC_CAC_ACC_GL1C0                                                                             0x01c8\n#define ixGC_CAC_ACC_GL1C1                                                                             0x01c9\n#define ixGC_CAC_ACC_GL1C2                                                                             0x01ca\n#define ixGC_CAC_ACC_GL1C3                                                                             0x01cb\n#define ixGC_CAC_ACC_GL1C4                                                                             0x01cc\n#define ixGC_CAC_ACC_SQC0                                                                              0x01cd\n#define ixGC_CAC_ACC_SQC1                                                                              0x01ce\n#define ixGC_CAC_ACC_SQC2                                                                              0x01cf\n#define ixGC_CAC_ACC_RLC0                                                                              0x01d0\n#define ixGC_CAC_OVRD_BCI                                                                              0x0200\n#define ixGC_CAC_OVRD_CB                                                                               0x0201\n#define ixGC_CAC_OVRD_CP                                                                               0x0203\n#define ixGC_CAC_OVRD_DB                                                                               0x0204\n#define ixGC_CAC_OVRD_GDS                                                                              0x0206\n#define ixGC_CAC_OVRD_LDS                                                                              0x0207\n#define ixGC_CAC_OVRD_PA                                                                               0x0208\n#define ixGC_CAC_OVRD_PC                                                                               0x0209\n#define ixGC_CAC_OVRD_SC                                                                               0x020a\n#define ixGC_CAC_OVRD_SPI                                                                              0x020b\n#define ixGC_CAC_OVRD_CU                                                                               0x020c\n#define ixGC_CAC_OVRD_SQ                                                                               0x020d\n#define ixGC_CAC_OVRD_SX                                                                               0x020e\n#define ixGC_CAC_OVRD_SXRB                                                                             0x020f\n#define ixGC_CAC_OVRD_TA                                                                               0x0210\n#define ixGC_CAC_OVRD_TCP                                                                              0x0211\n#define ixGC_CAC_OVRD_TD                                                                               0x0212\n#define ixGC_CAC_OVRD_RMI                                                                              0x0213\n#define ixGC_CAC_OVRD_EA                                                                               0x0214\n#define ixGC_CAC_OVRD_UTCL2_ATCL2                                                                      0x0215\n#define ixGC_CAC_OVRD_UTCL2_ROUTER                                                                     0x0216\n#define ixGC_CAC_OVRD_UTCL2_VML2                                                                       0x0217\n#define ixGC_CAC_OVRD_UTCL2_WALKER                                                                     0x0218\n#define ixGC_CAC_OVRD_SP                                                                               0x0219\n#define ixGC_CAC_OVRD_UTCL1                                                                            0x021a\n#define ixGC_CAC_OVRD_CHC                                                                              0x021b\n#define ixGC_CAC_OVRD_GE                                                                               0x021c\n#define ixGC_CAC_OVRD_PMM                                                                              0x021d\n#define ixGC_CAC_OVRD_GL2C                                                                             0x021e\n#define ixGC_CAC_OVRD_GUS                                                                              0x021f\n#define ixGC_CAC_OVRD_PH                                                                               0x0220\n#define ixGC_CAC_OVRD_SDMA                                                                             0x0221\n#define ixGC_CAC_OVRD_GL1C                                                                             0x0222\n#define ixGC_CAC_OVRD_SQC                                                                              0x0223\n#define ixGC_CAC_OVRD_RLC                                                                              0x0224\n#define ixGC_CAC_OVRD_GE_HI                                                                            0x0225\n#define ixRELEASE_TO_STALL_LUT_1_8                                                                     0x0230\n#define ixRELEASE_TO_STALL_LUT_9_16                                                                    0x0231\n#define ixRELEASE_TO_STALL_LUT_17_20                                                                   0x0232\n#define ixSTALL_TO_RELEASE_LUT_1_4                                                                     0x0233\n#define ixSTALL_TO_RELEASE_LUT_5_7                                                                     0x0234\n#define ixSTALL_TO_PWRBRK_LUT_1_4                                                                      0x0235\n#define ixSTALL_TO_PWRBRK_LUT_5_7                                                                      0x0236\n#define ixPWRBRK_STALL_TO_RELEASE_LUT_1_4                                                              0x0237\n#define ixPWRBRK_STALL_TO_RELEASE_LUT_5_7                                                              0x0238\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_1_8                                                              0x0239\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_9_16                                                             0x023a\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_17_20                                                            0x023b\n#define ixFIXED_PATTERN_PERF_COUNTER_1                                                                 0x023c\n#define ixFIXED_PATTERN_PERF_COUNTER_2                                                                 0x023d\n#define ixFIXED_PATTERN_PERF_COUNTER_3                                                                 0x023e\n#define ixFIXED_PATTERN_PERF_COUNTER_4                                                                 0x023f\n#define ixFIXED_PATTERN_PERF_COUNTER_5                                                                 0x0240\n#define ixFIXED_PATTERN_PERF_COUNTER_6                                                                 0x0241\n#define ixFIXED_PATTERN_PERF_COUNTER_7                                                                 0x0242\n#define ixFIXED_PATTERN_PERF_COUNTER_8                                                                 0x0243\n#define ixFIXED_PATTERN_PERF_COUNTER_9                                                                 0x0244\n#define ixFIXED_PATTERN_PERF_COUNTER_10                                                                0x0245\n#define ixHW_LUT_UPDATE_STATUS                                                                         0x0246\n\n\n\n\n#define ixSE_CAC_ID                                                                                    0x0000\n#define ixSE_CAC_CNTL                                                                                  0x0001\n#define ixSE_CAC_OVR_SEL                                                                               0x0002\n#define ixSE_CAC_OVR_VAL                                                                               0x0003\n\n\n\n\n#define ixGLB_CPG_SAMPLEDELAY                                                                          0x0000\n#define ixGLB_CPC_SAMPLEDELAY                                                                          0x0001\n#define ixGLB_CPF_SAMPLEDELAY                                                                          0x0002\n#define ixGLB_GDS_SAMPLEDELAY                                                                          0x0003\n#define ixGLB_GCR_SAMPLEDELAY                                                                          0x0004\n#define ixGLB_PH_SAMPLEDELAY                                                                           0x0005\n#define ixGLB_GE1_SAMPLEDELAY                                                                          0x0006\n#define ixGLB_GE2DIST_SAMPLEDELAY                                                                      0x0007\n#define ixGLB_GUS_SAMPLEDELAY                                                                          0x0008\n#define ixGLB_CHA_SAMPLEDELAY                                                                          0x0009\n#define ixGLB_CHCG_SAMPLEDELAY                                                                         0x000a\n#define ixGLB_ATCL2_SAMPLEDELAY                                                                        0x000b\n#define ixGLB_VML2_SAMPLEDELAY                                                                         0x000c\n#define ixGLB_SDMA0_SAMPLEDELAY                                                                        0x000d\n#define ixGLB_SDMA1_SAMPLEDELAY                                                                        0x000e\n#define ixGLB_SDMA2_SAMPLEDELAY                                                                        0x000f\n#define ixGLB_SDMA3_SAMPLEDELAY                                                                        0x0010\n#define ixGLB_GL2A0_SAMPLEDELAY                                                                        0x0011\n#define ixGLB_GL2A1_SAMPLEDELAY                                                                        0x0012\n#define ixGLB_GL2A2_SAMPLEDELAY                                                                        0x0013\n#define ixGLB_GL2A3_SAMPLEDELAY                                                                        0x0014\n#define ixGLB_GL2C0_SAMPLEDELAY                                                                        0x0015\n#define ixGLB_GL2C1_SAMPLEDELAY                                                                        0x0016\n#define ixGLB_GL2C2_SAMPLEDELAY                                                                        0x0017\n#define ixGLB_GL2C3_SAMPLEDELAY                                                                        0x0018\n#define ixGLB_GL2C4_SAMPLEDELAY                                                                        0x0019\n#define ixGLB_GL2C5_SAMPLEDELAY                                                                        0x001a\n#define ixGLB_GL2C6_SAMPLEDELAY                                                                        0x001b\n#define ixGLB_GL2C7_SAMPLEDELAY                                                                        0x001c\n#define ixGLB_GL2C8_SAMPLEDELAY                                                                        0x001d\n#define ixGLB_GL2C9_SAMPLEDELAY                                                                        0x001e\n#define ixGLB_GL2C10_SAMPLEDELAY                                                                       0x001f\n#define ixGLB_GL2C11_SAMPLEDELAY                                                                       0x0020\n#define ixGLB_GL2C12_SAMPLEDELAY                                                                       0x0021\n#define ixGLB_GL2C13_SAMPLEDELAY                                                                       0x0022\n#define ixGLB_GL2C14_SAMPLEDELAY                                                                       0x0023\n#define ixGLB_GL2C15_SAMPLEDELAY                                                                       0x0024\n#define ixGLB_EA0_SAMPLEDELAY                                                                          0x0025\n#define ixGLB_EA1_SAMPLEDELAY                                                                          0x0026\n#define ixGLB_EA2_SAMPLEDELAY                                                                          0x0027\n#define ixGLB_EA3_SAMPLEDELAY                                                                          0x0028\n#define ixGLB_EA4_SAMPLEDELAY                                                                          0x0029\n#define ixGLB_EA5_SAMPLEDELAY                                                                          0x002a\n#define ixGLB_EA6_SAMPLEDELAY                                                                          0x002b\n#define ixGLB_EA7_SAMPLEDELAY                                                                          0x002c\n#define ixGLB_EA8_SAMPLEDELAY                                                                          0x002d\n#define ixGLB_EA9_SAMPLEDELAY                                                                          0x002e\n#define ixGLB_EA10_SAMPLEDELAY                                                                         0x002f\n#define ixGLB_EA11_SAMPLEDELAY                                                                         0x0030\n#define ixGLB_EA12_SAMPLEDELAY                                                                         0x0031\n#define ixGLB_EA13_SAMPLEDELAY                                                                         0x0032\n#define ixGLB_EA14_SAMPLEDELAY                                                                         0x0033\n#define ixGLB_EA15_SAMPLEDELAY                                                                         0x0034\n#define ixGLB_CHC0_SAMPLEDELAY                                                                         0x0035\n#define ixGLB_CHC1_SAMPLEDELAY                                                                         0x0036\n#define ixGLB_CHC2_SAMPLEDELAY                                                                         0x0037\n#define ixGLB_CHC3_SAMPLEDELAY                                                                         0x0038\n#define ixGLB_GE2SE0_SAMPLEDELAY                                                                       0x0039\n#define ixGLB_GE2SE1_SAMPLEDELAY                                                                       0x003a\n#define ixGLB_GE2SE2_SAMPLEDELAY                                                                       0x003b\n#define ixGLB_GE2SE3_SAMPLEDELAY                                                                       0x003c\n\n\n\n\n#define ixSE_SPI_SAMPLEDELAY                                                                           0x0000\n#define ixSE_SQG_SAMPLEDELAY                                                                           0x0001\n#define ixSE_CBR_SAMPLEDELAY                                                                           0x0002\n#define ixSE_DBR_SAMPLEDELAY                                                                           0x0003\n#define ixSE_PA_SAMPLEDELAY                                                                            0x0004\n#define ixSE_SA0SX_SAMPLEDELAY                                                                         0x0005\n#define ixSE_SA0GL1A_SAMPLEDELAY                                                                       0x0006\n#define ixSE_SA0GL1CG_SAMPLEDELAY                                                                      0x0007\n#define ixSE_SA0CB0_SAMPLEDELAY                                                                        0x0008\n#define ixSE_SA0CB1_SAMPLEDELAY                                                                        0x0009\n#define ixSE_SA0DB0_SAMPLEDELAY                                                                        0x000a\n#define ixSE_SA0DB1_SAMPLEDELAY                                                                        0x000b\n#define ixSE_SA0SC0_SAMPLEDELAY                                                                        0x000c\n#define ixSE_SA0SC1_SAMPLEDELAY                                                                        0x000d\n#define ixSE_SA0RMI0_SAMPLEDELAY                                                                       0x000e\n#define ixSE_SA0RMI1_SAMPLEDELAY                                                                       0x000f\n#define ixSE_SA0GL1C0_SAMPLEDELAY                                                                      0x0010\n#define ixSE_SA0GL1C1_SAMPLEDELAY                                                                      0x0011\n#define ixSE_SA0GL1C2_SAMPLEDELAY                                                                      0x0012\n#define ixSE_SA0GL1C3_SAMPLEDELAY                                                                      0x0013\n#define ixSE_SA0WGP00TA0_SAMPLEDELAY                                                                   0x0014\n#define ixSE_SA0WGP00TA1_SAMPLEDELAY                                                                   0x0015\n#define ixSE_SA0WGP00TD0_SAMPLEDELAY                                                                   0x0016\n#define ixSE_SA0WGP00TD1_SAMPLEDELAY                                                                   0x0017\n#define ixSE_SA0WGP00TCP0_SAMPLEDELAY                                                                  0x0018\n#define ixSE_SA0WGP00TCP1_SAMPLEDELAY                                                                  0x0019\n#define ixSE_SA0WGP01TA0_SAMPLEDELAY                                                                   0x001a\n#define ixSE_SA0WGP01TA1_SAMPLEDELAY                                                                   0x001b\n#define ixSE_SA0WGP01TD0_SAMPLEDELAY                                                                   0x001c\n#define ixSE_SA0WGP01TD1_SAMPLEDELAY                                                                   0x001d\n#define ixSE_SA0WGP01TCP0_SAMPLEDELAY                                                                  0x001e\n#define ixSE_SA0WGP01TCP1_SAMPLEDELAY                                                                  0x001f\n#define ixSE_SA0WGP02TA0_SAMPLEDELAY                                                                   0x0020\n#define ixSE_SA0WGP02TA1_SAMPLEDELAY                                                                   0x0021\n#define ixSE_SA0WGP02TD0_SAMPLEDELAY                                                                   0x0022\n#define ixSE_SA0WGP02TD1_SAMPLEDELAY                                                                   0x0023\n#define ixSE_SA0WGP02TCP0_SAMPLEDELAY                                                                  0x0024\n#define ixSE_SA0WGP02TCP1_SAMPLEDELAY                                                                  0x0025\n#define ixSE_SA0WGP03TA0_SAMPLEDELAY                                                                   0x0026\n#define ixSE_SA0WGP03TA1_SAMPLEDELAY                                                                   0x0027\n#define ixSE_SA0WGP03TD0_SAMPLEDELAY                                                                   0x0028\n#define ixSE_SA0WGP03TD1_SAMPLEDELAY                                                                   0x0029\n#define ixSE_SA0WGP03TCP0_SAMPLEDELAY                                                                  0x002a\n#define ixSE_SA0WGP03TCP1_SAMPLEDELAY                                                                  0x002b\n#define ixSE_SA0WGP04TA0_SAMPLEDELAY                                                                   0x002c\n#define ixSE_SA0WGP04TA1_SAMPLEDELAY                                                                   0x002d\n#define ixSE_SA0WGP04TD0_SAMPLEDELAY                                                                   0x002e\n#define ixSE_SA0WGP04TD1_SAMPLEDELAY                                                                   0x002f\n#define ixSE_SA0WGP04TCP0_SAMPLEDELAY                                                                  0x0030\n#define ixSE_SA0WGP04TCP1_SAMPLEDELAY                                                                  0x0031\n#define ixSE_SA1SX_SAMPLEDELAY                                                                         0x0032\n#define ixSE_SA1GL1A_SAMPLEDELAY                                                                       0x0033\n#define ixSE_SA1GL1CG_SAMPLEDELAY                                                                      0x0034\n#define ixSE_SA1CB0_SAMPLEDELAY                                                                        0x0035\n#define ixSE_SA1CB1_SAMPLEDELAY                                                                        0x0036\n#define ixSE_SA1DB0_SAMPLEDELAY                                                                        0x0037\n#define ixSE_SA1DB1_SAMPLEDELAY                                                                        0x0038\n#define ixSE_SA1SC0_SAMPLEDELAY                                                                        0x0039\n#define ixSE_SA1SC1_SAMPLEDELAY                                                                        0x003a\n#define ixSE_SA1RMI0_SAMPLEDELAY                                                                       0x003b\n#define ixSE_SA1RMI1_SAMPLEDELAY                                                                       0x003c\n#define ixSE_SA1GL1C0_SAMPLEDELAY                                                                      0x003d\n#define ixSE_SA1GL1C1_SAMPLEDELAY                                                                      0x003e\n#define ixSE_SA1GL1C2_SAMPLEDELAY                                                                      0x003f\n#define ixSE_SA1GL1C3_SAMPLEDELAY                                                                      0x0040\n#define ixSE_SA1WGP00TA0_SAMPLEDELAY                                                                   0x0041\n#define ixSE_SA1WGP00TA1_SAMPLEDELAY                                                                   0x0042\n#define ixSE_SA1WGP00TD0_SAMPLEDELAY                                                                   0x0043\n#define ixSE_SA1WGP00TD1_SAMPLEDELAY                                                                   0x0044\n#define ixSE_SA1WGP00TCP0_SAMPLEDELAY                                                                  0x0045\n#define ixSE_SA1WGP00TCP1_SAMPLEDELAY                                                                  0x0046\n#define ixSE_SA1WGP01TA0_SAMPLEDELAY                                                                   0x0047\n#define ixSE_SA1WGP01TA1_SAMPLEDELAY                                                                   0x0048\n#define ixSE_SA1WGP01TD0_SAMPLEDELAY                                                                   0x0049\n#define ixSE_SA1WGP01TD1_SAMPLEDELAY                                                                   0x004a\n#define ixSE_SA1WGP01TCP0_SAMPLEDELAY                                                                  0x004b\n#define ixSE_SA1WGP01TCP1_SAMPLEDELAY                                                                  0x004c\n#define ixSE_SA1WGP02TA0_SAMPLEDELAY                                                                   0x004d\n#define ixSE_SA1WGP02TA1_SAMPLEDELAY                                                                   0x004e\n#define ixSE_SA1WGP02TD0_SAMPLEDELAY                                                                   0x004f\n#define ixSE_SA1WGP02TD1_SAMPLEDELAY                                                                   0x0050\n#define ixSE_SA1WGP02TCP0_SAMPLEDELAY                                                                  0x0051\n#define ixSE_SA1WGP02TCP1_SAMPLEDELAY                                                                  0x0052\n#define ixSE_SA1WGP03TA0_SAMPLEDELAY                                                                   0x0053\n#define ixSE_SA1WGP03TA1_SAMPLEDELAY                                                                   0x0054\n#define ixSE_SA1WGP03TD0_SAMPLEDELAY                                                                   0x0055\n#define ixSE_SA1WGP03TD1_SAMPLEDELAY                                                                   0x0056\n#define ixSE_SA1WGP03TCP0_SAMPLEDELAY                                                                  0x0057\n#define ixSE_SA1WGP03TCP1_SAMPLEDELAY                                                                  0x0058\n#define ixSE_SA1WGP04TA0_SAMPLEDELAY                                                                   0x0059\n#define ixSE_SA1WGP04TA1_SAMPLEDELAY                                                                   0x005a\n#define ixSE_SA1WGP04TD0_SAMPLEDELAY                                                                   0x005b\n#define ixSE_SA1WGP04TD1_SAMPLEDELAY                                                                   0x005c\n#define ixSE_SA1WGP04TCP0_SAMPLEDELAY                                                                  0x005d\n#define ixSE_SA1WGP04TCP1_SAMPLEDELAY                                                                  0x005e\n\n\n\n\n\n\n\n#define ixRTAVFS_REG0                                                                                  0x0000\n#define ixRTAVFS_REG1                                                                                  0x0001\n#define ixRTAVFS_REG2                                                                                  0x0002\n#define ixRTAVFS_REG3                                                                                  0x0003\n#define ixRTAVFS_REG4                                                                                  0x0004\n#define ixRTAVFS_REG5                                                                                  0x0005\n#define ixRTAVFS_REG6                                                                                  0x0006\n#define ixRTAVFS_REG7                                                                                  0x0007\n#define ixRTAVFS_REG8                                                                                  0x0008\n#define ixRTAVFS_REG9                                                                                  0x0009\n#define ixRTAVFS_REG10                                                                                 0x000a\n#define ixRTAVFS_REG11                                                                                 0x000b\n#define ixRTAVFS_REG12                                                                                 0x000c\n#define ixRTAVFS_REG13                                                                                 0x000d\n#define ixRTAVFS_REG14                                                                                 0x000e\n#define ixRTAVFS_REG15                                                                                 0x000f\n#define ixRTAVFS_REG16                                                                                 0x0010\n#define ixRTAVFS_REG17                                                                                 0x0011\n#define ixRTAVFS_REG18                                                                                 0x0012\n#define ixRTAVFS_REG19                                                                                 0x0013\n#define ixRTAVFS_REG20                                                                                 0x0014\n#define ixRTAVFS_REG21                                                                                 0x0015\n#define ixRTAVFS_REG22                                                                                 0x0016\n#define ixRTAVFS_REG23                                                                                 0x0017\n#define ixRTAVFS_REG24                                                                                 0x0018\n#define ixRTAVFS_REG25                                                                                 0x0019\n#define ixRTAVFS_REG26                                                                                 0x001a\n#define ixRTAVFS_REG27                                                                                 0x001b\n#define ixRTAVFS_REG28                                                                                 0x001c\n#define ixRTAVFS_REG29                                                                                 0x001d\n#define ixRTAVFS_REG30                                                                                 0x001e\n#define ixRTAVFS_REG31                                                                                 0x001f\n#define ixRTAVFS_REG32                                                                                 0x0020\n#define ixRTAVFS_REG33                                                                                 0x0021\n#define ixRTAVFS_REG34                                                                                 0x0022\n#define ixRTAVFS_REG35                                                                                 0x0023\n#define ixRTAVFS_REG36                                                                                 0x0024\n#define ixRTAVFS_REG37                                                                                 0x0025\n#define ixRTAVFS_REG38                                                                                 0x0026\n#define ixRTAVFS_REG39                                                                                 0x0027\n#define ixRTAVFS_REG40                                                                                 0x0028\n#define ixRTAVFS_REG41                                                                                 0x0029\n#define ixRTAVFS_REG42                                                                                 0x002a\n#define ixRTAVFS_REG43                                                                                 0x002b\n#define ixRTAVFS_REG44                                                                                 0x002c\n#define ixRTAVFS_REG45                                                                                 0x002d\n#define ixRTAVFS_REG46                                                                                 0x002e\n#define ixRTAVFS_REG47                                                                                 0x002f\n#define ixRTAVFS_REG48                                                                                 0x0030\n#define ixRTAVFS_REG49                                                                                 0x0031\n#define ixRTAVFS_REG50                                                                                 0x0032\n#define ixRTAVFS_REG51                                                                                 0x0033\n#define ixRTAVFS_REG52                                                                                 0x0034\n#define ixRTAVFS_REG53                                                                                 0x0035\n#define ixRTAVFS_REG54                                                                                 0x0036\n#define ixRTAVFS_REG55                                                                                 0x0037\n#define ixRTAVFS_REG56                                                                                 0x0038\n#define ixRTAVFS_REG57                                                                                 0x0039\n#define ixRTAVFS_REG58                                                                                 0x003a\n#define ixRTAVFS_REG59                                                                                 0x003b\n#define ixRTAVFS_REG60                                                                                 0x003c\n#define ixRTAVFS_REG61                                                                                 0x003d\n#define ixRTAVFS_REG62                                                                                 0x003e\n#define ixRTAVFS_REG63                                                                                 0x003f\n#define ixRTAVFS_REG64                                                                                 0x0040\n#define ixRTAVFS_REG65                                                                                 0x0041\n#define ixRTAVFS_REG66                                                                                 0x0042\n#define ixRTAVFS_REG67                                                                                 0x0043\n#define ixRTAVFS_REG68                                                                                 0x0044\n#define ixRTAVFS_REG69                                                                                 0x0045\n#define ixRTAVFS_REG70                                                                                 0x0046\n#define ixRTAVFS_REG71                                                                                 0x0047\n#define ixRTAVFS_REG72                                                                                 0x0048\n#define ixRTAVFS_REG73                                                                                 0x0049\n#define ixRTAVFS_REG74                                                                                 0x004a\n#define ixRTAVFS_REG75                                                                                 0x004b\n#define ixRTAVFS_REG76                                                                                 0x004c\n#define ixRTAVFS_REG77                                                                                 0x004d\n#define ixRTAVFS_REG78                                                                                 0x004e\n#define ixRTAVFS_REG79                                                                                 0x004f\n#define ixRTAVFS_REG80                                                                                 0x0050\n#define ixRTAVFS_REG81                                                                                 0x0051\n#define ixRTAVFS_REG82                                                                                 0x0052\n#define ixRTAVFS_REG83                                                                                 0x0053\n#define ixRTAVFS_REG84                                                                                 0x0054\n#define ixRTAVFS_REG85                                                                                 0x0055\n#define ixRTAVFS_REG86                                                                                 0x0056\n#define ixRTAVFS_REG87                                                                                 0x0057\n#define ixRTAVFS_REG88                                                                                 0x0058\n#define ixRTAVFS_REG89                                                                                 0x0059\n#define ixRTAVFS_REG90                                                                                 0x005a\n#define ixRTAVFS_REG91                                                                                 0x005b\n#define ixRTAVFS_REG92                                                                                 0x005c\n#define ixRTAVFS_REG93                                                                                 0x005d\n#define ixRTAVFS_REG94                                                                                 0x005e\n#define ixRTAVFS_REG95                                                                                 0x005f\n#define ixRTAVFS_REG96                                                                                 0x0060\n#define ixRTAVFS_REG97                                                                                 0x0061\n#define ixRTAVFS_REG98                                                                                 0x0062\n#define ixRTAVFS_REG99                                                                                 0x0063\n#define ixRTAVFS_REG100                                                                                0x0064\n#define ixRTAVFS_REG101                                                                                0x0065\n#define ixRTAVFS_REG102                                                                                0x0066\n#define ixRTAVFS_REG103                                                                                0x0067\n#define ixRTAVFS_REG104                                                                                0x0068\n#define ixRTAVFS_REG105                                                                                0x0069\n#define ixRTAVFS_REG106                                                                                0x006a\n#define ixRTAVFS_REG107                                                                                0x006b\n#define ixRTAVFS_REG108                                                                                0x006c\n#define ixRTAVFS_REG109                                                                                0x006d\n#define ixRTAVFS_REG110                                                                                0x006e\n#define ixRTAVFS_REG111                                                                                0x006f\n#define ixRTAVFS_REG112                                                                                0x0070\n#define ixRTAVFS_REG113                                                                                0x0071\n#define ixRTAVFS_REG114                                                                                0x0072\n#define ixRTAVFS_REG115                                                                                0x0073\n#define ixRTAVFS_REG116                                                                                0x0074\n#define ixRTAVFS_REG117                                                                                0x0075\n#define ixRTAVFS_REG118                                                                                0x0076\n#define ixRTAVFS_REG119                                                                                0x0077\n#define ixRTAVFS_REG120                                                                                0x0078\n#define ixRTAVFS_REG121                                                                                0x0079\n#define ixRTAVFS_REG122                                                                                0x007a\n#define ixRTAVFS_REG123                                                                                0x007b\n#define ixRTAVFS_REG124                                                                                0x007c\n#define ixRTAVFS_REG125                                                                                0x007d\n#define ixRTAVFS_REG126                                                                                0x007e\n#define ixRTAVFS_REG127                                                                                0x007f\n#define ixRTAVFS_REG128                                                                                0x0080\n#define ixRTAVFS_REG129                                                                                0x0081\n#define ixRTAVFS_REG130                                                                                0x0082\n#define ixRTAVFS_REG131                                                                                0x0083\n#define ixRTAVFS_REG132                                                                                0x0084\n#define ixRTAVFS_REG133                                                                                0x0085\n#define ixRTAVFS_REG134                                                                                0x0086\n#define ixRTAVFS_REG135                                                                                0x0087\n#define ixRTAVFS_REG136                                                                                0x0088\n#define ixRTAVFS_REG137                                                                                0x0089\n#define ixRTAVFS_REG138                                                                                0x008a\n#define ixRTAVFS_REG139                                                                                0x008b\n#define ixRTAVFS_REG140                                                                                0x008c\n#define ixRTAVFS_REG141                                                                                0x008d\n#define ixRTAVFS_REG142                                                                                0x008e\n#define ixRTAVFS_REG143                                                                                0x008f\n#define ixRTAVFS_REG144                                                                                0x0090\n#define ixRTAVFS_REG145                                                                                0x0091\n#define ixRTAVFS_REG146                                                                                0x0092\n#define ixRTAVFS_REG147                                                                                0x0093\n#define ixRTAVFS_REG148                                                                                0x0094\n#define ixRTAVFS_REG149                                                                                0x0095\n#define ixRTAVFS_REG150                                                                                0x0096\n#define ixRTAVFS_REG151                                                                                0x0097\n#define ixRTAVFS_REG152                                                                                0x0098\n#define ixRTAVFS_REG153                                                                                0x0099\n#define ixRTAVFS_REG154                                                                                0x009a\n#define ixRTAVFS_REG155                                                                                0x009b\n#define ixRTAVFS_REG156                                                                                0x009c\n#define ixRTAVFS_REG157                                                                                0x009d\n#define ixRTAVFS_REG158                                                                                0x009e\n#define ixRTAVFS_REG159                                                                                0x009f\n#define ixRTAVFS_REG160                                                                                0x00a0\n#define ixRTAVFS_REG161                                                                                0x00a1\n#define ixRTAVFS_REG162                                                                                0x00a2\n#define ixRTAVFS_REG163                                                                                0x00a3\n#define ixRTAVFS_REG164                                                                                0x00a4\n#define ixRTAVFS_REG165                                                                                0x00a5\n\n\n\n\n#define ixSA_WGP_BLK_ID                                                                                0x0000\n\n\n\n\n#define ixSQ_DEBUG_STS_LOCAL                                                                           0x0008\n#define ixSQ_WAVE_ACTIVE                                                                               0x000a\n#define ixSQ_WAVE_VALID_AND_IDLE                                                                       0x000b\n#define ixSQ_WAVE_MODE                                                                                 0x0101\n#define ixSQ_WAVE_STATUS                                                                               0x0102\n#define ixSQ_WAVE_TRAPSTS                                                                              0x0103\n#define ixSQ_WAVE_HW_ID_LEGACY                                                                         0x0104\n#define ixSQ_WAVE_GPR_ALLOC                                                                            0x0105\n#define ixSQ_WAVE_LDS_ALLOC                                                                            0x0106\n#define ixSQ_WAVE_IB_STS                                                                               0x0107\n#define ixSQ_WAVE_PC_LO                                                                                0x0108\n#define ixSQ_WAVE_PC_HI                                                                                0x0109\n#define ixSQ_WAVE_INST_DW0                                                                             0x010a\n#define ixSQ_WAVE_IB_DBG1                                                                              0x010d\n#define ixSQ_WAVE_FLUSH_IB                                                                             0x010e\n#define ixSQ_WAVE_FLAT_SCRATCH_LO                                                                      0x0114\n#define ixSQ_WAVE_FLAT_SCRATCH_HI                                                                      0x0115\n#define ixSQ_WAVE_HW_ID1                                                                               0x0117\n#define ixSQ_WAVE_HW_ID2                                                                               0x0118\n#define ixSQ_WAVE_POPS_PACKER                                                                          0x0119\n#define ixSQ_WAVE_SCHED_MODE                                                                           0x011a\n#define ixSQ_WAVE_VGPR_OFFSET                                                                          0x011b\n#define ixSQ_WAVE_IB_STS2                                                                              0x011c\n#define ixSQ_WAVE_SHADER_CYCLES                                                                        0x011d\n#define ixSQ_WAVE_TTMP0                                                                                0x026c\n#define ixSQ_WAVE_TTMP1                                                                                0x026d\n#define ixSQ_WAVE_TTMP2                                                                                0x026e\n#define ixSQ_WAVE_TTMP3                                                                                0x026f\n#define ixSQ_WAVE_TTMP4                                                                                0x0270\n#define ixSQ_WAVE_TTMP5                                                                                0x0271\n#define ixSQ_WAVE_TTMP6                                                                                0x0272\n#define ixSQ_WAVE_TTMP7                                                                                0x0273\n#define ixSQ_WAVE_TTMP8                                                                                0x0274\n#define ixSQ_WAVE_TTMP9                                                                                0x0275\n#define ixSQ_WAVE_TTMP10                                                                               0x0276\n#define ixSQ_WAVE_TTMP11                                                                               0x0277\n#define ixSQ_WAVE_TTMP12                                                                               0x0278\n#define ixSQ_WAVE_TTMP13                                                                               0x0279\n#define ixSQ_WAVE_TTMP14                                                                               0x027a\n#define ixSQ_WAVE_TTMP15                                                                               0x027b\n#define ixSQ_WAVE_M0                                                                                   0x027c\n#define ixSQ_WAVE_EXEC_LO                                                                              0x027e\n#define ixSQ_WAVE_EXEC_HI                                                                              0x027f\n#define ixSQ_INTERRUPT_WORD_AUTO                                                                       0x20c0\n#define ixSQ_INTERRUPT_WORD_ERROR                                                                      0x20c0\n#define ixSQ_INTERRUPT_WORD_WAVE                                                                       0x20c0\n\n\n\n\n#define ixDIDT_SQ_CTRL0                                                                                0x0000\n#define ixDIDT_SQ_CTRL1                                                                                0x0001\n#define ixDIDT_SQ_CTRL2                                                                                0x0002\n#define ixDIDT_SQ_CTRL_OCP                                                                             0x0003\n#define ixDIDT_SQ_STALL_CTRL                                                                           0x0004\n#define ixDIDT_SQ_TUNING_CTRL                                                                          0x0005\n#define ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL                                                              0x0006\n#define ixDIDT_SQ_CTRL3                                                                                0x0007\n#define ixDIDT_SQ_STALL_PATTERN_1_2                                                                    0x0008\n#define ixDIDT_SQ_STALL_PATTERN_3_4                                                                    0x0009\n#define ixDIDT_SQ_STALL_PATTERN_5_6                                                                    0x000a\n#define ixDIDT_SQ_STALL_PATTERN_7                                                                      0x000b\n#define ixDIDT_SQ_MPD_SCALE_FACTOR                                                                     0x000c\n#define ixDIDT_SQ_STALL_RELEASE_CNTL0                                                                  0x000d\n#define ixDIDT_SQ_STALL_RELEASE_CNTL1                                                                  0x000e\n#define ixDIDT_SQ_STALL_RELEASE_CNTL_STATUS                                                            0x000f\n#define ixDIDT_SQ_WEIGHT0_3                                                                            0x0010\n#define ixDIDT_SQ_WEIGHT4_7                                                                            0x0011\n#define ixDIDT_SQ_WEIGHT8_11                                                                           0x0012\n#define ixDIDT_SQ_EDC_CTRL                                                                             0x0013\n#define ixDIDT_SQ_EDC_THRESHOLD                                                                        0x0014\n#define ixDIDT_SQ_EDC_STALL_PATTERN_1_2                                                                0x0015\n#define ixDIDT_SQ_EDC_STALL_PATTERN_3_4                                                                0x0016\n#define ixDIDT_SQ_EDC_STALL_PATTERN_5_6                                                                0x0017\n#define ixDIDT_SQ_EDC_STALL_PATTERN_7                                                                  0x0018\n#define ixDIDT_SQ_EDC_TIMER_PERIOD                                                                     0x0019\n#define ixDIDT_SQ_THROTTLE_CTRL                                                                        0x001a\n#define ixDIDT_SQ_EDC_STALL_DELAY_1                                                                    0x001b\n#define ixDIDT_SQ_EDC_STALL_DELAY_2                                                                    0x001c\n#define ixDIDT_SQ_EDC_STALL_DELAY_3                                                                    0x001d\n#define ixDIDT_SQ_EDC_STATUS                                                                           0x001f\n#define ixDIDT_SQ_EDC_OVERFLOW                                                                         0x0020\n#define ixDIDT_SQ_EDC_ROLLING_POWER_DELTA                                                              0x0021\n#define ixDIDT_SQ_EDC_PCC_PERF_COUNTER                                                                 0x0022\n#define ixDIDT_DB_CTRL0                                                                                0x0030\n#define ixDIDT_DB_CTRL1                                                                                0x0031\n#define ixDIDT_DB_CTRL2                                                                                0x0032\n#define ixDIDT_DB_CTRL_OCP                                                                             0x0033\n#define ixDIDT_DB_STALL_CTRL                                                                           0x0034\n#define ixDIDT_DB_TUNING_CTRL                                                                          0x0035\n#define ixDIDT_DB_STALL_AUTO_RELEASE_CTRL                                                              0x0036\n#define ixDIDT_DB_CTRL3                                                                                0x0037\n#define ixDIDT_DB_STALL_PATTERN_1_2                                                                    0x0038\n#define ixDIDT_DB_STALL_PATTERN_3_4                                                                    0x0039\n#define ixDIDT_DB_STALL_PATTERN_5_6                                                                    0x003a\n#define ixDIDT_DB_STALL_PATTERN_7                                                                      0x003b\n#define ixDIDT_DB_MPD_SCALE_FACTOR                                                                     0x003c\n#define ixDIDT_DB_STALL_RELEASE_CNTL0                                                                  0x003d\n#define ixDIDT_DB_STALL_RELEASE_CNTL1                                                                  0x003e\n#define ixDIDT_DB_STALL_RELEASE_CNTL_STATUS                                                            0x003f\n#define ixDIDT_DB_WEIGHT0_3                                                                            0x0040\n#define ixDIDT_DB_WEIGHT4_7                                                                            0x0041\n#define ixDIDT_DB_WEIGHT8_11                                                                           0x0042\n#define ixDIDT_DB_EDC_CTRL                                                                             0x0043\n#define ixDIDT_DB_EDC_THRESHOLD                                                                        0x0044\n#define ixDIDT_DB_EDC_STALL_PATTERN_1_2                                                                0x0045\n#define ixDIDT_DB_EDC_STALL_PATTERN_3_4                                                                0x0046\n#define ixDIDT_DB_EDC_STALL_PATTERN_5_6                                                                0x0047\n#define ixDIDT_DB_EDC_STALL_PATTERN_7                                                                  0x0048\n#define ixDIDT_DB_EDC_TIMER_PERIOD                                                                     0x0049\n#define ixDIDT_DB_THROTTLE_CTRL                                                                        0x004a\n#define ixDIDT_DB_EDC_STALL_DELAY_1                                                                    0x004b\n#define ixDIDT_DB_EDC_STATUS                                                                           0x004f\n#define ixDIDT_DB_EDC_OVERFLOW                                                                         0x0050\n#define ixDIDT_DB_EDC_ROLLING_POWER_DELTA                                                              0x0051\n#define ixDIDT_DB_EDC_PCC_PERF_COUNTER                                                                 0x0052\n#define ixDIDT_TD_CTRL0                                                                                0x0060\n#define ixDIDT_TD_CTRL1                                                                                0x0061\n#define ixDIDT_TD_CTRL2                                                                                0x0062\n#define ixDIDT_TD_CTRL_OCP                                                                             0x0063\n#define ixDIDT_TD_STALL_CTRL                                                                           0x0064\n#define ixDIDT_TD_TUNING_CTRL                                                                          0x0065\n#define ixDIDT_TD_STALL_AUTO_RELEASE_CTRL                                                              0x0066\n#define ixDIDT_TD_CTRL3                                                                                0x0067\n#define ixDIDT_TD_STALL_PATTERN_1_2                                                                    0x0068\n#define ixDIDT_TD_STALL_PATTERN_3_4                                                                    0x0069\n#define ixDIDT_TD_STALL_PATTERN_5_6                                                                    0x006a\n#define ixDIDT_TD_STALL_PATTERN_7                                                                      0x006b\n#define ixDIDT_TD_MPD_SCALE_FACTOR                                                                     0x006c\n#define ixDIDT_TD_STALL_RELEASE_CNTL0                                                                  0x006d\n#define ixDIDT_TD_STALL_RELEASE_CNTL1                                                                  0x006e\n#define ixDIDT_TD_STALL_RELEASE_CNTL_STATUS                                                            0x006f\n#define ixDIDT_TD_WEIGHT0_3                                                                            0x0070\n#define ixDIDT_TD_WEIGHT4_7                                                                            0x0071\n#define ixDIDT_TD_WEIGHT8_11                                                                           0x0072\n#define ixDIDT_TD_EDC_CTRL                                                                             0x0073\n#define ixDIDT_TD_EDC_THRESHOLD                                                                        0x0074\n#define ixDIDT_TD_EDC_STALL_PATTERN_1_2                                                                0x0075\n#define ixDIDT_TD_EDC_STALL_PATTERN_3_4                                                                0x0076\n#define ixDIDT_TD_EDC_STALL_PATTERN_5_6                                                                0x0077\n#define ixDIDT_TD_EDC_STALL_PATTERN_7                                                                  0x0078\n#define ixDIDT_TD_EDC_TIMER_PERIOD                                                                     0x0079\n#define ixDIDT_TD_THROTTLE_CTRL                                                                        0x007a\n#define ixDIDT_TD_EDC_STALL_DELAY_1                                                                    0x007b\n#define ixDIDT_TD_EDC_STALL_DELAY_2                                                                    0x007c\n#define ixDIDT_TD_EDC_STALL_DELAY_3                                                                    0x007d\n#define ixDIDT_TD_EDC_STATUS                                                                           0x007f\n#define ixDIDT_TD_EDC_OVERFLOW                                                                         0x0080\n#define ixDIDT_TD_EDC_ROLLING_POWER_DELTA                                                              0x0081\n#define ixDIDT_TD_EDC_PCC_PERF_COUNTER                                                                 0x0082\n#define ixDIDT_TCP_CTRL0                                                                               0x0090\n#define ixDIDT_TCP_CTRL1                                                                               0x0091\n#define ixDIDT_TCP_CTRL2                                                                               0x0092\n#define ixDIDT_TCP_CTRL_OCP                                                                            0x0093\n#define ixDIDT_TCP_STALL_CTRL                                                                          0x0094\n#define ixDIDT_TCP_TUNING_CTRL                                                                         0x0095\n#define ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL                                                             0x0096\n#define ixDIDT_TCP_CTRL3                                                                               0x0097\n#define ixDIDT_TCP_STALL_PATTERN_1_2                                                                   0x0098\n#define ixDIDT_TCP_STALL_PATTERN_3_4                                                                   0x0099\n#define ixDIDT_TCP_STALL_PATTERN_5_6                                                                   0x009a\n#define ixDIDT_TCP_STALL_PATTERN_7                                                                     0x009b\n#define ixDIDT_TCP_MPD_SCALE_FACTOR                                                                    0x009c\n#define ixDIDT_TCP_STALL_RELEASE_CNTL0                                                                 0x009d\n#define ixDIDT_TCP_STALL_RELEASE_CNTL1                                                                 0x009e\n#define ixDIDT_TCP_STALL_RELEASE_CNTL_STATUS                                                           0x009f\n#define ixDIDT_TCP_WEIGHT0_3                                                                           0x00a0\n#define ixDIDT_TCP_WEIGHT4_7                                                                           0x00a1\n#define ixDIDT_TCP_WEIGHT8_11                                                                          0x00a2\n#define ixDIDT_TCP_EDC_CTRL                                                                            0x00a3\n#define ixDIDT_TCP_EDC_THRESHOLD                                                                       0x00a4\n#define ixDIDT_TCP_EDC_STALL_PATTERN_1_2                                                               0x00a5\n#define ixDIDT_TCP_EDC_STALL_PATTERN_3_4                                                               0x00a6\n#define ixDIDT_TCP_EDC_STALL_PATTERN_5_6                                                               0x00a7\n#define ixDIDT_TCP_EDC_STALL_PATTERN_7                                                                 0x00a8\n#define ixDIDT_TCP_EDC_TIMER_PERIOD                                                                    0x00a9\n#define ixDIDT_TCP_THROTTLE_CTRL                                                                       0x00aa\n#define ixDIDT_TCP_EDC_STALL_DELAY_1                                                                   0x00ab\n#define ixDIDT_TCP_EDC_STALL_DELAY_2                                                                   0x00ac\n#define ixDIDT_TCP_EDC_STALL_DELAY_3                                                                   0x00ad\n#define ixDIDT_TCP_EDC_STATUS                                                                          0x00af\n#define ixDIDT_TCP_EDC_OVERFLOW                                                                        0x00b0\n#define ixDIDT_TCP_EDC_ROLLING_POWER_DELTA                                                             0x00b1\n#define ixDIDT_TCP_EDC_PCC_PERF_COUNTER                                                                0x00b2\n#define ixDIDT_SQ_STALL_EVENT_COUNTER                                                                  0x00c0\n#define ixDIDT_DB_STALL_EVENT_COUNTER                                                                  0x00c1\n#define ixDIDT_TD_STALL_EVENT_COUNTER                                                                  0x00c2\n#define ixDIDT_TCP_STALL_EVENT_COUNTER                                                                 0x00c3\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}