// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PrefetchReqBuffer(
  input         clock,
  input         reset,
  input         io_in_req_valid,
  input  [49:0] io_in_req_bits_full_vaddr,
  input  [43:0] io_in_req_bits_base_vaddr,
  input         io_in_req_bits_needT,
  input  [6:0]  io_in_req_bits_source,
  output        io_tlb_req_req_valid,
  output [49:0] io_tlb_req_req_bits_vaddr,
  output [2:0]  io_tlb_req_req_bits_cmd,
  output        io_tlb_req_req_bits_kill,
  output        io_tlb_req_req_bits_no_translate,
  input         io_tlb_req_resp_valid,
  input  [47:0] io_tlb_req_resp_bits_paddr_0,
  input  [1:0]  io_tlb_req_resp_bits_pbmt,
  input         io_tlb_req_resp_bits_miss,
  input         io_tlb_req_resp_bits_excp_0_gpf_ld,
  input         io_tlb_req_resp_bits_excp_0_pf_ld,
  input         io_tlb_req_resp_bits_excp_0_af_ld,
  input         io_tlb_req_pmp_resp_ld,
  input         io_tlb_req_pmp_resp_mmio,
  input         io_out_req_ready,
  output        io_out_req_valid,
  output [34:0] io_out_req_bits_tag,
  output [6:0]  io_out_req_bits_set,
  output [43:0] io_out_req_bits_vaddr,
  output        io_out_req_bits_needT,
  output [6:0]  io_out_req_bits_source
);

  wire        alloc_15;
  wire        alloc_14;
  wire        alloc_13;
  wire        alloc_12;
  wire        alloc_11;
  wire        alloc_10;
  wire        alloc_9;
  wire        alloc_8;
  wire        alloc_7;
  wire        alloc_6;
  wire        alloc_5;
  wire        alloc_4;
  wire        alloc_3;
  wire        alloc_2;
  wire        alloc_1;
  wire        alloc_0;
  wire        _pf_req_arb_io_in_0_ready;
  wire        _pf_req_arb_io_in_1_ready;
  wire        _pf_req_arb_io_in_2_ready;
  wire        _pf_req_arb_io_in_3_ready;
  wire        _pf_req_arb_io_in_4_ready;
  wire        _pf_req_arb_io_in_5_ready;
  wire        _pf_req_arb_io_in_6_ready;
  wire        _pf_req_arb_io_in_7_ready;
  wire        _pf_req_arb_io_in_8_ready;
  wire        _pf_req_arb_io_in_9_ready;
  wire        _pf_req_arb_io_in_10_ready;
  wire        _pf_req_arb_io_in_11_ready;
  wire        _pf_req_arb_io_in_12_ready;
  wire        _pf_req_arb_io_in_13_ready;
  wire        _pf_req_arb_io_in_14_ready;
  wire        _pf_req_arb_io_in_15_ready;
  wire        _tlb_req_arb_io_in_0_ready;
  wire        _tlb_req_arb_io_in_1_ready;
  wire        _tlb_req_arb_io_in_2_ready;
  wire        _tlb_req_arb_io_in_3_ready;
  wire        _tlb_req_arb_io_in_4_ready;
  wire        _tlb_req_arb_io_in_5_ready;
  wire        _tlb_req_arb_io_in_6_ready;
  wire        _tlb_req_arb_io_in_7_ready;
  wire        _tlb_req_arb_io_in_8_ready;
  wire        _tlb_req_arb_io_in_9_ready;
  wire        _tlb_req_arb_io_in_10_ready;
  wire        _tlb_req_arb_io_in_11_ready;
  wire        _tlb_req_arb_io_in_12_ready;
  wire        _tlb_req_arb_io_in_13_ready;
  wire        _tlb_req_arb_io_in_14_ready;
  wire        _tlb_req_arb_io_in_15_ready;
  wire        _tlb_req_arb_io_out_valid;
  wire [49:0] _tlb_req_arb_io_out_bits_vaddr;
  reg         valids_0;
  reg         valids_1;
  reg         valids_2;
  reg         valids_3;
  reg         valids_4;
  reg         valids_5;
  reg         valids_6;
  reg         valids_7;
  reg         valids_8;
  reg         valids_9;
  reg         valids_10;
  reg         valids_11;
  reg         valids_12;
  reg         valids_13;
  reg         valids_14;
  reg         valids_15;
  reg         entries_0_paddrValid;
  reg  [43:0] entries_0_vaddrNoOffset;
  reg  [43:0] entries_0_baseVaddr;
  reg  [49:0] entries_0_paddrNoOffset;
  reg         entries_0_replayEn;
  reg  [3:0]  entries_0_replayCnt;
  reg         entries_0_needT;
  reg  [6:0]  entries_0_source;
  reg         entries_1_paddrValid;
  reg  [43:0] entries_1_vaddrNoOffset;
  reg  [43:0] entries_1_baseVaddr;
  reg  [49:0] entries_1_paddrNoOffset;
  reg         entries_1_replayEn;
  reg  [3:0]  entries_1_replayCnt;
  reg         entries_1_needT;
  reg  [6:0]  entries_1_source;
  reg         entries_2_paddrValid;
  reg  [43:0] entries_2_vaddrNoOffset;
  reg  [43:0] entries_2_baseVaddr;
  reg  [49:0] entries_2_paddrNoOffset;
  reg         entries_2_replayEn;
  reg  [3:0]  entries_2_replayCnt;
  reg         entries_2_needT;
  reg  [6:0]  entries_2_source;
  reg         entries_3_paddrValid;
  reg  [43:0] entries_3_vaddrNoOffset;
  reg  [43:0] entries_3_baseVaddr;
  reg  [49:0] entries_3_paddrNoOffset;
  reg         entries_3_replayEn;
  reg  [3:0]  entries_3_replayCnt;
  reg         entries_3_needT;
  reg  [6:0]  entries_3_source;
  reg         entries_4_paddrValid;
  reg  [43:0] entries_4_vaddrNoOffset;
  reg  [43:0] entries_4_baseVaddr;
  reg  [49:0] entries_4_paddrNoOffset;
  reg         entries_4_replayEn;
  reg  [3:0]  entries_4_replayCnt;
  reg         entries_4_needT;
  reg  [6:0]  entries_4_source;
  reg         entries_5_paddrValid;
  reg  [43:0] entries_5_vaddrNoOffset;
  reg  [43:0] entries_5_baseVaddr;
  reg  [49:0] entries_5_paddrNoOffset;
  reg         entries_5_replayEn;
  reg  [3:0]  entries_5_replayCnt;
  reg         entries_5_needT;
  reg  [6:0]  entries_5_source;
  reg         entries_6_paddrValid;
  reg  [43:0] entries_6_vaddrNoOffset;
  reg  [43:0] entries_6_baseVaddr;
  reg  [49:0] entries_6_paddrNoOffset;
  reg         entries_6_replayEn;
  reg  [3:0]  entries_6_replayCnt;
  reg         entries_6_needT;
  reg  [6:0]  entries_6_source;
  reg         entries_7_paddrValid;
  reg  [43:0] entries_7_vaddrNoOffset;
  reg  [43:0] entries_7_baseVaddr;
  reg  [49:0] entries_7_paddrNoOffset;
  reg         entries_7_replayEn;
  reg  [3:0]  entries_7_replayCnt;
  reg         entries_7_needT;
  reg  [6:0]  entries_7_source;
  reg         entries_8_paddrValid;
  reg  [43:0] entries_8_vaddrNoOffset;
  reg  [43:0] entries_8_baseVaddr;
  reg  [49:0] entries_8_paddrNoOffset;
  reg         entries_8_replayEn;
  reg  [3:0]  entries_8_replayCnt;
  reg         entries_8_needT;
  reg  [6:0]  entries_8_source;
  reg         entries_9_paddrValid;
  reg  [43:0] entries_9_vaddrNoOffset;
  reg  [43:0] entries_9_baseVaddr;
  reg  [49:0] entries_9_paddrNoOffset;
  reg         entries_9_replayEn;
  reg  [3:0]  entries_9_replayCnt;
  reg         entries_9_needT;
  reg  [6:0]  entries_9_source;
  reg         entries_10_paddrValid;
  reg  [43:0] entries_10_vaddrNoOffset;
  reg  [43:0] entries_10_baseVaddr;
  reg  [49:0] entries_10_paddrNoOffset;
  reg         entries_10_replayEn;
  reg  [3:0]  entries_10_replayCnt;
  reg         entries_10_needT;
  reg  [6:0]  entries_10_source;
  reg         entries_11_paddrValid;
  reg  [43:0] entries_11_vaddrNoOffset;
  reg  [43:0] entries_11_baseVaddr;
  reg  [49:0] entries_11_paddrNoOffset;
  reg         entries_11_replayEn;
  reg  [3:0]  entries_11_replayCnt;
  reg         entries_11_needT;
  reg  [6:0]  entries_11_source;
  reg         entries_12_paddrValid;
  reg  [43:0] entries_12_vaddrNoOffset;
  reg  [43:0] entries_12_baseVaddr;
  reg  [49:0] entries_12_paddrNoOffset;
  reg         entries_12_replayEn;
  reg  [3:0]  entries_12_replayCnt;
  reg         entries_12_needT;
  reg  [6:0]  entries_12_source;
  reg         entries_13_paddrValid;
  reg  [43:0] entries_13_vaddrNoOffset;
  reg  [43:0] entries_13_baseVaddr;
  reg  [49:0] entries_13_paddrNoOffset;
  reg         entries_13_replayEn;
  reg  [3:0]  entries_13_replayCnt;
  reg         entries_13_needT;
  reg  [6:0]  entries_13_source;
  reg         entries_14_paddrValid;
  reg  [43:0] entries_14_vaddrNoOffset;
  reg  [43:0] entries_14_baseVaddr;
  reg  [49:0] entries_14_paddrNoOffset;
  reg         entries_14_replayEn;
  reg  [3:0]  entries_14_replayCnt;
  reg         entries_14_needT;
  reg  [6:0]  entries_14_source;
  reg         entries_15_paddrValid;
  reg  [43:0] entries_15_vaddrNoOffset;
  reg  [43:0] entries_15_baseVaddr;
  reg  [49:0] entries_15_paddrNoOffset;
  reg         entries_15_replayEn;
  reg  [3:0]  entries_15_replayCnt;
  reg         entries_15_needT;
  reg  [6:0]  entries_15_source;
  reg         io_tlb_req_req_valid_REG;
  reg  [49:0] io_tlb_req_req_bits_r_vaddr;
  reg  [2:0]  io_tlb_req_req_bits_r_cmd;
  reg         io_tlb_req_req_bits_r_kill;
  reg         io_tlb_req_req_bits_r_no_translate;
  reg         prev_in_valid;
  reg  [49:0] prev_in_req_full_vaddr;
  wire        s0_invalid_vec_0 = ~valids_0 & ~alloc_0;
  wire        s0_invalid_vec_1 = ~valids_1 & ~alloc_1;
  wire        s0_invalid_vec_2 = ~valids_2 & ~alloc_2;
  wire        s0_invalid_vec_3 = ~valids_3 & ~alloc_3;
  wire        s0_invalid_vec_4 = ~valids_4 & ~alloc_4;
  wire        s0_invalid_vec_5 = ~valids_5 & ~alloc_5;
  wire        s0_invalid_vec_6 = ~valids_6 & ~alloc_6;
  wire        s0_invalid_vec_7 = ~valids_7 & ~alloc_7;
  wire        s0_invalid_vec_8 = ~valids_8 & ~alloc_8;
  wire        s0_invalid_vec_9 = ~valids_9 & ~alloc_9;
  wire        s0_invalid_vec_10 = ~valids_10 & ~alloc_10;
  wire        s0_invalid_vec_11 = ~valids_11 & ~alloc_11;
  wire        s0_invalid_vec_12 = ~valids_12 & ~alloc_12;
  wire        s0_invalid_vec_13 = ~valids_13 & ~alloc_13;
  wire        s0_invalid_vec_14 = ~valids_14 & ~alloc_14;
  wire        s0_invalid_vec_15 = ~valids_15 & ~alloc_15;
  wire        s0_req_valid =
    io_in_req_valid
    & ~(prev_in_valid & io_in_req_bits_full_vaddr[49:6] == prev_in_req_full_vaddr[49:6])
    & {valids_15 & entries_15_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_15_needT == io_in_req_bits_needT
         & entries_15_source == io_in_req_bits_source
         & entries_15_baseVaddr == io_in_req_bits_base_vaddr,
       valids_14 & entries_14_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_14_needT == io_in_req_bits_needT
         & entries_14_source == io_in_req_bits_source
         & entries_14_baseVaddr == io_in_req_bits_base_vaddr,
       valids_13 & entries_13_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_13_needT == io_in_req_bits_needT
         & entries_13_source == io_in_req_bits_source
         & entries_13_baseVaddr == io_in_req_bits_base_vaddr,
       valids_12 & entries_12_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_12_needT == io_in_req_bits_needT
         & entries_12_source == io_in_req_bits_source
         & entries_12_baseVaddr == io_in_req_bits_base_vaddr,
       valids_11 & entries_11_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_11_needT == io_in_req_bits_needT
         & entries_11_source == io_in_req_bits_source
         & entries_11_baseVaddr == io_in_req_bits_base_vaddr,
       valids_10 & entries_10_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_10_needT == io_in_req_bits_needT
         & entries_10_source == io_in_req_bits_source
         & entries_10_baseVaddr == io_in_req_bits_base_vaddr,
       valids_9 & entries_9_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_9_needT == io_in_req_bits_needT
         & entries_9_source == io_in_req_bits_source
         & entries_9_baseVaddr == io_in_req_bits_base_vaddr,
       valids_8 & entries_8_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_8_needT == io_in_req_bits_needT
         & entries_8_source == io_in_req_bits_source
         & entries_8_baseVaddr == io_in_req_bits_base_vaddr,
       valids_7 & entries_7_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_7_needT == io_in_req_bits_needT
         & entries_7_source == io_in_req_bits_source
         & entries_7_baseVaddr == io_in_req_bits_base_vaddr,
       valids_6 & entries_6_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_6_needT == io_in_req_bits_needT
         & entries_6_source == io_in_req_bits_source
         & entries_6_baseVaddr == io_in_req_bits_base_vaddr,
       valids_5 & entries_5_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_5_needT == io_in_req_bits_needT
         & entries_5_source == io_in_req_bits_source
         & entries_5_baseVaddr == io_in_req_bits_base_vaddr,
       valids_4 & entries_4_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_4_needT == io_in_req_bits_needT
         & entries_4_source == io_in_req_bits_source
         & entries_4_baseVaddr == io_in_req_bits_base_vaddr,
       valids_3 & entries_3_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_3_needT == io_in_req_bits_needT
         & entries_3_source == io_in_req_bits_source
         & entries_3_baseVaddr == io_in_req_bits_base_vaddr,
       valids_2 & entries_2_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_2_needT == io_in_req_bits_needT
         & entries_2_source == io_in_req_bits_source
         & entries_2_baseVaddr == io_in_req_bits_base_vaddr,
       valids_1 & entries_1_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_1_needT == io_in_req_bits_needT
         & entries_1_source == io_in_req_bits_source
         & entries_1_baseVaddr == io_in_req_bits_base_vaddr,
       valids_0 & entries_0_vaddrNoOffset == io_in_req_bits_full_vaddr[49:6]
         & entries_0_needT == io_in_req_bits_needT
         & entries_0_source == io_in_req_bits_source
         & entries_0_baseVaddr == io_in_req_bits_base_vaddr} == 16'h0
    & (|{s0_invalid_vec_15,
         s0_invalid_vec_14,
         s0_invalid_vec_13,
         s0_invalid_vec_12,
         s0_invalid_vec_11,
         s0_invalid_vec_10,
         s0_invalid_vec_9,
         s0_invalid_vec_8,
         s0_invalid_vec_7,
         s0_invalid_vec_6,
         s0_invalid_vec_5,
         s0_invalid_vec_4,
         s0_invalid_vec_3,
         s0_invalid_vec_2,
         s0_invalid_vec_1,
         s0_invalid_vec_0});
  reg         s1_valid;
  reg  [49:0] s1_in_req_full_vaddr;
  reg  [43:0] s1_in_req_base_vaddr;
  reg         s1_in_req_needT;
  reg  [6:0]  s1_in_req_source;
  reg  [15:0] s1_invalid_oh;
  reg  [15:0] s1_tlb_fire_oh;
  reg  [15:0] s2_tlb_fire_oh;
  reg  [15:0] s3_tlb_fire_oh;
  reg         s3_tlb_resp_valid;
  reg  [47:0] s3_tlb_resp_paddr_0;
  reg  [1:0]  s3_tlb_resp_pbmt;
  reg         s3_tlb_resp_miss;
  reg         s3_tlb_resp_excp_0_gpf_ld;
  reg         s3_tlb_resp_excp_0_pf_ld;
  reg         s3_tlb_resp_excp_0_af_ld;
  assign alloc_0 = s1_valid & s1_invalid_oh[0];
  wire        _exp_drop_15_T_4 = s3_tlb_resp_excp_0_pf_ld | s3_tlb_resp_excp_0_gpf_ld;
  wire        _exp_drop_15_T_8 = s3_tlb_resp_pbmt == 2'h1;
  wire        _exp_drop_15_T_9 = s3_tlb_resp_pbmt == 2'h2;
  wire        exp_drop_0 =
    s3_tlb_fire_oh[0] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss = s3_tlb_fire_oh[0] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_0 =
    s3_tlb_fire_oh[0] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_0;
  wire        miss_drop_0 = miss & entries_0_replayEn;
  wire        miss_first_replay_0 = miss & ~entries_0_replayEn;
  assign alloc_1 = s1_valid & s1_invalid_oh[1];
  wire        exp_drop_1 =
    s3_tlb_fire_oh[1] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_1 = s3_tlb_fire_oh[1] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_1 =
    s3_tlb_fire_oh[1] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_1;
  wire        miss_drop_1 = miss_1 & entries_1_replayEn;
  wire        miss_first_replay_1 = miss_1 & ~entries_1_replayEn;
  assign alloc_2 = s1_valid & s1_invalid_oh[2];
  wire        exp_drop_2 =
    s3_tlb_fire_oh[2] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_2 = s3_tlb_fire_oh[2] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_2 =
    s3_tlb_fire_oh[2] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_2;
  wire        miss_drop_2 = miss_2 & entries_2_replayEn;
  wire        miss_first_replay_2 = miss_2 & ~entries_2_replayEn;
  assign alloc_3 = s1_valid & s1_invalid_oh[3];
  wire        exp_drop_3 =
    s3_tlb_fire_oh[3] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_3 = s3_tlb_fire_oh[3] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_3 =
    s3_tlb_fire_oh[3] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_3;
  wire        miss_drop_3 = miss_3 & entries_3_replayEn;
  wire        miss_first_replay_3 = miss_3 & ~entries_3_replayEn;
  assign alloc_4 = s1_valid & s1_invalid_oh[4];
  wire        exp_drop_4 =
    s3_tlb_fire_oh[4] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_4 = s3_tlb_fire_oh[4] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_4 =
    s3_tlb_fire_oh[4] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_4;
  wire        miss_drop_4 = miss_4 & entries_4_replayEn;
  wire        miss_first_replay_4 = miss_4 & ~entries_4_replayEn;
  assign alloc_5 = s1_valid & s1_invalid_oh[5];
  wire        exp_drop_5 =
    s3_tlb_fire_oh[5] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_5 = s3_tlb_fire_oh[5] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_5 =
    s3_tlb_fire_oh[5] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_5;
  wire        miss_drop_5 = miss_5 & entries_5_replayEn;
  wire        miss_first_replay_5 = miss_5 & ~entries_5_replayEn;
  assign alloc_6 = s1_valid & s1_invalid_oh[6];
  wire        exp_drop_6 =
    s3_tlb_fire_oh[6] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_6 = s3_tlb_fire_oh[6] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_6 =
    s3_tlb_fire_oh[6] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_6;
  wire        miss_drop_6 = miss_6 & entries_6_replayEn;
  wire        miss_first_replay_6 = miss_6 & ~entries_6_replayEn;
  assign alloc_7 = s1_valid & s1_invalid_oh[7];
  wire        exp_drop_7 =
    s3_tlb_fire_oh[7] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_7 = s3_tlb_fire_oh[7] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_7 =
    s3_tlb_fire_oh[7] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_7;
  wire        miss_drop_7 = miss_7 & entries_7_replayEn;
  wire        miss_first_replay_7 = miss_7 & ~entries_7_replayEn;
  assign alloc_8 = s1_valid & s1_invalid_oh[8];
  wire        exp_drop_8 =
    s3_tlb_fire_oh[8] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_8 = s3_tlb_fire_oh[8] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_8 =
    s3_tlb_fire_oh[8] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_8;
  wire        miss_drop_8 = miss_8 & entries_8_replayEn;
  wire        miss_first_replay_8 = miss_8 & ~entries_8_replayEn;
  assign alloc_9 = s1_valid & s1_invalid_oh[9];
  wire        exp_drop_9 =
    s3_tlb_fire_oh[9] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_9 = s3_tlb_fire_oh[9] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_9 =
    s3_tlb_fire_oh[9] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_9;
  wire        miss_drop_9 = miss_9 & entries_9_replayEn;
  wire        miss_first_replay_9 = miss_9 & ~entries_9_replayEn;
  assign alloc_10 = s1_valid & s1_invalid_oh[10];
  wire        exp_drop_10 =
    s3_tlb_fire_oh[10] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_10 = s3_tlb_fire_oh[10] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_10 =
    s3_tlb_fire_oh[10] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_10;
  wire        miss_drop_10 = miss_10 & entries_10_replayEn;
  wire        miss_first_replay_10 = miss_10 & ~entries_10_replayEn;
  assign alloc_11 = s1_valid & s1_invalid_oh[11];
  wire        exp_drop_11 =
    s3_tlb_fire_oh[11] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_11 = s3_tlb_fire_oh[11] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_11 =
    s3_tlb_fire_oh[11] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_11;
  wire        miss_drop_11 = miss_11 & entries_11_replayEn;
  wire        miss_first_replay_11 = miss_11 & ~entries_11_replayEn;
  assign alloc_12 = s1_valid & s1_invalid_oh[12];
  wire        exp_drop_12 =
    s3_tlb_fire_oh[12] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_12 = s3_tlb_fire_oh[12] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_12 =
    s3_tlb_fire_oh[12] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_12;
  wire        miss_drop_12 = miss_12 & entries_12_replayEn;
  wire        miss_first_replay_12 = miss_12 & ~entries_12_replayEn;
  assign alloc_13 = s1_valid & s1_invalid_oh[13];
  wire        exp_drop_13 =
    s3_tlb_fire_oh[13] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_13 = s3_tlb_fire_oh[13] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_13 =
    s3_tlb_fire_oh[13] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_13;
  wire        miss_drop_13 = miss_13 & entries_13_replayEn;
  wire        miss_first_replay_13 = miss_13 & ~entries_13_replayEn;
  assign alloc_14 = s1_valid & s1_invalid_oh[14];
  wire        exp_drop_14 =
    s3_tlb_fire_oh[14] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_14 = s3_tlb_fire_oh[14] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_14 =
    s3_tlb_fire_oh[14] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_14;
  wire        miss_drop_14 = miss_14 & entries_14_replayEn;
  wire        miss_first_replay_14 = miss_14 & ~entries_14_replayEn;
  assign alloc_15 = s1_valid & s1_invalid_oh[15];
  wire        exp_drop_15 =
    s3_tlb_fire_oh[15] & s3_tlb_resp_valid & ~s3_tlb_resp_miss
    & (_exp_drop_15_T_4 | s3_tlb_resp_excp_0_af_ld | io_tlb_req_pmp_resp_ld
       | io_tlb_req_pmp_resp_mmio | _exp_drop_15_T_8 | _exp_drop_15_T_9);
  wire        miss_15 = s3_tlb_fire_oh[15] & s3_tlb_resp_valid & s3_tlb_resp_miss;
  wire        tlb_fired_15 =
    s3_tlb_fire_oh[15] & s3_tlb_resp_valid & ~s3_tlb_resp_miss & ~exp_drop_15;
  wire        miss_drop_15 = miss_15 & entries_15_replayEn;
  wire        miss_first_replay_15 = miss_15 & ~entries_15_replayEn;
  wire        _tlb_req_arb_io_in_0_valid_T_13 =
    valids_0 & ~entries_0_paddrValid & ~(s1_tlb_fire_oh[0]) & ~(s2_tlb_fire_oh[0])
    & ~(s3_tlb_fire_oh[0]) & ~(|entries_0_replayCnt);
  wire        _pf_req_arb_io_in_0_valid_T = valids_0 & entries_0_paddrValid;
  wire        _tlb_req_arb_io_in_1_valid_T_13 =
    valids_1 & ~entries_1_paddrValid & ~(s1_tlb_fire_oh[1]) & ~(s2_tlb_fire_oh[1])
    & ~(s3_tlb_fire_oh[1]) & ~(|entries_1_replayCnt);
  wire        _pf_req_arb_io_in_1_valid_T = valids_1 & entries_1_paddrValid;
  wire        _tlb_req_arb_io_in_2_valid_T_13 =
    valids_2 & ~entries_2_paddrValid & ~(s1_tlb_fire_oh[2]) & ~(s2_tlb_fire_oh[2])
    & ~(s3_tlb_fire_oh[2]) & ~(|entries_2_replayCnt);
  wire        _pf_req_arb_io_in_2_valid_T = valids_2 & entries_2_paddrValid;
  wire        _tlb_req_arb_io_in_3_valid_T_13 =
    valids_3 & ~entries_3_paddrValid & ~(s1_tlb_fire_oh[3]) & ~(s2_tlb_fire_oh[3])
    & ~(s3_tlb_fire_oh[3]) & ~(|entries_3_replayCnt);
  wire        _pf_req_arb_io_in_3_valid_T = valids_3 & entries_3_paddrValid;
  wire        _tlb_req_arb_io_in_4_valid_T_13 =
    valids_4 & ~entries_4_paddrValid & ~(s1_tlb_fire_oh[4]) & ~(s2_tlb_fire_oh[4])
    & ~(s3_tlb_fire_oh[4]) & ~(|entries_4_replayCnt);
  wire        _pf_req_arb_io_in_4_valid_T = valids_4 & entries_4_paddrValid;
  wire        _tlb_req_arb_io_in_5_valid_T_13 =
    valids_5 & ~entries_5_paddrValid & ~(s1_tlb_fire_oh[5]) & ~(s2_tlb_fire_oh[5])
    & ~(s3_tlb_fire_oh[5]) & ~(|entries_5_replayCnt);
  wire        _pf_req_arb_io_in_5_valid_T = valids_5 & entries_5_paddrValid;
  wire        _tlb_req_arb_io_in_6_valid_T_13 =
    valids_6 & ~entries_6_paddrValid & ~(s1_tlb_fire_oh[6]) & ~(s2_tlb_fire_oh[6])
    & ~(s3_tlb_fire_oh[6]) & ~(|entries_6_replayCnt);
  wire        _pf_req_arb_io_in_6_valid_T = valids_6 & entries_6_paddrValid;
  wire        _tlb_req_arb_io_in_7_valid_T_13 =
    valids_7 & ~entries_7_paddrValid & ~(s1_tlb_fire_oh[7]) & ~(s2_tlb_fire_oh[7])
    & ~(s3_tlb_fire_oh[7]) & ~(|entries_7_replayCnt);
  wire        _pf_req_arb_io_in_7_valid_T = valids_7 & entries_7_paddrValid;
  wire        _tlb_req_arb_io_in_8_valid_T_13 =
    valids_8 & ~entries_8_paddrValid & ~(s1_tlb_fire_oh[8]) & ~(s2_tlb_fire_oh[8])
    & ~(s3_tlb_fire_oh[8]) & ~(|entries_8_replayCnt);
  wire        _pf_req_arb_io_in_8_valid_T = valids_8 & entries_8_paddrValid;
  wire        _tlb_req_arb_io_in_9_valid_T_13 =
    valids_9 & ~entries_9_paddrValid & ~(s1_tlb_fire_oh[9]) & ~(s2_tlb_fire_oh[9])
    & ~(s3_tlb_fire_oh[9]) & ~(|entries_9_replayCnt);
  wire        _pf_req_arb_io_in_9_valid_T = valids_9 & entries_9_paddrValid;
  wire        _tlb_req_arb_io_in_10_valid_T_13 =
    valids_10 & ~entries_10_paddrValid & ~(s1_tlb_fire_oh[10]) & ~(s2_tlb_fire_oh[10])
    & ~(s3_tlb_fire_oh[10]) & ~(|entries_10_replayCnt);
  wire        _pf_req_arb_io_in_10_valid_T = valids_10 & entries_10_paddrValid;
  wire        _tlb_req_arb_io_in_11_valid_T_13 =
    valids_11 & ~entries_11_paddrValid & ~(s1_tlb_fire_oh[11]) & ~(s2_tlb_fire_oh[11])
    & ~(s3_tlb_fire_oh[11]) & ~(|entries_11_replayCnt);
  wire        _pf_req_arb_io_in_11_valid_T = valids_11 & entries_11_paddrValid;
  wire        _tlb_req_arb_io_in_12_valid_T_13 =
    valids_12 & ~entries_12_paddrValid & ~(s1_tlb_fire_oh[12]) & ~(s2_tlb_fire_oh[12])
    & ~(s3_tlb_fire_oh[12]) & ~(|entries_12_replayCnt);
  wire        _pf_req_arb_io_in_12_valid_T = valids_12 & entries_12_paddrValid;
  wire        _tlb_req_arb_io_in_13_valid_T_13 =
    valids_13 & ~entries_13_paddrValid & ~(s1_tlb_fire_oh[13]) & ~(s2_tlb_fire_oh[13])
    & ~(s3_tlb_fire_oh[13]) & ~(|entries_13_replayCnt);
  wire        _pf_req_arb_io_in_13_valid_T = valids_13 & entries_13_paddrValid;
  wire        _tlb_req_arb_io_in_14_valid_T_13 =
    valids_14 & ~entries_14_paddrValid & ~(s1_tlb_fire_oh[14]) & ~(s2_tlb_fire_oh[14])
    & ~(s3_tlb_fire_oh[14]) & ~(|entries_14_replayCnt);
  wire        _pf_req_arb_io_in_14_valid_T = valids_14 & entries_14_paddrValid;
  wire        _tlb_req_arb_io_in_15_valid_T_13 =
    valids_15 & ~entries_15_paddrValid & ~(s1_tlb_fire_oh[15]) & ~(s2_tlb_fire_oh[15])
    & ~(s3_tlb_fire_oh[15]) & ~(|entries_15_replayCnt);
  wire        _pf_req_arb_io_in_15_valid_T = valids_15 & entries_15_paddrValid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valids_0 <= 1'h0;
      valids_1 <= 1'h0;
      valids_2 <= 1'h0;
      valids_3 <= 1'h0;
      valids_4 <= 1'h0;
      valids_5 <= 1'h0;
      valids_6 <= 1'h0;
      valids_7 <= 1'h0;
      valids_8 <= 1'h0;
      valids_9 <= 1'h0;
      valids_10 <= 1'h0;
      valids_11 <= 1'h0;
      valids_12 <= 1'h0;
      valids_13 <= 1'h0;
      valids_14 <= 1'h0;
      valids_15 <= 1'h0;
      prev_in_valid <= 1'h0;
      s1_valid <= 1'h0;
      s1_invalid_oh <= 16'h0;
      s1_tlb_fire_oh <= 16'h0;
      s2_tlb_fire_oh <= 16'h0;
      s3_tlb_fire_oh <= 16'h0;
    end
    else begin
      valids_0 <=
        alloc_0 | ~(_pf_req_arb_io_in_0_ready & _pf_req_arb_io_in_0_valid_T)
        & (tlb_fired_0 | ~miss_drop_0 & (miss_first_replay_0 | ~exp_drop_0)) & valids_0;
      valids_1 <=
        alloc_1 | ~(_pf_req_arb_io_in_1_ready & _pf_req_arb_io_in_1_valid_T)
        & (tlb_fired_1 | ~miss_drop_1 & (miss_first_replay_1 | ~exp_drop_1)) & valids_1;
      valids_2 <=
        alloc_2 | ~(_pf_req_arb_io_in_2_ready & _pf_req_arb_io_in_2_valid_T)
        & (tlb_fired_2 | ~miss_drop_2 & (miss_first_replay_2 | ~exp_drop_2)) & valids_2;
      valids_3 <=
        alloc_3 | ~(_pf_req_arb_io_in_3_ready & _pf_req_arb_io_in_3_valid_T)
        & (tlb_fired_3 | ~miss_drop_3 & (miss_first_replay_3 | ~exp_drop_3)) & valids_3;
      valids_4 <=
        alloc_4 | ~(_pf_req_arb_io_in_4_ready & _pf_req_arb_io_in_4_valid_T)
        & (tlb_fired_4 | ~miss_drop_4 & (miss_first_replay_4 | ~exp_drop_4)) & valids_4;
      valids_5 <=
        alloc_5 | ~(_pf_req_arb_io_in_5_ready & _pf_req_arb_io_in_5_valid_T)
        & (tlb_fired_5 | ~miss_drop_5 & (miss_first_replay_5 | ~exp_drop_5)) & valids_5;
      valids_6 <=
        alloc_6 | ~(_pf_req_arb_io_in_6_ready & _pf_req_arb_io_in_6_valid_T)
        & (tlb_fired_6 | ~miss_drop_6 & (miss_first_replay_6 | ~exp_drop_6)) & valids_6;
      valids_7 <=
        alloc_7 | ~(_pf_req_arb_io_in_7_ready & _pf_req_arb_io_in_7_valid_T)
        & (tlb_fired_7 | ~miss_drop_7 & (miss_first_replay_7 | ~exp_drop_7)) & valids_7;
      valids_8 <=
        alloc_8 | ~(_pf_req_arb_io_in_8_ready & _pf_req_arb_io_in_8_valid_T)
        & (tlb_fired_8 | ~miss_drop_8 & (miss_first_replay_8 | ~exp_drop_8)) & valids_8;
      valids_9 <=
        alloc_9 | ~(_pf_req_arb_io_in_9_ready & _pf_req_arb_io_in_9_valid_T)
        & (tlb_fired_9 | ~miss_drop_9 & (miss_first_replay_9 | ~exp_drop_9)) & valids_9;
      valids_10 <=
        alloc_10 | ~(_pf_req_arb_io_in_10_ready & _pf_req_arb_io_in_10_valid_T)
        & (tlb_fired_10 | ~miss_drop_10 & (miss_first_replay_10 | ~exp_drop_10))
        & valids_10;
      valids_11 <=
        alloc_11 | ~(_pf_req_arb_io_in_11_ready & _pf_req_arb_io_in_11_valid_T)
        & (tlb_fired_11 | ~miss_drop_11 & (miss_first_replay_11 | ~exp_drop_11))
        & valids_11;
      valids_12 <=
        alloc_12 | ~(_pf_req_arb_io_in_12_ready & _pf_req_arb_io_in_12_valid_T)
        & (tlb_fired_12 | ~miss_drop_12 & (miss_first_replay_12 | ~exp_drop_12))
        & valids_12;
      valids_13 <=
        alloc_13 | ~(_pf_req_arb_io_in_13_ready & _pf_req_arb_io_in_13_valid_T)
        & (tlb_fired_13 | ~miss_drop_13 & (miss_first_replay_13 | ~exp_drop_13))
        & valids_13;
      valids_14 <=
        alloc_14 | ~(_pf_req_arb_io_in_14_ready & _pf_req_arb_io_in_14_valid_T)
        & (tlb_fired_14 | ~miss_drop_14 & (miss_first_replay_14 | ~exp_drop_14))
        & valids_14;
      valids_15 <=
        alloc_15 | ~(_pf_req_arb_io_in_15_ready & _pf_req_arb_io_in_15_valid_T)
        & (tlb_fired_15 | ~miss_drop_15 & (miss_first_replay_15 | ~exp_drop_15))
        & valids_15;
      prev_in_valid <= io_in_req_valid;
      s1_valid <= s0_req_valid;
      if (s0_req_valid) begin
        if (s0_invalid_vec_0)
          s1_invalid_oh <= 16'h1;
        else if (s0_invalid_vec_1)
          s1_invalid_oh <= 16'h2;
        else if (s0_invalid_vec_2)
          s1_invalid_oh <= 16'h4;
        else if (s0_invalid_vec_3)
          s1_invalid_oh <= 16'h8;
        else if (s0_invalid_vec_4)
          s1_invalid_oh <= 16'h10;
        else if (s0_invalid_vec_5)
          s1_invalid_oh <= 16'h20;
        else if (s0_invalid_vec_6)
          s1_invalid_oh <= 16'h40;
        else if (s0_invalid_vec_7)
          s1_invalid_oh <= 16'h80;
        else if (s0_invalid_vec_8)
          s1_invalid_oh <= 16'h100;
        else if (s0_invalid_vec_9)
          s1_invalid_oh <= 16'h200;
        else if (s0_invalid_vec_10)
          s1_invalid_oh <= 16'h400;
        else if (s0_invalid_vec_11)
          s1_invalid_oh <= 16'h800;
        else if (s0_invalid_vec_12)
          s1_invalid_oh <= 16'h1000;
        else if (s0_invalid_vec_13)
          s1_invalid_oh <= 16'h2000;
        else if (s0_invalid_vec_14)
          s1_invalid_oh <= 16'h4000;
        else
          s1_invalid_oh <= {s0_invalid_vec_15, 15'h0};
      end
      s1_tlb_fire_oh <=
        {_tlb_req_arb_io_in_15_ready & _tlb_req_arb_io_in_15_valid_T_13,
         _tlb_req_arb_io_in_14_ready & _tlb_req_arb_io_in_14_valid_T_13,
         _tlb_req_arb_io_in_13_ready & _tlb_req_arb_io_in_13_valid_T_13,
         _tlb_req_arb_io_in_12_ready & _tlb_req_arb_io_in_12_valid_T_13,
         _tlb_req_arb_io_in_11_ready & _tlb_req_arb_io_in_11_valid_T_13,
         _tlb_req_arb_io_in_10_ready & _tlb_req_arb_io_in_10_valid_T_13,
         _tlb_req_arb_io_in_9_ready & _tlb_req_arb_io_in_9_valid_T_13,
         _tlb_req_arb_io_in_8_ready & _tlb_req_arb_io_in_8_valid_T_13,
         _tlb_req_arb_io_in_7_ready & _tlb_req_arb_io_in_7_valid_T_13,
         _tlb_req_arb_io_in_6_ready & _tlb_req_arb_io_in_6_valid_T_13,
         _tlb_req_arb_io_in_5_ready & _tlb_req_arb_io_in_5_valid_T_13,
         _tlb_req_arb_io_in_4_ready & _tlb_req_arb_io_in_4_valid_T_13,
         _tlb_req_arb_io_in_3_ready & _tlb_req_arb_io_in_3_valid_T_13,
         _tlb_req_arb_io_in_2_ready & _tlb_req_arb_io_in_2_valid_T_13,
         _tlb_req_arb_io_in_1_ready & _tlb_req_arb_io_in_1_valid_T_13,
         _tlb_req_arb_io_in_0_ready & _tlb_req_arb_io_in_0_valid_T_13};
      s2_tlb_fire_oh <= s1_tlb_fire_oh;
      s3_tlb_fire_oh <= s2_tlb_fire_oh;
    end
  end // always @(posedge, posedge)
  wire        _GEN = alloc_0 | tlb_fired_0;
  wire        _GEN_0 = alloc_1 | tlb_fired_1;
  wire        _GEN_1 = alloc_2 | tlb_fired_2;
  wire        _GEN_2 = alloc_3 | tlb_fired_3;
  wire        _GEN_3 = alloc_4 | tlb_fired_4;
  wire        _GEN_4 = alloc_5 | tlb_fired_5;
  wire        _GEN_5 = alloc_6 | tlb_fired_6;
  wire        _GEN_6 = alloc_7 | tlb_fired_7;
  wire        _GEN_7 = alloc_8 | tlb_fired_8;
  wire        _GEN_8 = alloc_9 | tlb_fired_9;
  wire        _GEN_9 = alloc_10 | tlb_fired_10;
  wire        _GEN_10 = alloc_11 | tlb_fired_11;
  wire        _GEN_11 = alloc_12 | tlb_fired_12;
  wire        _GEN_12 = alloc_13 | tlb_fired_13;
  wire        _GEN_13 = alloc_14 | tlb_fired_14;
  wire        _GEN_14 = alloc_15 | tlb_fired_15;
  always @(posedge clock) begin
    entries_0_paddrValid <= ~alloc_0 & (tlb_fired_0 | entries_0_paddrValid);
    if (alloc_0) begin
      entries_0_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_0_baseVaddr <= s1_in_req_base_vaddr;
      entries_0_paddrNoOffset <= 50'h0;
      entries_0_needT <= s1_in_req_needT;
      entries_0_source <= s1_in_req_source;
    end
    else if (tlb_fired_0)
      entries_0_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_0_replayEn <=
      ~_GEN & (~miss_drop_0 & miss_first_replay_0 | entries_0_replayEn);
    if (_GEN)
      entries_0_replayCnt <= 4'h0;
    else if (miss_drop_0 | ~miss_first_replay_0) begin
      if (valids_0 & (|entries_0_replayCnt))
        entries_0_replayCnt <= 4'(entries_0_replayCnt - 4'h1);
    end
    else
      entries_0_replayCnt <= 4'hA;
    entries_1_paddrValid <= ~alloc_1 & (tlb_fired_1 | entries_1_paddrValid);
    if (alloc_1) begin
      entries_1_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_1_baseVaddr <= s1_in_req_base_vaddr;
      entries_1_paddrNoOffset <= 50'h0;
      entries_1_needT <= s1_in_req_needT;
      entries_1_source <= s1_in_req_source;
    end
    else if (tlb_fired_1)
      entries_1_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_1_replayEn <=
      ~_GEN_0 & (~miss_drop_1 & miss_first_replay_1 | entries_1_replayEn);
    if (_GEN_0)
      entries_1_replayCnt <= 4'h0;
    else if (miss_drop_1 | ~miss_first_replay_1) begin
      if (valids_1 & (|entries_1_replayCnt))
        entries_1_replayCnt <= 4'(entries_1_replayCnt - 4'h1);
    end
    else
      entries_1_replayCnt <= 4'hA;
    entries_2_paddrValid <= ~alloc_2 & (tlb_fired_2 | entries_2_paddrValid);
    if (alloc_2) begin
      entries_2_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_2_baseVaddr <= s1_in_req_base_vaddr;
      entries_2_paddrNoOffset <= 50'h0;
      entries_2_needT <= s1_in_req_needT;
      entries_2_source <= s1_in_req_source;
    end
    else if (tlb_fired_2)
      entries_2_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_2_replayEn <=
      ~_GEN_1 & (~miss_drop_2 & miss_first_replay_2 | entries_2_replayEn);
    if (_GEN_1)
      entries_2_replayCnt <= 4'h0;
    else if (miss_drop_2 | ~miss_first_replay_2) begin
      if (valids_2 & (|entries_2_replayCnt))
        entries_2_replayCnt <= 4'(entries_2_replayCnt - 4'h1);
    end
    else
      entries_2_replayCnt <= 4'hA;
    entries_3_paddrValid <= ~alloc_3 & (tlb_fired_3 | entries_3_paddrValid);
    if (alloc_3) begin
      entries_3_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_3_baseVaddr <= s1_in_req_base_vaddr;
      entries_3_paddrNoOffset <= 50'h0;
      entries_3_needT <= s1_in_req_needT;
      entries_3_source <= s1_in_req_source;
    end
    else if (tlb_fired_3)
      entries_3_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_3_replayEn <=
      ~_GEN_2 & (~miss_drop_3 & miss_first_replay_3 | entries_3_replayEn);
    if (_GEN_2)
      entries_3_replayCnt <= 4'h0;
    else if (miss_drop_3 | ~miss_first_replay_3) begin
      if (valids_3 & (|entries_3_replayCnt))
        entries_3_replayCnt <= 4'(entries_3_replayCnt - 4'h1);
    end
    else
      entries_3_replayCnt <= 4'hA;
    entries_4_paddrValid <= ~alloc_4 & (tlb_fired_4 | entries_4_paddrValid);
    if (alloc_4) begin
      entries_4_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_4_baseVaddr <= s1_in_req_base_vaddr;
      entries_4_paddrNoOffset <= 50'h0;
      entries_4_needT <= s1_in_req_needT;
      entries_4_source <= s1_in_req_source;
    end
    else if (tlb_fired_4)
      entries_4_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_4_replayEn <=
      ~_GEN_3 & (~miss_drop_4 & miss_first_replay_4 | entries_4_replayEn);
    if (_GEN_3)
      entries_4_replayCnt <= 4'h0;
    else if (miss_drop_4 | ~miss_first_replay_4) begin
      if (valids_4 & (|entries_4_replayCnt))
        entries_4_replayCnt <= 4'(entries_4_replayCnt - 4'h1);
    end
    else
      entries_4_replayCnt <= 4'hA;
    entries_5_paddrValid <= ~alloc_5 & (tlb_fired_5 | entries_5_paddrValid);
    if (alloc_5) begin
      entries_5_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_5_baseVaddr <= s1_in_req_base_vaddr;
      entries_5_paddrNoOffset <= 50'h0;
      entries_5_needT <= s1_in_req_needT;
      entries_5_source <= s1_in_req_source;
    end
    else if (tlb_fired_5)
      entries_5_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_5_replayEn <=
      ~_GEN_4 & (~miss_drop_5 & miss_first_replay_5 | entries_5_replayEn);
    if (_GEN_4)
      entries_5_replayCnt <= 4'h0;
    else if (miss_drop_5 | ~miss_first_replay_5) begin
      if (valids_5 & (|entries_5_replayCnt))
        entries_5_replayCnt <= 4'(entries_5_replayCnt - 4'h1);
    end
    else
      entries_5_replayCnt <= 4'hA;
    entries_6_paddrValid <= ~alloc_6 & (tlb_fired_6 | entries_6_paddrValid);
    if (alloc_6) begin
      entries_6_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_6_baseVaddr <= s1_in_req_base_vaddr;
      entries_6_paddrNoOffset <= 50'h0;
      entries_6_needT <= s1_in_req_needT;
      entries_6_source <= s1_in_req_source;
    end
    else if (tlb_fired_6)
      entries_6_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_6_replayEn <=
      ~_GEN_5 & (~miss_drop_6 & miss_first_replay_6 | entries_6_replayEn);
    if (_GEN_5)
      entries_6_replayCnt <= 4'h0;
    else if (miss_drop_6 | ~miss_first_replay_6) begin
      if (valids_6 & (|entries_6_replayCnt))
        entries_6_replayCnt <= 4'(entries_6_replayCnt - 4'h1);
    end
    else
      entries_6_replayCnt <= 4'hA;
    entries_7_paddrValid <= ~alloc_7 & (tlb_fired_7 | entries_7_paddrValid);
    if (alloc_7) begin
      entries_7_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_7_baseVaddr <= s1_in_req_base_vaddr;
      entries_7_paddrNoOffset <= 50'h0;
      entries_7_needT <= s1_in_req_needT;
      entries_7_source <= s1_in_req_source;
    end
    else if (tlb_fired_7)
      entries_7_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_7_replayEn <=
      ~_GEN_6 & (~miss_drop_7 & miss_first_replay_7 | entries_7_replayEn);
    if (_GEN_6)
      entries_7_replayCnt <= 4'h0;
    else if (miss_drop_7 | ~miss_first_replay_7) begin
      if (valids_7 & (|entries_7_replayCnt))
        entries_7_replayCnt <= 4'(entries_7_replayCnt - 4'h1);
    end
    else
      entries_7_replayCnt <= 4'hA;
    entries_8_paddrValid <= ~alloc_8 & (tlb_fired_8 | entries_8_paddrValid);
    if (alloc_8) begin
      entries_8_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_8_baseVaddr <= s1_in_req_base_vaddr;
      entries_8_paddrNoOffset <= 50'h0;
      entries_8_needT <= s1_in_req_needT;
      entries_8_source <= s1_in_req_source;
    end
    else if (tlb_fired_8)
      entries_8_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_8_replayEn <=
      ~_GEN_7 & (~miss_drop_8 & miss_first_replay_8 | entries_8_replayEn);
    if (_GEN_7)
      entries_8_replayCnt <= 4'h0;
    else if (miss_drop_8 | ~miss_first_replay_8) begin
      if (valids_8 & (|entries_8_replayCnt))
        entries_8_replayCnt <= 4'(entries_8_replayCnt - 4'h1);
    end
    else
      entries_8_replayCnt <= 4'hA;
    entries_9_paddrValid <= ~alloc_9 & (tlb_fired_9 | entries_9_paddrValid);
    if (alloc_9) begin
      entries_9_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_9_baseVaddr <= s1_in_req_base_vaddr;
      entries_9_paddrNoOffset <= 50'h0;
      entries_9_needT <= s1_in_req_needT;
      entries_9_source <= s1_in_req_source;
    end
    else if (tlb_fired_9)
      entries_9_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_9_replayEn <=
      ~_GEN_8 & (~miss_drop_9 & miss_first_replay_9 | entries_9_replayEn);
    if (_GEN_8)
      entries_9_replayCnt <= 4'h0;
    else if (miss_drop_9 | ~miss_first_replay_9) begin
      if (valids_9 & (|entries_9_replayCnt))
        entries_9_replayCnt <= 4'(entries_9_replayCnt - 4'h1);
    end
    else
      entries_9_replayCnt <= 4'hA;
    entries_10_paddrValid <= ~alloc_10 & (tlb_fired_10 | entries_10_paddrValid);
    if (alloc_10) begin
      entries_10_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_10_baseVaddr <= s1_in_req_base_vaddr;
      entries_10_paddrNoOffset <= 50'h0;
      entries_10_needT <= s1_in_req_needT;
      entries_10_source <= s1_in_req_source;
    end
    else if (tlb_fired_10)
      entries_10_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_10_replayEn <=
      ~_GEN_9 & (~miss_drop_10 & miss_first_replay_10 | entries_10_replayEn);
    if (_GEN_9)
      entries_10_replayCnt <= 4'h0;
    else if (miss_drop_10 | ~miss_first_replay_10) begin
      if (valids_10 & (|entries_10_replayCnt))
        entries_10_replayCnt <= 4'(entries_10_replayCnt - 4'h1);
    end
    else
      entries_10_replayCnt <= 4'hA;
    entries_11_paddrValid <= ~alloc_11 & (tlb_fired_11 | entries_11_paddrValid);
    if (alloc_11) begin
      entries_11_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_11_baseVaddr <= s1_in_req_base_vaddr;
      entries_11_paddrNoOffset <= 50'h0;
      entries_11_needT <= s1_in_req_needT;
      entries_11_source <= s1_in_req_source;
    end
    else if (tlb_fired_11)
      entries_11_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_11_replayEn <=
      ~_GEN_10 & (~miss_drop_11 & miss_first_replay_11 | entries_11_replayEn);
    if (_GEN_10)
      entries_11_replayCnt <= 4'h0;
    else if (miss_drop_11 | ~miss_first_replay_11) begin
      if (valids_11 & (|entries_11_replayCnt))
        entries_11_replayCnt <= 4'(entries_11_replayCnt - 4'h1);
    end
    else
      entries_11_replayCnt <= 4'hA;
    entries_12_paddrValid <= ~alloc_12 & (tlb_fired_12 | entries_12_paddrValid);
    if (alloc_12) begin
      entries_12_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_12_baseVaddr <= s1_in_req_base_vaddr;
      entries_12_paddrNoOffset <= 50'h0;
      entries_12_needT <= s1_in_req_needT;
      entries_12_source <= s1_in_req_source;
    end
    else if (tlb_fired_12)
      entries_12_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_12_replayEn <=
      ~_GEN_11 & (~miss_drop_12 & miss_first_replay_12 | entries_12_replayEn);
    if (_GEN_11)
      entries_12_replayCnt <= 4'h0;
    else if (miss_drop_12 | ~miss_first_replay_12) begin
      if (valids_12 & (|entries_12_replayCnt))
        entries_12_replayCnt <= 4'(entries_12_replayCnt - 4'h1);
    end
    else
      entries_12_replayCnt <= 4'hA;
    entries_13_paddrValid <= ~alloc_13 & (tlb_fired_13 | entries_13_paddrValid);
    if (alloc_13) begin
      entries_13_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_13_baseVaddr <= s1_in_req_base_vaddr;
      entries_13_paddrNoOffset <= 50'h0;
      entries_13_needT <= s1_in_req_needT;
      entries_13_source <= s1_in_req_source;
    end
    else if (tlb_fired_13)
      entries_13_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_13_replayEn <=
      ~_GEN_12 & (~miss_drop_13 & miss_first_replay_13 | entries_13_replayEn);
    if (_GEN_12)
      entries_13_replayCnt <= 4'h0;
    else if (miss_drop_13 | ~miss_first_replay_13) begin
      if (valids_13 & (|entries_13_replayCnt))
        entries_13_replayCnt <= 4'(entries_13_replayCnt - 4'h1);
    end
    else
      entries_13_replayCnt <= 4'hA;
    entries_14_paddrValid <= ~alloc_14 & (tlb_fired_14 | entries_14_paddrValid);
    if (alloc_14) begin
      entries_14_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_14_baseVaddr <= s1_in_req_base_vaddr;
      entries_14_paddrNoOffset <= 50'h0;
      entries_14_needT <= s1_in_req_needT;
      entries_14_source <= s1_in_req_source;
    end
    else if (tlb_fired_14)
      entries_14_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_14_replayEn <=
      ~_GEN_13 & (~miss_drop_14 & miss_first_replay_14 | entries_14_replayEn);
    if (_GEN_13)
      entries_14_replayCnt <= 4'h0;
    else if (miss_drop_14 | ~miss_first_replay_14) begin
      if (valids_14 & (|entries_14_replayCnt))
        entries_14_replayCnt <= 4'(entries_14_replayCnt - 4'h1);
    end
    else
      entries_14_replayCnt <= 4'hA;
    entries_15_paddrValid <= ~alloc_15 & (tlb_fired_15 | entries_15_paddrValid);
    if (alloc_15) begin
      entries_15_vaddrNoOffset <= s1_in_req_full_vaddr[49:6];
      entries_15_baseVaddr <= s1_in_req_base_vaddr;
      entries_15_paddrNoOffset <= 50'h0;
      entries_15_needT <= s1_in_req_needT;
      entries_15_source <= s1_in_req_source;
    end
    else if (tlb_fired_15)
      entries_15_paddrNoOffset <= {8'h0, s3_tlb_resp_paddr_0[47:6]};
    entries_15_replayEn <=
      ~_GEN_14 & (~miss_drop_15 & miss_first_replay_15 | entries_15_replayEn);
    if (_GEN_14)
      entries_15_replayCnt <= 4'h0;
    else if (miss_drop_15 | ~miss_first_replay_15) begin
      if (valids_15 & (|entries_15_replayCnt))
        entries_15_replayCnt <= 4'(entries_15_replayCnt - 4'h1);
    end
    else
      entries_15_replayCnt <= 4'hA;
    io_tlb_req_req_valid_REG <= _tlb_req_arb_io_out_valid;
    if (_tlb_req_arb_io_out_valid) begin
      io_tlb_req_req_bits_r_vaddr <= _tlb_req_arb_io_out_bits_vaddr;
      io_tlb_req_req_bits_r_cmd <= 3'h0;
    end
    io_tlb_req_req_bits_r_kill <= ~_tlb_req_arb_io_out_valid & io_tlb_req_req_bits_r_kill;
    io_tlb_req_req_bits_r_no_translate <=
      ~_tlb_req_arb_io_out_valid & io_tlb_req_req_bits_r_no_translate;
    if (io_in_req_valid)
      prev_in_req_full_vaddr <= io_in_req_bits_full_vaddr;
    if (s0_req_valid) begin
      s1_in_req_full_vaddr <= io_in_req_bits_full_vaddr;
      s1_in_req_base_vaddr <= io_in_req_bits_base_vaddr;
      s1_in_req_needT <= io_in_req_bits_needT;
      s1_in_req_source <= io_in_req_bits_source;
    end
    s3_tlb_resp_valid <= io_tlb_req_resp_valid;
    if (io_tlb_req_resp_valid) begin
      s3_tlb_resp_paddr_0 <= io_tlb_req_resp_bits_paddr_0;
      s3_tlb_resp_pbmt <= io_tlb_req_resp_bits_pbmt;
      s3_tlb_resp_miss <= io_tlb_req_resp_bits_miss;
      s3_tlb_resp_excp_0_gpf_ld <= io_tlb_req_resp_bits_excp_0_gpf_ld;
      s3_tlb_resp_excp_0_pf_ld <= io_tlb_req_resp_bits_excp_0_pf_ld;
      s3_tlb_resp_excp_0_af_ld <= io_tlb_req_resp_bits_excp_0_af_ld;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:89];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h5A; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        valids_0 = _RANDOM[7'h0][0];
        valids_1 = _RANDOM[7'h0][1];
        valids_2 = _RANDOM[7'h0][2];
        valids_3 = _RANDOM[7'h0][3];
        valids_4 = _RANDOM[7'h0][4];
        valids_5 = _RANDOM[7'h0][5];
        valids_6 = _RANDOM[7'h0][6];
        valids_7 = _RANDOM[7'h0][7];
        valids_8 = _RANDOM[7'h0][8];
        valids_9 = _RANDOM[7'h0][9];
        valids_10 = _RANDOM[7'h0][10];
        valids_11 = _RANDOM[7'h0][11];
        valids_12 = _RANDOM[7'h0][12];
        valids_13 = _RANDOM[7'h0][13];
        valids_14 = _RANDOM[7'h0][14];
        valids_15 = _RANDOM[7'h0][15];
        entries_0_paddrValid = _RANDOM[7'h0][16];
        entries_0_vaddrNoOffset = {_RANDOM[7'h0][31:17], _RANDOM[7'h1][28:0]};
        entries_0_baseVaddr = {_RANDOM[7'h1][31:29], _RANDOM[7'h2], _RANDOM[7'h3][8:0]};
        entries_0_paddrNoOffset = {_RANDOM[7'h3][31:9], _RANDOM[7'h4][26:0]};
        entries_0_replayEn = _RANDOM[7'h4][27];
        entries_0_replayCnt = _RANDOM[7'h4][31:28];
        entries_0_needT = _RANDOM[7'h5][0];
        entries_0_source = _RANDOM[7'h5][7:1];
        entries_1_paddrValid = _RANDOM[7'h5][8];
        entries_1_vaddrNoOffset = {_RANDOM[7'h5][31:9], _RANDOM[7'h6][20:0]};
        entries_1_baseVaddr = {_RANDOM[7'h6][31:21], _RANDOM[7'h7], _RANDOM[7'h8][0]};
        entries_1_paddrNoOffset = {_RANDOM[7'h8][31:1], _RANDOM[7'h9][18:0]};
        entries_1_replayEn = _RANDOM[7'h9][19];
        entries_1_replayCnt = _RANDOM[7'h9][23:20];
        entries_1_needT = _RANDOM[7'h9][24];
        entries_1_source = _RANDOM[7'h9][31:25];
        entries_2_paddrValid = _RANDOM[7'hA][0];
        entries_2_vaddrNoOffset = {_RANDOM[7'hA][31:1], _RANDOM[7'hB][12:0]};
        entries_2_baseVaddr = {_RANDOM[7'hB][31:13], _RANDOM[7'hC][24:0]};
        entries_2_paddrNoOffset =
          {_RANDOM[7'hC][31:25], _RANDOM[7'hD], _RANDOM[7'hE][10:0]};
        entries_2_replayEn = _RANDOM[7'hE][11];
        entries_2_replayCnt = _RANDOM[7'hE][15:12];
        entries_2_needT = _RANDOM[7'hE][16];
        entries_2_source = _RANDOM[7'hE][23:17];
        entries_3_paddrValid = _RANDOM[7'hE][24];
        entries_3_vaddrNoOffset =
          {_RANDOM[7'hE][31:25], _RANDOM[7'hF], _RANDOM[7'h10][4:0]};
        entries_3_baseVaddr = {_RANDOM[7'h10][31:5], _RANDOM[7'h11][16:0]};
        entries_3_paddrNoOffset =
          {_RANDOM[7'h11][31:17], _RANDOM[7'h12], _RANDOM[7'h13][2:0]};
        entries_3_replayEn = _RANDOM[7'h13][3];
        entries_3_replayCnt = _RANDOM[7'h13][7:4];
        entries_3_needT = _RANDOM[7'h13][8];
        entries_3_source = _RANDOM[7'h13][15:9];
        entries_4_paddrValid = _RANDOM[7'h13][16];
        entries_4_vaddrNoOffset = {_RANDOM[7'h13][31:17], _RANDOM[7'h14][28:0]};
        entries_4_baseVaddr =
          {_RANDOM[7'h14][31:29], _RANDOM[7'h15], _RANDOM[7'h16][8:0]};
        entries_4_paddrNoOffset = {_RANDOM[7'h16][31:9], _RANDOM[7'h17][26:0]};
        entries_4_replayEn = _RANDOM[7'h17][27];
        entries_4_replayCnt = _RANDOM[7'h17][31:28];
        entries_4_needT = _RANDOM[7'h18][0];
        entries_4_source = _RANDOM[7'h18][7:1];
        entries_5_paddrValid = _RANDOM[7'h18][8];
        entries_5_vaddrNoOffset = {_RANDOM[7'h18][31:9], _RANDOM[7'h19][20:0]};
        entries_5_baseVaddr = {_RANDOM[7'h19][31:21], _RANDOM[7'h1A], _RANDOM[7'h1B][0]};
        entries_5_paddrNoOffset = {_RANDOM[7'h1B][31:1], _RANDOM[7'h1C][18:0]};
        entries_5_replayEn = _RANDOM[7'h1C][19];
        entries_5_replayCnt = _RANDOM[7'h1C][23:20];
        entries_5_needT = _RANDOM[7'h1C][24];
        entries_5_source = _RANDOM[7'h1C][31:25];
        entries_6_paddrValid = _RANDOM[7'h1D][0];
        entries_6_vaddrNoOffset = {_RANDOM[7'h1D][31:1], _RANDOM[7'h1E][12:0]};
        entries_6_baseVaddr = {_RANDOM[7'h1E][31:13], _RANDOM[7'h1F][24:0]};
        entries_6_paddrNoOffset =
          {_RANDOM[7'h1F][31:25], _RANDOM[7'h20], _RANDOM[7'h21][10:0]};
        entries_6_replayEn = _RANDOM[7'h21][11];
        entries_6_replayCnt = _RANDOM[7'h21][15:12];
        entries_6_needT = _RANDOM[7'h21][16];
        entries_6_source = _RANDOM[7'h21][23:17];
        entries_7_paddrValid = _RANDOM[7'h21][24];
        entries_7_vaddrNoOffset =
          {_RANDOM[7'h21][31:25], _RANDOM[7'h22], _RANDOM[7'h23][4:0]};
        entries_7_baseVaddr = {_RANDOM[7'h23][31:5], _RANDOM[7'h24][16:0]};
        entries_7_paddrNoOffset =
          {_RANDOM[7'h24][31:17], _RANDOM[7'h25], _RANDOM[7'h26][2:0]};
        entries_7_replayEn = _RANDOM[7'h26][3];
        entries_7_replayCnt = _RANDOM[7'h26][7:4];
        entries_7_needT = _RANDOM[7'h26][8];
        entries_7_source = _RANDOM[7'h26][15:9];
        entries_8_paddrValid = _RANDOM[7'h26][16];
        entries_8_vaddrNoOffset = {_RANDOM[7'h26][31:17], _RANDOM[7'h27][28:0]};
        entries_8_baseVaddr =
          {_RANDOM[7'h27][31:29], _RANDOM[7'h28], _RANDOM[7'h29][8:0]};
        entries_8_paddrNoOffset = {_RANDOM[7'h29][31:9], _RANDOM[7'h2A][26:0]};
        entries_8_replayEn = _RANDOM[7'h2A][27];
        entries_8_replayCnt = _RANDOM[7'h2A][31:28];
        entries_8_needT = _RANDOM[7'h2B][0];
        entries_8_source = _RANDOM[7'h2B][7:1];
        entries_9_paddrValid = _RANDOM[7'h2B][8];
        entries_9_vaddrNoOffset = {_RANDOM[7'h2B][31:9], _RANDOM[7'h2C][20:0]};
        entries_9_baseVaddr = {_RANDOM[7'h2C][31:21], _RANDOM[7'h2D], _RANDOM[7'h2E][0]};
        entries_9_paddrNoOffset = {_RANDOM[7'h2E][31:1], _RANDOM[7'h2F][18:0]};
        entries_9_replayEn = _RANDOM[7'h2F][19];
        entries_9_replayCnt = _RANDOM[7'h2F][23:20];
        entries_9_needT = _RANDOM[7'h2F][24];
        entries_9_source = _RANDOM[7'h2F][31:25];
        entries_10_paddrValid = _RANDOM[7'h30][0];
        entries_10_vaddrNoOffset = {_RANDOM[7'h30][31:1], _RANDOM[7'h31][12:0]};
        entries_10_baseVaddr = {_RANDOM[7'h31][31:13], _RANDOM[7'h32][24:0]};
        entries_10_paddrNoOffset =
          {_RANDOM[7'h32][31:25], _RANDOM[7'h33], _RANDOM[7'h34][10:0]};
        entries_10_replayEn = _RANDOM[7'h34][11];
        entries_10_replayCnt = _RANDOM[7'h34][15:12];
        entries_10_needT = _RANDOM[7'h34][16];
        entries_10_source = _RANDOM[7'h34][23:17];
        entries_11_paddrValid = _RANDOM[7'h34][24];
        entries_11_vaddrNoOffset =
          {_RANDOM[7'h34][31:25], _RANDOM[7'h35], _RANDOM[7'h36][4:0]};
        entries_11_baseVaddr = {_RANDOM[7'h36][31:5], _RANDOM[7'h37][16:0]};
        entries_11_paddrNoOffset =
          {_RANDOM[7'h37][31:17], _RANDOM[7'h38], _RANDOM[7'h39][2:0]};
        entries_11_replayEn = _RANDOM[7'h39][3];
        entries_11_replayCnt = _RANDOM[7'h39][7:4];
        entries_11_needT = _RANDOM[7'h39][8];
        entries_11_source = _RANDOM[7'h39][15:9];
        entries_12_paddrValid = _RANDOM[7'h39][16];
        entries_12_vaddrNoOffset = {_RANDOM[7'h39][31:17], _RANDOM[7'h3A][28:0]};
        entries_12_baseVaddr =
          {_RANDOM[7'h3A][31:29], _RANDOM[7'h3B], _RANDOM[7'h3C][8:0]};
        entries_12_paddrNoOffset = {_RANDOM[7'h3C][31:9], _RANDOM[7'h3D][26:0]};
        entries_12_replayEn = _RANDOM[7'h3D][27];
        entries_12_replayCnt = _RANDOM[7'h3D][31:28];
        entries_12_needT = _RANDOM[7'h3E][0];
        entries_12_source = _RANDOM[7'h3E][7:1];
        entries_13_paddrValid = _RANDOM[7'h3E][8];
        entries_13_vaddrNoOffset = {_RANDOM[7'h3E][31:9], _RANDOM[7'h3F][20:0]};
        entries_13_baseVaddr = {_RANDOM[7'h3F][31:21], _RANDOM[7'h40], _RANDOM[7'h41][0]};
        entries_13_paddrNoOffset = {_RANDOM[7'h41][31:1], _RANDOM[7'h42][18:0]};
        entries_13_replayEn = _RANDOM[7'h42][19];
        entries_13_replayCnt = _RANDOM[7'h42][23:20];
        entries_13_needT = _RANDOM[7'h42][24];
        entries_13_source = _RANDOM[7'h42][31:25];
        entries_14_paddrValid = _RANDOM[7'h43][0];
        entries_14_vaddrNoOffset = {_RANDOM[7'h43][31:1], _RANDOM[7'h44][12:0]};
        entries_14_baseVaddr = {_RANDOM[7'h44][31:13], _RANDOM[7'h45][24:0]};
        entries_14_paddrNoOffset =
          {_RANDOM[7'h45][31:25], _RANDOM[7'h46], _RANDOM[7'h47][10:0]};
        entries_14_replayEn = _RANDOM[7'h47][11];
        entries_14_replayCnt = _RANDOM[7'h47][15:12];
        entries_14_needT = _RANDOM[7'h47][16];
        entries_14_source = _RANDOM[7'h47][23:17];
        entries_15_paddrValid = _RANDOM[7'h47][24];
        entries_15_vaddrNoOffset =
          {_RANDOM[7'h47][31:25], _RANDOM[7'h48], _RANDOM[7'h49][4:0]};
        entries_15_baseVaddr = {_RANDOM[7'h49][31:5], _RANDOM[7'h4A][16:0]};
        entries_15_paddrNoOffset =
          {_RANDOM[7'h4A][31:17], _RANDOM[7'h4B], _RANDOM[7'h4C][2:0]};
        entries_15_replayEn = _RANDOM[7'h4C][3];
        entries_15_replayCnt = _RANDOM[7'h4C][7:4];
        entries_15_needT = _RANDOM[7'h4C][8];
        entries_15_source = _RANDOM[7'h4C][15:9];
        io_tlb_req_req_valid_REG = _RANDOM[7'h4C][16];
        io_tlb_req_req_bits_r_vaddr =
          {_RANDOM[7'h4C][31:17], _RANDOM[7'h4D], _RANDOM[7'h4E][2:0]};
        io_tlb_req_req_bits_r_cmd = _RANDOM[7'h4E][5:3];
        io_tlb_req_req_bits_r_kill = _RANDOM[7'h4E][9];
        io_tlb_req_req_bits_r_no_translate = _RANDOM[7'h4E][10];
        prev_in_valid = _RANDOM[7'h4E][11];
        prev_in_req_full_vaddr = {_RANDOM[7'h4E][31:12], _RANDOM[7'h4F][29:0]};
        s1_valid = _RANDOM[7'h51][19];
        s1_in_req_full_vaddr =
          {_RANDOM[7'h51][31:20], _RANDOM[7'h52], _RANDOM[7'h53][5:0]};
        s1_in_req_base_vaddr = {_RANDOM[7'h53][31:6], _RANDOM[7'h54][17:0]};
        s1_in_req_needT = _RANDOM[7'h54][18];
        s1_in_req_source = _RANDOM[7'h54][25:19];
        s1_invalid_oh = {_RANDOM[7'h54][31:27], _RANDOM[7'h55][10:0]};
        s1_tlb_fire_oh = {_RANDOM[7'h55][31:27], _RANDOM[7'h56][10:0]};
        s2_tlb_fire_oh = _RANDOM[7'h56][26:11];
        s3_tlb_fire_oh = {_RANDOM[7'h56][31:27], _RANDOM[7'h57][10:0]};
        s3_tlb_resp_valid = _RANDOM[7'h57][11];
        s3_tlb_resp_paddr_0 = {_RANDOM[7'h57][31:12], _RANDOM[7'h58][27:0]};
        s3_tlb_resp_pbmt = _RANDOM[7'h58][29:28];
        s3_tlb_resp_miss = _RANDOM[7'h58][30];
        s3_tlb_resp_excp_0_gpf_ld = _RANDOM[7'h58][31];
        s3_tlb_resp_excp_0_pf_ld = _RANDOM[7'h59][2];
        s3_tlb_resp_excp_0_af_ld = _RANDOM[7'h59][5];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valids_0 = 1'h0;
        valids_1 = 1'h0;
        valids_2 = 1'h0;
        valids_3 = 1'h0;
        valids_4 = 1'h0;
        valids_5 = 1'h0;
        valids_6 = 1'h0;
        valids_7 = 1'h0;
        valids_8 = 1'h0;
        valids_9 = 1'h0;
        valids_10 = 1'h0;
        valids_11 = 1'h0;
        valids_12 = 1'h0;
        valids_13 = 1'h0;
        valids_14 = 1'h0;
        valids_15 = 1'h0;
        prev_in_valid = 1'h0;
        s1_valid = 1'h0;
        s1_invalid_oh = 16'h0;
        s1_tlb_fire_oh = 16'h0;
        s2_tlb_fire_oh = 16'h0;
        s3_tlb_fire_oh = 16'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit_11 tlb_req_arb (
    .clock               (clock),
    .reset               (reset),
    .io_in_0_ready       (_tlb_req_arb_io_in_0_ready),
    .io_in_0_valid       (_tlb_req_arb_io_in_0_valid_T_13),
    .io_in_0_bits_vaddr  ({entries_0_vaddrNoOffset, 6'h0}),
    .io_in_1_ready       (_tlb_req_arb_io_in_1_ready),
    .io_in_1_valid       (_tlb_req_arb_io_in_1_valid_T_13),
    .io_in_1_bits_vaddr  ({entries_1_vaddrNoOffset, 6'h0}),
    .io_in_2_ready       (_tlb_req_arb_io_in_2_ready),
    .io_in_2_valid       (_tlb_req_arb_io_in_2_valid_T_13),
    .io_in_2_bits_vaddr  ({entries_2_vaddrNoOffset, 6'h0}),
    .io_in_3_ready       (_tlb_req_arb_io_in_3_ready),
    .io_in_3_valid       (_tlb_req_arb_io_in_3_valid_T_13),
    .io_in_3_bits_vaddr  ({entries_3_vaddrNoOffset, 6'h0}),
    .io_in_4_ready       (_tlb_req_arb_io_in_4_ready),
    .io_in_4_valid       (_tlb_req_arb_io_in_4_valid_T_13),
    .io_in_4_bits_vaddr  ({entries_4_vaddrNoOffset, 6'h0}),
    .io_in_5_ready       (_tlb_req_arb_io_in_5_ready),
    .io_in_5_valid       (_tlb_req_arb_io_in_5_valid_T_13),
    .io_in_5_bits_vaddr  ({entries_5_vaddrNoOffset, 6'h0}),
    .io_in_6_ready       (_tlb_req_arb_io_in_6_ready),
    .io_in_6_valid       (_tlb_req_arb_io_in_6_valid_T_13),
    .io_in_6_bits_vaddr  ({entries_6_vaddrNoOffset, 6'h0}),
    .io_in_7_ready       (_tlb_req_arb_io_in_7_ready),
    .io_in_7_valid       (_tlb_req_arb_io_in_7_valid_T_13),
    .io_in_7_bits_vaddr  ({entries_7_vaddrNoOffset, 6'h0}),
    .io_in_8_ready       (_tlb_req_arb_io_in_8_ready),
    .io_in_8_valid       (_tlb_req_arb_io_in_8_valid_T_13),
    .io_in_8_bits_vaddr  ({entries_8_vaddrNoOffset, 6'h0}),
    .io_in_9_ready       (_tlb_req_arb_io_in_9_ready),
    .io_in_9_valid       (_tlb_req_arb_io_in_9_valid_T_13),
    .io_in_9_bits_vaddr  ({entries_9_vaddrNoOffset, 6'h0}),
    .io_in_10_ready      (_tlb_req_arb_io_in_10_ready),
    .io_in_10_valid      (_tlb_req_arb_io_in_10_valid_T_13),
    .io_in_10_bits_vaddr ({entries_10_vaddrNoOffset, 6'h0}),
    .io_in_11_ready      (_tlb_req_arb_io_in_11_ready),
    .io_in_11_valid      (_tlb_req_arb_io_in_11_valid_T_13),
    .io_in_11_bits_vaddr ({entries_11_vaddrNoOffset, 6'h0}),
    .io_in_12_ready      (_tlb_req_arb_io_in_12_ready),
    .io_in_12_valid      (_tlb_req_arb_io_in_12_valid_T_13),
    .io_in_12_bits_vaddr ({entries_12_vaddrNoOffset, 6'h0}),
    .io_in_13_ready      (_tlb_req_arb_io_in_13_ready),
    .io_in_13_valid      (_tlb_req_arb_io_in_13_valid_T_13),
    .io_in_13_bits_vaddr ({entries_13_vaddrNoOffset, 6'h0}),
    .io_in_14_ready      (_tlb_req_arb_io_in_14_ready),
    .io_in_14_valid      (_tlb_req_arb_io_in_14_valid_T_13),
    .io_in_14_bits_vaddr ({entries_14_vaddrNoOffset, 6'h0}),
    .io_in_15_ready      (_tlb_req_arb_io_in_15_ready),
    .io_in_15_valid      (_tlb_req_arb_io_in_15_valid_T_13),
    .io_in_15_bits_vaddr ({entries_15_vaddrNoOffset, 6'h0}),
    .io_out_valid        (_tlb_req_arb_io_out_valid),
    .io_out_bits_vaddr   (_tlb_req_arb_io_out_bits_vaddr)
  );
  RRArbiterInit_12 pf_req_arb (
    .clock                (clock),
    .reset                (reset),
    .io_in_0_ready        (_pf_req_arb_io_in_0_ready),
    .io_in_0_valid        (_pf_req_arb_io_in_0_valid_T),
    .io_in_0_bits_tag     (entries_0_paddrNoOffset[41:7]),
    .io_in_0_bits_set     (entries_0_paddrNoOffset[6:0]),
    .io_in_0_bits_vaddr   (entries_0_baseVaddr),
    .io_in_0_bits_needT   (entries_0_needT),
    .io_in_0_bits_source  (entries_0_source),
    .io_in_1_ready        (_pf_req_arb_io_in_1_ready),
    .io_in_1_valid        (_pf_req_arb_io_in_1_valid_T),
    .io_in_1_bits_tag     (entries_1_paddrNoOffset[41:7]),
    .io_in_1_bits_set     (entries_1_paddrNoOffset[6:0]),
    .io_in_1_bits_vaddr   (entries_1_baseVaddr),
    .io_in_1_bits_needT   (entries_1_needT),
    .io_in_1_bits_source  (entries_1_source),
    .io_in_2_ready        (_pf_req_arb_io_in_2_ready),
    .io_in_2_valid        (_pf_req_arb_io_in_2_valid_T),
    .io_in_2_bits_tag     (entries_2_paddrNoOffset[41:7]),
    .io_in_2_bits_set     (entries_2_paddrNoOffset[6:0]),
    .io_in_2_bits_vaddr   (entries_2_baseVaddr),
    .io_in_2_bits_needT   (entries_2_needT),
    .io_in_2_bits_source  (entries_2_source),
    .io_in_3_ready        (_pf_req_arb_io_in_3_ready),
    .io_in_3_valid        (_pf_req_arb_io_in_3_valid_T),
    .io_in_3_bits_tag     (entries_3_paddrNoOffset[41:7]),
    .io_in_3_bits_set     (entries_3_paddrNoOffset[6:0]),
    .io_in_3_bits_vaddr   (entries_3_baseVaddr),
    .io_in_3_bits_needT   (entries_3_needT),
    .io_in_3_bits_source  (entries_3_source),
    .io_in_4_ready        (_pf_req_arb_io_in_4_ready),
    .io_in_4_valid        (_pf_req_arb_io_in_4_valid_T),
    .io_in_4_bits_tag     (entries_4_paddrNoOffset[41:7]),
    .io_in_4_bits_set     (entries_4_paddrNoOffset[6:0]),
    .io_in_4_bits_vaddr   (entries_4_baseVaddr),
    .io_in_4_bits_needT   (entries_4_needT),
    .io_in_4_bits_source  (entries_4_source),
    .io_in_5_ready        (_pf_req_arb_io_in_5_ready),
    .io_in_5_valid        (_pf_req_arb_io_in_5_valid_T),
    .io_in_5_bits_tag     (entries_5_paddrNoOffset[41:7]),
    .io_in_5_bits_set     (entries_5_paddrNoOffset[6:0]),
    .io_in_5_bits_vaddr   (entries_5_baseVaddr),
    .io_in_5_bits_needT   (entries_5_needT),
    .io_in_5_bits_source  (entries_5_source),
    .io_in_6_ready        (_pf_req_arb_io_in_6_ready),
    .io_in_6_valid        (_pf_req_arb_io_in_6_valid_T),
    .io_in_6_bits_tag     (entries_6_paddrNoOffset[41:7]),
    .io_in_6_bits_set     (entries_6_paddrNoOffset[6:0]),
    .io_in_6_bits_vaddr   (entries_6_baseVaddr),
    .io_in_6_bits_needT   (entries_6_needT),
    .io_in_6_bits_source  (entries_6_source),
    .io_in_7_ready        (_pf_req_arb_io_in_7_ready),
    .io_in_7_valid        (_pf_req_arb_io_in_7_valid_T),
    .io_in_7_bits_tag     (entries_7_paddrNoOffset[41:7]),
    .io_in_7_bits_set     (entries_7_paddrNoOffset[6:0]),
    .io_in_7_bits_vaddr   (entries_7_baseVaddr),
    .io_in_7_bits_needT   (entries_7_needT),
    .io_in_7_bits_source  (entries_7_source),
    .io_in_8_ready        (_pf_req_arb_io_in_8_ready),
    .io_in_8_valid        (_pf_req_arb_io_in_8_valid_T),
    .io_in_8_bits_tag     (entries_8_paddrNoOffset[41:7]),
    .io_in_8_bits_set     (entries_8_paddrNoOffset[6:0]),
    .io_in_8_bits_vaddr   (entries_8_baseVaddr),
    .io_in_8_bits_needT   (entries_8_needT),
    .io_in_8_bits_source  (entries_8_source),
    .io_in_9_ready        (_pf_req_arb_io_in_9_ready),
    .io_in_9_valid        (_pf_req_arb_io_in_9_valid_T),
    .io_in_9_bits_tag     (entries_9_paddrNoOffset[41:7]),
    .io_in_9_bits_set     (entries_9_paddrNoOffset[6:0]),
    .io_in_9_bits_vaddr   (entries_9_baseVaddr),
    .io_in_9_bits_needT   (entries_9_needT),
    .io_in_9_bits_source  (entries_9_source),
    .io_in_10_ready       (_pf_req_arb_io_in_10_ready),
    .io_in_10_valid       (_pf_req_arb_io_in_10_valid_T),
    .io_in_10_bits_tag    (entries_10_paddrNoOffset[41:7]),
    .io_in_10_bits_set    (entries_10_paddrNoOffset[6:0]),
    .io_in_10_bits_vaddr  (entries_10_baseVaddr),
    .io_in_10_bits_needT  (entries_10_needT),
    .io_in_10_bits_source (entries_10_source),
    .io_in_11_ready       (_pf_req_arb_io_in_11_ready),
    .io_in_11_valid       (_pf_req_arb_io_in_11_valid_T),
    .io_in_11_bits_tag    (entries_11_paddrNoOffset[41:7]),
    .io_in_11_bits_set    (entries_11_paddrNoOffset[6:0]),
    .io_in_11_bits_vaddr  (entries_11_baseVaddr),
    .io_in_11_bits_needT  (entries_11_needT),
    .io_in_11_bits_source (entries_11_source),
    .io_in_12_ready       (_pf_req_arb_io_in_12_ready),
    .io_in_12_valid       (_pf_req_arb_io_in_12_valid_T),
    .io_in_12_bits_tag    (entries_12_paddrNoOffset[41:7]),
    .io_in_12_bits_set    (entries_12_paddrNoOffset[6:0]),
    .io_in_12_bits_vaddr  (entries_12_baseVaddr),
    .io_in_12_bits_needT  (entries_12_needT),
    .io_in_12_bits_source (entries_12_source),
    .io_in_13_ready       (_pf_req_arb_io_in_13_ready),
    .io_in_13_valid       (_pf_req_arb_io_in_13_valid_T),
    .io_in_13_bits_tag    (entries_13_paddrNoOffset[41:7]),
    .io_in_13_bits_set    (entries_13_paddrNoOffset[6:0]),
    .io_in_13_bits_vaddr  (entries_13_baseVaddr),
    .io_in_13_bits_needT  (entries_13_needT),
    .io_in_13_bits_source (entries_13_source),
    .io_in_14_ready       (_pf_req_arb_io_in_14_ready),
    .io_in_14_valid       (_pf_req_arb_io_in_14_valid_T),
    .io_in_14_bits_tag    (entries_14_paddrNoOffset[41:7]),
    .io_in_14_bits_set    (entries_14_paddrNoOffset[6:0]),
    .io_in_14_bits_vaddr  (entries_14_baseVaddr),
    .io_in_14_bits_needT  (entries_14_needT),
    .io_in_14_bits_source (entries_14_source),
    .io_in_15_ready       (_pf_req_arb_io_in_15_ready),
    .io_in_15_valid       (_pf_req_arb_io_in_15_valid_T),
    .io_in_15_bits_tag    (entries_15_paddrNoOffset[41:7]),
    .io_in_15_bits_set    (entries_15_paddrNoOffset[6:0]),
    .io_in_15_bits_vaddr  (entries_15_baseVaddr),
    .io_in_15_bits_needT  (entries_15_needT),
    .io_in_15_bits_source (entries_15_source),
    .io_out_ready         (io_out_req_ready),
    .io_out_valid         (io_out_req_valid),
    .io_out_bits_tag      (io_out_req_bits_tag),
    .io_out_bits_set      (io_out_req_bits_set),
    .io_out_bits_vaddr    (io_out_req_bits_vaddr),
    .io_out_bits_needT    (io_out_req_bits_needT),
    .io_out_bits_source   (io_out_req_bits_source)
  );
  assign io_tlb_req_req_valid = io_tlb_req_req_valid_REG;
  assign io_tlb_req_req_bits_vaddr = io_tlb_req_req_bits_r_vaddr;
  assign io_tlb_req_req_bits_cmd = io_tlb_req_req_bits_r_cmd;
  assign io_tlb_req_req_bits_kill = io_tlb_req_req_bits_r_kill;
  assign io_tlb_req_req_bits_no_translate = io_tlb_req_req_bits_r_no_translate;
endmodule

