Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_1d
Version: Q-2019.12-SP3
Date   : Thu Feb  2 19:13:38 2023
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.28
  Critical Path Slack:          -0.28
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -1.26
  No. of Violating Paths:        5.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 34
  Buf/Inv Cell Count:               8
  Buf Cell Count:                   0
  Inv Cell Count:                   8
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        34
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       79.547073
  Noncombinational Area:     0.000000
  Buf/Inv Area:             18.806656
  Total Buffer Area:             0.00
  Total Inverter Area:          18.81
  Macro/Black Box Area:      0.000000
  Net Area:                  6.524312
  -----------------------------------
  Cell Area:                79.547073
  Design Area:              86.071385


  Design Rules
  -----------------------------------
  Total Number of Nets:            43
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  0.25
  Mapping Optimization:                2.47
  -----------------------------------------
  Overall Compile Time:                6.69
  Overall Compile Wall Clock Time:     7.08

  --------------------------------------------------------------------

  Design  WNS: 0.28  TNS: 1.26  Number of Violating Paths: 5


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
