
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b744  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  0000b744  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002d24  200000b0  0000b7f4  000180b0  2**2
                  ALLOC
  3 .stack        00002004  20002dd4  0000e518  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00066991  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007266  00000000  00000000  0007eac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c47c  00000000  00000000  00085d2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000a88  00000000  00000000  000921a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ee8  00000000  00000000  00092c2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00021290  00000000  00000000  00093b16  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001f831  00000000  00000000  000b4da6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008db20  00000000  00000000  000d45d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002c38  00000000  00000000  001620f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	20004dd8 	.word	0x20004dd8
       4:	00004101 	.word	0x00004101
       8:	000040fd 	.word	0x000040fd
       c:	000040fd 	.word	0x000040fd
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	000040fd 	.word	0x000040fd
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	000040fd 	.word	0x000040fd
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	000040fd 	.word	0x000040fd

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	000040fd 	.word	0x000040fd
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	000040fd 	.word	0x000040fd
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	000040fd 	.word	0x000040fd
	
	//zero reading
	volt -= zero_point;
      4c:	000005b5 	.word	0x000005b5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	00000315 	.word	0x00000315
      54:	000040fd 	.word	0x000040fd
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	000040fd 	.word	0x000040fd
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	000040fd 	.word	0x000040fd
      60:	000040fd 	.word	0x000040fd
      64:	00003059 	.word	0x00003059
      68:	00003069 	.word	0x00003069
      6c:	00003079 	.word	0x00003079
      70:	00003089 	.word	0x00003089
	...
      7c:	000040fd 	.word	0x000040fd
      80:	000040fd 	.word	0x000040fd
      84:	000040fd 	.word	0x000040fd
      88:	000040cd 	.word	0x000040cd
      8c:	000040dd 	.word	0x000040dd
      90:	000040ed 	.word	0x000040ed
	...
      9c:	000025d5 	.word	0x000025d5
      a0:	000040fd 	.word	0x000040fd
      a4:	000040fd 	.word	0x000040fd
      a8:	000040fd 	.word	0x000040fd
      ac:	000040fd 	.word	0x000040fd

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	0000b744 	.word	0x0000b744

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000b744 	.word	0x0000b744
     104:	200000b4 	.word	0x200000b4
     108:	0000b744 	.word	0x0000b744
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200000cc 	.word	0x200000cc
     168:	20000a28 	.word	0x20000a28
     16c:	20000128 	.word	0x20000128
     170:	20000000 	.word	0x20000000
     174:	00008701 	.word	0x00008701
     178:	0000af18 	.word	0x0000af18
     17c:	200009ec 	.word	0x200009ec
     180:	000026a5 	.word	0x000026a5

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	00002155 	.word	0x00002155
     260:	200009ec 	.word	0x200009ec
     264:	42004000 	.word	0x42004000
     268:	0000219d 	.word	0x0000219d
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	00002691 	.word	0x00002691
     278:	00003cfd 	.word	0x00003cfd
     27c:	20000000 	.word	0x20000000
     280:	20000a28 	.word	0x20000a28
     284:	20000128 	.word	0x20000128
     288:	000026a5 	.word	0x000026a5

0000028c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     28c:	4b05      	ldr	r3, [pc, #20]	; (2a4 <_extint_enable+0x18>)
     28e:	7819      	ldrb	r1, [r3, #0]
     290:	2202      	movs	r2, #2
     292:	430a      	orrs	r2, r1
     294:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     296:	1c1a      	adds	r2, r3, #0
     298:	7853      	ldrb	r3, [r2, #1]
     29a:	b25b      	sxtb	r3, r3
     29c:	2b00      	cmp	r3, #0
     29e:	dbfb      	blt.n	298 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     2a0:	4770      	bx	lr
     2a2:	46c0      	nop			; (mov r8, r8)
     2a4:	40001800 	.word	0x40001800

000002a8 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     2a8:	b500      	push	{lr}
     2aa:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     2ac:	4b12      	ldr	r3, [pc, #72]	; (2f8 <_system_extint_init+0x50>)
     2ae:	6999      	ldr	r1, [r3, #24]
     2b0:	2240      	movs	r2, #64	; 0x40
     2b2:	430a      	orrs	r2, r1
     2b4:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     2b6:	a901      	add	r1, sp, #4
     2b8:	2300      	movs	r3, #0
     2ba:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     2bc:	2005      	movs	r0, #5
     2be:	4b0f      	ldr	r3, [pc, #60]	; (2fc <_system_extint_init+0x54>)
     2c0:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     2c2:	2005      	movs	r0, #5
     2c4:	4b0e      	ldr	r3, [pc, #56]	; (300 <_system_extint_init+0x58>)
     2c6:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     2c8:	4b0e      	ldr	r3, [pc, #56]	; (304 <_system_extint_init+0x5c>)
     2ca:	7819      	ldrb	r1, [r3, #0]
     2cc:	2201      	movs	r2, #1
     2ce:	430a      	orrs	r2, r1
     2d0:	701a      	strb	r2, [r3, #0]
     2d2:	1c1a      	adds	r2, r3, #0
     2d4:	7853      	ldrb	r3, [r2, #1]
     2d6:	b25b      	sxtb	r3, r3
     2d8:	2b00      	cmp	r3, #0
     2da:	dbfb      	blt.n	2d4 <_system_extint_init+0x2c>
     2dc:	4b0a      	ldr	r3, [pc, #40]	; (308 <_system_extint_init+0x60>)
     2de:	1c19      	adds	r1, r3, #0
     2e0:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     2e2:	2200      	movs	r2, #0
     2e4:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     2e6:	428b      	cmp	r3, r1
     2e8:	d1fc      	bne.n	2e4 <_system_extint_init+0x3c>
     2ea:	2210      	movs	r2, #16
     2ec:	4b07      	ldr	r3, [pc, #28]	; (30c <_system_extint_init+0x64>)
     2ee:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     2f0:	4b07      	ldr	r3, [pc, #28]	; (310 <_system_extint_init+0x68>)
     2f2:	4798      	blx	r3
}
     2f4:	b003      	add	sp, #12
     2f6:	bd00      	pop	{pc}
     2f8:	40000400 	.word	0x40000400
     2fc:	00003c21 	.word	0x00003c21
     300:	00003b95 	.word	0x00003b95
     304:	40001800 	.word	0x40001800
     308:	20000a2c 	.word	0x20000a2c
     30c:	e000e100 	.word	0xe000e100
     310:	0000028d 	.word	0x0000028d

00000314 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     314:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     316:	2200      	movs	r2, #0
     318:	4b16      	ldr	r3, [pc, #88]	; (374 <EIC_Handler+0x60>)
     31a:	701a      	strb	r2, [r3, #0]
     31c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     31e:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     320:	4d15      	ldr	r5, [pc, #84]	; (378 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     322:	4c14      	ldr	r4, [pc, #80]	; (374 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     324:	2b1f      	cmp	r3, #31
     326:	d910      	bls.n	34a <EIC_Handler+0x36>
     328:	e019      	b.n	35e <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     32a:	4914      	ldr	r1, [pc, #80]	; (37c <EIC_Handler+0x68>)
     32c:	e000      	b.n	330 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     32e:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     330:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     332:	009b      	lsls	r3, r3, #2
     334:	595b      	ldr	r3, [r3, r5]
     336:	2b00      	cmp	r3, #0
     338:	d000      	beq.n	33c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     33a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     33c:	7823      	ldrb	r3, [r4, #0]
     33e:	3301      	adds	r3, #1
     340:	b2db      	uxtb	r3, r3
     342:	7023      	strb	r3, [r4, #0]
     344:	2b0f      	cmp	r3, #15
     346:	d814      	bhi.n	372 <EIC_Handler+0x5e>
     348:	e7ec      	b.n	324 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     34a:	1c32      	adds	r2, r6, #0
     34c:	401a      	ands	r2, r3
     34e:	2101      	movs	r1, #1
     350:	4091      	lsls	r1, r2
     352:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     354:	4909      	ldr	r1, [pc, #36]	; (37c <EIC_Handler+0x68>)
     356:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     358:	4211      	tst	r1, r2
     35a:	d1e6      	bne.n	32a <EIC_Handler+0x16>
     35c:	e7ee      	b.n	33c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     35e:	1c32      	adds	r2, r6, #0
     360:	401a      	ands	r2, r3
     362:	2101      	movs	r1, #1
     364:	4091      	lsls	r1, r2
     366:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     368:	2100      	movs	r1, #0
     36a:	6909      	ldr	r1, [r1, #16]
     36c:	4211      	tst	r1, r2
     36e:	d1de      	bne.n	32e <EIC_Handler+0x1a>
     370:	e7e4      	b.n	33c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     372:	bd70      	pop	{r4, r5, r6, pc}
     374:	20000a6c 	.word	0x20000a6c
     378:	20000a2c 	.word	0x20000a2c
     37c:	40001800 	.word	0x40001800

00000380 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     380:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     382:	88ca      	ldrh	r2, [r1, #6]
     384:	88c3      	ldrh	r3, [r0, #6]
     386:	1ad2      	subs	r2, r2, r3
     388:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     38a:	790c      	ldrb	r4, [r1, #4]
     38c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     38e:	794b      	ldrb	r3, [r1, #5]
     390:	059b      	lsls	r3, r3, #22
     392:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     394:	788c      	ldrb	r4, [r1, #2]
     396:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     398:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     39a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     39c:	7902      	ldrb	r2, [r0, #4]
     39e:	2a00      	cmp	r2, #0
     3a0:	d105      	bne.n	3ae <_rtc_calendar_time_to_register_value+0x2e>
     3a2:	78ca      	ldrb	r2, [r1, #3]
     3a4:	2a00      	cmp	r2, #0
     3a6:	d002      	beq.n	3ae <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     3a8:	2280      	movs	r2, #128	; 0x80
     3aa:	0252      	lsls	r2, r2, #9
     3ac:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     3ae:	7848      	ldrb	r0, [r1, #1]
     3b0:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     3b2:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     3b4:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     3b6:	4318      	orrs	r0, r3

	return register_value;
}
     3b8:	bd10      	pop	{r4, pc}
     3ba:	46c0      	nop			; (mov r8, r8)

000003bc <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     3bc:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     3be:	0e8c      	lsrs	r4, r1, #26
     3c0:	88c3      	ldrh	r3, [r0, #6]
     3c2:	18e3      	adds	r3, r4, r3
     3c4:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     3c6:	018b      	lsls	r3, r1, #6
     3c8:	0f1b      	lsrs	r3, r3, #28
     3ca:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     3cc:	028b      	lsls	r3, r1, #10
     3ce:	0edb      	lsrs	r3, r3, #27
     3d0:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     3d2:	7903      	ldrb	r3, [r0, #4]
     3d4:	2b00      	cmp	r3, #0
     3d6:	d003      	beq.n	3e0 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     3d8:	03cb      	lsls	r3, r1, #15
     3da:	0edb      	lsrs	r3, r3, #27
     3dc:	7093      	strb	r3, [r2, #2]
     3de:	e005      	b.n	3ec <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     3e0:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     3e2:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     3e4:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     3e6:	03cb      	lsls	r3, r1, #15
     3e8:	0fdb      	lsrs	r3, r3, #31
     3ea:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     3ec:	050b      	lsls	r3, r1, #20
     3ee:	0e9b      	lsrs	r3, r3, #26
     3f0:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     3f2:	233f      	movs	r3, #63	; 0x3f
     3f4:	4019      	ands	r1, r3
     3f6:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     3f8:	bd10      	pop	{r4, pc}
     3fa:	46c0      	nop			; (mov r8, r8)

000003fc <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     3fc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3fe:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     400:	2408      	movs	r4, #8
     402:	2380      	movs	r3, #128	; 0x80
     404:	490b      	ldr	r1, [pc, #44]	; (434 <rtc_calendar_reset+0x38>)
     406:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     408:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     40a:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     40c:	b25b      	sxtb	r3, r3
     40e:	2b00      	cmp	r3, #0
     410:	dbfb      	blt.n	40a <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     412:	8813      	ldrh	r3, [r2, #0]
     414:	2102      	movs	r1, #2
     416:	438b      	bics	r3, r1
     418:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     41a:	2300      	movs	r3, #0
     41c:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     41e:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     420:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     422:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     424:	b25b      	sxtb	r3, r3
     426:	2b00      	cmp	r3, #0
     428:	dbfb      	blt.n	422 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     42a:	8811      	ldrh	r1, [r2, #0]
     42c:	2301      	movs	r3, #1
     42e:	430b      	orrs	r3, r1
     430:	8013      	strh	r3, [r2, #0]
}
     432:	bd10      	pop	{r4, pc}
     434:	e000e100 	.word	0xe000e100

00000438 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     438:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     43a:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     43c:	4b03      	ldr	r3, [pc, #12]	; (44c <rtc_calendar_set_time+0x14>)
     43e:	4798      	blx	r3
     440:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     442:	b25b      	sxtb	r3, r3
     444:	2b00      	cmp	r3, #0
     446:	dbfb      	blt.n	440 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     448:	6120      	str	r0, [r4, #16]
}
     44a:	bd10      	pop	{r4, pc}
     44c:	00000381 	.word	0x00000381

00000450 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time.
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
     450:	b510      	push	{r4, lr}
     452:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     454:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
     456:	7941      	ldrb	r1, [r0, #5]
     458:	2900      	cmp	r1, #0
     45a:	d106      	bne.n	46a <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
     45c:	4905      	ldr	r1, [pc, #20]	; (474 <rtc_calendar_get_time+0x24>)
     45e:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     460:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     462:	7aa1      	ldrb	r1, [r4, #10]

		while (rtc_calendar_is_syncing(module)) {
     464:	b249      	sxtb	r1, r1
     466:	2900      	cmp	r1, #0
     468:	dbfb      	blt.n	462 <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
     46a:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
     46c:	4b02      	ldr	r3, [pc, #8]	; (478 <rtc_calendar_get_time+0x28>)
     46e:	4798      	blx	r3
}
     470:	bd10      	pop	{r4, pc}
     472:	46c0      	nop			; (mov r8, r8)
     474:	ffff8000 	.word	0xffff8000
     478:	000003bd 	.word	0x000003bd

0000047c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     47c:	b570      	push	{r4, r5, r6, lr}
     47e:	1c0e      	adds	r6, r1, #0
     480:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     482:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     484:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     486:	2a01      	cmp	r2, #1
     488:	d80d      	bhi.n	4a6 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     48a:	4b08      	ldr	r3, [pc, #32]	; (4ac <rtc_calendar_set_alarm+0x30>)
     48c:	4798      	blx	r3
     48e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     490:	b25b      	sxtb	r3, r3
     492:	2b00      	cmp	r3, #0
     494:	dbfb      	blt.n	48e <rtc_calendar_set_alarm+0x12>
     496:	00e4      	lsls	r4, r4, #3
     498:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     49a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     49c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     49e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     4a0:	2a06      	cmp	r2, #6
     4a2:	d800      	bhi.n	4a6 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     4a4:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     4a6:	1c18      	adds	r0, r3, #0
     4a8:	bd70      	pop	{r4, r5, r6, pc}
     4aa:	46c0      	nop			; (mov r8, r8)
     4ac:	00000381 	.word	0x00000381

000004b0 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     4b0:	b530      	push	{r4, r5, lr}
     4b2:	b083      	sub	sp, #12
     4b4:	1c04      	adds	r4, r0, #0
     4b6:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     4b8:	6001      	str	r1, [r0, #0]
     4ba:	4b1c      	ldr	r3, [pc, #112]	; (52c <rtc_calendar_init+0x7c>)
     4bc:	6999      	ldr	r1, [r3, #24]
     4be:	2220      	movs	r2, #32
     4c0:	430a      	orrs	r2, r1
     4c2:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     4c4:	a901      	add	r1, sp, #4
     4c6:	2302      	movs	r3, #2
     4c8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     4ca:	2004      	movs	r0, #4
     4cc:	4b18      	ldr	r3, [pc, #96]	; (530 <rtc_calendar_init+0x80>)
     4ce:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     4d0:	2004      	movs	r0, #4
     4d2:	4b18      	ldr	r3, [pc, #96]	; (534 <rtc_calendar_init+0x84>)
     4d4:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     4d6:	1c20      	adds	r0, r4, #0
     4d8:	4b17      	ldr	r3, [pc, #92]	; (538 <rtc_calendar_init+0x88>)
     4da:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     4dc:	792b      	ldrb	r3, [r5, #4]
     4de:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     4e0:	78eb      	ldrb	r3, [r5, #3]
     4e2:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     4e4:	88eb      	ldrh	r3, [r5, #6]
     4e6:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     4e8:	4b14      	ldr	r3, [pc, #80]	; (53c <rtc_calendar_init+0x8c>)
     4ea:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4ec:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     4ee:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     4f0:	7929      	ldrb	r1, [r5, #4]
     4f2:	2900      	cmp	r1, #0
     4f4:	d002      	beq.n	4fc <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     4f6:	2108      	movs	r1, #8
     4f8:	430a      	orrs	r2, r1
     4fa:	e001      	b.n	500 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     4fc:	2148      	movs	r1, #72	; 0x48
     4fe:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     500:	78a9      	ldrb	r1, [r5, #2]
     502:	2900      	cmp	r1, #0
     504:	d001      	beq.n	50a <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     506:	2180      	movs	r1, #128	; 0x80
     508:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     50a:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     50c:	78ea      	ldrb	r2, [r5, #3]
     50e:	2a00      	cmp	r2, #0
     510:	d004      	beq.n	51c <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     512:	8859      	ldrh	r1, [r3, #2]
     514:	2280      	movs	r2, #128	; 0x80
     516:	01d2      	lsls	r2, r2, #7
     518:	430a      	orrs	r2, r1
     51a:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     51c:	1c29      	adds	r1, r5, #0
     51e:	3108      	adds	r1, #8
     520:	1c20      	adds	r0, r4, #0
     522:	2200      	movs	r2, #0
     524:	4b06      	ldr	r3, [pc, #24]	; (540 <rtc_calendar_init+0x90>)
     526:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     528:	b003      	add	sp, #12
     52a:	bd30      	pop	{r4, r5, pc}
     52c:	40000400 	.word	0x40000400
     530:	00003c21 	.word	0x00003c21
     534:	00003b95 	.word	0x00003b95
     538:	000003fd 	.word	0x000003fd
     53c:	20000acc 	.word	0x20000acc
     540:	0000047d 	.word	0x0000047d

00000544 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     544:	b538      	push	{r3, r4, r5, lr}
     546:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     548:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     54a:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     54c:	2a01      	cmp	r2, #1
     54e:	d808      	bhi.n	562 <rtc_calendar_get_alarm+0x1e>
     550:	00d2      	lsls	r2, r2, #3
     552:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     554:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     556:	1c22      	adds	r2, r4, #0
     558:	4b03      	ldr	r3, [pc, #12]	; (568 <rtc_calendar_get_alarm+0x24>)
     55a:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     55c:	7f2b      	ldrb	r3, [r5, #28]
     55e:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     560:	2300      	movs	r3, #0
}
     562:	1c18      	adds	r0, r3, #0
     564:	bd38      	pop	{r3, r4, r5, pc}
     566:	46c0      	nop			; (mov r8, r8)
     568:	000003bd 	.word	0x000003bd

0000056c <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     56c:	2a01      	cmp	r2, #1
     56e:	d901      	bls.n	574 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     570:	2017      	movs	r0, #23
     572:	e00a      	b.n	58a <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     574:	1c93      	adds	r3, r2, #2
     576:	009b      	lsls	r3, r3, #2
     578:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     57a:	7c03      	ldrb	r3, [r0, #16]
     57c:	2101      	movs	r1, #1
     57e:	4091      	lsls	r1, r2
     580:	1c0a      	adds	r2, r1, #0
     582:	431a      	orrs	r2, r3
     584:	b2d2      	uxtb	r2, r2
     586:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     588:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     58a:	4770      	bx	lr

0000058c <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     58c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     58e:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     590:	2901      	cmp	r1, #1
     592:	d102      	bne.n	59a <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     594:	2280      	movs	r2, #128	; 0x80
     596:	71da      	strb	r2, [r3, #7]
     598:	e004      	b.n	5a4 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     59a:	2201      	movs	r2, #1
     59c:	408a      	lsls	r2, r1
     59e:	2401      	movs	r4, #1
     5a0:	4022      	ands	r2, r4
     5a2:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     5a4:	7c43      	ldrb	r3, [r0, #17]
     5a6:	2201      	movs	r2, #1
     5a8:	408a      	lsls	r2, r1
     5aa:	1c11      	adds	r1, r2, #0
     5ac:	4319      	orrs	r1, r3
     5ae:	b2c9      	uxtb	r1, r1
     5b0:	7441      	strb	r1, [r0, #17]
}
     5b2:	bd10      	pop	{r4, pc}

000005b4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     5b4:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     5b6:	4b0e      	ldr	r3, [pc, #56]	; (5f0 <RTC_Handler+0x3c>)
     5b8:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     5ba:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     5bc:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     5be:	7c19      	ldrb	r1, [r3, #16]
     5c0:	1c08      	adds	r0, r1, #0
     5c2:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     5c4:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     5c6:	79e1      	ldrb	r1, [r4, #7]
     5c8:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     5ca:	09d1      	lsrs	r1, r2, #7
     5cc:	d006      	beq.n	5dc <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     5ce:	0781      	lsls	r1, r0, #30
     5d0:	d501      	bpl.n	5d6 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     5d2:	68db      	ldr	r3, [r3, #12]
     5d4:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     5d6:	2380      	movs	r3, #128	; 0x80
     5d8:	7223      	strb	r3, [r4, #8]
     5da:	e007      	b.n	5ec <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     5dc:	07d1      	lsls	r1, r2, #31
     5de:	d505      	bpl.n	5ec <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     5e0:	07c2      	lsls	r2, r0, #31
     5e2:	d501      	bpl.n	5e8 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     5e4:	689b      	ldr	r3, [r3, #8]
     5e6:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     5e8:	2301      	movs	r3, #1
     5ea:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     5ec:	bd10      	pop	{r4, pc}
     5ee:	46c0      	nop			; (mov r8, r8)
     5f0:	20000acc 	.word	0x20000acc

000005f4 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     5f4:	b530      	push	{r4, r5, lr}
     5f6:	b083      	sub	sp, #12
     5f8:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     5fa:	ab01      	add	r3, sp, #4
     5fc:	2280      	movs	r2, #128	; 0x80
     5fe:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     600:	2400      	movs	r4, #0
     602:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     604:	2201      	movs	r2, #1
     606:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     608:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     60a:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     60c:	1c08      	adds	r0, r1, #0
     60e:	1c19      	adds	r1, r3, #0
     610:	4b03      	ldr	r3, [pc, #12]	; (620 <button_init+0x2c>)
     612:	4798      	blx	r3

	make_me_normal->pressed = false;
     614:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
     616:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
     618:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     61a:	80ac      	strh	r4, [r5, #4]
	

}
     61c:	b003      	add	sp, #12
     61e:	bd30      	pop	{r4, r5, pc}
     620:	00003cfd 	.word	0x00003cfd

00000624 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     624:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     626:	7800      	ldrb	r0, [r0, #0]
     628:	b2c0      	uxtb	r0, r0
     62a:	2800      	cmp	r0, #0
     62c:	d006      	beq.n	63c <button_read_button+0x18>
     62e:	785a      	ldrb	r2, [r3, #1]
     630:	2a00      	cmp	r2, #0
     632:	d102      	bne.n	63a <button_read_button+0x16>
	{
		read_me->read = true;
     634:	2201      	movs	r2, #1
     636:	705a      	strb	r2, [r3, #1]
		return true;
     638:	e000      	b.n	63c <button_read_button+0x18>
	}
	return false;
     63a:	2000      	movs	r0, #0
}
     63c:	4770      	bx	lr
     63e:	46c0      	nop			; (mov r8, r8)

00000640 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     640:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     642:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     644:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     646:	2900      	cmp	r1, #0
     648:	d103      	bne.n	652 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     64a:	095a      	lsrs	r2, r3, #5
     64c:	01d2      	lsls	r2, r2, #7
     64e:	4912      	ldr	r1, [pc, #72]	; (698 <button_handler+0x58>)
     650:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     652:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     654:	211f      	movs	r1, #31
     656:	400b      	ands	r3, r1
     658:	2101      	movs	r1, #1
     65a:	4099      	lsls	r1, r3
     65c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     65e:	4013      	ands	r3, r2
     660:	1e5a      	subs	r2, r3, #1
     662:	4193      	sbcs	r3, r2
     664:	7a82      	ldrb	r2, [r0, #10]
     666:	429a      	cmp	r2, r3
     668:	d10d      	bne.n	686 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     66a:	8883      	ldrh	r3, [r0, #4]
     66c:	3301      	adds	r3, #1
     66e:	b29b      	uxth	r3, r3
     670:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
     672:	2b22      	cmp	r3, #34	; 0x22
     674:	d90e      	bls.n	694 <button_handler+0x54>
     676:	7803      	ldrb	r3, [r0, #0]
     678:	2b00      	cmp	r3, #0
     67a:	d10b      	bne.n	694 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     67c:	2301      	movs	r3, #1
     67e:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     680:	2300      	movs	r3, #0
     682:	7043      	strb	r3, [r0, #1]
     684:	e006      	b.n	694 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     686:	7843      	ldrb	r3, [r0, #1]
     688:	2b00      	cmp	r3, #0
     68a:	d001      	beq.n	690 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     68c:	2300      	movs	r3, #0
     68e:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     690:	2300      	movs	r3, #0
     692:	8083      	strh	r3, [r0, #4]
	}
     694:	4770      	bx	lr
     696:	46c0      	nop			; (mov r8, r8)
     698:	41004400 	.word	0x41004400

0000069c <json_add_variable>:
// 		gprs_send_data_log();
// 	}
}

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
     69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     69e:	1c06      	adds	r6, r0, #0
     6a0:	1c0c      	adds	r4, r1, #0
     6a2:	1c17      	adds	r7, r2, #0
     6a4:	1c1d      	adds	r5, r3, #0
     6a6:	ab06      	add	r3, sp, #24
     6a8:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
     6aa:	2b01      	cmp	r3, #1
     6ac:	d007      	beq.n	6be <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
     6ae:	8808      	ldrh	r0, [r1, #0]
     6b0:	1c43      	adds	r3, r0, #1
     6b2:	800b      	strh	r3, [r1, #0]
     6b4:	1830      	adds	r0, r6, r0
     6b6:	490f      	ldr	r1, [pc, #60]	; (6f4 <json_add_variable+0x58>)
     6b8:	2202      	movs	r2, #2
     6ba:	4b0f      	ldr	r3, [pc, #60]	; (6f8 <json_add_variable+0x5c>)
     6bc:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
     6be:	8820      	ldrh	r0, [r4, #0]
     6c0:	1830      	adds	r0, r6, r0
     6c2:	490e      	ldr	r1, [pc, #56]	; (6fc <json_add_variable+0x60>)
     6c4:	1c3a      	adds	r2, r7, #0
     6c6:	4b0e      	ldr	r3, [pc, #56]	; (700 <json_add_variable+0x64>)
     6c8:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
     6ca:	1c38      	adds	r0, r7, #0
     6cc:	4b0d      	ldr	r3, [pc, #52]	; (704 <json_add_variable+0x68>)
     6ce:	4798      	blx	r3
     6d0:	8823      	ldrh	r3, [r4, #0]
     6d2:	3303      	adds	r3, #3
     6d4:	1818      	adds	r0, r3, r0
     6d6:	b280      	uxth	r0, r0
     6d8:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
     6da:	2d00      	cmp	r5, #0
     6dc:	d009      	beq.n	6f2 <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
     6de:	1830      	adds	r0, r6, r0
     6e0:	1c29      	adds	r1, r5, #0
     6e2:	4b09      	ldr	r3, [pc, #36]	; (708 <json_add_variable+0x6c>)
     6e4:	4798      	blx	r3
		*target_pos += strlen(value);
     6e6:	1c28      	adds	r0, r5, #0
     6e8:	4b06      	ldr	r3, [pc, #24]	; (704 <json_add_variable+0x68>)
     6ea:	4798      	blx	r3
     6ec:	8823      	ldrh	r3, [r4, #0]
     6ee:	18c0      	adds	r0, r0, r3
     6f0:	8020      	strh	r0, [r4, #0]
	}

}
     6f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6f4:	0000af1c 	.word	0x0000af1c
     6f8:	0000449d 	.word	0x0000449d
     6fc:	0000af20 	.word	0x0000af20
     700:	00004615 	.word	0x00004615
     704:	00004695 	.word	0x00004695
     708:	00004685 	.word	0x00004685

0000070c <gprs_send_buf_init>:
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}

void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 299;
     70c:	222c      	movs	r2, #44	; 0x2c
     70e:	32ff      	adds	r2, #255	; 0xff
     710:	4b07      	ldr	r3, [pc, #28]	; (730 <gprs_send_buf_init+0x24>)
     712:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
     714:	2300      	movs	r3, #0
     716:	4a07      	ldr	r2, [pc, #28]	; (734 <gprs_send_buf_init+0x28>)
     718:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
     71a:	4a07      	ldr	r2, [pc, #28]	; (738 <gprs_send_buf_init+0x2c>)
     71c:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
     71e:	4a07      	ldr	r2, [pc, #28]	; (73c <gprs_send_buf_init+0x30>)
     720:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
     722:	2201      	movs	r2, #1
     724:	4b06      	ldr	r3, [pc, #24]	; (740 <gprs_send_buf_init+0x34>)
     726:	54c2      	strb	r2, [r0, r3]
	buf->data.device = DEVICE_ID;
     728:	2384      	movs	r3, #132	; 0x84
     72a:	60c3      	str	r3, [r0, #12]
}
     72c:	4770      	bx	lr
     72e:	46c0      	nop			; (mov r8, r8)
     730:	000020e0 	.word	0x000020e0
     734:	000020e4 	.word	0x000020e4
     738:	000020e6 	.word	0x000020e6
     73c:	000020e2 	.word	0x000020e2
     740:	000020e8 	.word	0x000020e8

00000744 <gprs_buf_push>:

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     744:	b084      	sub	sp, #16
     746:	b5f0      	push	{r4, r5, r6, r7, lr}
     748:	9005      	str	r0, [sp, #20]
     74a:	9106      	str	r1, [sp, #24]
     74c:	9207      	str	r2, [sp, #28]
     74e:	9308      	str	r3, [sp, #32]
     750:	990c      	ldr	r1, [sp, #48]	; 0x30
	buf->data.entries[buf->head] = entry;
     752:	4d0e      	ldr	r5, [pc, #56]	; (78c <gprs_buf_push+0x48>)
     754:	5b4c      	ldrh	r4, [r1, r5]
     756:	00e0      	lsls	r0, r4, #3
     758:	1b00      	subs	r0, r0, r4
     75a:	0080      	lsls	r0, r0, #2
     75c:	1808      	adds	r0, r1, r0
     75e:	3010      	adds	r0, #16
     760:	1c03      	adds	r3, r0, #0
     762:	aa05      	add	r2, sp, #20
     764:	cac1      	ldmia	r2!, {r0, r6, r7}
     766:	c3c1      	stmia	r3!, {r0, r6, r7}
     768:	cac1      	ldmia	r2!, {r0, r6, r7}
     76a:	c3c1      	stmia	r3!, {r0, r6, r7}
     76c:	6812      	ldr	r2, [r2, #0]
     76e:	601a      	str	r2, [r3, #0]
	buf->head++;
     770:	3401      	adds	r4, #1
     772:	b2a4      	uxth	r4, r4
     774:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     776:	4b06      	ldr	r3, [pc, #24]	; (790 <gprs_buf_push+0x4c>)
     778:	5acb      	ldrh	r3, [r1, r3]
     77a:	42a3      	cmp	r3, r4
     77c:	d101      	bne.n	782 <gprs_buf_push+0x3e>
     77e:	2200      	movs	r2, #0
     780:	534a      	strh	r2, [r1, r5]
}
     782:	bcf0      	pop	{r4, r5, r6, r7}
     784:	bc08      	pop	{r3}
     786:	b004      	add	sp, #16
     788:	4718      	bx	r3
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	000020e2 	.word	0x000020e2
     790:	000020e0 	.word	0x000020e0

00000794 <gprs_buf_temp_pull>:

log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
     794:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
     796:	4a0d      	ldr	r2, [pc, #52]	; (7cc <gprs_buf_temp_pull+0x38>)
     798:	4694      	mov	ip, r2
     79a:	5a8c      	ldrh	r4, [r1, r2]
     79c:	00e2      	lsls	r2, r4, #3
     79e:	1b12      	subs	r2, r2, r4
     7a0:	0092      	lsls	r2, r2, #2
     7a2:	188a      	adds	r2, r1, r2
     7a4:	3210      	adds	r2, #16
     7a6:	1c03      	adds	r3, r0, #0
     7a8:	cae0      	ldmia	r2!, {r5, r6, r7}
     7aa:	c3e0      	stmia	r3!, {r5, r6, r7}
     7ac:	cae0      	ldmia	r2!, {r5, r6, r7}
     7ae:	c3e0      	stmia	r3!, {r5, r6, r7}
     7b0:	6812      	ldr	r2, [r2, #0]
     7b2:	601a      	str	r2, [r3, #0]
	buf->temp_tail++;
     7b4:	3401      	adds	r4, #1
     7b6:	b2a4      	uxth	r4, r4
     7b8:	4662      	mov	r2, ip
     7ba:	528c      	strh	r4, [r1, r2]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
     7bc:	4b04      	ldr	r3, [pc, #16]	; (7d0 <gprs_buf_temp_pull+0x3c>)
     7be:	5acb      	ldrh	r3, [r1, r3]
     7c0:	42a3      	cmp	r3, r4
     7c2:	d102      	bne.n	7ca <gprs_buf_temp_pull+0x36>
     7c4:	2200      	movs	r2, #0
     7c6:	4663      	mov	r3, ip
     7c8:	52ca      	strh	r2, [r1, r3]
	
	return entry2;
}
     7ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7cc:	000020e4 	.word	0x000020e4
     7d0:	000020e0 	.word	0x000020e0

000007d4 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
     7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7d6:	465f      	mov	r7, fp
     7d8:	4656      	mov	r6, sl
     7da:	464d      	mov	r5, r9
     7dc:	4644      	mov	r4, r8
     7de:	b4f0      	push	{r4, r5, r6, r7}
     7e0:	4c99      	ldr	r4, [pc, #612]	; (a48 <gprs_send_data_log+0x274>)
     7e2:	44a5      	add	sp, r4
	
	gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
     7e4:	2700      	movs	r7, #0
     7e6:	4b99      	ldr	r3, [pc, #612]	; (a4c <gprs_send_data_log+0x278>)
     7e8:	701f      	strb	r7, [r3, #0]
	gprs_log_buf.ready = 0;
     7ea:	4d99      	ldr	r5, [pc, #612]	; (a50 <gprs_send_data_log+0x27c>)
     7ec:	4b99      	ldr	r3, [pc, #612]	; (a54 <gprs_send_data_log+0x280>)
     7ee:	54ef      	strb	r7, [r5, r3]
/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
     7f0:	ac1c      	add	r4, sp, #112	; 0x70
     7f2:	1c20      	adds	r0, r4, #0
     7f4:	2100      	movs	r1, #0
     7f6:	4a98      	ldr	r2, [pc, #608]	; (a58 <gprs_send_data_log+0x284>)
     7f8:	4b98      	ldr	r3, [pc, #608]	; (a5c <gprs_send_data_log+0x288>)
     7fa:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
     7fc:	2201      	movs	r2, #1
     7fe:	4690      	mov	r8, r2
     800:	236e      	movs	r3, #110	; 0x6e
     802:	446b      	add	r3, sp
     804:	801a      	strh	r2, [r3, #0]
     806:	237b      	movs	r3, #123	; 0x7b
     808:	8023      	strh	r3, [r4, #0]

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
		
	json_begin_object(send_string, &pos, !i);
	
	sprintf(tempVar, "%d", gprs_log_buf.data.device);
     80a:	68ea      	ldr	r2, [r5, #12]
     80c:	a810      	add	r0, sp, #64	; 0x40
     80e:	4994      	ldr	r1, [pc, #592]	; (a60 <gprs_send_data_log+0x28c>)
     810:	4b94      	ldr	r3, [pc, #592]	; (a64 <gprs_send_data_log+0x290>)
     812:	4798      	blx	r3
	json_add_variable(send_string, &pos, "Device", tempVar, 1);
     814:	4642      	mov	r2, r8
     816:	9200      	str	r2, [sp, #0]
     818:	1c20      	adds	r0, r4, #0
     81a:	4669      	mov	r1, sp
     81c:	316e      	adds	r1, #110	; 0x6e
     81e:	4a92      	ldr	r2, [pc, #584]	; (a68 <gprs_send_data_log+0x294>)
     820:	ab10      	add	r3, sp, #64	; 0x40
     822:	4e92      	ldr	r6, [pc, #584]	; (a6c <gprs_send_data_log+0x298>)
     824:	47b0      	blx	r6
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
     826:	9700      	str	r7, [sp, #0]
     828:	1c20      	adds	r0, r4, #0
     82a:	4669      	mov	r1, sp
     82c:	316e      	adds	r1, #110	; 0x6e
     82e:	4a90      	ldr	r2, [pc, #576]	; (a70 <gprs_send_data_log+0x29c>)
     830:	2300      	movs	r3, #0
     832:	47b0      	blx	r6

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
     834:	226e      	movs	r2, #110	; 0x6e
     836:	446a      	add	r2, sp
     838:	8810      	ldrh	r0, [r2, #0]
     83a:	1c43      	adds	r3, r0, #1
     83c:	8013      	strh	r3, [r2, #0]
     83e:	1820      	adds	r0, r4, r0
     840:	498c      	ldr	r1, [pc, #560]	; (a74 <gprs_send_data_log+0x2a0>)
     842:	2202      	movs	r2, #2
     844:	4b8c      	ldr	r3, [pc, #560]	; (a78 <gprs_send_data_log+0x2a4>)
     846:	4798      	blx	r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     848:	4b8c      	ldr	r3, [pc, #560]	; (a7c <gprs_send_data_log+0x2a8>)
     84a:	5aea      	ldrh	r2, [r5, r3]
     84c:	4b8c      	ldr	r3, [pc, #560]	; (a80 <gprs_send_data_log+0x2ac>)
     84e:	5aeb      	ldrh	r3, [r5, r3]
     850:	b292      	uxth	r2, r2
     852:	429a      	cmp	r2, r3
     854:	d000      	beq.n	858 <gprs_send_data_log+0x84>
     856:	e0e6      	b.n	a26 <gprs_send_data_log+0x252>
     858:	e0aa      	b.n	9b0 <gprs_send_data_log+0x1dc>
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     85a:	a814      	add	r0, sp, #80	; 0x50
     85c:	497c      	ldr	r1, [pc, #496]	; (a50 <gprs_send_data_log+0x27c>)
     85e:	4b89      	ldr	r3, [pc, #548]	; (a84 <gprs_send_data_log+0x2b0>)
     860:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
     862:	9e03      	ldr	r6, [sp, #12]
     864:	2e00      	cmp	r6, #0
     866:	d00a      	beq.n	87e <gprs_send_data_log+0xaa>
     868:	226e      	movs	r2, #110	; 0x6e
     86a:	446a      	add	r2, sp
     86c:	8810      	ldrh	r0, [r2, #0]
     86e:	1c43      	adds	r3, r0, #1
     870:	8013      	strh	r3, [r2, #0]
     872:	aa1c      	add	r2, sp, #112	; 0x70
     874:	1810      	adds	r0, r2, r0
     876:	4984      	ldr	r1, [pc, #528]	; (a88 <gprs_send_data_log+0x2b4>)
     878:	2202      	movs	r2, #2
     87a:	4b7f      	ldr	r3, [pc, #508]	; (a78 <gprs_send_data_log+0x2a4>)
     87c:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
     87e:	466f      	mov	r7, sp
     880:	376e      	adds	r7, #110	; 0x6e
     882:	8838      	ldrh	r0, [r7, #0]
     884:	1c43      	adds	r3, r0, #1
     886:	803b      	strh	r3, [r7, #0]
     888:	ab1c      	add	r3, sp, #112	; 0x70
     88a:	1818      	adds	r0, r3, r0
     88c:	497f      	ldr	r1, [pc, #508]	; (a8c <gprs_send_data_log+0x2b8>)
     88e:	2202      	movs	r2, #2
     890:	4e79      	ldr	r6, [pc, #484]	; (a78 <gprs_send_data_log+0x2a4>)
     892:	47b0      	blx	r6
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     894:	ae14      	add	r6, sp, #80	; 0x50
     896:	a810      	add	r0, sp, #64	; 0x40
     898:	4651      	mov	r1, sl
     89a:	9a14      	ldr	r2, [sp, #80]	; 0x50
     89c:	4d71      	ldr	r5, [pc, #452]	; (a64 <gprs_send_data_log+0x290>)
     89e:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "t", tempVar, 1);
     8a0:	2301      	movs	r3, #1
     8a2:	9300      	str	r3, [sp, #0]
     8a4:	a81c      	add	r0, sp, #112	; 0x70
     8a6:	4669      	mov	r1, sp
     8a8:	316e      	adds	r1, #110	; 0x6e
     8aa:	4a79      	ldr	r2, [pc, #484]	; (a90 <gprs_send_data_log+0x2bc>)
     8ac:	ab10      	add	r3, sp, #64	; 0x40
     8ae:	4c6f      	ldr	r4, [pc, #444]	; (a6c <gprs_send_data_log+0x298>)
     8b0:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lat);
     8b2:	4a78      	ldr	r2, [pc, #480]	; (a94 <gprs_send_data_log+0x2c0>)
     8b4:	4693      	mov	fp, r2
     8b6:	4b78      	ldr	r3, [pc, #480]	; (a98 <gprs_send_data_log+0x2c4>)
     8b8:	4699      	mov	r9, r3
     8ba:	6870      	ldr	r0, [r6, #4]
     8bc:	4798      	blx	r3
     8be:	1c02      	adds	r2, r0, #0
     8c0:	1c0b      	adds	r3, r1, #0
     8c2:	a810      	add	r0, sp, #64	; 0x40
     8c4:	4659      	mov	r1, fp
     8c6:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "la", tempVar, 0);
     8c8:	2200      	movs	r2, #0
     8ca:	4690      	mov	r8, r2
     8cc:	9200      	str	r2, [sp, #0]
     8ce:	a81c      	add	r0, sp, #112	; 0x70
     8d0:	4669      	mov	r1, sp
     8d2:	316e      	adds	r1, #110	; 0x6e
     8d4:	4a71      	ldr	r2, [pc, #452]	; (a9c <gprs_send_data_log+0x2c8>)
     8d6:	ab10      	add	r3, sp, #64	; 0x40
     8d8:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lng);
     8da:	68b0      	ldr	r0, [r6, #8]
     8dc:	47c8      	blx	r9
     8de:	1c02      	adds	r2, r0, #0
     8e0:	1c0b      	adds	r3, r1, #0
     8e2:	a810      	add	r0, sp, #64	; 0x40
     8e4:	4659      	mov	r1, fp
     8e6:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "ln", tempVar, 0);
     8e8:	4642      	mov	r2, r8
     8ea:	9200      	str	r2, [sp, #0]
     8ec:	a81c      	add	r0, sp, #112	; 0x70
     8ee:	4669      	mov	r1, sp
     8f0:	316e      	adds	r1, #110	; 0x6e
     8f2:	4a6b      	ldr	r2, [pc, #428]	; (aa0 <gprs_send_data_log+0x2cc>)
     8f4:	ab10      	add	r3, sp, #64	; 0x40
     8f6:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.speed);
     8f8:	4b6a      	ldr	r3, [pc, #424]	; (aa4 <gprs_send_data_log+0x2d0>)
     8fa:	469b      	mov	fp, r3
     8fc:	68f0      	ldr	r0, [r6, #12]
     8fe:	47c8      	blx	r9
     900:	1c02      	adds	r2, r0, #0
     902:	1c0b      	adds	r3, r1, #0
     904:	a810      	add	r0, sp, #64	; 0x40
     906:	4659      	mov	r1, fp
     908:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "s", tempVar, 0);
     90a:	4642      	mov	r2, r8
     90c:	9200      	str	r2, [sp, #0]
     90e:	a81c      	add	r0, sp, #112	; 0x70
     910:	4669      	mov	r1, sp
     912:	316e      	adds	r1, #110	; 0x6e
     914:	4a64      	ldr	r2, [pc, #400]	; (aa8 <gprs_send_data_log+0x2d4>)
     916:	ab10      	add	r3, sp, #64	; 0x40
     918:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.cadence);
     91a:	7c32      	ldrb	r2, [r6, #16]
     91c:	a810      	add	r0, sp, #64	; 0x40
     91e:	4651      	mov	r1, sl
     920:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "c", tempVar, 0);
     922:	4643      	mov	r3, r8
     924:	9300      	str	r3, [sp, #0]
     926:	a81c      	add	r0, sp, #112	; 0x70
     928:	4669      	mov	r1, sp
     92a:	316e      	adds	r1, #110	; 0x6e
     92c:	4a5f      	ldr	r2, [pc, #380]	; (aac <gprs_send_data_log+0x2d8>)
     92e:	ab10      	add	r3, sp, #64	; 0x40
     930:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.inclination);
     932:	7c72      	ldrb	r2, [r6, #17]
     934:	a810      	add	r0, sp, #64	; 0x40
     936:	4651      	mov	r1, sl
     938:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "i", tempVar, 0);
     93a:	4642      	mov	r2, r8
     93c:	9200      	str	r2, [sp, #0]
     93e:	a81c      	add	r0, sp, #112	; 0x70
     940:	4669      	mov	r1, sp
     942:	316e      	adds	r1, #110	; 0x6e
     944:	4a5a      	ldr	r2, [pc, #360]	; (ab0 <gprs_send_data_log+0x2dc>)
     946:	ab10      	add	r3, sp, #64	; 0x40
     948:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.g_force);
     94a:	6970      	ldr	r0, [r6, #20]
     94c:	47c8      	blx	r9
     94e:	1c02      	adds	r2, r0, #0
     950:	1c0b      	adds	r3, r1, #0
     952:	a810      	add	r0, sp, #64	; 0x40
     954:	4659      	mov	r1, fp
     956:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "g", tempVar, 0);
     958:	4643      	mov	r3, r8
     95a:	9300      	str	r3, [sp, #0]
     95c:	a81c      	add	r0, sp, #112	; 0x70
     95e:	4669      	mov	r1, sp
     960:	316e      	adds	r1, #110	; 0x6e
     962:	4a54      	ldr	r2, [pc, #336]	; (ab4 <gprs_send_data_log+0x2e0>)
     964:	ab10      	add	r3, sp, #64	; 0x40
     966:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.upload_interval);
     968:	8b32      	ldrh	r2, [r6, #24]
     96a:	a810      	add	r0, sp, #64	; 0x40
     96c:	4651      	mov	r1, sl
     96e:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "f", tempVar, 0);
     970:	4646      	mov	r6, r8
     972:	9600      	str	r6, [sp, #0]
     974:	a81c      	add	r0, sp, #112	; 0x70
     976:	4669      	mov	r1, sp
     978:	316e      	adds	r1, #110	; 0x6e
     97a:	4a4f      	ldr	r2, [pc, #316]	; (ab8 <gprs_send_data_log+0x2e4>)
     97c:	ab10      	add	r3, sp, #64	; 0x40
     97e:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     980:	8838      	ldrh	r0, [r7, #0]
     982:	1c43      	adds	r3, r0, #1
     984:	803b      	strh	r3, [r7, #0]
     986:	aa1c      	add	r2, sp, #112	; 0x70
     988:	1810      	adds	r0, r2, r0
     98a:	494c      	ldr	r1, [pc, #304]	; (abc <gprs_send_data_log+0x2e8>)
     98c:	2202      	movs	r2, #2
     98e:	4e3a      	ldr	r6, [pc, #232]	; (a78 <gprs_send_data_log+0x2a4>)
     990:	47b0      	blx	r6
		sprintf(tempVar, "%d", entry.upload_interval);
		json_add_variable(send_string, &pos, "f", tempVar, 0);
		
		json_close_object(send_string, &pos);
		
		i++;
     992:	9b03      	ldr	r3, [sp, #12]
     994:	3301      	adds	r3, #1
     996:	b2db      	uxtb	r3, r3
     998:	9303      	str	r3, [sp, #12]
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     99a:	2b28      	cmp	r3, #40	; 0x28
     99c:	d008      	beq.n	9b0 <gprs_send_data_log+0x1dc>
     99e:	4b2c      	ldr	r3, [pc, #176]	; (a50 <gprs_send_data_log+0x27c>)
     9a0:	4a36      	ldr	r2, [pc, #216]	; (a7c <gprs_send_data_log+0x2a8>)
     9a2:	5a9a      	ldrh	r2, [r3, r2]
     9a4:	4936      	ldr	r1, [pc, #216]	; (a80 <gprs_send_data_log+0x2ac>)
     9a6:	5a5b      	ldrh	r3, [r3, r1]
     9a8:	b292      	uxth	r2, r2
     9aa:	429a      	cmp	r2, r3
     9ac:	d000      	beq.n	9b0 <gprs_send_data_log+0x1dc>
     9ae:	e754      	b.n	85a <gprs_send_data_log+0x86>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     9b0:	226e      	movs	r2, #110	; 0x6e
     9b2:	446a      	add	r2, sp
     9b4:	8814      	ldrh	r4, [r2, #0]
     9b6:	ab1c      	add	r3, sp, #112	; 0x70
     9b8:	1918      	adds	r0, r3, r4
     9ba:	4941      	ldr	r1, [pc, #260]	; (ac0 <gprs_send_data_log+0x2ec>)
     9bc:	2202      	movs	r2, #2
     9be:	4d2e      	ldr	r5, [pc, #184]	; (a78 <gprs_send_data_log+0x2a4>)
     9c0:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     9c2:	1ca3      	adds	r3, r4, #2
     9c4:	266e      	movs	r6, #110	; 0x6e
     9c6:	446e      	add	r6, sp
     9c8:	8033      	strh	r3, [r6, #0]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     9ca:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     9cc:	b280      	uxth	r0, r0
     9ce:	aa1c      	add	r2, sp, #112	; 0x70
     9d0:	1810      	adds	r0, r2, r0
     9d2:	493a      	ldr	r1, [pc, #232]	; (abc <gprs_send_data_log+0x2e8>)
     9d4:	2202      	movs	r2, #2
     9d6:	47a8      	blx	r5
	
	// ONLY FOR DEBUG:
	char *completeString;
	volatile uint16_t len;
	completeString = &send_string;
	len = strlen(completeString);
     9d8:	a81c      	add	r0, sp, #112	; 0x70
     9da:	4c3a      	ldr	r4, [pc, #232]	; (ac4 <gprs_send_data_log+0x2f0>)
     9dc:	47a0      	blx	r4
     9de:	b280      	uxth	r0, r0
     9e0:	466b      	mov	r3, sp
     9e2:	87d8      	strh	r0, [r3, #62]	; 0x3e
	
	// TODO: Send post request to server:		
	command cmd;
	char cmd_name[25];
		
	sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
     9e4:	a81c      	add	r0, sp, #112	; 0x70
     9e6:	47a0      	blx	r4
     9e8:	1c02      	adds	r2, r0, #0
     9ea:	a804      	add	r0, sp, #16
     9ec:	4936      	ldr	r1, [pc, #216]	; (ac8 <gprs_send_data_log+0x2f4>)
     9ee:	4b1d      	ldr	r3, [pc, #116]	; (a64 <gprs_send_data_log+0x290>)
     9f0:	4798      	blx	r3
	cmd.cmd = cmd_name;
     9f2:	ab0b      	add	r3, sp, #44	; 0x2c
	cmd.expected_response = "DOWNLOAD";
	cmd.callback_enabled = 0;
     9f4:	2200      	movs	r2, #0
     9f6:	721a      	strb	r2, [r3, #8]
		
	sim808_send_command(cmd);
     9f8:	a804      	add	r0, sp, #16
     9fa:	4934      	ldr	r1, [pc, #208]	; (acc <gprs_send_data_log+0x2f8>)
     9fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
     9fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     a00:	4c33      	ldr	r4, [pc, #204]	; (ad0 <gprs_send_data_log+0x2fc>)
     a02:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
     a04:	20fa      	movs	r0, #250	; 0xfa
     a06:	0040      	lsls	r0, r0, #1
     a08:	4b32      	ldr	r3, [pc, #200]	; (ad4 <gprs_send_data_log+0x300>)
     a0a:	4798      	blx	r3
     a0c:	2800      	cmp	r0, #0
     a0e:	d013      	beq.n	a38 <gprs_send_data_log+0x264>
		printf(send_string);
     a10:	a81c      	add	r0, sp, #112	; 0x70
     a12:	4b31      	ldr	r3, [pc, #196]	; (ad8 <gprs_send_data_log+0x304>)
     a14:	4798      	blx	r3
		last_command.expected_response = "OK";
     a16:	4b31      	ldr	r3, [pc, #196]	; (adc <gprs_send_data_log+0x308>)
     a18:	4a31      	ldr	r2, [pc, #196]	; (ae0 <gprs_send_data_log+0x30c>)
     a1a:	605a      	str	r2, [r3, #4]
		last_command.callback_enabled = 1;
     a1c:	2201      	movs	r2, #1
     a1e:	721a      	strb	r2, [r3, #8]
		last_command.response_cb = SIM808_response_gprs_send_post_request;
     a20:	4a30      	ldr	r2, [pc, #192]	; (ae4 <gprs_send_data_log+0x310>)
     a22:	60da      	str	r2, [r3, #12]
     a24:	e008      	b.n	a38 <gprs_send_data_log+0x264>
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     a26:	a814      	add	r0, sp, #80	; 0x50
     a28:	4909      	ldr	r1, [pc, #36]	; (a50 <gprs_send_data_log+0x27c>)
     a2a:	4b16      	ldr	r3, [pc, #88]	; (a84 <gprs_send_data_log+0x2b0>)
     a2c:	4798      	blx	r3
	
	char send_string[HTTP_PACKAGE_STRING_LENGTH];
	uint16_t pos = 0;
	log_entry entry;
	char tempVar[15];
	uint8_t i = 0;
     a2e:	2600      	movs	r6, #0
     a30:	9603      	str	r6, [sp, #12]
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     a32:	4a0b      	ldr	r2, [pc, #44]	; (a60 <gprs_send_data_log+0x28c>)
     a34:	4692      	mov	sl, r2
     a36:	e722      	b.n	87e <gprs_send_data_log+0xaa>
		last_command.expected_response = "OK";
		last_command.callback_enabled = 1;
		last_command.response_cb = SIM808_response_gprs_send_post_request;
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}
     a38:	4b2b      	ldr	r3, [pc, #172]	; (ae8 <gprs_send_data_log+0x314>)
     a3a:	449d      	add	sp, r3
     a3c:	bc3c      	pop	{r2, r3, r4, r5}
     a3e:	4690      	mov	r8, r2
     a40:	4699      	mov	r9, r3
     a42:	46a2      	mov	sl, r4
     a44:	46ab      	mov	fp, r5
     a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a48:	fffff294 	.word	0xfffff294
     a4c:	20000a71 	.word	0x20000a71
     a50:	20000bf8 	.word	0x20000bf8
     a54:	000020e8 	.word	0x000020e8
     a58:	00000cf8 	.word	0x00000cf8
     a5c:	000044af 	.word	0x000044af
     a60:	0000af28 	.word	0x0000af28
     a64:	00004615 	.word	0x00004615
     a68:	0000af2c 	.word	0x0000af2c
     a6c:	0000069d 	.word	0x0000069d
     a70:	0000af34 	.word	0x0000af34
     a74:	0000af3c 	.word	0x0000af3c
     a78:	0000449d 	.word	0x0000449d
     a7c:	000020e2 	.word	0x000020e2
     a80:	000020e4 	.word	0x000020e4
     a84:	00000795 	.word	0x00000795
     a88:	0000af1c 	.word	0x0000af1c
     a8c:	0000af40 	.word	0x0000af40
     a90:	0000af44 	.word	0x0000af44
     a94:	0000af48 	.word	0x0000af48
     a98:	0000ad21 	.word	0x0000ad21
     a9c:	0000af50 	.word	0x0000af50
     aa0:	0000af54 	.word	0x0000af54
     aa4:	0000af58 	.word	0x0000af58
     aa8:	0000af60 	.word	0x0000af60
     aac:	0000af64 	.word	0x0000af64
     ab0:	0000af68 	.word	0x0000af68
     ab4:	0000af6c 	.word	0x0000af6c
     ab8:	0000af70 	.word	0x0000af70
     abc:	0000af74 	.word	0x0000af74
     ac0:	0000af78 	.word	0x0000af78
     ac4:	00004695 	.word	0x00004695
     ac8:	0000af7c 	.word	0x0000af7c
     acc:	0000af94 	.word	0x0000af94
     ad0:	00001421 	.word	0x00001421
     ad4:	00001505 	.word	0x00001505
     ad8:	000044c1 	.word	0x000044c1
     adc:	20000b34 	.word	0x20000b34
     ae0:	0000afa0 	.word	0x0000afa0
     ae4:	00000d4d 	.word	0x00000d4d
     ae8:	00000d6c 	.word	0x00000d6c

00000aec <SIM808_handle_data_transfer>:
 */ 
#include "gprs_transfer_packages.h"
#include "platform.h"

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
     aec:	b508      	push	{r3, lr}
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
     aee:	4b06      	ldr	r3, [pc, #24]	; (b08 <SIM808_handle_data_transfer+0x1c>)
     af0:	781b      	ldrb	r3, [r3, #0]
     af2:	2b00      	cmp	r3, #0
     af4:	d106      	bne.n	b04 <SIM808_handle_data_transfer+0x18>
     af6:	4b05      	ldr	r3, [pc, #20]	; (b0c <SIM808_handle_data_transfer+0x20>)
     af8:	4a05      	ldr	r2, [pc, #20]	; (b10 <SIM808_handle_data_transfer+0x24>)
     afa:	5cd3      	ldrb	r3, [r2, r3]
     afc:	2b00      	cmp	r3, #0
     afe:	d001      	beq.n	b04 <SIM808_handle_data_transfer+0x18>
		gprs_send_data_log();	
     b00:	4b04      	ldr	r3, [pc, #16]	; (b14 <SIM808_handle_data_transfer+0x28>)
     b02:	4798      	blx	r3
	// TODO: Should be taken care of by an alarm:
// 	if(gps_counter >= 40) {
// 		gps_counter = 0;
// 		gprs_send_data_log();
// 	}
}
     b04:	bd08      	pop	{r3, pc}
     b06:	46c0      	nop			; (mov r8, r8)
     b08:	20000a71 	.word	0x20000a71
     b0c:	000020e8 	.word	0x000020e8
     b10:	20000bf8 	.word	0x20000bf8
     b14:	000007d5 	.word	0x000007d5

00000b18 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     b18:	b570      	push	{r4, r5, r6, lr}
     b1a:	b08c      	sub	sp, #48	; 0x30
	log_entry entry;
	entry.time = gps_data.utc_time;
     b1c:	ab05      	add	r3, sp, #20
     b1e:	4a0f      	ldr	r2, [pc, #60]	; (b5c <gps_utils_raw_data_to_send_buffer+0x44>)
     b20:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     b22:	6911      	ldr	r1, [r2, #16]
     b24:	9106      	str	r1, [sp, #24]
	entry.lng = gps_data.lng;
     b26:	6954      	ldr	r4, [r2, #20]
     b28:	9407      	str	r4, [sp, #28]
	entry.speed = gps_data.ground_speed;
     b2a:	69d2      	ldr	r2, [r2, #28]
     b2c:	9208      	str	r2, [sp, #32]
	entry.inclination = 14;
     b2e:	220e      	movs	r2, #14
     b30:	745a      	strb	r2, [r3, #17]
	entry.g_force = 2.21;
     b32:	4a0b      	ldr	r2, [pc, #44]	; (b60 <gps_utils_raw_data_to_send_buffer+0x48>)
     b34:	920a      	str	r2, [sp, #40]	; 0x28
	
	//TODO: add actual value
	entry.upload_interval = 500;				//Upload interval in seconds
     b36:	22fa      	movs	r2, #250	; 0xfa
     b38:	0052      	lsls	r2, r2, #1
     b3a:	831a      	strh	r2, [r3, #24]
	
	entry.cadence = device.cadence;
     b3c:	4a09      	ldr	r2, [pc, #36]	; (b64 <gps_utils_raw_data_to_send_buffer+0x4c>)
     b3e:	7852      	ldrb	r2, [r2, #1]
     b40:	741a      	strb	r2, [r3, #16]
	
	gprs_buf_push(entry, &gprs_log_buf);
     b42:	4a09      	ldr	r2, [pc, #36]	; (b68 <gps_utils_raw_data_to_send_buffer+0x50>)
     b44:	9203      	str	r2, [sp, #12]
     b46:	aa09      	add	r2, sp, #36	; 0x24
     b48:	4669      	mov	r1, sp
     b4a:	ca70      	ldmia	r2!, {r4, r5, r6}
     b4c:	c170      	stmia	r1!, {r4, r5, r6}
     b4e:	9906      	ldr	r1, [sp, #24]
     b50:	9a07      	ldr	r2, [sp, #28]
     b52:	9b08      	ldr	r3, [sp, #32]
     b54:	4c05      	ldr	r4, [pc, #20]	; (b6c <gps_utils_raw_data_to_send_buffer+0x54>)
     b56:	47a0      	blx	r4
}
     b58:	b00c      	add	sp, #48	; 0x30
     b5a:	bd70      	pop	{r4, r5, r6, pc}
     b5c:	20000a90 	.word	0x20000a90
     b60:	400d70a4 	.word	0x400d70a4
     b64:	20000ac4 	.word	0x20000ac4
     b68:	20000bf8 	.word	0x20000bf8
     b6c:	00000745 	.word	0x00000745

00000b70 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     b70:	b5f0      	push	{r4, r5, r6, r7, lr}
     b72:	b083      	sub	sp, #12
     b74:	af00      	add	r7, sp, #0
     b76:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     b78:	212e      	movs	r1, #46	; 0x2e
     b7a:	4b17      	ldr	r3, [pc, #92]	; (bd8 <gps_utils_coord_to_dec+0x68>)
     b7c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     b7e:	1b06      	subs	r6, r0, r4
     b80:	1df3      	adds	r3, r6, #7
     b82:	08db      	lsrs	r3, r3, #3
     b84:	00db      	lsls	r3, r3, #3
     b86:	466a      	mov	r2, sp
     b88:	1ad2      	subs	r2, r2, r3
     b8a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     b8c:	1e81      	subs	r1, r0, #2
     b8e:	1c38      	adds	r0, r7, #0
     b90:	2207      	movs	r2, #7
     b92:	4d12      	ldr	r5, [pc, #72]	; (bdc <gps_utils_coord_to_dec+0x6c>)
     b94:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     b96:	1eb2      	subs	r2, r6, #2
     b98:	4668      	mov	r0, sp
     b9a:	1c21      	adds	r1, r4, #0
     b9c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     b9e:	4668      	mov	r0, sp
     ba0:	4e0f      	ldr	r6, [pc, #60]	; (be0 <gps_utils_coord_to_dec+0x70>)
     ba2:	47b0      	blx	r6
     ba4:	1c04      	adds	r4, r0, #0
     ba6:	1c0d      	adds	r5, r1, #0
     ba8:	1c38      	adds	r0, r7, #0
     baa:	47b0      	blx	r6
     bac:	4b09      	ldr	r3, [pc, #36]	; (bd4 <gps_utils_coord_to_dec+0x64>)
     bae:	4a08      	ldr	r2, [pc, #32]	; (bd0 <gps_utils_coord_to_dec+0x60>)
     bb0:	4e0c      	ldr	r6, [pc, #48]	; (be4 <gps_utils_coord_to_dec+0x74>)
     bb2:	47b0      	blx	r6
     bb4:	1c02      	adds	r2, r0, #0
     bb6:	1c0b      	adds	r3, r1, #0
     bb8:	1c20      	adds	r0, r4, #0
     bba:	1c29      	adds	r1, r5, #0
     bbc:	4c0a      	ldr	r4, [pc, #40]	; (be8 <gps_utils_coord_to_dec+0x78>)
     bbe:	47a0      	blx	r4
     bc0:	4b0a      	ldr	r3, [pc, #40]	; (bec <gps_utils_coord_to_dec+0x7c>)
     bc2:	4798      	blx	r3
	
	return o;
     bc4:	46bd      	mov	sp, r7
     bc6:	b003      	add	sp, #12
     bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bca:	46c0      	nop			; (mov r8, r8)
     bcc:	46c0      	nop			; (mov r8, r8)
     bce:	46c0      	nop			; (mov r8, r8)
     bd0:	00000000 	.word	0x00000000
     bd4:	404e0000 	.word	0x404e0000
     bd8:	00004659 	.word	0x00004659
     bdc:	000046a3 	.word	0x000046a3
     be0:	00004439 	.word	0x00004439
     be4:	00009779 	.word	0x00009779
     be8:	00009135 	.word	0x00009135
     bec:	0000adc5 	.word	0x0000adc5

00000bf0 <sim808_fail_to_connect_platform>:
#ifdef LONGBOARD

#include "longboard.h"
#include <asf.h>

void sim808_fail_to_connect_platform() {
     bf0:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     bf2:	2200      	movs	r2, #0
     bf4:	466b      	mov	r3, sp
     bf6:	71da      	strb	r2, [r3, #7]
}
     bf8:	b002      	add	sp, #8
     bfa:	4770      	bx	lr

00000bfc <run_every_second_platform>:
void run_every_second_platform(void)
{
	
}
     bfc:	4770      	bx	lr
     bfe:	46c0      	nop			; (mov r8, r8)

00000c00 <init_platform>:

//Init all longboard specifics
void init_platform(void)
{
     c00:	b510      	push	{r4, lr}
		button_init(&spi_btn,PIN_PA19);
     c02:	4c06      	ldr	r4, [pc, #24]	; (c1c <init_platform+0x1c>)
     c04:	1c20      	adds	r0, r4, #0
     c06:	2113      	movs	r1, #19
     c08:	4b05      	ldr	r3, [pc, #20]	; (c20 <init_platform+0x20>)
     c0a:	4798      	blx	r3
	//	port_pin_set_config(LED_RTC, &pinconf);		//led_usart
	//	port_pin_set_config(LED_ADC, &pinconf);		//led_adc
		
		
		//Config spi_sseg
		configure_spi_master(&spi_btn);
     c0c:	1c20      	adds	r0, r4, #0
     c0e:	4b05      	ldr	r3, [pc, #20]	; (c24 <init_platform+0x24>)
     c10:	4798      	blx	r3
		
		//Set high brightness for now
		sseg_set_display_brightness(255);
     c12:	20ff      	movs	r0, #255	; 0xff
     c14:	4b04      	ldr	r3, [pc, #16]	; (c28 <init_platform+0x28>)
     c16:	4798      	blx	r3
		
}
     c18:	bd10      	pop	{r4, pc}
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	20000968 	.word	0x20000968
     c20:	000005f5 	.word	0x000005f5
     c24:	00001f2d 	.word	0x00001f2d
     c28:	00001e21 	.word	0x00001e21

00000c2c <background_service_platform>:

//Update screen and buttons
void background_service_platform(void)
{
     c2c:	b510      	push	{r4, lr}
     c2e:	b082      	sub	sp, #8
		//Read buttons
		button_handler(&spi_btn);
     c30:	4c09      	ldr	r4, [pc, #36]	; (c58 <background_service_platform+0x2c>)
     c32:	1c20      	adds	r0, r4, #0
     c34:	4b09      	ldr	r3, [pc, #36]	; (c5c <background_service_platform+0x30>)
     c36:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c38:	a901      	add	r1, sp, #4
     c3a:	2300      	movs	r3, #0
     c3c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     c3e:	2201      	movs	r2, #1
     c40:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     c42:	70cb      	strb	r3, [r1, #3]
		
		//Reactivate for spi
		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
		
		config.mux_position = MUX_PA19C_SERCOM1_PAD3;
     c44:	2302      	movs	r3, #2
     c46:	700b      	strb	r3, [r1, #0]
		
		system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);
     c48:	78a0      	ldrb	r0, [r4, #2]
     c4a:	b2c0      	uxtb	r0, r0
     c4c:	4b04      	ldr	r3, [pc, #16]	; (c60 <background_service_platform+0x34>)
     c4e:	4798      	blx	r3
		
		sseg_update_display();
     c50:	4b04      	ldr	r3, [pc, #16]	; (c64 <background_service_platform+0x38>)
     c52:	4798      	blx	r3
}
     c54:	b002      	add	sp, #8
     c56:	bd10      	pop	{r4, pc}
     c58:	20000968 	.word	0x20000968
     c5c:	00000641 	.word	0x00000641
     c60:	00003cfd 	.word	0x00003cfd
     c64:	00001e2d 	.word	0x00001e2d

00000c68 <main_platform>:

//Main loop for longboard specifics
void main_platform(void)
{
     c68:	b500      	push	{lr}
     c6a:	b083      	sub	sp, #12
	//what value we are displaying
	static uint8_t disp_val = 0;
	//Soft blink led
	static uint8_t led_ramp = 4, led_inc = 0;

	if (led_inc)
     c6c:	4b2f      	ldr	r3, [pc, #188]	; (d2c <main_platform+0xc4>)
     c6e:	781b      	ldrb	r3, [r3, #0]
     c70:	2b00      	cmp	r3, #0
     c72:	d004      	beq.n	c7e <main_platform+0x16>
	{
		led_ramp = led_ramp << 1;
     c74:	4a2e      	ldr	r2, [pc, #184]	; (d30 <main_platform+0xc8>)
     c76:	7811      	ldrb	r1, [r2, #0]
     c78:	0049      	lsls	r1, r1, #1
     c7a:	7011      	strb	r1, [r2, #0]
     c7c:	e003      	b.n	c86 <main_platform+0x1e>
		}else{
		led_ramp = led_ramp >> 1;
     c7e:	4a2c      	ldr	r2, [pc, #176]	; (d30 <main_platform+0xc8>)
     c80:	7811      	ldrb	r1, [r2, #0]
     c82:	0849      	lsrs	r1, r1, #1
     c84:	7011      	strb	r1, [r2, #0]
	}

	if ((led_ramp <= 1) || (led_ramp >= 128))
     c86:	4a2a      	ldr	r2, [pc, #168]	; (d30 <main_platform+0xc8>)
     c88:	7812      	ldrb	r2, [r2, #0]
     c8a:	3a02      	subs	r2, #2
     c8c:	2a7d      	cmp	r2, #125	; 0x7d
     c8e:	d902      	bls.n	c96 <main_platform+0x2e>
	{
		led_inc ^= 0xFF;
     c90:	43db      	mvns	r3, r3
     c92:	4a26      	ldr	r2, [pc, #152]	; (d2c <main_platform+0xc4>)
     c94:	7013      	strb	r3, [r2, #0]
	}

	if (button_read_button(&spi_btn))
     c96:	4827      	ldr	r0, [pc, #156]	; (d34 <main_platform+0xcc>)
     c98:	4b27      	ldr	r3, [pc, #156]	; (d38 <main_platform+0xd0>)
     c9a:	4798      	blx	r3
     c9c:	2800      	cmp	r0, #0
     c9e:	d005      	beq.n	cac <main_platform+0x44>
	{
		disp_val++;
		disp_val %= 4;
     ca0:	4b26      	ldr	r3, [pc, #152]	; (d3c <main_platform+0xd4>)
		led_inc ^= 0xFF;
	}

	if (button_read_button(&spi_btn))
	{
		disp_val++;
     ca2:	781a      	ldrb	r2, [r3, #0]
     ca4:	3201      	adds	r2, #1
		disp_val %= 4;
     ca6:	2103      	movs	r1, #3
     ca8:	400a      	ands	r2, r1
     caa:	701a      	strb	r2, [r3, #0]
	}
	RGB_LED_t blink;
	switch(disp_val)
     cac:	4b23      	ldr	r3, [pc, #140]	; (d3c <main_platform+0xd4>)
     cae:	781b      	ldrb	r3, [r3, #0]
     cb0:	2b01      	cmp	r3, #1
     cb2:	d012      	beq.n	cda <main_platform+0x72>
     cb4:	2b00      	cmp	r3, #0
     cb6:	d004      	beq.n	cc2 <main_platform+0x5a>
     cb8:	2b02      	cmp	r3, #2
     cba:	d01a      	beq.n	cf2 <main_platform+0x8a>
     cbc:	2b03      	cmp	r3, #3
     cbe:	d024      	beq.n	d0a <main_platform+0xa2>
     cc0:	e02e      	b.n	d20 <main_platform+0xb8>
	{
		case 0:
		set_seg_disp_num(accelerometer.scaled_gforce.x);
     cc2:	4b1f      	ldr	r3, [pc, #124]	; (d40 <main_platform+0xd8>)
     cc4:	6898      	ldr	r0, [r3, #8]
     cc6:	4b1f      	ldr	r3, [pc, #124]	; (d44 <main_platform+0xdc>)
     cc8:	4798      	blx	r3
		blink.blue_set = 0;
     cca:	ab01      	add	r3, sp, #4
     ccc:	2200      	movs	r2, #0
     cce:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     cd0:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     cd2:	4a17      	ldr	r2, [pc, #92]	; (d30 <main_platform+0xc8>)
     cd4:	7812      	ldrb	r2, [r2, #0]
     cd6:	705a      	strb	r2, [r3, #1]
		break;
     cd8:	e022      	b.n	d20 <main_platform+0xb8>
		case 1:
		set_seg_disp_num(accelerometer.scaled_gforce.y);
     cda:	4b19      	ldr	r3, [pc, #100]	; (d40 <main_platform+0xd8>)
     cdc:	68d8      	ldr	r0, [r3, #12]
     cde:	4b19      	ldr	r3, [pc, #100]	; (d44 <main_platform+0xdc>)
     ce0:	4798      	blx	r3
		blink.blue_set = 0;
     ce2:	ab01      	add	r3, sp, #4
     ce4:	2200      	movs	r2, #0
     ce6:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     ce8:	4a11      	ldr	r2, [pc, #68]	; (d30 <main_platform+0xc8>)
     cea:	7812      	ldrb	r2, [r2, #0]
     cec:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     cee:	705a      	strb	r2, [r3, #1]
		break;
     cf0:	e016      	b.n	d20 <main_platform+0xb8>
		case 2:
		set_seg_disp_num(accelerometer.scaled_gforce.z);
     cf2:	4b13      	ldr	r3, [pc, #76]	; (d40 <main_platform+0xd8>)
     cf4:	6918      	ldr	r0, [r3, #16]
     cf6:	4b13      	ldr	r3, [pc, #76]	; (d44 <main_platform+0xdc>)
     cf8:	4798      	blx	r3
		blink.blue_set = 0;
     cfa:	ab01      	add	r3, sp, #4
     cfc:	2200      	movs	r2, #0
     cfe:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     d00:	490b      	ldr	r1, [pc, #44]	; (d30 <main_platform+0xc8>)
     d02:	7809      	ldrb	r1, [r1, #0]
     d04:	7019      	strb	r1, [r3, #0]
		blink.green_set = 0;
     d06:	705a      	strb	r2, [r3, #1]
		break;
     d08:	e00a      	b.n	d20 <main_platform+0xb8>
		case 3:
		set_seg_disp_num(accelerometer.angle_x);
     d0a:	4b0d      	ldr	r3, [pc, #52]	; (d40 <main_platform+0xd8>)
     d0c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
     d0e:	4b0d      	ldr	r3, [pc, #52]	; (d44 <main_platform+0xdc>)
     d10:	4798      	blx	r3
		blink.blue_set = led_ramp;
     d12:	ab01      	add	r3, sp, #4
     d14:	4a06      	ldr	r2, [pc, #24]	; (d30 <main_platform+0xc8>)
     d16:	7812      	ldrb	r2, [r2, #0]
     d18:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     d1a:	2200      	movs	r2, #0
     d1c:	701a      	strb	r2, [r3, #0]
		blink.green_set = 0;
     d1e:	705a      	strb	r2, [r3, #1]
		break;
	
	}
	set_disp_led(blink);
     d20:	9801      	ldr	r0, [sp, #4]
     d22:	4b09      	ldr	r3, [pc, #36]	; (d48 <main_platform+0xe0>)
     d24:	4798      	blx	r3

	//printf("X: %.3f Y: %.3f Z: %.3f", accelerometer.scaled_gforce.x, accelerometer.scaled_gforce.y, accelerometer.scaled_gforce.z);
	//printf("\n\r");

	//port_pin_set_output_level(LED_SYS, false);
}
     d26:	b003      	add	sp, #12
     d28:	bd00      	pop	{pc}
     d2a:	46c0      	nop			; (mov r8, r8)
     d2c:	200000cd 	.word	0x200000cd
     d30:	20000001 	.word	0x20000001
     d34:	20000968 	.word	0x20000968
     d38:	00000625 	.word	0x00000625
     d3c:	200000ce 	.word	0x200000ce
     d40:	2000052c 	.word	0x2000052c
     d44:	00001b49 	.word	0x00001b49
     d48:	00001b35 	.word	0x00001b35

00000d4c <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
     d4c:	b510      	push	{r4, lr}
     d4e:	b084      	sub	sp, #16
     d50:	466b      	mov	r3, sp
     d52:	71d8      	strb	r0, [r3, #7]
     d54:	3307      	adds	r3, #7
	if(success == 1) {
     d56:	781b      	ldrb	r3, [r3, #0]
     d58:	2b01      	cmp	r3, #1
     d5a:	d111      	bne.n	d80 <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
     d5c:	4b09      	ldr	r3, [pc, #36]	; (d84 <SIM808_response_gprs_send_post_request+0x38>)
     d5e:	6818      	ldr	r0, [r3, #0]
     d60:	6859      	ldr	r1, [r3, #4]
     d62:	689a      	ldr	r2, [r3, #8]
     d64:	68db      	ldr	r3, [r3, #12]
     d66:	4c08      	ldr	r4, [pc, #32]	; (d88 <SIM808_response_gprs_send_post_request+0x3c>)
     d68:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
     d6a:	20fa      	movs	r0, #250	; 0xfa
     d6c:	0040      	lsls	r0, r0, #1
     d6e:	4b07      	ldr	r3, [pc, #28]	; (d8c <SIM808_response_gprs_send_post_request+0x40>)
     d70:	4798      	blx	r3
     d72:	466b      	mov	r3, sp
     d74:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
     d76:	4b06      	ldr	r3, [pc, #24]	; (d90 <SIM808_response_gprs_send_post_request+0x44>)
     d78:	2201      	movs	r2, #1
     d7a:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
     d7c:	4a05      	ldr	r2, [pc, #20]	; (d94 <SIM808_response_gprs_send_post_request+0x48>)
     d7e:	605a      	str	r2, [r3, #4]
	}
}
     d80:	b004      	add	sp, #16
     d82:	bd10      	pop	{r4, pc}
     d84:	20000be8 	.word	0x20000be8
     d88:	00001421 	.word	0x00001421
     d8c:	00001505 	.word	0x00001505
     d90:	20000b34 	.word	0x20000b34
     d94:	0000afd4 	.word	0x0000afd4

00000d98 <SIM808_response_gprs_post>:

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
     d98:	b510      	push	{r4, lr}
     d9a:	b084      	sub	sp, #16
     d9c:	1c0c      	adds	r4, r1, #0
     d9e:	466b      	mov	r3, sp
     da0:	71d8      	strb	r0, [r3, #7]
     da2:	3307      	adds	r3, #7
	if(success) {
     da4:	781b      	ldrb	r3, [r3, #0]
     da6:	2b00      	cmp	r3, #0
     da8:	d036      	beq.n	e18 <SIM808_response_gprs_post+0x80>
		if(strcmp(last_command.expected_response, "OK") == 0) {
     daa:	4b1c      	ldr	r3, [pc, #112]	; (e1c <SIM808_response_gprs_post+0x84>)
     dac:	6858      	ldr	r0, [r3, #4]
     dae:	491c      	ldr	r1, [pc, #112]	; (e20 <SIM808_response_gprs_post+0x88>)
     db0:	4b1c      	ldr	r3, [pc, #112]	; (e24 <SIM808_response_gprs_post+0x8c>)
     db2:	4798      	blx	r3
     db4:	2800      	cmp	r0, #0
     db6:	d103      	bne.n	dc0 <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
     db8:	4a1b      	ldr	r2, [pc, #108]	; (e28 <SIM808_response_gprs_post+0x90>)
     dba:	4b18      	ldr	r3, [pc, #96]	; (e1c <SIM808_response_gprs_post+0x84>)
     dbc:	605a      	str	r2, [r3, #4]
     dbe:	e02b      	b.n	e18 <SIM808_response_gprs_post+0x80>
		}
		else {	 
			gprs_log_buf.ready = 1;		//The buffer is free to use again
     dc0:	4b1a      	ldr	r3, [pc, #104]	; (e2c <SIM808_response_gprs_post+0x94>)
     dc2:	2101      	movs	r1, #1
     dc4:	4a1a      	ldr	r2, [pc, #104]	; (e30 <SIM808_response_gprs_post+0x98>)
     dc6:	5499      	strb	r1, [r3, r2]
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
     dc8:	4a1a      	ldr	r2, [pc, #104]	; (e34 <SIM808_response_gprs_post+0x9c>)
     dca:	5a9a      	ldrh	r2, [r3, r2]
     dcc:	491a      	ldr	r1, [pc, #104]	; (e38 <SIM808_response_gprs_post+0xa0>)
     dce:	5a5b      	ldrh	r3, [r3, r1]
     dd0:	b292      	uxth	r2, r2
     dd2:	429a      	cmp	r2, r3
     dd4:	d102      	bne.n	ddc <SIM808_response_gprs_post+0x44>
				gps_logging_enabled = 1;	
     dd6:	2201      	movs	r2, #1
     dd8:	4b18      	ldr	r3, [pc, #96]	; (e3c <SIM808_response_gprs_post+0xa4>)
     dda:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
     ddc:	1c20      	adds	r0, r4, #0
     dde:	4b18      	ldr	r3, [pc, #96]	; (e40 <SIM808_response_gprs_post+0xa8>)
     de0:	4798      	blx	r3
     de2:	b2c0      	uxtb	r0, r0
     de4:	466b      	mov	r3, sp
     de6:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
     de8:	2300      	movs	r3, #0
     dea:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
     dec:	1c20      	adds	r0, r4, #0
     dee:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bttre att jmfra strngvrdet prestandamssigt?
			uint16_t errorCode = atoi(errorCodeString);	
     df0:	4b14      	ldr	r3, [pc, #80]	; (e44 <SIM808_response_gprs_post+0xac>)
     df2:	4798      	blx	r3
			
			//TODO: SKA VARA 200
			if(errorCode == 400) {
     df4:	b280      	uxth	r0, r0
     df6:	23c8      	movs	r3, #200	; 0xc8
     df8:	005b      	lsls	r3, r3, #1
     dfa:	4298      	cmp	r0, r3
     dfc:	d106      	bne.n	e0c <SIM808_response_gprs_post+0x74>
				//Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
     dfe:	4b0b      	ldr	r3, [pc, #44]	; (e2c <SIM808_response_gprs_post+0x94>)
     e00:	4a0c      	ldr	r2, [pc, #48]	; (e34 <SIM808_response_gprs_post+0x9c>)
     e02:	5a99      	ldrh	r1, [r3, r2]
     e04:	b289      	uxth	r1, r1
     e06:	4a10      	ldr	r2, [pc, #64]	; (e48 <SIM808_response_gprs_post+0xb0>)
     e08:	5299      	strh	r1, [r3, r2]
     e0a:	e005      	b.n	e18 <SIM808_response_gprs_post+0x80>
				
			}
			else {
				//Fail
				gprs_log_buf.temp_tail = gprs_log_buf.tail;
     e0c:	4b07      	ldr	r3, [pc, #28]	; (e2c <SIM808_response_gprs_post+0x94>)
     e0e:	4a0e      	ldr	r2, [pc, #56]	; (e48 <SIM808_response_gprs_post+0xb0>)
     e10:	5a99      	ldrh	r1, [r3, r2]
     e12:	b289      	uxth	r1, r1
     e14:	4a07      	ldr	r2, [pc, #28]	; (e34 <SIM808_response_gprs_post+0x9c>)
     e16:	5299      	strh	r1, [r3, r2]
		}
	}
	else {
		// TODO: Wrong command received, handle error.
	}
}
     e18:	b004      	add	sp, #16
     e1a:	bd10      	pop	{r4, pc}
     e1c:	20000b34 	.word	0x20000b34
     e20:	0000afa0 	.word	0x0000afa0
     e24:	00004671 	.word	0x00004671
     e28:	0000afd4 	.word	0x0000afd4
     e2c:	20000bf8 	.word	0x20000bf8
     e30:	000020e8 	.word	0x000020e8
     e34:	000020e4 	.word	0x000020e4
     e38:	000020e2 	.word	0x000020e2
     e3c:	20000a71 	.word	0x20000a71
     e40:	00004695 	.word	0x00004695
     e44:	00004443 	.word	0x00004443
     e48:	000020e6 	.word	0x000020e6

00000e4c <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     e4c:	b082      	sub	sp, #8
     e4e:	466b      	mov	r3, sp
     e50:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     e52:	4a02      	ldr	r2, [pc, #8]	; (e5c <SIM808_response_gprs_get+0x10>)
     e54:	4b02      	ldr	r3, [pc, #8]	; (e60 <SIM808_response_gprs_get+0x14>)
     e56:	605a      	str	r2, [r3, #4]
}
     e58:	b002      	add	sp, #8
     e5a:	4770      	bx	lr
     e5c:	0000afd4 	.word	0x0000afd4
     e60:	20000b34 	.word	0x20000b34
     e64:	00000000 	.word	0x00000000

00000e68 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     e68:	b5f0      	push	{r4, r5, r6, r7, lr}
     e6a:	b087      	sub	sp, #28
     e6c:	1c0e      	adds	r6, r1, #0
     e6e:	466b      	mov	r3, sp
     e70:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     e72:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     e74:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     e76:	b2c9      	uxtb	r1, r1
     e78:	466a      	mov	r2, sp
     e7a:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     e7c:	781b      	ldrb	r3, [r3, #0]
     e7e:	b2db      	uxtb	r3, r3
     e80:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     e82:	1c30      	adds	r0, r6, #0
     e84:	212c      	movs	r1, #44	; 0x2c
     e86:	4b40      	ldr	r3, [pc, #256]	; (f88 <SIM808_response_gps_data+0x120>)
     e88:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     e8a:	2800      	cmp	r0, #0
     e8c:	d072      	beq.n	f74 <SIM808_response_gps_data+0x10c>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     e8e:	2700      	movs	r7, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     e90:	4c3e      	ldr	r4, [pc, #248]	; (f8c <SIM808_response_gps_data+0x124>)
     e92:	e06a      	b.n	f6a <SIM808_response_gps_data+0x102>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     e94:	7819      	ldrb	r1, [r3, #0]
     e96:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     e98:	3301      	adds	r3, #1
     e9a:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     e9c:	4283      	cmp	r3, r0
     e9e:	d1f9      	bne.n	e94 <SIM808_response_gps_data+0x2c>
     ea0:	1b81      	subs	r1, r0, r6
     ea2:	1c06      	adds	r6, r0, #0
     ea4:	e000      	b.n	ea8 <SIM808_response_gps_data+0x40>
     ea6:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     ea8:	2200      	movs	r2, #0
     eaa:	ab02      	add	r3, sp, #8
     eac:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     eae:	2f0b      	cmp	r7, #11
     eb0:	d852      	bhi.n	f58 <SIM808_response_gps_data+0xf0>
     eb2:	00bb      	lsls	r3, r7, #2
     eb4:	58e3      	ldr	r3, [r4, r3]
     eb6:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     eb8:	a802      	add	r0, sp, #8
     eba:	4b35      	ldr	r3, [pc, #212]	; (f90 <SIM808_response_gps_data+0x128>)
     ebc:	4798      	blx	r3
     ebe:	4b35      	ldr	r3, [pc, #212]	; (f94 <SIM808_response_gps_data+0x12c>)
     ec0:	6098      	str	r0, [r3, #8]
			break;
     ec2:	e049      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 2:
			gps_data.status = field[0];
     ec4:	ab02      	add	r3, sp, #8
     ec6:	781a      	ldrb	r2, [r3, #0]
     ec8:	4b32      	ldr	r3, [pc, #200]	; (f94 <SIM808_response_gps_data+0x12c>)
     eca:	731a      	strb	r2, [r3, #12]
			break;
     ecc:	e044      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 3:
			if(gps_data.status != 'V') {
     ece:	4b31      	ldr	r3, [pc, #196]	; (f94 <SIM808_response_gps_data+0x12c>)
     ed0:	7b1b      	ldrb	r3, [r3, #12]
     ed2:	2b56      	cmp	r3, #86	; 0x56
     ed4:	d005      	beq.n	ee2 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     ed6:	a802      	add	r0, sp, #8
     ed8:	4b2f      	ldr	r3, [pc, #188]	; (f98 <SIM808_response_gps_data+0x130>)
     eda:	4798      	blx	r3
     edc:	4b2d      	ldr	r3, [pc, #180]	; (f94 <SIM808_response_gps_data+0x12c>)
     ede:	6118      	str	r0, [r3, #16]
     ee0:	e03a      	b.n	f58 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lat = 0;
     ee2:	2200      	movs	r2, #0
     ee4:	4b2b      	ldr	r3, [pc, #172]	; (f94 <SIM808_response_gps_data+0x12c>)
     ee6:	611a      	str	r2, [r3, #16]
     ee8:	e036      	b.n	f58 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     eea:	ab02      	add	r3, sp, #8
     eec:	781a      	ldrb	r2, [r3, #0]
     eee:	4b29      	ldr	r3, [pc, #164]	; (f94 <SIM808_response_gps_data+0x12c>)
     ef0:	761a      	strb	r2, [r3, #24]
			break;
     ef2:	e031      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 5:
			if(gps_data.status != 'V') {
     ef4:	4b27      	ldr	r3, [pc, #156]	; (f94 <SIM808_response_gps_data+0x12c>)
     ef6:	7b1b      	ldrb	r3, [r3, #12]
     ef8:	2b56      	cmp	r3, #86	; 0x56
     efa:	d005      	beq.n	f08 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     efc:	a802      	add	r0, sp, #8
     efe:	4b26      	ldr	r3, [pc, #152]	; (f98 <SIM808_response_gps_data+0x130>)
     f00:	4798      	blx	r3
     f02:	4b24      	ldr	r3, [pc, #144]	; (f94 <SIM808_response_gps_data+0x12c>)
     f04:	6158      	str	r0, [r3, #20]
     f06:	e027      	b.n	f58 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lng = 0;
     f08:	2200      	movs	r2, #0
     f0a:	4b22      	ldr	r3, [pc, #136]	; (f94 <SIM808_response_gps_data+0x12c>)
     f0c:	615a      	str	r2, [r3, #20]
     f0e:	e023      	b.n	f58 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     f10:	ab02      	add	r3, sp, #8
     f12:	781a      	ldrb	r2, [r3, #0]
     f14:	4b1f      	ldr	r3, [pc, #124]	; (f94 <SIM808_response_gps_data+0x12c>)
     f16:	765a      	strb	r2, [r3, #25]
			break;
     f18:	e01e      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 7:
			gps_data.ground_speed = atof(field)*1.852;
     f1a:	a802      	add	r0, sp, #8
     f1c:	4b1f      	ldr	r3, [pc, #124]	; (f9c <SIM808_response_gps_data+0x134>)
     f1e:	4798      	blx	r3
     f20:	4b18      	ldr	r3, [pc, #96]	; (f84 <SIM808_response_gps_data+0x11c>)
     f22:	4a17      	ldr	r2, [pc, #92]	; (f80 <SIM808_response_gps_data+0x118>)
     f24:	4d1e      	ldr	r5, [pc, #120]	; (fa0 <SIM808_response_gps_data+0x138>)
     f26:	47a8      	blx	r5
     f28:	4b1e      	ldr	r3, [pc, #120]	; (fa4 <SIM808_response_gps_data+0x13c>)
     f2a:	4798      	blx	r3
     f2c:	4b19      	ldr	r3, [pc, #100]	; (f94 <SIM808_response_gps_data+0x12c>)
     f2e:	61d8      	str	r0, [r3, #28]
			break;
     f30:	e012      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 8:
			gps_data.ground_course = atof(field);
     f32:	a802      	add	r0, sp, #8
     f34:	4b19      	ldr	r3, [pc, #100]	; (f9c <SIM808_response_gps_data+0x134>)
     f36:	4798      	blx	r3
     f38:	4b1a      	ldr	r3, [pc, #104]	; (fa4 <SIM808_response_gps_data+0x13c>)
     f3a:	4798      	blx	r3
     f3c:	4b15      	ldr	r3, [pc, #84]	; (f94 <SIM808_response_gps_data+0x12c>)
     f3e:	6218      	str	r0, [r3, #32]
			break;
     f40:	e00a      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 9:
			gps_data.date = atoi(field);
     f42:	a802      	add	r0, sp, #8
     f44:	4b12      	ldr	r3, [pc, #72]	; (f90 <SIM808_response_gps_data+0x128>)
     f46:	4798      	blx	r3
     f48:	4b12      	ldr	r3, [pc, #72]	; (f94 <SIM808_response_gps_data+0x12c>)
     f4a:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     f4c:	e004      	b.n	f58 <SIM808_response_gps_data+0xf0>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     f4e:	ab02      	add	r3, sp, #8
     f50:	781a      	ldrb	r2, [r3, #0]
     f52:	2328      	movs	r3, #40	; 0x28
     f54:	490f      	ldr	r1, [pc, #60]	; (f94 <SIM808_response_gps_data+0x12c>)
     f56:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     f58:	3601      	adds	r6, #1
		j++;
     f5a:	3701      	adds	r7, #1
     f5c:	b2ff      	uxtb	r7, r7
		comma = strchr (position, ',');
     f5e:	1c30      	adds	r0, r6, #0
     f60:	212c      	movs	r1, #44	; 0x2c
     f62:	4b09      	ldr	r3, [pc, #36]	; (f88 <SIM808_response_gps_data+0x120>)
     f64:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     f66:	2800      	cmp	r0, #0
     f68:	d004      	beq.n	f74 <SIM808_response_gps_data+0x10c>
		int i = 0;

		while (position < comma) {
     f6a:	4286      	cmp	r6, r0
     f6c:	d29b      	bcs.n	ea6 <SIM808_response_gps_data+0x3e>
     f6e:	aa02      	add	r2, sp, #8
     f70:	1c33      	adds	r3, r6, #0
     f72:	e78f      	b.n	e94 <SIM808_response_gps_data+0x2c>
		comma = strchr (position, ',');
	}
	
	//COMMENTED ONLY FOR DEBUG
	//if(gps_data.status == 'A') {
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
     f74:	480c      	ldr	r0, [pc, #48]	; (fa8 <SIM808_response_gps_data+0x140>)
     f76:	4b0d      	ldr	r3, [pc, #52]	; (fac <SIM808_response_gps_data+0x144>)
     f78:	4798      	blx	r3
		//gps_counter++;
	//}
}
     f7a:	b007      	add	sp, #28
     f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f7e:	46c0      	nop			; (mov r8, r8)
     f80:	c083126f 	.word	0xc083126f
     f84:	3ffda1ca 	.word	0x3ffda1ca
     f88:	00004659 	.word	0x00004659
     f8c:	0000afa4 	.word	0x0000afa4
     f90:	00004443 	.word	0x00004443
     f94:	20000a90 	.word	0x20000a90
     f98:	00000b71 	.word	0x00000b71
     f9c:	00004439 	.word	0x00004439
     fa0:	0000a04d 	.word	0x0000a04d
     fa4:	0000adc5 	.word	0x0000adc5
     fa8:	20000bf8 	.word	0x20000bf8
     fac:	00000b19 	.word	0x00000b19

00000fb0 <rtc_lib_soft_alarm_handler>:
	return false;
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
     fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
     fb2:	4647      	mov	r7, r8
     fb4:	b480      	push	{r7}
     fb6:	b082      	sub	sp, #8
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
     fb8:	481f      	ldr	r0, [pc, #124]	; (1038 <rtc_lib_soft_alarm_handler+0x88>)
     fba:	4669      	mov	r1, sp
     fbc:	4b1f      	ldr	r3, [pc, #124]	; (103c <rtc_lib_soft_alarm_handler+0x8c>)
     fbe:	4798      	blx	r3
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
     fc0:	4b1f      	ldr	r3, [pc, #124]	; (1040 <rtc_lib_soft_alarm_handler+0x90>)
     fc2:	7a1b      	ldrb	r3, [r3, #8]
     fc4:	2b00      	cmp	r3, #0
     fc6:	d032      	beq.n	102e <rtc_lib_soft_alarm_handler+0x7e>
     fc8:	4c1e      	ldr	r4, [pc, #120]	; (1044 <rtc_lib_soft_alarm_handler+0x94>)
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
	soft_alarm_t * curr_alarm = soft_alarm_conf;
     fca:	1c25      	adds	r5, r4, #0
     fcc:	3d0c      	subs	r5, #12
		time->hour += active_alarm.alarm_interval_hour;
		time->hour %= 24;
}
static inline bool rtc_lib_compare_time(struct rtc_calendar_time* time1, struct rtc_calendar_time* time2)
{
	if ((time1->second == time2->second) &&
     fce:	466a      	mov	r2, sp
     fd0:	7813      	ldrb	r3, [r2, #0]
     fd2:	7822      	ldrb	r2, [r4, #0]
     fd4:	429a      	cmp	r2, r3
     fd6:	d109      	bne.n	fec <rtc_lib_soft_alarm_handler+0x3c>
     fd8:	466a      	mov	r2, sp
     fda:	7891      	ldrb	r1, [r2, #2]
     fdc:	78a2      	ldrb	r2, [r4, #2]
     fde:	4291      	cmp	r1, r2
     fe0:	d104      	bne.n	fec <rtc_lib_soft_alarm_handler+0x3c>
		(time1->hour == time2->hour) &&
     fe2:	466a      	mov	r2, sp
     fe4:	7851      	ldrb	r1, [r2, #1]
     fe6:	7862      	ldrb	r2, [r4, #1]
     fe8:	4291      	cmp	r1, r2
     fea:	d005      	beq.n	ff8 <rtc_lib_soft_alarm_handler+0x48>
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
		}
		//Move on to the next one
		curr_alarm++;
     fec:	3514      	adds	r5, #20
     fee:	3414      	adds	r4, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
     ff0:	7a2b      	ldrb	r3, [r5, #8]
     ff2:	2b00      	cmp	r3, #0
     ff4:	d1eb      	bne.n	fce <rtc_lib_soft_alarm_handler+0x1e>
     ff6:	e01a      	b.n	102e <rtc_lib_soft_alarm_handler+0x7e>
     ff8:	786a      	ldrb	r2, [r5, #1]
     ffa:	4690      	mov	r8, r2
     ffc:	78af      	ldrb	r7, [r5, #2]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
     ffe:	7828      	ldrb	r0, [r5, #0]
    1000:	181b      	adds	r3, r3, r0
		time->second %= 60;
    1002:	b2d8      	uxtb	r0, r3
    1004:	213c      	movs	r1, #60	; 0x3c
    1006:	4b10      	ldr	r3, [pc, #64]	; (1048 <rtc_lib_soft_alarm_handler+0x98>)
    1008:	4798      	blx	r3
    100a:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    100c:	7860      	ldrb	r0, [r4, #1]
    100e:	4440      	add	r0, r8
		time->minute %= 60;
    1010:	b2c0      	uxtb	r0, r0
    1012:	213c      	movs	r1, #60	; 0x3c
    1014:	4a0c      	ldr	r2, [pc, #48]	; (1048 <rtc_lib_soft_alarm_handler+0x98>)
    1016:	4790      	blx	r2
    1018:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    101a:	78a0      	ldrb	r0, [r4, #2]
    101c:	1838      	adds	r0, r7, r0
		time->hour %= 24;
    101e:	b2c0      	uxtb	r0, r0
    1020:	2118      	movs	r1, #24
    1022:	4b09      	ldr	r3, [pc, #36]	; (1048 <rtc_lib_soft_alarm_handler+0x98>)
    1024:	4798      	blx	r3
    1026:	70a1      	strb	r1, [r4, #2]
	{
		if (rtc_lib_compare_time(&now, &curr_alarm->next_alarm))
		{
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
    1028:	686a      	ldr	r2, [r5, #4]
    102a:	4790      	blx	r2
    102c:	e7de      	b.n	fec <rtc_lib_soft_alarm_handler+0x3c>
		}
		//Move on to the next one
		curr_alarm++;
	}
}
    102e:	b002      	add	sp, #8
    1030:	bc04      	pop	{r2}
    1032:	4690      	mov	r8, r2
    1034:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1036:	46c0      	nop			; (mov r8, r8)
    1038:	20002d24 	.word	0x20002d24
    103c:	00000451 	.word	0x00000451
    1040:	20002d38 	.word	0x20002d38
    1044:	20002d44 	.word	0x20002d44
    1048:	00008701 	.word	0x00008701

0000104c <rtc_match_callback0>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
//Wrappers
static void rtc_match_callback0(void)
{
    104c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    104e:	464f      	mov	r7, r9
    1050:	4646      	mov	r6, r8
    1052:	b4c0      	push	{r6, r7}
 static void rtc_match_callback(enum rtc_calendar_alarm alarm_number)
{
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, alarm_number);
    1054:	4f17      	ldr	r7, [pc, #92]	; (10b4 <rtc_match_callback0+0x68>)
    1056:	4c18      	ldr	r4, [pc, #96]	; (10b8 <rtc_match_callback0+0x6c>)
    1058:	1c38      	adds	r0, r7, #0
    105a:	1c21      	adds	r1, r4, #0
    105c:	2200      	movs	r2, #0
    105e:	4b17      	ldr	r3, [pc, #92]	; (10bc <rtc_match_callback0+0x70>)
    1060:	4798      	blx	r3
	
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    1062:	2307      	movs	r3, #7
    1064:	7223      	strb	r3, [r4, #8]
    1066:	4d16      	ldr	r5, [pc, #88]	; (10c0 <rtc_match_callback0+0x74>)
    1068:	786b      	ldrb	r3, [r5, #1]
    106a:	4699      	mov	r9, r3
    106c:	78ab      	ldrb	r3, [r5, #2]
    106e:	4698      	mov	r8, r3

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    1070:	7820      	ldrb	r0, [r4, #0]
    1072:	782b      	ldrb	r3, [r5, #0]
    1074:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    1076:	b2c0      	uxtb	r0, r0
    1078:	4e12      	ldr	r6, [pc, #72]	; (10c4 <rtc_match_callback0+0x78>)
    107a:	213c      	movs	r1, #60	; 0x3c
    107c:	47b0      	blx	r6
    107e:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    1080:	7860      	ldrb	r0, [r4, #1]
    1082:	4448      	add	r0, r9
		time->minute %= 60;
    1084:	b2c0      	uxtb	r0, r0
    1086:	213c      	movs	r1, #60	; 0x3c
    1088:	47b0      	blx	r6
    108a:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    108c:	78a0      	ldrb	r0, [r4, #2]
    108e:	4440      	add	r0, r8
		time->hour %= 24;
    1090:	b2c0      	uxtb	r0, r0
    1092:	2118      	movs	r1, #24
    1094:	47b0      	blx	r6
    1096:	70a1      	strb	r1, [r4, #2]
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
	
	//Update and normalize alarm time
	rtc_lib_update_alarm_time(&alarm.time, alarm_conf[alarm_number]);
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);
    1098:	1c38      	adds	r0, r7, #0
    109a:	1c21      	adds	r1, r4, #0
    109c:	2200      	movs	r2, #0
    109e:	4b0a      	ldr	r3, [pc, #40]	; (10c8 <rtc_match_callback0+0x7c>)
    10a0:	4798      	blx	r3
	
	//Do we have a valid callback? 
	if (*alarm_conf[alarm_number].external_callback_func)
    10a2:	686b      	ldr	r3, [r5, #4]
    10a4:	2b00      	cmp	r3, #0
    10a6:	d000      	beq.n	10aa <rtc_match_callback0+0x5e>
	{
		//Call it then
		alarm_conf[alarm_number].external_callback_func();
    10a8:	4798      	blx	r3
}
//Wrappers
static void rtc_match_callback0(void)
{
	rtc_match_callback(RTC_CALENDAR_ALARM_0);
}
    10aa:	bc0c      	pop	{r2, r3}
    10ac:	4690      	mov	r8, r2
    10ae:	4699      	mov	r9, r3
    10b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10b2:	46c0      	nop			; (mov r8, r8)
    10b4:	20002d24 	.word	0x20002d24
    10b8:	200000d0 	.word	0x200000d0
    10bc:	00000545 	.word	0x00000545
    10c0:	20002d18 	.word	0x20002d18
    10c4:	00008701 	.word	0x00008701
    10c8:	0000047d 	.word	0x0000047d

000010cc <rtc_lib_configure_calendar>:
soft_alarm_t soft_alarm_conf[NO_SOFT_RTC_ALARMS];

uint8_t no_active_alarms;

 void rtc_lib_configure_calendar(void)
{
    10cc:	b510      	push	{r4, lr}
    10ce:	b088      	sub	sp, #32
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    10d0:	aa03      	add	r2, sp, #12
    10d2:	23a0      	movs	r3, #160	; 0xa0
    10d4:	011b      	lsls	r3, r3, #4
    10d6:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    10d8:	2300      	movs	r3, #0
    10da:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    10dc:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    10de:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    10e0:	21fa      	movs	r1, #250	; 0xfa
    10e2:	00c9      	lsls	r1, r1, #3
    10e4:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    10e6:	a805      	add	r0, sp, #20
    10e8:	7003      	strb	r3, [r0, #0]
    10ea:	4668      	mov	r0, sp
    10ec:	7543      	strb	r3, [r0, #21]
    10ee:	4668      	mov	r0, sp
    10f0:	7583      	strb	r3, [r0, #22]
    10f2:	4668      	mov	r0, sp
    10f4:	75c3      	strb	r3, [r0, #23]
    10f6:	2301      	movs	r3, #1
    10f8:	a806      	add	r0, sp, #24
    10fa:	7003      	strb	r3, [r0, #0]
    10fc:	4668      	mov	r0, sp
    10fe:	7643      	strb	r3, [r0, #25]
    1100:	466b      	mov	r3, sp
    1102:	8359      	strh	r1, [r3, #26]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    1104:	2306      	movs	r3, #6
    1106:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    1108:	4c11      	ldr	r4, [pc, #68]	; (1150 <rtc_lib_configure_calendar+0x84>)
    110a:	1c20      	adds	r0, r4, #0
    110c:	4911      	ldr	r1, [pc, #68]	; (1154 <rtc_lib_configure_calendar+0x88>)
    110e:	4b12      	ldr	r3, [pc, #72]	; (1158 <rtc_lib_configure_calendar+0x8c>)
    1110:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1112:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1114:	2208      	movs	r2, #8
    1116:	4b11      	ldr	r3, [pc, #68]	; (115c <rtc_lib_configure_calendar+0x90>)
    1118:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    111a:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    111c:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    111e:	b25b      	sxtb	r3, r3
    1120:	2b00      	cmp	r3, #0
    1122:	dbfb      	blt.n	111c <rtc_lib_configure_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    1124:	880a      	ldrh	r2, [r1, #0]
    1126:	2302      	movs	r3, #2
    1128:	4313      	orrs	r3, r2
    112a:	800b      	strh	r3, [r1, #0]
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    112c:	a901      	add	r1, sp, #4
    112e:	2300      	movs	r3, #0
    1130:	700b      	strb	r3, [r1, #0]
	time->minute = 0;
    1132:	704b      	strb	r3, [r1, #1]
	time->hour   = 0;
    1134:	708b      	strb	r3, [r1, #2]
	time->pm     = 0;
    1136:	70cb      	strb	r3, [r1, #3]
	time->day 	 = 1;
    1138:	2301      	movs	r3, #1
    113a:	710b      	strb	r3, [r1, #4]
	rtc_calendar_enable(&rtc_instance);
	
	//Set time to something more recent
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    113c:	4b08      	ldr	r3, [pc, #32]	; (1160 <rtc_lib_configure_calendar+0x94>)
    113e:	80cb      	strh	r3, [r1, #6]
	time.month = 10;
    1140:	230a      	movs	r3, #10
    1142:	714b      	strb	r3, [r1, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    1144:	4802      	ldr	r0, [pc, #8]	; (1150 <rtc_lib_configure_calendar+0x84>)
    1146:	4b07      	ldr	r3, [pc, #28]	; (1164 <rtc_lib_configure_calendar+0x98>)
    1148:	4798      	blx	r3

}
    114a:	b008      	add	sp, #32
    114c:	bd10      	pop	{r4, pc}
    114e:	46c0      	nop			; (mov r8, r8)
    1150:	20002d24 	.word	0x20002d24
    1154:	40001400 	.word	0x40001400
    1158:	000004b1 	.word	0x000004b1
    115c:	e000e100 	.word	0xe000e100
    1160:	000007df 	.word	0x000007df
    1164:	00000439 	.word	0x00000439

00001168 <rtc_lib_set_alarm>:
	
	alarm_number++;
}
	
void rtc_lib_set_alarm(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
    1168:	b5f0      	push	{r4, r5, r6, r7, lr}
    116a:	465f      	mov	r7, fp
    116c:	4656      	mov	r6, sl
    116e:	464d      	mov	r5, r9
    1170:	4644      	mov	r4, r8
    1172:	b4f0      	push	{r4, r5, r6, r7}
    1174:	b087      	sub	sp, #28
    1176:	1c04      	adds	r4, r0, #0
    1178:	1c0e      	adds	r6, r1, #0
	//Validate arguments
	if (alarm_number >= NO_RTC_ALARMS || !callback_func )
    117a:	2a00      	cmp	r2, #0
    117c:	d14b      	bne.n	1216 <rtc_lib_set_alarm+0xae>
    117e:	2900      	cmp	r1, #0
    1180:	d049      	beq.n	1216 <rtc_lib_set_alarm+0xae>
	{
		return;	//Fail
	}
	
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	alarm_conf[alarm_number].alarm_interval_hour = interval / (60 * 60);
    1182:	4d28      	ldr	r5, [pc, #160]	; (1224 <rtc_lib_set_alarm+0xbc>)
    1184:	4f28      	ldr	r7, [pc, #160]	; (1228 <rtc_lib_set_alarm+0xc0>)
    1186:	21e1      	movs	r1, #225	; 0xe1
    1188:	0109      	lsls	r1, r1, #4
    118a:	47b8      	blx	r7
    118c:	70a8      	strb	r0, [r5, #2]
	alarm_conf[alarm_number].alarm_interval_min = interval % (60 * 60) / 60;
    118e:	4827      	ldr	r0, [pc, #156]	; (122c <rtc_lib_set_alarm+0xc4>)
    1190:	4680      	mov	r8, r0
    1192:	1c20      	adds	r0, r4, #0
    1194:	21e1      	movs	r1, #225	; 0xe1
    1196:	0109      	lsls	r1, r1, #4
    1198:	47c0      	blx	r8
    119a:	b288      	uxth	r0, r1
    119c:	213c      	movs	r1, #60	; 0x3c
    119e:	47b8      	blx	r7
    11a0:	7068      	strb	r0, [r5, #1]
	alarm_conf[alarm_number].alarm_interval_sec = interval % 60;
    11a2:	1c20      	adds	r0, r4, #0
    11a4:	213c      	movs	r1, #60	; 0x3c
    11a6:	47c0      	blx	r8
    11a8:	7029      	strb	r1, [r5, #0]
	
	//Set to active, for future generations
	alarm_conf[alarm_number].active = true;
    11aa:	2301      	movs	r3, #1
    11ac:	722b      	strb	r3, [r5, #8]
	
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    11ae:	4920      	ldr	r1, [pc, #128]	; (1230 <rtc_lib_set_alarm+0xc8>)
    11b0:	4689      	mov	r9, r1
    11b2:	ac04      	add	r4, sp, #16
    11b4:	1c08      	adds	r0, r1, #0
    11b6:	1c21      	adds	r1, r4, #0
    11b8:	4b1e      	ldr	r3, [pc, #120]	; (1234 <rtc_lib_set_alarm+0xcc>)
    11ba:	4798      	blx	r3
	
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    11bc:	af01      	add	r7, sp, #4
    11be:	1c3b      	adds	r3, r7, #0
    11c0:	1c22      	adds	r2, r4, #0
    11c2:	ca03      	ldmia	r2!, {r0, r1}
    11c4:	c303      	stmia	r3!, {r0, r1}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_HOUR;	//Match on HH:MM:SS
    11c6:	2303      	movs	r3, #3
    11c8:	723b      	strb	r3, [r7, #8]
    11ca:	786b      	ldrb	r3, [r5, #1]
    11cc:	469b      	mov	fp, r3
    11ce:	78a8      	ldrb	r0, [r5, #2]
    11d0:	4682      	mov	sl, r0

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    11d2:	7828      	ldrb	r0, [r5, #0]
    11d4:	7823      	ldrb	r3, [r4, #0]
    11d6:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    11d8:	b2c0      	uxtb	r0, r0
    11da:	213c      	movs	r1, #60	; 0x3c
    11dc:	47c0      	blx	r8
    11de:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    11e0:	7860      	ldrb	r0, [r4, #1]
    11e2:	4458      	add	r0, fp
		time->minute %= 60;
    11e4:	b2c0      	uxtb	r0, r0
    11e6:	213c      	movs	r1, #60	; 0x3c
    11e8:	47c0      	blx	r8
    11ea:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    11ec:	78a0      	ldrb	r0, [r4, #2]
    11ee:	4450      	add	r0, sl
		time->hour %= 24;
    11f0:	b2c0      	uxtb	r0, r0
    11f2:	2118      	movs	r1, #24
    11f4:	47c0      	blx	r8
    11f6:	70a1      	strb	r1, [r4, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
	
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
    11f8:	4648      	mov	r0, r9
    11fa:	1c39      	adds	r1, r7, #0
    11fc:	2200      	movs	r2, #0
    11fe:	4b0e      	ldr	r3, [pc, #56]	; (1238 <rtc_lib_set_alarm+0xd0>)
    1200:	4798      	blx	r3
// 	rtc_match_callback(RTC_CALENDAR_ALARM_3);
// }
//Set upp a callback for an alarm
 static void configure_rtc_callbacks( void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
	alarm_conf[alarm_number].external_callback_func = callback_func;
    1202:	606e      	str	r6, [r5, #4]
	void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0};
	//const void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0, rtc_match_callback1, rtc_match_callback2, rtc_match_callback3 };
		
	
	//And register callback
	rtc_calendar_register_callback(	&rtc_instance, callback_wrappers[alarm_number], alarm_number);
    1204:	4648      	mov	r0, r9
    1206:	490d      	ldr	r1, [pc, #52]	; (123c <rtc_lib_set_alarm+0xd4>)
    1208:	2200      	movs	r2, #0
    120a:	4b0d      	ldr	r3, [pc, #52]	; (1240 <rtc_lib_set_alarm+0xd8>)
    120c:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, alarm_number);
    120e:	4648      	mov	r0, r9
    1210:	2100      	movs	r1, #0
    1212:	4b0c      	ldr	r3, [pc, #48]	; (1244 <rtc_lib_set_alarm+0xdc>)
    1214:	4798      	blx	r3
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
	
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func, alarm_number);
}
    1216:	b007      	add	sp, #28
    1218:	bc3c      	pop	{r2, r3, r4, r5}
    121a:	4690      	mov	r8, r2
    121c:	4699      	mov	r9, r3
    121e:	46a2      	mov	sl, r4
    1220:	46ab      	mov	fp, r5
    1222:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1224:	20002d18 	.word	0x20002d18
    1228:	00008679 	.word	0x00008679
    122c:	00008701 	.word	0x00008701
    1230:	20002d24 	.word	0x20002d24
    1234:	00000451 	.word	0x00000451
    1238:	0000047d 	.word	0x0000047d
    123c:	0000104d 	.word	0x0000104d
    1240:	0000056d 	.word	0x0000056d
    1244:	0000058d 	.word	0x0000058d

00001248 <rtc_lib_set_alarm_simple>:
}

//Set RTC from arguments and do cleanup relevant to this project
//void rtc_simple_configuration(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
void rtc_lib_set_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    1248:	b510      	push	{r4, lr}
	//Slight hack to keep it SIMPLE
	static enum rtc_calendar_alarm alarm_number = 0;
	
	//And then set the alarm!
	rtc_lib_set_alarm(interval, callback_func, alarm_number);
    124a:	4c04      	ldr	r4, [pc, #16]	; (125c <rtc_lib_set_alarm_simple+0x14>)
    124c:	7822      	ldrb	r2, [r4, #0]
    124e:	4b04      	ldr	r3, [pc, #16]	; (1260 <rtc_lib_set_alarm_simple+0x18>)
    1250:	4798      	blx	r3
	
	alarm_number++;
    1252:	7823      	ldrb	r3, [r4, #0]
    1254:	3301      	adds	r3, #1
    1256:	7023      	strb	r3, [r4, #0]
}
    1258:	bd10      	pop	{r4, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	200000cf 	.word	0x200000cf
    1260:	00001169 	.word	0x00001169

00001264 <rtc_lib_configure_soft_alarms>:
	configure_rtc_callbacks(callback_func, alarm_number);
}

//Set up handler for soft alarms
void rtc_lib_configure_soft_alarms(void)
{
    1264:	b508      	push	{r3, lr}
	//Set up calendar and register handler for soft alarms
	rtc_lib_configure_calendar();
    1266:	4b03      	ldr	r3, [pc, #12]	; (1274 <rtc_lib_configure_soft_alarms+0x10>)
    1268:	4798      	blx	r3
	rtc_lib_set_alarm_simple(1, rtc_lib_soft_alarm_handler);
    126a:	2001      	movs	r0, #1
    126c:	4902      	ldr	r1, [pc, #8]	; (1278 <rtc_lib_configure_soft_alarms+0x14>)
    126e:	4b03      	ldr	r3, [pc, #12]	; (127c <rtc_lib_configure_soft_alarms+0x18>)
    1270:	4798      	blx	r3
}
    1272:	bd08      	pop	{r3, pc}
    1274:	000010cd 	.word	0x000010cd
    1278:	00000fb1 	.word	0x00000fb1
    127c:	00001249 	.word	0x00001249

00001280 <rtc_lib_set_soft_alarm_simple>:
//Simple way to set up a soft alarm
void rtc_lib_set_soft_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    1280:	b5f0      	push	{r4, r5, r6, r7, lr}
    1282:	465f      	mov	r7, fp
    1284:	4656      	mov	r6, sl
    1286:	464d      	mov	r5, r9
    1288:	4644      	mov	r4, r8
    128a:	b4f0      	push	{r4, r5, r6, r7}
    128c:	b085      	sub	sp, #20
    128e:	4681      	mov	r9, r0
    1290:	9101      	str	r1, [sp, #4]
	//Slight hack to keep it SIMPLE
	static uint8_t alarm_number = 0;
	
	//TODO: Write code here
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_hour = interval / (60 * 60);
    1292:	4f30      	ldr	r7, [pc, #192]	; (1354 <rtc_lib_set_soft_alarm_simple+0xd4>)
    1294:	783e      	ldrb	r6, [r7, #0]
    1296:	4c30      	ldr	r4, [pc, #192]	; (1358 <rtc_lib_set_soft_alarm_simple+0xd8>)
    1298:	00b0      	lsls	r0, r6, #2
    129a:	4680      	mov	r8, r0
    129c:	1985      	adds	r5, r0, r6
    129e:	00ad      	lsls	r5, r5, #2
    12a0:	492e      	ldr	r1, [pc, #184]	; (135c <rtc_lib_set_soft_alarm_simple+0xdc>)
    12a2:	468b      	mov	fp, r1
    12a4:	4648      	mov	r0, r9
    12a6:	21e1      	movs	r1, #225	; 0xe1
    12a8:	0109      	lsls	r1, r1, #4
    12aa:	47d8      	blx	fp
    12ac:	192d      	adds	r5, r5, r4
    12ae:	46aa      	mov	sl, r5
    12b0:	70a8      	strb	r0, [r5, #2]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_min = interval % (60 * 60) / 60;
    12b2:	4d2b      	ldr	r5, [pc, #172]	; (1360 <rtc_lib_set_soft_alarm_simple+0xe0>)
    12b4:	4648      	mov	r0, r9
    12b6:	21e1      	movs	r1, #225	; 0xe1
    12b8:	0109      	lsls	r1, r1, #4
    12ba:	47a8      	blx	r5
    12bc:	b288      	uxth	r0, r1
    12be:	213c      	movs	r1, #60	; 0x3c
    12c0:	47d8      	blx	fp
    12c2:	4652      	mov	r2, sl
    12c4:	7050      	strb	r0, [r2, #1]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_sec = interval % 60;
    12c6:	4640      	mov	r0, r8
    12c8:	1983      	adds	r3, r0, r6
    12ca:	009b      	lsls	r3, r3, #2
    12cc:	469a      	mov	sl, r3
    12ce:	4648      	mov	r0, r9
    12d0:	213c      	movs	r1, #60	; 0x3c
    12d2:	47a8      	blx	r5
    12d4:	4652      	mov	r2, sl
    12d6:	5511      	strb	r1, [r2, r4]
		
	//Set to active, for future generations
	soft_alarm_conf[alarm_number].alarm_settings.active = true;
    12d8:	18a6      	adds	r6, r4, r2
    12da:	2301      	movs	r3, #1
    12dc:	7233      	strb	r3, [r6, #8]
		
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    12de:	ae02      	add	r6, sp, #8
    12e0:	4820      	ldr	r0, [pc, #128]	; (1364 <rtc_lib_set_soft_alarm_simple+0xe4>)
    12e2:	1c31      	adds	r1, r6, #0
    12e4:	4b20      	ldr	r3, [pc, #128]	; (1368 <rtc_lib_set_soft_alarm_simple+0xe8>)
    12e6:	4798      	blx	r3
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
    12e8:	783b      	ldrb	r3, [r7, #0]
    12ea:	4698      	mov	r8, r3
    12ec:	005b      	lsls	r3, r3, #1
    12ee:	4443      	add	r3, r8
    12f0:	009b      	lsls	r3, r3, #2
    12f2:	4a1e      	ldr	r2, [pc, #120]	; (136c <rtc_lib_set_soft_alarm_simple+0xec>)
    12f4:	189b      	adds	r3, r3, r2
    12f6:	7858      	ldrb	r0, [r3, #1]
    12f8:	4682      	mov	sl, r0
    12fa:	7899      	ldrb	r1, [r3, #2]
    12fc:	4689      	mov	r9, r1

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    12fe:	7818      	ldrb	r0, [r3, #0]
    1300:	7833      	ldrb	r3, [r6, #0]
    1302:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    1304:	b2c0      	uxtb	r0, r0
    1306:	213c      	movs	r1, #60	; 0x3c
    1308:	47a8      	blx	r5
    130a:	7031      	strb	r1, [r6, #0]
		time->minute += active_alarm.alarm_interval_min;
    130c:	7870      	ldrb	r0, [r6, #1]
    130e:	4450      	add	r0, sl
		time->minute %= 60;
    1310:	b2c0      	uxtb	r0, r0
    1312:	213c      	movs	r1, #60	; 0x3c
    1314:	47a8      	blx	r5
    1316:	7071      	strb	r1, [r6, #1]
		time->hour += active_alarm.alarm_interval_hour;
    1318:	78b0      	ldrb	r0, [r6, #2]
    131a:	4448      	add	r0, r9
		time->hour %= 24;
    131c:	b2c0      	uxtb	r0, r0
    131e:	2118      	movs	r1, #24
    1320:	47a8      	blx	r5
    1322:	70b1      	strb	r1, [r6, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
	
	//Set alarm time to that time
	soft_alarm_conf[alarm_number].next_alarm = time;
    1324:	4643      	mov	r3, r8
    1326:	009a      	lsls	r2, r3, #2
    1328:	18d3      	adds	r3, r2, r3
    132a:	009b      	lsls	r3, r3, #2
    132c:	18e3      	adds	r3, r4, r3
    132e:	330c      	adds	r3, #12
    1330:	ce03      	ldmia	r6!, {r0, r1}
    1332:	c303      	stmia	r3!, {r0, r1}
		
	/* Configure and enable callback */
	soft_alarm_conf[alarm_number].alarm_settings.external_callback_func = callback_func;
    1334:	4442      	add	r2, r8
    1336:	0092      	lsls	r2, r2, #2
    1338:	18a4      	adds	r4, r4, r2
    133a:	9a01      	ldr	r2, [sp, #4]
    133c:	6062      	str	r2, [r4, #4]
	
	alarm_number++;
    133e:	4643      	mov	r3, r8
    1340:	3301      	adds	r3, #1
    1342:	703b      	strb	r3, [r7, #0]
    1344:	b005      	add	sp, #20
    1346:	bc3c      	pop	{r2, r3, r4, r5}
    1348:	4690      	mov	r8, r2
    134a:	4699      	mov	r9, r3
    134c:	46a2      	mov	sl, r4
    134e:	46ab      	mov	fp, r5
    1350:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1352:	46c0      	nop			; (mov r8, r8)
    1354:	200000dc 	.word	0x200000dc
    1358:	20002d38 	.word	0x20002d38
    135c:	00008679 	.word	0x00008679
    1360:	00008701 	.word	0x00008701
    1364:	20002d24 	.word	0x20002d24
    1368:	00000451 	.word	0x00000451
    136c:	20002d18 	.word	0x20002d18

00001370 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    1370:	4770      	bx	lr
    1372:	46c0      	nop			; (mov r8, r8)

00001374 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    1374:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    1376:	4b15      	ldr	r3, [pc, #84]	; (13cc <usart_read_callback+0x58>)
    1378:	781b      	ldrb	r3, [r3, #0]
    137a:	2b0a      	cmp	r3, #10
    137c:	d10f      	bne.n	139e <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
    137e:	2380      	movs	r3, #128	; 0x80
    1380:	4a13      	ldr	r2, [pc, #76]	; (13d0 <usart_read_callback+0x5c>)
    1382:	5cd3      	ldrb	r3, [r2, r3]
    1384:	b2db      	uxtb	r3, r3
    1386:	2b01      	cmp	r3, #1
    1388:	d919      	bls.n	13be <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    138a:	1c13      	adds	r3, r2, #0
    138c:	2280      	movs	r2, #128	; 0x80
    138e:	5c9a      	ldrb	r2, [r3, r2]
    1390:	b2d2      	uxtb	r2, r2
    1392:	2100      	movs	r1, #0
    1394:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    1396:	2101      	movs	r1, #1
    1398:	2281      	movs	r2, #129	; 0x81
    139a:	5499      	strb	r1, [r3, r2]
    139c:	e00f      	b.n	13be <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
    139e:	4b0b      	ldr	r3, [pc, #44]	; (13cc <usart_read_callback+0x58>)
    13a0:	781b      	ldrb	r3, [r3, #0]
    13a2:	2b0d      	cmp	r3, #13
    13a4:	d00b      	beq.n	13be <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    13a6:	4b0a      	ldr	r3, [pc, #40]	; (13d0 <usart_read_callback+0x5c>)
    13a8:	2280      	movs	r2, #128	; 0x80
    13aa:	5c99      	ldrb	r1, [r3, r2]
    13ac:	b2c9      	uxtb	r1, r1
    13ae:	4807      	ldr	r0, [pc, #28]	; (13cc <usart_read_callback+0x58>)
    13b0:	7800      	ldrb	r0, [r0, #0]
    13b2:	b2c0      	uxtb	r0, r0
    13b4:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    13b6:	5c99      	ldrb	r1, [r3, r2]
    13b8:	3101      	adds	r1, #1
    13ba:	b2c9      	uxtb	r1, r1
    13bc:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    13be:	4805      	ldr	r0, [pc, #20]	; (13d4 <usart_read_callback+0x60>)
    13c0:	4902      	ldr	r1, [pc, #8]	; (13cc <usart_read_callback+0x58>)
    13c2:	2201      	movs	r2, #1
    13c4:	4b04      	ldr	r3, [pc, #16]	; (13d8 <usart_read_callback+0x64>)
    13c6:	4798      	blx	r3
}
    13c8:	bd08      	pop	{r3, pc}
    13ca:	46c0      	nop			; (mov r8, r8)
    13cc:	20000b00 	.word	0x20000b00
    13d0:	20000b64 	.word	0x20000b64
    13d4:	20002ce4 	.word	0x20002ce4
    13d8:	00003511 	.word	0x00003511

000013dc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    13dc:	b570      	push	{r4, r5, r6, lr}
    13de:	b082      	sub	sp, #8
    13e0:	1c05      	adds	r5, r0, #0
    13e2:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    13e4:	2200      	movs	r2, #0
    13e6:	466b      	mov	r3, sp
    13e8:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    13ea:	4c06      	ldr	r4, [pc, #24]	; (1404 <usart_serial_getchar+0x28>)
    13ec:	1c28      	adds	r0, r5, #0
    13ee:	4669      	mov	r1, sp
    13f0:	3106      	adds	r1, #6
    13f2:	47a0      	blx	r4
    13f4:	2800      	cmp	r0, #0
    13f6:	d1f9      	bne.n	13ec <usart_serial_getchar+0x10>

	*c = temp;
    13f8:	466b      	mov	r3, sp
    13fa:	3306      	adds	r3, #6
    13fc:	881b      	ldrh	r3, [r3, #0]
    13fe:	7033      	strb	r3, [r6, #0]
}
    1400:	b002      	add	sp, #8
    1402:	bd70      	pop	{r4, r5, r6, pc}
    1404:	00003431 	.word	0x00003431

00001408 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1408:	b570      	push	{r4, r5, r6, lr}
    140a:	1c06      	adds	r6, r0, #0
    140c:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    140e:	4c03      	ldr	r4, [pc, #12]	; (141c <usart_serial_putchar+0x14>)
    1410:	1c30      	adds	r0, r6, #0
    1412:	1c29      	adds	r1, r5, #0
    1414:	47a0      	blx	r4
    1416:	2800      	cmp	r0, #0
    1418:	d1fa      	bne.n	1410 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    141a:	bd70      	pop	{r4, r5, r6, pc}
    141c:	00003405 	.word	0x00003405

00001420 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    1420:	b570      	push	{r4, r5, r6, lr}
    1422:	b084      	sub	sp, #16
    1424:	466c      	mov	r4, sp
    1426:	9000      	str	r0, [sp, #0]
    1428:	9101      	str	r1, [sp, #4]
    142a:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    142c:	4a05      	ldr	r2, [pc, #20]	; (1444 <sim808_send_command+0x24>)
    142e:	1c11      	adds	r1, r2, #0
    1430:	cc61      	ldmia	r4!, {r0, r5, r6}
    1432:	c161      	stmia	r1!, {r0, r5, r6}
    1434:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    1436:	4804      	ldr	r0, [pc, #16]	; (1448 <sim808_send_command+0x28>)
    1438:	9900      	ldr	r1, [sp, #0]
    143a:	4b04      	ldr	r3, [pc, #16]	; (144c <sim808_send_command+0x2c>)
    143c:	4798      	blx	r3
}
    143e:	b004      	add	sp, #16
    1440:	bd70      	pop	{r4, r5, r6, pc}
    1442:	46c0      	nop			; (mov r8, r8)
    1444:	20000b34 	.word	0x20000b34
    1448:	0000afe0 	.word	0x0000afe0
    144c:	000044c1 	.word	0x000044c1

00001450 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    1450:	b570      	push	{r4, r5, r6, lr}
    1452:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    1454:	2200      	movs	r2, #0
    1456:	466b      	mov	r3, sp
    1458:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    145a:	4e25      	ldr	r6, [pc, #148]	; (14f0 <sim808_parse_response+0xa0>)
    145c:	2380      	movs	r3, #128	; 0x80
    145e:	5cf3      	ldrb	r3, [r6, r3]
    1460:	b2db      	uxtb	r3, r3
    1462:	466c      	mov	r4, sp
    1464:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1466:	4b23      	ldr	r3, [pc, #140]	; (14f4 <sim808_parse_response+0xa4>)
    1468:	685d      	ldr	r5, [r3, #4]
    146a:	1c28      	adds	r0, r5, #0
    146c:	4b22      	ldr	r3, [pc, #136]	; (14f8 <sim808_parse_response+0xa8>)
    146e:	4798      	blx	r3
    1470:	b2c0      	uxtb	r0, r0
    1472:	466b      	mov	r3, sp
    1474:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1476:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1478:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    147a:	b2d2      	uxtb	r2, r2
    147c:	5cb1      	ldrb	r1, [r6, r2]
    147e:	b2c9      	uxtb	r1, r1
    1480:	aa01      	add	r2, sp, #4
    1482:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    1484:	79a2      	ldrb	r2, [r4, #6]
    1486:	781b      	ldrb	r3, [r3, #0]
    1488:	b2d2      	uxtb	r2, r2
    148a:	429a      	cmp	r2, r3
    148c:	d905      	bls.n	149a <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    148e:	466b      	mov	r3, sp
    1490:	3305      	adds	r3, #5
    1492:	781b      	ldrb	r3, [r3, #0]
    1494:	b2db      	uxtb	r3, r3
    1496:	2100      	movs	r1, #0
    1498:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    149a:	4815      	ldr	r0, [pc, #84]	; (14f0 <sim808_parse_response+0xa0>)
    149c:	1c29      	adds	r1, r5, #0
    149e:	4b17      	ldr	r3, [pc, #92]	; (14fc <sim808_parse_response+0xac>)
    14a0:	4798      	blx	r3
    14a2:	2800      	cmp	r0, #0
    14a4:	d102      	bne.n	14ac <sim808_parse_response+0x5c>
		result = 1;
    14a6:	2201      	movs	r2, #1
    14a8:	466b      	mov	r3, sp
    14aa:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    14ac:	466b      	mov	r3, sp
    14ae:	3305      	adds	r3, #5
    14b0:	781b      	ldrb	r3, [r3, #0]
    14b2:	b2db      	uxtb	r3, r3
    14b4:	aa01      	add	r2, sp, #4
    14b6:	7811      	ldrb	r1, [r2, #0]
    14b8:	b2c9      	uxtb	r1, r1
    14ba:	4a0d      	ldr	r2, [pc, #52]	; (14f0 <sim808_parse_response+0xa0>)
    14bc:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    14be:	4b0d      	ldr	r3, [pc, #52]	; (14f4 <sim808_parse_response+0xa4>)
    14c0:	7a1b      	ldrb	r3, [r3, #8]
    14c2:	2b00      	cmp	r3, #0
    14c4:	d006      	beq.n	14d4 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    14c6:	466b      	mov	r3, sp
    14c8:	79d8      	ldrb	r0, [r3, #7]
    14ca:	b2c0      	uxtb	r0, r0
    14cc:	4b09      	ldr	r3, [pc, #36]	; (14f4 <sim808_parse_response+0xa4>)
    14ce:	68db      	ldr	r3, [r3, #12]
    14d0:	1c11      	adds	r1, r2, #0
    14d2:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    14d4:	4806      	ldr	r0, [pc, #24]	; (14f0 <sim808_parse_response+0xa0>)
    14d6:	2300      	movs	r3, #0
    14d8:	2281      	movs	r2, #129	; 0x81
    14da:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    14dc:	2280      	movs	r2, #128	; 0x80
    14de:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    14e0:	2100      	movs	r1, #0
    14e2:	4b07      	ldr	r3, [pc, #28]	; (1500 <sim808_parse_response+0xb0>)
    14e4:	4798      	blx	r3
	
	return result;
    14e6:	466b      	mov	r3, sp
    14e8:	79d8      	ldrb	r0, [r3, #7]
    14ea:	b2c0      	uxtb	r0, r0
}
    14ec:	b002      	add	sp, #8
    14ee:	bd70      	pop	{r4, r5, r6, pc}
    14f0:	20000b64 	.word	0x20000b64
    14f4:	20000b34 	.word	0x20000b34
    14f8:	00004695 	.word	0x00004695
    14fc:	00004671 	.word	0x00004671
    1500:	000044af 	.word	0x000044af

00001504 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    1504:	b5f0      	push	{r4, r5, r6, r7, lr}
    1506:	b083      	sub	sp, #12
    1508:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    150a:	466b      	mov	r3, sp
    150c:	2200      	movs	r2, #0
    150e:	80da      	strh	r2, [r3, #6]
    1510:	3306      	adds	r3, #6
	
	while(i < timeout) {
    1512:	881b      	ldrh	r3, [r3, #0]
    1514:	b29b      	uxth	r3, r3
    1516:	4298      	cmp	r0, r3
    1518:	d91c      	bls.n	1554 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    151a:	2381      	movs	r3, #129	; 0x81
    151c:	4a0f      	ldr	r2, [pc, #60]	; (155c <sim808_parse_response_wait+0x58>)
    151e:	5cd3      	ldrb	r3, [r2, r3]
    1520:	2b01      	cmp	r3, #1
    1522:	d107      	bne.n	1534 <sim808_parse_response_wait+0x30>
    1524:	e003      	b.n	152e <sim808_parse_response_wait+0x2a>
    1526:	2381      	movs	r3, #129	; 0x81
    1528:	5cfb      	ldrb	r3, [r7, r3]
    152a:	2b01      	cmp	r3, #1
    152c:	d106      	bne.n	153c <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    152e:	4b0c      	ldr	r3, [pc, #48]	; (1560 <sim808_parse_response_wait+0x5c>)
    1530:	4798      	blx	r3
    1532:	e010      	b.n	1556 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    1534:	4e0b      	ldr	r6, [pc, #44]	; (1564 <sim808_parse_response_wait+0x60>)
		i++;
    1536:	466c      	mov	r4, sp
    1538:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    153a:	4f08      	ldr	r7, [pc, #32]	; (155c <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    153c:	2001      	movs	r0, #1
    153e:	47b0      	blx	r6
		i++;
    1540:	8823      	ldrh	r3, [r4, #0]
    1542:	3301      	adds	r3, #1
    1544:	b29b      	uxth	r3, r3
    1546:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    1548:	8823      	ldrh	r3, [r4, #0]
    154a:	b29b      	uxth	r3, r3
    154c:	42ab      	cmp	r3, r5
    154e:	d3ea      	bcc.n	1526 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    1550:	2000      	movs	r0, #0
    1552:	e000      	b.n	1556 <sim808_parse_response_wait+0x52>
    1554:	2000      	movs	r0, #0
	
}
    1556:	b003      	add	sp, #12
    1558:	bdf0      	pop	{r4, r5, r6, r7, pc}
    155a:	46c0      	nop			; (mov r8, r8)
    155c:	20000b64 	.word	0x20000b64
    1560:	00001451 	.word	0x00001451
    1564:	00002129 	.word	0x00002129

00001568 <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    1568:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    156a:	4d0e      	ldr	r5, [pc, #56]	; (15a4 <sim808_reset+0x3c>)
    156c:	2680      	movs	r6, #128	; 0x80
    156e:	0536      	lsls	r6, r6, #20
    1570:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    1572:	480d      	ldr	r0, [pc, #52]	; (15a8 <sim808_reset+0x40>)
    1574:	4c0d      	ldr	r4, [pc, #52]	; (15ac <sim808_reset+0x44>)
    1576:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1578:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    157a:	2064      	movs	r0, #100	; 0x64
    157c:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    157e:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    1580:	20fa      	movs	r0, #250	; 0xfa
    1582:	0100      	lsls	r0, r0, #4
    1584:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1586:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1588:	4b09      	ldr	r3, [pc, #36]	; (15b0 <sim808_reset+0x48>)
    158a:	6818      	ldr	r0, [r3, #0]
    158c:	6859      	ldr	r1, [r3, #4]
    158e:	689a      	ldr	r2, [r3, #8]
    1590:	68db      	ldr	r3, [r3, #12]
    1592:	4d08      	ldr	r5, [pc, #32]	; (15b4 <sim808_reset+0x4c>)
    1594:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1596:	20fa      	movs	r0, #250	; 0xfa
    1598:	0040      	lsls	r0, r0, #1
    159a:	4b07      	ldr	r3, [pc, #28]	; (15b8 <sim808_reset+0x50>)
    159c:	4798      	blx	r3
	delay_ms(200);
    159e:	20c8      	movs	r0, #200	; 0xc8
    15a0:	47a0      	blx	r4
}
    15a2:	bd70      	pop	{r4, r5, r6, pc}
    15a4:	41004400 	.word	0x41004400
    15a8:	00000bb8 	.word	0x00000bb8
    15ac:	00002129 	.word	0x00002129
    15b0:	20000b14 	.word	0x20000b14
    15b4:	00001421 	.word	0x00001421
    15b8:	00001505 	.word	0x00001505

000015bc <sim808_init_http>:

void sim808_init_http() {
    15bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15be:	465f      	mov	r7, fp
    15c0:	4656      	mov	r6, sl
    15c2:	464d      	mov	r5, r9
    15c4:	4644      	mov	r4, r8
    15c6:	b4f0      	push	{r4, r5, r6, r7}
    15c8:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    15ca:	2200      	movs	r2, #0
    15cc:	466b      	mov	r3, sp
    15ce:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    15d0:	ab01      	add	r3, sp, #4
    15d2:	4948      	ldr	r1, [pc, #288]	; (16f4 <sim808_init_http+0x138>)
    15d4:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    15d6:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    15d8:	4847      	ldr	r0, [pc, #284]	; (16f8 <sim808_init_http+0x13c>)
    15da:	4b48      	ldr	r3, [pc, #288]	; (16fc <sim808_init_http+0x140>)
    15dc:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    15de:	2300      	movs	r3, #0
    15e0:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    15e2:	466c      	mov	r4, sp
    15e4:	3417      	adds	r4, #23
    15e6:	2301      	movs	r3, #1
    15e8:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    15ea:	4e45      	ldr	r6, [pc, #276]	; (1700 <sim808_init_http+0x144>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    15ec:	465b      	mov	r3, fp
    15ee:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    15f0:	4844      	ldr	r0, [pc, #272]	; (1704 <sim808_init_http+0x148>)
    15f2:	9902      	ldr	r1, [sp, #8]
    15f4:	9a03      	ldr	r2, [sp, #12]
    15f6:	9b04      	ldr	r3, [sp, #16]
    15f8:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    15fa:	23fa      	movs	r3, #250	; 0xfa
    15fc:	005b      	lsls	r3, r3, #1
    15fe:	4699      	mov	r9, r3
    1600:	1c18      	adds	r0, r3, #0
    1602:	4d41      	ldr	r5, [pc, #260]	; (1708 <sim808_init_http+0x14c>)
    1604:	47a8      	blx	r5
		delay_ms(400);
    1606:	23c8      	movs	r3, #200	; 0xc8
    1608:	005b      	lsls	r3, r3, #1
    160a:	4698      	mov	r8, r3
    160c:	1c18      	adds	r0, r3, #0
    160e:	4f3f      	ldr	r7, [pc, #252]	; (170c <sim808_init_http+0x150>)
    1610:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    1612:	483f      	ldr	r0, [pc, #252]	; (1710 <sim808_init_http+0x154>)
    1614:	9902      	ldr	r1, [sp, #8]
    1616:	9a03      	ldr	r2, [sp, #12]
    1618:	9b04      	ldr	r3, [sp, #16]
    161a:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    161c:	4648      	mov	r0, r9
    161e:	47a8      	blx	r5
		delay_ms(400);
    1620:	4640      	mov	r0, r8
    1622:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    1624:	483b      	ldr	r0, [pc, #236]	; (1714 <sim808_init_http+0x158>)
    1626:	9902      	ldr	r1, [sp, #8]
    1628:	9a03      	ldr	r2, [sp, #12]
    162a:	9b04      	ldr	r3, [sp, #16]
    162c:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    162e:	27fa      	movs	r7, #250	; 0xfa
    1630:	00ff      	lsls	r7, r7, #3
    1632:	1c38      	adds	r0, r7, #0
    1634:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    1636:	4838      	ldr	r0, [pc, #224]	; (1718 <sim808_init_http+0x15c>)
    1638:	9902      	ldr	r1, [sp, #8]
    163a:	9a03      	ldr	r2, [sp, #12]
    163c:	9b04      	ldr	r3, [sp, #16]
    163e:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1640:	1c38      	adds	r0, r7, #0
    1642:	47a8      	blx	r5
    1644:	2800      	cmp	r0, #0
    1646:	d101      	bne.n	164c <sim808_init_http+0x90>
    1648:	2300      	movs	r3, #0
    164a:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    164c:	4833      	ldr	r0, [pc, #204]	; (171c <sim808_init_http+0x160>)
    164e:	9902      	ldr	r1, [sp, #8]
    1650:	9a03      	ldr	r2, [sp, #12]
    1652:	9b04      	ldr	r3, [sp, #16]
    1654:	4d2a      	ldr	r5, [pc, #168]	; (1700 <sim808_init_http+0x144>)
    1656:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1658:	20fa      	movs	r0, #250	; 0xfa
    165a:	00c0      	lsls	r0, r0, #3
    165c:	4b2a      	ldr	r3, [pc, #168]	; (1708 <sim808_init_http+0x14c>)
    165e:	4798      	blx	r3
    1660:	2800      	cmp	r0, #0
    1662:	d101      	bne.n	1668 <sim808_init_http+0xac>
    1664:	2300      	movs	r3, #0
    1666:	7023      	strb	r3, [r4, #0]
		
		cmd.cmd = "AT+HTTPPARA=\"CONTENT\",\"application/json\"";	//Content type
		sim808_send_command(cmd);
    1668:	482d      	ldr	r0, [pc, #180]	; (1720 <sim808_init_http+0x164>)
    166a:	9902      	ldr	r1, [sp, #8]
    166c:	9a03      	ldr	r2, [sp, #12]
    166e:	9b04      	ldr	r3, [sp, #16]
    1670:	4d23      	ldr	r5, [pc, #140]	; (1700 <sim808_init_http+0x144>)
    1672:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1674:	20fa      	movs	r0, #250	; 0xfa
    1676:	00c0      	lsls	r0, r0, #3
    1678:	4b23      	ldr	r3, [pc, #140]	; (1708 <sim808_init_http+0x14c>)
    167a:	4798      	blx	r3
    167c:	2800      	cmp	r0, #0
    167e:	d101      	bne.n	1684 <sim808_init_http+0xc8>
    1680:	2300      	movs	r3, #0
    1682:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    1684:	4827      	ldr	r0, [pc, #156]	; (1724 <sim808_init_http+0x168>)
    1686:	9902      	ldr	r1, [sp, #8]
    1688:	9a03      	ldr	r2, [sp, #12]
    168a:	9b04      	ldr	r3, [sp, #16]
    168c:	4d1c      	ldr	r5, [pc, #112]	; (1700 <sim808_init_http+0x144>)
    168e:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1690:	20fa      	movs	r0, #250	; 0xfa
    1692:	00c0      	lsls	r0, r0, #3
    1694:	4b1c      	ldr	r3, [pc, #112]	; (1708 <sim808_init_http+0x14c>)
    1696:	4798      	blx	r3
    1698:	2800      	cmp	r0, #0
    169a:	d101      	bne.n	16a0 <sim808_init_http+0xe4>
    169c:	2300      	movs	r3, #0
    169e:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    16a0:	4821      	ldr	r0, [pc, #132]	; (1728 <sim808_init_http+0x16c>)
    16a2:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    16a4:	9902      	ldr	r1, [sp, #8]
    16a6:	9a03      	ldr	r2, [sp, #12]
    16a8:	9b04      	ldr	r3, [sp, #16]
    16aa:	4d15      	ldr	r5, [pc, #84]	; (1700 <sim808_init_http+0x144>)
    16ac:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    16ae:	20fa      	movs	r0, #250	; 0xfa
    16b0:	00c0      	lsls	r0, r0, #3
    16b2:	4b15      	ldr	r3, [pc, #84]	; (1708 <sim808_init_http+0x14c>)
    16b4:	4798      	blx	r3
    16b6:	2800      	cmp	r0, #0
    16b8:	d101      	bne.n	16be <sim808_init_http+0x102>
    16ba:	2300      	movs	r3, #0
    16bc:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    16be:	7823      	ldrb	r3, [r4, #0]
    16c0:	2b00      	cmp	r3, #0
    16c2:	d10c      	bne.n	16de <sim808_init_http+0x122>
			if(fail_counter >= 3) {		//Could not connect to the network.
    16c4:	4653      	mov	r3, sl
    16c6:	2b02      	cmp	r3, #2
    16c8:	d903      	bls.n	16d2 <sim808_init_http+0x116>
				sim808_fail_to_connect_platform();
    16ca:	4b18      	ldr	r3, [pc, #96]	; (172c <sim808_init_http+0x170>)
    16cc:	4798      	blx	r3
				fail_counter = 0;
    16ce:	2300      	movs	r3, #0
    16d0:	469a      	mov	sl, r3
			}		
			fail_counter++;
    16d2:	4653      	mov	r3, sl
    16d4:	3301      	adds	r3, #1
    16d6:	b2db      	uxtb	r3, r3
    16d8:	469a      	mov	sl, r3
			sim808_reset();			
    16da:	4b15      	ldr	r3, [pc, #84]	; (1730 <sim808_init_http+0x174>)
    16dc:	4798      	blx	r3
		}
	} while(result == 0);
    16de:	7823      	ldrb	r3, [r4, #0]
    16e0:	2b00      	cmp	r3, #0
    16e2:	d083      	beq.n	15ec <sim808_init_http+0x30>
}
    16e4:	b007      	add	sp, #28
    16e6:	bc3c      	pop	{r2, r3, r4, r5}
    16e8:	4690      	mov	r8, r2
    16ea:	4699      	mov	r9, r3
    16ec:	46a2      	mov	sl, r4
    16ee:	46ab      	mov	fp, r5
    16f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16f2:	46c0      	nop			; (mov r8, r8)
    16f4:	0000afa0 	.word	0x0000afa0
    16f8:	20000bf8 	.word	0x20000bf8
    16fc:	0000070d 	.word	0x0000070d
    1700:	00001421 	.word	0x00001421
    1704:	0000afe8 	.word	0x0000afe8
    1708:	00001505 	.word	0x00001505
    170c:	00002129 	.word	0x00002129
    1710:	0000b008 	.word	0x0000b008
    1714:	0000b030 	.word	0x0000b030
    1718:	0000b03c 	.word	0x0000b03c
    171c:	0000b050 	.word	0x0000b050
    1720:	0000b068 	.word	0x0000b068
    1724:	0000b094 	.word	0x0000b094
    1728:	0000b0dc 	.word	0x0000b0dc
    172c:	00000bf1 	.word	0x00000bf1
    1730:	00001569 	.word	0x00001569

00001734 <sim808_connect>:

uint8_t sim808_connect() {
    1734:	b5f0      	push	{r4, r5, r6, r7, lr}
    1736:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    1738:	2201      	movs	r2, #1
    173a:	466b      	mov	r3, sp
    173c:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    173e:	ac01      	add	r4, sp, #4
    1740:	4913      	ldr	r1, [pc, #76]	; (1790 <sim808_connect+0x5c>)
    1742:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1744:	2300      	movs	r3, #0
    1746:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1748:	4812      	ldr	r0, [pc, #72]	; (1794 <sim808_connect+0x60>)
    174a:	9a03      	ldr	r2, [sp, #12]
    174c:	9b04      	ldr	r3, [sp, #16]
    174e:	4f12      	ldr	r7, [pc, #72]	; (1798 <sim808_connect+0x64>)
    1750:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    1752:	4e12      	ldr	r6, [pc, #72]	; (179c <sim808_connect+0x68>)
    1754:	1c30      	adds	r0, r6, #0
    1756:	4d12      	ldr	r5, [pc, #72]	; (17a0 <sim808_connect+0x6c>)
    1758:	47a8      	blx	r5
	delay_ms(2000);
    175a:	20fa      	movs	r0, #250	; 0xfa
    175c:	00c0      	lsls	r0, r0, #3
    175e:	4b11      	ldr	r3, [pc, #68]	; (17a4 <sim808_connect+0x70>)
    1760:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    1762:	4811      	ldr	r0, [pc, #68]	; (17a8 <sim808_connect+0x74>)
    1764:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    1766:	6861      	ldr	r1, [r4, #4]
    1768:	68a2      	ldr	r2, [r4, #8]
    176a:	68e3      	ldr	r3, [r4, #12]
    176c:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    176e:	1c30      	adds	r0, r6, #0
    1770:	47a8      	blx	r5
    1772:	2800      	cmp	r0, #0
    1774:	d102      	bne.n	177c <sim808_connect+0x48>
    1776:	2200      	movs	r2, #0
    1778:	466b      	mov	r3, sp
    177a:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    177c:	20fa      	movs	r0, #250	; 0xfa
    177e:	0040      	lsls	r0, r0, #1
    1780:	4b08      	ldr	r3, [pc, #32]	; (17a4 <sim808_connect+0x70>)
    1782:	4798      	blx	r3

	return res;
    1784:	466b      	mov	r3, sp
    1786:	7dd8      	ldrb	r0, [r3, #23]
    1788:	b2c0      	uxtb	r0, r0
}
    178a:	b007      	add	sp, #28
    178c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    178e:	46c0      	nop			; (mov r8, r8)
    1790:	0000afa0 	.word	0x0000afa0
    1794:	0000b0f8 	.word	0x0000b0f8
    1798:	00001421 	.word	0x00001421
    179c:	00002710 	.word	0x00002710
    17a0:	00001505 	.word	0x00001505
    17a4:	00002129 	.word	0x00002129
    17a8:	0000b108 	.word	0x0000b108

000017ac <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    17ac:	b570      	push	{r4, r5, r6, lr}
    17ae:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    17b0:	2380      	movs	r3, #128	; 0x80
    17b2:	05db      	lsls	r3, r3, #23
    17b4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    17b6:	2300      	movs	r3, #0
    17b8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    17ba:	22ff      	movs	r2, #255	; 0xff
    17bc:	4668      	mov	r0, sp
    17be:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    17c0:	2200      	movs	r2, #0
    17c2:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    17c4:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    17c6:	2101      	movs	r1, #1
    17c8:	2024      	movs	r0, #36	; 0x24
    17ca:	466c      	mov	r4, sp
    17cc:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    17ce:	2025      	movs	r0, #37	; 0x25
    17d0:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    17d2:	2126      	movs	r1, #38	; 0x26
    17d4:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    17d6:	2127      	movs	r1, #39	; 0x27
    17d8:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    17da:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    17dc:	2188      	movs	r1, #136	; 0x88
    17de:	0349      	lsls	r1, r1, #13
    17e0:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    17e2:	212c      	movs	r1, #44	; 0x2c
    17e4:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    17e6:	212d      	movs	r1, #45	; 0x2d
    17e8:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    17ea:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    17ec:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    17ee:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    17f0:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    17f2:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    17f4:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    17f6:	2313      	movs	r3, #19
    17f8:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    17fa:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    17fc:	4b20      	ldr	r3, [pc, #128]	; (1880 <init_SIM808_uart+0xd4>)
    17fe:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    1800:	4b20      	ldr	r3, [pc, #128]	; (1884 <init_SIM808_uart+0xd8>)
    1802:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1804:	2301      	movs	r3, #1
    1806:	425b      	negs	r3, r3
    1808:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    180a:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    180c:	23e1      	movs	r3, #225	; 0xe1
    180e:	025b      	lsls	r3, r3, #9
    1810:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    1812:	4e1d      	ldr	r6, [pc, #116]	; (1888 <init_SIM808_uart+0xdc>)
    1814:	4d1d      	ldr	r5, [pc, #116]	; (188c <init_SIM808_uart+0xe0>)
    1816:	4c1e      	ldr	r4, [pc, #120]	; (1890 <init_SIM808_uart+0xe4>)
    1818:	1c30      	adds	r0, r6, #0
    181a:	1c29      	adds	r1, r5, #0
    181c:	466a      	mov	r2, sp
    181e:	47a0      	blx	r4
    1820:	2800      	cmp	r0, #0
    1822:	d1f9      	bne.n	1818 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1824:	4c18      	ldr	r4, [pc, #96]	; (1888 <init_SIM808_uart+0xdc>)
    1826:	4b1b      	ldr	r3, [pc, #108]	; (1894 <init_SIM808_uart+0xe8>)
    1828:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    182a:	4a1b      	ldr	r2, [pc, #108]	; (1898 <init_SIM808_uart+0xec>)
    182c:	4b1b      	ldr	r3, [pc, #108]	; (189c <init_SIM808_uart+0xf0>)
    182e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1830:	4a1b      	ldr	r2, [pc, #108]	; (18a0 <init_SIM808_uart+0xf4>)
    1832:	4b1c      	ldr	r3, [pc, #112]	; (18a4 <init_SIM808_uart+0xf8>)
    1834:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    1836:	1c20      	adds	r0, r4, #0
    1838:	4914      	ldr	r1, [pc, #80]	; (188c <init_SIM808_uart+0xe0>)
    183a:	466a      	mov	r2, sp
    183c:	4b14      	ldr	r3, [pc, #80]	; (1890 <init_SIM808_uart+0xe4>)
    183e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1840:	4e19      	ldr	r6, [pc, #100]	; (18a8 <init_SIM808_uart+0xfc>)
    1842:	6833      	ldr	r3, [r6, #0]
    1844:	6898      	ldr	r0, [r3, #8]
    1846:	2100      	movs	r1, #0
    1848:	4d18      	ldr	r5, [pc, #96]	; (18ac <init_SIM808_uart+0x100>)
    184a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    184c:	6833      	ldr	r3, [r6, #0]
    184e:	6858      	ldr	r0, [r3, #4]
    1850:	2100      	movs	r1, #0
    1852:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1854:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1856:	1c28      	adds	r0, r5, #0
    1858:	4b15      	ldr	r3, [pc, #84]	; (18b0 <init_SIM808_uart+0x104>)
    185a:	4798      	blx	r3
    185c:	231f      	movs	r3, #31
    185e:	4018      	ands	r0, r3
    1860:	2301      	movs	r3, #1
    1862:	4083      	lsls	r3, r0
    1864:	1c18      	adds	r0, r3, #0
    1866:	4b13      	ldr	r3, [pc, #76]	; (18b4 <init_SIM808_uart+0x108>)
    1868:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    186a:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    186c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    186e:	2b00      	cmp	r3, #0
    1870:	d1fc      	bne.n	186c <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1872:	682a      	ldr	r2, [r5, #0]
    1874:	2302      	movs	r3, #2
    1876:	4313      	orrs	r3, r2
    1878:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    187a:	b010      	add	sp, #64	; 0x40
    187c:	bd70      	pop	{r4, r5, r6, pc}
    187e:	46c0      	nop			; (mov r8, r8)
    1880:	000a0002 	.word	0x000a0002
    1884:	00090002 	.word	0x00090002
    1888:	20002ce4 	.word	0x20002ce4
    188c:	42000800 	.word	0x42000800
    1890:	0000310d 	.word	0x0000310d
    1894:	20002dcc 	.word	0x20002dcc
    1898:	00001409 	.word	0x00001409
    189c:	20002dc8 	.word	0x20002dc8
    18a0:	000013dd 	.word	0x000013dd
    18a4:	20002dc4 	.word	0x20002dc4
    18a8:	20000070 	.word	0x20000070
    18ac:	000044f5 	.word	0x000044f5
    18b0:	0000302d 	.word	0x0000302d
    18b4:	e000e100 	.word	0xe000e100

000018b8 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    18b8:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    18ba:	4c06      	ldr	r4, [pc, #24]	; (18d4 <init_sim808_usart_callbacks+0x1c>)
    18bc:	1c20      	adds	r0, r4, #0
    18be:	4906      	ldr	r1, [pc, #24]	; (18d8 <init_sim808_usart_callbacks+0x20>)
    18c0:	2200      	movs	r2, #0
    18c2:	4b06      	ldr	r3, [pc, #24]	; (18dc <init_sim808_usart_callbacks+0x24>)
    18c4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    18c6:	2331      	movs	r3, #49	; 0x31
    18c8:	5ce1      	ldrb	r1, [r4, r3]
    18ca:	2203      	movs	r2, #3
    18cc:	430a      	orrs	r2, r1
    18ce:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    18d0:	bd10      	pop	{r4, pc}
    18d2:	46c0      	nop			; (mov r8, r8)
    18d4:	20002ce4 	.word	0x20002ce4
    18d8:	00001371 	.word	0x00001371
    18dc:	000034f9 	.word	0x000034f9

000018e0 <sim808_init_commands>:

void sim808_init_commands() {
    18e0:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    18e2:	491c      	ldr	r1, [pc, #112]	; (1954 <sim808_init_commands+0x74>)
    18e4:	4b1c      	ldr	r3, [pc, #112]	; (1958 <sim808_init_commands+0x78>)
    18e6:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    18e8:	4b1c      	ldr	r3, [pc, #112]	; (195c <sim808_init_commands+0x7c>)
    18ea:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    18ec:	2200      	movs	r2, #0
    18ee:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    18f0:	491b      	ldr	r1, [pc, #108]	; (1960 <sim808_init_commands+0x80>)
    18f2:	481c      	ldr	r0, [pc, #112]	; (1964 <sim808_init_commands+0x84>)
    18f4:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    18f6:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    18f8:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    18fa:	491b      	ldr	r1, [pc, #108]	; (1968 <sim808_init_commands+0x88>)
    18fc:	481b      	ldr	r0, [pc, #108]	; (196c <sim808_init_commands+0x8c>)
    18fe:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    1900:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    1902:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    1904:	491a      	ldr	r1, [pc, #104]	; (1970 <sim808_init_commands+0x90>)
    1906:	481b      	ldr	r0, [pc, #108]	; (1974 <sim808_init_commands+0x94>)
    1908:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    190a:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    190c:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    190e:	491a      	ldr	r1, [pc, #104]	; (1978 <sim808_init_commands+0x98>)
    1910:	481a      	ldr	r0, [pc, #104]	; (197c <sim808_init_commands+0x9c>)
    1912:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    1914:	2001      	movs	r0, #1
    1916:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    1918:	4c19      	ldr	r4, [pc, #100]	; (1980 <sim808_init_commands+0xa0>)
    191a:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    191c:	4c19      	ldr	r4, [pc, #100]	; (1984 <sim808_init_commands+0xa4>)
    191e:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    1920:	4919      	ldr	r1, [pc, #100]	; (1988 <sim808_init_commands+0xa8>)
    1922:	4c1a      	ldr	r4, [pc, #104]	; (198c <sim808_init_commands+0xac>)
    1924:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    1926:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    1928:	4c19      	ldr	r4, [pc, #100]	; (1990 <sim808_init_commands+0xb0>)
    192a:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    192c:	4919      	ldr	r1, [pc, #100]	; (1994 <sim808_init_commands+0xb4>)
    192e:	4c1a      	ldr	r4, [pc, #104]	; (1998 <sim808_init_commands+0xb8>)
    1930:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    1932:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    1934:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    1936:	4819      	ldr	r0, [pc, #100]	; (199c <sim808_init_commands+0xbc>)
    1938:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    193a:	4919      	ldr	r1, [pc, #100]	; (19a0 <sim808_init_commands+0xc0>)
    193c:	4819      	ldr	r0, [pc, #100]	; (19a4 <sim808_init_commands+0xc4>)
    193e:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    1940:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    1942:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    1944:	4818      	ldr	r0, [pc, #96]	; (19a8 <sim808_init_commands+0xc8>)
    1946:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1948:	4918      	ldr	r1, [pc, #96]	; (19ac <sim808_init_commands+0xcc>)
    194a:	4819      	ldr	r0, [pc, #100]	; (19b0 <sim808_init_commands+0xd0>)
    194c:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    194e:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    1950:	604b      	str	r3, [r1, #4]
    1952:	bd10      	pop	{r4, pc}
    1954:	20000b24 	.word	0x20000b24
    1958:	0000b118 	.word	0x0000b118
    195c:	0000afa0 	.word	0x0000afa0
    1960:	20000ad0 	.word	0x20000ad0
    1964:	0000b120 	.word	0x0000b120
    1968:	20000b14 	.word	0x20000b14
    196c:	0000b128 	.word	0x0000b128
    1970:	20000b54 	.word	0x20000b54
    1974:	0000b138 	.word	0x0000b138
    1978:	20000af0 	.word	0x20000af0
    197c:	0000b148 	.word	0x0000b148
    1980:	0000b158 	.word	0x0000b158
    1984:	00000e69 	.word	0x00000e69
    1988:	20000ae0 	.word	0x20000ae0
    198c:	0000b164 	.word	0x0000b164
    1990:	0000b174 	.word	0x0000b174
    1994:	20000b04 	.word	0x20000b04
    1998:	0000b180 	.word	0x0000b180
    199c:	00000e4d 	.word	0x00000e4d
    19a0:	20000be8 	.word	0x20000be8
    19a4:	0000b190 	.word	0x0000b190
    19a8:	00000d99 	.word	0x00000d99
    19ac:	20000b44 	.word	0x20000b44
    19b0:	0000b1a0 	.word	0x0000b1a0

000019b4 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    19b4:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	gps_logging_enabled = 1;
    19b6:	2401      	movs	r4, #1
    19b8:	4b37      	ldr	r3, [pc, #220]	; (1a98 <sim808_init+0xe4>)
    19ba:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    19bc:	4937      	ldr	r1, [pc, #220]	; (1a9c <sim808_init+0xe8>)
    19be:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    19c0:	2300      	movs	r3, #0
    19c2:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    19c4:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    19c6:	201b      	movs	r0, #27
    19c8:	4b35      	ldr	r3, [pc, #212]	; (1aa0 <sim808_init+0xec>)
    19ca:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    19cc:	2280      	movs	r2, #128	; 0x80
    19ce:	0512      	lsls	r2, r2, #20
    19d0:	4b34      	ldr	r3, [pc, #208]	; (1aa4 <sim808_init+0xf0>)
    19d2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    19d4:	4b34      	ldr	r3, [pc, #208]	; (1aa8 <sim808_init+0xf4>)
    19d6:	4798      	blx	r3
	init_sim808_usart_callbacks();
    19d8:	4b34      	ldr	r3, [pc, #208]	; (1aac <sim808_init+0xf8>)
    19da:	4798      	blx	r3
	sim808_init_commands();
    19dc:	4b34      	ldr	r3, [pc, #208]	; (1ab0 <sim808_init+0xfc>)
    19de:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    19e0:	4b34      	ldr	r3, [pc, #208]	; (1ab4 <sim808_init+0x100>)
    19e2:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    19e4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    19e8:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    19ea:	4c33      	ldr	r4, [pc, #204]	; (1ab8 <sim808_init+0x104>)
    19ec:	1c20      	adds	r0, r4, #0
    19ee:	4933      	ldr	r1, [pc, #204]	; (1abc <sim808_init+0x108>)
    19f0:	2201      	movs	r2, #1
    19f2:	4b33      	ldr	r3, [pc, #204]	; (1ac0 <sim808_init+0x10c>)
    19f4:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    19f6:	1c20      	adds	r0, r4, #0
    19f8:	4932      	ldr	r1, [pc, #200]	; (1ac4 <sim808_init+0x110>)
    19fa:	2201      	movs	r2, #1
    19fc:	4b32      	ldr	r3, [pc, #200]	; (1ac8 <sim808_init+0x114>)
    19fe:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    1a00:	4b32      	ldr	r3, [pc, #200]	; (1acc <sim808_init+0x118>)
    1a02:	6818      	ldr	r0, [r3, #0]
    1a04:	6859      	ldr	r1, [r3, #4]
    1a06:	689a      	ldr	r2, [r3, #8]
    1a08:	68db      	ldr	r3, [r3, #12]
    1a0a:	4c31      	ldr	r4, [pc, #196]	; (1ad0 <sim808_init+0x11c>)
    1a0c:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    1a0e:	20fa      	movs	r0, #250	; 0xfa
    1a10:	0040      	lsls	r0, r0, #1
    1a12:	4b30      	ldr	r3, [pc, #192]	; (1ad4 <sim808_init+0x120>)
    1a14:	4798      	blx	r3
    1a16:	2800      	cmp	r0, #0
    1a18:	d10a      	bne.n	1a30 <sim808_init+0x7c>
		//Enable the module if turned off:
		delay_ms(400);
    1a1a:	20c8      	movs	r0, #200	; 0xc8
    1a1c:	0040      	lsls	r0, r0, #1
    1a1e:	4e2e      	ldr	r6, [pc, #184]	; (1ad8 <sim808_init+0x124>)
    1a20:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a22:	4c20      	ldr	r4, [pc, #128]	; (1aa4 <sim808_init+0xf0>)
    1a24:	2580      	movs	r5, #128	; 0x80
    1a26:	052d      	lsls	r5, r5, #20
    1a28:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(10000);
    1a2a:	482c      	ldr	r0, [pc, #176]	; (1adc <sim808_init+0x128>)
    1a2c:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a2e:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    1a30:	4c21      	ldr	r4, [pc, #132]	; (1ab8 <sim808_init+0x104>)
    1a32:	2531      	movs	r5, #49	; 0x31
    1a34:	5d63      	ldrb	r3, [r4, r5]
    1a36:	2202      	movs	r2, #2
    1a38:	4393      	bics	r3, r2
    1a3a:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    1a3c:	4b28      	ldr	r3, [pc, #160]	; (1ae0 <sim808_init+0x12c>)
    1a3e:	6818      	ldr	r0, [r3, #0]
    1a40:	6859      	ldr	r1, [r3, #4]
    1a42:	689a      	ldr	r2, [r3, #8]
    1a44:	68db      	ldr	r3, [r3, #12]
    1a46:	4e22      	ldr	r6, [pc, #136]	; (1ad0 <sim808_init+0x11c>)
    1a48:	47b0      	blx	r6
		delay_ms(400);
    1a4a:	20c8      	movs	r0, #200	; 0xc8
    1a4c:	0040      	lsls	r0, r0, #1
    1a4e:	4b22      	ldr	r3, [pc, #136]	; (1ad8 <sim808_init+0x124>)
    1a50:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1a52:	4b24      	ldr	r3, [pc, #144]	; (1ae4 <sim808_init+0x130>)
    1a54:	6818      	ldr	r0, [r3, #0]
    1a56:	6859      	ldr	r1, [r3, #4]
    1a58:	689a      	ldr	r2, [r3, #8]
    1a5a:	68db      	ldr	r3, [r3, #12]
    1a5c:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1a5e:	5d62      	ldrb	r2, [r4, r5]
    1a60:	2302      	movs	r3, #2
    1a62:	4313      	orrs	r3, r2
    1a64:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1a66:	1c20      	adds	r0, r4, #0
    1a68:	4916      	ldr	r1, [pc, #88]	; (1ac4 <sim808_init+0x110>)
    1a6a:	2201      	movs	r2, #1
    1a6c:	4b16      	ldr	r3, [pc, #88]	; (1ac8 <sim808_init+0x114>)
    1a6e:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1a70:	25fa      	movs	r5, #250	; 0xfa
    1a72:	006d      	lsls	r5, r5, #1
    1a74:	1c28      	adds	r0, r5, #0
    1a76:	4c17      	ldr	r4, [pc, #92]	; (1ad4 <sim808_init+0x120>)
    1a78:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1a7a:	4b1b      	ldr	r3, [pc, #108]	; (1ae8 <sim808_init+0x134>)
    1a7c:	6818      	ldr	r0, [r3, #0]
    1a7e:	6859      	ldr	r1, [r3, #4]
    1a80:	689a      	ldr	r2, [r3, #8]
    1a82:	68db      	ldr	r3, [r3, #12]
    1a84:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1a86:	1c28      	adds	r0, r5, #0
    1a88:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1a8a:	4d18      	ldr	r5, [pc, #96]	; (1aec <sim808_init+0x138>)
		connection = sim808_connect();	
    1a8c:	4c18      	ldr	r4, [pc, #96]	; (1af0 <sim808_init+0x13c>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1a8e:	47a8      	blx	r5
		connection = sim808_connect();	
    1a90:	47a0      	blx	r4
	} while(connection == 0);
    1a92:	2800      	cmp	r0, #0
    1a94:	d0fb      	beq.n	1a8e <sim808_init+0xda>
}
    1a96:	bd70      	pop	{r4, r5, r6, pc}
    1a98:	20000a71 	.word	0x20000a71
    1a9c:	20000ac0 	.word	0x20000ac0
    1aa0:	000026f1 	.word	0x000026f1
    1aa4:	41004400 	.word	0x41004400
    1aa8:	000017ad 	.word	0x000017ad
    1aac:	000018b9 	.word	0x000018b9
    1ab0:	000018e1 	.word	0x000018e1
    1ab4:	2000000c 	.word	0x2000000c
    1ab8:	20002ce4 	.word	0x20002ce4
    1abc:	00001375 	.word	0x00001375
    1ac0:	000034f9 	.word	0x000034f9
    1ac4:	20000b00 	.word	0x20000b00
    1ac8:	00003511 	.word	0x00003511
    1acc:	20000b44 	.word	0x20000b44
    1ad0:	00001421 	.word	0x00001421
    1ad4:	00001505 	.word	0x00001505
    1ad8:	00002129 	.word	0x00002129
    1adc:	00002710 	.word	0x00002710
    1ae0:	20000b24 	.word	0x20000b24
    1ae4:	20000ad0 	.word	0x20000ad0
    1ae8:	20000b14 	.word	0x20000b14
    1aec:	000015bd 	.word	0x000015bd
    1af0:	00001735 	.word	0x00001735

00001af4 <spi_master_write_done>:
	spi_write_buffer_job(&spi_master_instance, buf, 2);

}

 void spi_master_write_done(struct spi_module *const module)
{
    1af4:	b500      	push	{lr}
    1af6:	b083      	sub	sp, #12
	spi_select_slave(&spi_master_instance, &slave, false);
    1af8:	4809      	ldr	r0, [pc, #36]	; (1b20 <spi_master_write_done+0x2c>)
    1afa:	490a      	ldr	r1, [pc, #40]	; (1b24 <spi_master_write_done+0x30>)
    1afc:	2200      	movs	r2, #0
    1afe:	4b0a      	ldr	r3, [pc, #40]	; (1b28 <spi_master_write_done+0x34>)
    1b00:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b02:	a901      	add	r1, sp, #4
    1b04:	2380      	movs	r3, #128	; 0x80
    1b06:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b08:	2300      	movs	r3, #0
    1b0a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b0c:	2201      	movs	r2, #1
    1b0e:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    1b10:	70cb      	strb	r3, [r1, #3]
	
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
    1b12:	4b06      	ldr	r3, [pc, #24]	; (1b2c <spi_master_write_done+0x38>)
    1b14:	681b      	ldr	r3, [r3, #0]
    1b16:	7898      	ldrb	r0, [r3, #2]
    1b18:	4b05      	ldr	r3, [pc, #20]	; (1b30 <spi_master_write_done+0x3c>)
    1b1a:	4798      	blx	r3
}
    1b1c:	b003      	add	sp, #12
    1b1e:	bd00      	pop	{pc}
    1b20:	20000974 	.word	0x20000974
    1b24:	200009b0 	.word	0x200009b0
    1b28:	00002ca5 	.word	0x00002ca5
    1b2c:	20002d98 	.word	0x20002d98
    1b30:	00003cfd 	.word	0x00003cfd

00001b34 <set_disp_led>:
		sseg_leds.blue_set = 111;
		break;
	}
}
 void set_disp_led(RGB_LED_t values)
 {
    1b34:	b082      	sub	sp, #8
    1b36:	1c02      	adds	r2, r0, #0
    1b38:	0c00      	lsrs	r0, r0, #16
	sseg_leds = values;
    1b3a:	4b02      	ldr	r3, [pc, #8]	; (1b44 <set_disp_led+0x10>)
    1b3c:	801a      	strh	r2, [r3, #0]
    1b3e:	7098      	strb	r0, [r3, #2]
 }
    1b40:	b002      	add	sp, #8
    1b42:	4770      	bx	lr
    1b44:	20002d8c 	.word	0x20002d8c

00001b48 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    1b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b4a:	465f      	mov	r7, fp
    1b4c:	4656      	mov	r6, sl
    1b4e:	464d      	mov	r5, r9
    1b50:	4644      	mov	r4, r8
    1b52:	b4f0      	push	{r4, r5, r6, r7}
    1b54:	b083      	sub	sp, #12
    1b56:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    1b58:	2100      	movs	r1, #0
    1b5a:	4ba1      	ldr	r3, [pc, #644]	; (1de0 <set_seg_disp_num+0x298>)
    1b5c:	4798      	blx	r3
    1b5e:	2800      	cmp	r0, #0
    1b60:	d002      	beq.n	1b68 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    1b62:	2380      	movs	r3, #128	; 0x80
    1b64:	061b      	lsls	r3, r3, #24
    1b66:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    1b68:	1c20      	adds	r0, r4, #0
    1b6a:	4b9e      	ldr	r3, [pc, #632]	; (1de4 <set_seg_disp_num+0x29c>)
    1b6c:	4798      	blx	r3
    1b6e:	1c06      	adds	r6, r0, #0
    1b70:	1c0f      	adds	r7, r1, #0
    1b72:	4b96      	ldr	r3, [pc, #600]	; (1dcc <set_seg_disp_num+0x284>)
    1b74:	4a94      	ldr	r2, [pc, #592]	; (1dc8 <set_seg_disp_num+0x280>)
    1b76:	4d9c      	ldr	r5, [pc, #624]	; (1de8 <set_seg_disp_num+0x2a0>)
    1b78:	47a8      	blx	r5
    1b7a:	2800      	cmp	r0, #0
    1b7c:	d035      	beq.n	1bea <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    1b7e:	1c20      	adds	r0, r4, #0
    1b80:	4b9a      	ldr	r3, [pc, #616]	; (1dec <set_seg_disp_num+0x2a4>)
    1b82:	4798      	blx	r3
    1b84:	4680      	mov	r8, r0
    1b86:	4c9a      	ldr	r4, [pc, #616]	; (1df0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1b88:	4d9a      	ldr	r5, [pc, #616]	; (1df4 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    1b8a:	4b9b      	ldr	r3, [pc, #620]	; (1df8 <set_seg_disp_num+0x2b0>)
    1b8c:	4699      	mov	r9, r3
    1b8e:	21fa      	movs	r1, #250	; 0xfa
    1b90:	0089      	lsls	r1, r1, #2
    1b92:	4798      	blx	r3
    1b94:	4f99      	ldr	r7, [pc, #612]	; (1dfc <set_seg_disp_num+0x2b4>)
    1b96:	210a      	movs	r1, #10
    1b98:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1b9a:	b2c8      	uxtb	r0, r1
    1b9c:	4e98      	ldr	r6, [pc, #608]	; (1e00 <set_seg_disp_num+0x2b8>)
    1b9e:	210a      	movs	r1, #10
    1ba0:	47b0      	blx	r6
    1ba2:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    1ba4:	5c6b      	ldrb	r3, [r5, r1]
    1ba6:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    1ba8:	4640      	mov	r0, r8
    1baa:	2164      	movs	r1, #100	; 0x64
    1bac:	47c8      	blx	r9
    1bae:	210a      	movs	r1, #10
    1bb0:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1bb2:	b2c8      	uxtb	r0, r1
    1bb4:	210a      	movs	r1, #10
    1bb6:	47b0      	blx	r6
    1bb8:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    1bba:	5c6b      	ldrb	r3, [r5, r1]
    1bbc:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    1bbe:	4640      	mov	r0, r8
    1bc0:	210a      	movs	r1, #10
    1bc2:	47c8      	blx	r9
    1bc4:	210a      	movs	r1, #10
    1bc6:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1bc8:	b2c8      	uxtb	r0, r1
    1bca:	210a      	movs	r1, #10
    1bcc:	47b0      	blx	r6
    1bce:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    1bd0:	5c6b      	ldrb	r3, [r5, r1]
    1bd2:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1bd4:	4640      	mov	r0, r8
    1bd6:	210a      	movs	r1, #10
    1bd8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1bda:	b2c8      	uxtb	r0, r1
    1bdc:	210a      	movs	r1, #10
    1bde:	47b0      	blx	r6
    1be0:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1be2:	5c6b      	ldrb	r3, [r5, r1]
    1be4:	3b80      	subs	r3, #128	; 0x80
    1be6:	70e3      	strb	r3, [r4, #3]
    1be8:	e0de      	b.n	1da8 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    1bea:	1c30      	adds	r0, r6, #0
    1bec:	1c39      	adds	r1, r7, #0
    1bee:	4a78      	ldr	r2, [pc, #480]	; (1dd0 <set_seg_disp_num+0x288>)
    1bf0:	4b78      	ldr	r3, [pc, #480]	; (1dd4 <set_seg_disp_num+0x28c>)
    1bf2:	4d7d      	ldr	r5, [pc, #500]	; (1de8 <set_seg_disp_num+0x2a0>)
    1bf4:	47a8      	blx	r5
    1bf6:	2800      	cmp	r0, #0
    1bf8:	d03c      	beq.n	1c74 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1bfa:	1c20      	adds	r0, r4, #0
    1bfc:	4b7b      	ldr	r3, [pc, #492]	; (1dec <set_seg_disp_num+0x2a4>)
    1bfe:	4798      	blx	r3
    1c00:	4680      	mov	r8, r0
    1c02:	4d7b      	ldr	r5, [pc, #492]	; (1df0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c04:	4e7b      	ldr	r6, [pc, #492]	; (1df4 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1c06:	4b7c      	ldr	r3, [pc, #496]	; (1df8 <set_seg_disp_num+0x2b0>)
    1c08:	469a      	mov	sl, r3
    1c0a:	2164      	movs	r1, #100	; 0x64
    1c0c:	4798      	blx	r3
    1c0e:	4b7b      	ldr	r3, [pc, #492]	; (1dfc <set_seg_disp_num+0x2b4>)
    1c10:	4699      	mov	r9, r3
    1c12:	210a      	movs	r1, #10
    1c14:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c16:	b2c8      	uxtb	r0, r1
    1c18:	4f79      	ldr	r7, [pc, #484]	; (1e00 <set_seg_disp_num+0x2b8>)
    1c1a:	210a      	movs	r1, #10
    1c1c:	47b8      	blx	r7
    1c1e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1c20:	5c73      	ldrb	r3, [r6, r1]
    1c22:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1c24:	4640      	mov	r0, r8
    1c26:	210a      	movs	r1, #10
    1c28:	47d0      	blx	sl
    1c2a:	210a      	movs	r1, #10
    1c2c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c2e:	b2c8      	uxtb	r0, r1
    1c30:	210a      	movs	r1, #10
    1c32:	47b8      	blx	r7
    1c34:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1c36:	5c73      	ldrb	r3, [r6, r1]
    1c38:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    1c3a:	4640      	mov	r0, r8
    1c3c:	210a      	movs	r1, #10
    1c3e:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c40:	b2c8      	uxtb	r0, r1
    1c42:	210a      	movs	r1, #10
    1c44:	47b8      	blx	r7
    1c46:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    1c48:	5c73      	ldrb	r3, [r6, r1]
    1c4a:	3b80      	subs	r3, #128	; 0x80
    1c4c:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    1c4e:	4640      	mov	r0, r8
    1c50:	4b6c      	ldr	r3, [pc, #432]	; (1e04 <set_seg_disp_num+0x2bc>)
    1c52:	4798      	blx	r3
    1c54:	1c01      	adds	r1, r0, #0
    1c56:	1c20      	adds	r0, r4, #0
    1c58:	4b6b      	ldr	r3, [pc, #428]	; (1e08 <set_seg_disp_num+0x2c0>)
    1c5a:	4798      	blx	r3
    1c5c:	496b      	ldr	r1, [pc, #428]	; (1e0c <set_seg_disp_num+0x2c4>)
    1c5e:	4b6c      	ldr	r3, [pc, #432]	; (1e10 <set_seg_disp_num+0x2c8>)
    1c60:	4798      	blx	r3
    1c62:	4b6c      	ldr	r3, [pc, #432]	; (1e14 <set_seg_disp_num+0x2cc>)
    1c64:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c66:	b2c0      	uxtb	r0, r0
    1c68:	210a      	movs	r1, #10
    1c6a:	47b8      	blx	r7
    1c6c:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    1c6e:	5c73      	ldrb	r3, [r6, r1]
    1c70:	70eb      	strb	r3, [r5, #3]
    1c72:	e099      	b.n	1da8 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    1c74:	1c30      	adds	r0, r6, #0
    1c76:	1c39      	adds	r1, r7, #0
    1c78:	4a57      	ldr	r2, [pc, #348]	; (1dd8 <set_seg_disp_num+0x290>)
    1c7a:	4b58      	ldr	r3, [pc, #352]	; (1ddc <set_seg_disp_num+0x294>)
    1c7c:	4d5a      	ldr	r5, [pc, #360]	; (1de8 <set_seg_disp_num+0x2a0>)
    1c7e:	47a8      	blx	r5
    1c80:	2800      	cmp	r0, #0
    1c82:	d047      	beq.n	1d14 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    1c84:	4b59      	ldr	r3, [pc, #356]	; (1dec <set_seg_disp_num+0x2a4>)
    1c86:	469b      	mov	fp, r3
    1c88:	1c20      	adds	r0, r4, #0
    1c8a:	4798      	blx	r3
    1c8c:	4680      	mov	r8, r0
    1c8e:	4d58      	ldr	r5, [pc, #352]	; (1df0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1c90:	4e58      	ldr	r6, [pc, #352]	; (1df4 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    1c92:	210a      	movs	r1, #10
    1c94:	4b58      	ldr	r3, [pc, #352]	; (1df8 <set_seg_disp_num+0x2b0>)
    1c96:	4798      	blx	r3
    1c98:	4b58      	ldr	r3, [pc, #352]	; (1dfc <set_seg_disp_num+0x2b4>)
    1c9a:	4699      	mov	r9, r3
    1c9c:	210a      	movs	r1, #10
    1c9e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1ca0:	b2c8      	uxtb	r0, r1
    1ca2:	4f57      	ldr	r7, [pc, #348]	; (1e00 <set_seg_disp_num+0x2b8>)
    1ca4:	210a      	movs	r1, #10
    1ca6:	47b8      	blx	r7
    1ca8:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    1caa:	5c73      	ldrb	r3, [r6, r1]
    1cac:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    1cae:	4640      	mov	r0, r8
    1cb0:	210a      	movs	r1, #10
    1cb2:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1cb4:	b2c8      	uxtb	r0, r1
    1cb6:	210a      	movs	r1, #10
    1cb8:	47b8      	blx	r7
    1cba:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    1cbc:	5c73      	ldrb	r3, [r6, r1]
    1cbe:	3b80      	subs	r3, #128	; 0x80
    1cc0:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1cc2:	4b50      	ldr	r3, [pc, #320]	; (1e04 <set_seg_disp_num+0x2bc>)
    1cc4:	469a      	mov	sl, r3
    1cc6:	4640      	mov	r0, r8
    1cc8:	4798      	blx	r3
    1cca:	1c01      	adds	r1, r0, #0
    1ccc:	4b4e      	ldr	r3, [pc, #312]	; (1e08 <set_seg_disp_num+0x2c0>)
    1cce:	4699      	mov	r9, r3
    1cd0:	1c20      	adds	r0, r4, #0
    1cd2:	4798      	blx	r3
    1cd4:	4b4e      	ldr	r3, [pc, #312]	; (1e10 <set_seg_disp_num+0x2c8>)
    1cd6:	4698      	mov	r8, r3
    1cd8:	494c      	ldr	r1, [pc, #304]	; (1e0c <set_seg_disp_num+0x2c4>)
    1cda:	4798      	blx	r3
    1cdc:	4b4d      	ldr	r3, [pc, #308]	; (1e14 <set_seg_disp_num+0x2cc>)
    1cde:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1ce0:	b2c0      	uxtb	r0, r0
    1ce2:	210a      	movs	r1, #10
    1ce4:	47b8      	blx	r7
    1ce6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1ce8:	5c73      	ldrb	r3, [r6, r1]
    1cea:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    1cec:	1c20      	adds	r0, r4, #0
    1cee:	4947      	ldr	r1, [pc, #284]	; (1e0c <set_seg_disp_num+0x2c4>)
    1cf0:	47c0      	blx	r8
    1cf2:	1c04      	adds	r4, r0, #0
    1cf4:	47d8      	blx	fp
    1cf6:	47d0      	blx	sl
    1cf8:	1c01      	adds	r1, r0, #0
    1cfa:	1c20      	adds	r0, r4, #0
    1cfc:	47c8      	blx	r9
    1cfe:	4943      	ldr	r1, [pc, #268]	; (1e0c <set_seg_disp_num+0x2c4>)
    1d00:	47c0      	blx	r8
    1d02:	4b44      	ldr	r3, [pc, #272]	; (1e14 <set_seg_disp_num+0x2cc>)
    1d04:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1d06:	b2c0      	uxtb	r0, r0
    1d08:	210a      	movs	r1, #10
    1d0a:	47b8      	blx	r7
    1d0c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    1d0e:	5c73      	ldrb	r3, [r6, r1]
    1d10:	70eb      	strb	r3, [r5, #3]
    1d12:	e049      	b.n	1da8 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    1d14:	4b35      	ldr	r3, [pc, #212]	; (1dec <set_seg_disp_num+0x2a4>)
    1d16:	469a      	mov	sl, r3
    1d18:	1c20      	adds	r0, r4, #0
    1d1a:	4798      	blx	r3
    1d1c:	1c05      	adds	r5, r0, #0
    1d1e:	4e34      	ldr	r6, [pc, #208]	; (1df0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1d20:	4f34      	ldr	r7, [pc, #208]	; (1df4 <set_seg_disp_num+0x2ac>)
    1d22:	b2c0      	uxtb	r0, r0
    1d24:	4b36      	ldr	r3, [pc, #216]	; (1e00 <set_seg_disp_num+0x2b8>)
    1d26:	4698      	mov	r8, r3
    1d28:	210a      	movs	r1, #10
    1d2a:	4798      	blx	r3
    1d2c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    1d2e:	5c7b      	ldrb	r3, [r7, r1]
    1d30:	3b80      	subs	r3, #128	; 0x80
    1d32:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1d34:	4b33      	ldr	r3, [pc, #204]	; (1e04 <set_seg_disp_num+0x2bc>)
    1d36:	4699      	mov	r9, r3
    1d38:	1c28      	adds	r0, r5, #0
    1d3a:	4798      	blx	r3
    1d3c:	1c01      	adds	r1, r0, #0
    1d3e:	1c20      	adds	r0, r4, #0
    1d40:	4b31      	ldr	r3, [pc, #196]	; (1e08 <set_seg_disp_num+0x2c0>)
    1d42:	4798      	blx	r3
    1d44:	4d32      	ldr	r5, [pc, #200]	; (1e10 <set_seg_disp_num+0x2c8>)
    1d46:	4931      	ldr	r1, [pc, #196]	; (1e0c <set_seg_disp_num+0x2c4>)
    1d48:	47a8      	blx	r5
    1d4a:	4b32      	ldr	r3, [pc, #200]	; (1e14 <set_seg_disp_num+0x2cc>)
    1d4c:	469b      	mov	fp, r3
    1d4e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1d50:	b2c0      	uxtb	r0, r0
    1d52:	210a      	movs	r1, #10
    1d54:	47c0      	blx	r8
    1d56:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1d58:	5c7b      	ldrb	r3, [r7, r1]
    1d5a:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    1d5c:	1c20      	adds	r0, r4, #0
    1d5e:	492b      	ldr	r1, [pc, #172]	; (1e0c <set_seg_disp_num+0x2c4>)
    1d60:	47a8      	blx	r5
    1d62:	9001      	str	r0, [sp, #4]
    1d64:	47d0      	blx	sl
    1d66:	47c8      	blx	r9
    1d68:	1c01      	adds	r1, r0, #0
    1d6a:	9801      	ldr	r0, [sp, #4]
    1d6c:	4b26      	ldr	r3, [pc, #152]	; (1e08 <set_seg_disp_num+0x2c0>)
    1d6e:	4798      	blx	r3
    1d70:	4926      	ldr	r1, [pc, #152]	; (1e0c <set_seg_disp_num+0x2c4>)
    1d72:	47a8      	blx	r5
    1d74:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1d76:	b2c0      	uxtb	r0, r0
    1d78:	210a      	movs	r1, #10
    1d7a:	47c0      	blx	r8
    1d7c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    1d7e:	5c7b      	ldrb	r3, [r7, r1]
    1d80:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1d82:	1c20      	adds	r0, r4, #0
    1d84:	4924      	ldr	r1, [pc, #144]	; (1e18 <set_seg_disp_num+0x2d0>)
    1d86:	47a8      	blx	r5
    1d88:	1c04      	adds	r4, r0, #0
    1d8a:	47d0      	blx	sl
    1d8c:	47c8      	blx	r9
    1d8e:	1c01      	adds	r1, r0, #0
    1d90:	1c20      	adds	r0, r4, #0
    1d92:	4b1d      	ldr	r3, [pc, #116]	; (1e08 <set_seg_disp_num+0x2c0>)
    1d94:	4798      	blx	r3
    1d96:	491d      	ldr	r1, [pc, #116]	; (1e0c <set_seg_disp_num+0x2c4>)
    1d98:	47a8      	blx	r5
    1d9a:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1d9c:	b2c0      	uxtb	r0, r0
    1d9e:	210a      	movs	r1, #10
    1da0:	47c0      	blx	r8
    1da2:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1da4:	5c7b      	ldrb	r3, [r7, r1]
    1da6:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    1da8:	4b1c      	ldr	r3, [pc, #112]	; (1e1c <set_seg_disp_num+0x2d4>)
    1daa:	781b      	ldrb	r3, [r3, #0]
    1dac:	b2db      	uxtb	r3, r3
    1dae:	2b0f      	cmp	r3, #15
    1db0:	d802      	bhi.n	1db8 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    1db2:	2210      	movs	r2, #16
    1db4:	4b19      	ldr	r3, [pc, #100]	; (1e1c <set_seg_disp_num+0x2d4>)
    1db6:	701a      	strb	r2, [r3, #0]
	 }

 }
    1db8:	b003      	add	sp, #12
    1dba:	bc3c      	pop	{r2, r3, r4, r5}
    1dbc:	4690      	mov	r8, r2
    1dbe:	4699      	mov	r9, r3
    1dc0:	46a2      	mov	sl, r4
    1dc2:	46ab      	mov	fp, r5
    1dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dc6:	46c0      	nop			; (mov r8, r8)
    1dc8:	851eb852 	.word	0x851eb852
    1dcc:	408f3feb 	.word	0x408f3feb
    1dd0:	28f5c28f 	.word	0x28f5c28f
    1dd4:	4058ff5c 	.word	0x4058ff5c
    1dd8:	ed916873 	.word	0xed916873
    1ddc:	4023ff7c 	.word	0x4023ff7c
    1de0:	00008879 	.word	0x00008879
    1de4:	0000ad21 	.word	0x0000ad21
    1de8:	0000882d 	.word	0x0000882d
    1dec:	0000903d 	.word	0x0000903d
    1df0:	20002d90 	.word	0x20002d90
    1df4:	0000b1a4 	.word	0x0000b1a4
    1df8:	00008715 	.word	0x00008715
    1dfc:	000087c1 	.word	0x000087c1
    1e00:	00008701 	.word	0x00008701
    1e04:	0000907d 	.word	0x0000907d
    1e08:	00008d51 	.word	0x00008d51
    1e0c:	41200000 	.word	0x41200000
    1e10:	00008afd 	.word	0x00008afd
    1e14:	0000890d 	.word	0x0000890d
    1e18:	42c80000 	.word	0x42c80000
    1e1c:	20002d9c 	.word	0x20002d9c

00001e20 <sseg_set_display_brightness>:

//Set screen brightness
void sseg_set_display_brightness(uint8_t level)
{
	sseg_brightness = level;
    1e20:	4b01      	ldr	r3, [pc, #4]	; (1e28 <sseg_set_display_brightness+0x8>)
    1e22:	7018      	strb	r0, [r3, #0]
}
    1e24:	4770      	bx	lr
    1e26:	46c0      	nop			; (mov r8, r8)
    1e28:	20002d9c 	.word	0x20002d9c

00001e2c <sseg_update_display>:

//Redraw display and handle leds
void sseg_update_display(void)
{
    1e2c:	b508      	push	{r3, lr}

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    1e2e:	4b33      	ldr	r3, [pc, #204]	; (1efc <sseg_update_display+0xd0>)
    1e30:	781b      	ldrb	r3, [r3, #0]
    1e32:	3301      	adds	r3, #1
    1e34:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
    1e36:	2b03      	cmp	r3, #3
    1e38:	d802      	bhi.n	1e40 <sseg_update_display+0x14>

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    1e3a:	4a30      	ldr	r2, [pc, #192]	; (1efc <sseg_update_display+0xd0>)
    1e3c:	7013      	strb	r3, [r2, #0]
    1e3e:	e013      	b.n	1e68 <sseg_update_display+0x3c>
	if (active_num >= 4)
	{
		active_num = 0;
    1e40:	2200      	movs	r2, #0
    1e42:	4b2e      	ldr	r3, [pc, #184]	; (1efc <sseg_update_display+0xd0>)
    1e44:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    1e46:	4b2e      	ldr	r3, [pc, #184]	; (1f00 <sseg_update_display+0xd4>)
    1e48:	781b      	ldrb	r3, [r3, #0]
    1e4a:	005b      	lsls	r3, r3, #1
    1e4c:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
    1e4e:	2b00      	cmp	r3, #0
    1e50:	d002      	beq.n	1e58 <sseg_update_display+0x2c>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    1e52:	4a2b      	ldr	r2, [pc, #172]	; (1f00 <sseg_update_display+0xd4>)
    1e54:	7013      	strb	r3, [r2, #0]
    1e56:	e002      	b.n	1e5e <sseg_update_display+0x32>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = BCM_MIN_STEP;
    1e58:	2210      	movs	r2, #16
    1e5a:	4b29      	ldr	r3, [pc, #164]	; (1f00 <sseg_update_display+0xd4>)
    1e5c:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&display_timer_instance, bcm_cycle);
    1e5e:	4b28      	ldr	r3, [pc, #160]	; (1f00 <sseg_update_display+0xd4>)
    1e60:	7819      	ldrb	r1, [r3, #0]
    1e62:	4828      	ldr	r0, [pc, #160]	; (1f04 <sseg_update_display+0xd8>)
    1e64:	4b28      	ldr	r3, [pc, #160]	; (1f08 <sseg_update_display+0xdc>)
    1e66:	4798      	blx	r3
	}

	// 	//Get the proper number
	buf[0] = (sseg_num_num[active_num] & 0xf0);	//high 7seg nibble + rgb
    1e68:	4b24      	ldr	r3, [pc, #144]	; (1efc <sseg_update_display+0xd0>)
    1e6a:	781b      	ldrb	r3, [r3, #0]
    1e6c:	4a27      	ldr	r2, [pc, #156]	; (1f0c <sseg_update_display+0xe0>)
    1e6e:	5cd2      	ldrb	r2, [r2, r3]
    1e70:	230f      	movs	r3, #15
    1e72:	1c11      	adds	r1, r2, #0
    1e74:	4399      	bics	r1, r3
    1e76:	4b26      	ldr	r3, [pc, #152]	; (1f10 <sseg_update_display+0xe4>)
    1e78:	7019      	strb	r1, [r3, #0]

	//Light led for each bcm level
	if(!(sseg_leds.red_set & bcm_cycle))
    1e7a:	4b21      	ldr	r3, [pc, #132]	; (1f00 <sseg_update_display+0xd4>)
    1e7c:	781b      	ldrb	r3, [r3, #0]
    1e7e:	4825      	ldr	r0, [pc, #148]	; (1f14 <sseg_update_display+0xe8>)
    1e80:	7800      	ldrb	r0, [r0, #0]
    1e82:	4218      	tst	r0, r3
    1e84:	d102      	bne.n	1e8c <sseg_update_display+0x60>
	{
		buf[0] += RED_LED_BIT;
    1e86:	3104      	adds	r1, #4
    1e88:	4821      	ldr	r0, [pc, #132]	; (1f10 <sseg_update_display+0xe4>)
    1e8a:	7001      	strb	r1, [r0, #0]
	}
	if(!(sseg_leds.green_set & bcm_cycle))
    1e8c:	4921      	ldr	r1, [pc, #132]	; (1f14 <sseg_update_display+0xe8>)
    1e8e:	7849      	ldrb	r1, [r1, #1]
    1e90:	4219      	tst	r1, r3
    1e92:	d103      	bne.n	1e9c <sseg_update_display+0x70>
	{
		buf[0] += GREEN_LED_BIT;
    1e94:	491e      	ldr	r1, [pc, #120]	; (1f10 <sseg_update_display+0xe4>)
    1e96:	7808      	ldrb	r0, [r1, #0]
    1e98:	3002      	adds	r0, #2
    1e9a:	7008      	strb	r0, [r1, #0]
	}
	if(!(sseg_leds.blue_set & bcm_cycle))
    1e9c:	491d      	ldr	r1, [pc, #116]	; (1f14 <sseg_update_display+0xe8>)
    1e9e:	7889      	ldrb	r1, [r1, #2]
    1ea0:	4219      	tst	r1, r3
    1ea2:	d103      	bne.n	1eac <sseg_update_display+0x80>
	{
		buf[0] += BLUE_LED_BIT;
    1ea4:	4b1a      	ldr	r3, [pc, #104]	; (1f10 <sseg_update_display+0xe4>)
    1ea6:	7819      	ldrb	r1, [r3, #0]
    1ea8:	3108      	adds	r1, #8
    1eaa:	7019      	strb	r1, [r3, #0]
	}

	buf[1] = (sseg_num_num[active_num] & 0x0f) ;	//U1!!!!!!!!!!!!!!!!!!	//low 7seg nibble	&& segment select is at high nibble
    1eac:	230f      	movs	r3, #15
    1eae:	401a      	ands	r2, r3
    1eb0:	4b17      	ldr	r3, [pc, #92]	; (1f10 <sseg_update_display+0xe4>)
    1eb2:	705a      	strb	r2, [r3, #1]

	spi_select_slave(&spi_master_instance, &slave, true);
    1eb4:	4818      	ldr	r0, [pc, #96]	; (1f18 <sseg_update_display+0xec>)
    1eb6:	4919      	ldr	r1, [pc, #100]	; (1f1c <sseg_update_display+0xf0>)
    1eb8:	2201      	movs	r2, #1
    1eba:	4b19      	ldr	r3, [pc, #100]	; (1f20 <sseg_update_display+0xf4>)
    1ebc:	4798      	blx	r3

	if(sseg_brightness & bcm_cycle)
    1ebe:	4b19      	ldr	r3, [pc, #100]	; (1f24 <sseg_update_display+0xf8>)
    1ec0:	781a      	ldrb	r2, [r3, #0]
    1ec2:	4b0f      	ldr	r3, [pc, #60]	; (1f00 <sseg_update_display+0xd4>)
    1ec4:	781b      	ldrb	r3, [r3, #0]
    1ec6:	421a      	tst	r2, r3
    1ec8:	d00d      	beq.n	1ee6 <sseg_update_display+0xba>
	{
		buf[1] +=  (~(1 << (7 - active_num)) & 0xf0);
    1eca:	4b11      	ldr	r3, [pc, #68]	; (1f10 <sseg_update_display+0xe4>)
    1ecc:	4a0b      	ldr	r2, [pc, #44]	; (1efc <sseg_update_display+0xd0>)
    1ece:	7812      	ldrb	r2, [r2, #0]
    1ed0:	2107      	movs	r1, #7
    1ed2:	1a8a      	subs	r2, r1, r2
    1ed4:	2101      	movs	r1, #1
    1ed6:	4091      	lsls	r1, r2
    1ed8:	43ca      	mvns	r2, r1
    1eda:	210f      	movs	r1, #15
    1edc:	438a      	bics	r2, r1
    1ede:	7859      	ldrb	r1, [r3, #1]
    1ee0:	1852      	adds	r2, r2, r1
    1ee2:	705a      	strb	r2, [r3, #1]
    1ee4:	e003      	b.n	1eee <sseg_update_display+0xc2>
	
	}else{
		buf[1] += 0xF0;
    1ee6:	4b0a      	ldr	r3, [pc, #40]	; (1f10 <sseg_update_display+0xe4>)
    1ee8:	785a      	ldrb	r2, [r3, #1]
    1eea:	3a10      	subs	r2, #16
    1eec:	705a      	strb	r2, [r3, #1]
	}

	spi_write_buffer_job(&spi_master_instance, buf, 2);
    1eee:	480a      	ldr	r0, [pc, #40]	; (1f18 <sseg_update_display+0xec>)
    1ef0:	4907      	ldr	r1, [pc, #28]	; (1f10 <sseg_update_display+0xe4>)
    1ef2:	2202      	movs	r2, #2
    1ef4:	4b0c      	ldr	r3, [pc, #48]	; (1f28 <sseg_update_display+0xfc>)
    1ef6:	4798      	blx	r3

}
    1ef8:	bd08      	pop	{r3, pc}
    1efa:	46c0      	nop			; (mov r8, r8)
    1efc:	200000dd 	.word	0x200000dd
    1f00:	20000002 	.word	0x20000002
    1f04:	200009d0 	.word	0x200009d0
    1f08:	00004005 	.word	0x00004005
    1f0c:	20002d90 	.word	0x20002d90
    1f10:	200000e0 	.word	0x200000e0
    1f14:	20002d8c 	.word	0x20002d8c
    1f18:	20000974 	.word	0x20000974
    1f1c:	200009b0 	.word	0x200009b0
    1f20:	00002ca5 	.word	0x00002ca5
    1f24:	20002d9c 	.word	0x20002d9c
    1f28:	00002da9 	.word	0x00002da9

00001f2c <configure_spi_master>:
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
}

 void configure_spi_master(button_lib_t * set_sseg_disp_btn)
{
    1f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f2e:	b091      	sub	sp, #68	; 0x44
	sseg_disp_btn =  set_sseg_disp_btn;
    1f30:	4b2d      	ldr	r3, [pc, #180]	; (1fe8 <configure_spi_master+0xbc>)
    1f32:	6018      	str	r0, [r3, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1f34:	4c2d      	ldr	r4, [pc, #180]	; (1fec <configure_spi_master+0xc0>)
    1f36:	2312      	movs	r3, #18
    1f38:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    1f3a:	2300      	movs	r3, #0
    1f3c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    1f3e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1f40:	a901      	add	r1, sp, #4
    1f42:	2201      	movs	r2, #1
    1f44:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    1f46:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1f48:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    1f4a:	2012      	movs	r0, #18
    1f4c:	4b28      	ldr	r3, [pc, #160]	; (1ff0 <configure_spi_master+0xc4>)
    1f4e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    1f50:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f52:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f54:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f56:	2900      	cmp	r1, #0
    1f58:	d103      	bne.n	1f62 <configure_spi_master+0x36>
		return &(ports[port_index]->Group[group_index]);
    1f5a:	095a      	lsrs	r2, r3, #5
    1f5c:	01d2      	lsls	r2, r2, #7
    1f5e:	4925      	ldr	r1, [pc, #148]	; (1ff4 <configure_spi_master+0xc8>)
    1f60:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f62:	271f      	movs	r7, #31
    1f64:	403b      	ands	r3, r7
    1f66:	2401      	movs	r4, #1
    1f68:	1c21      	adds	r1, r4, #0
    1f6a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1f6c:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    1f6e:	aa02      	add	r2, sp, #8
    1f70:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    1f72:	2300      	movs	r3, #0
    1f74:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1f76:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    1f78:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    1f7a:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    1f7c:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    1f7e:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    1f80:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    1f82:	2124      	movs	r1, #36	; 0x24
    1f84:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    1f86:	9309      	str	r3, [sp, #36]	; 0x24
    1f88:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    1f8a:	4b1b      	ldr	r3, [pc, #108]	; (1ff8 <configure_spi_master+0xcc>)
    1f8c:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&slave, &slave_dev_config);
	
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    1f8e:	2380      	movs	r3, #128	; 0x80
    1f90:	029b      	lsls	r3, r3, #10
    1f92:	60d3      	str	r3, [r2, #12]
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    1f94:	2301      	movs	r3, #1
    1f96:	425b      	negs	r3, r3
    1f98:	6293      	str	r3, [r2, #40]	; 0x28
	/* Configure pad 1 as unused */
	//config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;	
    1f9a:	4918      	ldr	r1, [pc, #96]	; (1ffc <configure_spi_master+0xd0>)
    1f9c:	62d1      	str	r1, [r2, #44]	; 0x2c
	/* Configure pad 2 for data out */
	//config_spi_master.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;	
    1f9e:	6313      	str	r3, [r2, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    1fa0:	4b17      	ldr	r3, [pc, #92]	; (2000 <STACK_SIZE>)
    1fa2:	6353      	str	r3, [r2, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
    1fa4:	4e17      	ldr	r6, [pc, #92]	; (2004 <STACK_SIZE+0x4>)
    1fa6:	1c30      	adds	r0, r6, #0
    1fa8:	4917      	ldr	r1, [pc, #92]	; (2008 <STACK_SIZE+0x8>)
    1faa:	4b18      	ldr	r3, [pc, #96]	; (200c <STACK_SIZE+0xc>)
    1fac:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1fae:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1fb0:	1c28      	adds	r0, r5, #0
    1fb2:	4b17      	ldr	r3, [pc, #92]	; (2010 <STACK_SIZE+0x10>)
    1fb4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1fb6:	4007      	ands	r7, r0
    1fb8:	40bc      	lsls	r4, r7
    1fba:	4b16      	ldr	r3, [pc, #88]	; (2014 <STACK_SIZE+0x14>)
    1fbc:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1fbe:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    1fc0:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    1fc2:	2b00      	cmp	r3, #0
    1fc4:	d1fc      	bne.n	1fc0 <configure_spi_master+0x94>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1fc6:	682a      	ldr	r2, [r5, #0]
    1fc8:	2302      	movs	r3, #2
    1fca:	4313      	orrs	r3, r2
    1fcc:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    1fce:	4c0d      	ldr	r4, [pc, #52]	; (2004 <STACK_SIZE+0x4>)
    1fd0:	1c20      	adds	r0, r4, #0
    1fd2:	4911      	ldr	r1, [pc, #68]	; (2018 <STACK_SIZE+0x18>)
    1fd4:	2200      	movs	r2, #0
    1fd6:	4b11      	ldr	r3, [pc, #68]	; (201c <STACK_SIZE+0x1c>)
    1fd8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    1fda:	2337      	movs	r3, #55	; 0x37
    1fdc:	5ce1      	ldrb	r1, [r4, r3]
    1fde:	2201      	movs	r2, #1
    1fe0:	430a      	orrs	r2, r1
    1fe2:	54e2      	strb	r2, [r4, r3]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSMITTED);
}
    1fe4:	b011      	add	sp, #68	; 0x44
    1fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fe8:	20002d98 	.word	0x20002d98
    1fec:	200009b0 	.word	0x200009b0
    1ff0:	000026f1 	.word	0x000026f1
    1ff4:	41004400 	.word	0x41004400
    1ff8:	000f4240 	.word	0x000f4240
    1ffc:	00110002 	.word	0x00110002
    2000:	00130002 	.word	0x00130002
    2004:	20000974 	.word	0x20000974
    2008:	42000c00 	.word	0x42000c00
    200c:	00002a8d 	.word	0x00002a8d
    2010:	0000302d 	.word	0x0000302d
    2014:	e000e100 	.word	0xe000e100
    2018:	00001af5 	.word	0x00001af5
    201c:	00002d91 	.word	0x00002d91

00002020 <configure_tc_bg>:
	tc_enable(&cadence_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    2020:	b510      	push	{r4, lr}
    2022:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    2024:	aa01      	add	r2, sp, #4
    2026:	2300      	movs	r3, #0
    2028:	2100      	movs	r1, #0
    202a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    202c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    202e:	2400      	movs	r4, #0
    2030:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    2032:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2034:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    2036:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    2038:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    203a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    203c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    203e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    2040:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    2042:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    2044:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    2046:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    2048:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    204a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    204c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    204e:	2304      	movs	r3, #4
    2050:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    2052:	23a0      	movs	r3, #160	; 0xa0
    2054:	00db      	lsls	r3, r3, #3
    2056:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    2058:	232a      	movs	r3, #42	; 0x2a
    205a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    205c:	2329      	movs	r3, #41	; 0x29
    205e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    2060:	2328      	movs	r3, #40	; 0x28
    2062:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    2064:	4c07      	ldr	r4, [pc, #28]	; (2084 <configure_tc_bg+0x64>)
    2066:	1c20      	adds	r0, r4, #0
    2068:	4907      	ldr	r1, [pc, #28]	; (2088 <configure_tc_bg+0x68>)
    206a:	4b08      	ldr	r3, [pc, #32]	; (208c <configure_tc_bg+0x6c>)
    206c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    206e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2070:	217f      	movs	r1, #127	; 0x7f
    2072:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    2074:	438b      	bics	r3, r1
    2076:	d1fc      	bne.n	2072 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2078:	8811      	ldrh	r1, [r2, #0]
    207a:	2302      	movs	r3, #2
    207c:	430b      	orrs	r3, r1
    207e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    2080:	b00e      	add	sp, #56	; 0x38
    2082:	bd10      	pop	{r4, pc}
    2084:	200009d0 	.word	0x200009d0
    2088:	42002c00 	.word	0x42002c00
    208c:	00003d91 	.word	0x00003d91

00002090 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    2090:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    2092:	20ff      	movs	r0, #255	; 0xff
    2094:	4b01      	ldr	r3, [pc, #4]	; (209c <configure_tc+0xc>)
    2096:	4798      	blx	r3
}
    2098:	bd08      	pop	{r3, pc}
    209a:	46c0      	nop			; (mov r8, r8)
    209c:	00002021 	.word	0x00002021

000020a0 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    20a0:	b510      	push	{r4, lr}
    20a2:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    20a4:	4c0c      	ldr	r4, [pc, #48]	; (20d8 <configure_tc_callbacks+0x38>)
    20a6:	1c20      	adds	r0, r4, #0
    20a8:	2200      	movs	r2, #0
    20aa:	4b0c      	ldr	r3, [pc, #48]	; (20dc <configure_tc_callbacks+0x3c>)
    20ac:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    20ae:	6820      	ldr	r0, [r4, #0]
    20b0:	4b0b      	ldr	r3, [pc, #44]	; (20e0 <configure_tc_callbacks+0x40>)
    20b2:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    20b4:	4b0b      	ldr	r3, [pc, #44]	; (20e4 <configure_tc_callbacks+0x44>)
    20b6:	5c1b      	ldrb	r3, [r3, r0]
    20b8:	211f      	movs	r1, #31
    20ba:	4019      	ands	r1, r3
    20bc:	2301      	movs	r3, #1
    20be:	1c1a      	adds	r2, r3, #0
    20c0:	408a      	lsls	r2, r1
    20c2:	1c11      	adds	r1, r2, #0
    20c4:	4a08      	ldr	r2, [pc, #32]	; (20e8 <configure_tc_callbacks+0x48>)
    20c6:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    20c8:	7e61      	ldrb	r1, [r4, #25]
    20ca:	2201      	movs	r2, #1
    20cc:	430a      	orrs	r2, r1
    20ce:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    20d0:	6822      	ldr	r2, [r4, #0]
    20d2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    20d4:	bd10      	pop	{r4, pc}
    20d6:	46c0      	nop			; (mov r8, r8)
    20d8:	200009d0 	.word	0x200009d0
    20dc:	0000403d 	.word	0x0000403d
    20e0:	00003d59 	.word	0x00003d59
    20e4:	0000b1b0 	.word	0x0000b1b0
    20e8:	e000e100 	.word	0xe000e100

000020ec <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    20ec:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    20ee:	2000      	movs	r0, #0
    20f0:	4b08      	ldr	r3, [pc, #32]	; (2114 <delay_init+0x28>)
    20f2:	4798      	blx	r3
	cycles_per_ms /= 1000;
    20f4:	4c08      	ldr	r4, [pc, #32]	; (2118 <delay_init+0x2c>)
    20f6:	21fa      	movs	r1, #250	; 0xfa
    20f8:	0089      	lsls	r1, r1, #2
    20fa:	47a0      	blx	r4
    20fc:	4b07      	ldr	r3, [pc, #28]	; (211c <delay_init+0x30>)
    20fe:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2100:	21fa      	movs	r1, #250	; 0xfa
    2102:	0089      	lsls	r1, r1, #2
    2104:	47a0      	blx	r4
    2106:	4b06      	ldr	r3, [pc, #24]	; (2120 <delay_init+0x34>)
    2108:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    210a:	2205      	movs	r2, #5
    210c:	4b05      	ldr	r3, [pc, #20]	; (2124 <delay_init+0x38>)
    210e:	601a      	str	r2, [r3, #0]
}
    2110:	bd10      	pop	{r4, pc}
    2112:	46c0      	nop			; (mov r8, r8)
    2114:	00003b09 	.word	0x00003b09
    2118:	00008679 	.word	0x00008679
    211c:	20000008 	.word	0x20000008
    2120:	20000004 	.word	0x20000004
    2124:	e000e010 	.word	0xe000e010

00002128 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2128:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    212a:	4b08      	ldr	r3, [pc, #32]	; (214c <delay_cycles_ms+0x24>)
    212c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    212e:	4a08      	ldr	r2, [pc, #32]	; (2150 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    2130:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2132:	2180      	movs	r1, #128	; 0x80
    2134:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    2136:	e006      	b.n	2146 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2138:	2c00      	cmp	r4, #0
    213a:	d004      	beq.n	2146 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    213c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    213e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2140:	6813      	ldr	r3, [r2, #0]
    2142:	420b      	tst	r3, r1
    2144:	d0fc      	beq.n	2140 <delay_cycles_ms+0x18>
    2146:	3801      	subs	r0, #1
    2148:	d2f6      	bcs.n	2138 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    214a:	bd30      	pop	{r4, r5, pc}
    214c:	20000008 	.word	0x20000008
    2150:	e000e010 	.word	0xe000e010

00002154 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2154:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2156:	2200      	movs	r2, #0
    2158:	2300      	movs	r3, #0
    215a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    215c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    215e:	2100      	movs	r1, #0
    2160:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    2162:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2164:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    2166:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    2168:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    216a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    216c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    216e:	24c0      	movs	r4, #192	; 0xc0
    2170:	0164      	lsls	r4, r4, #5
    2172:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    2174:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2176:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    2178:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    217a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    217c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    217e:	242a      	movs	r4, #42	; 0x2a
    2180:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    2182:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    2184:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    2186:	2424      	movs	r4, #36	; 0x24
    2188:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    218a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    218c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    218e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    2190:	232b      	movs	r3, #43	; 0x2b
    2192:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    2194:	232c      	movs	r3, #44	; 0x2c
    2196:	54c1      	strb	r1, [r0, r3]
}
    2198:	bd10      	pop	{r4, pc}
    219a:	46c0      	nop			; (mov r8, r8)

0000219c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    219c:	b5f0      	push	{r4, r5, r6, r7, lr}
    219e:	465f      	mov	r7, fp
    21a0:	4656      	mov	r6, sl
    21a2:	464d      	mov	r5, r9
    21a4:	4644      	mov	r4, r8
    21a6:	b4f0      	push	{r4, r5, r6, r7}
    21a8:	b099      	sub	sp, #100	; 0x64
    21aa:	1c06      	adds	r6, r0, #0
    21ac:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    21ae:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    21b0:	4bbc      	ldr	r3, [pc, #752]	; (24a4 <adc_init+0x308>)
    21b2:	6a18      	ldr	r0, [r3, #32]
    21b4:	2280      	movs	r2, #128	; 0x80
    21b6:	0252      	lsls	r2, r2, #9
    21b8:	4302      	orrs	r2, r0
    21ba:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    21bc:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    21be:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    21c0:	07da      	lsls	r2, r3, #31
    21c2:	d500      	bpl.n	21c6 <adc_init+0x2a>
    21c4:	e1f6      	b.n	25b4 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    21c6:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    21c8:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    21ca:	0799      	lsls	r1, r3, #30
    21cc:	d500      	bpl.n	21d0 <adc_init+0x34>
    21ce:	e1f1      	b.n	25b4 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    21d0:	7863      	ldrb	r3, [r4, #1]
    21d2:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    21d4:	2b00      	cmp	r3, #0
    21d6:	d000      	beq.n	21da <adc_init+0x3e>
    21d8:	e1dc      	b.n	2594 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    21da:	4bb3      	ldr	r3, [pc, #716]	; (24a8 <adc_init+0x30c>)
    21dc:	6c19      	ldr	r1, [r3, #64]	; 0x40
    21de:	2204      	movs	r2, #4
    21e0:	430a      	orrs	r2, r1
    21e2:	641a      	str	r2, [r3, #64]	; 0x40
    21e4:	e1d6      	b.n	2594 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    21e6:	7d23      	ldrb	r3, [r4, #20]
    21e8:	2b00      	cmp	r3, #0
    21ea:	d102      	bne.n	21f2 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    21ec:	2301      	movs	r3, #1
    21ee:	7773      	strb	r3, [r6, #29]
    21f0:	e001      	b.n	21f6 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    21f2:	2300      	movs	r3, #0
    21f4:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    21f6:	6832      	ldr	r2, [r6, #0]
    21f8:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    21fa:	7823      	ldrb	r3, [r4, #0]
    21fc:	4668      	mov	r0, sp
    21fe:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2200:	201e      	movs	r0, #30
    2202:	a902      	add	r1, sp, #8
    2204:	4ba9      	ldr	r3, [pc, #676]	; (24ac <adc_init+0x310>)
    2206:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    2208:	201e      	movs	r0, #30
    220a:	4ba9      	ldr	r3, [pc, #676]	; (24b0 <adc_init+0x314>)
    220c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    220e:	232c      	movs	r3, #44	; 0x2c
    2210:	5ce3      	ldrb	r3, [r4, r3]
    2212:	2b00      	cmp	r3, #0
    2214:	d042      	beq.n	229c <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    2216:	222b      	movs	r2, #43	; 0x2b
    2218:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    221a:	7b21      	ldrb	r1, [r4, #12]
    221c:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    221e:	194a      	adds	r2, r1, r5
    2220:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    2222:	18d3      	adds	r3, r2, r3
    2224:	b2db      	uxtb	r3, r3
    2226:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    2228:	429a      	cmp	r2, r3
    222a:	d221      	bcs.n	2270 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    222c:	4aa1      	ldr	r2, [pc, #644]	; (24b4 <adc_init+0x318>)
    222e:	4693      	mov	fp, r2
    2230:	4ba1      	ldr	r3, [pc, #644]	; (24b8 <adc_init+0x31c>)
    2232:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    2234:	270f      	movs	r7, #15
    2236:	402f      	ands	r7, r5
    2238:	7b23      	ldrb	r3, [r4, #12]
    223a:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    223c:	a804      	add	r0, sp, #16
    223e:	4659      	mov	r1, fp
    2240:	2250      	movs	r2, #80	; 0x50
    2242:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2244:	2f13      	cmp	r7, #19
    2246:	d80c      	bhi.n	2262 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2248:	00bf      	lsls	r7, r7, #2
    224a:	ab04      	add	r3, sp, #16
    224c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    224e:	a903      	add	r1, sp, #12
    2250:	2300      	movs	r3, #0
    2252:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2254:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2256:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2258:	2301      	movs	r3, #1
    225a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    225c:	b2c0      	uxtb	r0, r0
    225e:	4a97      	ldr	r2, [pc, #604]	; (24bc <adc_init+0x320>)
    2260:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    2262:	3501      	adds	r5, #1
    2264:	b2ed      	uxtb	r5, r5
    2266:	4640      	mov	r0, r8
    2268:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    226a:	b2db      	uxtb	r3, r3
    226c:	454b      	cmp	r3, r9
    226e:	d3e1      	bcc.n	2234 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    2270:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2272:	a804      	add	r0, sp, #16
    2274:	498f      	ldr	r1, [pc, #572]	; (24b4 <adc_init+0x318>)
    2276:	2250      	movs	r2, #80	; 0x50
    2278:	4b8f      	ldr	r3, [pc, #572]	; (24b8 <adc_init+0x31c>)
    227a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    227c:	2d13      	cmp	r5, #19
    227e:	d837      	bhi.n	22f0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2280:	00ad      	lsls	r5, r5, #2
    2282:	ab04      	add	r3, sp, #16
    2284:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2286:	a903      	add	r1, sp, #12
    2288:	2300      	movs	r3, #0
    228a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    228c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    228e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2290:	2301      	movs	r3, #1
    2292:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2294:	b2c0      	uxtb	r0, r0
    2296:	4b89      	ldr	r3, [pc, #548]	; (24bc <adc_init+0x320>)
    2298:	4798      	blx	r3
    229a:	e029      	b.n	22f0 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    229c:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    229e:	a804      	add	r0, sp, #16
    22a0:	4984      	ldr	r1, [pc, #528]	; (24b4 <adc_init+0x318>)
    22a2:	2250      	movs	r2, #80	; 0x50
    22a4:	4b84      	ldr	r3, [pc, #528]	; (24b8 <adc_init+0x31c>)
    22a6:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22a8:	2d13      	cmp	r5, #19
    22aa:	d80c      	bhi.n	22c6 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22ac:	00ad      	lsls	r5, r5, #2
    22ae:	ab04      	add	r3, sp, #16
    22b0:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    22b2:	a903      	add	r1, sp, #12
    22b4:	2300      	movs	r3, #0
    22b6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    22b8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22ba:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    22bc:	2301      	movs	r3, #1
    22be:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    22c0:	b2c0      	uxtb	r0, r0
    22c2:	4b7e      	ldr	r3, [pc, #504]	; (24bc <adc_init+0x320>)
    22c4:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    22c6:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    22c8:	a804      	add	r0, sp, #16
    22ca:	497a      	ldr	r1, [pc, #488]	; (24b4 <adc_init+0x318>)
    22cc:	2250      	movs	r2, #80	; 0x50
    22ce:	4b7a      	ldr	r3, [pc, #488]	; (24b8 <adc_init+0x31c>)
    22d0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22d2:	2d13      	cmp	r5, #19
    22d4:	d80c      	bhi.n	22f0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22d6:	00ad      	lsls	r5, r5, #2
    22d8:	ab04      	add	r3, sp, #16
    22da:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    22dc:	a903      	add	r1, sp, #12
    22de:	2300      	movs	r3, #0
    22e0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    22e2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22e4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    22e6:	2301      	movs	r3, #1
    22e8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    22ea:	b2c0      	uxtb	r0, r0
    22ec:	4b73      	ldr	r3, [pc, #460]	; (24bc <adc_init+0x320>)
    22ee:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    22f0:	7d63      	ldrb	r3, [r4, #21]
    22f2:	009b      	lsls	r3, r3, #2
    22f4:	b2db      	uxtb	r3, r3
    22f6:	9901      	ldr	r1, [sp, #4]
    22f8:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    22fa:	7da3      	ldrb	r3, [r4, #22]
    22fc:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    22fe:	7862      	ldrb	r2, [r4, #1]
    2300:	4313      	orrs	r3, r2
    2302:	b2db      	uxtb	r3, r3
    2304:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    2306:	7923      	ldrb	r3, [r4, #4]
    2308:	2b34      	cmp	r3, #52	; 0x34
    230a:	d900      	bls.n	230e <adc_init+0x172>
    230c:	e140      	b.n	2590 <adc_init+0x3f4>
    230e:	009b      	lsls	r3, r3, #2
    2310:	4a6b      	ldr	r2, [pc, #428]	; (24c0 <adc_init+0x324>)
    2312:	58d3      	ldr	r3, [r2, r3]
    2314:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    2316:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2318:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    231a:	2301      	movs	r3, #1
    231c:	e01a      	b.n	2354 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    231e:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    2320:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2322:	2510      	movs	r5, #16
    2324:	e016      	b.n	2354 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    2326:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2328:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    232a:	2301      	movs	r3, #1
    232c:	e012      	b.n	2354 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    232e:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2330:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    2332:	2300      	movs	r3, #0
    2334:	e00e      	b.n	2354 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2336:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    2338:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    233a:	2300      	movs	r3, #0
    233c:	e00a      	b.n	2354 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    233e:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    2340:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2342:	2300      	movs	r3, #0
    2344:	e006      	b.n	2354 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2346:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    2348:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    234a:	2300      	movs	r3, #0
    234c:	e002      	b.n	2354 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    234e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2350:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    2352:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    2354:	011b      	lsls	r3, r3, #4
    2356:	2170      	movs	r1, #112	; 0x70
    2358:	400b      	ands	r3, r1
    235a:	4313      	orrs	r3, r2
    235c:	9a01      	ldr	r2, [sp, #4]
    235e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2360:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    2362:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2364:	2b3f      	cmp	r3, #63	; 0x3f
    2366:	d900      	bls.n	236a <adc_init+0x1ce>
    2368:	e124      	b.n	25b4 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    236a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    236c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    236e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    2370:	b25b      	sxtb	r3, r3
    2372:	2b00      	cmp	r3, #0
    2374:	dbfb      	blt.n	236e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    2376:	7ce2      	ldrb	r2, [r4, #19]
    2378:	8863      	ldrh	r3, [r4, #2]
    237a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    237c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    237e:	5ca2      	ldrb	r2, [r4, r2]
    2380:	00d2      	lsls	r2, r2, #3
    2382:	4313      	orrs	r3, r2
    2384:	7d22      	ldrb	r2, [r4, #20]
    2386:	0092      	lsls	r2, r2, #2
    2388:	4313      	orrs	r3, r2
    238a:	7ca2      	ldrb	r2, [r4, #18]
    238c:	0052      	lsls	r2, r2, #1
    238e:	4313      	orrs	r3, r2
    2390:	432b      	orrs	r3, r5
    2392:	9801      	ldr	r0, [sp, #4]
    2394:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    2396:	7e23      	ldrb	r3, [r4, #24]
    2398:	2b00      	cmp	r3, #0
    239a:	d101      	bne.n	23a0 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    239c:	6831      	ldr	r1, [r6, #0]
    239e:	e097      	b.n	24d0 <adc_init+0x334>
		switch (resolution) {
    23a0:	2d10      	cmp	r5, #16
    23a2:	d05f      	beq.n	2464 <adc_init+0x2c8>
    23a4:	d802      	bhi.n	23ac <adc_init+0x210>
    23a6:	2d00      	cmp	r5, #0
    23a8:	d03c      	beq.n	2424 <adc_init+0x288>
    23aa:	e7f7      	b.n	239c <adc_init+0x200>
    23ac:	2d20      	cmp	r5, #32
    23ae:	d019      	beq.n	23e4 <adc_init+0x248>
    23b0:	2d30      	cmp	r5, #48	; 0x30
    23b2:	d1f3      	bne.n	239c <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    23b4:	7ce2      	ldrb	r2, [r4, #19]
    23b6:	2a00      	cmp	r2, #0
    23b8:	d00a      	beq.n	23d0 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    23ba:	69e2      	ldr	r2, [r4, #28]
    23bc:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23be:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    23c0:	2aff      	cmp	r2, #255	; 0xff
    23c2:	d900      	bls.n	23c6 <adc_init+0x22a>
    23c4:	e0f6      	b.n	25b4 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    23c6:	6a22      	ldr	r2, [r4, #32]
    23c8:	3280      	adds	r2, #128	; 0x80
    23ca:	2aff      	cmp	r2, #255	; 0xff
    23cc:	d900      	bls.n	23d0 <adc_init+0x234>
    23ce:	e0f1      	b.n	25b4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23d0:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    23d2:	69e1      	ldr	r1, [r4, #28]
    23d4:	29ff      	cmp	r1, #255	; 0xff
    23d6:	dd00      	ble.n	23da <adc_init+0x23e>
    23d8:	e0ec      	b.n	25b4 <adc_init+0x418>
    23da:	6a22      	ldr	r2, [r4, #32]
    23dc:	2aff      	cmp	r2, #255	; 0xff
    23de:	dd00      	ble.n	23e2 <adc_init+0x246>
    23e0:	e0e8      	b.n	25b4 <adc_init+0x418>
    23e2:	e7db      	b.n	239c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    23e4:	7ce2      	ldrb	r2, [r4, #19]
    23e6:	2a00      	cmp	r2, #0
    23e8:	d011      	beq.n	240e <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    23ea:	69e0      	ldr	r0, [r4, #28]
    23ec:	2280      	movs	r2, #128	; 0x80
    23ee:	0092      	lsls	r2, r2, #2
    23f0:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23f2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    23f4:	4a33      	ldr	r2, [pc, #204]	; (24c4 <adc_init+0x328>)
    23f6:	4291      	cmp	r1, r2
    23f8:	d900      	bls.n	23fc <adc_init+0x260>
    23fa:	e0db      	b.n	25b4 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    23fc:	6a20      	ldr	r0, [r4, #32]
    23fe:	2280      	movs	r2, #128	; 0x80
    2400:	0092      	lsls	r2, r2, #2
    2402:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2404:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    2406:	4a2f      	ldr	r2, [pc, #188]	; (24c4 <adc_init+0x328>)
    2408:	4291      	cmp	r1, r2
    240a:	d900      	bls.n	240e <adc_init+0x272>
    240c:	e0d2      	b.n	25b4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    240e:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    2410:	4a2c      	ldr	r2, [pc, #176]	; (24c4 <adc_init+0x328>)
    2412:	69e1      	ldr	r1, [r4, #28]
    2414:	4291      	cmp	r1, r2
    2416:	dd00      	ble.n	241a <adc_init+0x27e>
    2418:	e0cc      	b.n	25b4 <adc_init+0x418>
    241a:	6a21      	ldr	r1, [r4, #32]
    241c:	4291      	cmp	r1, r2
    241e:	dd00      	ble.n	2422 <adc_init+0x286>
    2420:	e0c8      	b.n	25b4 <adc_init+0x418>
    2422:	e7bb      	b.n	239c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2424:	7ce2      	ldrb	r2, [r4, #19]
    2426:	2a00      	cmp	r2, #0
    2428:	d011      	beq.n	244e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    242a:	69e2      	ldr	r2, [r4, #28]
    242c:	2080      	movs	r0, #128	; 0x80
    242e:	0100      	lsls	r0, r0, #4
    2430:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2432:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2434:	4a24      	ldr	r2, [pc, #144]	; (24c8 <adc_init+0x32c>)
    2436:	4291      	cmp	r1, r2
    2438:	d900      	bls.n	243c <adc_init+0x2a0>
    243a:	e0bb      	b.n	25b4 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    243c:	6a22      	ldr	r2, [r4, #32]
    243e:	2080      	movs	r0, #128	; 0x80
    2440:	0100      	lsls	r0, r0, #4
    2442:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2444:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    2446:	4a20      	ldr	r2, [pc, #128]	; (24c8 <adc_init+0x32c>)
    2448:	4291      	cmp	r1, r2
    244a:	d900      	bls.n	244e <adc_init+0x2b2>
    244c:	e0b2      	b.n	25b4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    244e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    2450:	4a1d      	ldr	r2, [pc, #116]	; (24c8 <adc_init+0x32c>)
    2452:	69e1      	ldr	r1, [r4, #28]
    2454:	4291      	cmp	r1, r2
    2456:	dd00      	ble.n	245a <adc_init+0x2be>
    2458:	e0ac      	b.n	25b4 <adc_init+0x418>
    245a:	6a21      	ldr	r1, [r4, #32]
    245c:	4291      	cmp	r1, r2
    245e:	dd00      	ble.n	2462 <adc_init+0x2c6>
    2460:	e0a8      	b.n	25b4 <adc_init+0x418>
    2462:	e79b      	b.n	239c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2464:	7ce2      	ldrb	r2, [r4, #19]
    2466:	2a00      	cmp	r2, #0
    2468:	d011      	beq.n	248e <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    246a:	69e2      	ldr	r2, [r4, #28]
    246c:	2080      	movs	r0, #128	; 0x80
    246e:	0200      	lsls	r0, r0, #8
    2470:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2472:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2474:	4a15      	ldr	r2, [pc, #84]	; (24cc <adc_init+0x330>)
    2476:	4291      	cmp	r1, r2
    2478:	d900      	bls.n	247c <adc_init+0x2e0>
    247a:	e09b      	b.n	25b4 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    247c:	6a22      	ldr	r2, [r4, #32]
    247e:	2080      	movs	r0, #128	; 0x80
    2480:	0200      	lsls	r0, r0, #8
    2482:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2484:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2486:	4a11      	ldr	r2, [pc, #68]	; (24cc <adc_init+0x330>)
    2488:	4291      	cmp	r1, r2
    248a:	d900      	bls.n	248e <adc_init+0x2f2>
    248c:	e092      	b.n	25b4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    248e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    2490:	4a0e      	ldr	r2, [pc, #56]	; (24cc <adc_init+0x330>)
    2492:	69e1      	ldr	r1, [r4, #28]
    2494:	4291      	cmp	r1, r2
    2496:	dd00      	ble.n	249a <adc_init+0x2fe>
    2498:	e08c      	b.n	25b4 <adc_init+0x418>
    249a:	6a21      	ldr	r1, [r4, #32]
    249c:	4291      	cmp	r1, r2
    249e:	dd00      	ble.n	24a2 <adc_init+0x306>
    24a0:	e088      	b.n	25b4 <adc_init+0x418>
    24a2:	e77b      	b.n	239c <adc_init+0x200>
    24a4:	40000400 	.word	0x40000400
    24a8:	40000800 	.word	0x40000800
    24ac:	00003c21 	.word	0x00003c21
    24b0:	00003b95 	.word	0x00003b95
    24b4:	0000b288 	.word	0x0000b288
    24b8:	0000449d 	.word	0x0000449d
    24bc:	00003cfd 	.word	0x00003cfd
    24c0:	0000b1b4 	.word	0x0000b1b4
    24c4:	000003ff 	.word	0x000003ff
    24c8:	00000fff 	.word	0x00000fff
    24cc:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24d0:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    24d2:	b252      	sxtb	r2, r2
    24d4:	2a00      	cmp	r2, #0
    24d6:	dbfb      	blt.n	24d0 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    24d8:	9a01      	ldr	r2, [sp, #4]
    24da:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    24dc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24de:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    24e0:	b25b      	sxtb	r3, r3
    24e2:	2b00      	cmp	r3, #0
    24e4:	dbfb      	blt.n	24de <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    24e6:	8ba3      	ldrh	r3, [r4, #28]
    24e8:	9801      	ldr	r0, [sp, #4]
    24ea:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    24ec:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24ee:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    24f0:	b25b      	sxtb	r3, r3
    24f2:	2b00      	cmp	r3, #0
    24f4:	dbfb      	blt.n	24ee <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    24f6:	8c23      	ldrh	r3, [r4, #32]
    24f8:	9901      	ldr	r1, [sp, #4]
    24fa:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    24fc:	232c      	movs	r3, #44	; 0x2c
    24fe:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    2500:	2b00      	cmp	r3, #0
    2502:	d004      	beq.n	250e <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    2504:	3b01      	subs	r3, #1
    2506:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    2508:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    250a:	2b0f      	cmp	r3, #15
    250c:	d852      	bhi.n	25b4 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    250e:	222b      	movs	r2, #43	; 0x2b
    2510:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    2512:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2514:	2a0f      	cmp	r2, #15
    2516:	d84d      	bhi.n	25b4 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2518:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    251a:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    251c:	b240      	sxtb	r0, r0
    251e:	2800      	cmp	r0, #0
    2520:	dbfb      	blt.n	251a <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    2522:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2524:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    2526:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    2528:	68a0      	ldr	r0, [r4, #8]
    252a:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    252c:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    252e:	430a      	orrs	r2, r1
    2530:	041b      	lsls	r3, r3, #16
			config->negative_input |
    2532:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2534:	9901      	ldr	r1, [sp, #4]
    2536:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    2538:	232a      	movs	r3, #42	; 0x2a
    253a:	5ce3      	ldrb	r3, [r4, r3]
    253c:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    253e:	230f      	movs	r3, #15
    2540:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    2542:	2324      	movs	r3, #36	; 0x24
    2544:	5ce3      	ldrb	r3, [r4, r3]
    2546:	2b00      	cmp	r3, #0
    2548:	d010      	beq.n	256c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    254a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    254c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    254e:	4a1d      	ldr	r2, [pc, #116]	; (25c4 <adc_init+0x428>)
    2550:	4293      	cmp	r3, r2
    2552:	d82f      	bhi.n	25b4 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    2554:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2556:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2558:	2080      	movs	r0, #128	; 0x80
    255a:	0100      	lsls	r0, r0, #4
    255c:	1819      	adds	r1, r3, r0
    255e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    2560:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2562:	4a18      	ldr	r2, [pc, #96]	; (25c4 <adc_init+0x428>)
    2564:	4291      	cmp	r1, r2
    2566:	d825      	bhi.n	25b4 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2568:	9901      	ldr	r1, [sp, #4]
    256a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    256c:	4b16      	ldr	r3, [pc, #88]	; (25c8 <adc_init+0x42c>)
    256e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    2570:	0152      	lsls	r2, r2, #5
    2572:	23e0      	movs	r3, #224	; 0xe0
    2574:	00db      	lsls	r3, r3, #3
    2576:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2578:	4b14      	ldr	r3, [pc, #80]	; (25cc <adc_init+0x430>)
    257a:	6858      	ldr	r0, [r3, #4]
    257c:	0141      	lsls	r1, r0, #5
    257e:	681b      	ldr	r3, [r3, #0]
    2580:	0edb      	lsrs	r3, r3, #27
    2582:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    2584:	b2db      	uxtb	r3, r3
    2586:	4313      	orrs	r3, r2
    2588:	9901      	ldr	r1, [sp, #4]
    258a:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    258c:	2000      	movs	r0, #0
    258e:	e011      	b.n	25b4 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    2590:	2017      	movs	r0, #23
    2592:	e00f      	b.n	25b4 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    2594:	2300      	movs	r3, #0
    2596:	60b3      	str	r3, [r6, #8]
    2598:	60f3      	str	r3, [r6, #12]
    259a:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    259c:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    259e:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    25a0:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    25a2:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    25a4:	4b0a      	ldr	r3, [pc, #40]	; (25d0 <adc_init+0x434>)
    25a6:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    25a8:	232a      	movs	r3, #42	; 0x2a
    25aa:	5ce3      	ldrb	r3, [r4, r3]
    25ac:	2b00      	cmp	r3, #0
    25ae:	d100      	bne.n	25b2 <adc_init+0x416>
    25b0:	e619      	b.n	21e6 <adc_init+0x4a>
    25b2:	e61e      	b.n	21f2 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    25b4:	b019      	add	sp, #100	; 0x64
    25b6:	bc3c      	pop	{r2, r3, r4, r5}
    25b8:	4690      	mov	r8, r2
    25ba:	4699      	mov	r9, r3
    25bc:	46a2      	mov	sl, r4
    25be:	46ab      	mov	fp, r5
    25c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25c2:	46c0      	nop			; (mov r8, r8)
    25c4:	00000fff 	.word	0x00000fff
    25c8:	00806024 	.word	0x00806024
    25cc:	00806020 	.word	0x00806020
    25d0:	20002da0 	.word	0x20002da0

000025d4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    25d4:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    25d6:	4b2d      	ldr	r3, [pc, #180]	; (268c <ADC_Handler+0xb8>)
    25d8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    25da:	6823      	ldr	r3, [r4, #0]
    25dc:	7e1d      	ldrb	r5, [r3, #24]
    25de:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    25e0:	07e9      	lsls	r1, r5, #31
    25e2:	d535      	bpl.n	2650 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    25e4:	7ee2      	ldrb	r2, [r4, #27]
    25e6:	07d1      	lsls	r1, r2, #31
    25e8:	d532      	bpl.n	2650 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    25ea:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    25ec:	07d1      	lsls	r1, r2, #31
    25ee:	d52f      	bpl.n	2650 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    25f0:	2201      	movs	r2, #1
    25f2:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    25f4:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    25f6:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    25f8:	b25b      	sxtb	r3, r3
    25fa:	2b00      	cmp	r3, #0
    25fc:	dbfb      	blt.n	25f6 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    25fe:	6963      	ldr	r3, [r4, #20]
    2600:	1c99      	adds	r1, r3, #2
    2602:	6161      	str	r1, [r4, #20]
    2604:	8b52      	ldrh	r2, [r2, #26]
    2606:	b292      	uxth	r2, r2
    2608:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    260a:	8b23      	ldrh	r3, [r4, #24]
    260c:	3b01      	subs	r3, #1
    260e:	b29b      	uxth	r3, r3
    2610:	8323      	strh	r3, [r4, #24]
    2612:	2b00      	cmp	r3, #0
    2614:	d011      	beq.n	263a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    2616:	7f63      	ldrb	r3, [r4, #29]
    2618:	2b00      	cmp	r3, #0
    261a:	d019      	beq.n	2650 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    261c:	6823      	ldr	r3, [r4, #0]
    261e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    2620:	b252      	sxtb	r2, r2
    2622:	2a00      	cmp	r2, #0
    2624:	dbfb      	blt.n	261e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2626:	7b19      	ldrb	r1, [r3, #12]
    2628:	2202      	movs	r2, #2
    262a:	430a      	orrs	r2, r1
    262c:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    262e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2630:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2632:	b25b      	sxtb	r3, r3
    2634:	2b00      	cmp	r3, #0
    2636:	dbfb      	blt.n	2630 <ADC_Handler+0x5c>
    2638:	e00a      	b.n	2650 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    263a:	7f23      	ldrb	r3, [r4, #28]
    263c:	2b05      	cmp	r3, #5
    263e:	d107      	bne.n	2650 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    2640:	2300      	movs	r3, #0
    2642:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    2644:	2301      	movs	r3, #1
    2646:	6822      	ldr	r2, [r4, #0]
    2648:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    264a:	1c20      	adds	r0, r4, #0
    264c:	68a3      	ldr	r3, [r4, #8]
    264e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    2650:	0769      	lsls	r1, r5, #29
    2652:	d50b      	bpl.n	266c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    2654:	2304      	movs	r3, #4
    2656:	6822      	ldr	r2, [r4, #0]
    2658:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    265a:	7ee3      	ldrb	r3, [r4, #27]
    265c:	0799      	lsls	r1, r3, #30
    265e:	d505      	bpl.n	266c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    2660:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    2662:	079a      	lsls	r2, r3, #30
    2664:	d502      	bpl.n	266c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    2666:	1c20      	adds	r0, r4, #0
    2668:	68e3      	ldr	r3, [r4, #12]
    266a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    266c:	07a9      	lsls	r1, r5, #30
    266e:	d50b      	bpl.n	2688 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    2670:	2302      	movs	r3, #2
    2672:	6822      	ldr	r2, [r4, #0]
    2674:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2676:	7ee3      	ldrb	r3, [r4, #27]
    2678:	0759      	lsls	r1, r3, #29
    267a:	d505      	bpl.n	2688 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    267c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    267e:	075a      	lsls	r2, r3, #29
    2680:	d502      	bpl.n	2688 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    2682:	6923      	ldr	r3, [r4, #16]
    2684:	1c20      	adds	r0, r4, #0
    2686:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    2688:	bd38      	pop	{r3, r4, r5, pc}
    268a:	46c0      	nop			; (mov r8, r8)
    268c:	20002da0 	.word	0x20002da0

00002690 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2690:	1c93      	adds	r3, r2, #2
    2692:	009b      	lsls	r3, r3, #2
    2694:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    2696:	2301      	movs	r3, #1
    2698:	4093      	lsls	r3, r2
    269a:	1c1a      	adds	r2, r3, #0
    269c:	7e83      	ldrb	r3, [r0, #26]
    269e:	431a      	orrs	r2, r3
    26a0:	7682      	strb	r2, [r0, #26]
}
    26a2:	4770      	bx	lr

000026a4 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    26a4:	b510      	push	{r4, lr}
    26a6:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    26a8:	8b04      	ldrh	r4, [r0, #24]
    26aa:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    26ac:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    26ae:	2c00      	cmp	r4, #0
    26b0:	d11d      	bne.n	26ee <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    26b2:	7f18      	ldrb	r0, [r3, #28]
    26b4:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    26b6:	2805      	cmp	r0, #5
    26b8:	d019      	beq.n	26ee <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    26ba:	2005      	movs	r0, #5
    26bc:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    26be:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    26c0:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    26c2:	2201      	movs	r2, #1
    26c4:	6819      	ldr	r1, [r3, #0]
    26c6:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    26c8:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    26ca:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    26cc:	2a00      	cmp	r2, #0
    26ce:	d00e      	beq.n	26ee <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    26d0:	681a      	ldr	r2, [r3, #0]
    26d2:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    26d4:	b249      	sxtb	r1, r1
    26d6:	2900      	cmp	r1, #0
    26d8:	dbfb      	blt.n	26d2 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    26da:	7b10      	ldrb	r0, [r2, #12]
    26dc:	2102      	movs	r1, #2
    26de:	4301      	orrs	r1, r0
    26e0:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    26e2:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    26e4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    26e6:	b25b      	sxtb	r3, r3
    26e8:	2b00      	cmp	r3, #0
    26ea:	dbfb      	blt.n	26e4 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    26ec:	2000      	movs	r0, #0
}
    26ee:	bd10      	pop	{r4, pc}

000026f0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    26f0:	b500      	push	{lr}
    26f2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    26f4:	ab01      	add	r3, sp, #4
    26f6:	2280      	movs	r2, #128	; 0x80
    26f8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    26fa:	780a      	ldrb	r2, [r1, #0]
    26fc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    26fe:	784a      	ldrb	r2, [r1, #1]
    2700:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2702:	788a      	ldrb	r2, [r1, #2]
    2704:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2706:	1c19      	adds	r1, r3, #0
    2708:	4b01      	ldr	r3, [pc, #4]	; (2710 <port_pin_set_config+0x20>)
    270a:	4798      	blx	r3
}
    270c:	b003      	add	sp, #12
    270e:	bd00      	pop	{pc}
    2710:	00003cfd 	.word	0x00003cfd

00002714 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2714:	b510      	push	{r4, lr}
    2716:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2718:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    271a:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    271c:	4299      	cmp	r1, r3
    271e:	d30c      	bcc.n	273a <_sercom_get_sync_baud_val+0x26>
    2720:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    2722:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    2724:	1c60      	adds	r0, r4, #1
    2726:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2728:	428b      	cmp	r3, r1
    272a:	d801      	bhi.n	2730 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    272c:	1c04      	adds	r4, r0, #0
    272e:	e7f8      	b.n	2722 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2730:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    2732:	2cff      	cmp	r4, #255	; 0xff
    2734:	d801      	bhi.n	273a <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2736:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2738:	2000      	movs	r0, #0
	}
}
    273a:	bd10      	pop	{r4, pc}
    273c:	0000      	movs	r0, r0
	...

00002740 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2740:	b5f0      	push	{r4, r5, r6, r7, lr}
    2742:	465f      	mov	r7, fp
    2744:	4656      	mov	r6, sl
    2746:	464d      	mov	r5, r9
    2748:	4644      	mov	r4, r8
    274a:	b4f0      	push	{r4, r5, r6, r7}
    274c:	b087      	sub	sp, #28
    274e:	1c06      	adds	r6, r0, #0
    2750:	1c0d      	adds	r5, r1, #0
    2752:	9204      	str	r2, [sp, #16]
    2754:	aa10      	add	r2, sp, #64	; 0x40
    2756:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2758:	1c32      	adds	r2, r6, #0
    275a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    275c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    275e:	428a      	cmp	r2, r1
    2760:	d900      	bls.n	2764 <_sercom_get_async_baud_val+0x24>
    2762:	e0b3      	b.n	28cc <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2764:	2b00      	cmp	r3, #0
    2766:	d14b      	bne.n	2800 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2768:	2100      	movs	r1, #0
    276a:	1c32      	adds	r2, r6, #0
    276c:	4c5e      	ldr	r4, [pc, #376]	; (28e8 <_sercom_get_async_baud_val+0x1a8>)
    276e:	47a0      	blx	r4
    2770:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    2772:	1c2e      	adds	r6, r5, #0
    2774:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2776:	2000      	movs	r0, #0
    2778:	2100      	movs	r1, #0
    277a:	2200      	movs	r2, #0
    277c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    277e:	243f      	movs	r4, #63	; 0x3f
    2780:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    2782:	2501      	movs	r5, #1
    2784:	46a8      	mov	r8, r5
    2786:	9002      	str	r0, [sp, #8]
    2788:	9103      	str	r1, [sp, #12]
    278a:	4661      	mov	r1, ip
    278c:	3920      	subs	r1, #32
    278e:	d403      	bmi.n	2798 <_sercom_get_async_baud_val+0x58>
    2790:	4640      	mov	r0, r8
    2792:	4088      	lsls	r0, r1
    2794:	4681      	mov	r9, r0
    2796:	e005      	b.n	27a4 <_sercom_get_async_baud_val+0x64>
    2798:	2120      	movs	r1, #32
    279a:	4665      	mov	r5, ip
    279c:	1b4c      	subs	r4, r1, r5
    279e:	4640      	mov	r0, r8
    27a0:	40e0      	lsrs	r0, r4
    27a2:	4681      	mov	r9, r0
    27a4:	4641      	mov	r1, r8
    27a6:	4664      	mov	r4, ip
    27a8:	40a1      	lsls	r1, r4
    27aa:	468a      	mov	sl, r1

		r = r << 1;
    27ac:	1c10      	adds	r0, r2, #0
    27ae:	1c19      	adds	r1, r3, #0
    27b0:	1880      	adds	r0, r0, r2
    27b2:	4159      	adcs	r1, r3
    27b4:	1c02      	adds	r2, r0, #0
    27b6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    27b8:	465d      	mov	r5, fp
    27ba:	464c      	mov	r4, r9
    27bc:	4225      	tst	r5, r4
    27be:	d002      	beq.n	27c6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    27c0:	4642      	mov	r2, r8
    27c2:	4302      	orrs	r2, r0
    27c4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    27c6:	429f      	cmp	r7, r3
    27c8:	d80c      	bhi.n	27e4 <_sercom_get_async_baud_val+0xa4>
    27ca:	d101      	bne.n	27d0 <_sercom_get_async_baud_val+0x90>
    27cc:	4296      	cmp	r6, r2
    27ce:	d809      	bhi.n	27e4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    27d0:	1b92      	subs	r2, r2, r6
    27d2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    27d4:	4650      	mov	r0, sl
    27d6:	9d02      	ldr	r5, [sp, #8]
    27d8:	4328      	orrs	r0, r5
    27da:	4649      	mov	r1, r9
    27dc:	9c03      	ldr	r4, [sp, #12]
    27de:	4321      	orrs	r1, r4
    27e0:	9002      	str	r0, [sp, #8]
    27e2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    27e4:	4665      	mov	r5, ip
    27e6:	3d01      	subs	r5, #1
    27e8:	46ac      	mov	ip, r5
    27ea:	d2ce      	bcs.n	278a <_sercom_get_async_baud_val+0x4a>
    27ec:	9802      	ldr	r0, [sp, #8]
    27ee:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    27f0:	4b3c      	ldr	r3, [pc, #240]	; (28e4 <_sercom_get_async_baud_val+0x1a4>)
    27f2:	4a3b      	ldr	r2, [pc, #236]	; (28e0 <_sercom_get_async_baud_val+0x1a0>)
    27f4:	1a12      	subs	r2, r2, r0
    27f6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    27f8:	0c12      	lsrs	r2, r2, #16
    27fa:	041b      	lsls	r3, r3, #16
    27fc:	431a      	orrs	r2, r3
    27fe:	e062      	b.n	28c6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    2800:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    2802:	2b01      	cmp	r3, #1
    2804:	d15f      	bne.n	28c6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    2806:	0f4f      	lsrs	r7, r1, #29
    2808:	46b9      	mov	r9, r7
    280a:	00cd      	lsls	r5, r1, #3
    280c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    280e:	2100      	movs	r1, #0
    2810:	1c32      	adds	r2, r6, #0
    2812:	2300      	movs	r3, #0
    2814:	4c34      	ldr	r4, [pc, #208]	; (28e8 <_sercom_get_async_baud_val+0x1a8>)
    2816:	47a0      	blx	r4
    2818:	1c06      	adds	r6, r0, #0
    281a:	1c0f      	adds	r7, r1, #0
    281c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    281e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2820:	9602      	str	r6, [sp, #8]
    2822:	9703      	str	r7, [sp, #12]
    2824:	469a      	mov	sl, r3
    2826:	4650      	mov	r0, sl
    2828:	b2c0      	uxtb	r0, r0
    282a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    282c:	2100      	movs	r1, #0
    282e:	4688      	mov	r8, r1
    2830:	2200      	movs	r2, #0
    2832:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2834:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2836:	1c27      	adds	r7, r4, #0
    2838:	3f20      	subs	r7, #32
    283a:	d403      	bmi.n	2844 <_sercom_get_async_baud_val+0x104>
    283c:	1c2e      	adds	r6, r5, #0
    283e:	40be      	lsls	r6, r7
    2840:	9601      	str	r6, [sp, #4]
    2842:	e004      	b.n	284e <_sercom_get_async_baud_val+0x10e>
    2844:	2020      	movs	r0, #32
    2846:	1b07      	subs	r7, r0, r4
    2848:	1c29      	adds	r1, r5, #0
    284a:	40f9      	lsrs	r1, r7
    284c:	9101      	str	r1, [sp, #4]
    284e:	1c2e      	adds	r6, r5, #0
    2850:	40a6      	lsls	r6, r4
    2852:	9600      	str	r6, [sp, #0]

		r = r << 1;
    2854:	1c10      	adds	r0, r2, #0
    2856:	1c19      	adds	r1, r3, #0
    2858:	1880      	adds	r0, r0, r2
    285a:	4159      	adcs	r1, r3
    285c:	1c02      	adds	r2, r0, #0
    285e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2860:	465f      	mov	r7, fp
    2862:	4037      	ands	r7, r6
    2864:	46bc      	mov	ip, r7
    2866:	9e01      	ldr	r6, [sp, #4]
    2868:	464f      	mov	r7, r9
    286a:	403e      	ands	r6, r7
    286c:	4667      	mov	r7, ip
    286e:	433e      	orrs	r6, r7
    2870:	d002      	beq.n	2878 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    2872:	1c2a      	adds	r2, r5, #0
    2874:	4302      	orrs	r2, r0
    2876:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2878:	9803      	ldr	r0, [sp, #12]
    287a:	4298      	cmp	r0, r3
    287c:	d80b      	bhi.n	2896 <_sercom_get_async_baud_val+0x156>
    287e:	d102      	bne.n	2886 <_sercom_get_async_baud_val+0x146>
    2880:	9902      	ldr	r1, [sp, #8]
    2882:	4291      	cmp	r1, r2
    2884:	d807      	bhi.n	2896 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    2886:	9e02      	ldr	r6, [sp, #8]
    2888:	9f03      	ldr	r7, [sp, #12]
    288a:	1b92      	subs	r2, r2, r6
    288c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    288e:	4647      	mov	r7, r8
    2890:	9800      	ldr	r0, [sp, #0]
    2892:	4307      	orrs	r7, r0
    2894:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2896:	3c01      	subs	r4, #1
    2898:	d2cd      	bcs.n	2836 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    289a:	4641      	mov	r1, r8
    289c:	4652      	mov	r2, sl
    289e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    28a0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    28a2:	4c12      	ldr	r4, [pc, #72]	; (28ec <_sercom_get_async_baud_val+0x1ac>)
    28a4:	42a3      	cmp	r3, r4
    28a6:	d908      	bls.n	28ba <_sercom_get_async_baud_val+0x17a>
    28a8:	9a05      	ldr	r2, [sp, #20]
    28aa:	3201      	adds	r2, #1
    28ac:	b2d2      	uxtb	r2, r2
    28ae:	9205      	str	r2, [sp, #20]
    28b0:	2601      	movs	r6, #1
    28b2:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    28b4:	4657      	mov	r7, sl
    28b6:	2f08      	cmp	r7, #8
    28b8:	d1b5      	bne.n	2826 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    28ba:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    28bc:	9805      	ldr	r0, [sp, #20]
    28be:	2808      	cmp	r0, #8
    28c0:	d004      	beq.n	28cc <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    28c2:	0342      	lsls	r2, r0, #13
    28c4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    28c6:	9c04      	ldr	r4, [sp, #16]
    28c8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    28ca:	2400      	movs	r4, #0
}
    28cc:	1c20      	adds	r0, r4, #0
    28ce:	b007      	add	sp, #28
    28d0:	bc3c      	pop	{r2, r3, r4, r5}
    28d2:	4690      	mov	r8, r2
    28d4:	4699      	mov	r9, r3
    28d6:	46a2      	mov	sl, r4
    28d8:	46ab      	mov	fp, r5
    28da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28dc:	46c0      	nop			; (mov r8, r8)
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	00000000 	.word	0x00000000
    28e4:	00000001 	.word	0x00000001
    28e8:	000088c9 	.word	0x000088c9
    28ec:	00001fff 	.word	0x00001fff

000028f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    28f0:	b510      	push	{r4, lr}
    28f2:	b082      	sub	sp, #8
    28f4:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    28f6:	4b0f      	ldr	r3, [pc, #60]	; (2934 <sercom_set_gclk_generator+0x44>)
    28f8:	781b      	ldrb	r3, [r3, #0]
    28fa:	2b00      	cmp	r3, #0
    28fc:	d001      	beq.n	2902 <sercom_set_gclk_generator+0x12>
    28fe:	2900      	cmp	r1, #0
    2900:	d00d      	beq.n	291e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    2902:	a901      	add	r1, sp, #4
    2904:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    2906:	2013      	movs	r0, #19
    2908:	4b0b      	ldr	r3, [pc, #44]	; (2938 <sercom_set_gclk_generator+0x48>)
    290a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    290c:	2013      	movs	r0, #19
    290e:	4b0b      	ldr	r3, [pc, #44]	; (293c <sercom_set_gclk_generator+0x4c>)
    2910:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    2912:	4b08      	ldr	r3, [pc, #32]	; (2934 <sercom_set_gclk_generator+0x44>)
    2914:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    2916:	2201      	movs	r2, #1
    2918:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    291a:	2000      	movs	r0, #0
    291c:	e007      	b.n	292e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    291e:	4b05      	ldr	r3, [pc, #20]	; (2934 <sercom_set_gclk_generator+0x44>)
    2920:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2922:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    2924:	1b14      	subs	r4, r2, r4
    2926:	1e62      	subs	r2, r4, #1
    2928:	4194      	sbcs	r4, r2
    292a:	4264      	negs	r4, r4
    292c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    292e:	b002      	add	sp, #8
    2930:	bd10      	pop	{r4, pc}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	200000e4 	.word	0x200000e4
    2938:	00003c21 	.word	0x00003c21
    293c:	00003b95 	.word	0x00003b95

00002940 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2940:	4b2e      	ldr	r3, [pc, #184]	; (29fc <_sercom_get_default_pad+0xbc>)
    2942:	4298      	cmp	r0, r3
    2944:	d01c      	beq.n	2980 <_sercom_get_default_pad+0x40>
    2946:	d803      	bhi.n	2950 <_sercom_get_default_pad+0x10>
    2948:	4b2d      	ldr	r3, [pc, #180]	; (2a00 <_sercom_get_default_pad+0xc0>)
    294a:	4298      	cmp	r0, r3
    294c:	d007      	beq.n	295e <_sercom_get_default_pad+0x1e>
    294e:	e04a      	b.n	29e6 <_sercom_get_default_pad+0xa6>
    2950:	4b2c      	ldr	r3, [pc, #176]	; (2a04 <_sercom_get_default_pad+0xc4>)
    2952:	4298      	cmp	r0, r3
    2954:	d025      	beq.n	29a2 <_sercom_get_default_pad+0x62>
    2956:	4b2c      	ldr	r3, [pc, #176]	; (2a08 <_sercom_get_default_pad+0xc8>)
    2958:	4298      	cmp	r0, r3
    295a:	d033      	beq.n	29c4 <_sercom_get_default_pad+0x84>
    295c:	e043      	b.n	29e6 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    295e:	2901      	cmp	r1, #1
    2960:	d043      	beq.n	29ea <_sercom_get_default_pad+0xaa>
    2962:	2900      	cmp	r1, #0
    2964:	d004      	beq.n	2970 <_sercom_get_default_pad+0x30>
    2966:	2902      	cmp	r1, #2
    2968:	d006      	beq.n	2978 <_sercom_get_default_pad+0x38>
    296a:	2903      	cmp	r1, #3
    296c:	d006      	beq.n	297c <_sercom_get_default_pad+0x3c>
    296e:	e001      	b.n	2974 <_sercom_get_default_pad+0x34>
    2970:	4826      	ldr	r0, [pc, #152]	; (2a0c <_sercom_get_default_pad+0xcc>)
    2972:	e041      	b.n	29f8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2974:	2000      	movs	r0, #0
    2976:	e03f      	b.n	29f8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2978:	4825      	ldr	r0, [pc, #148]	; (2a10 <_sercom_get_default_pad+0xd0>)
    297a:	e03d      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    297c:	4825      	ldr	r0, [pc, #148]	; (2a14 <_sercom_get_default_pad+0xd4>)
    297e:	e03b      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    2980:	2901      	cmp	r1, #1
    2982:	d034      	beq.n	29ee <_sercom_get_default_pad+0xae>
    2984:	2900      	cmp	r1, #0
    2986:	d004      	beq.n	2992 <_sercom_get_default_pad+0x52>
    2988:	2902      	cmp	r1, #2
    298a:	d006      	beq.n	299a <_sercom_get_default_pad+0x5a>
    298c:	2903      	cmp	r1, #3
    298e:	d006      	beq.n	299e <_sercom_get_default_pad+0x5e>
    2990:	e001      	b.n	2996 <_sercom_get_default_pad+0x56>
    2992:	2003      	movs	r0, #3
    2994:	e030      	b.n	29f8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2996:	2000      	movs	r0, #0
    2998:	e02e      	b.n	29f8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    299a:	481f      	ldr	r0, [pc, #124]	; (2a18 <_sercom_get_default_pad+0xd8>)
    299c:	e02c      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    299e:	481f      	ldr	r0, [pc, #124]	; (2a1c <_sercom_get_default_pad+0xdc>)
    29a0:	e02a      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29a2:	2901      	cmp	r1, #1
    29a4:	d025      	beq.n	29f2 <_sercom_get_default_pad+0xb2>
    29a6:	2900      	cmp	r1, #0
    29a8:	d004      	beq.n	29b4 <_sercom_get_default_pad+0x74>
    29aa:	2902      	cmp	r1, #2
    29ac:	d006      	beq.n	29bc <_sercom_get_default_pad+0x7c>
    29ae:	2903      	cmp	r1, #3
    29b0:	d006      	beq.n	29c0 <_sercom_get_default_pad+0x80>
    29b2:	e001      	b.n	29b8 <_sercom_get_default_pad+0x78>
    29b4:	481a      	ldr	r0, [pc, #104]	; (2a20 <_sercom_get_default_pad+0xe0>)
    29b6:	e01f      	b.n	29f8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29b8:	2000      	movs	r0, #0
    29ba:	e01d      	b.n	29f8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29bc:	4819      	ldr	r0, [pc, #100]	; (2a24 <_sercom_get_default_pad+0xe4>)
    29be:	e01b      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29c0:	4819      	ldr	r0, [pc, #100]	; (2a28 <_sercom_get_default_pad+0xe8>)
    29c2:	e019      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29c4:	2901      	cmp	r1, #1
    29c6:	d016      	beq.n	29f6 <_sercom_get_default_pad+0xb6>
    29c8:	2900      	cmp	r1, #0
    29ca:	d004      	beq.n	29d6 <_sercom_get_default_pad+0x96>
    29cc:	2902      	cmp	r1, #2
    29ce:	d006      	beq.n	29de <_sercom_get_default_pad+0x9e>
    29d0:	2903      	cmp	r1, #3
    29d2:	d006      	beq.n	29e2 <_sercom_get_default_pad+0xa2>
    29d4:	e001      	b.n	29da <_sercom_get_default_pad+0x9a>
    29d6:	4815      	ldr	r0, [pc, #84]	; (2a2c <_sercom_get_default_pad+0xec>)
    29d8:	e00e      	b.n	29f8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29da:	2000      	movs	r0, #0
    29dc:	e00c      	b.n	29f8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29de:	4814      	ldr	r0, [pc, #80]	; (2a30 <_sercom_get_default_pad+0xf0>)
    29e0:	e00a      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29e2:	4814      	ldr	r0, [pc, #80]	; (2a34 <_sercom_get_default_pad+0xf4>)
    29e4:	e008      	b.n	29f8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29e6:	2000      	movs	r0, #0
    29e8:	e006      	b.n	29f8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29ea:	4813      	ldr	r0, [pc, #76]	; (2a38 <_sercom_get_default_pad+0xf8>)
    29ec:	e004      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29ee:	4813      	ldr	r0, [pc, #76]	; (2a3c <_sercom_get_default_pad+0xfc>)
    29f0:	e002      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29f2:	4813      	ldr	r0, [pc, #76]	; (2a40 <_sercom_get_default_pad+0x100>)
    29f4:	e000      	b.n	29f8 <_sercom_get_default_pad+0xb8>
    29f6:	4813      	ldr	r0, [pc, #76]	; (2a44 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    29f8:	4770      	bx	lr
    29fa:	46c0      	nop			; (mov r8, r8)
    29fc:	42000c00 	.word	0x42000c00
    2a00:	42000800 	.word	0x42000800
    2a04:	42001000 	.word	0x42001000
    2a08:	42001400 	.word	0x42001400
    2a0c:	00040003 	.word	0x00040003
    2a10:	00060003 	.word	0x00060003
    2a14:	00070003 	.word	0x00070003
    2a18:	001e0003 	.word	0x001e0003
    2a1c:	001f0003 	.word	0x001f0003
    2a20:	00080003 	.word	0x00080003
    2a24:	000a0003 	.word	0x000a0003
    2a28:	000b0003 	.word	0x000b0003
    2a2c:	00100003 	.word	0x00100003
    2a30:	00120003 	.word	0x00120003
    2a34:	00130003 	.word	0x00130003
    2a38:	00050003 	.word	0x00050003
    2a3c:	00010003 	.word	0x00010003
    2a40:	00090003 	.word	0x00090003
    2a44:	00110003 	.word	0x00110003

00002a48 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2a48:	b570      	push	{r4, r5, r6, lr}
    2a4a:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2a4c:	4a0e      	ldr	r2, [pc, #56]	; (2a88 <_sercom_get_sercom_inst_index+0x40>)
    2a4e:	4669      	mov	r1, sp
    2a50:	ca70      	ldmia	r2!, {r4, r5, r6}
    2a52:	c170      	stmia	r1!, {r4, r5, r6}
    2a54:	6812      	ldr	r2, [r2, #0]
    2a56:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a58:	1c03      	adds	r3, r0, #0
    2a5a:	9a00      	ldr	r2, [sp, #0]
    2a5c:	4282      	cmp	r2, r0
    2a5e:	d00f      	beq.n	2a80 <_sercom_get_sercom_inst_index+0x38>
    2a60:	9c01      	ldr	r4, [sp, #4]
    2a62:	4284      	cmp	r4, r0
    2a64:	d008      	beq.n	2a78 <_sercom_get_sercom_inst_index+0x30>
    2a66:	9d02      	ldr	r5, [sp, #8]
    2a68:	4285      	cmp	r5, r0
    2a6a:	d007      	beq.n	2a7c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2a6c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a6e:	9e03      	ldr	r6, [sp, #12]
    2a70:	429e      	cmp	r6, r3
    2a72:	d107      	bne.n	2a84 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2a74:	2003      	movs	r0, #3
    2a76:	e004      	b.n	2a82 <_sercom_get_sercom_inst_index+0x3a>
    2a78:	2001      	movs	r0, #1
    2a7a:	e002      	b.n	2a82 <_sercom_get_sercom_inst_index+0x3a>
    2a7c:	2002      	movs	r0, #2
    2a7e:	e000      	b.n	2a82 <_sercom_get_sercom_inst_index+0x3a>
    2a80:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2a82:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2a84:	b004      	add	sp, #16
    2a86:	bd70      	pop	{r4, r5, r6, pc}
    2a88:	0000b2d8 	.word	0x0000b2d8

00002a8c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a8e:	4647      	mov	r7, r8
    2a90:	b480      	push	{r7}
    2a92:	b088      	sub	sp, #32
    2a94:	1c05      	adds	r5, r0, #0
    2a96:	1c0c      	adds	r4, r1, #0
    2a98:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    2a9a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2a9c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    2a9e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2aa0:	079a      	lsls	r2, r3, #30
    2aa2:	d500      	bpl.n	2aa6 <spi_init+0x1a>
    2aa4:	e0df      	b.n	2c66 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2aa6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2aa8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2aaa:	07da      	lsls	r2, r3, #31
    2aac:	d500      	bpl.n	2ab0 <spi_init+0x24>
    2aae:	e0da      	b.n	2c66 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2ab0:	1c08      	adds	r0, r1, #0
    2ab2:	4b6f      	ldr	r3, [pc, #444]	; (2c70 <spi_init+0x1e4>)
    2ab4:	4798      	blx	r3
    2ab6:	4b6f      	ldr	r3, [pc, #444]	; (2c74 <spi_init+0x1e8>)
    2ab8:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2aba:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2abc:	2701      	movs	r7, #1
    2abe:	4097      	lsls	r7, r2
    2ac0:	1c3a      	adds	r2, r7, #0
    2ac2:	430a      	orrs	r2, r1
    2ac4:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2ac6:	a907      	add	r1, sp, #28
    2ac8:	2724      	movs	r7, #36	; 0x24
    2aca:	5df3      	ldrb	r3, [r6, r7]
    2acc:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2ace:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2ad0:	b2c0      	uxtb	r0, r0
    2ad2:	4680      	mov	r8, r0
    2ad4:	4b68      	ldr	r3, [pc, #416]	; (2c78 <spi_init+0x1ec>)
    2ad6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2ad8:	4640      	mov	r0, r8
    2ada:	4b68      	ldr	r3, [pc, #416]	; (2c7c <spi_init+0x1f0>)
    2adc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2ade:	5df0      	ldrb	r0, [r6, r7]
    2ae0:	2100      	movs	r1, #0
    2ae2:	4b67      	ldr	r3, [pc, #412]	; (2c80 <spi_init+0x1f4>)
    2ae4:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2ae6:	7833      	ldrb	r3, [r6, #0]
    2ae8:	2b01      	cmp	r3, #1
    2aea:	d103      	bne.n	2af4 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    2aec:	6822      	ldr	r2, [r4, #0]
    2aee:	230c      	movs	r3, #12
    2af0:	4313      	orrs	r3, r2
    2af2:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2af4:	7833      	ldrb	r3, [r6, #0]
    2af6:	2b00      	cmp	r3, #0
    2af8:	d000      	beq.n	2afc <spi_init+0x70>
    2afa:	e0b1      	b.n	2c60 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    2afc:	6822      	ldr	r2, [r4, #0]
    2afe:	2308      	movs	r3, #8
    2b00:	4313      	orrs	r3, r2
    2b02:	6023      	str	r3, [r4, #0]
    2b04:	e0ac      	b.n	2c60 <spi_init+0x1d4>
    2b06:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2b08:	60d1      	str	r1, [r2, #12]
    2b0a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    2b0c:	2b1c      	cmp	r3, #28
    2b0e:	d1fa      	bne.n	2b06 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2b10:	2300      	movs	r3, #0
    2b12:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2b14:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2b16:	2400      	movs	r4, #0
    2b18:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    2b1a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    2b1c:	2336      	movs	r3, #54	; 0x36
    2b1e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2b20:	2337      	movs	r3, #55	; 0x37
    2b22:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2b24:	2338      	movs	r3, #56	; 0x38
    2b26:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2b28:	2303      	movs	r3, #3
    2b2a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    2b2c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    2b2e:	6828      	ldr	r0, [r5, #0]
    2b30:	4b4f      	ldr	r3, [pc, #316]	; (2c70 <spi_init+0x1e4>)
    2b32:	4798      	blx	r3
    2b34:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    2b36:	4953      	ldr	r1, [pc, #332]	; (2c84 <spi_init+0x1f8>)
    2b38:	4b53      	ldr	r3, [pc, #332]	; (2c88 <spi_init+0x1fc>)
    2b3a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2b3c:	00bf      	lsls	r7, r7, #2
    2b3e:	4b53      	ldr	r3, [pc, #332]	; (2c8c <spi_init+0x200>)
    2b40:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b42:	682f      	ldr	r7, [r5, #0]
    2b44:	ab02      	add	r3, sp, #8
    2b46:	2280      	movs	r2, #128	; 0x80
    2b48:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b4a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b4c:	2201      	movs	r2, #1
    2b4e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2b50:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    2b52:	7833      	ldrb	r3, [r6, #0]
    2b54:	2b00      	cmp	r3, #0
    2b56:	d102      	bne.n	2b5e <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2b58:	2200      	movs	r2, #0
    2b5a:	ab02      	add	r3, sp, #8
    2b5c:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    2b5e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b60:	9303      	str	r3, [sp, #12]
    2b62:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    2b64:	9004      	str	r0, [sp, #16]
    2b66:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2b68:	9205      	str	r2, [sp, #20]
    2b6a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2b6c:	9306      	str	r3, [sp, #24]
    2b6e:	2400      	movs	r4, #0
    2b70:	b2e1      	uxtb	r1, r4
    2b72:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2b74:	aa03      	add	r2, sp, #12
    2b76:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2b78:	2800      	cmp	r0, #0
    2b7a:	d102      	bne.n	2b82 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2b7c:	1c38      	adds	r0, r7, #0
    2b7e:	4a44      	ldr	r2, [pc, #272]	; (2c90 <spi_init+0x204>)
    2b80:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2b82:	1c43      	adds	r3, r0, #1
    2b84:	d006      	beq.n	2b94 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2b86:	466a      	mov	r2, sp
    2b88:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2b8a:	0c00      	lsrs	r0, r0, #16
    2b8c:	b2c0      	uxtb	r0, r0
    2b8e:	a902      	add	r1, sp, #8
    2b90:	4b40      	ldr	r3, [pc, #256]	; (2c94 <spi_init+0x208>)
    2b92:	4798      	blx	r3
    2b94:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2b96:	2c04      	cmp	r4, #4
    2b98:	d1ea      	bne.n	2b70 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    2b9a:	7833      	ldrb	r3, [r6, #0]
    2b9c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    2b9e:	7c33      	ldrb	r3, [r6, #16]
    2ba0:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2ba2:	7cb3      	ldrb	r3, [r6, #18]
    2ba4:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2ba6:	7d33      	ldrb	r3, [r6, #20]
    2ba8:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    2baa:	2200      	movs	r2, #0
    2bac:	466b      	mov	r3, sp
    2bae:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2bb0:	7833      	ldrb	r3, [r6, #0]
    2bb2:	2b01      	cmp	r3, #1
    2bb4:	d114      	bne.n	2be0 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2bb6:	6828      	ldr	r0, [r5, #0]
    2bb8:	4b2d      	ldr	r3, [pc, #180]	; (2c70 <spi_init+0x1e4>)
    2bba:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2bbc:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2bbe:	b2c0      	uxtb	r0, r0
    2bc0:	4b35      	ldr	r3, [pc, #212]	; (2c98 <spi_init+0x20c>)
    2bc2:	4798      	blx	r3
    2bc4:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2bc6:	69b0      	ldr	r0, [r6, #24]
    2bc8:	466a      	mov	r2, sp
    2bca:	3206      	adds	r2, #6
    2bcc:	4b33      	ldr	r3, [pc, #204]	; (2c9c <spi_init+0x210>)
    2bce:	4798      	blx	r3
    2bd0:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2bd2:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d146      	bne.n	2c66 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2bd8:	466b      	mov	r3, sp
    2bda:	3306      	adds	r3, #6
    2bdc:	781b      	ldrb	r3, [r3, #0]
    2bde:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2be0:	7833      	ldrb	r3, [r6, #0]
    2be2:	2b00      	cmp	r3, #0
    2be4:	d10f      	bne.n	2c06 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2be6:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2be8:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    2bec:	7ff4      	ldrb	r4, [r6, #31]
    2bee:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2bf0:	7fb2      	ldrb	r2, [r6, #30]
    2bf2:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2bf4:	4302      	orrs	r2, r0
    2bf6:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2bf8:	2220      	movs	r2, #32
    2bfa:	5cb2      	ldrb	r2, [r6, r2]
    2bfc:	2a00      	cmp	r2, #0
    2bfe:	d004      	beq.n	2c0a <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2c00:	2240      	movs	r2, #64	; 0x40
    2c02:	4313      	orrs	r3, r2
    2c04:	e001      	b.n	2c0a <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2c06:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2c08:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    2c0a:	68b2      	ldr	r2, [r6, #8]
    2c0c:	6870      	ldr	r0, [r6, #4]
    2c0e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2c10:	68f0      	ldr	r0, [r6, #12]
    2c12:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2c14:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2c16:	7c31      	ldrb	r1, [r6, #16]
    2c18:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2c1a:	7c71      	ldrb	r1, [r6, #17]
    2c1c:	2900      	cmp	r1, #0
    2c1e:	d103      	bne.n	2c28 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2c20:	491f      	ldr	r1, [pc, #124]	; (2ca0 <spi_init+0x214>)
    2c22:	7889      	ldrb	r1, [r1, #2]
    2c24:	0788      	lsls	r0, r1, #30
    2c26:	d501      	bpl.n	2c2c <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2c28:	2180      	movs	r1, #128	; 0x80
    2c2a:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    2c2c:	7cb1      	ldrb	r1, [r6, #18]
    2c2e:	2900      	cmp	r1, #0
    2c30:	d002      	beq.n	2c38 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2c32:	2180      	movs	r1, #128	; 0x80
    2c34:	0289      	lsls	r1, r1, #10
    2c36:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2c38:	7cf1      	ldrb	r1, [r6, #19]
    2c3a:	2900      	cmp	r1, #0
    2c3c:	d002      	beq.n	2c44 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2c3e:	2180      	movs	r1, #128	; 0x80
    2c40:	0089      	lsls	r1, r1, #2
    2c42:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2c44:	7d31      	ldrb	r1, [r6, #20]
    2c46:	2900      	cmp	r1, #0
    2c48:	d002      	beq.n	2c50 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2c4a:	2180      	movs	r1, #128	; 0x80
    2c4c:	0189      	lsls	r1, r1, #6
    2c4e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2c50:	6839      	ldr	r1, [r7, #0]
    2c52:	430a      	orrs	r2, r1
    2c54:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    2c56:	687a      	ldr	r2, [r7, #4]
    2c58:	4313      	orrs	r3, r2
    2c5a:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    2c5c:	2000      	movs	r0, #0
    2c5e:	e002      	b.n	2c66 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2c60:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2c62:	2100      	movs	r1, #0
    2c64:	e74f      	b.n	2b06 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2c66:	b008      	add	sp, #32
    2c68:	bc04      	pop	{r2}
    2c6a:	4690      	mov	r8, r2
    2c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c6e:	46c0      	nop			; (mov r8, r8)
    2c70:	00002a49 	.word	0x00002a49
    2c74:	40000400 	.word	0x40000400
    2c78:	00003c21 	.word	0x00003c21
    2c7c:	00003b95 	.word	0x00003b95
    2c80:	000028f1 	.word	0x000028f1
    2c84:	00002df1 	.word	0x00002df1
    2c88:	00002fed 	.word	0x00002fed
    2c8c:	20002da8 	.word	0x20002da8
    2c90:	00002941 	.word	0x00002941
    2c94:	00003cfd 	.word	0x00003cfd
    2c98:	00003c3d 	.word	0x00003c3d
    2c9c:	00002715 	.word	0x00002715
    2ca0:	41002000 	.word	0x41002000

00002ca4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2ca4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2ca6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2ca8:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2caa:	2c01      	cmp	r4, #1
    2cac:	d16c      	bne.n	2d88 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2cae:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2cb0:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2cb2:	2c00      	cmp	r4, #0
    2cb4:	d168      	bne.n	2d88 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2cb6:	2a00      	cmp	r2, #0
    2cb8:	d057      	beq.n	2d6a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2cba:	784b      	ldrb	r3, [r1, #1]
    2cbc:	2b00      	cmp	r3, #0
    2cbe:	d044      	beq.n	2d4a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2cc0:	6802      	ldr	r2, [r0, #0]
    2cc2:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2cc4:	07dc      	lsls	r4, r3, #31
    2cc6:	d40f      	bmi.n	2ce8 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2cc8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cca:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2ccc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cce:	2900      	cmp	r1, #0
    2cd0:	d103      	bne.n	2cda <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2cd2:	095a      	lsrs	r2, r3, #5
    2cd4:	01d2      	lsls	r2, r2, #7
    2cd6:	492d      	ldr	r1, [pc, #180]	; (2d8c <spi_select_slave+0xe8>)
    2cd8:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cda:	211f      	movs	r1, #31
    2cdc:	400b      	ands	r3, r1
    2cde:	2101      	movs	r1, #1
    2ce0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2ce2:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2ce4:	2305      	movs	r3, #5
    2ce6:	e04f      	b.n	2d88 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2ce8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cea:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2cec:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cee:	2c00      	cmp	r4, #0
    2cf0:	d103      	bne.n	2cfa <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2cf2:	095a      	lsrs	r2, r3, #5
    2cf4:	01d2      	lsls	r2, r2, #7
    2cf6:	4c25      	ldr	r4, [pc, #148]	; (2d8c <spi_select_slave+0xe8>)
    2cf8:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cfa:	241f      	movs	r4, #31
    2cfc:	4023      	ands	r3, r4
    2cfe:	2401      	movs	r4, #1
    2d00:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2d02:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2d04:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d06:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2d08:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2d0a:	07d4      	lsls	r4, r2, #31
    2d0c:	d500      	bpl.n	2d10 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2d0e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2d10:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d12:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2d14:	2a00      	cmp	r2, #0
    2d16:	d137      	bne.n	2d88 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d18:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d1a:	2104      	movs	r1, #4
    2d1c:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2d1e:	420b      	tst	r3, r1
    2d20:	d0fc      	beq.n	2d1c <spi_select_slave+0x78>
    2d22:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d24:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2d26:	074c      	lsls	r4, r1, #29
    2d28:	d52e      	bpl.n	2d88 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d2a:	8b53      	ldrh	r3, [r2, #26]
    2d2c:	0759      	lsls	r1, r3, #29
    2d2e:	d503      	bpl.n	2d38 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2d30:	8b51      	ldrh	r1, [r2, #26]
    2d32:	2304      	movs	r3, #4
    2d34:	430b      	orrs	r3, r1
    2d36:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2d38:	7983      	ldrb	r3, [r0, #6]
    2d3a:	2b01      	cmp	r3, #1
    2d3c:	d102      	bne.n	2d44 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2d3e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d40:	2300      	movs	r3, #0
    2d42:	e021      	b.n	2d88 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2d44:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d46:	2300      	movs	r3, #0
    2d48:	e01e      	b.n	2d88 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2d4a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d4c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d4e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d50:	2900      	cmp	r1, #0
    2d52:	d103      	bne.n	2d5c <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    2d54:	095a      	lsrs	r2, r3, #5
    2d56:	01d2      	lsls	r2, r2, #7
    2d58:	4c0c      	ldr	r4, [pc, #48]	; (2d8c <spi_select_slave+0xe8>)
    2d5a:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d5c:	211f      	movs	r1, #31
    2d5e:	400b      	ands	r3, r1
    2d60:	2101      	movs	r1, #1
    2d62:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2d64:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d66:	2300      	movs	r3, #0
    2d68:	e00e      	b.n	2d88 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2d6a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d6c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d6e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d70:	2900      	cmp	r1, #0
    2d72:	d103      	bne.n	2d7c <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    2d74:	095a      	lsrs	r2, r3, #5
    2d76:	01d2      	lsls	r2, r2, #7
    2d78:	4904      	ldr	r1, [pc, #16]	; (2d8c <spi_select_slave+0xe8>)
    2d7a:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d7c:	211f      	movs	r1, #31
    2d7e:	400b      	ands	r3, r1
    2d80:	2101      	movs	r1, #1
    2d82:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2d84:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2d86:	2300      	movs	r3, #0
}
    2d88:	1c18      	adds	r0, r3, #0
    2d8a:	bd10      	pop	{r4, pc}
    2d8c:	41004400 	.word	0x41004400

00002d90 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2d90:	1c93      	adds	r3, r2, #2
    2d92:	009b      	lsls	r3, r3, #2
    2d94:	18c3      	adds	r3, r0, r3
    2d96:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    2d98:	2301      	movs	r3, #1
    2d9a:	4093      	lsls	r3, r2
    2d9c:	1c1a      	adds	r2, r3, #0
    2d9e:	2336      	movs	r3, #54	; 0x36
    2da0:	5cc1      	ldrb	r1, [r0, r3]
    2da2:	430a      	orrs	r2, r1
    2da4:	54c2      	strb	r2, [r0, r3]
}
    2da6:	4770      	bx	lr

00002da8 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2da8:	1c03      	adds	r3, r0, #0
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2daa:	2017      	movs	r0, #23
		uint16_t length)
{
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    2dac:	2a00      	cmp	r2, #0
    2dae:	d01d      	beq.n	2dec <spi_write_buffer_job+0x44>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    2db0:	2038      	movs	r0, #56	; 0x38
    2db2:	5c18      	ldrb	r0, [r3, r0]
    2db4:	b2c0      	uxtb	r0, r0
    2db6:	2805      	cmp	r0, #5
    2db8:	d018      	beq.n	2dec <spi_write_buffer_job+0x44>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    2dba:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    2dbc:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    2dbe:	62d9      	str	r1, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    2dc0:	2105      	movs	r1, #5
    2dc2:	2238      	movs	r2, #56	; 0x38
    2dc4:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    2dc6:	2201      	movs	r2, #1
    2dc8:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    2dca:	681a      	ldr	r2, [r3, #0]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2dcc:	7959      	ldrb	r1, [r3, #5]
    2dce:	2900      	cmp	r1, #0
    2dd0:	d102      	bne.n	2dd8 <spi_write_buffer_job+0x30>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2dd2:	2102      	movs	r1, #2
    2dd4:	7611      	strb	r1, [r2, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2dd6:	7591      	strb	r1, [r2, #22]
	}
#  endif

	if (module->receiver_enabled) {
    2dd8:	79db      	ldrb	r3, [r3, #7]
    2dda:	2b00      	cmp	r3, #0
    2ddc:	d003      	beq.n	2de6 <spi_write_buffer_job+0x3e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    2dde:	2305      	movs	r3, #5
    2de0:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    2de2:	2000      	movs	r0, #0
    2de4:	e002      	b.n	2dec <spi_write_buffer_job+0x44>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2de6:	2301      	movs	r3, #1
    2de8:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    2dea:	2000      	movs	r0, #0
}
    2dec:	4770      	bx	lr
    2dee:	46c0      	nop			; (mov r8, r8)

00002df0 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2df2:	0080      	lsls	r0, r0, #2
    2df4:	4b7a      	ldr	r3, [pc, #488]	; (2fe0 <_spi_interrupt_handler+0x1f0>)
    2df6:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2df8:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2dfa:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2dfc:	5ce3      	ldrb	r3, [r4, r3]
    2dfe:	2237      	movs	r2, #55	; 0x37
    2e00:	5ca7      	ldrb	r7, [r4, r2]
    2e02:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2e04:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2e06:	7dae      	ldrb	r6, [r5, #22]
    2e08:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2e0a:	07f1      	lsls	r1, r6, #31
    2e0c:	d541      	bpl.n	2e92 <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2e0e:	7963      	ldrb	r3, [r4, #5]
    2e10:	2b01      	cmp	r3, #1
    2e12:	d116      	bne.n	2e42 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2e14:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2e16:	2b00      	cmp	r3, #0
    2e18:	d10f      	bne.n	2e3a <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2e1a:	4b72      	ldr	r3, [pc, #456]	; (2fe4 <_spi_interrupt_handler+0x1f4>)
    2e1c:	881b      	ldrh	r3, [r3, #0]
    2e1e:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2e20:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2e22:	3b01      	subs	r3, #1
    2e24:	b29b      	uxth	r3, r3
    2e26:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2e28:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2e2a:	b29b      	uxth	r3, r3
    2e2c:	2b00      	cmp	r3, #0
    2e2e:	d101      	bne.n	2e34 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2e30:	2301      	movs	r3, #1
    2e32:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2e34:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    2e36:	2b01      	cmp	r3, #1
    2e38:	d103      	bne.n	2e42 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2e3a:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2e3c:	2b00      	cmp	r3, #0
    2e3e:	d105      	bne.n	2e4c <_spi_interrupt_handler+0x5c>
    2e40:	e027      	b.n	2e92 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2e42:	2b00      	cmp	r3, #0
    2e44:	d125      	bne.n	2e92 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    2e46:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2e48:	2b00      	cmp	r3, #0
    2e4a:	d022      	beq.n	2e92 <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2e4c:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2e4e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2e50:	7819      	ldrb	r1, [r3, #0]
    2e52:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    2e54:	1c58      	adds	r0, r3, #1
    2e56:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e58:	79a0      	ldrb	r0, [r4, #6]
    2e5a:	2801      	cmp	r0, #1
    2e5c:	d104      	bne.n	2e68 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2e5e:	7858      	ldrb	r0, [r3, #1]
    2e60:	0200      	lsls	r0, r0, #8
    2e62:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2e64:	3302      	adds	r3, #2
    2e66:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2e68:	05cb      	lsls	r3, r1, #23
    2e6a:	0ddb      	lsrs	r3, r3, #23
    2e6c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    2e6e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2e70:	3b01      	subs	r3, #1
    2e72:	b29b      	uxth	r3, r3
    2e74:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    2e76:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2e78:	b29b      	uxth	r3, r3
    2e7a:	2b00      	cmp	r3, #0
    2e7c:	d109      	bne.n	2e92 <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2e7e:	2301      	movs	r3, #1
    2e80:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    2e82:	7a63      	ldrb	r3, [r4, #9]
    2e84:	2b01      	cmp	r3, #1
    2e86:	d104      	bne.n	2e92 <_spi_interrupt_handler+0xa2>
    2e88:	79e3      	ldrb	r3, [r4, #7]
    2e8a:	2b00      	cmp	r3, #0
    2e8c:	d101      	bne.n	2e92 <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2e8e:	2302      	movs	r3, #2
    2e90:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    2e92:	0772      	lsls	r2, r6, #29
    2e94:	d561      	bpl.n	2f5a <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2e96:	8b6b      	ldrh	r3, [r5, #26]
    2e98:	0759      	lsls	r1, r3, #29
    2e9a:	d514      	bpl.n	2ec6 <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    2e9c:	7a63      	ldrb	r3, [r4, #9]
    2e9e:	2b01      	cmp	r3, #1
    2ea0:	d00b      	beq.n	2eba <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    2ea2:	221e      	movs	r2, #30
    2ea4:	2338      	movs	r3, #56	; 0x38
    2ea6:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    2ea8:	2303      	movs	r3, #3
    2eaa:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    2eac:	2305      	movs	r3, #5
    2eae:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    2eb0:	073a      	lsls	r2, r7, #28
    2eb2:	d502      	bpl.n	2eba <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2eb4:	1c20      	adds	r0, r4, #0
    2eb6:	69a3      	ldr	r3, [r4, #24]
    2eb8:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    2eba:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2ebc:	8b6a      	ldrh	r2, [r5, #26]
    2ebe:	2304      	movs	r3, #4
    2ec0:	4313      	orrs	r3, r2
    2ec2:	836b      	strh	r3, [r5, #26]
    2ec4:	e049      	b.n	2f5a <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2ec6:	7a63      	ldrb	r3, [r4, #9]
    2ec8:	2b01      	cmp	r3, #1
    2eca:	d116      	bne.n	2efa <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2ecc:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    2ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2ed0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2ed2:	3b01      	subs	r3, #1
    2ed4:	b29b      	uxth	r3, r3
    2ed6:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    2ed8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2eda:	b29b      	uxth	r3, r3
    2edc:	2b00      	cmp	r3, #0
    2ede:	d13c      	bne.n	2f5a <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2ee0:	2304      	movs	r3, #4
    2ee2:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2ee4:	2200      	movs	r2, #0
    2ee6:	2338      	movs	r3, #56	; 0x38
    2ee8:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2eea:	2303      	movs	r3, #3
    2eec:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2eee:	07f9      	lsls	r1, r7, #31
    2ef0:	d533      	bpl.n	2f5a <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2ef2:	1c20      	adds	r0, r4, #0
    2ef4:	68e2      	ldr	r2, [r4, #12]
    2ef6:	4790      	blx	r2
    2ef8:	e02f      	b.n	2f5a <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2efa:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2efe:	05d2      	lsls	r2, r2, #23
    2f00:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    2f02:	b2d3      	uxtb	r3, r2
    2f04:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2f06:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2f08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2f0a:	1c59      	adds	r1, r3, #1
    2f0c:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2f0e:	79a1      	ldrb	r1, [r4, #6]
    2f10:	2901      	cmp	r1, #1
    2f12:	d104      	bne.n	2f1e <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2f14:	0a12      	lsrs	r2, r2, #8
    2f16:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2f18:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2f1a:	3301      	adds	r3, #1
    2f1c:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2f1e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2f20:	3b01      	subs	r3, #1
    2f22:	b29b      	uxth	r3, r3
    2f24:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    2f26:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2f28:	b29b      	uxth	r3, r3
    2f2a:	2b00      	cmp	r3, #0
    2f2c:	d115      	bne.n	2f5a <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    2f2e:	2200      	movs	r2, #0
    2f30:	2338      	movs	r3, #56	; 0x38
    2f32:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2f34:	2304      	movs	r3, #4
    2f36:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    2f38:	7a63      	ldrb	r3, [r4, #9]
    2f3a:	2b02      	cmp	r3, #2
    2f3c:	d105      	bne.n	2f4a <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2f3e:	077a      	lsls	r2, r7, #29
    2f40:	d50b      	bpl.n	2f5a <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2f42:	1c20      	adds	r0, r4, #0
    2f44:	6963      	ldr	r3, [r4, #20]
    2f46:	4798      	blx	r3
    2f48:	e007      	b.n	2f5a <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    2f4a:	7a63      	ldrb	r3, [r4, #9]
    2f4c:	2b00      	cmp	r3, #0
    2f4e:	d104      	bne.n	2f5a <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2f50:	07b9      	lsls	r1, r7, #30
    2f52:	d502      	bpl.n	2f5a <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2f54:	1c20      	adds	r0, r4, #0
    2f56:	6922      	ldr	r2, [r4, #16]
    2f58:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2f5a:	07b3      	lsls	r3, r6, #30
    2f5c:	d528      	bpl.n	2fb0 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2f5e:	7963      	ldrb	r3, [r4, #5]
    2f60:	2b00      	cmp	r3, #0
    2f62:	d110      	bne.n	2f86 <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2f64:	2307      	movs	r3, #7
    2f66:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2f68:	2302      	movs	r3, #2
    2f6a:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2f6c:	2303      	movs	r3, #3
    2f6e:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2f70:	2300      	movs	r3, #0
    2f72:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2f74:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    2f76:	2338      	movs	r3, #56	; 0x38
    2f78:	2200      	movs	r2, #0
    2f7a:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2f7c:	06f9      	lsls	r1, r7, #27
    2f7e:	d502      	bpl.n	2f86 <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2f80:	1c20      	adds	r0, r4, #0
    2f82:	69e2      	ldr	r2, [r4, #28]
    2f84:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2f86:	7963      	ldrb	r3, [r4, #5]
    2f88:	2b01      	cmp	r3, #1
    2f8a:	d111      	bne.n	2fb0 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2f8c:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2f8e:	2b01      	cmp	r3, #1
    2f90:	d10e      	bne.n	2fb0 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2f92:	79e3      	ldrb	r3, [r4, #7]
    2f94:	2b00      	cmp	r3, #0
    2f96:	d10b      	bne.n	2fb0 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2f98:	2302      	movs	r3, #2
    2f9a:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    2f9c:	2303      	movs	r3, #3
    2f9e:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    2fa0:	2200      	movs	r2, #0
    2fa2:	2338      	movs	r3, #56	; 0x38
    2fa4:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    2fa6:	07fb      	lsls	r3, r7, #31
    2fa8:	d502      	bpl.n	2fb0 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    2faa:	1c20      	adds	r0, r4, #0
    2fac:	68e1      	ldr	r1, [r4, #12]
    2fae:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    2fb0:	0732      	lsls	r2, r6, #28
    2fb2:	d50a      	bpl.n	2fca <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    2fb4:	7963      	ldrb	r3, [r4, #5]
    2fb6:	2b00      	cmp	r3, #0
    2fb8:	d107      	bne.n	2fca <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2fba:	2308      	movs	r3, #8
    2fbc:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2fbe:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    2fc0:	06bb      	lsls	r3, r7, #26
    2fc2:	d502      	bpl.n	2fca <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    2fc4:	1c20      	adds	r0, r4, #0
    2fc6:	6a21      	ldr	r1, [r4, #32]
    2fc8:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2fca:	09f6      	lsrs	r6, r6, #7
    2fcc:	d007      	beq.n	2fde <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2fce:	2380      	movs	r3, #128	; 0x80
    2fd0:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2fd2:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    2fd4:	067a      	lsls	r2, r7, #25
    2fd6:	d502      	bpl.n	2fde <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2fd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2fda:	1c20      	adds	r0, r4, #0
    2fdc:	4798      	blx	r3
		}
	}
#  endif
}
    2fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2fe0:	20002da8 	.word	0x20002da8
    2fe4:	20002da4 	.word	0x20002da4

00002fe8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2fe8:	4770      	bx	lr
    2fea:	46c0      	nop			; (mov r8, r8)

00002fec <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2fec:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2fee:	4b0b      	ldr	r3, [pc, #44]	; (301c <_sercom_set_handler+0x30>)
    2ff0:	781b      	ldrb	r3, [r3, #0]
    2ff2:	2b00      	cmp	r3, #0
    2ff4:	d10e      	bne.n	3014 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2ff6:	4c0a      	ldr	r4, [pc, #40]	; (3020 <_sercom_set_handler+0x34>)
    2ff8:	4d0a      	ldr	r5, [pc, #40]	; (3024 <_sercom_set_handler+0x38>)
    2ffa:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2ffc:	4b0a      	ldr	r3, [pc, #40]	; (3028 <_sercom_set_handler+0x3c>)
    2ffe:	2200      	movs	r2, #0
    3000:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3002:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    3004:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3006:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    3008:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    300a:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    300c:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    300e:	2201      	movs	r2, #1
    3010:	4b02      	ldr	r3, [pc, #8]	; (301c <_sercom_set_handler+0x30>)
    3012:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3014:	0080      	lsls	r0, r0, #2
    3016:	4b02      	ldr	r3, [pc, #8]	; (3020 <_sercom_set_handler+0x34>)
    3018:	50c1      	str	r1, [r0, r3]
}
    301a:	bd30      	pop	{r4, r5, pc}
    301c:	200000e8 	.word	0x200000e8
    3020:	200000ec 	.word	0x200000ec
    3024:	00002fe9 	.word	0x00002fe9
    3028:	20002da8 	.word	0x20002da8

0000302c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    302c:	b530      	push	{r4, r5, lr}
    302e:	b083      	sub	sp, #12
    3030:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3032:	ac01      	add	r4, sp, #4
    3034:	1c20      	adds	r0, r4, #0
    3036:	4905      	ldr	r1, [pc, #20]	; (304c <_sercom_get_interrupt_vector+0x20>)
    3038:	2204      	movs	r2, #4
    303a:	4b05      	ldr	r3, [pc, #20]	; (3050 <_sercom_get_interrupt_vector+0x24>)
    303c:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    303e:	1c28      	adds	r0, r5, #0
    3040:	4b04      	ldr	r3, [pc, #16]	; (3054 <_sercom_get_interrupt_vector+0x28>)
    3042:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3044:	5620      	ldrsb	r0, [r4, r0]
}
    3046:	b003      	add	sp, #12
    3048:	bd30      	pop	{r4, r5, pc}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	0000b2e8 	.word	0x0000b2e8
    3050:	0000449d 	.word	0x0000449d
    3054:	00002a49 	.word	0x00002a49

00003058 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3058:	b508      	push	{r3, lr}
    305a:	4b02      	ldr	r3, [pc, #8]	; (3064 <SERCOM0_Handler+0xc>)
    305c:	681b      	ldr	r3, [r3, #0]
    305e:	2000      	movs	r0, #0
    3060:	4798      	blx	r3
    3062:	bd08      	pop	{r3, pc}
    3064:	200000ec 	.word	0x200000ec

00003068 <SERCOM1_Handler>:
    3068:	b508      	push	{r3, lr}
    306a:	4b02      	ldr	r3, [pc, #8]	; (3074 <SERCOM1_Handler+0xc>)
    306c:	685b      	ldr	r3, [r3, #4]
    306e:	2001      	movs	r0, #1
    3070:	4798      	blx	r3
    3072:	bd08      	pop	{r3, pc}
    3074:	200000ec 	.word	0x200000ec

00003078 <SERCOM2_Handler>:
    3078:	b508      	push	{r3, lr}
    307a:	4b02      	ldr	r3, [pc, #8]	; (3084 <SERCOM2_Handler+0xc>)
    307c:	689b      	ldr	r3, [r3, #8]
    307e:	2002      	movs	r0, #2
    3080:	4798      	blx	r3
    3082:	bd08      	pop	{r3, pc}
    3084:	200000ec 	.word	0x200000ec

00003088 <SERCOM3_Handler>:
    3088:	b508      	push	{r3, lr}
    308a:	4b02      	ldr	r3, [pc, #8]	; (3094 <SERCOM3_Handler+0xc>)
    308c:	68db      	ldr	r3, [r3, #12]
    308e:	2003      	movs	r0, #3
    3090:	4798      	blx	r3
    3092:	bd08      	pop	{r3, pc}
    3094:	200000ec 	.word	0x200000ec

00003098 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    3098:	4770      	bx	lr
    309a:	46c0      	nop			; (mov r8, r8)

0000309c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    309c:	4b0c      	ldr	r3, [pc, #48]	; (30d0 <cpu_irq_enter_critical+0x34>)
    309e:	681b      	ldr	r3, [r3, #0]
    30a0:	2b00      	cmp	r3, #0
    30a2:	d110      	bne.n	30c6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    30a4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    30a8:	2b00      	cmp	r3, #0
    30aa:	d109      	bne.n	30c0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    30ac:	b672      	cpsid	i
    30ae:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    30b2:	2200      	movs	r2, #0
    30b4:	4b07      	ldr	r3, [pc, #28]	; (30d4 <cpu_irq_enter_critical+0x38>)
    30b6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    30b8:	2201      	movs	r2, #1
    30ba:	4b07      	ldr	r3, [pc, #28]	; (30d8 <cpu_irq_enter_critical+0x3c>)
    30bc:	701a      	strb	r2, [r3, #0]
    30be:	e002      	b.n	30c6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    30c0:	2200      	movs	r2, #0
    30c2:	4b05      	ldr	r3, [pc, #20]	; (30d8 <cpu_irq_enter_critical+0x3c>)
    30c4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    30c6:	4b02      	ldr	r3, [pc, #8]	; (30d0 <cpu_irq_enter_critical+0x34>)
    30c8:	681a      	ldr	r2, [r3, #0]
    30ca:	3201      	adds	r2, #1
    30cc:	601a      	str	r2, [r3, #0]
}
    30ce:	4770      	bx	lr
    30d0:	200000fc 	.word	0x200000fc
    30d4:	2000000c 	.word	0x2000000c
    30d8:	20000100 	.word	0x20000100

000030dc <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    30dc:	4b08      	ldr	r3, [pc, #32]	; (3100 <cpu_irq_leave_critical+0x24>)
    30de:	681a      	ldr	r2, [r3, #0]
    30e0:	3a01      	subs	r2, #1
    30e2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    30e4:	681b      	ldr	r3, [r3, #0]
    30e6:	2b00      	cmp	r3, #0
    30e8:	d109      	bne.n	30fe <cpu_irq_leave_critical+0x22>
    30ea:	4b06      	ldr	r3, [pc, #24]	; (3104 <cpu_irq_leave_critical+0x28>)
    30ec:	781b      	ldrb	r3, [r3, #0]
    30ee:	2b00      	cmp	r3, #0
    30f0:	d005      	beq.n	30fe <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    30f2:	2201      	movs	r2, #1
    30f4:	4b04      	ldr	r3, [pc, #16]	; (3108 <cpu_irq_leave_critical+0x2c>)
    30f6:	701a      	strb	r2, [r3, #0]
    30f8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    30fc:	b662      	cpsie	i
	}
}
    30fe:	4770      	bx	lr
    3100:	200000fc 	.word	0x200000fc
    3104:	20000100 	.word	0x20000100
    3108:	2000000c 	.word	0x2000000c

0000310c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    310c:	b5f0      	push	{r4, r5, r6, r7, lr}
    310e:	465f      	mov	r7, fp
    3110:	4656      	mov	r6, sl
    3112:	464d      	mov	r5, r9
    3114:	4644      	mov	r4, r8
    3116:	b4f0      	push	{r4, r5, r6, r7}
    3118:	b093      	sub	sp, #76	; 0x4c
    311a:	1c05      	adds	r5, r0, #0
    311c:	1c0c      	adds	r4, r1, #0
    311e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3120:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3122:	1c08      	adds	r0, r1, #0
    3124:	4ba9      	ldr	r3, [pc, #676]	; (33cc <usart_init+0x2c0>)
    3126:	4798      	blx	r3
    3128:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    312a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    312c:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    312e:	07d9      	lsls	r1, r3, #31
    3130:	d500      	bpl.n	3134 <usart_init+0x28>
    3132:	e143      	b.n	33bc <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3134:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    3136:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3138:	079f      	lsls	r7, r3, #30
    313a:	d500      	bpl.n	313e <usart_init+0x32>
    313c:	e13e      	b.n	33bc <usart_init+0x2b0>
    313e:	4ba4      	ldr	r3, [pc, #656]	; (33d0 <usart_init+0x2c4>)
    3140:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3142:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3144:	2701      	movs	r7, #1
    3146:	408f      	lsls	r7, r1
    3148:	1c39      	adds	r1, r7, #0
    314a:	4301      	orrs	r1, r0
    314c:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    314e:	a911      	add	r1, sp, #68	; 0x44
    3150:	272d      	movs	r7, #45	; 0x2d
    3152:	5df3      	ldrb	r3, [r6, r7]
    3154:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3156:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3158:	b2d2      	uxtb	r2, r2
    315a:	4690      	mov	r8, r2
    315c:	1c10      	adds	r0, r2, #0
    315e:	4b9d      	ldr	r3, [pc, #628]	; (33d4 <usart_init+0x2c8>)
    3160:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3162:	4640      	mov	r0, r8
    3164:	4b9c      	ldr	r3, [pc, #624]	; (33d8 <usart_init+0x2cc>)
    3166:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3168:	5df0      	ldrb	r0, [r6, r7]
    316a:	2100      	movs	r1, #0
    316c:	4b9b      	ldr	r3, [pc, #620]	; (33dc <usart_init+0x2d0>)
    316e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    3170:	7af3      	ldrb	r3, [r6, #11]
    3172:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    3174:	2324      	movs	r3, #36	; 0x24
    3176:	5cf3      	ldrb	r3, [r6, r3]
    3178:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    317a:	2325      	movs	r3, #37	; 0x25
    317c:	5cf3      	ldrb	r3, [r6, r3]
    317e:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    3180:	7ef3      	ldrb	r3, [r6, #27]
    3182:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3184:	7f33      	ldrb	r3, [r6, #28]
    3186:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3188:	6829      	ldr	r1, [r5, #0]
    318a:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    318c:	1c08      	adds	r0, r1, #0
    318e:	4b8f      	ldr	r3, [pc, #572]	; (33cc <usart_init+0x2c0>)
    3190:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3192:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    3194:	2200      	movs	r2, #0
    3196:	466b      	mov	r3, sp
    3198:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    319a:	8a32      	ldrh	r2, [r6, #16]
    319c:	9203      	str	r2, [sp, #12]
    319e:	2380      	movs	r3, #128	; 0x80
    31a0:	01db      	lsls	r3, r3, #7
    31a2:	429a      	cmp	r2, r3
    31a4:	d021      	beq.n	31ea <usart_init+0xde>
    31a6:	2380      	movs	r3, #128	; 0x80
    31a8:	01db      	lsls	r3, r3, #7
    31aa:	429a      	cmp	r2, r3
    31ac:	d804      	bhi.n	31b8 <usart_init+0xac>
    31ae:	2380      	movs	r3, #128	; 0x80
    31b0:	019b      	lsls	r3, r3, #6
    31b2:	429a      	cmp	r2, r3
    31b4:	d011      	beq.n	31da <usart_init+0xce>
    31b6:	e008      	b.n	31ca <usart_init+0xbe>
    31b8:	23c0      	movs	r3, #192	; 0xc0
    31ba:	01db      	lsls	r3, r3, #7
    31bc:	9f03      	ldr	r7, [sp, #12]
    31be:	429f      	cmp	r7, r3
    31c0:	d00f      	beq.n	31e2 <usart_init+0xd6>
    31c2:	2380      	movs	r3, #128	; 0x80
    31c4:	021b      	lsls	r3, r3, #8
    31c6:	429f      	cmp	r7, r3
    31c8:	d003      	beq.n	31d2 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    31ca:	2710      	movs	r7, #16
    31cc:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31ce:	2700      	movs	r7, #0
    31d0:	e00e      	b.n	31f0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    31d2:	2703      	movs	r7, #3
    31d4:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31d6:	2700      	movs	r7, #0
    31d8:	e00a      	b.n	31f0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    31da:	2710      	movs	r7, #16
    31dc:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    31de:	2701      	movs	r7, #1
    31e0:	e006      	b.n	31f0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    31e2:	2708      	movs	r7, #8
    31e4:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    31e6:	2701      	movs	r7, #1
    31e8:	e002      	b.n	31f0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    31ea:	2708      	movs	r7, #8
    31ec:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31ee:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    31f0:	6831      	ldr	r1, [r6, #0]
    31f2:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    31f4:	68f2      	ldr	r2, [r6, #12]
    31f6:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    31f8:	6973      	ldr	r3, [r6, #20]
    31fa:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    31fc:	7e31      	ldrb	r1, [r6, #24]
    31fe:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3200:	2326      	movs	r3, #38	; 0x26
    3202:	5cf3      	ldrb	r3, [r6, r3]
    3204:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    3206:	6872      	ldr	r2, [r6, #4]
    3208:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    320a:	2a00      	cmp	r2, #0
    320c:	d013      	beq.n	3236 <usart_init+0x12a>
    320e:	2380      	movs	r3, #128	; 0x80
    3210:	055b      	lsls	r3, r3, #21
    3212:	429a      	cmp	r2, r3
    3214:	d12e      	bne.n	3274 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3216:	2327      	movs	r3, #39	; 0x27
    3218:	5cf3      	ldrb	r3, [r6, r3]
    321a:	2b00      	cmp	r3, #0
    321c:	d12e      	bne.n	327c <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    321e:	6a37      	ldr	r7, [r6, #32]
    3220:	b2c0      	uxtb	r0, r0
    3222:	4b6f      	ldr	r3, [pc, #444]	; (33e0 <usart_init+0x2d4>)
    3224:	4798      	blx	r3
    3226:	1c01      	adds	r1, r0, #0
    3228:	1c38      	adds	r0, r7, #0
    322a:	466a      	mov	r2, sp
    322c:	322e      	adds	r2, #46	; 0x2e
    322e:	4b6d      	ldr	r3, [pc, #436]	; (33e4 <usart_init+0x2d8>)
    3230:	4798      	blx	r3
    3232:	1c03      	adds	r3, r0, #0
    3234:	e01f      	b.n	3276 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3236:	2327      	movs	r3, #39	; 0x27
    3238:	5cf3      	ldrb	r3, [r6, r3]
    323a:	2b00      	cmp	r3, #0
    323c:	d00a      	beq.n	3254 <usart_init+0x148>
				status_code =
    323e:	9908      	ldr	r1, [sp, #32]
    3240:	9100      	str	r1, [sp, #0]
    3242:	6a30      	ldr	r0, [r6, #32]
    3244:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    3246:	466a      	mov	r2, sp
    3248:	322e      	adds	r2, #46	; 0x2e
    324a:	1c3b      	adds	r3, r7, #0
    324c:	4f66      	ldr	r7, [pc, #408]	; (33e8 <usart_init+0x2dc>)
    324e:	47b8      	blx	r7
    3250:	1c03      	adds	r3, r0, #0
    3252:	e010      	b.n	3276 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3254:	6a31      	ldr	r1, [r6, #32]
    3256:	9109      	str	r1, [sp, #36]	; 0x24
    3258:	b2c0      	uxtb	r0, r0
    325a:	4b61      	ldr	r3, [pc, #388]	; (33e0 <usart_init+0x2d4>)
    325c:	4798      	blx	r3
    325e:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    3260:	9a08      	ldr	r2, [sp, #32]
    3262:	9200      	str	r2, [sp, #0]
    3264:	9809      	ldr	r0, [sp, #36]	; 0x24
    3266:	466a      	mov	r2, sp
    3268:	322e      	adds	r2, #46	; 0x2e
    326a:	1c3b      	adds	r3, r7, #0
    326c:	4f5e      	ldr	r7, [pc, #376]	; (33e8 <usart_init+0x2dc>)
    326e:	47b8      	blx	r7
    3270:	1c03      	adds	r3, r0, #0
    3272:	e000      	b.n	3276 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    3274:	2300      	movs	r3, #0
    3276:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3278:	d000      	beq.n	327c <usart_init+0x170>
    327a:	e09f      	b.n	33bc <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    327c:	7e73      	ldrb	r3, [r6, #25]
    327e:	2b00      	cmp	r3, #0
    3280:	d002      	beq.n	3288 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3282:	7eb3      	ldrb	r3, [r6, #26]
    3284:	4641      	mov	r1, r8
    3286:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3288:	682a      	ldr	r2, [r5, #0]
    328a:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    328c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    328e:	2b00      	cmp	r3, #0
    3290:	d1fc      	bne.n	328c <usart_init+0x180>
    3292:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3294:	466b      	mov	r3, sp
    3296:	332e      	adds	r3, #46	; 0x2e
    3298:	881b      	ldrh	r3, [r3, #0]
    329a:	4642      	mov	r2, r8
    329c:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    329e:	9b05      	ldr	r3, [sp, #20]
    32a0:	9f04      	ldr	r7, [sp, #16]
    32a2:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    32a4:	9f06      	ldr	r7, [sp, #24]
    32a6:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    32a8:	4649      	mov	r1, r9
    32aa:	430b      	orrs	r3, r1
		config->sample_rate |
    32ac:	9f03      	ldr	r7, [sp, #12]
    32ae:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    32b0:	4652      	mov	r2, sl
    32b2:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    32b4:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    32b6:	4659      	mov	r1, fp
    32b8:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    32ba:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    32bc:	2327      	movs	r3, #39	; 0x27
    32be:	5cf3      	ldrb	r3, [r6, r3]
    32c0:	2b00      	cmp	r3, #0
    32c2:	d101      	bne.n	32c8 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    32c4:	2304      	movs	r3, #4
    32c6:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    32c8:	7f31      	ldrb	r1, [r6, #28]
    32ca:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    32cc:	7e73      	ldrb	r3, [r6, #25]
    32ce:	029b      	lsls	r3, r3, #10
    32d0:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    32d2:	7f73      	ldrb	r3, [r6, #29]
    32d4:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    32d6:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    32d8:	2324      	movs	r3, #36	; 0x24
    32da:	5cf3      	ldrb	r3, [r6, r3]
    32dc:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    32de:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    32e0:	2325      	movs	r3, #37	; 0x25
    32e2:	5cf3      	ldrb	r3, [r6, r3]
    32e4:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    32e6:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    32e8:	7af3      	ldrb	r3, [r6, #11]
    32ea:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    32ec:	8933      	ldrh	r3, [r6, #8]
    32ee:	2bff      	cmp	r3, #255	; 0xff
    32f0:	d004      	beq.n	32fc <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    32f2:	2280      	movs	r2, #128	; 0x80
    32f4:	0452      	lsls	r2, r2, #17
    32f6:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    32f8:	4319      	orrs	r1, r3
    32fa:	e005      	b.n	3308 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    32fc:	7ef3      	ldrb	r3, [r6, #27]
    32fe:	2b00      	cmp	r3, #0
    3300:	d002      	beq.n	3308 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3302:	2380      	movs	r3, #128	; 0x80
    3304:	04db      	lsls	r3, r3, #19
    3306:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3308:	232c      	movs	r3, #44	; 0x2c
    330a:	5cf3      	ldrb	r3, [r6, r3]
    330c:	2b00      	cmp	r3, #0
    330e:	d103      	bne.n	3318 <usart_init+0x20c>
    3310:	4b36      	ldr	r3, [pc, #216]	; (33ec <usart_init+0x2e0>)
    3312:	789b      	ldrb	r3, [r3, #2]
    3314:	079a      	lsls	r2, r3, #30
    3316:	d501      	bpl.n	331c <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3318:	2380      	movs	r3, #128	; 0x80
    331a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    331c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    331e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3320:	2b00      	cmp	r3, #0
    3322:	d1fc      	bne.n	331e <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    3324:	4643      	mov	r3, r8
    3326:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3328:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    332a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    332c:	2b00      	cmp	r3, #0
    332e:	d1fc      	bne.n	332a <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    3330:	4641      	mov	r1, r8
    3332:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3334:	ab10      	add	r3, sp, #64	; 0x40
    3336:	2280      	movs	r2, #128	; 0x80
    3338:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    333a:	2200      	movs	r2, #0
    333c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    333e:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3340:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    3342:	6b32      	ldr	r2, [r6, #48]	; 0x30
    3344:	920c      	str	r2, [sp, #48]	; 0x30
    3346:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3348:	930d      	str	r3, [sp, #52]	; 0x34
    334a:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    334c:	970e      	str	r7, [sp, #56]	; 0x38
    334e:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    3350:	960f      	str	r6, [sp, #60]	; 0x3c
    3352:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3354:	ae10      	add	r6, sp, #64	; 0x40
    3356:	b2f9      	uxtb	r1, r7
    3358:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    335a:	aa0c      	add	r2, sp, #48	; 0x30
    335c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    335e:	2800      	cmp	r0, #0
    3360:	d102      	bne.n	3368 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3362:	1c20      	adds	r0, r4, #0
    3364:	4a22      	ldr	r2, [pc, #136]	; (33f0 <usart_init+0x2e4>)
    3366:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3368:	1c43      	adds	r3, r0, #1
    336a:	d005      	beq.n	3378 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    336c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    336e:	0c00      	lsrs	r0, r0, #16
    3370:	b2c0      	uxtb	r0, r0
    3372:	1c31      	adds	r1, r6, #0
    3374:	4a1f      	ldr	r2, [pc, #124]	; (33f4 <usart_init+0x2e8>)
    3376:	4790      	blx	r2
    3378:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    337a:	2f04      	cmp	r7, #4
    337c:	d1eb      	bne.n	3356 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    337e:	2300      	movs	r3, #0
    3380:	60eb      	str	r3, [r5, #12]
    3382:	612b      	str	r3, [r5, #16]
    3384:	616b      	str	r3, [r5, #20]
    3386:	61ab      	str	r3, [r5, #24]
    3388:	61eb      	str	r3, [r5, #28]
    338a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    338c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    338e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    3390:	2200      	movs	r2, #0
    3392:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    3394:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    3396:	2330      	movs	r3, #48	; 0x30
    3398:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    339a:	2331      	movs	r3, #49	; 0x31
    339c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    339e:	2332      	movs	r3, #50	; 0x32
    33a0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    33a2:	2333      	movs	r3, #51	; 0x33
    33a4:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    33a6:	6828      	ldr	r0, [r5, #0]
    33a8:	4b08      	ldr	r3, [pc, #32]	; (33cc <usart_init+0x2c0>)
    33aa:	4798      	blx	r3
    33ac:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    33ae:	4912      	ldr	r1, [pc, #72]	; (33f8 <usart_init+0x2ec>)
    33b0:	4b12      	ldr	r3, [pc, #72]	; (33fc <usart_init+0x2f0>)
    33b2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    33b4:	00a4      	lsls	r4, r4, #2
    33b6:	4b12      	ldr	r3, [pc, #72]	; (3400 <usart_init+0x2f4>)
    33b8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    33ba:	2000      	movs	r0, #0
}
    33bc:	b013      	add	sp, #76	; 0x4c
    33be:	bc3c      	pop	{r2, r3, r4, r5}
    33c0:	4690      	mov	r8, r2
    33c2:	4699      	mov	r9, r3
    33c4:	46a2      	mov	sl, r4
    33c6:	46ab      	mov	fp, r5
    33c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33ca:	46c0      	nop			; (mov r8, r8)
    33cc:	00002a49 	.word	0x00002a49
    33d0:	40000400 	.word	0x40000400
    33d4:	00003c21 	.word	0x00003c21
    33d8:	00003b95 	.word	0x00003b95
    33dc:	000028f1 	.word	0x000028f1
    33e0:	00003c3d 	.word	0x00003c3d
    33e4:	00002715 	.word	0x00002715
    33e8:	00002741 	.word	0x00002741
    33ec:	41002000 	.word	0x41002000
    33f0:	00002941 	.word	0x00002941
    33f4:	00003cfd 	.word	0x00003cfd
    33f8:	00003531 	.word	0x00003531
    33fc:	00002fed 	.word	0x00002fed
    3400:	20002da8 	.word	0x20002da8

00003404 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    3404:	b510      	push	{r4, lr}
    3406:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3408:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    340a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    340c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    340e:	2c00      	cmp	r4, #0
    3410:	d00d      	beq.n	342e <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    3412:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    3414:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3416:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    3418:	2a00      	cmp	r2, #0
    341a:	d108      	bne.n	342e <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    341c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    341e:	2a00      	cmp	r2, #0
    3420:	d1fc      	bne.n	341c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    3422:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    3424:	2102      	movs	r1, #2
    3426:	7e1a      	ldrb	r2, [r3, #24]
    3428:	420a      	tst	r2, r1
    342a:	d0fc      	beq.n	3426 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    342c:	2000      	movs	r0, #0
}
    342e:	bd10      	pop	{r4, pc}

00003430 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    3430:	b510      	push	{r4, lr}
    3432:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3434:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3436:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    3438:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    343a:	2a00      	cmp	r2, #0
    343c:	d033      	beq.n	34a6 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    343e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    3440:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    3442:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    3444:	2b00      	cmp	r3, #0
    3446:	d12e      	bne.n	34a6 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3448:	7e23      	ldrb	r3, [r4, #24]
    344a:	075a      	lsls	r2, r3, #29
    344c:	d52b      	bpl.n	34a6 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    344e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3450:	2b00      	cmp	r3, #0
    3452:	d1fc      	bne.n	344e <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3454:	8b63      	ldrh	r3, [r4, #26]
    3456:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    3458:	069a      	lsls	r2, r3, #26
    345a:	d021      	beq.n	34a0 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    345c:	079a      	lsls	r2, r3, #30
    345e:	d503      	bpl.n	3468 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3460:	2302      	movs	r3, #2
    3462:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    3464:	201a      	movs	r0, #26
    3466:	e01e      	b.n	34a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3468:	075a      	lsls	r2, r3, #29
    346a:	d503      	bpl.n	3474 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    346c:	2304      	movs	r3, #4
    346e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    3470:	201e      	movs	r0, #30
    3472:	e018      	b.n	34a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3474:	07da      	lsls	r2, r3, #31
    3476:	d503      	bpl.n	3480 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3478:	2301      	movs	r3, #1
    347a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    347c:	2013      	movs	r0, #19
    347e:	e012      	b.n	34a6 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3480:	06da      	lsls	r2, r3, #27
    3482:	d505      	bpl.n	3490 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    3484:	8b62      	ldrh	r2, [r4, #26]
    3486:	2310      	movs	r3, #16
    3488:	4313      	orrs	r3, r2
    348a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    348c:	2042      	movs	r0, #66	; 0x42
    348e:	e00a      	b.n	34a6 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3490:	069a      	lsls	r2, r3, #26
    3492:	d505      	bpl.n	34a0 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    3494:	8b62      	ldrh	r2, [r4, #26]
    3496:	2320      	movs	r3, #32
    3498:	4313      	orrs	r3, r2
    349a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    349c:	2041      	movs	r0, #65	; 0x41
    349e:	e002      	b.n	34a6 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    34a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    34a2:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    34a4:	2000      	movs	r0, #0
}
    34a6:	bd10      	pop	{r4, pc}

000034a8 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    34a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34aa:	1c04      	adds	r4, r0, #0
    34ac:	1c0e      	adds	r6, r1, #0
    34ae:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    34b0:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    34b2:	4b0f      	ldr	r3, [pc, #60]	; (34f0 <_usart_read_buffer+0x48>)
    34b4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    34b6:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    34b8:	b29b      	uxth	r3, r3
    34ba:	2b00      	cmp	r3, #0
    34bc:	d003      	beq.n	34c6 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    34be:	4b0d      	ldr	r3, [pc, #52]	; (34f4 <_usart_read_buffer+0x4c>)
    34c0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    34c2:	2005      	movs	r0, #5
    34c4:	e013      	b.n	34ee <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    34c6:	85a7      	strh	r7, [r4, #44]	; 0x2c
    34c8:	4b0a      	ldr	r3, [pc, #40]	; (34f4 <_usart_read_buffer+0x4c>)
    34ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    34cc:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    34ce:	2205      	movs	r2, #5
    34d0:	2332      	movs	r3, #50	; 0x32
    34d2:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    34d4:	2304      	movs	r3, #4
    34d6:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    34d8:	7a23      	ldrb	r3, [r4, #8]
    34da:	2b00      	cmp	r3, #0
    34dc:	d001      	beq.n	34e2 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    34de:	2320      	movs	r3, #32
    34e0:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    34e2:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    34e4:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    34e6:	2b00      	cmp	r3, #0
    34e8:	d001      	beq.n	34ee <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    34ea:	2308      	movs	r3, #8
    34ec:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    34ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34f0:	0000309d 	.word	0x0000309d
    34f4:	000030dd 	.word	0x000030dd

000034f8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    34f8:	1c93      	adds	r3, r2, #2
    34fa:	009b      	lsls	r3, r3, #2
    34fc:	18c3      	adds	r3, r0, r3
    34fe:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    3500:	2301      	movs	r3, #1
    3502:	4093      	lsls	r3, r2
    3504:	1c1a      	adds	r2, r3, #0
    3506:	2330      	movs	r3, #48	; 0x30
    3508:	5cc1      	ldrb	r1, [r0, r3]
    350a:	430a      	orrs	r2, r1
    350c:	54c2      	strb	r2, [r0, r3]
}
    350e:	4770      	bx	lr

00003510 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3510:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3512:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    3514:	2a00      	cmp	r2, #0
    3516:	d006      	beq.n	3526 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3518:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    351a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    351c:	2c00      	cmp	r4, #0
    351e:	d002      	beq.n	3526 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    3520:	4b02      	ldr	r3, [pc, #8]	; (352c <usart_read_buffer_job+0x1c>)
    3522:	4798      	blx	r3
    3524:	1c03      	adds	r3, r0, #0
}
    3526:	1c18      	adds	r0, r3, #0
    3528:	bd10      	pop	{r4, pc}
    352a:	46c0      	nop			; (mov r8, r8)
    352c:	000034a9 	.word	0x000034a9

00003530 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    3530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    3532:	0080      	lsls	r0, r0, #2
    3534:	4b64      	ldr	r3, [pc, #400]	; (36c8 <_usart_interrupt_handler+0x198>)
    3536:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3538:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    353a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    353c:	2b00      	cmp	r3, #0
    353e:	d1fc      	bne.n	353a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    3540:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    3542:	7da6      	ldrb	r6, [r4, #22]
    3544:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    3546:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    3548:	5ceb      	ldrb	r3, [r5, r3]
    354a:	2230      	movs	r2, #48	; 0x30
    354c:	5caf      	ldrb	r7, [r5, r2]
    354e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    3550:	07f1      	lsls	r1, r6, #31
    3552:	d520      	bpl.n	3596 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    3554:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3556:	b29b      	uxth	r3, r3
    3558:	2b00      	cmp	r3, #0
    355a:	d01a      	beq.n	3592 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    355c:	6aab      	ldr	r3, [r5, #40]	; 0x28
    355e:	781a      	ldrb	r2, [r3, #0]
    3560:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    3562:	1c59      	adds	r1, r3, #1
    3564:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3566:	7969      	ldrb	r1, [r5, #5]
    3568:	2901      	cmp	r1, #1
    356a:	d104      	bne.n	3576 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    356c:	7859      	ldrb	r1, [r3, #1]
    356e:	0209      	lsls	r1, r1, #8
    3570:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    3572:	3302      	adds	r3, #2
    3574:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3576:	05d3      	lsls	r3, r2, #23
    3578:	0ddb      	lsrs	r3, r3, #23
    357a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    357c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    357e:	3b01      	subs	r3, #1
    3580:	b29b      	uxth	r3, r3
    3582:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3584:	2b00      	cmp	r3, #0
    3586:	d106      	bne.n	3596 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3588:	2301      	movs	r3, #1
    358a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    358c:	2302      	movs	r3, #2
    358e:	75a3      	strb	r3, [r4, #22]
    3590:	e001      	b.n	3596 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3592:	2301      	movs	r3, #1
    3594:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    3596:	07b2      	lsls	r2, r6, #30
    3598:	d509      	bpl.n	35ae <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    359a:	2302      	movs	r3, #2
    359c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    359e:	2200      	movs	r2, #0
    35a0:	2333      	movs	r3, #51	; 0x33
    35a2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    35a4:	07fb      	lsls	r3, r7, #31
    35a6:	d502      	bpl.n	35ae <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    35a8:	1c28      	adds	r0, r5, #0
    35aa:	68e9      	ldr	r1, [r5, #12]
    35ac:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    35ae:	0772      	lsls	r2, r6, #29
    35b0:	d56a      	bpl.n	3688 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    35b2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    35b4:	b29b      	uxth	r3, r3
    35b6:	2b00      	cmp	r3, #0
    35b8:	d064      	beq.n	3684 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    35ba:	8b63      	ldrh	r3, [r4, #26]
    35bc:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    35be:	0719      	lsls	r1, r3, #28
    35c0:	d402      	bmi.n	35c8 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    35c2:	223f      	movs	r2, #63	; 0x3f
    35c4:	4013      	ands	r3, r2
    35c6:	e001      	b.n	35cc <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    35c8:	2237      	movs	r2, #55	; 0x37
    35ca:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    35cc:	2b00      	cmp	r3, #0
    35ce:	d037      	beq.n	3640 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    35d0:	079a      	lsls	r2, r3, #30
    35d2:	d507      	bpl.n	35e4 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    35d4:	221a      	movs	r2, #26
    35d6:	2332      	movs	r3, #50	; 0x32
    35d8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    35da:	8b62      	ldrh	r2, [r4, #26]
    35dc:	2302      	movs	r3, #2
    35de:	4313      	orrs	r3, r2
    35e0:	8363      	strh	r3, [r4, #26]
    35e2:	e027      	b.n	3634 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    35e4:	0759      	lsls	r1, r3, #29
    35e6:	d507      	bpl.n	35f8 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    35e8:	221e      	movs	r2, #30
    35ea:	2332      	movs	r3, #50	; 0x32
    35ec:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    35ee:	8b62      	ldrh	r2, [r4, #26]
    35f0:	2304      	movs	r3, #4
    35f2:	4313      	orrs	r3, r2
    35f4:	8363      	strh	r3, [r4, #26]
    35f6:	e01d      	b.n	3634 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    35f8:	07da      	lsls	r2, r3, #31
    35fa:	d507      	bpl.n	360c <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    35fc:	2213      	movs	r2, #19
    35fe:	2332      	movs	r3, #50	; 0x32
    3600:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    3602:	8b62      	ldrh	r2, [r4, #26]
    3604:	2301      	movs	r3, #1
    3606:	4313      	orrs	r3, r2
    3608:	8363      	strh	r3, [r4, #26]
    360a:	e013      	b.n	3634 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    360c:	06d9      	lsls	r1, r3, #27
    360e:	d507      	bpl.n	3620 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    3610:	2242      	movs	r2, #66	; 0x42
    3612:	2332      	movs	r3, #50	; 0x32
    3614:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    3616:	8b62      	ldrh	r2, [r4, #26]
    3618:	2310      	movs	r3, #16
    361a:	4313      	orrs	r3, r2
    361c:	8363      	strh	r3, [r4, #26]
    361e:	e009      	b.n	3634 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    3620:	2220      	movs	r2, #32
    3622:	421a      	tst	r2, r3
    3624:	d006      	beq.n	3634 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    3626:	2241      	movs	r2, #65	; 0x41
    3628:	2332      	movs	r3, #50	; 0x32
    362a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    362c:	8b62      	ldrh	r2, [r4, #26]
    362e:	2320      	movs	r3, #32
    3630:	4313      	orrs	r3, r2
    3632:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3634:	077a      	lsls	r2, r7, #29
    3636:	d527      	bpl.n	3688 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    3638:	1c28      	adds	r0, r5, #0
    363a:	696b      	ldr	r3, [r5, #20]
    363c:	4798      	blx	r3
    363e:	e023      	b.n	3688 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3640:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    3642:	05d2      	lsls	r2, r2, #23
    3644:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3646:	b2d3      	uxtb	r3, r2
    3648:	6a69      	ldr	r1, [r5, #36]	; 0x24
    364a:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    364c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    364e:	1c59      	adds	r1, r3, #1
    3650:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3652:	7969      	ldrb	r1, [r5, #5]
    3654:	2901      	cmp	r1, #1
    3656:	d104      	bne.n	3662 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3658:	0a12      	lsrs	r2, r2, #8
    365a:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    365c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    365e:	3301      	adds	r3, #1
    3660:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    3662:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3664:	3b01      	subs	r3, #1
    3666:	b29b      	uxth	r3, r3
    3668:	85ab      	strh	r3, [r5, #44]	; 0x2c
    366a:	2b00      	cmp	r3, #0
    366c:	d10c      	bne.n	3688 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    366e:	2304      	movs	r3, #4
    3670:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3672:	2200      	movs	r2, #0
    3674:	2332      	movs	r3, #50	; 0x32
    3676:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3678:	07ba      	lsls	r2, r7, #30
    367a:	d505      	bpl.n	3688 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    367c:	1c28      	adds	r0, r5, #0
    367e:	692b      	ldr	r3, [r5, #16]
    3680:	4798      	blx	r3
    3682:	e001      	b.n	3688 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3684:	2304      	movs	r3, #4
    3686:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3688:	06f1      	lsls	r1, r6, #27
    368a:	d507      	bpl.n	369c <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    368c:	2310      	movs	r3, #16
    368e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3690:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    3692:	06fa      	lsls	r2, r7, #27
    3694:	d502      	bpl.n	369c <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    3696:	1c28      	adds	r0, r5, #0
    3698:	69eb      	ldr	r3, [r5, #28]
    369a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    369c:	06b1      	lsls	r1, r6, #26
    369e:	d507      	bpl.n	36b0 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    36a0:	2320      	movs	r3, #32
    36a2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    36a4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    36a6:	073a      	lsls	r2, r7, #28
    36a8:	d502      	bpl.n	36b0 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    36aa:	1c28      	adds	r0, r5, #0
    36ac:	69ab      	ldr	r3, [r5, #24]
    36ae:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    36b0:	0731      	lsls	r1, r6, #28
    36b2:	d507      	bpl.n	36c4 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    36b4:	2308      	movs	r3, #8
    36b6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    36b8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    36ba:	06ba      	lsls	r2, r7, #26
    36bc:	d502      	bpl.n	36c4 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    36be:	6a2b      	ldr	r3, [r5, #32]
    36c0:	1c28      	adds	r0, r5, #0
    36c2:	4798      	blx	r3
		}
	}
#endif
}
    36c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36c6:	46c0      	nop			; (mov r8, r8)
    36c8:	20002da8 	.word	0x20002da8

000036cc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    36cc:	b508      	push	{r3, lr}
	switch (clock_source) {
    36ce:	2808      	cmp	r0, #8
    36d0:	d834      	bhi.n	373c <system_clock_source_get_hz+0x70>
    36d2:	0080      	lsls	r0, r0, #2
    36d4:	4b1b      	ldr	r3, [pc, #108]	; (3744 <system_clock_source_get_hz+0x78>)
    36d6:	581b      	ldr	r3, [r3, r0]
    36d8:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    36da:	2080      	movs	r0, #128	; 0x80
    36dc:	0200      	lsls	r0, r0, #8
    36de:	e030      	b.n	3742 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    36e0:	4b19      	ldr	r3, [pc, #100]	; (3748 <system_clock_source_get_hz+0x7c>)
    36e2:	6918      	ldr	r0, [r3, #16]
    36e4:	e02d      	b.n	3742 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    36e6:	4b19      	ldr	r3, [pc, #100]	; (374c <system_clock_source_get_hz+0x80>)
    36e8:	6a18      	ldr	r0, [r3, #32]
    36ea:	0580      	lsls	r0, r0, #22
    36ec:	0f80      	lsrs	r0, r0, #30
    36ee:	4b18      	ldr	r3, [pc, #96]	; (3750 <system_clock_source_get_hz+0x84>)
    36f0:	40c3      	lsrs	r3, r0
    36f2:	1c18      	adds	r0, r3, #0
    36f4:	e025      	b.n	3742 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    36f6:	4b14      	ldr	r3, [pc, #80]	; (3748 <system_clock_source_get_hz+0x7c>)
    36f8:	6958      	ldr	r0, [r3, #20]
    36fa:	e022      	b.n	3742 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    36fc:	4b12      	ldr	r3, [pc, #72]	; (3748 <system_clock_source_get_hz+0x7c>)
    36fe:	681b      	ldr	r3, [r3, #0]
    3700:	2002      	movs	r0, #2
    3702:	4018      	ands	r0, r3
    3704:	d01d      	beq.n	3742 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3706:	4911      	ldr	r1, [pc, #68]	; (374c <system_clock_source_get_hz+0x80>)
    3708:	2210      	movs	r2, #16
    370a:	68cb      	ldr	r3, [r1, #12]
    370c:	421a      	tst	r2, r3
    370e:	d0fc      	beq.n	370a <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    3710:	4b0d      	ldr	r3, [pc, #52]	; (3748 <system_clock_source_get_hz+0x7c>)
    3712:	681b      	ldr	r3, [r3, #0]
    3714:	075a      	lsls	r2, r3, #29
    3716:	d513      	bpl.n	3740 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3718:	2000      	movs	r0, #0
    371a:	4b0e      	ldr	r3, [pc, #56]	; (3754 <system_clock_source_get_hz+0x88>)
    371c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    371e:	4b0a      	ldr	r3, [pc, #40]	; (3748 <system_clock_source_get_hz+0x7c>)
    3720:	689b      	ldr	r3, [r3, #8]
    3722:	041b      	lsls	r3, r3, #16
    3724:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3726:	4358      	muls	r0, r3
    3728:	e00b      	b.n	3742 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    372a:	2350      	movs	r3, #80	; 0x50
    372c:	4a07      	ldr	r2, [pc, #28]	; (374c <system_clock_source_get_hz+0x80>)
    372e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    3730:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3732:	075a      	lsls	r2, r3, #29
    3734:	d505      	bpl.n	3742 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    3736:	4b04      	ldr	r3, [pc, #16]	; (3748 <system_clock_source_get_hz+0x7c>)
    3738:	68d8      	ldr	r0, [r3, #12]
    373a:	e002      	b.n	3742 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    373c:	2000      	movs	r0, #0
    373e:	e000      	b.n	3742 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    3740:	4805      	ldr	r0, [pc, #20]	; (3758 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    3742:	bd08      	pop	{r3, pc}
    3744:	0000b2ec 	.word	0x0000b2ec
    3748:	20000104 	.word	0x20000104
    374c:	40000800 	.word	0x40000800
    3750:	007a1200 	.word	0x007a1200
    3754:	00003c3d 	.word	0x00003c3d
    3758:	02dc6c00 	.word	0x02dc6c00

0000375c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    375c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    375e:	4b0c      	ldr	r3, [pc, #48]	; (3790 <system_clock_source_osc8m_set_config+0x34>)
    3760:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    3762:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    3764:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    3766:	7840      	ldrb	r0, [r0, #1]
    3768:	2201      	movs	r2, #1
    376a:	4010      	ands	r0, r2
    376c:	0180      	lsls	r0, r0, #6
    376e:	2640      	movs	r6, #64	; 0x40
    3770:	43b4      	bics	r4, r6
    3772:	4304      	orrs	r4, r0
    3774:	402a      	ands	r2, r5
    3776:	01d0      	lsls	r0, r2, #7
    3778:	2280      	movs	r2, #128	; 0x80
    377a:	4394      	bics	r4, r2
    377c:	1c22      	adds	r2, r4, #0
    377e:	4302      	orrs	r2, r0
    3780:	2003      	movs	r0, #3
    3782:	4001      	ands	r1, r0
    3784:	0209      	lsls	r1, r1, #8
    3786:	4803      	ldr	r0, [pc, #12]	; (3794 <system_clock_source_osc8m_set_config+0x38>)
    3788:	4002      	ands	r2, r0
    378a:	430a      	orrs	r2, r1
    378c:	621a      	str	r2, [r3, #32]
}
    378e:	bd70      	pop	{r4, r5, r6, pc}
    3790:	40000800 	.word	0x40000800
    3794:	fffffcff 	.word	0xfffffcff

00003798 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    3798:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    379a:	7a02      	ldrb	r2, [r0, #8]
    379c:	0692      	lsls	r2, r2, #26
    379e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    37a0:	8943      	ldrh	r3, [r0, #10]
    37a2:	059b      	lsls	r3, r3, #22
    37a4:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    37a6:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    37a8:	4b18      	ldr	r3, [pc, #96]	; (380c <system_clock_source_dfll_set_config+0x74>)
    37aa:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    37ac:	8881      	ldrh	r1, [r0, #4]
    37ae:	8842      	ldrh	r2, [r0, #2]
    37b0:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    37b2:	79c4      	ldrb	r4, [r0, #7]
    37b4:	7982      	ldrb	r2, [r0, #6]
    37b6:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    37b8:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    37ba:	7841      	ldrb	r1, [r0, #1]
    37bc:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    37be:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    37c0:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    37c2:	7803      	ldrb	r3, [r0, #0]
    37c4:	2b04      	cmp	r3, #4
    37c6:	d10f      	bne.n	37e8 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37c8:	7b02      	ldrb	r2, [r0, #12]
    37ca:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    37cc:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37ce:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    37d0:	89c3      	ldrh	r3, [r0, #14]
    37d2:	041b      	lsls	r3, r3, #16
    37d4:	490e      	ldr	r1, [pc, #56]	; (3810 <system_clock_source_dfll_set_config+0x78>)
    37d6:	400b      	ands	r3, r1
    37d8:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    37da:	4b0c      	ldr	r3, [pc, #48]	; (380c <system_clock_source_dfll_set_config+0x74>)
    37dc:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    37de:	6819      	ldr	r1, [r3, #0]
    37e0:	2204      	movs	r2, #4
    37e2:	430a      	orrs	r2, r1
    37e4:	601a      	str	r2, [r3, #0]
    37e6:	e010      	b.n	380a <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    37e8:	2b20      	cmp	r3, #32
    37ea:	d10e      	bne.n	380a <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37ec:	7b02      	ldrb	r2, [r0, #12]
    37ee:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    37f0:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37f2:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    37f4:	89c3      	ldrh	r3, [r0, #14]
    37f6:	041b      	lsls	r3, r3, #16
    37f8:	4905      	ldr	r1, [pc, #20]	; (3810 <system_clock_source_dfll_set_config+0x78>)
    37fa:	400b      	ands	r3, r1
    37fc:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    37fe:	4b03      	ldr	r3, [pc, #12]	; (380c <system_clock_source_dfll_set_config+0x74>)
    3800:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    3802:	681a      	ldr	r2, [r3, #0]
    3804:	4903      	ldr	r1, [pc, #12]	; (3814 <system_clock_source_dfll_set_config+0x7c>)
    3806:	430a      	orrs	r2, r1
    3808:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    380a:	bd10      	pop	{r4, pc}
    380c:	20000104 	.word	0x20000104
    3810:	03ff0000 	.word	0x03ff0000
    3814:	00000424 	.word	0x00000424

00003818 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3818:	2808      	cmp	r0, #8
    381a:	d849      	bhi.n	38b0 <system_clock_source_enable+0x98>
    381c:	0080      	lsls	r0, r0, #2
    381e:	4b25      	ldr	r3, [pc, #148]	; (38b4 <system_clock_source_enable+0x9c>)
    3820:	581b      	ldr	r3, [r3, r0]
    3822:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    3824:	2000      	movs	r0, #0
    3826:	e044      	b.n	38b2 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    3828:	4b23      	ldr	r3, [pc, #140]	; (38b8 <system_clock_source_enable+0xa0>)
    382a:	6a19      	ldr	r1, [r3, #32]
    382c:	2202      	movs	r2, #2
    382e:	430a      	orrs	r2, r1
    3830:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    3832:	2000      	movs	r0, #0
    3834:	e03d      	b.n	38b2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    3836:	4b20      	ldr	r3, [pc, #128]	; (38b8 <system_clock_source_enable+0xa0>)
    3838:	6999      	ldr	r1, [r3, #24]
    383a:	2202      	movs	r2, #2
    383c:	430a      	orrs	r2, r1
    383e:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3840:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    3842:	e036      	b.n	38b2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    3844:	4b1c      	ldr	r3, [pc, #112]	; (38b8 <system_clock_source_enable+0xa0>)
    3846:	8a19      	ldrh	r1, [r3, #16]
    3848:	2202      	movs	r2, #2
    384a:	430a      	orrs	r2, r1
    384c:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    384e:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    3850:	e02f      	b.n	38b2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    3852:	4b19      	ldr	r3, [pc, #100]	; (38b8 <system_clock_source_enable+0xa0>)
    3854:	8a99      	ldrh	r1, [r3, #20]
    3856:	2202      	movs	r2, #2
    3858:	430a      	orrs	r2, r1
    385a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    385c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    385e:	e028      	b.n	38b2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    3860:	4a16      	ldr	r2, [pc, #88]	; (38bc <system_clock_source_enable+0xa4>)
    3862:	6811      	ldr	r1, [r2, #0]
    3864:	2302      	movs	r3, #2
    3866:	4319      	orrs	r1, r3
    3868:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    386a:	4a13      	ldr	r2, [pc, #76]	; (38b8 <system_clock_source_enable+0xa0>)
    386c:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    386e:	1c11      	adds	r1, r2, #0
    3870:	2210      	movs	r2, #16
    3872:	68cb      	ldr	r3, [r1, #12]
    3874:	421a      	tst	r2, r3
    3876:	d0fc      	beq.n	3872 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    3878:	4a10      	ldr	r2, [pc, #64]	; (38bc <system_clock_source_enable+0xa4>)
    387a:	6891      	ldr	r1, [r2, #8]
    387c:	4b0e      	ldr	r3, [pc, #56]	; (38b8 <system_clock_source_enable+0xa0>)
    387e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    3880:	6852      	ldr	r2, [r2, #4]
    3882:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    3884:	2200      	movs	r2, #0
    3886:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3888:	1c19      	adds	r1, r3, #0
    388a:	2210      	movs	r2, #16
    388c:	68cb      	ldr	r3, [r1, #12]
    388e:	421a      	tst	r2, r3
    3890:	d0fc      	beq.n	388c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3892:	4b0a      	ldr	r3, [pc, #40]	; (38bc <system_clock_source_enable+0xa4>)
    3894:	681a      	ldr	r2, [r3, #0]
    3896:	b292      	uxth	r2, r2
    3898:	4b07      	ldr	r3, [pc, #28]	; (38b8 <system_clock_source_enable+0xa0>)
    389a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    389c:	2000      	movs	r0, #0
    389e:	e008      	b.n	38b2 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    38a0:	4a05      	ldr	r2, [pc, #20]	; (38b8 <system_clock_source_enable+0xa0>)
    38a2:	2344      	movs	r3, #68	; 0x44
    38a4:	5cd0      	ldrb	r0, [r2, r3]
    38a6:	2102      	movs	r1, #2
    38a8:	4301      	orrs	r1, r0
    38aa:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    38ac:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    38ae:	e000      	b.n	38b2 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    38b0:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    38b2:	4770      	bx	lr
    38b4:	0000b310 	.word	0x0000b310
    38b8:	40000800 	.word	0x40000800
    38bc:	20000104 	.word	0x20000104

000038c0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    38c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    38c2:	464f      	mov	r7, r9
    38c4:	4646      	mov	r6, r8
    38c6:	b4c0      	push	{r6, r7}
    38c8:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    38ca:	22c2      	movs	r2, #194	; 0xc2
    38cc:	00d2      	lsls	r2, r2, #3
    38ce:	4b3c      	ldr	r3, [pc, #240]	; (39c0 <system_clock_init+0x100>)
    38d0:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    38d2:	4b3c      	ldr	r3, [pc, #240]	; (39c4 <system_clock_init+0x104>)
    38d4:	685a      	ldr	r2, [r3, #4]
    38d6:	211e      	movs	r1, #30
    38d8:	438a      	bics	r2, r1
    38da:	2102      	movs	r1, #2
    38dc:	430a      	orrs	r2, r1
    38de:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    38e0:	2201      	movs	r2, #1
    38e2:	ab01      	add	r3, sp, #4
    38e4:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    38e6:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    38e8:	4d37      	ldr	r5, [pc, #220]	; (39c8 <system_clock_init+0x108>)
    38ea:	b2e0      	uxtb	r0, r4
    38ec:	a901      	add	r1, sp, #4
    38ee:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    38f0:	3401      	adds	r4, #1
    38f2:	2c25      	cmp	r4, #37	; 0x25
    38f4:	d1f9      	bne.n	38ea <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    38f6:	ab05      	add	r3, sp, #20
    38f8:	2100      	movs	r1, #0
    38fa:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    38fc:	2200      	movs	r2, #0
    38fe:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    3900:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    3902:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    3904:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    3906:	213f      	movs	r1, #63	; 0x3f
    3908:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    390a:	2106      	movs	r1, #6
    390c:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    390e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    3910:	4b2e      	ldr	r3, [pc, #184]	; (39cc <system_clock_init+0x10c>)
    3912:	681b      	ldr	r3, [r3, #0]
    3914:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    3916:	2b3f      	cmp	r3, #63	; 0x3f
    3918:	d100      	bne.n	391c <system_clock_init+0x5c>
		coarse = 0x1f;
    391a:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    391c:	a805      	add	r0, sp, #20
    391e:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    3920:	2307      	movs	r3, #7
    3922:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    3924:	233f      	movs	r3, #63	; 0x3f
    3926:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    3928:	4b29      	ldr	r3, [pc, #164]	; (39d0 <system_clock_init+0x110>)
    392a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    392c:	a804      	add	r0, sp, #16
    392e:	2500      	movs	r5, #0
    3930:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    3932:	2301      	movs	r3, #1
    3934:	4699      	mov	r9, r3
    3936:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    3938:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    393a:	4b26      	ldr	r3, [pc, #152]	; (39d4 <system_clock_init+0x114>)
    393c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    393e:	2006      	movs	r0, #6
    3940:	4e25      	ldr	r6, [pc, #148]	; (39d8 <system_clock_init+0x118>)
    3942:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3944:	4b25      	ldr	r3, [pc, #148]	; (39dc <system_clock_init+0x11c>)
    3946:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    3948:	ac01      	add	r4, sp, #4
    394a:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    394c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    394e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    3950:	2304      	movs	r3, #4
    3952:	7023      	strb	r3, [r4, #0]
    3954:	2320      	movs	r3, #32
    3956:	9302      	str	r3, [sp, #8]
    3958:	2002      	movs	r0, #2
    395a:	1c21      	adds	r1, r4, #0
    395c:	4b20      	ldr	r3, [pc, #128]	; (39e0 <system_clock_init+0x120>)
    395e:	4698      	mov	r8, r3
    3960:	4798      	blx	r3
    3962:	2002      	movs	r0, #2
    3964:	4f1f      	ldr	r7, [pc, #124]	; (39e4 <system_clock_init+0x124>)
    3966:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3968:	464b      	mov	r3, r9
    396a:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    396c:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    396e:	2306      	movs	r3, #6
    3970:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    3972:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3974:	7265      	strb	r5, [r4, #9]
    3976:	2003      	movs	r0, #3
    3978:	1c21      	adds	r1, r4, #0
    397a:	47c0      	blx	r8
    397c:	2003      	movs	r0, #3
    397e:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    3980:	2007      	movs	r0, #7
    3982:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    3984:	490e      	ldr	r1, [pc, #56]	; (39c0 <system_clock_init+0x100>)
    3986:	2210      	movs	r2, #16
    3988:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    398a:	421a      	tst	r2, r3
    398c:	d0fc      	beq.n	3988 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    398e:	4a16      	ldr	r2, [pc, #88]	; (39e8 <system_clock_init+0x128>)
    3990:	2300      	movs	r3, #0
    3992:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    3994:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    3996:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    3998:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    399a:	a901      	add	r1, sp, #4
    399c:	2201      	movs	r2, #1
    399e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    39a0:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    39a2:	2206      	movs	r2, #6
    39a4:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    39a6:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    39a8:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    39aa:	2000      	movs	r0, #0
    39ac:	4b0c      	ldr	r3, [pc, #48]	; (39e0 <system_clock_init+0x120>)
    39ae:	4798      	blx	r3
    39b0:	2000      	movs	r0, #0
    39b2:	4b0c      	ldr	r3, [pc, #48]	; (39e4 <system_clock_init+0x124>)
    39b4:	4798      	blx	r3
#endif
}
    39b6:	b00b      	add	sp, #44	; 0x2c
    39b8:	bc0c      	pop	{r2, r3}
    39ba:	4690      	mov	r8, r2
    39bc:	4699      	mov	r9, r3
    39be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39c0:	40000800 	.word	0x40000800
    39c4:	41004000 	.word	0x41004000
    39c8:	00003c21 	.word	0x00003c21
    39cc:	00806024 	.word	0x00806024
    39d0:	00003799 	.word	0x00003799
    39d4:	0000375d 	.word	0x0000375d
    39d8:	00003819 	.word	0x00003819
    39dc:	000039ed 	.word	0x000039ed
    39e0:	00003a11 	.word	0x00003a11
    39e4:	00003ac5 	.word	0x00003ac5
    39e8:	40000400 	.word	0x40000400

000039ec <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    39ec:	4b06      	ldr	r3, [pc, #24]	; (3a08 <system_gclk_init+0x1c>)
    39ee:	6999      	ldr	r1, [r3, #24]
    39f0:	2208      	movs	r2, #8
    39f2:	430a      	orrs	r2, r1
    39f4:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    39f6:	2201      	movs	r2, #1
    39f8:	4b04      	ldr	r3, [pc, #16]	; (3a0c <system_gclk_init+0x20>)
    39fa:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    39fc:	1c19      	adds	r1, r3, #0
    39fe:	780b      	ldrb	r3, [r1, #0]
    3a00:	4213      	tst	r3, r2
    3a02:	d1fc      	bne.n	39fe <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3a04:	4770      	bx	lr
    3a06:	46c0      	nop			; (mov r8, r8)
    3a08:	40000400 	.word	0x40000400
    3a0c:	40000c00 	.word	0x40000c00

00003a10 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    3a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a12:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    3a14:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    3a16:	780d      	ldrb	r5, [r1, #0]
    3a18:	022d      	lsls	r5, r5, #8
    3a1a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    3a1c:	784b      	ldrb	r3, [r1, #1]
    3a1e:	2b00      	cmp	r3, #0
    3a20:	d002      	beq.n	3a28 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    3a22:	2380      	movs	r3, #128	; 0x80
    3a24:	02db      	lsls	r3, r3, #11
    3a26:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3a28:	7a4b      	ldrb	r3, [r1, #9]
    3a2a:	2b00      	cmp	r3, #0
    3a2c:	d002      	beq.n	3a34 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    3a2e:	2380      	movs	r3, #128	; 0x80
    3a30:	031b      	lsls	r3, r3, #12
    3a32:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3a34:	684c      	ldr	r4, [r1, #4]
    3a36:	2c01      	cmp	r4, #1
    3a38:	d917      	bls.n	3a6a <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3a3a:	1e63      	subs	r3, r4, #1
    3a3c:	421c      	tst	r4, r3
    3a3e:	d10f      	bne.n	3a60 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3a40:	2c02      	cmp	r4, #2
    3a42:	d906      	bls.n	3a52 <system_gclk_gen_set_config+0x42>
    3a44:	2302      	movs	r3, #2
    3a46:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    3a48:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3a4a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3a4c:	429c      	cmp	r4, r3
    3a4e:	d8fb      	bhi.n	3a48 <system_gclk_gen_set_config+0x38>
    3a50:	e000      	b.n	3a54 <system_gclk_gen_set_config+0x44>
    3a52:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    3a54:	0217      	lsls	r7, r2, #8
    3a56:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3a58:	2380      	movs	r3, #128	; 0x80
    3a5a:	035b      	lsls	r3, r3, #13
    3a5c:	431d      	orrs	r5, r3
    3a5e:	e004      	b.n	3a6a <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3a60:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    3a62:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    3a64:	2380      	movs	r3, #128	; 0x80
    3a66:	029b      	lsls	r3, r3, #10
    3a68:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3a6a:	7a0b      	ldrb	r3, [r1, #8]
    3a6c:	2b00      	cmp	r3, #0
    3a6e:	d002      	beq.n	3a76 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    3a70:	2380      	movs	r3, #128	; 0x80
    3a72:	039b      	lsls	r3, r3, #14
    3a74:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3a76:	4a0f      	ldr	r2, [pc, #60]	; (3ab4 <system_gclk_gen_set_config+0xa4>)
    3a78:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    3a7a:	b25b      	sxtb	r3, r3
    3a7c:	2b00      	cmp	r3, #0
    3a7e:	dbfb      	blt.n	3a78 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3a80:	4b0d      	ldr	r3, [pc, #52]	; (3ab8 <system_gclk_gen_set_config+0xa8>)
    3a82:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3a84:	4b0d      	ldr	r3, [pc, #52]	; (3abc <system_gclk_gen_set_config+0xac>)
    3a86:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3a88:	4a0a      	ldr	r2, [pc, #40]	; (3ab4 <system_gclk_gen_set_config+0xa4>)
    3a8a:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    3a8c:	b25b      	sxtb	r3, r3
    3a8e:	2b00      	cmp	r3, #0
    3a90:	dbfb      	blt.n	3a8a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    3a92:	4b08      	ldr	r3, [pc, #32]	; (3ab4 <system_gclk_gen_set_config+0xa4>)
    3a94:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3a96:	1c1a      	adds	r2, r3, #0
    3a98:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    3a9a:	b25b      	sxtb	r3, r3
    3a9c:	2b00      	cmp	r3, #0
    3a9e:	dbfb      	blt.n	3a98 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    3aa0:	4b04      	ldr	r3, [pc, #16]	; (3ab4 <system_gclk_gen_set_config+0xa4>)
    3aa2:	6859      	ldr	r1, [r3, #4]
    3aa4:	2280      	movs	r2, #128	; 0x80
    3aa6:	0252      	lsls	r2, r2, #9
    3aa8:	400a      	ands	r2, r1
    3aaa:	4315      	orrs	r5, r2
    3aac:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3aae:	4b04      	ldr	r3, [pc, #16]	; (3ac0 <system_gclk_gen_set_config+0xb0>)
    3ab0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ab4:	40000c00 	.word	0x40000c00
    3ab8:	0000309d 	.word	0x0000309d
    3abc:	40000c08 	.word	0x40000c08
    3ac0:	000030dd 	.word	0x000030dd

00003ac4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3ac4:	b510      	push	{r4, lr}
    3ac6:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3ac8:	4a0b      	ldr	r2, [pc, #44]	; (3af8 <system_gclk_gen_enable+0x34>)
    3aca:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3acc:	b25b      	sxtb	r3, r3
    3ace:	2b00      	cmp	r3, #0
    3ad0:	dbfb      	blt.n	3aca <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3ad2:	4b0a      	ldr	r3, [pc, #40]	; (3afc <system_gclk_gen_enable+0x38>)
    3ad4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3ad6:	4b0a      	ldr	r3, [pc, #40]	; (3b00 <system_gclk_gen_enable+0x3c>)
    3ad8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3ada:	4a07      	ldr	r2, [pc, #28]	; (3af8 <system_gclk_gen_enable+0x34>)
    3adc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3ade:	b25b      	sxtb	r3, r3
    3ae0:	2b00      	cmp	r3, #0
    3ae2:	dbfb      	blt.n	3adc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3ae4:	4b04      	ldr	r3, [pc, #16]	; (3af8 <system_gclk_gen_enable+0x34>)
    3ae6:	6859      	ldr	r1, [r3, #4]
    3ae8:	2280      	movs	r2, #128	; 0x80
    3aea:	0252      	lsls	r2, r2, #9
    3aec:	430a      	orrs	r2, r1
    3aee:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3af0:	4b04      	ldr	r3, [pc, #16]	; (3b04 <system_gclk_gen_enable+0x40>)
    3af2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3af4:	bd10      	pop	{r4, pc}
    3af6:	46c0      	nop			; (mov r8, r8)
    3af8:	40000c00 	.word	0x40000c00
    3afc:	0000309d 	.word	0x0000309d
    3b00:	40000c04 	.word	0x40000c04
    3b04:	000030dd 	.word	0x000030dd

00003b08 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3b08:	b570      	push	{r4, r5, r6, lr}
    3b0a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b0c:	4a1a      	ldr	r2, [pc, #104]	; (3b78 <system_gclk_gen_get_hz+0x70>)
    3b0e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3b10:	b25b      	sxtb	r3, r3
    3b12:	2b00      	cmp	r3, #0
    3b14:	dbfb      	blt.n	3b0e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3b16:	4b19      	ldr	r3, [pc, #100]	; (3b7c <system_gclk_gen_get_hz+0x74>)
    3b18:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3b1a:	4b19      	ldr	r3, [pc, #100]	; (3b80 <system_gclk_gen_get_hz+0x78>)
    3b1c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b1e:	4a16      	ldr	r2, [pc, #88]	; (3b78 <system_gclk_gen_get_hz+0x70>)
    3b20:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3b22:	b25b      	sxtb	r3, r3
    3b24:	2b00      	cmp	r3, #0
    3b26:	dbfb      	blt.n	3b20 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3b28:	4e13      	ldr	r6, [pc, #76]	; (3b78 <system_gclk_gen_get_hz+0x70>)
    3b2a:	6870      	ldr	r0, [r6, #4]
    3b2c:	04c0      	lsls	r0, r0, #19
    3b2e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3b30:	4b14      	ldr	r3, [pc, #80]	; (3b84 <system_gclk_gen_get_hz+0x7c>)
    3b32:	4798      	blx	r3
    3b34:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3b36:	4b12      	ldr	r3, [pc, #72]	; (3b80 <system_gclk_gen_get_hz+0x78>)
    3b38:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3b3a:	6876      	ldr	r6, [r6, #4]
    3b3c:	02f6      	lsls	r6, r6, #11
    3b3e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3b40:	4b11      	ldr	r3, [pc, #68]	; (3b88 <system_gclk_gen_get_hz+0x80>)
    3b42:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b44:	4a0c      	ldr	r2, [pc, #48]	; (3b78 <system_gclk_gen_get_hz+0x70>)
    3b46:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3b48:	b25b      	sxtb	r3, r3
    3b4a:	2b00      	cmp	r3, #0
    3b4c:	dbfb      	blt.n	3b46 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3b4e:	4b0a      	ldr	r3, [pc, #40]	; (3b78 <system_gclk_gen_get_hz+0x70>)
    3b50:	689c      	ldr	r4, [r3, #8]
    3b52:	0a24      	lsrs	r4, r4, #8
    3b54:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3b56:	4b0d      	ldr	r3, [pc, #52]	; (3b8c <system_gclk_gen_get_hz+0x84>)
    3b58:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3b5a:	2e00      	cmp	r6, #0
    3b5c:	d107      	bne.n	3b6e <system_gclk_gen_get_hz+0x66>
    3b5e:	2c01      	cmp	r4, #1
    3b60:	d907      	bls.n	3b72 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    3b62:	1c28      	adds	r0, r5, #0
    3b64:	1c21      	adds	r1, r4, #0
    3b66:	4b0a      	ldr	r3, [pc, #40]	; (3b90 <system_gclk_gen_get_hz+0x88>)
    3b68:	4798      	blx	r3
    3b6a:	1c05      	adds	r5, r0, #0
    3b6c:	e001      	b.n	3b72 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3b6e:	3401      	adds	r4, #1
    3b70:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    3b72:	1c28      	adds	r0, r5, #0
    3b74:	bd70      	pop	{r4, r5, r6, pc}
    3b76:	46c0      	nop			; (mov r8, r8)
    3b78:	40000c00 	.word	0x40000c00
    3b7c:	0000309d 	.word	0x0000309d
    3b80:	40000c04 	.word	0x40000c04
    3b84:	000036cd 	.word	0x000036cd
    3b88:	40000c08 	.word	0x40000c08
    3b8c:	000030dd 	.word	0x000030dd
    3b90:	00008679 	.word	0x00008679

00003b94 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3b94:	b510      	push	{r4, lr}
    3b96:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3b98:	4b06      	ldr	r3, [pc, #24]	; (3bb4 <system_gclk_chan_enable+0x20>)
    3b9a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3b9c:	4b06      	ldr	r3, [pc, #24]	; (3bb8 <system_gclk_chan_enable+0x24>)
    3b9e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3ba0:	4b06      	ldr	r3, [pc, #24]	; (3bbc <system_gclk_chan_enable+0x28>)
    3ba2:	8859      	ldrh	r1, [r3, #2]
    3ba4:	2280      	movs	r2, #128	; 0x80
    3ba6:	01d2      	lsls	r2, r2, #7
    3ba8:	430a      	orrs	r2, r1
    3baa:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3bac:	4b04      	ldr	r3, [pc, #16]	; (3bc0 <system_gclk_chan_enable+0x2c>)
    3bae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3bb0:	bd10      	pop	{r4, pc}
    3bb2:	46c0      	nop			; (mov r8, r8)
    3bb4:	0000309d 	.word	0x0000309d
    3bb8:	40000c02 	.word	0x40000c02
    3bbc:	40000c00 	.word	0x40000c00
    3bc0:	000030dd 	.word	0x000030dd

00003bc4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3bc4:	b510      	push	{r4, lr}
    3bc6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3bc8:	4b0f      	ldr	r3, [pc, #60]	; (3c08 <system_gclk_chan_disable+0x44>)
    3bca:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3bcc:	4b0f      	ldr	r3, [pc, #60]	; (3c0c <system_gclk_chan_disable+0x48>)
    3bce:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3bd0:	4b0f      	ldr	r3, [pc, #60]	; (3c10 <system_gclk_chan_disable+0x4c>)
    3bd2:	8858      	ldrh	r0, [r3, #2]
    3bd4:	0500      	lsls	r0, r0, #20
    3bd6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3bd8:	8859      	ldrh	r1, [r3, #2]
    3bda:	4a0e      	ldr	r2, [pc, #56]	; (3c14 <system_gclk_chan_disable+0x50>)
    3bdc:	400a      	ands	r2, r1
    3bde:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    3be0:	8859      	ldrh	r1, [r3, #2]
    3be2:	4a0d      	ldr	r2, [pc, #52]	; (3c18 <system_gclk_chan_disable+0x54>)
    3be4:	400a      	ands	r2, r1
    3be6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3be8:	1c19      	adds	r1, r3, #0
    3bea:	2280      	movs	r2, #128	; 0x80
    3bec:	01d2      	lsls	r2, r2, #7
    3bee:	884b      	ldrh	r3, [r1, #2]
    3bf0:	4213      	tst	r3, r2
    3bf2:	d1fc      	bne.n	3bee <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    3bf4:	4b06      	ldr	r3, [pc, #24]	; (3c10 <system_gclk_chan_disable+0x4c>)
    3bf6:	0201      	lsls	r1, r0, #8
    3bf8:	8858      	ldrh	r0, [r3, #2]
    3bfa:	4a06      	ldr	r2, [pc, #24]	; (3c14 <system_gclk_chan_disable+0x50>)
    3bfc:	4002      	ands	r2, r0
    3bfe:	430a      	orrs	r2, r1
    3c00:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c02:	4b06      	ldr	r3, [pc, #24]	; (3c1c <system_gclk_chan_disable+0x58>)
    3c04:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3c06:	bd10      	pop	{r4, pc}
    3c08:	0000309d 	.word	0x0000309d
    3c0c:	40000c02 	.word	0x40000c02
    3c10:	40000c00 	.word	0x40000c00
    3c14:	fffff0ff 	.word	0xfffff0ff
    3c18:	ffffbfff 	.word	0xffffbfff
    3c1c:	000030dd 	.word	0x000030dd

00003c20 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3c20:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    3c22:	780c      	ldrb	r4, [r1, #0]
    3c24:	0224      	lsls	r4, r4, #8
    3c26:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3c28:	4b02      	ldr	r3, [pc, #8]	; (3c34 <system_gclk_chan_set_config+0x14>)
    3c2a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3c2c:	b2a4      	uxth	r4, r4
    3c2e:	4b02      	ldr	r3, [pc, #8]	; (3c38 <system_gclk_chan_set_config+0x18>)
    3c30:	805c      	strh	r4, [r3, #2]
}
    3c32:	bd10      	pop	{r4, pc}
    3c34:	00003bc5 	.word	0x00003bc5
    3c38:	40000c00 	.word	0x40000c00

00003c3c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3c3c:	b510      	push	{r4, lr}
    3c3e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3c40:	4b06      	ldr	r3, [pc, #24]	; (3c5c <system_gclk_chan_get_hz+0x20>)
    3c42:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3c44:	4b06      	ldr	r3, [pc, #24]	; (3c60 <system_gclk_chan_get_hz+0x24>)
    3c46:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3c48:	4b06      	ldr	r3, [pc, #24]	; (3c64 <system_gclk_chan_get_hz+0x28>)
    3c4a:	885c      	ldrh	r4, [r3, #2]
    3c4c:	0524      	lsls	r4, r4, #20
    3c4e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c50:	4b05      	ldr	r3, [pc, #20]	; (3c68 <system_gclk_chan_get_hz+0x2c>)
    3c52:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3c54:	1c20      	adds	r0, r4, #0
    3c56:	4b05      	ldr	r3, [pc, #20]	; (3c6c <system_gclk_chan_get_hz+0x30>)
    3c58:	4798      	blx	r3
}
    3c5a:	bd10      	pop	{r4, pc}
    3c5c:	0000309d 	.word	0x0000309d
    3c60:	40000c02 	.word	0x40000c02
    3c64:	40000c00 	.word	0x40000c00
    3c68:	000030dd 	.word	0x000030dd
    3c6c:	00003b09 	.word	0x00003b09

00003c70 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3c70:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3c72:	78d3      	ldrb	r3, [r2, #3]
    3c74:	2b00      	cmp	r3, #0
    3c76:	d11e      	bne.n	3cb6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3c78:	7813      	ldrb	r3, [r2, #0]
    3c7a:	2b80      	cmp	r3, #128	; 0x80
    3c7c:	d004      	beq.n	3c88 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3c7e:	061b      	lsls	r3, r3, #24
    3c80:	2480      	movs	r4, #128	; 0x80
    3c82:	0264      	lsls	r4, r4, #9
    3c84:	4323      	orrs	r3, r4
    3c86:	e000      	b.n	3c8a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3c88:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3c8a:	7854      	ldrb	r4, [r2, #1]
    3c8c:	2502      	movs	r5, #2
    3c8e:	43ac      	bics	r4, r5
    3c90:	d10a      	bne.n	3ca8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3c92:	7894      	ldrb	r4, [r2, #2]
    3c94:	2c00      	cmp	r4, #0
    3c96:	d103      	bne.n	3ca0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3c98:	2480      	movs	r4, #128	; 0x80
    3c9a:	02a4      	lsls	r4, r4, #10
    3c9c:	4323      	orrs	r3, r4
    3c9e:	e002      	b.n	3ca6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3ca0:	24c0      	movs	r4, #192	; 0xc0
    3ca2:	02e4      	lsls	r4, r4, #11
    3ca4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3ca6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3ca8:	7854      	ldrb	r4, [r2, #1]
    3caa:	3c01      	subs	r4, #1
    3cac:	2c01      	cmp	r4, #1
    3cae:	d804      	bhi.n	3cba <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3cb0:	4c11      	ldr	r4, [pc, #68]	; (3cf8 <_system_pinmux_config+0x88>)
    3cb2:	4023      	ands	r3, r4
    3cb4:	e001      	b.n	3cba <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3cb6:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3cb8:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3cba:	040d      	lsls	r5, r1, #16
    3cbc:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cbe:	24a0      	movs	r4, #160	; 0xa0
    3cc0:	05e4      	lsls	r4, r4, #23
    3cc2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3cc4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cc6:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3cc8:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cca:	24d0      	movs	r4, #208	; 0xd0
    3ccc:	0624      	lsls	r4, r4, #24
    3cce:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3cd0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cd2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3cd4:	78d4      	ldrb	r4, [r2, #3]
    3cd6:	2c00      	cmp	r4, #0
    3cd8:	d10c      	bne.n	3cf4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3cda:	035c      	lsls	r4, r3, #13
    3cdc:	d505      	bpl.n	3cea <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3cde:	7893      	ldrb	r3, [r2, #2]
    3ce0:	2b01      	cmp	r3, #1
    3ce2:	d101      	bne.n	3ce8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    3ce4:	6181      	str	r1, [r0, #24]
    3ce6:	e000      	b.n	3cea <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    3ce8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3cea:	7853      	ldrb	r3, [r2, #1]
    3cec:	3b01      	subs	r3, #1
    3cee:	2b01      	cmp	r3, #1
    3cf0:	d800      	bhi.n	3cf4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3cf2:	6081      	str	r1, [r0, #8]
		}
	}
}
    3cf4:	bd30      	pop	{r4, r5, pc}
    3cf6:	46c0      	nop			; (mov r8, r8)
    3cf8:	fffbffff 	.word	0xfffbffff

00003cfc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3cfc:	b508      	push	{r3, lr}
    3cfe:	1c03      	adds	r3, r0, #0
    3d00:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d02:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3d04:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d06:	2900      	cmp	r1, #0
    3d08:	d103      	bne.n	3d12 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3d0a:	0958      	lsrs	r0, r3, #5
    3d0c:	01c0      	lsls	r0, r0, #7
    3d0e:	4904      	ldr	r1, [pc, #16]	; (3d20 <system_pinmux_pin_set_config+0x24>)
    3d10:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3d12:	211f      	movs	r1, #31
    3d14:	400b      	ands	r3, r1
    3d16:	2101      	movs	r1, #1
    3d18:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3d1a:	4b02      	ldr	r3, [pc, #8]	; (3d24 <system_pinmux_pin_set_config+0x28>)
    3d1c:	4798      	blx	r3
}
    3d1e:	bd08      	pop	{r3, pc}
    3d20:	41004400 	.word	0x41004400
    3d24:	00003c71 	.word	0x00003c71

00003d28 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3d28:	4770      	bx	lr
    3d2a:	46c0      	nop			; (mov r8, r8)

00003d2c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3d2c:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3d2e:	4b05      	ldr	r3, [pc, #20]	; (3d44 <system_init+0x18>)
    3d30:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3d32:	4b05      	ldr	r3, [pc, #20]	; (3d48 <system_init+0x1c>)
    3d34:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3d36:	4b05      	ldr	r3, [pc, #20]	; (3d4c <system_init+0x20>)
    3d38:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3d3a:	4b05      	ldr	r3, [pc, #20]	; (3d50 <system_init+0x24>)
    3d3c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3d3e:	4b05      	ldr	r3, [pc, #20]	; (3d54 <system_init+0x28>)
    3d40:	4798      	blx	r3
}
    3d42:	bd08      	pop	{r3, pc}
    3d44:	000038c1 	.word	0x000038c1
    3d48:	00003099 	.word	0x00003099
    3d4c:	00003d29 	.word	0x00003d29
    3d50:	000002a9 	.word	0x000002a9
    3d54:	00003d29 	.word	0x00003d29

00003d58 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3d58:	b570      	push	{r4, r5, r6, lr}
    3d5a:	b084      	sub	sp, #16
    3d5c:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3d5e:	ab01      	add	r3, sp, #4
    3d60:	4a0a      	ldr	r2, [pc, #40]	; (3d8c <_tc_get_inst_index+0x34>)
    3d62:	ca70      	ldmia	r2!, {r4, r5, r6}
    3d64:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3d66:	9b01      	ldr	r3, [sp, #4]
    3d68:	4283      	cmp	r3, r0
    3d6a:	d00a      	beq.n	3d82 <_tc_get_inst_index+0x2a>
    3d6c:	9c02      	ldr	r4, [sp, #8]
    3d6e:	4284      	cmp	r4, r0
    3d70:	d005      	beq.n	3d7e <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3d72:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3d74:	9d03      	ldr	r5, [sp, #12]
    3d76:	428d      	cmp	r5, r1
    3d78:	d105      	bne.n	3d86 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3d7a:	2002      	movs	r0, #2
    3d7c:	e002      	b.n	3d84 <_tc_get_inst_index+0x2c>
    3d7e:	2001      	movs	r0, #1
    3d80:	e000      	b.n	3d84 <_tc_get_inst_index+0x2c>
    3d82:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    3d84:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3d86:	b004      	add	sp, #16
    3d88:	bd70      	pop	{r4, r5, r6, pc}
    3d8a:	46c0      	nop			; (mov r8, r8)
    3d8c:	0000b334 	.word	0x0000b334

00003d90 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d92:	464f      	mov	r7, r9
    3d94:	4646      	mov	r6, r8
    3d96:	b4c0      	push	{r6, r7}
    3d98:	b087      	sub	sp, #28
    3d9a:	1c04      	adds	r4, r0, #0
    3d9c:	1c0d      	adds	r5, r1, #0
    3d9e:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3da0:	1c08      	adds	r0, r1, #0
    3da2:	4b90      	ldr	r3, [pc, #576]	; (3fe4 <tc_init+0x254>)
    3da4:	4798      	blx	r3
    3da6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3da8:	4f8f      	ldr	r7, [pc, #572]	; (3fe8 <tc_init+0x258>)
    3daa:	1c39      	adds	r1, r7, #0
    3dac:	310c      	adds	r1, #12
    3dae:	a805      	add	r0, sp, #20
    3db0:	2203      	movs	r2, #3
    3db2:	4e8e      	ldr	r6, [pc, #568]	; (3fec <tc_init+0x25c>)
    3db4:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3db6:	1c39      	adds	r1, r7, #0
    3db8:	3110      	adds	r1, #16
    3dba:	a803      	add	r0, sp, #12
    3dbc:	2206      	movs	r2, #6
    3dbe:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    3dc0:	2300      	movs	r3, #0
    3dc2:	60a3      	str	r3, [r4, #8]
    3dc4:	60e3      	str	r3, [r4, #12]
    3dc6:	6123      	str	r3, [r4, #16]
    3dc8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3dca:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3dcc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3dce:	4648      	mov	r0, r9
    3dd0:	0082      	lsls	r2, r0, #2
    3dd2:	4b87      	ldr	r3, [pc, #540]	; (3ff0 <tc_init+0x260>)
    3dd4:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3dd6:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3dd8:	4641      	mov	r1, r8
    3dda:	788b      	ldrb	r3, [r1, #2]
    3ddc:	2b08      	cmp	r3, #8
    3dde:	d104      	bne.n	3dea <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3de0:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3de2:	464a      	mov	r2, r9
    3de4:	07d2      	lsls	r2, r2, #31
    3de6:	d400      	bmi.n	3dea <tc_init+0x5a>
    3de8:	e0f6      	b.n	3fd8 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3dea:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3dec:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3dee:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3df0:	07d9      	lsls	r1, r3, #31
    3df2:	d500      	bpl.n	3df6 <tc_init+0x66>
    3df4:	e0f0      	b.n	3fd8 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3df6:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    3df8:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3dfa:	06da      	lsls	r2, r3, #27
    3dfc:	d500      	bpl.n	3e00 <tc_init+0x70>
    3dfe:	e0eb      	b.n	3fd8 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3e00:	882b      	ldrh	r3, [r5, #0]
    3e02:	0799      	lsls	r1, r3, #30
    3e04:	d500      	bpl.n	3e08 <tc_init+0x78>
    3e06:	e0e7      	b.n	3fd8 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3e08:	4642      	mov	r2, r8
    3e0a:	7c13      	ldrb	r3, [r2, #16]
    3e0c:	2b00      	cmp	r3, #0
    3e0e:	d00c      	beq.n	3e2a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3e10:	a902      	add	r1, sp, #8
    3e12:	2301      	movs	r3, #1
    3e14:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3e16:	2200      	movs	r2, #0
    3e18:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3e1a:	4640      	mov	r0, r8
    3e1c:	6980      	ldr	r0, [r0, #24]
    3e1e:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3e20:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3e22:	4642      	mov	r2, r8
    3e24:	7d10      	ldrb	r0, [r2, #20]
    3e26:	4b73      	ldr	r3, [pc, #460]	; (3ff4 <tc_init+0x264>)
    3e28:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3e2a:	4640      	mov	r0, r8
    3e2c:	7f03      	ldrb	r3, [r0, #28]
    3e2e:	2b00      	cmp	r3, #0
    3e30:	d00b      	beq.n	3e4a <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3e32:	a902      	add	r1, sp, #8
    3e34:	2301      	movs	r3, #1
    3e36:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3e38:	2200      	movs	r2, #0
    3e3a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3e3c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    3e3e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3e40:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3e42:	6a03      	ldr	r3, [r0, #32]
    3e44:	b2d8      	uxtb	r0, r3
    3e46:	4b6b      	ldr	r3, [pc, #428]	; (3ff4 <tc_init+0x264>)
    3e48:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3e4a:	4b6b      	ldr	r3, [pc, #428]	; (3ff8 <tc_init+0x268>)
    3e4c:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3e4e:	4648      	mov	r0, r9
    3e50:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3e52:	a803      	add	r0, sp, #12
    3e54:	5a12      	ldrh	r2, [r2, r0]
    3e56:	430a      	orrs	r2, r1
    3e58:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3e5a:	4641      	mov	r1, r8
    3e5c:	788b      	ldrb	r3, [r1, #2]
    3e5e:	2b08      	cmp	r3, #8
    3e60:	d108      	bne.n	3e74 <tc_init+0xe4>
    3e62:	4b65      	ldr	r3, [pc, #404]	; (3ff8 <tc_init+0x268>)
    3e64:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3e66:	4648      	mov	r0, r9
    3e68:	3001      	adds	r0, #1
    3e6a:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3e6c:	a903      	add	r1, sp, #12
    3e6e:	5a41      	ldrh	r1, [r0, r1]
    3e70:	430a      	orrs	r2, r1
    3e72:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    3e74:	a901      	add	r1, sp, #4
    3e76:	4642      	mov	r2, r8
    3e78:	7813      	ldrb	r3, [r2, #0]
    3e7a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3e7c:	ab05      	add	r3, sp, #20
    3e7e:	4648      	mov	r0, r9
    3e80:	5c1e      	ldrb	r6, [r3, r0]
    3e82:	1c30      	adds	r0, r6, #0
    3e84:	4b5d      	ldr	r3, [pc, #372]	; (3ffc <tc_init+0x26c>)
    3e86:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3e88:	1c30      	adds	r0, r6, #0
    3e8a:	4b5d      	ldr	r3, [pc, #372]	; (4000 <tc_init+0x270>)
    3e8c:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    3e8e:	4641      	mov	r1, r8
    3e90:	8888      	ldrh	r0, [r1, #4]
    3e92:	890b      	ldrh	r3, [r1, #8]
    3e94:	4303      	orrs	r3, r0
    3e96:	7988      	ldrb	r0, [r1, #6]
    3e98:	788a      	ldrb	r2, [r1, #2]
    3e9a:	4310      	orrs	r0, r2
    3e9c:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    3e9e:	784b      	ldrb	r3, [r1, #1]
    3ea0:	2b00      	cmp	r3, #0
    3ea2:	d002      	beq.n	3eaa <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3ea4:	2380      	movs	r3, #128	; 0x80
    3ea6:	011b      	lsls	r3, r3, #4
    3ea8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3eaa:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3eac:	227f      	movs	r2, #127	; 0x7f
    3eae:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3eb0:	4393      	bics	r3, r2
    3eb2:	d1fc      	bne.n	3eae <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3eb4:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3eb6:	4642      	mov	r2, r8
    3eb8:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    3eba:	1e43      	subs	r3, r0, #1
    3ebc:	4198      	sbcs	r0, r3
    3ebe:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    3ec0:	7b93      	ldrb	r3, [r2, #14]
    3ec2:	2b00      	cmp	r3, #0
    3ec4:	d001      	beq.n	3eca <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3ec6:	2301      	movs	r3, #1
    3ec8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3eca:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3ecc:	227f      	movs	r2, #127	; 0x7f
    3ece:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    3ed0:	4393      	bics	r3, r2
    3ed2:	d1fc      	bne.n	3ece <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3ed4:	23ff      	movs	r3, #255	; 0xff
    3ed6:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3ed8:	2800      	cmp	r0, #0
    3eda:	d005      	beq.n	3ee8 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3edc:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3ede:	227f      	movs	r2, #127	; 0x7f
    3ee0:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    3ee2:	4393      	bics	r3, r2
    3ee4:	d1fc      	bne.n	3ee0 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3ee6:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    3ee8:	4643      	mov	r3, r8
    3eea:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3eec:	7adb      	ldrb	r3, [r3, #11]
    3eee:	2b00      	cmp	r3, #0
    3ef0:	d001      	beq.n	3ef6 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3ef2:	2310      	movs	r3, #16
    3ef4:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3ef6:	4641      	mov	r1, r8
    3ef8:	7b0b      	ldrb	r3, [r1, #12]
    3efa:	2b00      	cmp	r3, #0
    3efc:	d001      	beq.n	3f02 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3efe:	2320      	movs	r3, #32
    3f00:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f02:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f04:	227f      	movs	r2, #127	; 0x7f
    3f06:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3f08:	4393      	bics	r3, r2
    3f0a:	d1fc      	bne.n	3f06 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3f0c:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f0e:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f10:	217f      	movs	r1, #127	; 0x7f
    3f12:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3f14:	438b      	bics	r3, r1
    3f16:	d1fc      	bne.n	3f12 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3f18:	7923      	ldrb	r3, [r4, #4]
    3f1a:	2b04      	cmp	r3, #4
    3f1c:	d005      	beq.n	3f2a <tc_init+0x19a>
    3f1e:	2b08      	cmp	r3, #8
    3f20:	d041      	beq.n	3fa6 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    3f22:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3f24:	2b00      	cmp	r3, #0
    3f26:	d157      	bne.n	3fd8 <tc_init+0x248>
    3f28:	e024      	b.n	3f74 <tc_init+0x1e4>
    3f2a:	217f      	movs	r1, #127	; 0x7f
    3f2c:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    3f2e:	438b      	bics	r3, r1
    3f30:	d1fc      	bne.n	3f2c <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    3f32:	2328      	movs	r3, #40	; 0x28
    3f34:	4642      	mov	r2, r8
    3f36:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3f38:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f3a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f3c:	227f      	movs	r2, #127	; 0x7f
    3f3e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    3f40:	4393      	bics	r3, r2
    3f42:	d1fc      	bne.n	3f3e <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    3f44:	2329      	movs	r3, #41	; 0x29
    3f46:	4640      	mov	r0, r8
    3f48:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3f4a:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f4c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f4e:	227f      	movs	r2, #127	; 0x7f
    3f50:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    3f52:	4393      	bics	r3, r2
    3f54:	d1fc      	bne.n	3f50 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    3f56:	232a      	movs	r3, #42	; 0x2a
    3f58:	4641      	mov	r1, r8
    3f5a:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3f5c:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f5e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f60:	227f      	movs	r2, #127	; 0x7f
    3f62:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3f64:	4393      	bics	r3, r2
    3f66:	d1fc      	bne.n	3f62 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3f68:	232b      	movs	r3, #43	; 0x2b
    3f6a:	4642      	mov	r2, r8
    3f6c:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    3f6e:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    3f70:	2000      	movs	r0, #0
    3f72:	e031      	b.n	3fd8 <tc_init+0x248>
    3f74:	217f      	movs	r1, #127	; 0x7f
    3f76:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3f78:	438b      	bics	r3, r1
    3f7a:	d1fc      	bne.n	3f76 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3f7c:	4640      	mov	r0, r8
    3f7e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    3f80:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f82:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f84:	227f      	movs	r2, #127	; 0x7f
    3f86:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3f88:	4393      	bics	r3, r2
    3f8a:	d1fc      	bne.n	3f86 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3f8c:	4641      	mov	r1, r8
    3f8e:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    3f90:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f92:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f94:	227f      	movs	r2, #127	; 0x7f
    3f96:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3f98:	4393      	bics	r3, r2
    3f9a:	d1fc      	bne.n	3f96 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3f9c:	4642      	mov	r2, r8
    3f9e:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3fa0:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    3fa2:	2000      	movs	r0, #0
    3fa4:	e018      	b.n	3fd8 <tc_init+0x248>
    3fa6:	217f      	movs	r1, #127	; 0x7f
    3fa8:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3faa:	438b      	bics	r3, r1
    3fac:	d1fc      	bne.n	3fa8 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    3fae:	4643      	mov	r3, r8
    3fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3fb2:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3fb4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3fb6:	227f      	movs	r2, #127	; 0x7f
    3fb8:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3fba:	4393      	bics	r3, r2
    3fbc:	d1fc      	bne.n	3fb8 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    3fbe:	4640      	mov	r0, r8
    3fc0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    3fc2:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3fc4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3fc6:	227f      	movs	r2, #127	; 0x7f
    3fc8:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3fca:	4393      	bics	r3, r2
    3fcc:	d1fc      	bne.n	3fc8 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3fce:	4641      	mov	r1, r8
    3fd0:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3fd2:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3fd4:	2000      	movs	r0, #0
    3fd6:	e7ff      	b.n	3fd8 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3fd8:	b007      	add	sp, #28
    3fda:	bc0c      	pop	{r2, r3}
    3fdc:	4690      	mov	r8, r2
    3fde:	4699      	mov	r9, r3
    3fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fe2:	46c0      	nop			; (mov r8, r8)
    3fe4:	00003d59 	.word	0x00003d59
    3fe8:	0000b334 	.word	0x0000b334
    3fec:	0000449d 	.word	0x0000449d
    3ff0:	20002db8 	.word	0x20002db8
    3ff4:	00003cfd 	.word	0x00003cfd
    3ff8:	40000400 	.word	0x40000400
    3ffc:	00003c21 	.word	0x00003c21
    4000:	00003b95 	.word	0x00003b95

00004004 <tc_set_top_value>:
 *                                module instance is invalid.
 */
enum status_code tc_set_top_value (
		const struct tc_module *const module_inst,
		const uint32_t top_value)
{
    4004:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(top_value);

	Tc *const tc_module = module_inst->hw;
    4006:	6802      	ldr	r2, [r0, #0]
    4008:	247f      	movs	r4, #127	; 0x7f
    400a:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    400c:	43a3      	bics	r3, r4
    400e:	d1fc      	bne.n	400a <tc_set_top_value+0x6>
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    4010:	7903      	ldrb	r3, [r0, #4]
    4012:	2b04      	cmp	r3, #4
    4014:	d005      	beq.n	4022 <tc_set_top_value+0x1e>
    4016:	2b08      	cmp	r3, #8
    4018:	d00b      	beq.n	4032 <tc_set_top_value+0x2e>
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
			return STATUS_OK;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    401a:	2017      	movs	r0, #23

	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    401c:	2b00      	cmp	r3, #0
    401e:	d10b      	bne.n	4038 <tc_set_top_value+0x34>
    4020:	e003      	b.n	402a <tc_set_top_value+0x26>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.PER.reg    = (uint8_t)top_value;
    4022:	b2c9      	uxtb	r1, r1
    4024:	7511      	strb	r1, [r2, #20]
			return STATUS_OK;
    4026:	2000      	movs	r0, #0
    4028:	e006      	b.n	4038 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.CC[0].reg = (uint16_t)top_value;
    402a:	b289      	uxth	r1, r1
    402c:	8311      	strh	r1, [r2, #24]
			return STATUS_OK;
    402e:	2000      	movs	r0, #0
    4030:	e002      	b.n	4038 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
    4032:	6191      	str	r1, [r2, #24]
			return STATUS_OK;
    4034:	2000      	movs	r0, #0
    4036:	e7ff      	b.n	4038 <tc_set_top_value+0x34>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
}
    4038:	bd10      	pop	{r4, pc}
    403a:	46c0      	nop			; (mov r8, r8)

0000403c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    403c:	1c93      	adds	r3, r2, #2
    403e:	009b      	lsls	r3, r3, #2
    4040:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4042:	2a02      	cmp	r2, #2
    4044:	d104      	bne.n	4050 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4046:	7e02      	ldrb	r2, [r0, #24]
    4048:	2310      	movs	r3, #16
    404a:	4313      	orrs	r3, r2
    404c:	7603      	strb	r3, [r0, #24]
    404e:	e00c      	b.n	406a <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4050:	2a03      	cmp	r2, #3
    4052:	d104      	bne.n	405e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4054:	7e02      	ldrb	r2, [r0, #24]
    4056:	2320      	movs	r3, #32
    4058:	4313      	orrs	r3, r2
    405a:	7603      	strb	r3, [r0, #24]
    405c:	e005      	b.n	406a <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    405e:	2301      	movs	r3, #1
    4060:	4093      	lsls	r3, r2
    4062:	1c1a      	adds	r2, r3, #0
    4064:	7e03      	ldrb	r3, [r0, #24]
    4066:	431a      	orrs	r2, r3
    4068:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    406a:	2000      	movs	r0, #0
    406c:	4770      	bx	lr
    406e:	46c0      	nop			; (mov r8, r8)

00004070 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4070:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    4072:	0080      	lsls	r0, r0, #2
    4074:	4b14      	ldr	r3, [pc, #80]	; (40c8 <_tc_interrupt_handler+0x58>)
    4076:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4078:	6822      	ldr	r2, [r4, #0]
    407a:	7b95      	ldrb	r5, [r2, #14]
    407c:	7e23      	ldrb	r3, [r4, #24]
    407e:	401d      	ands	r5, r3
    4080:	7e63      	ldrb	r3, [r4, #25]
    4082:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4084:	07eb      	lsls	r3, r5, #31
    4086:	d505      	bpl.n	4094 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4088:	1c20      	adds	r0, r4, #0
    408a:	68a2      	ldr	r2, [r4, #8]
    408c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    408e:	2301      	movs	r3, #1
    4090:	6822      	ldr	r2, [r4, #0]
    4092:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4094:	07ab      	lsls	r3, r5, #30
    4096:	d505      	bpl.n	40a4 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4098:	1c20      	adds	r0, r4, #0
    409a:	68e2      	ldr	r2, [r4, #12]
    409c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    409e:	2302      	movs	r3, #2
    40a0:	6822      	ldr	r2, [r4, #0]
    40a2:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    40a4:	06eb      	lsls	r3, r5, #27
    40a6:	d505      	bpl.n	40b4 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    40a8:	1c20      	adds	r0, r4, #0
    40aa:	6922      	ldr	r2, [r4, #16]
    40ac:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    40ae:	2310      	movs	r3, #16
    40b0:	6822      	ldr	r2, [r4, #0]
    40b2:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    40b4:	06ab      	lsls	r3, r5, #26
    40b6:	d505      	bpl.n	40c4 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    40b8:	1c20      	adds	r0, r4, #0
    40ba:	6962      	ldr	r2, [r4, #20]
    40bc:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    40be:	6823      	ldr	r3, [r4, #0]
    40c0:	2220      	movs	r2, #32
    40c2:	739a      	strb	r2, [r3, #14]
	}
}
    40c4:	bd38      	pop	{r3, r4, r5, pc}
    40c6:	46c0      	nop			; (mov r8, r8)
    40c8:	20002db8 	.word	0x20002db8

000040cc <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    40cc:	b508      	push	{r3, lr}
    40ce:	2000      	movs	r0, #0
    40d0:	4b01      	ldr	r3, [pc, #4]	; (40d8 <TC3_Handler+0xc>)
    40d2:	4798      	blx	r3
    40d4:	bd08      	pop	{r3, pc}
    40d6:	46c0      	nop			; (mov r8, r8)
    40d8:	00004071 	.word	0x00004071

000040dc <TC4_Handler>:
    40dc:	b508      	push	{r3, lr}
    40de:	2001      	movs	r0, #1
    40e0:	4b01      	ldr	r3, [pc, #4]	; (40e8 <TC4_Handler+0xc>)
    40e2:	4798      	blx	r3
    40e4:	bd08      	pop	{r3, pc}
    40e6:	46c0      	nop			; (mov r8, r8)
    40e8:	00004071 	.word	0x00004071

000040ec <TC5_Handler>:
    40ec:	b508      	push	{r3, lr}
    40ee:	2002      	movs	r0, #2
    40f0:	4b01      	ldr	r3, [pc, #4]	; (40f8 <TC5_Handler+0xc>)
    40f2:	4798      	blx	r3
    40f4:	bd08      	pop	{r3, pc}
    40f6:	46c0      	nop			; (mov r8, r8)
    40f8:	00004071 	.word	0x00004071

000040fc <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    40fc:	4770      	bx	lr
    40fe:	46c0      	nop			; (mov r8, r8)

00004100 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    4100:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    4102:	4b2c      	ldr	r3, [pc, #176]	; (41b4 <Reset_Handler+0xb4>)
    4104:	4a2c      	ldr	r2, [pc, #176]	; (41b8 <Reset_Handler+0xb8>)
    4106:	429a      	cmp	r2, r3
    4108:	d003      	beq.n	4112 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    410a:	4b2c      	ldr	r3, [pc, #176]	; (41bc <Reset_Handler+0xbc>)
    410c:	4a29      	ldr	r2, [pc, #164]	; (41b4 <Reset_Handler+0xb4>)
    410e:	429a      	cmp	r2, r3
    4110:	d304      	bcc.n	411c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4112:	4b2b      	ldr	r3, [pc, #172]	; (41c0 <Reset_Handler+0xc0>)
    4114:	4a2b      	ldr	r2, [pc, #172]	; (41c4 <Reset_Handler+0xc4>)
    4116:	429a      	cmp	r2, r3
    4118:	d310      	bcc.n	413c <Reset_Handler+0x3c>
    411a:	e01b      	b.n	4154 <Reset_Handler+0x54>
    411c:	4b2a      	ldr	r3, [pc, #168]	; (41c8 <Reset_Handler+0xc8>)
    411e:	4827      	ldr	r0, [pc, #156]	; (41bc <Reset_Handler+0xbc>)
    4120:	3003      	adds	r0, #3
    4122:	1ac0      	subs	r0, r0, r3
    4124:	0880      	lsrs	r0, r0, #2
    4126:	3001      	adds	r0, #1
    4128:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    412a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    412c:	4921      	ldr	r1, [pc, #132]	; (41b4 <Reset_Handler+0xb4>)
    412e:	4a22      	ldr	r2, [pc, #136]	; (41b8 <Reset_Handler+0xb8>)
    4130:	58d4      	ldr	r4, [r2, r3]
    4132:	50cc      	str	r4, [r1, r3]
    4134:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4136:	4283      	cmp	r3, r0
    4138:	d1fa      	bne.n	4130 <Reset_Handler+0x30>
    413a:	e7ea      	b.n	4112 <Reset_Handler+0x12>
    413c:	4b21      	ldr	r3, [pc, #132]	; (41c4 <Reset_Handler+0xc4>)
    413e:	1d1a      	adds	r2, r3, #4
    4140:	491f      	ldr	r1, [pc, #124]	; (41c0 <Reset_Handler+0xc0>)
    4142:	3103      	adds	r1, #3
    4144:	1a89      	subs	r1, r1, r2
    4146:	0889      	lsrs	r1, r1, #2
    4148:	0089      	lsls	r1, r1, #2
    414a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    414c:	2100      	movs	r1, #0
    414e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4150:	4293      	cmp	r3, r2
    4152:	d1fc      	bne.n	414e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4154:	4b1d      	ldr	r3, [pc, #116]	; (41cc <Reset_Handler+0xcc>)
    4156:	21ff      	movs	r1, #255	; 0xff
    4158:	4a1d      	ldr	r2, [pc, #116]	; (41d0 <Reset_Handler+0xd0>)
    415a:	438a      	bics	r2, r1
    415c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    415e:	2102      	movs	r1, #2
    4160:	2390      	movs	r3, #144	; 0x90
    4162:	005b      	lsls	r3, r3, #1
    4164:	4a1b      	ldr	r2, [pc, #108]	; (41d4 <Reset_Handler+0xd4>)
    4166:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4168:	4b1b      	ldr	r3, [pc, #108]	; (41d8 <Reset_Handler+0xd8>)
    416a:	78d8      	ldrb	r0, [r3, #3]
    416c:	2103      	movs	r1, #3
    416e:	4388      	bics	r0, r1
    4170:	2202      	movs	r2, #2
    4172:	4310      	orrs	r0, r2
    4174:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4176:	78dd      	ldrb	r5, [r3, #3]
    4178:	240c      	movs	r4, #12
    417a:	43a5      	bics	r5, r4
    417c:	2008      	movs	r0, #8
    417e:	4305      	orrs	r5, r0
    4180:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4182:	4b16      	ldr	r3, [pc, #88]	; (41dc <Reset_Handler+0xdc>)
    4184:	7b9e      	ldrb	r6, [r3, #14]
    4186:	2530      	movs	r5, #48	; 0x30
    4188:	43ae      	bics	r6, r5
    418a:	2520      	movs	r5, #32
    418c:	4335      	orrs	r5, r6
    418e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4190:	7b9d      	ldrb	r5, [r3, #14]
    4192:	43a5      	bics	r5, r4
    4194:	4328      	orrs	r0, r5
    4196:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4198:	7b98      	ldrb	r0, [r3, #14]
    419a:	4388      	bics	r0, r1
    419c:	4302      	orrs	r2, r0
    419e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    41a0:	4b0f      	ldr	r3, [pc, #60]	; (41e0 <Reset_Handler+0xe0>)
    41a2:	6859      	ldr	r1, [r3, #4]
    41a4:	2280      	movs	r2, #128	; 0x80
    41a6:	430a      	orrs	r2, r1
    41a8:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    41aa:	4b0e      	ldr	r3, [pc, #56]	; (41e4 <Reset_Handler+0xe4>)
    41ac:	4798      	blx	r3

        /* Branch to main function */
        main();
    41ae:	4b0e      	ldr	r3, [pc, #56]	; (41e8 <Reset_Handler+0xe8>)
    41b0:	4798      	blx	r3
    41b2:	e7fe      	b.n	41b2 <Reset_Handler+0xb2>
    41b4:	20000000 	.word	0x20000000
    41b8:	0000b744 	.word	0x0000b744
    41bc:	200000b0 	.word	0x200000b0
    41c0:	20002dd4 	.word	0x20002dd4
    41c4:	200000b0 	.word	0x200000b0
    41c8:	20000004 	.word	0x20000004
    41cc:	e000ed00 	.word	0xe000ed00
    41d0:	00000000 	.word	0x00000000
    41d4:	41007000 	.word	0x41007000
    41d8:	41005000 	.word	0x41005000
    41dc:	41004800 	.word	0x41004800
    41e0:	41004000 	.word	0x41004000
    41e4:	00004451 	.word	0x00004451
    41e8:	00004325 	.word	0x00004325

000041ec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    41ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    41ee:	4647      	mov	r7, r8
    41f0:	b480      	push	{r7}
    41f2:	1c0c      	adds	r4, r1, #0
    41f4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    41f6:	2800      	cmp	r0, #0
    41f8:	d10c      	bne.n	4214 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    41fa:	2a00      	cmp	r2, #0
    41fc:	dd0d      	ble.n	421a <_read+0x2e>
    41fe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    4200:	4e09      	ldr	r6, [pc, #36]	; (4228 <_read+0x3c>)
    4202:	4d0a      	ldr	r5, [pc, #40]	; (422c <_read+0x40>)
    4204:	6830      	ldr	r0, [r6, #0]
    4206:	1c21      	adds	r1, r4, #0
    4208:	682b      	ldr	r3, [r5, #0]
    420a:	4798      	blx	r3
		ptr++;
    420c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    420e:	42bc      	cmp	r4, r7
    4210:	d1f8      	bne.n	4204 <_read+0x18>
    4212:	e004      	b.n	421e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    4214:	2001      	movs	r0, #1
    4216:	4240      	negs	r0, r0
    4218:	e002      	b.n	4220 <_read+0x34>
	}

	for (; len > 0; --len) {
    421a:	2000      	movs	r0, #0
    421c:	e000      	b.n	4220 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    421e:	4640      	mov	r0, r8
	}
	return nChars;
}
    4220:	bc04      	pop	{r2}
    4222:	4690      	mov	r8, r2
    4224:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4226:	46c0      	nop			; (mov r8, r8)
    4228:	20002dcc 	.word	0x20002dcc
    422c:	20002dc4 	.word	0x20002dc4

00004230 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    4230:	b5f0      	push	{r4, r5, r6, r7, lr}
    4232:	4647      	mov	r7, r8
    4234:	b480      	push	{r7}
    4236:	1c0e      	adds	r6, r1, #0
    4238:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    423a:	3801      	subs	r0, #1
    423c:	2802      	cmp	r0, #2
    423e:	d810      	bhi.n	4262 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    4240:	2a00      	cmp	r2, #0
    4242:	d011      	beq.n	4268 <_write+0x38>
    4244:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    4246:	4b0d      	ldr	r3, [pc, #52]	; (427c <_write+0x4c>)
    4248:	4698      	mov	r8, r3
    424a:	4f0d      	ldr	r7, [pc, #52]	; (4280 <_write+0x50>)
    424c:	4643      	mov	r3, r8
    424e:	6818      	ldr	r0, [r3, #0]
    4250:	5d31      	ldrb	r1, [r6, r4]
    4252:	683b      	ldr	r3, [r7, #0]
    4254:	4798      	blx	r3
    4256:	2800      	cmp	r0, #0
    4258:	db08      	blt.n	426c <_write+0x3c>
			return -1;
		}
		++nChars;
    425a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    425c:	42a5      	cmp	r5, r4
    425e:	d1f5      	bne.n	424c <_write+0x1c>
    4260:	e007      	b.n	4272 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    4262:	2001      	movs	r0, #1
    4264:	4240      	negs	r0, r0
    4266:	e005      	b.n	4274 <_write+0x44>
	}

	for (; len != 0; --len) {
    4268:	2000      	movs	r0, #0
    426a:	e003      	b.n	4274 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    426c:	2001      	movs	r0, #1
    426e:	4240      	negs	r0, r0
    4270:	e000      	b.n	4274 <_write+0x44>
		}
		++nChars;
    4272:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    4274:	bc04      	pop	{r2}
    4276:	4690      	mov	r8, r2
    4278:	bdf0      	pop	{r4, r5, r6, r7, pc}
    427a:	46c0      	nop			; (mov r8, r8)
    427c:	20002dcc 	.word	0x20002dcc
    4280:	20002dc8 	.word	0x20002dc8

00004284 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4284:	4b06      	ldr	r3, [pc, #24]	; (42a0 <_sbrk+0x1c>)
    4286:	681b      	ldr	r3, [r3, #0]
    4288:	2b00      	cmp	r3, #0
    428a:	d102      	bne.n	4292 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    428c:	4a05      	ldr	r2, [pc, #20]	; (42a4 <_sbrk+0x20>)
    428e:	4b04      	ldr	r3, [pc, #16]	; (42a0 <_sbrk+0x1c>)
    4290:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    4292:	4a03      	ldr	r2, [pc, #12]	; (42a0 <_sbrk+0x1c>)
    4294:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    4296:	1818      	adds	r0, r3, r0
    4298:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    429a:	1c18      	adds	r0, r3, #0
    429c:	4770      	bx	lr
    429e:	46c0      	nop			; (mov r8, r8)
    42a0:	2000011c 	.word	0x2000011c
    42a4:	20004dd8 	.word	0x20004dd8

000042a8 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    42a8:	2001      	movs	r0, #1
}
    42aa:	4240      	negs	r0, r0
    42ac:	4770      	bx	lr
    42ae:	46c0      	nop			; (mov r8, r8)

000042b0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    42b0:	2380      	movs	r3, #128	; 0x80
    42b2:	019b      	lsls	r3, r3, #6
    42b4:	604b      	str	r3, [r1, #4]

	return 0;
}
    42b6:	2000      	movs	r0, #0
    42b8:	4770      	bx	lr
    42ba:	46c0      	nop			; (mov r8, r8)

000042bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    42bc:	2001      	movs	r0, #1
    42be:	4770      	bx	lr

000042c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    42c0:	2000      	movs	r0, #0
    42c2:	4770      	bx	lr

000042c4 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    42c4:	4b01      	ldr	r3, [pc, #4]	; (42cc <update_adxl_gforce_x+0x8>)
    42c6:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    42c8:	4770      	bx	lr
    42ca:	46c0      	nop			; (mov r8, r8)
    42cc:	2000052c 	.word	0x2000052c

000042d0 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    42d0:	4b01      	ldr	r3, [pc, #4]	; (42d8 <update_adxl_gforce_y+0x8>)
    42d2:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    42d4:	4770      	bx	lr
    42d6:	46c0      	nop			; (mov r8, r8)
    42d8:	2000052c 	.word	0x2000052c

000042dc <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    42dc:	4b01      	ldr	r3, [pc, #4]	; (42e4 <update_adxl_gforce_z+0x8>)
    42de:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    42e0:	4770      	bx	lr
    42e2:	46c0      	nop			; (mov r8, r8)
    42e4:	2000052c 	.word	0x2000052c

000042e8 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    42e8:	b510      	push	{r4, lr}
	run_every_second_platform();
    42ea:	4b07      	ldr	r3, [pc, #28]	; (4308 <tc_callback_logger_service+0x20>)
    42ec:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    42ee:	4b07      	ldr	r3, [pc, #28]	; (430c <tc_callback_logger_service+0x24>)
    42f0:	781b      	ldrb	r3, [r3, #0]
    42f2:	2b00      	cmp	r3, #0
    42f4:	d006      	beq.n	4304 <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    42f6:	4b06      	ldr	r3, [pc, #24]	; (4310 <tc_callback_logger_service+0x28>)
    42f8:	6818      	ldr	r0, [r3, #0]
    42fa:	6859      	ldr	r1, [r3, #4]
    42fc:	689a      	ldr	r2, [r3, #8]
    42fe:	68db      	ldr	r3, [r3, #12]
    4300:	4c04      	ldr	r4, [pc, #16]	; (4314 <tc_callback_logger_service+0x2c>)
    4302:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    4304:	bd10      	pop	{r4, pc}
    4306:	46c0      	nop			; (mov r8, r8)
    4308:	00000bfd 	.word	0x00000bfd
    430c:	20000a71 	.word	0x20000a71
    4310:	20000af0 	.word	0x20000af0
    4314:	00001421 	.word	0x00001421

00004318 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    4318:	b508      	push	{r3, lr}
	background_service_platform();
    431a:	4b01      	ldr	r3, [pc, #4]	; (4320 <tc_callback_bg_service+0x8>)
    431c:	4798      	blx	r3
}
    431e:	bd08      	pop	{r3, pc}
    4320:	00000c2d 	.word	0x00000c2d

00004324 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    4324:	b570      	push	{r4, r5, r6, lr}
    4326:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    4328:	4b18      	ldr	r3, [pc, #96]	; (438c <main+0x68>)
    432a:	4798      	blx	r3
	delay_init();
    432c:	4b18      	ldr	r3, [pc, #96]	; (4390 <main+0x6c>)
    432e:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    4330:	4b18      	ldr	r3, [pc, #96]	; (4394 <main+0x70>)
    4332:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    4334:	4818      	ldr	r0, [pc, #96]	; (4398 <main+0x74>)
    4336:	4b19      	ldr	r3, [pc, #100]	; (439c <main+0x78>)
    4338:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    433a:	2300      	movs	r3, #0
    433c:	9303      	str	r3, [sp, #12]
    433e:	9304      	str	r3, [sp, #16]
    4340:	9305      	str	r3, [sp, #20]
    4342:	4b17      	ldr	r3, [pc, #92]	; (43a0 <main+0x7c>)
    4344:	9300      	str	r3, [sp, #0]
    4346:	4b17      	ldr	r3, [pc, #92]	; (43a4 <main+0x80>)
    4348:	9301      	str	r3, [sp, #4]
    434a:	4b17      	ldr	r3, [pc, #92]	; (43a8 <main+0x84>)
    434c:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    434e:	2003      	movs	r0, #3
    4350:	4669      	mov	r1, sp
    4352:	4b16      	ldr	r3, [pc, #88]	; (43ac <main+0x88>)
    4354:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    4356:	4b16      	ldr	r3, [pc, #88]	; (43b0 <main+0x8c>)
    4358:	4798      	blx	r3
	 
	//Setup SIM808 module
	sim808_init();
    435a:	4b16      	ldr	r3, [pc, #88]	; (43b4 <main+0x90>)
    435c:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_lib_configure_soft_alarms();
    435e:	4b16      	ldr	r3, [pc, #88]	; (43b8 <main+0x94>)
    4360:	4798      	blx	r3
		
	//Data logging
	rtc_lib_set_soft_alarm_simple(1, tc_callback_logger_service);
    4362:	2001      	movs	r0, #1
    4364:	4915      	ldr	r1, [pc, #84]	; (43bc <main+0x98>)
    4366:	4c16      	ldr	r4, [pc, #88]	; (43c0 <main+0x9c>)
    4368:	47a0      	blx	r4
	//And uploading
	rtc_lib_set_soft_alarm_simple(5*60,	gprs_send_data_log);
    436a:	2096      	movs	r0, #150	; 0x96
    436c:	0040      	lsls	r0, r0, #1
    436e:	4915      	ldr	r1, [pc, #84]	; (43c4 <main+0xa0>)
    4370:	47a0      	blx	r4
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    4372:	4d15      	ldr	r5, [pc, #84]	; (43c8 <main+0xa4>)
			sim808_parse_response();
    4374:	4e15      	ldr	r6, [pc, #84]	; (43cc <main+0xa8>)
		}
		SIM808_handle_data_transfer();
    4376:	4c16      	ldr	r4, [pc, #88]	; (43d0 <main+0xac>)
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    4378:	2381      	movs	r3, #129	; 0x81
    437a:	5ceb      	ldrb	r3, [r5, r3]
    437c:	2b01      	cmp	r3, #1
    437e:	d100      	bne.n	4382 <main+0x5e>
			sim808_parse_response();
    4380:	47b0      	blx	r6
		}
		SIM808_handle_data_transfer();
    4382:	47a0      	blx	r4
			
		//Run platform specifics
		main_platform();
    4384:	4b13      	ldr	r3, [pc, #76]	; (43d4 <main+0xb0>)
    4386:	4798      	blx	r3
	
		
	}
    4388:	e7f6      	b.n	4378 <main+0x54>
    438a:	46c0      	nop			; (mov r8, r8)
    438c:	00003d2d 	.word	0x00003d2d
    4390:	000020ed 	.word	0x000020ed
    4394:	00002091 	.word	0x00002091
    4398:	00004319 	.word	0x00004319
    439c:	000020a1 	.word	0x000020a1
    43a0:	000042dd 	.word	0x000042dd
    43a4:	000042d1 	.word	0x000042d1
    43a8:	000042c5 	.word	0x000042c5
    43ac:	00000185 	.word	0x00000185
    43b0:	00000c01 	.word	0x00000c01
    43b4:	000019b5 	.word	0x000019b5
    43b8:	00001265 	.word	0x00001265
    43bc:	000042e9 	.word	0x000042e9
    43c0:	00001281 	.word	0x00001281
    43c4:	000007d5 	.word	0x000007d5
    43c8:	20000b64 	.word	0x20000b64
    43cc:	00001451 	.word	0x00001451
    43d0:	00000aed 	.word	0x00000aed
    43d4:	00000c69 	.word	0x00000c69

000043d8 <__fpclassifyd>:
    43d8:	1c0b      	adds	r3, r1, #0
    43da:	1c01      	adds	r1, r0, #0
    43dc:	1c02      	adds	r2, r0, #0
    43de:	b530      	push	{r4, r5, lr}
    43e0:	4319      	orrs	r1, r3
    43e2:	2002      	movs	r0, #2
    43e4:	2900      	cmp	r1, #0
    43e6:	d100      	bne.n	43ea <__fpclassifyd+0x12>
    43e8:	bd30      	pop	{r4, r5, pc}
    43ea:	2180      	movs	r1, #128	; 0x80
    43ec:	0609      	lsls	r1, r1, #24
    43ee:	428b      	cmp	r3, r1
    43f0:	d016      	beq.n	4420 <__fpclassifyd+0x48>
    43f2:	490d      	ldr	r1, [pc, #52]	; (4428 <__fpclassifyd+0x50>)
    43f4:	2004      	movs	r0, #4
    43f6:	185c      	adds	r4, r3, r1
    43f8:	490c      	ldr	r1, [pc, #48]	; (442c <__fpclassifyd+0x54>)
    43fa:	428c      	cmp	r4, r1
    43fc:	d9f4      	bls.n	43e8 <__fpclassifyd+0x10>
    43fe:	4d0c      	ldr	r5, [pc, #48]	; (4430 <__fpclassifyd+0x58>)
    4400:	195c      	adds	r4, r3, r5
    4402:	428c      	cmp	r4, r1
    4404:	d9f0      	bls.n	43e8 <__fpclassifyd+0x10>
    4406:	4c0b      	ldr	r4, [pc, #44]	; (4434 <__fpclassifyd+0x5c>)
    4408:	0059      	lsls	r1, r3, #1
    440a:	0849      	lsrs	r1, r1, #1
    440c:	2003      	movs	r0, #3
    440e:	42a1      	cmp	r1, r4
    4410:	d9ea      	bls.n	43e8 <__fpclassifyd+0x10>
    4412:	4c07      	ldr	r4, [pc, #28]	; (4430 <__fpclassifyd+0x58>)
    4414:	2000      	movs	r0, #0
    4416:	42a1      	cmp	r1, r4
    4418:	d1e6      	bne.n	43e8 <__fpclassifyd+0x10>
    441a:	4250      	negs	r0, r2
    441c:	4150      	adcs	r0, r2
    441e:	e7e3      	b.n	43e8 <__fpclassifyd+0x10>
    4420:	2a00      	cmp	r2, #0
    4422:	d0e1      	beq.n	43e8 <__fpclassifyd+0x10>
    4424:	e7ef      	b.n	4406 <__fpclassifyd+0x2e>
    4426:	46c0      	nop			; (mov r8, r8)
    4428:	fff00000 	.word	0xfff00000
    442c:	7fdfffff 	.word	0x7fdfffff
    4430:	7ff00000 	.word	0x7ff00000
    4434:	000fffff 	.word	0x000fffff

00004438 <atof>:
    4438:	b508      	push	{r3, lr}
    443a:	2100      	movs	r1, #0
    443c:	f000 ff98 	bl	5370 <strtod>
    4440:	bd08      	pop	{r3, pc}

00004442 <atoi>:
    4442:	b508      	push	{r3, lr}
    4444:	2100      	movs	r1, #0
    4446:	220a      	movs	r2, #10
    4448:	f001 f828 	bl	549c <strtol>
    444c:	bd08      	pop	{r3, pc}
	...

00004450 <__libc_init_array>:
    4450:	b570      	push	{r4, r5, r6, lr}
    4452:	4b0e      	ldr	r3, [pc, #56]	; (448c <__libc_init_array+0x3c>)
    4454:	4d0e      	ldr	r5, [pc, #56]	; (4490 <__libc_init_array+0x40>)
    4456:	2400      	movs	r4, #0
    4458:	1aed      	subs	r5, r5, r3
    445a:	10ad      	asrs	r5, r5, #2
    445c:	1c1e      	adds	r6, r3, #0
    445e:	42ac      	cmp	r4, r5
    4460:	d004      	beq.n	446c <__libc_init_array+0x1c>
    4462:	00a3      	lsls	r3, r4, #2
    4464:	58f3      	ldr	r3, [r6, r3]
    4466:	4798      	blx	r3
    4468:	3401      	adds	r4, #1
    446a:	e7f8      	b.n	445e <__libc_init_array+0xe>
    446c:	f007 f95a 	bl	b724 <_init>
    4470:	4b08      	ldr	r3, [pc, #32]	; (4494 <__libc_init_array+0x44>)
    4472:	4d09      	ldr	r5, [pc, #36]	; (4498 <__libc_init_array+0x48>)
    4474:	2400      	movs	r4, #0
    4476:	1aed      	subs	r5, r5, r3
    4478:	10ad      	asrs	r5, r5, #2
    447a:	1c1e      	adds	r6, r3, #0
    447c:	42ac      	cmp	r4, r5
    447e:	d004      	beq.n	448a <__libc_init_array+0x3a>
    4480:	00a3      	lsls	r3, r4, #2
    4482:	58f3      	ldr	r3, [r6, r3]
    4484:	4798      	blx	r3
    4486:	3401      	adds	r4, #1
    4488:	e7f8      	b.n	447c <__libc_init_array+0x2c>
    448a:	bd70      	pop	{r4, r5, r6, pc}
    448c:	0000b730 	.word	0x0000b730
    4490:	0000b730 	.word	0x0000b730
    4494:	0000b730 	.word	0x0000b730
    4498:	0000b734 	.word	0x0000b734

0000449c <memcpy>:
    449c:	b510      	push	{r4, lr}
    449e:	2300      	movs	r3, #0
    44a0:	4293      	cmp	r3, r2
    44a2:	d003      	beq.n	44ac <memcpy+0x10>
    44a4:	5ccc      	ldrb	r4, [r1, r3]
    44a6:	54c4      	strb	r4, [r0, r3]
    44a8:	3301      	adds	r3, #1
    44aa:	e7f9      	b.n	44a0 <memcpy+0x4>
    44ac:	bd10      	pop	{r4, pc}

000044ae <memset>:
    44ae:	1c03      	adds	r3, r0, #0
    44b0:	1882      	adds	r2, r0, r2
    44b2:	4293      	cmp	r3, r2
    44b4:	d002      	beq.n	44bc <memset+0xe>
    44b6:	7019      	strb	r1, [r3, #0]
    44b8:	3301      	adds	r3, #1
    44ba:	e7fa      	b.n	44b2 <memset+0x4>
    44bc:	4770      	bx	lr
	...

000044c0 <iprintf>:
    44c0:	b40f      	push	{r0, r1, r2, r3}
    44c2:	4b0b      	ldr	r3, [pc, #44]	; (44f0 <iprintf+0x30>)
    44c4:	b513      	push	{r0, r1, r4, lr}
    44c6:	681c      	ldr	r4, [r3, #0]
    44c8:	2c00      	cmp	r4, #0
    44ca:	d005      	beq.n	44d8 <iprintf+0x18>
    44cc:	69a3      	ldr	r3, [r4, #24]
    44ce:	2b00      	cmp	r3, #0
    44d0:	d102      	bne.n	44d8 <iprintf+0x18>
    44d2:	1c20      	adds	r0, r4, #0
    44d4:	f002 ff02 	bl	72dc <__sinit>
    44d8:	ab05      	add	r3, sp, #20
    44da:	68a1      	ldr	r1, [r4, #8]
    44dc:	1c20      	adds	r0, r4, #0
    44de:	9a04      	ldr	r2, [sp, #16]
    44e0:	9301      	str	r3, [sp, #4]
    44e2:	f001 f961 	bl	57a8 <_vfiprintf_r>
    44e6:	bc16      	pop	{r1, r2, r4}
    44e8:	bc08      	pop	{r3}
    44ea:	b004      	add	sp, #16
    44ec:	4718      	bx	r3
    44ee:	46c0      	nop			; (mov r8, r8)
    44f0:	20000070 	.word	0x20000070

000044f4 <setbuf>:
    44f4:	b508      	push	{r3, lr}
    44f6:	424a      	negs	r2, r1
    44f8:	414a      	adcs	r2, r1
    44fa:	2380      	movs	r3, #128	; 0x80
    44fc:	0052      	lsls	r2, r2, #1
    44fe:	00db      	lsls	r3, r3, #3
    4500:	f000 f802 	bl	4508 <setvbuf>
    4504:	bd08      	pop	{r3, pc}
	...

00004508 <setvbuf>:
    4508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    450a:	1c1e      	adds	r6, r3, #0
    450c:	4b3c      	ldr	r3, [pc, #240]	; (4600 <setvbuf+0xf8>)
    450e:	1c04      	adds	r4, r0, #0
    4510:	681d      	ldr	r5, [r3, #0]
    4512:	1c0f      	adds	r7, r1, #0
    4514:	9201      	str	r2, [sp, #4]
    4516:	2d00      	cmp	r5, #0
    4518:	d005      	beq.n	4526 <setvbuf+0x1e>
    451a:	69aa      	ldr	r2, [r5, #24]
    451c:	2a00      	cmp	r2, #0
    451e:	d102      	bne.n	4526 <setvbuf+0x1e>
    4520:	1c28      	adds	r0, r5, #0
    4522:	f002 fedb 	bl	72dc <__sinit>
    4526:	4b37      	ldr	r3, [pc, #220]	; (4604 <setvbuf+0xfc>)
    4528:	429c      	cmp	r4, r3
    452a:	d101      	bne.n	4530 <setvbuf+0x28>
    452c:	686c      	ldr	r4, [r5, #4]
    452e:	e008      	b.n	4542 <setvbuf+0x3a>
    4530:	4b35      	ldr	r3, [pc, #212]	; (4608 <setvbuf+0x100>)
    4532:	429c      	cmp	r4, r3
    4534:	d101      	bne.n	453a <setvbuf+0x32>
    4536:	68ac      	ldr	r4, [r5, #8]
    4538:	e003      	b.n	4542 <setvbuf+0x3a>
    453a:	4b34      	ldr	r3, [pc, #208]	; (460c <setvbuf+0x104>)
    453c:	429c      	cmp	r4, r3
    453e:	d100      	bne.n	4542 <setvbuf+0x3a>
    4540:	68ec      	ldr	r4, [r5, #12]
    4542:	9b01      	ldr	r3, [sp, #4]
    4544:	2b02      	cmp	r3, #2
    4546:	d857      	bhi.n	45f8 <setvbuf+0xf0>
    4548:	2e00      	cmp	r6, #0
    454a:	db55      	blt.n	45f8 <setvbuf+0xf0>
    454c:	1c28      	adds	r0, r5, #0
    454e:	1c21      	adds	r1, r4, #0
    4550:	f002 fe44 	bl	71dc <_fflush_r>
    4554:	2300      	movs	r3, #0
    4556:	6063      	str	r3, [r4, #4]
    4558:	61a3      	str	r3, [r4, #24]
    455a:	89a3      	ldrh	r3, [r4, #12]
    455c:	061a      	lsls	r2, r3, #24
    455e:	d503      	bpl.n	4568 <setvbuf+0x60>
    4560:	1c28      	adds	r0, r5, #0
    4562:	6921      	ldr	r1, [r4, #16]
    4564:	f003 fecc 	bl	8300 <_free_r>
    4568:	89a3      	ldrh	r3, [r4, #12]
    456a:	2283      	movs	r2, #131	; 0x83
    456c:	4393      	bics	r3, r2
    456e:	81a3      	strh	r3, [r4, #12]
    4570:	9b01      	ldr	r3, [sp, #4]
    4572:	2b02      	cmp	r3, #2
    4574:	d013      	beq.n	459e <setvbuf+0x96>
    4576:	2f00      	cmp	r7, #0
    4578:	d125      	bne.n	45c6 <setvbuf+0xbe>
    457a:	2e00      	cmp	r6, #0
    457c:	d101      	bne.n	4582 <setvbuf+0x7a>
    457e:	2680      	movs	r6, #128	; 0x80
    4580:	00f6      	lsls	r6, r6, #3
    4582:	1c30      	adds	r0, r6, #0
    4584:	f003 fa82 	bl	7a8c <malloc>
    4588:	1e07      	subs	r7, r0, #0
    458a:	d118      	bne.n	45be <setvbuf+0xb6>
    458c:	2080      	movs	r0, #128	; 0x80
    458e:	00c0      	lsls	r0, r0, #3
    4590:	f003 fa7c 	bl	7a8c <malloc>
    4594:	1e07      	subs	r7, r0, #0
    4596:	d110      	bne.n	45ba <setvbuf+0xb2>
    4598:	2001      	movs	r0, #1
    459a:	4240      	negs	r0, r0
    459c:	e000      	b.n	45a0 <setvbuf+0x98>
    459e:	2000      	movs	r0, #0
    45a0:	89a3      	ldrh	r3, [r4, #12]
    45a2:	2202      	movs	r2, #2
    45a4:	4313      	orrs	r3, r2
    45a6:	81a3      	strh	r3, [r4, #12]
    45a8:	2300      	movs	r3, #0
    45aa:	60a3      	str	r3, [r4, #8]
    45ac:	1c23      	adds	r3, r4, #0
    45ae:	3347      	adds	r3, #71	; 0x47
    45b0:	6023      	str	r3, [r4, #0]
    45b2:	6123      	str	r3, [r4, #16]
    45b4:	2301      	movs	r3, #1
    45b6:	6163      	str	r3, [r4, #20]
    45b8:	e020      	b.n	45fc <setvbuf+0xf4>
    45ba:	2680      	movs	r6, #128	; 0x80
    45bc:	00f6      	lsls	r6, r6, #3
    45be:	89a3      	ldrh	r3, [r4, #12]
    45c0:	2280      	movs	r2, #128	; 0x80
    45c2:	4313      	orrs	r3, r2
    45c4:	81a3      	strh	r3, [r4, #12]
    45c6:	9a01      	ldr	r2, [sp, #4]
    45c8:	2a01      	cmp	r2, #1
    45ca:	d104      	bne.n	45d6 <setvbuf+0xce>
    45cc:	89a3      	ldrh	r3, [r4, #12]
    45ce:	4313      	orrs	r3, r2
    45d0:	81a3      	strh	r3, [r4, #12]
    45d2:	4273      	negs	r3, r6
    45d4:	61a3      	str	r3, [r4, #24]
    45d6:	4b0e      	ldr	r3, [pc, #56]	; (4610 <setvbuf+0x108>)
    45d8:	2000      	movs	r0, #0
    45da:	62ab      	str	r3, [r5, #40]	; 0x28
    45dc:	89a3      	ldrh	r3, [r4, #12]
    45de:	6027      	str	r7, [r4, #0]
    45e0:	6127      	str	r7, [r4, #16]
    45e2:	6166      	str	r6, [r4, #20]
    45e4:	071a      	lsls	r2, r3, #28
    45e6:	d509      	bpl.n	45fc <setvbuf+0xf4>
    45e8:	2203      	movs	r2, #3
    45ea:	4013      	ands	r3, r2
    45ec:	425a      	negs	r2, r3
    45ee:	4153      	adcs	r3, r2
    45f0:	425b      	negs	r3, r3
    45f2:	401e      	ands	r6, r3
    45f4:	60a6      	str	r6, [r4, #8]
    45f6:	e001      	b.n	45fc <setvbuf+0xf4>
    45f8:	2001      	movs	r0, #1
    45fa:	4240      	negs	r0, r0
    45fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    45fe:	46c0      	nop			; (mov r8, r8)
    4600:	20000070 	.word	0x20000070
    4604:	0000b4fc 	.word	0x0000b4fc
    4608:	0000b51c 	.word	0x0000b51c
    460c:	0000b53c 	.word	0x0000b53c
    4610:	00007235 	.word	0x00007235

00004614 <siprintf>:
    4614:	b40e      	push	{r1, r2, r3}
    4616:	b500      	push	{lr}
    4618:	b09c      	sub	sp, #112	; 0x70
    461a:	ab1d      	add	r3, sp, #116	; 0x74
    461c:	cb04      	ldmia	r3!, {r2}
    461e:	2282      	movs	r2, #130	; 0x82
    4620:	a902      	add	r1, sp, #8
    4622:	0092      	lsls	r2, r2, #2
    4624:	818a      	strh	r2, [r1, #12]
    4626:	4a0a      	ldr	r2, [pc, #40]	; (4650 <siprintf+0x3c>)
    4628:	9002      	str	r0, [sp, #8]
    462a:	608a      	str	r2, [r1, #8]
    462c:	614a      	str	r2, [r1, #20]
    462e:	2201      	movs	r2, #1
    4630:	4252      	negs	r2, r2
    4632:	81ca      	strh	r2, [r1, #14]
    4634:	4a07      	ldr	r2, [pc, #28]	; (4654 <siprintf+0x40>)
    4636:	6108      	str	r0, [r1, #16]
    4638:	6810      	ldr	r0, [r2, #0]
    463a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    463c:	9301      	str	r3, [sp, #4]
    463e:	f000 ff9b 	bl	5578 <_svfiprintf_r>
    4642:	9a02      	ldr	r2, [sp, #8]
    4644:	2300      	movs	r3, #0
    4646:	7013      	strb	r3, [r2, #0]
    4648:	b01c      	add	sp, #112	; 0x70
    464a:	bc08      	pop	{r3}
    464c:	b003      	add	sp, #12
    464e:	4718      	bx	r3
    4650:	7fffffff 	.word	0x7fffffff
    4654:	20000070 	.word	0x20000070

00004658 <strchr>:
    4658:	b2c9      	uxtb	r1, r1
    465a:	7803      	ldrb	r3, [r0, #0]
    465c:	2b00      	cmp	r3, #0
    465e:	d003      	beq.n	4668 <strchr+0x10>
    4660:	428b      	cmp	r3, r1
    4662:	d004      	beq.n	466e <strchr+0x16>
    4664:	3001      	adds	r0, #1
    4666:	e7f8      	b.n	465a <strchr+0x2>
    4668:	2900      	cmp	r1, #0
    466a:	d000      	beq.n	466e <strchr+0x16>
    466c:	1c18      	adds	r0, r3, #0
    466e:	4770      	bx	lr

00004670 <strcmp>:
    4670:	7802      	ldrb	r2, [r0, #0]
    4672:	780b      	ldrb	r3, [r1, #0]
    4674:	3001      	adds	r0, #1
    4676:	3101      	adds	r1, #1
    4678:	2a00      	cmp	r2, #0
    467a:	d001      	beq.n	4680 <strcmp+0x10>
    467c:	429a      	cmp	r2, r3
    467e:	d0f7      	beq.n	4670 <strcmp>
    4680:	1ad0      	subs	r0, r2, r3
    4682:	4770      	bx	lr

00004684 <strcpy>:
    4684:	1c03      	adds	r3, r0, #0
    4686:	780a      	ldrb	r2, [r1, #0]
    4688:	3101      	adds	r1, #1
    468a:	701a      	strb	r2, [r3, #0]
    468c:	3301      	adds	r3, #1
    468e:	2a00      	cmp	r2, #0
    4690:	d1f9      	bne.n	4686 <strcpy+0x2>
    4692:	4770      	bx	lr

00004694 <strlen>:
    4694:	2300      	movs	r3, #0
    4696:	5cc2      	ldrb	r2, [r0, r3]
    4698:	3301      	adds	r3, #1
    469a:	2a00      	cmp	r2, #0
    469c:	d1fb      	bne.n	4696 <strlen+0x2>
    469e:	1e58      	subs	r0, r3, #1
    46a0:	4770      	bx	lr

000046a2 <strncpy>:
    46a2:	b530      	push	{r4, r5, lr}
    46a4:	1c03      	adds	r3, r0, #0
    46a6:	2a00      	cmp	r2, #0
    46a8:	d007      	beq.n	46ba <strncpy+0x18>
    46aa:	780c      	ldrb	r4, [r1, #0]
    46ac:	3301      	adds	r3, #1
    46ae:	1e5d      	subs	r5, r3, #1
    46b0:	3a01      	subs	r2, #1
    46b2:	702c      	strb	r4, [r5, #0]
    46b4:	3101      	adds	r1, #1
    46b6:	2c00      	cmp	r4, #0
    46b8:	d1f5      	bne.n	46a6 <strncpy+0x4>
    46ba:	189a      	adds	r2, r3, r2
    46bc:	4293      	cmp	r3, r2
    46be:	d003      	beq.n	46c8 <strncpy+0x26>
    46c0:	2100      	movs	r1, #0
    46c2:	7019      	strb	r1, [r3, #0]
    46c4:	3301      	adds	r3, #1
    46c6:	e7f9      	b.n	46bc <strncpy+0x1a>
    46c8:	bd30      	pop	{r4, r5, pc}

000046ca <match>:
    46ca:	b530      	push	{r4, r5, lr}
    46cc:	6802      	ldr	r2, [r0, #0]
    46ce:	780c      	ldrb	r4, [r1, #0]
    46d0:	3201      	adds	r2, #1
    46d2:	2c00      	cmp	r4, #0
    46d4:	d00a      	beq.n	46ec <match+0x22>
    46d6:	7813      	ldrb	r3, [r2, #0]
    46d8:	1c1d      	adds	r5, r3, #0
    46da:	3d41      	subs	r5, #65	; 0x41
    46dc:	2d19      	cmp	r5, #25
    46de:	d800      	bhi.n	46e2 <match+0x18>
    46e0:	3320      	adds	r3, #32
    46e2:	3101      	adds	r1, #1
    46e4:	42a3      	cmp	r3, r4
    46e6:	d0f2      	beq.n	46ce <match+0x4>
    46e8:	2000      	movs	r0, #0
    46ea:	e001      	b.n	46f0 <match+0x26>
    46ec:	6002      	str	r2, [r0, #0]
    46ee:	2001      	movs	r0, #1
    46f0:	bd30      	pop	{r4, r5, pc}
	...

000046f4 <sulp>:
    46f4:	b570      	push	{r4, r5, r6, lr}
    46f6:	1c16      	adds	r6, r2, #0
    46f8:	1c0d      	adds	r5, r1, #0
    46fa:	f003 fccb 	bl	8094 <__ulp>
    46fe:	2e00      	cmp	r6, #0
    4700:	d00b      	beq.n	471a <sulp+0x26>
    4702:	006b      	lsls	r3, r5, #1
    4704:	0d5b      	lsrs	r3, r3, #21
    4706:	226b      	movs	r2, #107	; 0x6b
    4708:	1ad3      	subs	r3, r2, r3
    470a:	2b00      	cmp	r3, #0
    470c:	dd05      	ble.n	471a <sulp+0x26>
    470e:	4d03      	ldr	r5, [pc, #12]	; (471c <sulp+0x28>)
    4710:	051c      	lsls	r4, r3, #20
    4712:	1963      	adds	r3, r4, r5
    4714:	2200      	movs	r2, #0
    4716:	f005 fc99 	bl	a04c <__aeabi_dmul>
    471a:	bd70      	pop	{r4, r5, r6, pc}
    471c:	3ff00000 	.word	0x3ff00000

00004720 <_strtod_r>:
    4720:	b5f0      	push	{r4, r5, r6, r7, lr}
    4722:	4fbe      	ldr	r7, [pc, #760]	; (4a1c <_strtod_r+0x2fc>)
    4724:	4ebc      	ldr	r6, [pc, #752]	; (4a18 <_strtod_r+0x2f8>)
    4726:	b0a1      	sub	sp, #132	; 0x84
    4728:	2300      	movs	r3, #0
    472a:	9008      	str	r0, [sp, #32]
    472c:	910a      	str	r1, [sp, #40]	; 0x28
    472e:	9219      	str	r2, [sp, #100]	; 0x64
    4730:	931c      	str	r3, [sp, #112]	; 0x70
    4732:	911b      	str	r1, [sp, #108]	; 0x6c
    4734:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    4736:	7813      	ldrb	r3, [r2, #0]
    4738:	2b0d      	cmp	r3, #13
    473a:	d805      	bhi.n	4748 <_strtod_r+0x28>
    473c:	2b09      	cmp	r3, #9
    473e:	d215      	bcs.n	476c <_strtod_r+0x4c>
    4740:	2b00      	cmp	r3, #0
    4742:	d100      	bne.n	4746 <_strtod_r+0x26>
    4744:	e1c1      	b.n	4aca <_strtod_r+0x3aa>
    4746:	e014      	b.n	4772 <_strtod_r+0x52>
    4748:	2b2b      	cmp	r3, #43	; 0x2b
    474a:	d007      	beq.n	475c <_strtod_r+0x3c>
    474c:	2b2d      	cmp	r3, #45	; 0x2d
    474e:	d002      	beq.n	4756 <_strtod_r+0x36>
    4750:	2b20      	cmp	r3, #32
    4752:	d10e      	bne.n	4772 <_strtod_r+0x52>
    4754:	e00a      	b.n	476c <_strtod_r+0x4c>
    4756:	2401      	movs	r4, #1
    4758:	9416      	str	r4, [sp, #88]	; 0x58
    475a:	e001      	b.n	4760 <_strtod_r+0x40>
    475c:	2500      	movs	r5, #0
    475e:	9516      	str	r5, [sp, #88]	; 0x58
    4760:	1c53      	adds	r3, r2, #1
    4762:	931b      	str	r3, [sp, #108]	; 0x6c
    4764:	7853      	ldrb	r3, [r2, #1]
    4766:	2b00      	cmp	r3, #0
    4768:	d105      	bne.n	4776 <_strtod_r+0x56>
    476a:	e1ae      	b.n	4aca <_strtod_r+0x3aa>
    476c:	3201      	adds	r2, #1
    476e:	921b      	str	r2, [sp, #108]	; 0x6c
    4770:	e7e0      	b.n	4734 <_strtod_r+0x14>
    4772:	2400      	movs	r4, #0
    4774:	9416      	str	r4, [sp, #88]	; 0x58
    4776:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4778:	2400      	movs	r4, #0
    477a:	782b      	ldrb	r3, [r5, #0]
    477c:	940d      	str	r4, [sp, #52]	; 0x34
    477e:	2b30      	cmp	r3, #48	; 0x30
    4780:	d15a      	bne.n	4838 <_strtod_r+0x118>
    4782:	786b      	ldrb	r3, [r5, #1]
    4784:	2b58      	cmp	r3, #88	; 0x58
    4786:	d001      	beq.n	478c <_strtod_r+0x6c>
    4788:	2b78      	cmp	r3, #120	; 0x78
    478a:	d149      	bne.n	4820 <_strtod_r+0x100>
    478c:	9c16      	ldr	r4, [sp, #88]	; 0x58
    478e:	ab1c      	add	r3, sp, #112	; 0x70
    4790:	9300      	str	r3, [sp, #0]
    4792:	9401      	str	r4, [sp, #4]
    4794:	9808      	ldr	r0, [sp, #32]
    4796:	a91b      	add	r1, sp, #108	; 0x6c
    4798:	4aa1      	ldr	r2, [pc, #644]	; (4a20 <_strtod_r+0x300>)
    479a:	ab1d      	add	r3, sp, #116	; 0x74
    479c:	f002 fe59 	bl	7452 <__gethex>
    47a0:	2407      	movs	r4, #7
    47a2:	9007      	str	r0, [sp, #28]
    47a4:	4004      	ands	r4, r0
    47a6:	d101      	bne.n	47ac <_strtod_r+0x8c>
    47a8:	f000 fdb0 	bl	530c <_strtod_r+0xbec>
    47ac:	2c06      	cmp	r4, #6
    47ae:	d102      	bne.n	47b6 <_strtod_r+0x96>
    47b0:	3501      	adds	r5, #1
    47b2:	951b      	str	r5, [sp, #108]	; 0x6c
    47b4:	e18b      	b.n	4ace <_strtod_r+0x3ae>
    47b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    47b8:	2a00      	cmp	r2, #0
    47ba:	d007      	beq.n	47cc <_strtod_r+0xac>
    47bc:	a81e      	add	r0, sp, #120	; 0x78
    47be:	2135      	movs	r1, #53	; 0x35
    47c0:	f003 fd58 	bl	8274 <__copybits>
    47c4:	9808      	ldr	r0, [sp, #32]
    47c6:	991c      	ldr	r1, [sp, #112]	; 0x70
    47c8:	f003 f9c6 	bl	7b58 <_Bfree>
    47cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    47ce:	2c06      	cmp	r4, #6
    47d0:	d81c      	bhi.n	480c <_strtod_r+0xec>
    47d2:	1c20      	adds	r0, r4, #0
    47d4:	f003 ff46 	bl	8664 <__gnu_thumb1_case_uqi>
    47d8:	14070a04 	.word	0x14070a04
    47dc:	0a17      	.short	0x0a17
    47de:	04          	.byte	0x04
    47df:	00          	.byte	0x00
    47e0:	2700      	movs	r7, #0
    47e2:	1c3e      	adds	r6, r7, #0
    47e4:	e012      	b.n	480c <_strtod_r+0xec>
    47e6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    47e8:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    47ea:	e00f      	b.n	480c <_strtod_r+0xec>
    47ec:	488d      	ldr	r0, [pc, #564]	; (4a24 <_strtod_r+0x304>)
    47ee:	4a8e      	ldr	r2, [pc, #568]	; (4a28 <_strtod_r+0x308>)
    47f0:	181b      	adds	r3, r3, r0
    47f2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    47f4:	051b      	lsls	r3, r3, #20
    47f6:	400a      	ands	r2, r1
    47f8:	1c1f      	adds	r7, r3, #0
    47fa:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    47fc:	4317      	orrs	r7, r2
    47fe:	e005      	b.n	480c <_strtod_r+0xec>
    4800:	4f8a      	ldr	r7, [pc, #552]	; (4a2c <_strtod_r+0x30c>)
    4802:	2600      	movs	r6, #0
    4804:	e002      	b.n	480c <_strtod_r+0xec>
    4806:	2301      	movs	r3, #1
    4808:	4f89      	ldr	r7, [pc, #548]	; (4a30 <_strtod_r+0x310>)
    480a:	425e      	negs	r6, r3
    480c:	9c07      	ldr	r4, [sp, #28]
    480e:	0724      	lsls	r4, r4, #28
    4810:	d401      	bmi.n	4816 <_strtod_r+0xf6>
    4812:	f000 fd7b 	bl	530c <_strtod_r+0xbec>
    4816:	2380      	movs	r3, #128	; 0x80
    4818:	061b      	lsls	r3, r3, #24
    481a:	431f      	orrs	r7, r3
    481c:	f000 fd76 	bl	530c <_strtod_r+0xbec>
    4820:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4822:	1c5a      	adds	r2, r3, #1
    4824:	921b      	str	r2, [sp, #108]	; 0x6c
    4826:	785b      	ldrb	r3, [r3, #1]
    4828:	2b30      	cmp	r3, #48	; 0x30
    482a:	d0f9      	beq.n	4820 <_strtod_r+0x100>
    482c:	2b00      	cmp	r3, #0
    482e:	d101      	bne.n	4834 <_strtod_r+0x114>
    4830:	f000 fd6c 	bl	530c <_strtod_r+0xbec>
    4834:	2501      	movs	r5, #1
    4836:	950d      	str	r5, [sp, #52]	; 0x34
    4838:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    483a:	2500      	movs	r5, #0
    483c:	9410      	str	r4, [sp, #64]	; 0x40
    483e:	950b      	str	r5, [sp, #44]	; 0x2c
    4840:	950e      	str	r5, [sp, #56]	; 0x38
    4842:	9509      	str	r5, [sp, #36]	; 0x24
    4844:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    4846:	7825      	ldrb	r5, [r4, #0]
    4848:	1c2b      	adds	r3, r5, #0
    484a:	3b30      	subs	r3, #48	; 0x30
    484c:	b2da      	uxtb	r2, r3
    484e:	2a09      	cmp	r2, #9
    4850:	d812      	bhi.n	4878 <_strtod_r+0x158>
    4852:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4854:	220a      	movs	r2, #10
    4856:	2d08      	cmp	r5, #8
    4858:	dc04      	bgt.n	4864 <_strtod_r+0x144>
    485a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    485c:	436a      	muls	r2, r5
    485e:	189b      	adds	r3, r3, r2
    4860:	930e      	str	r3, [sp, #56]	; 0x38
    4862:	e003      	b.n	486c <_strtod_r+0x14c>
    4864:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4866:	436a      	muls	r2, r5
    4868:	189b      	adds	r3, r3, r2
    486a:	930b      	str	r3, [sp, #44]	; 0x2c
    486c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    486e:	3401      	adds	r4, #1
    4870:	3501      	adds	r5, #1
    4872:	9509      	str	r5, [sp, #36]	; 0x24
    4874:	941b      	str	r4, [sp, #108]	; 0x6c
    4876:	e7e5      	b.n	4844 <_strtod_r+0x124>
    4878:	9808      	ldr	r0, [sp, #32]
    487a:	f003 f8b3 	bl	79e4 <_localeconv_r>
    487e:	6800      	ldr	r0, [r0, #0]
    4880:	9007      	str	r0, [sp, #28]
    4882:	9808      	ldr	r0, [sp, #32]
    4884:	f003 f8ae 	bl	79e4 <_localeconv_r>
    4888:	6800      	ldr	r0, [r0, #0]
    488a:	f7ff ff03 	bl	4694 <strlen>
    488e:	9907      	ldr	r1, [sp, #28]
    4890:	1c02      	adds	r2, r0, #0
    4892:	1c20      	adds	r0, r4, #0
    4894:	f003 fe54 	bl	8540 <strncmp>
    4898:	1e04      	subs	r4, r0, #0
    489a:	d006      	beq.n	48aa <_strtod_r+0x18a>
    489c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    489e:	2000      	movs	r0, #0
    48a0:	1c2b      	adds	r3, r5, #0
    48a2:	9407      	str	r4, [sp, #28]
    48a4:	4684      	mov	ip, r0
    48a6:	900c      	str	r0, [sp, #48]	; 0x30
    48a8:	e063      	b.n	4972 <_strtod_r+0x252>
    48aa:	9808      	ldr	r0, [sp, #32]
    48ac:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    48ae:	f003 f899 	bl	79e4 <_localeconv_r>
    48b2:	6800      	ldr	r0, [r0, #0]
    48b4:	f7ff feee 	bl	4694 <strlen>
    48b8:	182d      	adds	r5, r5, r0
    48ba:	951b      	str	r5, [sp, #108]	; 0x6c
    48bc:	782b      	ldrb	r3, [r5, #0]
    48be:	9d09      	ldr	r5, [sp, #36]	; 0x24
    48c0:	1e28      	subs	r0, r5, #0
    48c2:	d148      	bne.n	4956 <_strtod_r+0x236>
    48c4:	2b30      	cmp	r3, #48	; 0x30
    48c6:	d105      	bne.n	48d4 <_strtod_r+0x1b4>
    48c8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    48ca:	3001      	adds	r0, #1
    48cc:	1c5a      	adds	r2, r3, #1
    48ce:	921b      	str	r2, [sp, #108]	; 0x6c
    48d0:	785b      	ldrb	r3, [r3, #1]
    48d2:	e7f7      	b.n	48c4 <_strtod_r+0x1a4>
    48d4:	1c1a      	adds	r2, r3, #0
    48d6:	3a31      	subs	r2, #49	; 0x31
    48d8:	2a08      	cmp	r2, #8
    48da:	d845      	bhi.n	4968 <_strtod_r+0x248>
    48dc:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    48de:	4684      	mov	ip, r0
    48e0:	2000      	movs	r0, #0
    48e2:	9410      	str	r4, [sp, #64]	; 0x40
    48e4:	9007      	str	r0, [sp, #28]
    48e6:	3b30      	subs	r3, #48	; 0x30
    48e8:	1c42      	adds	r2, r0, #1
    48ea:	2b00      	cmp	r3, #0
    48ec:	d02d      	beq.n	494a <_strtod_r+0x22a>
    48ee:	9907      	ldr	r1, [sp, #28]
    48f0:	4494      	add	ip, r2
    48f2:	9d07      	ldr	r5, [sp, #28]
    48f4:	3101      	adds	r1, #1
    48f6:	1b4c      	subs	r4, r1, r5
    48f8:	4294      	cmp	r4, r2
    48fa:	da0e      	bge.n	491a <_strtod_r+0x1fa>
    48fc:	1e4c      	subs	r4, r1, #1
    48fe:	2c08      	cmp	r4, #8
    4900:	dc04      	bgt.n	490c <_strtod_r+0x1ec>
    4902:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4904:	240a      	movs	r4, #10
    4906:	4365      	muls	r5, r4
    4908:	950e      	str	r5, [sp, #56]	; 0x38
    490a:	e7f2      	b.n	48f2 <_strtod_r+0x1d2>
    490c:	2910      	cmp	r1, #16
    490e:	dcf0      	bgt.n	48f2 <_strtod_r+0x1d2>
    4910:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4912:	240a      	movs	r4, #10
    4914:	4365      	muls	r5, r4
    4916:	950b      	str	r5, [sp, #44]	; 0x2c
    4918:	e7eb      	b.n	48f2 <_strtod_r+0x1d2>
    491a:	43c2      	mvns	r2, r0
    491c:	17d2      	asrs	r2, r2, #31
    491e:	4010      	ands	r0, r2
    4920:	1828      	adds	r0, r5, r0
    4922:	1c44      	adds	r4, r0, #1
    4924:	9407      	str	r4, [sp, #28]
    4926:	2808      	cmp	r0, #8
    4928:	dc06      	bgt.n	4938 <_strtod_r+0x218>
    492a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    492c:	220a      	movs	r2, #10
    492e:	436a      	muls	r2, r5
    4930:	18d2      	adds	r2, r2, r3
    4932:	920e      	str	r2, [sp, #56]	; 0x38
    4934:	2200      	movs	r2, #0
    4936:	e008      	b.n	494a <_strtod_r+0x22a>
    4938:	9c07      	ldr	r4, [sp, #28]
    493a:	2200      	movs	r2, #0
    493c:	2c10      	cmp	r4, #16
    493e:	dc04      	bgt.n	494a <_strtod_r+0x22a>
    4940:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4942:	210a      	movs	r1, #10
    4944:	4369      	muls	r1, r5
    4946:	18c9      	adds	r1, r1, r3
    4948:	910b      	str	r1, [sp, #44]	; 0x2c
    494a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    494c:	1c10      	adds	r0, r2, #0
    494e:	1c59      	adds	r1, r3, #1
    4950:	911b      	str	r1, [sp, #108]	; 0x6c
    4952:	785b      	ldrb	r3, [r3, #1]
    4954:	e003      	b.n	495e <_strtod_r+0x23e>
    4956:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4958:	1c20      	adds	r0, r4, #0
    495a:	9507      	str	r5, [sp, #28]
    495c:	46a4      	mov	ip, r4
    495e:	1c1a      	adds	r2, r3, #0
    4960:	3a30      	subs	r2, #48	; 0x30
    4962:	2a09      	cmp	r2, #9
    4964:	d9bf      	bls.n	48e6 <_strtod_r+0x1c6>
    4966:	e002      	b.n	496e <_strtod_r+0x24e>
    4968:	2400      	movs	r4, #0
    496a:	9407      	str	r4, [sp, #28]
    496c:	46a4      	mov	ip, r4
    496e:	2101      	movs	r1, #1
    4970:	910c      	str	r1, [sp, #48]	; 0x30
    4972:	2220      	movs	r2, #32
    4974:	1c19      	adds	r1, r3, #0
    4976:	4391      	bics	r1, r2
    4978:	2200      	movs	r2, #0
    497a:	2945      	cmp	r1, #69	; 0x45
    497c:	d15f      	bne.n	4a3e <_strtod_r+0x31e>
    497e:	9b07      	ldr	r3, [sp, #28]
    4980:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4982:	4303      	orrs	r3, r0
    4984:	4323      	orrs	r3, r4
    4986:	4293      	cmp	r3, r2
    4988:	d100      	bne.n	498c <_strtod_r+0x26c>
    498a:	e09e      	b.n	4aca <_strtod_r+0x3aa>
    498c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    498e:	1c2b      	adds	r3, r5, #0
    4990:	3301      	adds	r3, #1
    4992:	931b      	str	r3, [sp, #108]	; 0x6c
    4994:	786b      	ldrb	r3, [r5, #1]
    4996:	950a      	str	r5, [sp, #40]	; 0x28
    4998:	2b2b      	cmp	r3, #43	; 0x2b
    499a:	d003      	beq.n	49a4 <_strtod_r+0x284>
    499c:	2b2d      	cmp	r3, #45	; 0x2d
    499e:	d003      	beq.n	49a8 <_strtod_r+0x288>
    49a0:	9211      	str	r2, [sp, #68]	; 0x44
    49a2:	e008      	b.n	49b6 <_strtod_r+0x296>
    49a4:	9211      	str	r2, [sp, #68]	; 0x44
    49a6:	e001      	b.n	49ac <_strtod_r+0x28c>
    49a8:	2101      	movs	r1, #1
    49aa:	9111      	str	r1, [sp, #68]	; 0x44
    49ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    49ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    49b0:	3302      	adds	r3, #2
    49b2:	931b      	str	r3, [sp, #108]	; 0x6c
    49b4:	78a3      	ldrb	r3, [r4, #2]
    49b6:	1c1a      	adds	r2, r3, #0
    49b8:	3a30      	subs	r2, #48	; 0x30
    49ba:	2a09      	cmp	r2, #9
    49bc:	d83c      	bhi.n	4a38 <_strtod_r+0x318>
    49be:	2b30      	cmp	r3, #48	; 0x30
    49c0:	d104      	bne.n	49cc <_strtod_r+0x2ac>
    49c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    49c4:	1c5a      	adds	r2, r3, #1
    49c6:	921b      	str	r2, [sp, #108]	; 0x6c
    49c8:	785b      	ldrb	r3, [r3, #1]
    49ca:	e7f8      	b.n	49be <_strtod_r+0x29e>
    49cc:	1c1c      	adds	r4, r3, #0
    49ce:	3c31      	subs	r4, #49	; 0x31
    49d0:	2200      	movs	r2, #0
    49d2:	2c08      	cmp	r4, #8
    49d4:	d833      	bhi.n	4a3e <_strtod_r+0x31e>
    49d6:	1c1d      	adds	r5, r3, #0
    49d8:	991b      	ldr	r1, [sp, #108]	; 0x6c
    49da:	3d30      	subs	r5, #48	; 0x30
    49dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    49de:	1c5a      	adds	r2, r3, #1
    49e0:	921b      	str	r2, [sp, #108]	; 0x6c
    49e2:	785b      	ldrb	r3, [r3, #1]
    49e4:	1c1c      	adds	r4, r3, #0
    49e6:	3c30      	subs	r4, #48	; 0x30
    49e8:	2c09      	cmp	r4, #9
    49ea:	d804      	bhi.n	49f6 <_strtod_r+0x2d6>
    49ec:	220a      	movs	r2, #10
    49ee:	4355      	muls	r5, r2
    49f0:	18ed      	adds	r5, r5, r3
    49f2:	3d30      	subs	r5, #48	; 0x30
    49f4:	e7f2      	b.n	49dc <_strtod_r+0x2bc>
    49f6:	1a52      	subs	r2, r2, r1
    49f8:	920f      	str	r2, [sp, #60]	; 0x3c
    49fa:	4c0e      	ldr	r4, [pc, #56]	; (4a34 <_strtod_r+0x314>)
    49fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    49fe:	1c22      	adds	r2, r4, #0
    4a00:	2908      	cmp	r1, #8
    4a02:	dc03      	bgt.n	4a0c <_strtod_r+0x2ec>
    4a04:	1e2a      	subs	r2, r5, #0
    4a06:	42a2      	cmp	r2, r4
    4a08:	dd00      	ble.n	4a0c <_strtod_r+0x2ec>
    4a0a:	1c22      	adds	r2, r4, #0
    4a0c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4a0e:	2c00      	cmp	r4, #0
    4a10:	d015      	beq.n	4a3e <_strtod_r+0x31e>
    4a12:	4252      	negs	r2, r2
    4a14:	e013      	b.n	4a3e <_strtod_r+0x31e>
    4a16:	46c0      	nop			; (mov r8, r8)
	...
    4a20:	0000b380 	.word	0x0000b380
    4a24:	00000433 	.word	0x00000433
    4a28:	ffefffff 	.word	0xffefffff
    4a2c:	7ff00000 	.word	0x7ff00000
    4a30:	7fffffff 	.word	0x7fffffff
    4a34:	00004e1f 	.word	0x00004e1f
    4a38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a3a:	2200      	movs	r2, #0
    4a3c:	951b      	str	r5, [sp, #108]	; 0x6c
    4a3e:	9c07      	ldr	r4, [sp, #28]
    4a40:	2c00      	cmp	r4, #0
    4a42:	d148      	bne.n	4ad6 <_strtod_r+0x3b6>
    4a44:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4a46:	4328      	orrs	r0, r5
    4a48:	d001      	beq.n	4a4e <_strtod_r+0x32e>
    4a4a:	f000 fc5f 	bl	530c <_strtod_r+0xbec>
    4a4e:	980c      	ldr	r0, [sp, #48]	; 0x30
    4a50:	2800      	cmp	r0, #0
    4a52:	d13a      	bne.n	4aca <_strtod_r+0x3aa>
    4a54:	2b4e      	cmp	r3, #78	; 0x4e
    4a56:	d01c      	beq.n	4a92 <_strtod_r+0x372>
    4a58:	dc02      	bgt.n	4a60 <_strtod_r+0x340>
    4a5a:	2b49      	cmp	r3, #73	; 0x49
    4a5c:	d005      	beq.n	4a6a <_strtod_r+0x34a>
    4a5e:	e034      	b.n	4aca <_strtod_r+0x3aa>
    4a60:	2b69      	cmp	r3, #105	; 0x69
    4a62:	d002      	beq.n	4a6a <_strtod_r+0x34a>
    4a64:	2b6e      	cmp	r3, #110	; 0x6e
    4a66:	d014      	beq.n	4a92 <_strtod_r+0x372>
    4a68:	e02f      	b.n	4aca <_strtod_r+0x3aa>
    4a6a:	a81b      	add	r0, sp, #108	; 0x6c
    4a6c:	49a8      	ldr	r1, [pc, #672]	; (4d10 <_strtod_r+0x5f0>)
    4a6e:	f7ff fe2c 	bl	46ca <match>
    4a72:	2800      	cmp	r0, #0
    4a74:	d029      	beq.n	4aca <_strtod_r+0x3aa>
    4a76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4a78:	a81b      	add	r0, sp, #108	; 0x6c
    4a7a:	3b01      	subs	r3, #1
    4a7c:	49a5      	ldr	r1, [pc, #660]	; (4d14 <_strtod_r+0x5f4>)
    4a7e:	931b      	str	r3, [sp, #108]	; 0x6c
    4a80:	f7ff fe23 	bl	46ca <match>
    4a84:	2800      	cmp	r0, #0
    4a86:	d102      	bne.n	4a8e <_strtod_r+0x36e>
    4a88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4a8a:	3301      	adds	r3, #1
    4a8c:	931b      	str	r3, [sp, #108]	; 0x6c
    4a8e:	4fa2      	ldr	r7, [pc, #648]	; (4d18 <_strtod_r+0x5f8>)
    4a90:	e018      	b.n	4ac4 <_strtod_r+0x3a4>
    4a92:	a81b      	add	r0, sp, #108	; 0x6c
    4a94:	49a1      	ldr	r1, [pc, #644]	; (4d1c <_strtod_r+0x5fc>)
    4a96:	f7ff fe18 	bl	46ca <match>
    4a9a:	2800      	cmp	r0, #0
    4a9c:	d015      	beq.n	4aca <_strtod_r+0x3aa>
    4a9e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4aa0:	780b      	ldrb	r3, [r1, #0]
    4aa2:	2b28      	cmp	r3, #40	; 0x28
    4aa4:	d10d      	bne.n	4ac2 <_strtod_r+0x3a2>
    4aa6:	a81b      	add	r0, sp, #108	; 0x6c
    4aa8:	499d      	ldr	r1, [pc, #628]	; (4d20 <_strtod_r+0x600>)
    4aaa:	aa1e      	add	r2, sp, #120	; 0x78
    4aac:	f002 ff01 	bl	78b2 <__hexnan>
    4ab0:	2805      	cmp	r0, #5
    4ab2:	d106      	bne.n	4ac2 <_strtod_r+0x3a2>
    4ab4:	4a98      	ldr	r2, [pc, #608]	; (4d18 <_strtod_r+0x5f8>)
    4ab6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    4ab8:	1c17      	adds	r7, r2, #0
    4aba:	431f      	orrs	r7, r3
    4abc:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4abe:	f000 fc25 	bl	530c <_strtod_r+0xbec>
    4ac2:	4f98      	ldr	r7, [pc, #608]	; (4d24 <_strtod_r+0x604>)
    4ac4:	2600      	movs	r6, #0
    4ac6:	f000 fc21 	bl	530c <_strtod_r+0xbec>
    4aca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4acc:	941b      	str	r4, [sp, #108]	; 0x6c
    4ace:	2500      	movs	r5, #0
    4ad0:	9516      	str	r5, [sp, #88]	; 0x58
    4ad2:	f000 fc1b 	bl	530c <_strtod_r+0xbec>
    4ad6:	4664      	mov	r4, ip
    4ad8:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4ada:	1b14      	subs	r4, r2, r4
    4adc:	940a      	str	r4, [sp, #40]	; 0x28
    4ade:	2d00      	cmp	r5, #0
    4ae0:	d101      	bne.n	4ae6 <_strtod_r+0x3c6>
    4ae2:	9c07      	ldr	r4, [sp, #28]
    4ae4:	9409      	str	r4, [sp, #36]	; 0x24
    4ae6:	9c07      	ldr	r4, [sp, #28]
    4ae8:	2c10      	cmp	r4, #16
    4aea:	dd00      	ble.n	4aee <_strtod_r+0x3ce>
    4aec:	2410      	movs	r4, #16
    4aee:	980e      	ldr	r0, [sp, #56]	; 0x38
    4af0:	f006 f8e2 	bl	acb8 <__aeabi_ui2d>
    4af4:	1c06      	adds	r6, r0, #0
    4af6:	1c0f      	adds	r7, r1, #0
    4af8:	2c09      	cmp	r4, #9
    4afa:	dd15      	ble.n	4b28 <_strtod_r+0x408>
    4afc:	1c23      	adds	r3, r4, #0
    4afe:	4a8a      	ldr	r2, [pc, #552]	; (4d28 <_strtod_r+0x608>)
    4b00:	3b09      	subs	r3, #9
    4b02:	00db      	lsls	r3, r3, #3
    4b04:	18d3      	adds	r3, r2, r3
    4b06:	681a      	ldr	r2, [r3, #0]
    4b08:	685b      	ldr	r3, [r3, #4]
    4b0a:	f005 fa9f 	bl	a04c <__aeabi_dmul>
    4b0e:	1c06      	adds	r6, r0, #0
    4b10:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4b12:	1c0f      	adds	r7, r1, #0
    4b14:	f006 f8d0 	bl	acb8 <__aeabi_ui2d>
    4b18:	1c02      	adds	r2, r0, #0
    4b1a:	1c0b      	adds	r3, r1, #0
    4b1c:	1c30      	adds	r0, r6, #0
    4b1e:	1c39      	adds	r1, r7, #0
    4b20:	f004 fb08 	bl	9134 <__aeabi_dadd>
    4b24:	1c06      	adds	r6, r0, #0
    4b26:	1c0f      	adds	r7, r1, #0
    4b28:	9d07      	ldr	r5, [sp, #28]
    4b2a:	2d0f      	cmp	r5, #15
    4b2c:	dc3a      	bgt.n	4ba4 <_strtod_r+0x484>
    4b2e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b30:	2d00      	cmp	r5, #0
    4b32:	d101      	bne.n	4b38 <_strtod_r+0x418>
    4b34:	f000 fbea 	bl	530c <_strtod_r+0xbec>
    4b38:	dd26      	ble.n	4b88 <_strtod_r+0x468>
    4b3a:	2d16      	cmp	r5, #22
    4b3c:	dc07      	bgt.n	4b4e <_strtod_r+0x42e>
    4b3e:	4b7a      	ldr	r3, [pc, #488]	; (4d28 <_strtod_r+0x608>)
    4b40:	00ea      	lsls	r2, r5, #3
    4b42:	189a      	adds	r2, r3, r2
    4b44:	6810      	ldr	r0, [r2, #0]
    4b46:	6851      	ldr	r1, [r2, #4]
    4b48:	1c3b      	adds	r3, r7, #0
    4b4a:	1c32      	adds	r2, r6, #0
    4b4c:	e017      	b.n	4b7e <_strtod_r+0x45e>
    4b4e:	9d07      	ldr	r5, [sp, #28]
    4b50:	2325      	movs	r3, #37	; 0x25
    4b52:	1b5b      	subs	r3, r3, r5
    4b54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b56:	429d      	cmp	r5, r3
    4b58:	dc24      	bgt.n	4ba4 <_strtod_r+0x484>
    4b5a:	9c07      	ldr	r4, [sp, #28]
    4b5c:	220f      	movs	r2, #15
    4b5e:	1b15      	subs	r5, r2, r4
    4b60:	4c71      	ldr	r4, [pc, #452]	; (4d28 <_strtod_r+0x608>)
    4b62:	00eb      	lsls	r3, r5, #3
    4b64:	18e3      	adds	r3, r4, r3
    4b66:	6818      	ldr	r0, [r3, #0]
    4b68:	6859      	ldr	r1, [r3, #4]
    4b6a:	1c32      	adds	r2, r6, #0
    4b6c:	1c3b      	adds	r3, r7, #0
    4b6e:	f005 fa6d 	bl	a04c <__aeabi_dmul>
    4b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4b74:	1b57      	subs	r7, r2, r5
    4b76:	00ff      	lsls	r7, r7, #3
    4b78:	19e4      	adds	r4, r4, r7
    4b7a:	6822      	ldr	r2, [r4, #0]
    4b7c:	6863      	ldr	r3, [r4, #4]
    4b7e:	f005 fa65 	bl	a04c <__aeabi_dmul>
    4b82:	1c06      	adds	r6, r0, #0
    4b84:	1c0f      	adds	r7, r1, #0
    4b86:	e3c1      	b.n	530c <_strtod_r+0xbec>
    4b88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b8a:	3516      	adds	r5, #22
    4b8c:	db0a      	blt.n	4ba4 <_strtod_r+0x484>
    4b8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4b90:	4b65      	ldr	r3, [pc, #404]	; (4d28 <_strtod_r+0x608>)
    4b92:	00e2      	lsls	r2, r4, #3
    4b94:	1a9a      	subs	r2, r3, r2
    4b96:	1c30      	adds	r0, r6, #0
    4b98:	1c39      	adds	r1, r7, #0
    4b9a:	6853      	ldr	r3, [r2, #4]
    4b9c:	6812      	ldr	r2, [r2, #0]
    4b9e:	f004 fdeb 	bl	9778 <__aeabi_ddiv>
    4ba2:	e7ee      	b.n	4b82 <_strtod_r+0x462>
    4ba4:	9d07      	ldr	r5, [sp, #28]
    4ba6:	1b2c      	subs	r4, r5, r4
    4ba8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4baa:	192c      	adds	r4, r5, r4
    4bac:	2c00      	cmp	r4, #0
    4bae:	dd56      	ble.n	4c5e <_strtod_r+0x53e>
    4bb0:	230f      	movs	r3, #15
    4bb2:	4023      	ands	r3, r4
    4bb4:	d00a      	beq.n	4bcc <_strtod_r+0x4ac>
    4bb6:	4a5c      	ldr	r2, [pc, #368]	; (4d28 <_strtod_r+0x608>)
    4bb8:	00db      	lsls	r3, r3, #3
    4bba:	18d3      	adds	r3, r2, r3
    4bbc:	6818      	ldr	r0, [r3, #0]
    4bbe:	6859      	ldr	r1, [r3, #4]
    4bc0:	1c32      	adds	r2, r6, #0
    4bc2:	1c3b      	adds	r3, r7, #0
    4bc4:	f005 fa42 	bl	a04c <__aeabi_dmul>
    4bc8:	1c06      	adds	r6, r0, #0
    4bca:	1c0f      	adds	r7, r1, #0
    4bcc:	230f      	movs	r3, #15
    4bce:	439c      	bics	r4, r3
    4bd0:	d100      	bne.n	4bd4 <_strtod_r+0x4b4>
    4bd2:	e0b7      	b.n	4d44 <_strtod_r+0x624>
    4bd4:	239a      	movs	r3, #154	; 0x9a
    4bd6:	005b      	lsls	r3, r3, #1
    4bd8:	429c      	cmp	r4, r3
    4bda:	dd0e      	ble.n	4bfa <_strtod_r+0x4da>
    4bdc:	2400      	movs	r4, #0
    4bde:	9407      	str	r4, [sp, #28]
    4be0:	9409      	str	r4, [sp, #36]	; 0x24
    4be2:	9410      	str	r4, [sp, #64]	; 0x40
    4be4:	940e      	str	r4, [sp, #56]	; 0x38
    4be6:	9d08      	ldr	r5, [sp, #32]
    4be8:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4bea:	2322      	movs	r3, #34	; 0x22
    4bec:	2600      	movs	r6, #0
    4bee:	602b      	str	r3, [r5, #0]
    4bf0:	4f49      	ldr	r7, [pc, #292]	; (4d18 <_strtod_r+0x5f8>)
    4bf2:	42b4      	cmp	r4, r6
    4bf4:	d000      	beq.n	4bf8 <_strtod_r+0x4d8>
    4bf6:	e375      	b.n	52e4 <_strtod_r+0xbc4>
    4bf8:	e388      	b.n	530c <_strtod_r+0xbec>
    4bfa:	1124      	asrs	r4, r4, #4
    4bfc:	1c30      	adds	r0, r6, #0
    4bfe:	1c39      	adds	r1, r7, #0
    4c00:	2500      	movs	r5, #0
    4c02:	2c01      	cmp	r4, #1
    4c04:	dd0b      	ble.n	4c1e <_strtod_r+0x4fe>
    4c06:	07e2      	lsls	r2, r4, #31
    4c08:	d506      	bpl.n	4c18 <_strtod_r+0x4f8>
    4c0a:	4b48      	ldr	r3, [pc, #288]	; (4d2c <_strtod_r+0x60c>)
    4c0c:	00ea      	lsls	r2, r5, #3
    4c0e:	18d3      	adds	r3, r2, r3
    4c10:	681a      	ldr	r2, [r3, #0]
    4c12:	685b      	ldr	r3, [r3, #4]
    4c14:	f005 fa1a 	bl	a04c <__aeabi_dmul>
    4c18:	3501      	adds	r5, #1
    4c1a:	1064      	asrs	r4, r4, #1
    4c1c:	e7f1      	b.n	4c02 <_strtod_r+0x4e2>
    4c1e:	4b44      	ldr	r3, [pc, #272]	; (4d30 <_strtod_r+0x610>)
    4c20:	00ed      	lsls	r5, r5, #3
    4c22:	18cf      	adds	r7, r1, r3
    4c24:	4b41      	ldr	r3, [pc, #260]	; (4d2c <_strtod_r+0x60c>)
    4c26:	1c06      	adds	r6, r0, #0
    4c28:	195d      	adds	r5, r3, r5
    4c2a:	1c32      	adds	r2, r6, #0
    4c2c:	1c3b      	adds	r3, r7, #0
    4c2e:	6828      	ldr	r0, [r5, #0]
    4c30:	6869      	ldr	r1, [r5, #4]
    4c32:	f005 fa0b 	bl	a04c <__aeabi_dmul>
    4c36:	4b38      	ldr	r3, [pc, #224]	; (4d18 <_strtod_r+0x5f8>)
    4c38:	1c0f      	adds	r7, r1, #0
    4c3a:	400b      	ands	r3, r1
    4c3c:	493d      	ldr	r1, [pc, #244]	; (4d34 <_strtod_r+0x614>)
    4c3e:	1c06      	adds	r6, r0, #0
    4c40:	428b      	cmp	r3, r1
    4c42:	d8cb      	bhi.n	4bdc <_strtod_r+0x4bc>
    4c44:	493c      	ldr	r1, [pc, #240]	; (4d38 <_strtod_r+0x618>)
    4c46:	428b      	cmp	r3, r1
    4c48:	d903      	bls.n	4c52 <_strtod_r+0x532>
    4c4a:	2301      	movs	r3, #1
    4c4c:	4f3b      	ldr	r7, [pc, #236]	; (4d3c <_strtod_r+0x61c>)
    4c4e:	425e      	negs	r6, r3
    4c50:	e002      	b.n	4c58 <_strtod_r+0x538>
    4c52:	25d4      	movs	r5, #212	; 0xd4
    4c54:	04ad      	lsls	r5, r5, #18
    4c56:	197f      	adds	r7, r7, r5
    4c58:	2400      	movs	r4, #0
    4c5a:	940b      	str	r4, [sp, #44]	; 0x2c
    4c5c:	e074      	b.n	4d48 <_strtod_r+0x628>
    4c5e:	2c00      	cmp	r4, #0
    4c60:	d070      	beq.n	4d44 <_strtod_r+0x624>
    4c62:	4264      	negs	r4, r4
    4c64:	230f      	movs	r3, #15
    4c66:	4023      	ands	r3, r4
    4c68:	d00a      	beq.n	4c80 <_strtod_r+0x560>
    4c6a:	4a2f      	ldr	r2, [pc, #188]	; (4d28 <_strtod_r+0x608>)
    4c6c:	00db      	lsls	r3, r3, #3
    4c6e:	18d3      	adds	r3, r2, r3
    4c70:	1c30      	adds	r0, r6, #0
    4c72:	1c39      	adds	r1, r7, #0
    4c74:	681a      	ldr	r2, [r3, #0]
    4c76:	685b      	ldr	r3, [r3, #4]
    4c78:	f004 fd7e 	bl	9778 <__aeabi_ddiv>
    4c7c:	1c06      	adds	r6, r0, #0
    4c7e:	1c0f      	adds	r7, r1, #0
    4c80:	1124      	asrs	r4, r4, #4
    4c82:	d05f      	beq.n	4d44 <_strtod_r+0x624>
    4c84:	2c1f      	cmp	r4, #31
    4c86:	dd05      	ble.n	4c94 <_strtod_r+0x574>
    4c88:	2500      	movs	r5, #0
    4c8a:	9507      	str	r5, [sp, #28]
    4c8c:	9509      	str	r5, [sp, #36]	; 0x24
    4c8e:	9510      	str	r5, [sp, #64]	; 0x40
    4c90:	950e      	str	r5, [sp, #56]	; 0x38
    4c92:	e121      	b.n	4ed8 <_strtod_r+0x7b8>
    4c94:	06e3      	lsls	r3, r4, #27
    4c96:	256a      	movs	r5, #106	; 0x6a
    4c98:	17db      	asrs	r3, r3, #31
    4c9a:	401d      	ands	r5, r3
    4c9c:	950b      	str	r5, [sp, #44]	; 0x2c
    4c9e:	4d28      	ldr	r5, [pc, #160]	; (4d40 <_strtod_r+0x620>)
    4ca0:	1c30      	adds	r0, r6, #0
    4ca2:	1c39      	adds	r1, r7, #0
    4ca4:	2c00      	cmp	r4, #0
    4ca6:	dd08      	ble.n	4cba <_strtod_r+0x59a>
    4ca8:	07e2      	lsls	r2, r4, #31
    4caa:	d503      	bpl.n	4cb4 <_strtod_r+0x594>
    4cac:	682a      	ldr	r2, [r5, #0]
    4cae:	686b      	ldr	r3, [r5, #4]
    4cb0:	f005 f9cc 	bl	a04c <__aeabi_dmul>
    4cb4:	1064      	asrs	r4, r4, #1
    4cb6:	3508      	adds	r5, #8
    4cb8:	e7f4      	b.n	4ca4 <_strtod_r+0x584>
    4cba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4cbc:	1c06      	adds	r6, r0, #0
    4cbe:	1c0f      	adds	r7, r1, #0
    4cc0:	2c00      	cmp	r4, #0
    4cc2:	d017      	beq.n	4cf4 <_strtod_r+0x5d4>
    4cc4:	004b      	lsls	r3, r1, #1
    4cc6:	0d5b      	lsrs	r3, r3, #21
    4cc8:	216b      	movs	r1, #107	; 0x6b
    4cca:	1acb      	subs	r3, r1, r3
    4ccc:	2b00      	cmp	r3, #0
    4cce:	dd11      	ble.n	4cf4 <_strtod_r+0x5d4>
    4cd0:	2b1f      	cmp	r3, #31
    4cd2:	dd0b      	ble.n	4cec <_strtod_r+0x5cc>
    4cd4:	2600      	movs	r6, #0
    4cd6:	2b34      	cmp	r3, #52	; 0x34
    4cd8:	dd02      	ble.n	4ce0 <_strtod_r+0x5c0>
    4cda:	23dc      	movs	r3, #220	; 0xdc
    4cdc:	049f      	lsls	r7, r3, #18
    4cde:	e009      	b.n	4cf4 <_strtod_r+0x5d4>
    4ce0:	2101      	movs	r1, #1
    4ce2:	3b20      	subs	r3, #32
    4ce4:	4249      	negs	r1, r1
    4ce6:	4099      	lsls	r1, r3
    4ce8:	400f      	ands	r7, r1
    4cea:	e003      	b.n	4cf4 <_strtod_r+0x5d4>
    4cec:	2201      	movs	r2, #1
    4cee:	4252      	negs	r2, r2
    4cf0:	409a      	lsls	r2, r3
    4cf2:	4016      	ands	r6, r2
    4cf4:	1c30      	adds	r0, r6, #0
    4cf6:	1c39      	adds	r1, r7, #0
    4cf8:	4b04      	ldr	r3, [pc, #16]	; (4d0c <_strtod_r+0x5ec>)
    4cfa:	4a03      	ldr	r2, [pc, #12]	; (4d08 <_strtod_r+0x5e8>)
    4cfc:	f003 fd7c 	bl	87f8 <__aeabi_dcmpeq>
    4d00:	2800      	cmp	r0, #0
    4d02:	d1c1      	bne.n	4c88 <_strtod_r+0x568>
    4d04:	e020      	b.n	4d48 <_strtod_r+0x628>
    4d06:	46c0      	nop			; (mov r8, r8)
	...
    4d10:	0000b3be 	.word	0x0000b3be
    4d14:	0000b4f1 	.word	0x0000b4f1
    4d18:	7ff00000 	.word	0x7ff00000
    4d1c:	0000b3c6 	.word	0x0000b3c6
    4d20:	0000b394 	.word	0x0000b394
    4d24:	fff80000 	.word	0xfff80000
    4d28:	0000b568 	.word	0x0000b568
    4d2c:	0000b630 	.word	0x0000b630
    4d30:	fcb00000 	.word	0xfcb00000
    4d34:	7ca00000 	.word	0x7ca00000
    4d38:	7c900000 	.word	0x7c900000
    4d3c:	7fefffff 	.word	0x7fefffff
    4d40:	0000b358 	.word	0x0000b358
    4d44:	2500      	movs	r5, #0
    4d46:	950b      	str	r5, [sp, #44]	; 0x2c
    4d48:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4d4a:	9808      	ldr	r0, [sp, #32]
    4d4c:	9400      	str	r4, [sp, #0]
    4d4e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4d52:	9b07      	ldr	r3, [sp, #28]
    4d54:	f002 ff57 	bl	7c06 <__s2b>
    4d58:	9010      	str	r0, [sp, #64]	; 0x40
    4d5a:	2800      	cmp	r0, #0
    4d5c:	d100      	bne.n	4d60 <_strtod_r+0x640>
    4d5e:	e73d      	b.n	4bdc <_strtod_r+0x4bc>
    4d60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4d62:	2400      	movs	r4, #0
    4d64:	426b      	negs	r3, r5
    4d66:	17ea      	asrs	r2, r5, #31
    4d68:	4013      	ands	r3, r2
    4d6a:	9317      	str	r3, [sp, #92]	; 0x5c
    4d6c:	9407      	str	r4, [sp, #28]
    4d6e:	9409      	str	r4, [sp, #36]	; 0x24
    4d70:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4d72:	9808      	ldr	r0, [sp, #32]
    4d74:	686d      	ldr	r5, [r5, #4]
    4d76:	1c29      	adds	r1, r5, #0
    4d78:	9506      	str	r5, [sp, #24]
    4d7a:	f002 feb5 	bl	7ae8 <_Balloc>
    4d7e:	900e      	str	r0, [sp, #56]	; 0x38
    4d80:	2800      	cmp	r0, #0
    4d82:	d100      	bne.n	4d86 <_strtod_r+0x666>
    4d84:	e72f      	b.n	4be6 <_strtod_r+0x4c6>
    4d86:	9810      	ldr	r0, [sp, #64]	; 0x40
    4d88:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d8a:	6900      	ldr	r0, [r0, #16]
    4d8c:	310c      	adds	r1, #12
    4d8e:	1c02      	adds	r2, r0, #0
    4d90:	980e      	ldr	r0, [sp, #56]	; 0x38
    4d92:	3202      	adds	r2, #2
    4d94:	0092      	lsls	r2, r2, #2
    4d96:	300c      	adds	r0, #12
    4d98:	f7ff fb80 	bl	449c <memcpy>
    4d9c:	ab1d      	add	r3, sp, #116	; 0x74
    4d9e:	9300      	str	r3, [sp, #0]
    4da0:	ab1e      	add	r3, sp, #120	; 0x78
    4da2:	9301      	str	r3, [sp, #4]
    4da4:	9808      	ldr	r0, [sp, #32]
    4da6:	1c32      	adds	r2, r6, #0
    4da8:	1c3b      	adds	r3, r7, #0
    4daa:	9612      	str	r6, [sp, #72]	; 0x48
    4dac:	9713      	str	r7, [sp, #76]	; 0x4c
    4dae:	f003 f9e5 	bl	817c <__d2b>
    4db2:	901c      	str	r0, [sp, #112]	; 0x70
    4db4:	2800      	cmp	r0, #0
    4db6:	d100      	bne.n	4dba <_strtod_r+0x69a>
    4db8:	e715      	b.n	4be6 <_strtod_r+0x4c6>
    4dba:	9808      	ldr	r0, [sp, #32]
    4dbc:	2101      	movs	r1, #1
    4dbe:	f002 ffab 	bl	7d18 <__i2b>
    4dc2:	9009      	str	r0, [sp, #36]	; 0x24
    4dc4:	2800      	cmp	r0, #0
    4dc6:	d100      	bne.n	4dca <_strtod_r+0x6aa>
    4dc8:	e70d      	b.n	4be6 <_strtod_r+0x4c6>
    4dca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4dcc:	2400      	movs	r4, #0
    4dce:	940d      	str	r4, [sp, #52]	; 0x34
    4dd0:	42ac      	cmp	r4, r5
    4dd2:	da00      	bge.n	4dd6 <_strtod_r+0x6b6>
    4dd4:	950d      	str	r5, [sp, #52]	; 0x34
    4dd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4dd8:	2b00      	cmp	r3, #0
    4dda:	da00      	bge.n	4dde <_strtod_r+0x6be>
    4ddc:	e086      	b.n	4eec <_strtod_r+0x7cc>
    4dde:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4de0:	990d      	ldr	r1, [sp, #52]	; 0x34
    4de2:	18ec      	adds	r4, r5, r3
    4de4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4de6:	981e      	ldr	r0, [sp, #120]	; 0x78
    4de8:	1b5b      	subs	r3, r3, r5
    4dea:	2536      	movs	r5, #54	; 0x36
    4dec:	181a      	adds	r2, r3, r0
    4dee:	1a2d      	subs	r5, r5, r0
    4df0:	48c7      	ldr	r0, [pc, #796]	; (5110 <_strtod_r+0x9f0>)
    4df2:	2301      	movs	r3, #1
    4df4:	4282      	cmp	r2, r0
    4df6:	db00      	blt.n	4dfa <_strtod_r+0x6da>
    4df8:	e082      	b.n	4f00 <_strtod_r+0x7e0>
    4dfa:	1a80      	subs	r0, r0, r2
    4dfc:	1a2d      	subs	r5, r5, r0
    4dfe:	281f      	cmp	r0, #31
    4e00:	dc78      	bgt.n	4ef4 <_strtod_r+0x7d4>
    4e02:	4083      	lsls	r3, r0
    4e04:	2000      	movs	r0, #0
    4e06:	9318      	str	r3, [sp, #96]	; 0x60
    4e08:	9011      	str	r0, [sp, #68]	; 0x44
    4e0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4e0c:	1963      	adds	r3, r4, r5
    4e0e:	194d      	adds	r5, r1, r5
    4e10:	930c      	str	r3, [sp, #48]	; 0x30
    4e12:	182d      	adds	r5, r5, r0
    4e14:	42a3      	cmp	r3, r4
    4e16:	dd00      	ble.n	4e1a <_strtod_r+0x6fa>
    4e18:	1c23      	adds	r3, r4, #0
    4e1a:	42ab      	cmp	r3, r5
    4e1c:	dd00      	ble.n	4e20 <_strtod_r+0x700>
    4e1e:	1c2b      	adds	r3, r5, #0
    4e20:	2b00      	cmp	r3, #0
    4e22:	dd04      	ble.n	4e2e <_strtod_r+0x70e>
    4e24:	990c      	ldr	r1, [sp, #48]	; 0x30
    4e26:	1aed      	subs	r5, r5, r3
    4e28:	1ac9      	subs	r1, r1, r3
    4e2a:	910c      	str	r1, [sp, #48]	; 0x30
    4e2c:	1ae4      	subs	r4, r4, r3
    4e2e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4e30:	2a00      	cmp	r2, #0
    4e32:	d169      	bne.n	4f08 <_strtod_r+0x7e8>
    4e34:	980c      	ldr	r0, [sp, #48]	; 0x30
    4e36:	2800      	cmp	r0, #0
    4e38:	dc7e      	bgt.n	4f38 <_strtod_r+0x818>
    4e3a:	990d      	ldr	r1, [sp, #52]	; 0x34
    4e3c:	2900      	cmp	r1, #0
    4e3e:	d000      	beq.n	4e42 <_strtod_r+0x722>
    4e40:	e084      	b.n	4f4c <_strtod_r+0x82c>
    4e42:	2d00      	cmp	r5, #0
    4e44:	dd00      	ble.n	4e48 <_strtod_r+0x728>
    4e46:	e08b      	b.n	4f60 <_strtod_r+0x840>
    4e48:	2c00      	cmp	r4, #0
    4e4a:	dd00      	ble.n	4e4e <_strtod_r+0x72e>
    4e4c:	e092      	b.n	4f74 <_strtod_r+0x854>
    4e4e:	9808      	ldr	r0, [sp, #32]
    4e50:	991c      	ldr	r1, [sp, #112]	; 0x70
    4e52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4e54:	f003 f8b7 	bl	7fc6 <__mdiff>
    4e58:	9007      	str	r0, [sp, #28]
    4e5a:	2800      	cmp	r0, #0
    4e5c:	d100      	bne.n	4e60 <_strtod_r+0x740>
    4e5e:	e6c2      	b.n	4be6 <_strtod_r+0x4c6>
    4e60:	68c4      	ldr	r4, [r0, #12]
    4e62:	2500      	movs	r5, #0
    4e64:	60c5      	str	r5, [r0, #12]
    4e66:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e68:	940f      	str	r4, [sp, #60]	; 0x3c
    4e6a:	f003 f891 	bl	7f90 <__mcmp>
    4e6e:	42a8      	cmp	r0, r5
    4e70:	db00      	blt.n	4e74 <_strtod_r+0x754>
    4e72:	e08e      	b.n	4f92 <_strtod_r+0x872>
    4e74:	42ac      	cmp	r4, r5
    4e76:	d000      	beq.n	4e7a <_strtod_r+0x75a>
    4e78:	e21f      	b.n	52ba <_strtod_r+0xb9a>
    4e7a:	42ae      	cmp	r6, r5
    4e7c:	d000      	beq.n	4e80 <_strtod_r+0x760>
    4e7e:	e21c      	b.n	52ba <_strtod_r+0xb9a>
    4e80:	033b      	lsls	r3, r7, #12
    4e82:	42ab      	cmp	r3, r5
    4e84:	d000      	beq.n	4e88 <_strtod_r+0x768>
    4e86:	e218      	b.n	52ba <_strtod_r+0xb9a>
    4e88:	4aa2      	ldr	r2, [pc, #648]	; (5114 <_strtod_r+0x9f4>)
    4e8a:	23d6      	movs	r3, #214	; 0xd6
    4e8c:	403a      	ands	r2, r7
    4e8e:	04db      	lsls	r3, r3, #19
    4e90:	429a      	cmp	r2, r3
    4e92:	d800      	bhi.n	4e96 <_strtod_r+0x776>
    4e94:	e211      	b.n	52ba <_strtod_r+0xb9a>
    4e96:	9807      	ldr	r0, [sp, #28]
    4e98:	6940      	ldr	r0, [r0, #20]
    4e9a:	42a8      	cmp	r0, r5
    4e9c:	d074      	beq.n	4f88 <_strtod_r+0x868>
    4e9e:	9907      	ldr	r1, [sp, #28]
    4ea0:	9808      	ldr	r0, [sp, #32]
    4ea2:	2201      	movs	r2, #1
    4ea4:	f003 f822 	bl	7eec <__lshift>
    4ea8:	9909      	ldr	r1, [sp, #36]	; 0x24
    4eaa:	9007      	str	r0, [sp, #28]
    4eac:	f003 f870 	bl	7f90 <__mcmp>
    4eb0:	2800      	cmp	r0, #0
    4eb2:	dc00      	bgt.n	4eb6 <_strtod_r+0x796>
    4eb4:	e201      	b.n	52ba <_strtod_r+0xb9a>
    4eb6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4eb8:	4b96      	ldr	r3, [pc, #600]	; (5114 <_strtod_r+0x9f4>)
    4eba:	2c00      	cmp	r4, #0
    4ebc:	d100      	bne.n	4ec0 <_strtod_r+0x7a0>
    4ebe:	e099      	b.n	4ff4 <_strtod_r+0x8d4>
    4ec0:	1c1a      	adds	r2, r3, #0
    4ec2:	21d6      	movs	r1, #214	; 0xd6
    4ec4:	403a      	ands	r2, r7
    4ec6:	04c9      	lsls	r1, r1, #19
    4ec8:	428a      	cmp	r2, r1
    4eca:	d900      	bls.n	4ece <_strtod_r+0x7ae>
    4ecc:	e092      	b.n	4ff4 <_strtod_r+0x8d4>
    4ece:	23dc      	movs	r3, #220	; 0xdc
    4ed0:	049b      	lsls	r3, r3, #18
    4ed2:	429a      	cmp	r2, r3
    4ed4:	d900      	bls.n	4ed8 <_strtod_r+0x7b8>
    4ed6:	e1f3      	b.n	52c0 <_strtod_r+0xba0>
    4ed8:	9d08      	ldr	r5, [sp, #32]
    4eda:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4edc:	2322      	movs	r3, #34	; 0x22
    4ede:	4f83      	ldr	r7, [pc, #524]	; (50ec <_strtod_r+0x9cc>)
    4ee0:	4e81      	ldr	r6, [pc, #516]	; (50e8 <_strtod_r+0x9c8>)
    4ee2:	602b      	str	r3, [r5, #0]
    4ee4:	2c00      	cmp	r4, #0
    4ee6:	d000      	beq.n	4eea <_strtod_r+0x7ca>
    4ee8:	e1fc      	b.n	52e4 <_strtod_r+0xbc4>
    4eea:	e20f      	b.n	530c <_strtod_r+0xbec>
    4eec:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4eee:	1ae1      	subs	r1, r4, r3
    4ef0:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    4ef2:	e777      	b.n	4de4 <_strtod_r+0x6c4>
    4ef4:	4888      	ldr	r0, [pc, #544]	; (5118 <_strtod_r+0x9f8>)
    4ef6:	1a82      	subs	r2, r0, r2
    4ef8:	1c18      	adds	r0, r3, #0
    4efa:	4090      	lsls	r0, r2
    4efc:	9011      	str	r0, [sp, #68]	; 0x44
    4efe:	e001      	b.n	4f04 <_strtod_r+0x7e4>
    4f00:	2200      	movs	r2, #0
    4f02:	9211      	str	r2, [sp, #68]	; 0x44
    4f04:	9318      	str	r3, [sp, #96]	; 0x60
    4f06:	e780      	b.n	4e0a <_strtod_r+0x6ea>
    4f08:	9808      	ldr	r0, [sp, #32]
    4f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f0c:	f002 ff9c 	bl	7e48 <__pow5mult>
    4f10:	9009      	str	r0, [sp, #36]	; 0x24
    4f12:	2800      	cmp	r0, #0
    4f14:	d100      	bne.n	4f18 <_strtod_r+0x7f8>
    4f16:	e666      	b.n	4be6 <_strtod_r+0x4c6>
    4f18:	9808      	ldr	r0, [sp, #32]
    4f1a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f1c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4f1e:	f002 ff04 	bl	7d2a <__multiply>
    4f22:	900f      	str	r0, [sp, #60]	; 0x3c
    4f24:	2800      	cmp	r0, #0
    4f26:	d100      	bne.n	4f2a <_strtod_r+0x80a>
    4f28:	e65d      	b.n	4be6 <_strtod_r+0x4c6>
    4f2a:	9808      	ldr	r0, [sp, #32]
    4f2c:	991c      	ldr	r1, [sp, #112]	; 0x70
    4f2e:	f002 fe13 	bl	7b58 <_Bfree>
    4f32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4f34:	931c      	str	r3, [sp, #112]	; 0x70
    4f36:	e77d      	b.n	4e34 <_strtod_r+0x714>
    4f38:	9808      	ldr	r0, [sp, #32]
    4f3a:	991c      	ldr	r1, [sp, #112]	; 0x70
    4f3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4f3e:	f002 ffd5 	bl	7eec <__lshift>
    4f42:	901c      	str	r0, [sp, #112]	; 0x70
    4f44:	2800      	cmp	r0, #0
    4f46:	d000      	beq.n	4f4a <_strtod_r+0x82a>
    4f48:	e777      	b.n	4e3a <_strtod_r+0x71a>
    4f4a:	e64c      	b.n	4be6 <_strtod_r+0x4c6>
    4f4c:	9808      	ldr	r0, [sp, #32]
    4f4e:	990e      	ldr	r1, [sp, #56]	; 0x38
    4f50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4f52:	f002 ff79 	bl	7e48 <__pow5mult>
    4f56:	900e      	str	r0, [sp, #56]	; 0x38
    4f58:	2800      	cmp	r0, #0
    4f5a:	d000      	beq.n	4f5e <_strtod_r+0x83e>
    4f5c:	e771      	b.n	4e42 <_strtod_r+0x722>
    4f5e:	e642      	b.n	4be6 <_strtod_r+0x4c6>
    4f60:	9808      	ldr	r0, [sp, #32]
    4f62:	990e      	ldr	r1, [sp, #56]	; 0x38
    4f64:	1c2a      	adds	r2, r5, #0
    4f66:	f002 ffc1 	bl	7eec <__lshift>
    4f6a:	900e      	str	r0, [sp, #56]	; 0x38
    4f6c:	2800      	cmp	r0, #0
    4f6e:	d000      	beq.n	4f72 <_strtod_r+0x852>
    4f70:	e76a      	b.n	4e48 <_strtod_r+0x728>
    4f72:	e638      	b.n	4be6 <_strtod_r+0x4c6>
    4f74:	9808      	ldr	r0, [sp, #32]
    4f76:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f78:	1c22      	adds	r2, r4, #0
    4f7a:	f002 ffb7 	bl	7eec <__lshift>
    4f7e:	9009      	str	r0, [sp, #36]	; 0x24
    4f80:	2800      	cmp	r0, #0
    4f82:	d000      	beq.n	4f86 <_strtod_r+0x866>
    4f84:	e763      	b.n	4e4e <_strtod_r+0x72e>
    4f86:	e62e      	b.n	4be6 <_strtod_r+0x4c6>
    4f88:	9907      	ldr	r1, [sp, #28]
    4f8a:	6909      	ldr	r1, [r1, #16]
    4f8c:	2901      	cmp	r1, #1
    4f8e:	dc86      	bgt.n	4e9e <_strtod_r+0x77e>
    4f90:	e193      	b.n	52ba <_strtod_r+0xb9a>
    4f92:	2800      	cmp	r0, #0
    4f94:	d165      	bne.n	5062 <_strtod_r+0x942>
    4f96:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4f98:	033a      	lsls	r2, r7, #12
    4f9a:	2c00      	cmp	r4, #0
    4f9c:	d025      	beq.n	4fea <_strtod_r+0x8ca>
    4f9e:	495f      	ldr	r1, [pc, #380]	; (511c <_strtod_r+0x9fc>)
    4fa0:	1c3b      	adds	r3, r7, #0
    4fa2:	0b12      	lsrs	r2, r2, #12
    4fa4:	428a      	cmp	r2, r1
    4fa6:	d12e      	bne.n	5006 <_strtod_r+0x8e6>
    4fa8:	2101      	movs	r1, #1
    4faa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4fac:	4249      	negs	r1, r1
    4fae:	1c30      	adds	r0, r6, #0
    4fb0:	1c0a      	adds	r2, r1, #0
    4fb2:	2d00      	cmp	r5, #0
    4fb4:	d00a      	beq.n	4fcc <_strtod_r+0x8ac>
    4fb6:	4c57      	ldr	r4, [pc, #348]	; (5114 <_strtod_r+0x9f4>)
    4fb8:	25d4      	movs	r5, #212	; 0xd4
    4fba:	403c      	ands	r4, r7
    4fbc:	04ed      	lsls	r5, r5, #19
    4fbe:	42ac      	cmp	r4, r5
    4fc0:	d804      	bhi.n	4fcc <_strtod_r+0x8ac>
    4fc2:	0d24      	lsrs	r4, r4, #20
    4fc4:	226b      	movs	r2, #107	; 0x6b
    4fc6:	1b12      	subs	r2, r2, r4
    4fc8:	4091      	lsls	r1, r2
    4fca:	1c0a      	adds	r2, r1, #0
    4fcc:	4290      	cmp	r0, r2
    4fce:	d11a      	bne.n	5006 <_strtod_r+0x8e6>
    4fd0:	4a53      	ldr	r2, [pc, #332]	; (5120 <_strtod_r+0xa00>)
    4fd2:	4293      	cmp	r3, r2
    4fd4:	d102      	bne.n	4fdc <_strtod_r+0x8bc>
    4fd6:	3001      	adds	r0, #1
    4fd8:	d100      	bne.n	4fdc <_strtod_r+0x8bc>
    4fda:	e604      	b.n	4be6 <_strtod_r+0x4c6>
    4fdc:	4a4d      	ldr	r2, [pc, #308]	; (5114 <_strtod_r+0x9f4>)
    4fde:	2080      	movs	r0, #128	; 0x80
    4fe0:	4013      	ands	r3, r2
    4fe2:	0340      	lsls	r0, r0, #13
    4fe4:	181f      	adds	r7, r3, r0
    4fe6:	2600      	movs	r6, #0
    4fe8:	e167      	b.n	52ba <_strtod_r+0xb9a>
    4fea:	2a00      	cmp	r2, #0
    4fec:	d10b      	bne.n	5006 <_strtod_r+0x8e6>
    4fee:	2e00      	cmp	r6, #0
    4ff0:	d109      	bne.n	5006 <_strtod_r+0x8e6>
    4ff2:	e760      	b.n	4eb6 <_strtod_r+0x796>
    4ff4:	4d4b      	ldr	r5, [pc, #300]	; (5124 <_strtod_r+0xa04>)
    4ff6:	4a49      	ldr	r2, [pc, #292]	; (511c <_strtod_r+0x9fc>)
    4ff8:	403b      	ands	r3, r7
    4ffa:	195b      	adds	r3, r3, r5
    4ffc:	1c17      	adds	r7, r2, #0
    4ffe:	431f      	orrs	r7, r3
    5000:	2301      	movs	r3, #1
    5002:	425e      	negs	r6, r3
    5004:	e159      	b.n	52ba <_strtod_r+0xb9a>
    5006:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5008:	2c00      	cmp	r4, #0
    500a:	d003      	beq.n	5014 <_strtod_r+0x8f4>
    500c:	423c      	tst	r4, r7
    500e:	d100      	bne.n	5012 <_strtod_r+0x8f2>
    5010:	e153      	b.n	52ba <_strtod_r+0xb9a>
    5012:	e003      	b.n	501c <_strtod_r+0x8fc>
    5014:	9d18      	ldr	r5, [sp, #96]	; 0x60
    5016:	4235      	tst	r5, r6
    5018:	d100      	bne.n	501c <_strtod_r+0x8fc>
    501a:	e14e      	b.n	52ba <_strtod_r+0xb9a>
    501c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    501e:	1c30      	adds	r0, r6, #0
    5020:	1c39      	adds	r1, r7, #0
    5022:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5024:	2c00      	cmp	r4, #0
    5026:	d00a      	beq.n	503e <_strtod_r+0x91e>
    5028:	f7ff fb64 	bl	46f4 <sulp>
    502c:	1c02      	adds	r2, r0, #0
    502e:	1c0b      	adds	r3, r1, #0
    5030:	9812      	ldr	r0, [sp, #72]	; 0x48
    5032:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5034:	f004 f87e 	bl	9134 <__aeabi_dadd>
    5038:	1c06      	adds	r6, r0, #0
    503a:	1c0f      	adds	r7, r1, #0
    503c:	e13d      	b.n	52ba <_strtod_r+0xb9a>
    503e:	f7ff fb59 	bl	46f4 <sulp>
    5042:	1c02      	adds	r2, r0, #0
    5044:	1c0b      	adds	r3, r1, #0
    5046:	9812      	ldr	r0, [sp, #72]	; 0x48
    5048:	9913      	ldr	r1, [sp, #76]	; 0x4c
    504a:	f005 fa8f 	bl	a56c <__aeabi_dsub>
    504e:	4b27      	ldr	r3, [pc, #156]	; (50ec <_strtod_r+0x9cc>)
    5050:	4a25      	ldr	r2, [pc, #148]	; (50e8 <_strtod_r+0x9c8>)
    5052:	1c06      	adds	r6, r0, #0
    5054:	1c0f      	adds	r7, r1, #0
    5056:	f003 fbcf 	bl	87f8 <__aeabi_dcmpeq>
    505a:	2800      	cmp	r0, #0
    505c:	d000      	beq.n	5060 <_strtod_r+0x940>
    505e:	e73b      	b.n	4ed8 <_strtod_r+0x7b8>
    5060:	e12b      	b.n	52ba <_strtod_r+0xb9a>
    5062:	9807      	ldr	r0, [sp, #28]
    5064:	9909      	ldr	r1, [sp, #36]	; 0x24
    5066:	f003 f8e1 	bl	822c <__ratio>
    506a:	4a21      	ldr	r2, [pc, #132]	; (50f0 <_strtod_r+0x9d0>)
    506c:	4b21      	ldr	r3, [pc, #132]	; (50f4 <_strtod_r+0x9d4>)
    506e:	1c04      	adds	r4, r0, #0
    5070:	1c0d      	adds	r5, r1, #0
    5072:	f003 fbd1 	bl	8818 <__aeabi_dcmple>
    5076:	2800      	cmp	r0, #0
    5078:	d05a      	beq.n	5130 <_strtod_r+0xa10>
    507a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    507c:	2800      	cmp	r0, #0
    507e:	d006      	beq.n	508e <_strtod_r+0x96e>
    5080:	4a29      	ldr	r2, [pc, #164]	; (5128 <_strtod_r+0xa08>)
    5082:	2100      	movs	r1, #0
    5084:	4c1c      	ldr	r4, [pc, #112]	; (50f8 <_strtod_r+0x9d8>)
    5086:	4d1d      	ldr	r5, [pc, #116]	; (50fc <_strtod_r+0x9dc>)
    5088:	910c      	str	r1, [sp, #48]	; 0x30
    508a:	920d      	str	r2, [sp, #52]	; 0x34
    508c:	e061      	b.n	5152 <_strtod_r+0xa32>
    508e:	2e00      	cmp	r6, #0
    5090:	d102      	bne.n	5098 <_strtod_r+0x978>
    5092:	033b      	lsls	r3, r7, #12
    5094:	d105      	bne.n	50a2 <_strtod_r+0x982>
    5096:	e00b      	b.n	50b0 <_strtod_r+0x990>
    5098:	2e01      	cmp	r6, #1
    509a:	d102      	bne.n	50a2 <_strtod_r+0x982>
    509c:	2f00      	cmp	r7, #0
    509e:	d100      	bne.n	50a2 <_strtod_r+0x982>
    50a0:	e71a      	b.n	4ed8 <_strtod_r+0x7b8>
    50a2:	4821      	ldr	r0, [pc, #132]	; (5128 <_strtod_r+0xa08>)
    50a4:	2300      	movs	r3, #0
    50a6:	4c16      	ldr	r4, [pc, #88]	; (5100 <_strtod_r+0x9e0>)
    50a8:	4d16      	ldr	r5, [pc, #88]	; (5104 <_strtod_r+0x9e4>)
    50aa:	930c      	str	r3, [sp, #48]	; 0x30
    50ac:	900d      	str	r0, [sp, #52]	; 0x34
    50ae:	e050      	b.n	5152 <_strtod_r+0xa32>
    50b0:	1c20      	adds	r0, r4, #0
    50b2:	1c29      	adds	r1, r5, #0
    50b4:	4a10      	ldr	r2, [pc, #64]	; (50f8 <_strtod_r+0x9d8>)
    50b6:	4b11      	ldr	r3, [pc, #68]	; (50fc <_strtod_r+0x9dc>)
    50b8:	f003 fba4 	bl	8804 <__aeabi_dcmplt>
    50bc:	2800      	cmp	r0, #0
    50be:	d108      	bne.n	50d2 <_strtod_r+0x9b2>
    50c0:	1c20      	adds	r0, r4, #0
    50c2:	1c29      	adds	r1, r5, #0
    50c4:	4a10      	ldr	r2, [pc, #64]	; (5108 <_strtod_r+0x9e8>)
    50c6:	4b11      	ldr	r3, [pc, #68]	; (510c <_strtod_r+0x9ec>)
    50c8:	f004 ffc0 	bl	a04c <__aeabi_dmul>
    50cc:	900c      	str	r0, [sp, #48]	; 0x30
    50ce:	910d      	str	r1, [sp, #52]	; 0x34
    50d0:	e003      	b.n	50da <_strtod_r+0x9ba>
    50d2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    50d4:	4d15      	ldr	r5, [pc, #84]	; (512c <_strtod_r+0xa0c>)
    50d6:	940c      	str	r4, [sp, #48]	; 0x30
    50d8:	950d      	str	r5, [sp, #52]	; 0x34
    50da:	980d      	ldr	r0, [sp, #52]	; 0x34
    50dc:	2180      	movs	r1, #128	; 0x80
    50de:	0609      	lsls	r1, r1, #24
    50e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    50e2:	1845      	adds	r5, r0, r1
    50e4:	e035      	b.n	5152 <_strtod_r+0xa32>
    50e6:	46c0      	nop			; (mov r8, r8)
	...
    50f4:	40000000 	.word	0x40000000
    50f8:	00000000 	.word	0x00000000
    50fc:	3ff00000 	.word	0x3ff00000
    5100:	00000000 	.word	0x00000000
    5104:	bff00000 	.word	0xbff00000
    5108:	00000000 	.word	0x00000000
    510c:	3fe00000 	.word	0x3fe00000
    5110:	fffffc03 	.word	0xfffffc03
    5114:	7ff00000 	.word	0x7ff00000
    5118:	fffffbe3 	.word	0xfffffbe3
    511c:	000fffff 	.word	0x000fffff
    5120:	7fefffff 	.word	0x7fefffff
    5124:	fff00000 	.word	0xfff00000
    5128:	3ff00000 	.word	0x3ff00000
    512c:	3fe00000 	.word	0x3fe00000
    5130:	1c20      	adds	r0, r4, #0
    5132:	4b80      	ldr	r3, [pc, #512]	; (5334 <_strtod_r+0xc14>)
    5134:	4a7e      	ldr	r2, [pc, #504]	; (5330 <_strtod_r+0xc10>)
    5136:	1c29      	adds	r1, r5, #0
    5138:	f004 ff88 	bl	a04c <__aeabi_dmul>
    513c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    513e:	900c      	str	r0, [sp, #48]	; 0x30
    5140:	910d      	str	r1, [sp, #52]	; 0x34
    5142:	1c0b      	adds	r3, r1, #0
    5144:	2c00      	cmp	r4, #0
    5146:	d102      	bne.n	514e <_strtod_r+0xa2e>
    5148:	2580      	movs	r5, #128	; 0x80
    514a:	062d      	lsls	r5, r5, #24
    514c:	194b      	adds	r3, r1, r5
    514e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5150:	1c1d      	adds	r5, r3, #0
    5152:	4881      	ldr	r0, [pc, #516]	; (5358 <_strtod_r+0xc38>)
    5154:	4b81      	ldr	r3, [pc, #516]	; (535c <_strtod_r+0xc3c>)
    5156:	4038      	ands	r0, r7
    5158:	9011      	str	r0, [sp, #68]	; 0x44
    515a:	4298      	cmp	r0, r3
    515c:	d12b      	bne.n	51b6 <_strtod_r+0xa96>
    515e:	9912      	ldr	r1, [sp, #72]	; 0x48
    5160:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5162:	9114      	str	r1, [sp, #80]	; 0x50
    5164:	9215      	str	r2, [sp, #84]	; 0x54
    5166:	4a7e      	ldr	r2, [pc, #504]	; (5360 <_strtod_r+0xc40>)
    5168:	1c30      	adds	r0, r6, #0
    516a:	18bf      	adds	r7, r7, r2
    516c:	1c39      	adds	r1, r7, #0
    516e:	f002 ff91 	bl	8094 <__ulp>
    5172:	1c02      	adds	r2, r0, #0
    5174:	1c0b      	adds	r3, r1, #0
    5176:	1c20      	adds	r0, r4, #0
    5178:	1c29      	adds	r1, r5, #0
    517a:	f004 ff67 	bl	a04c <__aeabi_dmul>
    517e:	1c02      	adds	r2, r0, #0
    5180:	1c0b      	adds	r3, r1, #0
    5182:	1c30      	adds	r0, r6, #0
    5184:	1c39      	adds	r1, r7, #0
    5186:	f003 ffd5 	bl	9134 <__aeabi_dadd>
    518a:	4a73      	ldr	r2, [pc, #460]	; (5358 <_strtod_r+0xc38>)
    518c:	4b75      	ldr	r3, [pc, #468]	; (5364 <_strtod_r+0xc44>)
    518e:	1c06      	adds	r6, r0, #0
    5190:	400a      	ands	r2, r1
    5192:	429a      	cmp	r2, r3
    5194:	d90b      	bls.n	51ae <_strtod_r+0xa8e>
    5196:	4b74      	ldr	r3, [pc, #464]	; (5368 <_strtod_r+0xc48>)
    5198:	9c15      	ldr	r4, [sp, #84]	; 0x54
    519a:	429c      	cmp	r4, r3
    519c:	d103      	bne.n	51a6 <_strtod_r+0xa86>
    519e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    51a0:	3501      	adds	r5, #1
    51a2:	d100      	bne.n	51a6 <_strtod_r+0xa86>
    51a4:	e51f      	b.n	4be6 <_strtod_r+0x4c6>
    51a6:	2301      	movs	r3, #1
    51a8:	4f6f      	ldr	r7, [pc, #444]	; (5368 <_strtod_r+0xc48>)
    51aa:	425e      	negs	r6, r3
    51ac:	e074      	b.n	5298 <_strtod_r+0xb78>
    51ae:	20d4      	movs	r0, #212	; 0xd4
    51b0:	0480      	lsls	r0, r0, #18
    51b2:	180f      	adds	r7, r1, r0
    51b4:	e03a      	b.n	522c <_strtod_r+0xb0c>
    51b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    51b8:	2900      	cmp	r1, #0
    51ba:	d025      	beq.n	5208 <_strtod_r+0xae8>
    51bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    51be:	23d4      	movs	r3, #212	; 0xd4
    51c0:	04db      	lsls	r3, r3, #19
    51c2:	429a      	cmp	r2, r3
    51c4:	d820      	bhi.n	5208 <_strtod_r+0xae8>
    51c6:	980c      	ldr	r0, [sp, #48]	; 0x30
    51c8:	990d      	ldr	r1, [sp, #52]	; 0x34
    51ca:	4a5b      	ldr	r2, [pc, #364]	; (5338 <_strtod_r+0xc18>)
    51cc:	4b5b      	ldr	r3, [pc, #364]	; (533c <_strtod_r+0xc1c>)
    51ce:	f003 fb23 	bl	8818 <__aeabi_dcmple>
    51d2:	2800      	cmp	r0, #0
    51d4:	d013      	beq.n	51fe <_strtod_r+0xade>
    51d6:	980c      	ldr	r0, [sp, #48]	; 0x30
    51d8:	990d      	ldr	r1, [sp, #52]	; 0x34
    51da:	f003 fbb1 	bl	8940 <__aeabi_d2uiz>
    51de:	2800      	cmp	r0, #0
    51e0:	d100      	bne.n	51e4 <_strtod_r+0xac4>
    51e2:	2001      	movs	r0, #1
    51e4:	f005 fd68 	bl	acb8 <__aeabi_ui2d>
    51e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    51ea:	900c      	str	r0, [sp, #48]	; 0x30
    51ec:	910d      	str	r1, [sp, #52]	; 0x34
    51ee:	1c0b      	adds	r3, r1, #0
    51f0:	2c00      	cmp	r4, #0
    51f2:	d102      	bne.n	51fa <_strtod_r+0xada>
    51f4:	2580      	movs	r5, #128	; 0x80
    51f6:	062d      	lsls	r5, r5, #24
    51f8:	194b      	adds	r3, r1, r5
    51fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    51fc:	1c1d      	adds	r5, r3, #0
    51fe:	20d6      	movs	r0, #214	; 0xd6
    5200:	04c0      	lsls	r0, r0, #19
    5202:	9911      	ldr	r1, [sp, #68]	; 0x44
    5204:	182b      	adds	r3, r5, r0
    5206:	1a5d      	subs	r5, r3, r1
    5208:	9812      	ldr	r0, [sp, #72]	; 0x48
    520a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    520c:	f002 ff42 	bl	8094 <__ulp>
    5210:	1c02      	adds	r2, r0, #0
    5212:	1c0b      	adds	r3, r1, #0
    5214:	1c20      	adds	r0, r4, #0
    5216:	1c29      	adds	r1, r5, #0
    5218:	f004 ff18 	bl	a04c <__aeabi_dmul>
    521c:	1c02      	adds	r2, r0, #0
    521e:	1c0b      	adds	r3, r1, #0
    5220:	9812      	ldr	r0, [sp, #72]	; 0x48
    5222:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5224:	f003 ff86 	bl	9134 <__aeabi_dadd>
    5228:	1c06      	adds	r6, r0, #0
    522a:	1c0f      	adds	r7, r1, #0
    522c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    522e:	9712      	str	r7, [sp, #72]	; 0x48
    5230:	2c00      	cmp	r4, #0
    5232:	d131      	bne.n	5298 <_strtod_r+0xb78>
    5234:	4b48      	ldr	r3, [pc, #288]	; (5358 <_strtod_r+0xc38>)
    5236:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5238:	403b      	ands	r3, r7
    523a:	429d      	cmp	r5, r3
    523c:	d12c      	bne.n	5298 <_strtod_r+0xb78>
    523e:	990d      	ldr	r1, [sp, #52]	; 0x34
    5240:	980c      	ldr	r0, [sp, #48]	; 0x30
    5242:	f005 fcc7 	bl	abd4 <__aeabi_d2iz>
    5246:	f005 fcf9 	bl	ac3c <__aeabi_i2d>
    524a:	1c02      	adds	r2, r0, #0
    524c:	1c0b      	adds	r3, r1, #0
    524e:	980c      	ldr	r0, [sp, #48]	; 0x30
    5250:	990d      	ldr	r1, [sp, #52]	; 0x34
    5252:	f005 f98b 	bl	a56c <__aeabi_dsub>
    5256:	1c04      	adds	r4, r0, #0
    5258:	980f      	ldr	r0, [sp, #60]	; 0x3c
    525a:	1c0d      	adds	r5, r1, #0
    525c:	2800      	cmp	r0, #0
    525e:	d104      	bne.n	526a <_strtod_r+0xb4a>
    5260:	2e00      	cmp	r6, #0
    5262:	d102      	bne.n	526a <_strtod_r+0xb4a>
    5264:	9912      	ldr	r1, [sp, #72]	; 0x48
    5266:	030b      	lsls	r3, r1, #12
    5268:	d00e      	beq.n	5288 <_strtod_r+0xb68>
    526a:	1c20      	adds	r0, r4, #0
    526c:	1c29      	adds	r1, r5, #0
    526e:	4a34      	ldr	r2, [pc, #208]	; (5340 <_strtod_r+0xc20>)
    5270:	4b34      	ldr	r3, [pc, #208]	; (5344 <_strtod_r+0xc24>)
    5272:	f003 fac7 	bl	8804 <__aeabi_dcmplt>
    5276:	2800      	cmp	r0, #0
    5278:	d134      	bne.n	52e4 <_strtod_r+0xbc4>
    527a:	1c20      	adds	r0, r4, #0
    527c:	1c29      	adds	r1, r5, #0
    527e:	4a32      	ldr	r2, [pc, #200]	; (5348 <_strtod_r+0xc28>)
    5280:	4b32      	ldr	r3, [pc, #200]	; (534c <_strtod_r+0xc2c>)
    5282:	f003 fad3 	bl	882c <__aeabi_dcmpgt>
    5286:	e005      	b.n	5294 <_strtod_r+0xb74>
    5288:	1c20      	adds	r0, r4, #0
    528a:	1c29      	adds	r1, r5, #0
    528c:	4a30      	ldr	r2, [pc, #192]	; (5350 <_strtod_r+0xc30>)
    528e:	4b31      	ldr	r3, [pc, #196]	; (5354 <_strtod_r+0xc34>)
    5290:	f003 fab8 	bl	8804 <__aeabi_dcmplt>
    5294:	2800      	cmp	r0, #0
    5296:	d125      	bne.n	52e4 <_strtod_r+0xbc4>
    5298:	9808      	ldr	r0, [sp, #32]
    529a:	991c      	ldr	r1, [sp, #112]	; 0x70
    529c:	f002 fc5c 	bl	7b58 <_Bfree>
    52a0:	9808      	ldr	r0, [sp, #32]
    52a2:	990e      	ldr	r1, [sp, #56]	; 0x38
    52a4:	f002 fc58 	bl	7b58 <_Bfree>
    52a8:	9808      	ldr	r0, [sp, #32]
    52aa:	9909      	ldr	r1, [sp, #36]	; 0x24
    52ac:	f002 fc54 	bl	7b58 <_Bfree>
    52b0:	9808      	ldr	r0, [sp, #32]
    52b2:	9907      	ldr	r1, [sp, #28]
    52b4:	f002 fc50 	bl	7b58 <_Bfree>
    52b8:	e55a      	b.n	4d70 <_strtod_r+0x650>
    52ba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    52bc:	2c00      	cmp	r4, #0
    52be:	d011      	beq.n	52e4 <_strtod_r+0xbc4>
    52c0:	4d2a      	ldr	r5, [pc, #168]	; (536c <_strtod_r+0xc4c>)
    52c2:	2000      	movs	r0, #0
    52c4:	9014      	str	r0, [sp, #80]	; 0x50
    52c6:	9515      	str	r5, [sp, #84]	; 0x54
    52c8:	1c30      	adds	r0, r6, #0
    52ca:	1c39      	adds	r1, r7, #0
    52cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
    52ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
    52d0:	f004 febc 	bl	a04c <__aeabi_dmul>
    52d4:	1c06      	adds	r6, r0, #0
    52d6:	1c0f      	adds	r7, r1, #0
    52d8:	d104      	bne.n	52e4 <_strtod_r+0xbc4>
    52da:	2800      	cmp	r0, #0
    52dc:	d102      	bne.n	52e4 <_strtod_r+0xbc4>
    52de:	9c08      	ldr	r4, [sp, #32]
    52e0:	2322      	movs	r3, #34	; 0x22
    52e2:	6023      	str	r3, [r4, #0]
    52e4:	9808      	ldr	r0, [sp, #32]
    52e6:	991c      	ldr	r1, [sp, #112]	; 0x70
    52e8:	f002 fc36 	bl	7b58 <_Bfree>
    52ec:	9808      	ldr	r0, [sp, #32]
    52ee:	990e      	ldr	r1, [sp, #56]	; 0x38
    52f0:	f002 fc32 	bl	7b58 <_Bfree>
    52f4:	9808      	ldr	r0, [sp, #32]
    52f6:	9909      	ldr	r1, [sp, #36]	; 0x24
    52f8:	f002 fc2e 	bl	7b58 <_Bfree>
    52fc:	9808      	ldr	r0, [sp, #32]
    52fe:	9910      	ldr	r1, [sp, #64]	; 0x40
    5300:	f002 fc2a 	bl	7b58 <_Bfree>
    5304:	9808      	ldr	r0, [sp, #32]
    5306:	9907      	ldr	r1, [sp, #28]
    5308:	f002 fc26 	bl	7b58 <_Bfree>
    530c:	9d19      	ldr	r5, [sp, #100]	; 0x64
    530e:	2d00      	cmp	r5, #0
    5310:	d001      	beq.n	5316 <_strtod_r+0xbf6>
    5312:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5314:	6028      	str	r0, [r5, #0]
    5316:	9c16      	ldr	r4, [sp, #88]	; 0x58
    5318:	1c32      	adds	r2, r6, #0
    531a:	1c3b      	adds	r3, r7, #0
    531c:	2c00      	cmp	r4, #0
    531e:	d002      	beq.n	5326 <_strtod_r+0xc06>
    5320:	2580      	movs	r5, #128	; 0x80
    5322:	062d      	lsls	r5, r5, #24
    5324:	197b      	adds	r3, r7, r5
    5326:	1c10      	adds	r0, r2, #0
    5328:	1c19      	adds	r1, r3, #0
    532a:	b021      	add	sp, #132	; 0x84
    532c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    532e:	46c0      	nop			; (mov r8, r8)
    5330:	00000000 	.word	0x00000000
    5334:	3fe00000 	.word	0x3fe00000
    5338:	ffc00000 	.word	0xffc00000
    533c:	41dfffff 	.word	0x41dfffff
    5340:	94a03595 	.word	0x94a03595
    5344:	3fdfffff 	.word	0x3fdfffff
    5348:	35afe535 	.word	0x35afe535
    534c:	3fe00000 	.word	0x3fe00000
    5350:	94a03595 	.word	0x94a03595
    5354:	3fcfffff 	.word	0x3fcfffff
    5358:	7ff00000 	.word	0x7ff00000
    535c:	7fe00000 	.word	0x7fe00000
    5360:	fcb00000 	.word	0xfcb00000
    5364:	7c9fffff 	.word	0x7c9fffff
    5368:	7fefffff 	.word	0x7fefffff
    536c:	39500000 	.word	0x39500000

00005370 <strtod>:
    5370:	b508      	push	{r3, lr}
    5372:	1c0a      	adds	r2, r1, #0
    5374:	4903      	ldr	r1, [pc, #12]	; (5384 <strtod+0x14>)
    5376:	1c03      	adds	r3, r0, #0
    5378:	6808      	ldr	r0, [r1, #0]
    537a:	1c19      	adds	r1, r3, #0
    537c:	f7ff f9d0 	bl	4720 <_strtod_r>
    5380:	bd08      	pop	{r3, pc}
    5382:	46c0      	nop			; (mov r8, r8)
    5384:	20000070 	.word	0x20000070

00005388 <_strtol_r>:
    5388:	b5f0      	push	{r4, r5, r6, r7, lr}
    538a:	1c1d      	adds	r5, r3, #0
    538c:	4b42      	ldr	r3, [pc, #264]	; (5498 <_strtol_r+0x110>)
    538e:	b087      	sub	sp, #28
    5390:	681b      	ldr	r3, [r3, #0]
    5392:	9005      	str	r0, [sp, #20]
    5394:	9302      	str	r3, [sp, #8]
    5396:	9103      	str	r1, [sp, #12]
    5398:	9201      	str	r2, [sp, #4]
    539a:	1c0b      	adds	r3, r1, #0
    539c:	781c      	ldrb	r4, [r3, #0]
    539e:	9f02      	ldr	r7, [sp, #8]
    53a0:	1c5e      	adds	r6, r3, #1
    53a2:	193a      	adds	r2, r7, r4
    53a4:	7851      	ldrb	r1, [r2, #1]
    53a6:	2208      	movs	r2, #8
    53a8:	400a      	ands	r2, r1
    53aa:	d001      	beq.n	53b0 <_strtol_r+0x28>
    53ac:	1c33      	adds	r3, r6, #0
    53ae:	e7f5      	b.n	539c <_strtol_r+0x14>
    53b0:	2c2d      	cmp	r4, #45	; 0x2d
    53b2:	d104      	bne.n	53be <_strtol_r+0x36>
    53b4:	2701      	movs	r7, #1
    53b6:	1c9e      	adds	r6, r3, #2
    53b8:	785c      	ldrb	r4, [r3, #1]
    53ba:	9700      	str	r7, [sp, #0]
    53bc:	e004      	b.n	53c8 <_strtol_r+0x40>
    53be:	9200      	str	r2, [sp, #0]
    53c0:	2c2b      	cmp	r4, #43	; 0x2b
    53c2:	d101      	bne.n	53c8 <_strtol_r+0x40>
    53c4:	785c      	ldrb	r4, [r3, #1]
    53c6:	1c9e      	adds	r6, r3, #2
    53c8:	2310      	movs	r3, #16
    53ca:	1c2a      	adds	r2, r5, #0
    53cc:	439a      	bics	r2, r3
    53ce:	d111      	bne.n	53f4 <_strtol_r+0x6c>
    53d0:	2c30      	cmp	r4, #48	; 0x30
    53d2:	d108      	bne.n	53e6 <_strtol_r+0x5e>
    53d4:	7832      	ldrb	r2, [r6, #0]
    53d6:	2120      	movs	r1, #32
    53d8:	438a      	bics	r2, r1
    53da:	2a58      	cmp	r2, #88	; 0x58
    53dc:	d107      	bne.n	53ee <_strtol_r+0x66>
    53de:	7874      	ldrb	r4, [r6, #1]
    53e0:	1c1d      	adds	r5, r3, #0
    53e2:	3602      	adds	r6, #2
    53e4:	e006      	b.n	53f4 <_strtol_r+0x6c>
    53e6:	2d00      	cmp	r5, #0
    53e8:	d104      	bne.n	53f4 <_strtol_r+0x6c>
    53ea:	250a      	movs	r5, #10
    53ec:	e002      	b.n	53f4 <_strtol_r+0x6c>
    53ee:	2d00      	cmp	r5, #0
    53f0:	d100      	bne.n	53f4 <_strtol_r+0x6c>
    53f2:	2508      	movs	r5, #8
    53f4:	9f00      	ldr	r7, [sp, #0]
    53f6:	1c29      	adds	r1, r5, #0
    53f8:	427b      	negs	r3, r7
    53fa:	417b      	adcs	r3, r7
    53fc:	2780      	movs	r7, #128	; 0x80
    53fe:	063f      	lsls	r7, r7, #24
    5400:	1aff      	subs	r7, r7, r3
    5402:	1c38      	adds	r0, r7, #0
    5404:	f003 f97c 	bl	8700 <__aeabi_uidivmod>
    5408:	1c38      	adds	r0, r7, #0
    540a:	9104      	str	r1, [sp, #16]
    540c:	1c29      	adds	r1, r5, #0
    540e:	f003 f933 	bl	8678 <__aeabi_uidiv>
    5412:	2300      	movs	r3, #0
    5414:	1c02      	adds	r2, r0, #0
    5416:	1c18      	adds	r0, r3, #0
    5418:	9f02      	ldr	r7, [sp, #8]
    541a:	1939      	adds	r1, r7, r4
    541c:	7849      	ldrb	r1, [r1, #1]
    541e:	074f      	lsls	r7, r1, #29
    5420:	d501      	bpl.n	5426 <_strtol_r+0x9e>
    5422:	3c30      	subs	r4, #48	; 0x30
    5424:	e007      	b.n	5436 <_strtol_r+0xae>
    5426:	2703      	movs	r7, #3
    5428:	400f      	ands	r7, r1
    542a:	d017      	beq.n	545c <_strtol_r+0xd4>
    542c:	2157      	movs	r1, #87	; 0x57
    542e:	2f01      	cmp	r7, #1
    5430:	d100      	bne.n	5434 <_strtol_r+0xac>
    5432:	2137      	movs	r1, #55	; 0x37
    5434:	1a64      	subs	r4, r4, r1
    5436:	42ac      	cmp	r4, r5
    5438:	da10      	bge.n	545c <_strtol_r+0xd4>
    543a:	1c59      	adds	r1, r3, #1
    543c:	d00b      	beq.n	5456 <_strtol_r+0xce>
    543e:	4290      	cmp	r0, r2
    5440:	d807      	bhi.n	5452 <_strtol_r+0xca>
    5442:	d102      	bne.n	544a <_strtol_r+0xc2>
    5444:	9f04      	ldr	r7, [sp, #16]
    5446:	42bc      	cmp	r4, r7
    5448:	dc03      	bgt.n	5452 <_strtol_r+0xca>
    544a:	4368      	muls	r0, r5
    544c:	2301      	movs	r3, #1
    544e:	1820      	adds	r0, r4, r0
    5450:	e001      	b.n	5456 <_strtol_r+0xce>
    5452:	2301      	movs	r3, #1
    5454:	425b      	negs	r3, r3
    5456:	7834      	ldrb	r4, [r6, #0]
    5458:	3601      	adds	r6, #1
    545a:	e7dd      	b.n	5418 <_strtol_r+0x90>
    545c:	9f00      	ldr	r7, [sp, #0]
    545e:	1c59      	adds	r1, r3, #1
    5460:	d10b      	bne.n	547a <_strtol_r+0xf2>
    5462:	2080      	movs	r0, #128	; 0x80
    5464:	427b      	negs	r3, r7
    5466:	417b      	adcs	r3, r7
    5468:	0600      	lsls	r0, r0, #24
    546a:	9f05      	ldr	r7, [sp, #20]
    546c:	1ac0      	subs	r0, r0, r3
    546e:	2322      	movs	r3, #34	; 0x22
    5470:	603b      	str	r3, [r7, #0]
    5472:	9f01      	ldr	r7, [sp, #4]
    5474:	2f00      	cmp	r7, #0
    5476:	d109      	bne.n	548c <_strtol_r+0x104>
    5478:	e00b      	b.n	5492 <_strtol_r+0x10a>
    547a:	2f00      	cmp	r7, #0
    547c:	d000      	beq.n	5480 <_strtol_r+0xf8>
    547e:	4240      	negs	r0, r0
    5480:	9f01      	ldr	r7, [sp, #4]
    5482:	2f00      	cmp	r7, #0
    5484:	d005      	beq.n	5492 <_strtol_r+0x10a>
    5486:	9a03      	ldr	r2, [sp, #12]
    5488:	2b00      	cmp	r3, #0
    548a:	d000      	beq.n	548e <_strtol_r+0x106>
    548c:	1e72      	subs	r2, r6, #1
    548e:	9f01      	ldr	r7, [sp, #4]
    5490:	603a      	str	r2, [r7, #0]
    5492:	b007      	add	sp, #28
    5494:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5496:	46c0      	nop			; (mov r8, r8)
    5498:	20000074 	.word	0x20000074

0000549c <strtol>:
    549c:	b538      	push	{r3, r4, r5, lr}
    549e:	1c13      	adds	r3, r2, #0
    54a0:	4a04      	ldr	r2, [pc, #16]	; (54b4 <strtol+0x18>)
    54a2:	1c05      	adds	r5, r0, #0
    54a4:	1c0c      	adds	r4, r1, #0
    54a6:	6810      	ldr	r0, [r2, #0]
    54a8:	1c29      	adds	r1, r5, #0
    54aa:	1c22      	adds	r2, r4, #0
    54ac:	f7ff ff6c 	bl	5388 <_strtol_r>
    54b0:	bd38      	pop	{r3, r4, r5, pc}
    54b2:	46c0      	nop			; (mov r8, r8)
    54b4:	20000070 	.word	0x20000070

000054b8 <__ssputs_r>:
    54b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    54ba:	688d      	ldr	r5, [r1, #8]
    54bc:	b085      	sub	sp, #20
    54be:	1c07      	adds	r7, r0, #0
    54c0:	1c0c      	adds	r4, r1, #0
    54c2:	9203      	str	r2, [sp, #12]
    54c4:	9301      	str	r3, [sp, #4]
    54c6:	42ab      	cmp	r3, r5
    54c8:	d345      	bcc.n	5556 <__ssputs_r+0x9e>
    54ca:	2290      	movs	r2, #144	; 0x90
    54cc:	898b      	ldrh	r3, [r1, #12]
    54ce:	00d2      	lsls	r2, r2, #3
    54d0:	4213      	tst	r3, r2
    54d2:	d03d      	beq.n	5550 <__ssputs_r+0x98>
    54d4:	6962      	ldr	r2, [r4, #20]
    54d6:	2603      	movs	r6, #3
    54d8:	4356      	muls	r6, r2
    54da:	6909      	ldr	r1, [r1, #16]
    54dc:	6820      	ldr	r0, [r4, #0]
    54de:	0ff2      	lsrs	r2, r6, #31
    54e0:	1a40      	subs	r0, r0, r1
    54e2:	1996      	adds	r6, r2, r6
    54e4:	9002      	str	r0, [sp, #8]
    54e6:	1c02      	adds	r2, r0, #0
    54e8:	9801      	ldr	r0, [sp, #4]
    54ea:	3201      	adds	r2, #1
    54ec:	1812      	adds	r2, r2, r0
    54ee:	1076      	asrs	r6, r6, #1
    54f0:	4296      	cmp	r6, r2
    54f2:	d200      	bcs.n	54f6 <__ssputs_r+0x3e>
    54f4:	1c16      	adds	r6, r2, #0
    54f6:	1c38      	adds	r0, r7, #0
    54f8:	055a      	lsls	r2, r3, #21
    54fa:	d50f      	bpl.n	551c <__ssputs_r+0x64>
    54fc:	1c31      	adds	r1, r6, #0
    54fe:	f002 ff47 	bl	8390 <_malloc_r>
    5502:	1e05      	subs	r5, r0, #0
    5504:	d013      	beq.n	552e <__ssputs_r+0x76>
    5506:	9a02      	ldr	r2, [sp, #8]
    5508:	6921      	ldr	r1, [r4, #16]
    550a:	f7fe ffc7 	bl	449c <memcpy>
    550e:	89a2      	ldrh	r2, [r4, #12]
    5510:	4b18      	ldr	r3, [pc, #96]	; (5574 <__ssputs_r+0xbc>)
    5512:	4013      	ands	r3, r2
    5514:	2280      	movs	r2, #128	; 0x80
    5516:	4313      	orrs	r3, r2
    5518:	81a3      	strh	r3, [r4, #12]
    551a:	e011      	b.n	5540 <__ssputs_r+0x88>
    551c:	1c32      	adds	r2, r6, #0
    551e:	f002 ff8b 	bl	8438 <_realloc_r>
    5522:	1e05      	subs	r5, r0, #0
    5524:	d10c      	bne.n	5540 <__ssputs_r+0x88>
    5526:	1c38      	adds	r0, r7, #0
    5528:	6921      	ldr	r1, [r4, #16]
    552a:	f002 fee9 	bl	8300 <_free_r>
    552e:	230c      	movs	r3, #12
    5530:	603b      	str	r3, [r7, #0]
    5532:	89a3      	ldrh	r3, [r4, #12]
    5534:	2240      	movs	r2, #64	; 0x40
    5536:	4313      	orrs	r3, r2
    5538:	2001      	movs	r0, #1
    553a:	81a3      	strh	r3, [r4, #12]
    553c:	4240      	negs	r0, r0
    553e:	e017      	b.n	5570 <__ssputs_r+0xb8>
    5540:	9b02      	ldr	r3, [sp, #8]
    5542:	6125      	str	r5, [r4, #16]
    5544:	18ed      	adds	r5, r5, r3
    5546:	6025      	str	r5, [r4, #0]
    5548:	6166      	str	r6, [r4, #20]
    554a:	9d01      	ldr	r5, [sp, #4]
    554c:	1af6      	subs	r6, r6, r3
    554e:	60a6      	str	r6, [r4, #8]
    5550:	9801      	ldr	r0, [sp, #4]
    5552:	42a8      	cmp	r0, r5
    5554:	d200      	bcs.n	5558 <__ssputs_r+0xa0>
    5556:	9d01      	ldr	r5, [sp, #4]
    5558:	1c2a      	adds	r2, r5, #0
    555a:	6820      	ldr	r0, [r4, #0]
    555c:	9903      	ldr	r1, [sp, #12]
    555e:	f002 faaa 	bl	7ab6 <memmove>
    5562:	68a2      	ldr	r2, [r4, #8]
    5564:	2000      	movs	r0, #0
    5566:	1b53      	subs	r3, r2, r5
    5568:	60a3      	str	r3, [r4, #8]
    556a:	6823      	ldr	r3, [r4, #0]
    556c:	195d      	adds	r5, r3, r5
    556e:	6025      	str	r5, [r4, #0]
    5570:	b005      	add	sp, #20
    5572:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5574:	fffffb7f 	.word	0xfffffb7f

00005578 <_svfiprintf_r>:
    5578:	b5f0      	push	{r4, r5, r6, r7, lr}
    557a:	b09f      	sub	sp, #124	; 0x7c
    557c:	9003      	str	r0, [sp, #12]
    557e:	9305      	str	r3, [sp, #20]
    5580:	898b      	ldrh	r3, [r1, #12]
    5582:	1c0e      	adds	r6, r1, #0
    5584:	1c17      	adds	r7, r2, #0
    5586:	0619      	lsls	r1, r3, #24
    5588:	d50f      	bpl.n	55aa <_svfiprintf_r+0x32>
    558a:	6932      	ldr	r2, [r6, #16]
    558c:	2a00      	cmp	r2, #0
    558e:	d10c      	bne.n	55aa <_svfiprintf_r+0x32>
    5590:	2140      	movs	r1, #64	; 0x40
    5592:	f002 fefd 	bl	8390 <_malloc_r>
    5596:	6030      	str	r0, [r6, #0]
    5598:	6130      	str	r0, [r6, #16]
    559a:	2800      	cmp	r0, #0
    559c:	d103      	bne.n	55a6 <_svfiprintf_r+0x2e>
    559e:	9903      	ldr	r1, [sp, #12]
    55a0:	230c      	movs	r3, #12
    55a2:	600b      	str	r3, [r1, #0]
    55a4:	e0c9      	b.n	573a <_svfiprintf_r+0x1c2>
    55a6:	2340      	movs	r3, #64	; 0x40
    55a8:	6173      	str	r3, [r6, #20]
    55aa:	ad06      	add	r5, sp, #24
    55ac:	2300      	movs	r3, #0
    55ae:	616b      	str	r3, [r5, #20]
    55b0:	2320      	movs	r3, #32
    55b2:	766b      	strb	r3, [r5, #25]
    55b4:	2330      	movs	r3, #48	; 0x30
    55b6:	76ab      	strb	r3, [r5, #26]
    55b8:	1c3c      	adds	r4, r7, #0
    55ba:	7823      	ldrb	r3, [r4, #0]
    55bc:	2b00      	cmp	r3, #0
    55be:	d103      	bne.n	55c8 <_svfiprintf_r+0x50>
    55c0:	1be2      	subs	r2, r4, r7
    55c2:	9202      	str	r2, [sp, #8]
    55c4:	d011      	beq.n	55ea <_svfiprintf_r+0x72>
    55c6:	e003      	b.n	55d0 <_svfiprintf_r+0x58>
    55c8:	2b25      	cmp	r3, #37	; 0x25
    55ca:	d0f9      	beq.n	55c0 <_svfiprintf_r+0x48>
    55cc:	3401      	adds	r4, #1
    55ce:	e7f4      	b.n	55ba <_svfiprintf_r+0x42>
    55d0:	9803      	ldr	r0, [sp, #12]
    55d2:	1c31      	adds	r1, r6, #0
    55d4:	1c3a      	adds	r2, r7, #0
    55d6:	9b02      	ldr	r3, [sp, #8]
    55d8:	f7ff ff6e 	bl	54b8 <__ssputs_r>
    55dc:	3001      	adds	r0, #1
    55de:	d100      	bne.n	55e2 <_svfiprintf_r+0x6a>
    55e0:	e0a6      	b.n	5730 <_svfiprintf_r+0x1b8>
    55e2:	6969      	ldr	r1, [r5, #20]
    55e4:	9a02      	ldr	r2, [sp, #8]
    55e6:	188b      	adds	r3, r1, r2
    55e8:	616b      	str	r3, [r5, #20]
    55ea:	7823      	ldrb	r3, [r4, #0]
    55ec:	2b00      	cmp	r3, #0
    55ee:	d100      	bne.n	55f2 <_svfiprintf_r+0x7a>
    55f0:	e09e      	b.n	5730 <_svfiprintf_r+0x1b8>
    55f2:	2201      	movs	r2, #1
    55f4:	4252      	negs	r2, r2
    55f6:	606a      	str	r2, [r5, #4]
    55f8:	466a      	mov	r2, sp
    55fa:	2300      	movs	r3, #0
    55fc:	325b      	adds	r2, #91	; 0x5b
    55fe:	3401      	adds	r4, #1
    5600:	602b      	str	r3, [r5, #0]
    5602:	60eb      	str	r3, [r5, #12]
    5604:	60ab      	str	r3, [r5, #8]
    5606:	7013      	strb	r3, [r2, #0]
    5608:	65ab      	str	r3, [r5, #88]	; 0x58
    560a:	4f4e      	ldr	r7, [pc, #312]	; (5744 <_svfiprintf_r+0x1cc>)
    560c:	7821      	ldrb	r1, [r4, #0]
    560e:	1c38      	adds	r0, r7, #0
    5610:	2205      	movs	r2, #5
    5612:	f002 fa45 	bl	7aa0 <memchr>
    5616:	2800      	cmp	r0, #0
    5618:	d007      	beq.n	562a <_svfiprintf_r+0xb2>
    561a:	1bc7      	subs	r7, r0, r7
    561c:	682b      	ldr	r3, [r5, #0]
    561e:	2001      	movs	r0, #1
    5620:	40b8      	lsls	r0, r7
    5622:	4318      	orrs	r0, r3
    5624:	6028      	str	r0, [r5, #0]
    5626:	3401      	adds	r4, #1
    5628:	e7ef      	b.n	560a <_svfiprintf_r+0x92>
    562a:	682b      	ldr	r3, [r5, #0]
    562c:	06d9      	lsls	r1, r3, #27
    562e:	d503      	bpl.n	5638 <_svfiprintf_r+0xc0>
    5630:	466a      	mov	r2, sp
    5632:	2120      	movs	r1, #32
    5634:	325b      	adds	r2, #91	; 0x5b
    5636:	7011      	strb	r1, [r2, #0]
    5638:	071a      	lsls	r2, r3, #28
    563a:	d503      	bpl.n	5644 <_svfiprintf_r+0xcc>
    563c:	466a      	mov	r2, sp
    563e:	212b      	movs	r1, #43	; 0x2b
    5640:	325b      	adds	r2, #91	; 0x5b
    5642:	7011      	strb	r1, [r2, #0]
    5644:	7822      	ldrb	r2, [r4, #0]
    5646:	2a2a      	cmp	r2, #42	; 0x2a
    5648:	d001      	beq.n	564e <_svfiprintf_r+0xd6>
    564a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    564c:	e00e      	b.n	566c <_svfiprintf_r+0xf4>
    564e:	9a05      	ldr	r2, [sp, #20]
    5650:	1d11      	adds	r1, r2, #4
    5652:	6812      	ldr	r2, [r2, #0]
    5654:	9105      	str	r1, [sp, #20]
    5656:	2a00      	cmp	r2, #0
    5658:	db01      	blt.n	565e <_svfiprintf_r+0xe6>
    565a:	9209      	str	r2, [sp, #36]	; 0x24
    565c:	e004      	b.n	5668 <_svfiprintf_r+0xf0>
    565e:	4252      	negs	r2, r2
    5660:	60ea      	str	r2, [r5, #12]
    5662:	2202      	movs	r2, #2
    5664:	4313      	orrs	r3, r2
    5666:	602b      	str	r3, [r5, #0]
    5668:	3401      	adds	r4, #1
    566a:	e009      	b.n	5680 <_svfiprintf_r+0x108>
    566c:	7822      	ldrb	r2, [r4, #0]
    566e:	3a30      	subs	r2, #48	; 0x30
    5670:	2a09      	cmp	r2, #9
    5672:	d804      	bhi.n	567e <_svfiprintf_r+0x106>
    5674:	210a      	movs	r1, #10
    5676:	434b      	muls	r3, r1
    5678:	3401      	adds	r4, #1
    567a:	189b      	adds	r3, r3, r2
    567c:	e7f6      	b.n	566c <_svfiprintf_r+0xf4>
    567e:	9309      	str	r3, [sp, #36]	; 0x24
    5680:	7823      	ldrb	r3, [r4, #0]
    5682:	2b2e      	cmp	r3, #46	; 0x2e
    5684:	d118      	bne.n	56b8 <_svfiprintf_r+0x140>
    5686:	7863      	ldrb	r3, [r4, #1]
    5688:	2b2a      	cmp	r3, #42	; 0x2a
    568a:	d109      	bne.n	56a0 <_svfiprintf_r+0x128>
    568c:	9b05      	ldr	r3, [sp, #20]
    568e:	3402      	adds	r4, #2
    5690:	1d1a      	adds	r2, r3, #4
    5692:	681b      	ldr	r3, [r3, #0]
    5694:	9205      	str	r2, [sp, #20]
    5696:	2b00      	cmp	r3, #0
    5698:	da0d      	bge.n	56b6 <_svfiprintf_r+0x13e>
    569a:	2301      	movs	r3, #1
    569c:	425b      	negs	r3, r3
    569e:	e00a      	b.n	56b6 <_svfiprintf_r+0x13e>
    56a0:	3401      	adds	r4, #1
    56a2:	2300      	movs	r3, #0
    56a4:	7822      	ldrb	r2, [r4, #0]
    56a6:	3a30      	subs	r2, #48	; 0x30
    56a8:	2a09      	cmp	r2, #9
    56aa:	d804      	bhi.n	56b6 <_svfiprintf_r+0x13e>
    56ac:	210a      	movs	r1, #10
    56ae:	434b      	muls	r3, r1
    56b0:	3401      	adds	r4, #1
    56b2:	189b      	adds	r3, r3, r2
    56b4:	e7f6      	b.n	56a4 <_svfiprintf_r+0x12c>
    56b6:	9307      	str	r3, [sp, #28]
    56b8:	4f23      	ldr	r7, [pc, #140]	; (5748 <_svfiprintf_r+0x1d0>)
    56ba:	7821      	ldrb	r1, [r4, #0]
    56bc:	1c38      	adds	r0, r7, #0
    56be:	2203      	movs	r2, #3
    56c0:	f002 f9ee 	bl	7aa0 <memchr>
    56c4:	2800      	cmp	r0, #0
    56c6:	d006      	beq.n	56d6 <_svfiprintf_r+0x15e>
    56c8:	1bc7      	subs	r7, r0, r7
    56ca:	682b      	ldr	r3, [r5, #0]
    56cc:	2040      	movs	r0, #64	; 0x40
    56ce:	40b8      	lsls	r0, r7
    56d0:	4318      	orrs	r0, r3
    56d2:	6028      	str	r0, [r5, #0]
    56d4:	3401      	adds	r4, #1
    56d6:	7821      	ldrb	r1, [r4, #0]
    56d8:	481c      	ldr	r0, [pc, #112]	; (574c <_svfiprintf_r+0x1d4>)
    56da:	2206      	movs	r2, #6
    56dc:	1c67      	adds	r7, r4, #1
    56de:	7629      	strb	r1, [r5, #24]
    56e0:	f002 f9de 	bl	7aa0 <memchr>
    56e4:	2800      	cmp	r0, #0
    56e6:	d012      	beq.n	570e <_svfiprintf_r+0x196>
    56e8:	4b19      	ldr	r3, [pc, #100]	; (5750 <_svfiprintf_r+0x1d8>)
    56ea:	2b00      	cmp	r3, #0
    56ec:	d106      	bne.n	56fc <_svfiprintf_r+0x184>
    56ee:	9b05      	ldr	r3, [sp, #20]
    56f0:	2207      	movs	r2, #7
    56f2:	3307      	adds	r3, #7
    56f4:	4393      	bics	r3, r2
    56f6:	3308      	adds	r3, #8
    56f8:	9305      	str	r3, [sp, #20]
    56fa:	e014      	b.n	5726 <_svfiprintf_r+0x1ae>
    56fc:	ab05      	add	r3, sp, #20
    56fe:	9300      	str	r3, [sp, #0]
    5700:	9803      	ldr	r0, [sp, #12]
    5702:	1c29      	adds	r1, r5, #0
    5704:	1c32      	adds	r2, r6, #0
    5706:	4b13      	ldr	r3, [pc, #76]	; (5754 <_svfiprintf_r+0x1dc>)
    5708:	f000 f9f6 	bl	5af8 <_printf_float>
    570c:	e007      	b.n	571e <_svfiprintf_r+0x1a6>
    570e:	ab05      	add	r3, sp, #20
    5710:	9300      	str	r3, [sp, #0]
    5712:	9803      	ldr	r0, [sp, #12]
    5714:	1c29      	adds	r1, r5, #0
    5716:	1c32      	adds	r2, r6, #0
    5718:	4b0e      	ldr	r3, [pc, #56]	; (5754 <_svfiprintf_r+0x1dc>)
    571a:	f000 fc8d 	bl	6038 <_printf_i>
    571e:	9004      	str	r0, [sp, #16]
    5720:	9904      	ldr	r1, [sp, #16]
    5722:	3101      	adds	r1, #1
    5724:	d004      	beq.n	5730 <_svfiprintf_r+0x1b8>
    5726:	696a      	ldr	r2, [r5, #20]
    5728:	9904      	ldr	r1, [sp, #16]
    572a:	1853      	adds	r3, r2, r1
    572c:	616b      	str	r3, [r5, #20]
    572e:	e743      	b.n	55b8 <_svfiprintf_r+0x40>
    5730:	89b3      	ldrh	r3, [r6, #12]
    5732:	065a      	lsls	r2, r3, #25
    5734:	d401      	bmi.n	573a <_svfiprintf_r+0x1c2>
    5736:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5738:	e001      	b.n	573e <_svfiprintf_r+0x1c6>
    573a:	2001      	movs	r0, #1
    573c:	4240      	negs	r0, r0
    573e:	b01f      	add	sp, #124	; 0x7c
    5740:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5742:	46c0      	nop			; (mov r8, r8)
    5744:	0000b3a8 	.word	0x0000b3a8
    5748:	0000b3ae 	.word	0x0000b3ae
    574c:	0000b3b2 	.word	0x0000b3b2
    5750:	00005af9 	.word	0x00005af9
    5754:	000054b9 	.word	0x000054b9

00005758 <__sfputc_r>:
    5758:	6893      	ldr	r3, [r2, #8]
    575a:	b510      	push	{r4, lr}
    575c:	3b01      	subs	r3, #1
    575e:	6093      	str	r3, [r2, #8]
    5760:	2b00      	cmp	r3, #0
    5762:	da05      	bge.n	5770 <__sfputc_r+0x18>
    5764:	6994      	ldr	r4, [r2, #24]
    5766:	42a3      	cmp	r3, r4
    5768:	db08      	blt.n	577c <__sfputc_r+0x24>
    576a:	b2cb      	uxtb	r3, r1
    576c:	2b0a      	cmp	r3, #10
    576e:	d005      	beq.n	577c <__sfputc_r+0x24>
    5770:	6813      	ldr	r3, [r2, #0]
    5772:	1c58      	adds	r0, r3, #1
    5774:	6010      	str	r0, [r2, #0]
    5776:	7019      	strb	r1, [r3, #0]
    5778:	b2c8      	uxtb	r0, r1
    577a:	e001      	b.n	5780 <__sfputc_r+0x28>
    577c:	f000 fd72 	bl	6264 <__swbuf_r>
    5780:	bd10      	pop	{r4, pc}

00005782 <__sfputs_r>:
    5782:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5784:	1c06      	adds	r6, r0, #0
    5786:	1c0f      	adds	r7, r1, #0
    5788:	1c14      	adds	r4, r2, #0
    578a:	18d5      	adds	r5, r2, r3
    578c:	42ac      	cmp	r4, r5
    578e:	d008      	beq.n	57a2 <__sfputs_r+0x20>
    5790:	7821      	ldrb	r1, [r4, #0]
    5792:	1c30      	adds	r0, r6, #0
    5794:	1c3a      	adds	r2, r7, #0
    5796:	f7ff ffdf 	bl	5758 <__sfputc_r>
    579a:	3401      	adds	r4, #1
    579c:	1c43      	adds	r3, r0, #1
    579e:	d1f5      	bne.n	578c <__sfputs_r+0xa>
    57a0:	e000      	b.n	57a4 <__sfputs_r+0x22>
    57a2:	2000      	movs	r0, #0
    57a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000057a8 <_vfiprintf_r>:
    57a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    57aa:	b09f      	sub	sp, #124	; 0x7c
    57ac:	1c06      	adds	r6, r0, #0
    57ae:	1c0f      	adds	r7, r1, #0
    57b0:	9203      	str	r2, [sp, #12]
    57b2:	9305      	str	r3, [sp, #20]
    57b4:	2800      	cmp	r0, #0
    57b6:	d004      	beq.n	57c2 <_vfiprintf_r+0x1a>
    57b8:	6981      	ldr	r1, [r0, #24]
    57ba:	2900      	cmp	r1, #0
    57bc:	d101      	bne.n	57c2 <_vfiprintf_r+0x1a>
    57be:	f001 fd8d 	bl	72dc <__sinit>
    57c2:	4b75      	ldr	r3, [pc, #468]	; (5998 <_vfiprintf_r+0x1f0>)
    57c4:	429f      	cmp	r7, r3
    57c6:	d101      	bne.n	57cc <_vfiprintf_r+0x24>
    57c8:	6877      	ldr	r7, [r6, #4]
    57ca:	e008      	b.n	57de <_vfiprintf_r+0x36>
    57cc:	4b73      	ldr	r3, [pc, #460]	; (599c <_vfiprintf_r+0x1f4>)
    57ce:	429f      	cmp	r7, r3
    57d0:	d101      	bne.n	57d6 <_vfiprintf_r+0x2e>
    57d2:	68b7      	ldr	r7, [r6, #8]
    57d4:	e003      	b.n	57de <_vfiprintf_r+0x36>
    57d6:	4b72      	ldr	r3, [pc, #456]	; (59a0 <_vfiprintf_r+0x1f8>)
    57d8:	429f      	cmp	r7, r3
    57da:	d100      	bne.n	57de <_vfiprintf_r+0x36>
    57dc:	68f7      	ldr	r7, [r6, #12]
    57de:	89bb      	ldrh	r3, [r7, #12]
    57e0:	071a      	lsls	r2, r3, #28
    57e2:	d50a      	bpl.n	57fa <_vfiprintf_r+0x52>
    57e4:	693b      	ldr	r3, [r7, #16]
    57e6:	2b00      	cmp	r3, #0
    57e8:	d007      	beq.n	57fa <_vfiprintf_r+0x52>
    57ea:	ad06      	add	r5, sp, #24
    57ec:	2300      	movs	r3, #0
    57ee:	616b      	str	r3, [r5, #20]
    57f0:	2320      	movs	r3, #32
    57f2:	766b      	strb	r3, [r5, #25]
    57f4:	2330      	movs	r3, #48	; 0x30
    57f6:	76ab      	strb	r3, [r5, #26]
    57f8:	e03b      	b.n	5872 <_vfiprintf_r+0xca>
    57fa:	1c30      	adds	r0, r6, #0
    57fc:	1c39      	adds	r1, r7, #0
    57fe:	f000 fd89 	bl	6314 <__swsetup_r>
    5802:	2800      	cmp	r0, #0
    5804:	d0f1      	beq.n	57ea <_vfiprintf_r+0x42>
    5806:	2001      	movs	r0, #1
    5808:	4240      	negs	r0, r0
    580a:	e0c2      	b.n	5992 <_vfiprintf_r+0x1ea>
    580c:	9a05      	ldr	r2, [sp, #20]
    580e:	1d11      	adds	r1, r2, #4
    5810:	6812      	ldr	r2, [r2, #0]
    5812:	9105      	str	r1, [sp, #20]
    5814:	2a00      	cmp	r2, #0
    5816:	db76      	blt.n	5906 <_vfiprintf_r+0x15e>
    5818:	9209      	str	r2, [sp, #36]	; 0x24
    581a:	3401      	adds	r4, #1
    581c:	7823      	ldrb	r3, [r4, #0]
    581e:	2b2e      	cmp	r3, #46	; 0x2e
    5820:	d100      	bne.n	5824 <_vfiprintf_r+0x7c>
    5822:	e081      	b.n	5928 <_vfiprintf_r+0x180>
    5824:	7821      	ldrb	r1, [r4, #0]
    5826:	485f      	ldr	r0, [pc, #380]	; (59a4 <_vfiprintf_r+0x1fc>)
    5828:	2203      	movs	r2, #3
    582a:	f002 f939 	bl	7aa0 <memchr>
    582e:	2800      	cmp	r0, #0
    5830:	d007      	beq.n	5842 <_vfiprintf_r+0x9a>
    5832:	495c      	ldr	r1, [pc, #368]	; (59a4 <_vfiprintf_r+0x1fc>)
    5834:	682a      	ldr	r2, [r5, #0]
    5836:	1a43      	subs	r3, r0, r1
    5838:	2040      	movs	r0, #64	; 0x40
    583a:	4098      	lsls	r0, r3
    583c:	4310      	orrs	r0, r2
    583e:	6028      	str	r0, [r5, #0]
    5840:	3401      	adds	r4, #1
    5842:	7821      	ldrb	r1, [r4, #0]
    5844:	1c63      	adds	r3, r4, #1
    5846:	4858      	ldr	r0, [pc, #352]	; (59a8 <_vfiprintf_r+0x200>)
    5848:	2206      	movs	r2, #6
    584a:	9303      	str	r3, [sp, #12]
    584c:	7629      	strb	r1, [r5, #24]
    584e:	f002 f927 	bl	7aa0 <memchr>
    5852:	2800      	cmp	r0, #0
    5854:	d100      	bne.n	5858 <_vfiprintf_r+0xb0>
    5856:	e08a      	b.n	596e <_vfiprintf_r+0x1c6>
    5858:	4b54      	ldr	r3, [pc, #336]	; (59ac <_vfiprintf_r+0x204>)
    585a:	2b00      	cmp	r3, #0
    585c:	d17e      	bne.n	595c <_vfiprintf_r+0x1b4>
    585e:	9b05      	ldr	r3, [sp, #20]
    5860:	2207      	movs	r2, #7
    5862:	3307      	adds	r3, #7
    5864:	4393      	bics	r3, r2
    5866:	3308      	adds	r3, #8
    5868:	9305      	str	r3, [sp, #20]
    586a:	696a      	ldr	r2, [r5, #20]
    586c:	9904      	ldr	r1, [sp, #16]
    586e:	1853      	adds	r3, r2, r1
    5870:	616b      	str	r3, [r5, #20]
    5872:	9c03      	ldr	r4, [sp, #12]
    5874:	7823      	ldrb	r3, [r4, #0]
    5876:	2b00      	cmp	r3, #0
    5878:	d104      	bne.n	5884 <_vfiprintf_r+0xdc>
    587a:	9903      	ldr	r1, [sp, #12]
    587c:	1a61      	subs	r1, r4, r1
    587e:	9102      	str	r1, [sp, #8]
    5880:	d010      	beq.n	58a4 <_vfiprintf_r+0xfc>
    5882:	e003      	b.n	588c <_vfiprintf_r+0xe4>
    5884:	2b25      	cmp	r3, #37	; 0x25
    5886:	d0f8      	beq.n	587a <_vfiprintf_r+0xd2>
    5888:	3401      	adds	r4, #1
    588a:	e7f3      	b.n	5874 <_vfiprintf_r+0xcc>
    588c:	1c30      	adds	r0, r6, #0
    588e:	1c39      	adds	r1, r7, #0
    5890:	9a03      	ldr	r2, [sp, #12]
    5892:	9b02      	ldr	r3, [sp, #8]
    5894:	f7ff ff75 	bl	5782 <__sfputs_r>
    5898:	3001      	adds	r0, #1
    589a:	d075      	beq.n	5988 <_vfiprintf_r+0x1e0>
    589c:	696a      	ldr	r2, [r5, #20]
    589e:	9902      	ldr	r1, [sp, #8]
    58a0:	1853      	adds	r3, r2, r1
    58a2:	616b      	str	r3, [r5, #20]
    58a4:	7823      	ldrb	r3, [r4, #0]
    58a6:	2b00      	cmp	r3, #0
    58a8:	d06e      	beq.n	5988 <_vfiprintf_r+0x1e0>
    58aa:	2201      	movs	r2, #1
    58ac:	4252      	negs	r2, r2
    58ae:	606a      	str	r2, [r5, #4]
    58b0:	466a      	mov	r2, sp
    58b2:	2300      	movs	r3, #0
    58b4:	325b      	adds	r2, #91	; 0x5b
    58b6:	3401      	adds	r4, #1
    58b8:	602b      	str	r3, [r5, #0]
    58ba:	60eb      	str	r3, [r5, #12]
    58bc:	60ab      	str	r3, [r5, #8]
    58be:	7013      	strb	r3, [r2, #0]
    58c0:	65ab      	str	r3, [r5, #88]	; 0x58
    58c2:	7821      	ldrb	r1, [r4, #0]
    58c4:	483a      	ldr	r0, [pc, #232]	; (59b0 <_vfiprintf_r+0x208>)
    58c6:	2205      	movs	r2, #5
    58c8:	f002 f8ea 	bl	7aa0 <memchr>
    58cc:	2800      	cmp	r0, #0
    58ce:	d008      	beq.n	58e2 <_vfiprintf_r+0x13a>
    58d0:	4a37      	ldr	r2, [pc, #220]	; (59b0 <_vfiprintf_r+0x208>)
    58d2:	3401      	adds	r4, #1
    58d4:	1a83      	subs	r3, r0, r2
    58d6:	2001      	movs	r0, #1
    58d8:	4098      	lsls	r0, r3
    58da:	682b      	ldr	r3, [r5, #0]
    58dc:	4318      	orrs	r0, r3
    58de:	6028      	str	r0, [r5, #0]
    58e0:	e7ef      	b.n	58c2 <_vfiprintf_r+0x11a>
    58e2:	682b      	ldr	r3, [r5, #0]
    58e4:	06d9      	lsls	r1, r3, #27
    58e6:	d503      	bpl.n	58f0 <_vfiprintf_r+0x148>
    58e8:	466a      	mov	r2, sp
    58ea:	2120      	movs	r1, #32
    58ec:	325b      	adds	r2, #91	; 0x5b
    58ee:	7011      	strb	r1, [r2, #0]
    58f0:	071a      	lsls	r2, r3, #28
    58f2:	d503      	bpl.n	58fc <_vfiprintf_r+0x154>
    58f4:	466a      	mov	r2, sp
    58f6:	212b      	movs	r1, #43	; 0x2b
    58f8:	325b      	adds	r2, #91	; 0x5b
    58fa:	7011      	strb	r1, [r2, #0]
    58fc:	7822      	ldrb	r2, [r4, #0]
    58fe:	2a2a      	cmp	r2, #42	; 0x2a
    5900:	d084      	beq.n	580c <_vfiprintf_r+0x64>
    5902:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5904:	e005      	b.n	5912 <_vfiprintf_r+0x16a>
    5906:	4252      	negs	r2, r2
    5908:	60ea      	str	r2, [r5, #12]
    590a:	2202      	movs	r2, #2
    590c:	4313      	orrs	r3, r2
    590e:	602b      	str	r3, [r5, #0]
    5910:	e783      	b.n	581a <_vfiprintf_r+0x72>
    5912:	7822      	ldrb	r2, [r4, #0]
    5914:	3a30      	subs	r2, #48	; 0x30
    5916:	2a09      	cmp	r2, #9
    5918:	d804      	bhi.n	5924 <_vfiprintf_r+0x17c>
    591a:	210a      	movs	r1, #10
    591c:	434b      	muls	r3, r1
    591e:	3401      	adds	r4, #1
    5920:	189b      	adds	r3, r3, r2
    5922:	e7f6      	b.n	5912 <_vfiprintf_r+0x16a>
    5924:	9309      	str	r3, [sp, #36]	; 0x24
    5926:	e779      	b.n	581c <_vfiprintf_r+0x74>
    5928:	7863      	ldrb	r3, [r4, #1]
    592a:	2b2a      	cmp	r3, #42	; 0x2a
    592c:	d109      	bne.n	5942 <_vfiprintf_r+0x19a>
    592e:	9b05      	ldr	r3, [sp, #20]
    5930:	3402      	adds	r4, #2
    5932:	1d1a      	adds	r2, r3, #4
    5934:	681b      	ldr	r3, [r3, #0]
    5936:	9205      	str	r2, [sp, #20]
    5938:	2b00      	cmp	r3, #0
    593a:	da0d      	bge.n	5958 <_vfiprintf_r+0x1b0>
    593c:	2301      	movs	r3, #1
    593e:	425b      	negs	r3, r3
    5940:	e00a      	b.n	5958 <_vfiprintf_r+0x1b0>
    5942:	3401      	adds	r4, #1
    5944:	2300      	movs	r3, #0
    5946:	7822      	ldrb	r2, [r4, #0]
    5948:	3a30      	subs	r2, #48	; 0x30
    594a:	2a09      	cmp	r2, #9
    594c:	d804      	bhi.n	5958 <_vfiprintf_r+0x1b0>
    594e:	210a      	movs	r1, #10
    5950:	434b      	muls	r3, r1
    5952:	3401      	adds	r4, #1
    5954:	189b      	adds	r3, r3, r2
    5956:	e7f6      	b.n	5946 <_vfiprintf_r+0x19e>
    5958:	9307      	str	r3, [sp, #28]
    595a:	e763      	b.n	5824 <_vfiprintf_r+0x7c>
    595c:	ab05      	add	r3, sp, #20
    595e:	9300      	str	r3, [sp, #0]
    5960:	1c30      	adds	r0, r6, #0
    5962:	1c29      	adds	r1, r5, #0
    5964:	1c3a      	adds	r2, r7, #0
    5966:	4b13      	ldr	r3, [pc, #76]	; (59b4 <_vfiprintf_r+0x20c>)
    5968:	f000 f8c6 	bl	5af8 <_printf_float>
    596c:	e007      	b.n	597e <_vfiprintf_r+0x1d6>
    596e:	ab05      	add	r3, sp, #20
    5970:	9300      	str	r3, [sp, #0]
    5972:	1c30      	adds	r0, r6, #0
    5974:	1c29      	adds	r1, r5, #0
    5976:	1c3a      	adds	r2, r7, #0
    5978:	4b0e      	ldr	r3, [pc, #56]	; (59b4 <_vfiprintf_r+0x20c>)
    597a:	f000 fb5d 	bl	6038 <_printf_i>
    597e:	9004      	str	r0, [sp, #16]
    5980:	9904      	ldr	r1, [sp, #16]
    5982:	3101      	adds	r1, #1
    5984:	d000      	beq.n	5988 <_vfiprintf_r+0x1e0>
    5986:	e770      	b.n	586a <_vfiprintf_r+0xc2>
    5988:	89bb      	ldrh	r3, [r7, #12]
    598a:	065a      	lsls	r2, r3, #25
    598c:	d500      	bpl.n	5990 <_vfiprintf_r+0x1e8>
    598e:	e73a      	b.n	5806 <_vfiprintf_r+0x5e>
    5990:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5992:	b01f      	add	sp, #124	; 0x7c
    5994:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5996:	46c0      	nop			; (mov r8, r8)
    5998:	0000b4fc 	.word	0x0000b4fc
    599c:	0000b51c 	.word	0x0000b51c
    59a0:	0000b53c 	.word	0x0000b53c
    59a4:	0000b3ae 	.word	0x0000b3ae
    59a8:	0000b3b2 	.word	0x0000b3b2
    59ac:	00005af9 	.word	0x00005af9
    59b0:	0000b3a8 	.word	0x0000b3a8
    59b4:	00005783 	.word	0x00005783

000059b8 <__cvt>:
    59b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59ba:	b08b      	sub	sp, #44	; 0x2c
    59bc:	1c16      	adds	r6, r2, #0
    59be:	1c1c      	adds	r4, r3, #0
    59c0:	9912      	ldr	r1, [sp, #72]	; 0x48
    59c2:	d504      	bpl.n	59ce <__cvt+0x16>
    59c4:	2280      	movs	r2, #128	; 0x80
    59c6:	0612      	lsls	r2, r2, #24
    59c8:	18a4      	adds	r4, r4, r2
    59ca:	232d      	movs	r3, #45	; 0x2d
    59cc:	e000      	b.n	59d0 <__cvt+0x18>
    59ce:	2300      	movs	r3, #0
    59d0:	9f14      	ldr	r7, [sp, #80]	; 0x50
    59d2:	700b      	strb	r3, [r1, #0]
    59d4:	2320      	movs	r3, #32
    59d6:	439f      	bics	r7, r3
    59d8:	2f46      	cmp	r7, #70	; 0x46
    59da:	d008      	beq.n	59ee <__cvt+0x36>
    59dc:	1c3a      	adds	r2, r7, #0
    59de:	3a45      	subs	r2, #69	; 0x45
    59e0:	4251      	negs	r1, r2
    59e2:	414a      	adcs	r2, r1
    59e4:	9910      	ldr	r1, [sp, #64]	; 0x40
    59e6:	2302      	movs	r3, #2
    59e8:	1889      	adds	r1, r1, r2
    59ea:	9110      	str	r1, [sp, #64]	; 0x40
    59ec:	e000      	b.n	59f0 <__cvt+0x38>
    59ee:	2303      	movs	r3, #3
    59f0:	9300      	str	r3, [sp, #0]
    59f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    59f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    59f6:	9302      	str	r3, [sp, #8]
    59f8:	ab08      	add	r3, sp, #32
    59fa:	9303      	str	r3, [sp, #12]
    59fc:	ab09      	add	r3, sp, #36	; 0x24
    59fe:	9201      	str	r2, [sp, #4]
    5a00:	9304      	str	r3, [sp, #16]
    5a02:	1c32      	adds	r2, r6, #0
    5a04:	1c23      	adds	r3, r4, #0
    5a06:	f000 fd83 	bl	6510 <_dtoa_r>
    5a0a:	1c05      	adds	r5, r0, #0
    5a0c:	2f47      	cmp	r7, #71	; 0x47
    5a0e:	d102      	bne.n	5a16 <__cvt+0x5e>
    5a10:	9911      	ldr	r1, [sp, #68]	; 0x44
    5a12:	07c9      	lsls	r1, r1, #31
    5a14:	d52c      	bpl.n	5a70 <__cvt+0xb8>
    5a16:	9910      	ldr	r1, [sp, #64]	; 0x40
    5a18:	1869      	adds	r1, r5, r1
    5a1a:	9107      	str	r1, [sp, #28]
    5a1c:	2f46      	cmp	r7, #70	; 0x46
    5a1e:	d114      	bne.n	5a4a <__cvt+0x92>
    5a20:	782b      	ldrb	r3, [r5, #0]
    5a22:	2b30      	cmp	r3, #48	; 0x30
    5a24:	d10c      	bne.n	5a40 <__cvt+0x88>
    5a26:	1c30      	adds	r0, r6, #0
    5a28:	1c21      	adds	r1, r4, #0
    5a2a:	4b16      	ldr	r3, [pc, #88]	; (5a84 <__cvt+0xcc>)
    5a2c:	4a14      	ldr	r2, [pc, #80]	; (5a80 <__cvt+0xc8>)
    5a2e:	f002 fee3 	bl	87f8 <__aeabi_dcmpeq>
    5a32:	2800      	cmp	r0, #0
    5a34:	d104      	bne.n	5a40 <__cvt+0x88>
    5a36:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5a38:	2301      	movs	r3, #1
    5a3a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5a3c:	1a9b      	subs	r3, r3, r2
    5a3e:	600b      	str	r3, [r1, #0]
    5a40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5a42:	9907      	ldr	r1, [sp, #28]
    5a44:	6813      	ldr	r3, [r2, #0]
    5a46:	18c9      	adds	r1, r1, r3
    5a48:	9107      	str	r1, [sp, #28]
    5a4a:	1c30      	adds	r0, r6, #0
    5a4c:	1c21      	adds	r1, r4, #0
    5a4e:	4b0d      	ldr	r3, [pc, #52]	; (5a84 <__cvt+0xcc>)
    5a50:	4a0b      	ldr	r2, [pc, #44]	; (5a80 <__cvt+0xc8>)
    5a52:	f002 fed1 	bl	87f8 <__aeabi_dcmpeq>
    5a56:	2800      	cmp	r0, #0
    5a58:	d001      	beq.n	5a5e <__cvt+0xa6>
    5a5a:	9a07      	ldr	r2, [sp, #28]
    5a5c:	9209      	str	r2, [sp, #36]	; 0x24
    5a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5a60:	9907      	ldr	r1, [sp, #28]
    5a62:	428b      	cmp	r3, r1
    5a64:	d204      	bcs.n	5a70 <__cvt+0xb8>
    5a66:	1c5a      	adds	r2, r3, #1
    5a68:	9209      	str	r2, [sp, #36]	; 0x24
    5a6a:	2230      	movs	r2, #48	; 0x30
    5a6c:	701a      	strb	r2, [r3, #0]
    5a6e:	e7f6      	b.n	5a5e <__cvt+0xa6>
    5a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5a72:	1c28      	adds	r0, r5, #0
    5a74:	1b5a      	subs	r2, r3, r5
    5a76:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5a78:	601a      	str	r2, [r3, #0]
    5a7a:	b00b      	add	sp, #44	; 0x2c
    5a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a7e:	46c0      	nop			; (mov r8, r8)
	...

00005a88 <__exponent>:
    5a88:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a8a:	232b      	movs	r3, #43	; 0x2b
    5a8c:	b085      	sub	sp, #20
    5a8e:	1c05      	adds	r5, r0, #0
    5a90:	1c0c      	adds	r4, r1, #0
    5a92:	7002      	strb	r2, [r0, #0]
    5a94:	1c86      	adds	r6, r0, #2
    5a96:	2900      	cmp	r1, #0
    5a98:	da01      	bge.n	5a9e <__exponent+0x16>
    5a9a:	424c      	negs	r4, r1
    5a9c:	232d      	movs	r3, #45	; 0x2d
    5a9e:	706b      	strb	r3, [r5, #1]
    5aa0:	2c09      	cmp	r4, #9
    5aa2:	dd1e      	ble.n	5ae2 <__exponent+0x5a>
    5aa4:	466f      	mov	r7, sp
    5aa6:	370e      	adds	r7, #14
    5aa8:	1c20      	adds	r0, r4, #0
    5aaa:	210a      	movs	r1, #10
    5aac:	9701      	str	r7, [sp, #4]
    5aae:	f002 fe87 	bl	87c0 <__aeabi_idivmod>
    5ab2:	3130      	adds	r1, #48	; 0x30
    5ab4:	7039      	strb	r1, [r7, #0]
    5ab6:	1c20      	adds	r0, r4, #0
    5ab8:	210a      	movs	r1, #10
    5aba:	f002 fe2b 	bl	8714 <__aeabi_idiv>
    5abe:	3f01      	subs	r7, #1
    5ac0:	1e04      	subs	r4, r0, #0
    5ac2:	2c09      	cmp	r4, #9
    5ac4:	dcf0      	bgt.n	5aa8 <__exponent+0x20>
    5ac6:	9b01      	ldr	r3, [sp, #4]
    5ac8:	3430      	adds	r4, #48	; 0x30
    5aca:	3b01      	subs	r3, #1
    5acc:	701c      	strb	r4, [r3, #0]
    5ace:	466a      	mov	r2, sp
    5ad0:	320f      	adds	r2, #15
    5ad2:	1c30      	adds	r0, r6, #0
    5ad4:	4293      	cmp	r3, r2
    5ad6:	d209      	bcs.n	5aec <__exponent+0x64>
    5ad8:	781a      	ldrb	r2, [r3, #0]
    5ada:	3301      	adds	r3, #1
    5adc:	7032      	strb	r2, [r6, #0]
    5ade:	3601      	adds	r6, #1
    5ae0:	e7f5      	b.n	5ace <__exponent+0x46>
    5ae2:	2330      	movs	r3, #48	; 0x30
    5ae4:	18e4      	adds	r4, r4, r3
    5ae6:	7033      	strb	r3, [r6, #0]
    5ae8:	1cb0      	adds	r0, r6, #2
    5aea:	7074      	strb	r4, [r6, #1]
    5aec:	1b40      	subs	r0, r0, r5
    5aee:	b005      	add	sp, #20
    5af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5af2:	0000      	movs	r0, r0
    5af4:	0000      	movs	r0, r0
	...

00005af8 <_printf_float>:
    5af8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5afa:	b093      	sub	sp, #76	; 0x4c
    5afc:	1c0c      	adds	r4, r1, #0
    5afe:	920a      	str	r2, [sp, #40]	; 0x28
    5b00:	930b      	str	r3, [sp, #44]	; 0x2c
    5b02:	9e18      	ldr	r6, [sp, #96]	; 0x60
    5b04:	1c05      	adds	r5, r0, #0
    5b06:	f001 ff6d 	bl	79e4 <_localeconv_r>
    5b0a:	6800      	ldr	r0, [r0, #0]
    5b0c:	900c      	str	r0, [sp, #48]	; 0x30
    5b0e:	f7fe fdc1 	bl	4694 <strlen>
    5b12:	2300      	movs	r3, #0
    5b14:	9310      	str	r3, [sp, #64]	; 0x40
    5b16:	6833      	ldr	r3, [r6, #0]
    5b18:	2207      	movs	r2, #7
    5b1a:	3307      	adds	r3, #7
    5b1c:	4393      	bics	r3, r2
    5b1e:	1c1a      	adds	r2, r3, #0
    5b20:	3208      	adds	r2, #8
    5b22:	900d      	str	r0, [sp, #52]	; 0x34
    5b24:	7e27      	ldrb	r7, [r4, #24]
    5b26:	6818      	ldr	r0, [r3, #0]
    5b28:	6859      	ldr	r1, [r3, #4]
    5b2a:	6032      	str	r2, [r6, #0]
    5b2c:	64a0      	str	r0, [r4, #72]	; 0x48
    5b2e:	64e1      	str	r1, [r4, #76]	; 0x4c
    5b30:	f7fe fc52 	bl	43d8 <__fpclassifyd>
    5b34:	2801      	cmp	r0, #1
    5b36:	d119      	bne.n	5b6c <_printf_float+0x74>
    5b38:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5b3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5b3c:	4bb9      	ldr	r3, [pc, #740]	; (5e24 <_printf_float+0x32c>)
    5b3e:	4ab8      	ldr	r2, [pc, #736]	; (5e20 <_printf_float+0x328>)
    5b40:	f002 fe60 	bl	8804 <__aeabi_dcmplt>
    5b44:	2800      	cmp	r0, #0
    5b46:	d003      	beq.n	5b50 <_printf_float+0x58>
    5b48:	1c23      	adds	r3, r4, #0
    5b4a:	222d      	movs	r2, #45	; 0x2d
    5b4c:	3343      	adds	r3, #67	; 0x43
    5b4e:	701a      	strb	r2, [r3, #0]
    5b50:	2f47      	cmp	r7, #71	; 0x47
    5b52:	d801      	bhi.n	5b58 <_printf_float+0x60>
    5b54:	4eb4      	ldr	r6, [pc, #720]	; (5e28 <_printf_float+0x330>)
    5b56:	e000      	b.n	5b5a <_printf_float+0x62>
    5b58:	4eb4      	ldr	r6, [pc, #720]	; (5e2c <_printf_float+0x334>)
    5b5a:	2303      	movs	r3, #3
    5b5c:	6820      	ldr	r0, [r4, #0]
    5b5e:	6123      	str	r3, [r4, #16]
    5b60:	2304      	movs	r3, #4
    5b62:	4398      	bics	r0, r3
    5b64:	2100      	movs	r1, #0
    5b66:	6020      	str	r0, [r4, #0]
    5b68:	9109      	str	r1, [sp, #36]	; 0x24
    5b6a:	e091      	b.n	5c90 <_printf_float+0x198>
    5b6c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5b6e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5b70:	f7fe fc32 	bl	43d8 <__fpclassifyd>
    5b74:	6823      	ldr	r3, [r4, #0]
    5b76:	2800      	cmp	r0, #0
    5b78:	d10c      	bne.n	5b94 <_printf_float+0x9c>
    5b7a:	2f47      	cmp	r7, #71	; 0x47
    5b7c:	d801      	bhi.n	5b82 <_printf_float+0x8a>
    5b7e:	4eac      	ldr	r6, [pc, #688]	; (5e30 <_printf_float+0x338>)
    5b80:	e000      	b.n	5b84 <_printf_float+0x8c>
    5b82:	4eac      	ldr	r6, [pc, #688]	; (5e34 <_printf_float+0x33c>)
    5b84:	2203      	movs	r2, #3
    5b86:	6122      	str	r2, [r4, #16]
    5b88:	2204      	movs	r2, #4
    5b8a:	4393      	bics	r3, r2
    5b8c:	2200      	movs	r2, #0
    5b8e:	6023      	str	r3, [r4, #0]
    5b90:	9209      	str	r2, [sp, #36]	; 0x24
    5b92:	e07d      	b.n	5c90 <_printf_float+0x198>
    5b94:	6862      	ldr	r2, [r4, #4]
    5b96:	1c56      	adds	r6, r2, #1
    5b98:	d101      	bne.n	5b9e <_printf_float+0xa6>
    5b9a:	2206      	movs	r2, #6
    5b9c:	e007      	b.n	5bae <_printf_float+0xb6>
    5b9e:	2120      	movs	r1, #32
    5ba0:	1c38      	adds	r0, r7, #0
    5ba2:	4388      	bics	r0, r1
    5ba4:	2847      	cmp	r0, #71	; 0x47
    5ba6:	d103      	bne.n	5bb0 <_printf_float+0xb8>
    5ba8:	2a00      	cmp	r2, #0
    5baa:	d101      	bne.n	5bb0 <_printf_float+0xb8>
    5bac:	2201      	movs	r2, #1
    5bae:	6062      	str	r2, [r4, #4]
    5bb0:	2280      	movs	r2, #128	; 0x80
    5bb2:	00d2      	lsls	r2, r2, #3
    5bb4:	4313      	orrs	r3, r2
    5bb6:	6023      	str	r3, [r4, #0]
    5bb8:	9301      	str	r3, [sp, #4]
    5bba:	466b      	mov	r3, sp
    5bbc:	333b      	adds	r3, #59	; 0x3b
    5bbe:	9302      	str	r3, [sp, #8]
    5bc0:	ab0f      	add	r3, sp, #60	; 0x3c
    5bc2:	6861      	ldr	r1, [r4, #4]
    5bc4:	9303      	str	r3, [sp, #12]
    5bc6:	ab10      	add	r3, sp, #64	; 0x40
    5bc8:	9305      	str	r3, [sp, #20]
    5bca:	2300      	movs	r3, #0
    5bcc:	9100      	str	r1, [sp, #0]
    5bce:	9306      	str	r3, [sp, #24]
    5bd0:	9704      	str	r7, [sp, #16]
    5bd2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    5bd4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    5bd6:	1c28      	adds	r0, r5, #0
    5bd8:	f7ff feee 	bl	59b8 <__cvt>
    5bdc:	2320      	movs	r3, #32
    5bde:	1c3a      	adds	r2, r7, #0
    5be0:	1c06      	adds	r6, r0, #0
    5be2:	439a      	bics	r2, r3
    5be4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5be6:	2a47      	cmp	r2, #71	; 0x47
    5be8:	d107      	bne.n	5bfa <_printf_float+0x102>
    5bea:	1ccb      	adds	r3, r1, #3
    5bec:	db02      	blt.n	5bf4 <_printf_float+0xfc>
    5bee:	6860      	ldr	r0, [r4, #4]
    5bf0:	4281      	cmp	r1, r0
    5bf2:	dd2e      	ble.n	5c52 <_printf_float+0x15a>
    5bf4:	3f02      	subs	r7, #2
    5bf6:	b2ff      	uxtb	r7, r7
    5bf8:	e001      	b.n	5bfe <_printf_float+0x106>
    5bfa:	2f65      	cmp	r7, #101	; 0x65
    5bfc:	d812      	bhi.n	5c24 <_printf_float+0x12c>
    5bfe:	1c20      	adds	r0, r4, #0
    5c00:	3901      	subs	r1, #1
    5c02:	1c3a      	adds	r2, r7, #0
    5c04:	3050      	adds	r0, #80	; 0x50
    5c06:	910f      	str	r1, [sp, #60]	; 0x3c
    5c08:	f7ff ff3e 	bl	5a88 <__exponent>
    5c0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c0e:	9009      	str	r0, [sp, #36]	; 0x24
    5c10:	18c2      	adds	r2, r0, r3
    5c12:	6122      	str	r2, [r4, #16]
    5c14:	2b01      	cmp	r3, #1
    5c16:	dc02      	bgt.n	5c1e <_printf_float+0x126>
    5c18:	6821      	ldr	r1, [r4, #0]
    5c1a:	07c9      	lsls	r1, r1, #31
    5c1c:	d52f      	bpl.n	5c7e <_printf_float+0x186>
    5c1e:	3201      	adds	r2, #1
    5c20:	6122      	str	r2, [r4, #16]
    5c22:	e02c      	b.n	5c7e <_printf_float+0x186>
    5c24:	2f66      	cmp	r7, #102	; 0x66
    5c26:	d115      	bne.n	5c54 <_printf_float+0x15c>
    5c28:	6863      	ldr	r3, [r4, #4]
    5c2a:	2900      	cmp	r1, #0
    5c2c:	dd08      	ble.n	5c40 <_printf_float+0x148>
    5c2e:	6121      	str	r1, [r4, #16]
    5c30:	2b00      	cmp	r3, #0
    5c32:	d102      	bne.n	5c3a <_printf_float+0x142>
    5c34:	6822      	ldr	r2, [r4, #0]
    5c36:	07d2      	lsls	r2, r2, #31
    5c38:	d51d      	bpl.n	5c76 <_printf_float+0x17e>
    5c3a:	3301      	adds	r3, #1
    5c3c:	18c9      	adds	r1, r1, r3
    5c3e:	e011      	b.n	5c64 <_printf_float+0x16c>
    5c40:	2b00      	cmp	r3, #0
    5c42:	d103      	bne.n	5c4c <_printf_float+0x154>
    5c44:	6820      	ldr	r0, [r4, #0]
    5c46:	2201      	movs	r2, #1
    5c48:	4210      	tst	r0, r2
    5c4a:	d000      	beq.n	5c4e <_printf_float+0x156>
    5c4c:	1c9a      	adds	r2, r3, #2
    5c4e:	6122      	str	r2, [r4, #16]
    5c50:	e011      	b.n	5c76 <_printf_float+0x17e>
    5c52:	2767      	movs	r7, #103	; 0x67
    5c54:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5c56:	4291      	cmp	r1, r2
    5c58:	db06      	blt.n	5c68 <_printf_float+0x170>
    5c5a:	6822      	ldr	r2, [r4, #0]
    5c5c:	6121      	str	r1, [r4, #16]
    5c5e:	07d2      	lsls	r2, r2, #31
    5c60:	d509      	bpl.n	5c76 <_printf_float+0x17e>
    5c62:	3101      	adds	r1, #1
    5c64:	6121      	str	r1, [r4, #16]
    5c66:	e006      	b.n	5c76 <_printf_float+0x17e>
    5c68:	2301      	movs	r3, #1
    5c6a:	2900      	cmp	r1, #0
    5c6c:	dc01      	bgt.n	5c72 <_printf_float+0x17a>
    5c6e:	2302      	movs	r3, #2
    5c70:	1a5b      	subs	r3, r3, r1
    5c72:	18d3      	adds	r3, r2, r3
    5c74:	6123      	str	r3, [r4, #16]
    5c76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5c78:	2000      	movs	r0, #0
    5c7a:	65a3      	str	r3, [r4, #88]	; 0x58
    5c7c:	9009      	str	r0, [sp, #36]	; 0x24
    5c7e:	466b      	mov	r3, sp
    5c80:	333b      	adds	r3, #59	; 0x3b
    5c82:	781b      	ldrb	r3, [r3, #0]
    5c84:	2b00      	cmp	r3, #0
    5c86:	d003      	beq.n	5c90 <_printf_float+0x198>
    5c88:	1c23      	adds	r3, r4, #0
    5c8a:	222d      	movs	r2, #45	; 0x2d
    5c8c:	3343      	adds	r3, #67	; 0x43
    5c8e:	701a      	strb	r2, [r3, #0]
    5c90:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5c92:	1c28      	adds	r0, r5, #0
    5c94:	9100      	str	r1, [sp, #0]
    5c96:	aa11      	add	r2, sp, #68	; 0x44
    5c98:	1c21      	adds	r1, r4, #0
    5c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5c9c:	f000 f958 	bl	5f50 <_printf_common>
    5ca0:	3001      	adds	r0, #1
    5ca2:	d102      	bne.n	5caa <_printf_float+0x1b2>
    5ca4:	2001      	movs	r0, #1
    5ca6:	4240      	negs	r0, r0
    5ca8:	e14c      	b.n	5f44 <_printf_float+0x44c>
    5caa:	6822      	ldr	r2, [r4, #0]
    5cac:	0553      	lsls	r3, r2, #21
    5cae:	d404      	bmi.n	5cba <_printf_float+0x1c2>
    5cb0:	1c28      	adds	r0, r5, #0
    5cb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cb4:	1c32      	adds	r2, r6, #0
    5cb6:	6923      	ldr	r3, [r4, #16]
    5cb8:	e067      	b.n	5d8a <_printf_float+0x292>
    5cba:	2f65      	cmp	r7, #101	; 0x65
    5cbc:	d800      	bhi.n	5cc0 <_printf_float+0x1c8>
    5cbe:	e0e0      	b.n	5e82 <_printf_float+0x38a>
    5cc0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5cc2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5cc4:	4b57      	ldr	r3, [pc, #348]	; (5e24 <_printf_float+0x32c>)
    5cc6:	4a56      	ldr	r2, [pc, #344]	; (5e20 <_printf_float+0x328>)
    5cc8:	f002 fd96 	bl	87f8 <__aeabi_dcmpeq>
    5ccc:	2800      	cmp	r0, #0
    5cce:	d02b      	beq.n	5d28 <_printf_float+0x230>
    5cd0:	1c28      	adds	r0, r5, #0
    5cd2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cd4:	4a58      	ldr	r2, [pc, #352]	; (5e38 <_printf_float+0x340>)
    5cd6:	2301      	movs	r3, #1
    5cd8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5cda:	47b0      	blx	r6
    5cdc:	3001      	adds	r0, #1
    5cde:	d0e1      	beq.n	5ca4 <_printf_float+0x1ac>
    5ce0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5ce2:	9810      	ldr	r0, [sp, #64]	; 0x40
    5ce4:	4287      	cmp	r7, r0
    5ce6:	db07      	blt.n	5cf8 <_printf_float+0x200>
    5ce8:	6821      	ldr	r1, [r4, #0]
    5cea:	07c9      	lsls	r1, r1, #31
    5cec:	d404      	bmi.n	5cf8 <_printf_float+0x200>
    5cee:	6827      	ldr	r7, [r4, #0]
    5cf0:	07bf      	lsls	r7, r7, #30
    5cf2:	d500      	bpl.n	5cf6 <_printf_float+0x1fe>
    5cf4:	e10e      	b.n	5f14 <_printf_float+0x41c>
    5cf6:	e113      	b.n	5f20 <_printf_float+0x428>
    5cf8:	1c28      	adds	r0, r5, #0
    5cfa:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5d00:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5d02:	47b0      	blx	r6
    5d04:	3001      	adds	r0, #1
    5d06:	d0cd      	beq.n	5ca4 <_printf_float+0x1ac>
    5d08:	2600      	movs	r6, #0
    5d0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5d0c:	3b01      	subs	r3, #1
    5d0e:	429e      	cmp	r6, r3
    5d10:	daed      	bge.n	5cee <_printf_float+0x1f6>
    5d12:	1c22      	adds	r2, r4, #0
    5d14:	1c28      	adds	r0, r5, #0
    5d16:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d18:	321a      	adds	r2, #26
    5d1a:	2301      	movs	r3, #1
    5d1c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d1e:	47b8      	blx	r7
    5d20:	3001      	adds	r0, #1
    5d22:	d0bf      	beq.n	5ca4 <_printf_float+0x1ac>
    5d24:	3601      	adds	r6, #1
    5d26:	e7f0      	b.n	5d0a <_printf_float+0x212>
    5d28:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5d2a:	2800      	cmp	r0, #0
    5d2c:	dc30      	bgt.n	5d90 <_printf_float+0x298>
    5d2e:	1c28      	adds	r0, r5, #0
    5d30:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d32:	4a41      	ldr	r2, [pc, #260]	; (5e38 <_printf_float+0x340>)
    5d34:	2301      	movs	r3, #1
    5d36:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d38:	47b8      	blx	r7
    5d3a:	3001      	adds	r0, #1
    5d3c:	d0b2      	beq.n	5ca4 <_printf_float+0x1ac>
    5d3e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5d40:	2800      	cmp	r0, #0
    5d42:	d105      	bne.n	5d50 <_printf_float+0x258>
    5d44:	9910      	ldr	r1, [sp, #64]	; 0x40
    5d46:	2900      	cmp	r1, #0
    5d48:	d102      	bne.n	5d50 <_printf_float+0x258>
    5d4a:	6822      	ldr	r2, [r4, #0]
    5d4c:	07d2      	lsls	r2, r2, #31
    5d4e:	d5ce      	bpl.n	5cee <_printf_float+0x1f6>
    5d50:	1c28      	adds	r0, r5, #0
    5d52:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5d58:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d5a:	47b8      	blx	r7
    5d5c:	3001      	adds	r0, #1
    5d5e:	d0a1      	beq.n	5ca4 <_printf_float+0x1ac>
    5d60:	2700      	movs	r7, #0
    5d62:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5d64:	9709      	str	r7, [sp, #36]	; 0x24
    5d66:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5d68:	4243      	negs	r3, r0
    5d6a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d6c:	1c28      	adds	r0, r5, #0
    5d6e:	429f      	cmp	r7, r3
    5d70:	da09      	bge.n	5d86 <_printf_float+0x28e>
    5d72:	1c22      	adds	r2, r4, #0
    5d74:	321a      	adds	r2, #26
    5d76:	2301      	movs	r3, #1
    5d78:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d7a:	47b8      	blx	r7
    5d7c:	3001      	adds	r0, #1
    5d7e:	d091      	beq.n	5ca4 <_printf_float+0x1ac>
    5d80:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5d82:	3701      	adds	r7, #1
    5d84:	e7ed      	b.n	5d62 <_printf_float+0x26a>
    5d86:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5d88:	1c32      	adds	r2, r6, #0
    5d8a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5d8c:	47b0      	blx	r6
    5d8e:	e0b5      	b.n	5efc <_printf_float+0x404>
    5d90:	9f10      	ldr	r7, [sp, #64]	; 0x40
    5d92:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5d94:	9708      	str	r7, [sp, #32]
    5d96:	429f      	cmp	r7, r3
    5d98:	dd00      	ble.n	5d9c <_printf_float+0x2a4>
    5d9a:	9308      	str	r3, [sp, #32]
    5d9c:	9f08      	ldr	r7, [sp, #32]
    5d9e:	2f00      	cmp	r7, #0
    5da0:	dc01      	bgt.n	5da6 <_printf_float+0x2ae>
    5da2:	2700      	movs	r7, #0
    5da4:	e014      	b.n	5dd0 <_printf_float+0x2d8>
    5da6:	1c28      	adds	r0, r5, #0
    5da8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5daa:	1c32      	adds	r2, r6, #0
    5dac:	9b08      	ldr	r3, [sp, #32]
    5dae:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5db0:	47b8      	blx	r7
    5db2:	3001      	adds	r0, #1
    5db4:	d1f5      	bne.n	5da2 <_printf_float+0x2aa>
    5db6:	e775      	b.n	5ca4 <_printf_float+0x1ac>
    5db8:	1c22      	adds	r2, r4, #0
    5dba:	1c28      	adds	r0, r5, #0
    5dbc:	990a      	ldr	r1, [sp, #40]	; 0x28
    5dbe:	321a      	adds	r2, #26
    5dc0:	2301      	movs	r3, #1
    5dc2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5dc4:	47b8      	blx	r7
    5dc6:	3001      	adds	r0, #1
    5dc8:	d100      	bne.n	5dcc <_printf_float+0x2d4>
    5dca:	e76b      	b.n	5ca4 <_printf_float+0x1ac>
    5dcc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5dce:	3701      	adds	r7, #1
    5dd0:	9709      	str	r7, [sp, #36]	; 0x24
    5dd2:	9f08      	ldr	r7, [sp, #32]
    5dd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5dd6:	43fa      	mvns	r2, r7
    5dd8:	17d2      	asrs	r2, r2, #31
    5dda:	403a      	ands	r2, r7
    5ddc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5dde:	1a9a      	subs	r2, r3, r2
    5de0:	4297      	cmp	r7, r2
    5de2:	dbe9      	blt.n	5db8 <_printf_float+0x2c0>
    5de4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5de6:	9910      	ldr	r1, [sp, #64]	; 0x40
    5de8:	18f3      	adds	r3, r6, r3
    5dea:	9309      	str	r3, [sp, #36]	; 0x24
    5dec:	4288      	cmp	r0, r1
    5dee:	db0e      	blt.n	5e0e <_printf_float+0x316>
    5df0:	6822      	ldr	r2, [r4, #0]
    5df2:	07d2      	lsls	r2, r2, #31
    5df4:	d40b      	bmi.n	5e0e <_printf_float+0x316>
    5df6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5df8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5dfa:	18f6      	adds	r6, r6, r3
    5dfc:	1bdb      	subs	r3, r3, r7
    5dfe:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5e00:	1bf6      	subs	r6, r6, r7
    5e02:	429e      	cmp	r6, r3
    5e04:	dd00      	ble.n	5e08 <_printf_float+0x310>
    5e06:	1c1e      	adds	r6, r3, #0
    5e08:	2e00      	cmp	r6, #0
    5e0a:	dc17      	bgt.n	5e3c <_printf_float+0x344>
    5e0c:	e01f      	b.n	5e4e <_printf_float+0x356>
    5e0e:	1c28      	adds	r0, r5, #0
    5e10:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5e16:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5e18:	47b8      	blx	r7
    5e1a:	3001      	adds	r0, #1
    5e1c:	d1eb      	bne.n	5df6 <_printf_float+0x2fe>
    5e1e:	e741      	b.n	5ca4 <_printf_float+0x1ac>
	...
    5e28:	0000b3b9 	.word	0x0000b3b9
    5e2c:	0000b3bd 	.word	0x0000b3bd
    5e30:	0000b3c1 	.word	0x0000b3c1
    5e34:	0000b3c5 	.word	0x0000b3c5
    5e38:	0000b3c9 	.word	0x0000b3c9
    5e3c:	1c28      	adds	r0, r5, #0
    5e3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e40:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5e42:	1c33      	adds	r3, r6, #0
    5e44:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5e46:	47b8      	blx	r7
    5e48:	3001      	adds	r0, #1
    5e4a:	d100      	bne.n	5e4e <_printf_float+0x356>
    5e4c:	e72a      	b.n	5ca4 <_printf_float+0x1ac>
    5e4e:	2700      	movs	r7, #0
    5e50:	e00b      	b.n	5e6a <_printf_float+0x372>
    5e52:	1c22      	adds	r2, r4, #0
    5e54:	1c28      	adds	r0, r5, #0
    5e56:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e58:	321a      	adds	r2, #26
    5e5a:	2301      	movs	r3, #1
    5e5c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5e5e:	47b8      	blx	r7
    5e60:	3001      	adds	r0, #1
    5e62:	d100      	bne.n	5e66 <_printf_float+0x36e>
    5e64:	e71e      	b.n	5ca4 <_printf_float+0x1ac>
    5e66:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5e68:	3701      	adds	r7, #1
    5e6a:	9709      	str	r7, [sp, #36]	; 0x24
    5e6c:	9810      	ldr	r0, [sp, #64]	; 0x40
    5e6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5e70:	43f3      	mvns	r3, r6
    5e72:	17db      	asrs	r3, r3, #31
    5e74:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5e76:	1a42      	subs	r2, r0, r1
    5e78:	4033      	ands	r3, r6
    5e7a:	1ad3      	subs	r3, r2, r3
    5e7c:	429f      	cmp	r7, r3
    5e7e:	dbe8      	blt.n	5e52 <_printf_float+0x35a>
    5e80:	e735      	b.n	5cee <_printf_float+0x1f6>
    5e82:	9810      	ldr	r0, [sp, #64]	; 0x40
    5e84:	2801      	cmp	r0, #1
    5e86:	dc02      	bgt.n	5e8e <_printf_float+0x396>
    5e88:	2301      	movs	r3, #1
    5e8a:	421a      	tst	r2, r3
    5e8c:	d03a      	beq.n	5f04 <_printf_float+0x40c>
    5e8e:	1c28      	adds	r0, r5, #0
    5e90:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e92:	1c32      	adds	r2, r6, #0
    5e94:	2301      	movs	r3, #1
    5e96:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5e98:	47b8      	blx	r7
    5e9a:	3001      	adds	r0, #1
    5e9c:	d100      	bne.n	5ea0 <_printf_float+0x3a8>
    5e9e:	e701      	b.n	5ca4 <_printf_float+0x1ac>
    5ea0:	1c28      	adds	r0, r5, #0
    5ea2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5ea8:	47b8      	blx	r7
    5eaa:	3001      	adds	r0, #1
    5eac:	d100      	bne.n	5eb0 <_printf_float+0x3b8>
    5eae:	e6f9      	b.n	5ca4 <_printf_float+0x1ac>
    5eb0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5eb2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5eb4:	4b25      	ldr	r3, [pc, #148]	; (5f4c <_printf_float+0x454>)
    5eb6:	4a24      	ldr	r2, [pc, #144]	; (5f48 <_printf_float+0x450>)
    5eb8:	f002 fc9e 	bl	87f8 <__aeabi_dcmpeq>
    5ebc:	2800      	cmp	r0, #0
    5ebe:	d001      	beq.n	5ec4 <_printf_float+0x3cc>
    5ec0:	2600      	movs	r6, #0
    5ec2:	e010      	b.n	5ee6 <_printf_float+0x3ee>
    5ec4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ec6:	1c72      	adds	r2, r6, #1
    5ec8:	3b01      	subs	r3, #1
    5eca:	1c28      	adds	r0, r5, #0
    5ecc:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ece:	e01c      	b.n	5f0a <_printf_float+0x412>
    5ed0:	1c22      	adds	r2, r4, #0
    5ed2:	1c28      	adds	r0, r5, #0
    5ed4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ed6:	321a      	adds	r2, #26
    5ed8:	2301      	movs	r3, #1
    5eda:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5edc:	47b8      	blx	r7
    5ede:	3001      	adds	r0, #1
    5ee0:	d100      	bne.n	5ee4 <_printf_float+0x3ec>
    5ee2:	e6df      	b.n	5ca4 <_printf_float+0x1ac>
    5ee4:	3601      	adds	r6, #1
    5ee6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ee8:	3b01      	subs	r3, #1
    5eea:	429e      	cmp	r6, r3
    5eec:	dbf0      	blt.n	5ed0 <_printf_float+0x3d8>
    5eee:	1c22      	adds	r2, r4, #0
    5ef0:	1c28      	adds	r0, r5, #0
    5ef2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ef4:	3250      	adds	r2, #80	; 0x50
    5ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ef8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5efa:	47b8      	blx	r7
    5efc:	3001      	adds	r0, #1
    5efe:	d000      	beq.n	5f02 <_printf_float+0x40a>
    5f00:	e6f5      	b.n	5cee <_printf_float+0x1f6>
    5f02:	e6cf      	b.n	5ca4 <_printf_float+0x1ac>
    5f04:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f06:	1c28      	adds	r0, r5, #0
    5f08:	1c32      	adds	r2, r6, #0
    5f0a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5f0c:	47b0      	blx	r6
    5f0e:	3001      	adds	r0, #1
    5f10:	d1ed      	bne.n	5eee <_printf_float+0x3f6>
    5f12:	e6c7      	b.n	5ca4 <_printf_float+0x1ac>
    5f14:	2600      	movs	r6, #0
    5f16:	68e0      	ldr	r0, [r4, #12]
    5f18:	9911      	ldr	r1, [sp, #68]	; 0x44
    5f1a:	1a43      	subs	r3, r0, r1
    5f1c:	429e      	cmp	r6, r3
    5f1e:	db05      	blt.n	5f2c <_printf_float+0x434>
    5f20:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5f22:	68e0      	ldr	r0, [r4, #12]
    5f24:	4298      	cmp	r0, r3
    5f26:	da0d      	bge.n	5f44 <_printf_float+0x44c>
    5f28:	1c18      	adds	r0, r3, #0
    5f2a:	e00b      	b.n	5f44 <_printf_float+0x44c>
    5f2c:	1c22      	adds	r2, r4, #0
    5f2e:	1c28      	adds	r0, r5, #0
    5f30:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f32:	3219      	adds	r2, #25
    5f34:	2301      	movs	r3, #1
    5f36:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5f38:	47b8      	blx	r7
    5f3a:	3001      	adds	r0, #1
    5f3c:	d100      	bne.n	5f40 <_printf_float+0x448>
    5f3e:	e6b1      	b.n	5ca4 <_printf_float+0x1ac>
    5f40:	3601      	adds	r6, #1
    5f42:	e7e8      	b.n	5f16 <_printf_float+0x41e>
    5f44:	b013      	add	sp, #76	; 0x4c
    5f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005f50 <_printf_common>:
    5f50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5f52:	1c15      	adds	r5, r2, #0
    5f54:	9301      	str	r3, [sp, #4]
    5f56:	690a      	ldr	r2, [r1, #16]
    5f58:	688b      	ldr	r3, [r1, #8]
    5f5a:	1c06      	adds	r6, r0, #0
    5f5c:	1c0c      	adds	r4, r1, #0
    5f5e:	4293      	cmp	r3, r2
    5f60:	da00      	bge.n	5f64 <_printf_common+0x14>
    5f62:	1c13      	adds	r3, r2, #0
    5f64:	1c22      	adds	r2, r4, #0
    5f66:	602b      	str	r3, [r5, #0]
    5f68:	3243      	adds	r2, #67	; 0x43
    5f6a:	7812      	ldrb	r2, [r2, #0]
    5f6c:	2a00      	cmp	r2, #0
    5f6e:	d001      	beq.n	5f74 <_printf_common+0x24>
    5f70:	3301      	adds	r3, #1
    5f72:	602b      	str	r3, [r5, #0]
    5f74:	6820      	ldr	r0, [r4, #0]
    5f76:	0680      	lsls	r0, r0, #26
    5f78:	d502      	bpl.n	5f80 <_printf_common+0x30>
    5f7a:	682b      	ldr	r3, [r5, #0]
    5f7c:	3302      	adds	r3, #2
    5f7e:	602b      	str	r3, [r5, #0]
    5f80:	6821      	ldr	r1, [r4, #0]
    5f82:	2706      	movs	r7, #6
    5f84:	400f      	ands	r7, r1
    5f86:	d01f      	beq.n	5fc8 <_printf_common+0x78>
    5f88:	1c23      	adds	r3, r4, #0
    5f8a:	3343      	adds	r3, #67	; 0x43
    5f8c:	781b      	ldrb	r3, [r3, #0]
    5f8e:	1e5a      	subs	r2, r3, #1
    5f90:	4193      	sbcs	r3, r2
    5f92:	6822      	ldr	r2, [r4, #0]
    5f94:	0692      	lsls	r2, r2, #26
    5f96:	d51f      	bpl.n	5fd8 <_printf_common+0x88>
    5f98:	18e1      	adds	r1, r4, r3
    5f9a:	3140      	adds	r1, #64	; 0x40
    5f9c:	2030      	movs	r0, #48	; 0x30
    5f9e:	70c8      	strb	r0, [r1, #3]
    5fa0:	1c21      	adds	r1, r4, #0
    5fa2:	1c5a      	adds	r2, r3, #1
    5fa4:	3145      	adds	r1, #69	; 0x45
    5fa6:	7809      	ldrb	r1, [r1, #0]
    5fa8:	18a2      	adds	r2, r4, r2
    5faa:	3240      	adds	r2, #64	; 0x40
    5fac:	3302      	adds	r3, #2
    5fae:	70d1      	strb	r1, [r2, #3]
    5fb0:	e012      	b.n	5fd8 <_printf_common+0x88>
    5fb2:	1c22      	adds	r2, r4, #0
    5fb4:	1c30      	adds	r0, r6, #0
    5fb6:	9901      	ldr	r1, [sp, #4]
    5fb8:	3219      	adds	r2, #25
    5fba:	2301      	movs	r3, #1
    5fbc:	9f08      	ldr	r7, [sp, #32]
    5fbe:	47b8      	blx	r7
    5fc0:	3001      	adds	r0, #1
    5fc2:	d011      	beq.n	5fe8 <_printf_common+0x98>
    5fc4:	9f00      	ldr	r7, [sp, #0]
    5fc6:	3701      	adds	r7, #1
    5fc8:	9700      	str	r7, [sp, #0]
    5fca:	68e0      	ldr	r0, [r4, #12]
    5fcc:	6829      	ldr	r1, [r5, #0]
    5fce:	9f00      	ldr	r7, [sp, #0]
    5fd0:	1a43      	subs	r3, r0, r1
    5fd2:	429f      	cmp	r7, r3
    5fd4:	dbed      	blt.n	5fb2 <_printf_common+0x62>
    5fd6:	e7d7      	b.n	5f88 <_printf_common+0x38>
    5fd8:	1c22      	adds	r2, r4, #0
    5fda:	1c30      	adds	r0, r6, #0
    5fdc:	9901      	ldr	r1, [sp, #4]
    5fde:	3243      	adds	r2, #67	; 0x43
    5fe0:	9f08      	ldr	r7, [sp, #32]
    5fe2:	47b8      	blx	r7
    5fe4:	3001      	adds	r0, #1
    5fe6:	d102      	bne.n	5fee <_printf_common+0x9e>
    5fe8:	2001      	movs	r0, #1
    5fea:	4240      	negs	r0, r0
    5fec:	e023      	b.n	6036 <_printf_common+0xe6>
    5fee:	6820      	ldr	r0, [r4, #0]
    5ff0:	2106      	movs	r1, #6
    5ff2:	682b      	ldr	r3, [r5, #0]
    5ff4:	68e2      	ldr	r2, [r4, #12]
    5ff6:	4001      	ands	r1, r0
    5ff8:	2500      	movs	r5, #0
    5ffa:	2904      	cmp	r1, #4
    5ffc:	d103      	bne.n	6006 <_printf_common+0xb6>
    5ffe:	1ad5      	subs	r5, r2, r3
    6000:	43eb      	mvns	r3, r5
    6002:	17db      	asrs	r3, r3, #31
    6004:	401d      	ands	r5, r3
    6006:	68a2      	ldr	r2, [r4, #8]
    6008:	6923      	ldr	r3, [r4, #16]
    600a:	429a      	cmp	r2, r3
    600c:	dd01      	ble.n	6012 <_printf_common+0xc2>
    600e:	1ad3      	subs	r3, r2, r3
    6010:	18ed      	adds	r5, r5, r3
    6012:	2700      	movs	r7, #0
    6014:	9700      	str	r7, [sp, #0]
    6016:	9f00      	ldr	r7, [sp, #0]
    6018:	42af      	cmp	r7, r5
    601a:	da0b      	bge.n	6034 <_printf_common+0xe4>
    601c:	1c22      	adds	r2, r4, #0
    601e:	1c30      	adds	r0, r6, #0
    6020:	9901      	ldr	r1, [sp, #4]
    6022:	321a      	adds	r2, #26
    6024:	2301      	movs	r3, #1
    6026:	9f08      	ldr	r7, [sp, #32]
    6028:	47b8      	blx	r7
    602a:	3001      	adds	r0, #1
    602c:	d0dc      	beq.n	5fe8 <_printf_common+0x98>
    602e:	9f00      	ldr	r7, [sp, #0]
    6030:	3701      	adds	r7, #1
    6032:	e7ef      	b.n	6014 <_printf_common+0xc4>
    6034:	2000      	movs	r0, #0
    6036:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006038 <_printf_i>:
    6038:	b5f0      	push	{r4, r5, r6, r7, lr}
    603a:	1c0d      	adds	r5, r1, #0
    603c:	b08b      	sub	sp, #44	; 0x2c
    603e:	3543      	adds	r5, #67	; 0x43
    6040:	9206      	str	r2, [sp, #24]
    6042:	9005      	str	r0, [sp, #20]
    6044:	9307      	str	r3, [sp, #28]
    6046:	9504      	str	r5, [sp, #16]
    6048:	7e0b      	ldrb	r3, [r1, #24]
    604a:	1c0c      	adds	r4, r1, #0
    604c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    604e:	2b6e      	cmp	r3, #110	; 0x6e
    6050:	d100      	bne.n	6054 <_printf_i+0x1c>
    6052:	e0a7      	b.n	61a4 <_printf_i+0x16c>
    6054:	d811      	bhi.n	607a <_printf_i+0x42>
    6056:	2b63      	cmp	r3, #99	; 0x63
    6058:	d022      	beq.n	60a0 <_printf_i+0x68>
    605a:	d809      	bhi.n	6070 <_printf_i+0x38>
    605c:	2b00      	cmp	r3, #0
    605e:	d100      	bne.n	6062 <_printf_i+0x2a>
    6060:	e0b0      	b.n	61c4 <_printf_i+0x18c>
    6062:	2b58      	cmp	r3, #88	; 0x58
    6064:	d000      	beq.n	6068 <_printf_i+0x30>
    6066:	e0c0      	b.n	61ea <_printf_i+0x1b2>
    6068:	3145      	adds	r1, #69	; 0x45
    606a:	700b      	strb	r3, [r1, #0]
    606c:	4d7b      	ldr	r5, [pc, #492]	; (625c <_printf_i+0x224>)
    606e:	e04e      	b.n	610e <_printf_i+0xd6>
    6070:	2b64      	cmp	r3, #100	; 0x64
    6072:	d01c      	beq.n	60ae <_printf_i+0x76>
    6074:	2b69      	cmp	r3, #105	; 0x69
    6076:	d01a      	beq.n	60ae <_printf_i+0x76>
    6078:	e0b7      	b.n	61ea <_printf_i+0x1b2>
    607a:	2b73      	cmp	r3, #115	; 0x73
    607c:	d100      	bne.n	6080 <_printf_i+0x48>
    607e:	e0a5      	b.n	61cc <_printf_i+0x194>
    6080:	d809      	bhi.n	6096 <_printf_i+0x5e>
    6082:	2b6f      	cmp	r3, #111	; 0x6f
    6084:	d029      	beq.n	60da <_printf_i+0xa2>
    6086:	2b70      	cmp	r3, #112	; 0x70
    6088:	d000      	beq.n	608c <_printf_i+0x54>
    608a:	e0ae      	b.n	61ea <_printf_i+0x1b2>
    608c:	680e      	ldr	r6, [r1, #0]
    608e:	2320      	movs	r3, #32
    6090:	4333      	orrs	r3, r6
    6092:	600b      	str	r3, [r1, #0]
    6094:	e036      	b.n	6104 <_printf_i+0xcc>
    6096:	2b75      	cmp	r3, #117	; 0x75
    6098:	d01f      	beq.n	60da <_printf_i+0xa2>
    609a:	2b78      	cmp	r3, #120	; 0x78
    609c:	d032      	beq.n	6104 <_printf_i+0xcc>
    609e:	e0a4      	b.n	61ea <_printf_i+0x1b2>
    60a0:	6813      	ldr	r3, [r2, #0]
    60a2:	1c0d      	adds	r5, r1, #0
    60a4:	1d19      	adds	r1, r3, #4
    60a6:	3542      	adds	r5, #66	; 0x42
    60a8:	6011      	str	r1, [r2, #0]
    60aa:	681b      	ldr	r3, [r3, #0]
    60ac:	e09f      	b.n	61ee <_printf_i+0x1b6>
    60ae:	6821      	ldr	r1, [r4, #0]
    60b0:	6813      	ldr	r3, [r2, #0]
    60b2:	060e      	lsls	r6, r1, #24
    60b4:	d503      	bpl.n	60be <_printf_i+0x86>
    60b6:	1d19      	adds	r1, r3, #4
    60b8:	6011      	str	r1, [r2, #0]
    60ba:	681e      	ldr	r6, [r3, #0]
    60bc:	e005      	b.n	60ca <_printf_i+0x92>
    60be:	0648      	lsls	r0, r1, #25
    60c0:	d5f9      	bpl.n	60b6 <_printf_i+0x7e>
    60c2:	1d19      	adds	r1, r3, #4
    60c4:	6011      	str	r1, [r2, #0]
    60c6:	2100      	movs	r1, #0
    60c8:	5e5e      	ldrsh	r6, [r3, r1]
    60ca:	4b64      	ldr	r3, [pc, #400]	; (625c <_printf_i+0x224>)
    60cc:	2e00      	cmp	r6, #0
    60ce:	da3b      	bge.n	6148 <_printf_i+0x110>
    60d0:	9d04      	ldr	r5, [sp, #16]
    60d2:	222d      	movs	r2, #45	; 0x2d
    60d4:	4276      	negs	r6, r6
    60d6:	702a      	strb	r2, [r5, #0]
    60d8:	e036      	b.n	6148 <_printf_i+0x110>
    60da:	6821      	ldr	r1, [r4, #0]
    60dc:	6813      	ldr	r3, [r2, #0]
    60de:	060e      	lsls	r6, r1, #24
    60e0:	d503      	bpl.n	60ea <_printf_i+0xb2>
    60e2:	1d19      	adds	r1, r3, #4
    60e4:	6011      	str	r1, [r2, #0]
    60e6:	681e      	ldr	r6, [r3, #0]
    60e8:	e004      	b.n	60f4 <_printf_i+0xbc>
    60ea:	0648      	lsls	r0, r1, #25
    60ec:	d5f9      	bpl.n	60e2 <_printf_i+0xaa>
    60ee:	1d19      	adds	r1, r3, #4
    60f0:	881e      	ldrh	r6, [r3, #0]
    60f2:	6011      	str	r1, [r2, #0]
    60f4:	4b59      	ldr	r3, [pc, #356]	; (625c <_printf_i+0x224>)
    60f6:	7e22      	ldrb	r2, [r4, #24]
    60f8:	9303      	str	r3, [sp, #12]
    60fa:	2708      	movs	r7, #8
    60fc:	2a6f      	cmp	r2, #111	; 0x6f
    60fe:	d01e      	beq.n	613e <_printf_i+0x106>
    6100:	270a      	movs	r7, #10
    6102:	e01c      	b.n	613e <_printf_i+0x106>
    6104:	1c23      	adds	r3, r4, #0
    6106:	2178      	movs	r1, #120	; 0x78
    6108:	3345      	adds	r3, #69	; 0x45
    610a:	4d55      	ldr	r5, [pc, #340]	; (6260 <_printf_i+0x228>)
    610c:	7019      	strb	r1, [r3, #0]
    610e:	6811      	ldr	r1, [r2, #0]
    6110:	6823      	ldr	r3, [r4, #0]
    6112:	1d08      	adds	r0, r1, #4
    6114:	9503      	str	r5, [sp, #12]
    6116:	6010      	str	r0, [r2, #0]
    6118:	061e      	lsls	r6, r3, #24
    611a:	d501      	bpl.n	6120 <_printf_i+0xe8>
    611c:	680e      	ldr	r6, [r1, #0]
    611e:	e002      	b.n	6126 <_printf_i+0xee>
    6120:	0658      	lsls	r0, r3, #25
    6122:	d5fb      	bpl.n	611c <_printf_i+0xe4>
    6124:	880e      	ldrh	r6, [r1, #0]
    6126:	07d9      	lsls	r1, r3, #31
    6128:	d502      	bpl.n	6130 <_printf_i+0xf8>
    612a:	2220      	movs	r2, #32
    612c:	4313      	orrs	r3, r2
    612e:	6023      	str	r3, [r4, #0]
    6130:	2710      	movs	r7, #16
    6132:	2e00      	cmp	r6, #0
    6134:	d103      	bne.n	613e <_printf_i+0x106>
    6136:	6822      	ldr	r2, [r4, #0]
    6138:	2320      	movs	r3, #32
    613a:	439a      	bics	r2, r3
    613c:	6022      	str	r2, [r4, #0]
    613e:	1c23      	adds	r3, r4, #0
    6140:	2200      	movs	r2, #0
    6142:	3343      	adds	r3, #67	; 0x43
    6144:	701a      	strb	r2, [r3, #0]
    6146:	e001      	b.n	614c <_printf_i+0x114>
    6148:	9303      	str	r3, [sp, #12]
    614a:	270a      	movs	r7, #10
    614c:	6863      	ldr	r3, [r4, #4]
    614e:	60a3      	str	r3, [r4, #8]
    6150:	2b00      	cmp	r3, #0
    6152:	db03      	blt.n	615c <_printf_i+0x124>
    6154:	6825      	ldr	r5, [r4, #0]
    6156:	2204      	movs	r2, #4
    6158:	4395      	bics	r5, r2
    615a:	6025      	str	r5, [r4, #0]
    615c:	2e00      	cmp	r6, #0
    615e:	d102      	bne.n	6166 <_printf_i+0x12e>
    6160:	9d04      	ldr	r5, [sp, #16]
    6162:	2b00      	cmp	r3, #0
    6164:	d00e      	beq.n	6184 <_printf_i+0x14c>
    6166:	9d04      	ldr	r5, [sp, #16]
    6168:	1c30      	adds	r0, r6, #0
    616a:	1c39      	adds	r1, r7, #0
    616c:	f002 fac8 	bl	8700 <__aeabi_uidivmod>
    6170:	9803      	ldr	r0, [sp, #12]
    6172:	3d01      	subs	r5, #1
    6174:	5c43      	ldrb	r3, [r0, r1]
    6176:	1c30      	adds	r0, r6, #0
    6178:	702b      	strb	r3, [r5, #0]
    617a:	1c39      	adds	r1, r7, #0
    617c:	f002 fa7c 	bl	8678 <__aeabi_uidiv>
    6180:	1e06      	subs	r6, r0, #0
    6182:	d1f1      	bne.n	6168 <_printf_i+0x130>
    6184:	2f08      	cmp	r7, #8
    6186:	d109      	bne.n	619c <_printf_i+0x164>
    6188:	6821      	ldr	r1, [r4, #0]
    618a:	07c9      	lsls	r1, r1, #31
    618c:	d506      	bpl.n	619c <_printf_i+0x164>
    618e:	6862      	ldr	r2, [r4, #4]
    6190:	6923      	ldr	r3, [r4, #16]
    6192:	429a      	cmp	r2, r3
    6194:	dc02      	bgt.n	619c <_printf_i+0x164>
    6196:	3d01      	subs	r5, #1
    6198:	2330      	movs	r3, #48	; 0x30
    619a:	702b      	strb	r3, [r5, #0]
    619c:	9e04      	ldr	r6, [sp, #16]
    619e:	1b73      	subs	r3, r6, r5
    61a0:	6123      	str	r3, [r4, #16]
    61a2:	e02a      	b.n	61fa <_printf_i+0x1c2>
    61a4:	6808      	ldr	r0, [r1, #0]
    61a6:	6813      	ldr	r3, [r2, #0]
    61a8:	6949      	ldr	r1, [r1, #20]
    61aa:	0605      	lsls	r5, r0, #24
    61ac:	d504      	bpl.n	61b8 <_printf_i+0x180>
    61ae:	1d18      	adds	r0, r3, #4
    61b0:	6010      	str	r0, [r2, #0]
    61b2:	681b      	ldr	r3, [r3, #0]
    61b4:	6019      	str	r1, [r3, #0]
    61b6:	e005      	b.n	61c4 <_printf_i+0x18c>
    61b8:	0646      	lsls	r6, r0, #25
    61ba:	d5f8      	bpl.n	61ae <_printf_i+0x176>
    61bc:	1d18      	adds	r0, r3, #4
    61be:	6010      	str	r0, [r2, #0]
    61c0:	681b      	ldr	r3, [r3, #0]
    61c2:	8019      	strh	r1, [r3, #0]
    61c4:	2300      	movs	r3, #0
    61c6:	6123      	str	r3, [r4, #16]
    61c8:	9d04      	ldr	r5, [sp, #16]
    61ca:	e016      	b.n	61fa <_printf_i+0x1c2>
    61cc:	6813      	ldr	r3, [r2, #0]
    61ce:	1d19      	adds	r1, r3, #4
    61d0:	6011      	str	r1, [r2, #0]
    61d2:	681d      	ldr	r5, [r3, #0]
    61d4:	1c28      	adds	r0, r5, #0
    61d6:	f7fe fa5d 	bl	4694 <strlen>
    61da:	6863      	ldr	r3, [r4, #4]
    61dc:	6120      	str	r0, [r4, #16]
    61de:	4298      	cmp	r0, r3
    61e0:	d900      	bls.n	61e4 <_printf_i+0x1ac>
    61e2:	6123      	str	r3, [r4, #16]
    61e4:	6920      	ldr	r0, [r4, #16]
    61e6:	6060      	str	r0, [r4, #4]
    61e8:	e004      	b.n	61f4 <_printf_i+0x1bc>
    61ea:	1c25      	adds	r5, r4, #0
    61ec:	3542      	adds	r5, #66	; 0x42
    61ee:	702b      	strb	r3, [r5, #0]
    61f0:	2301      	movs	r3, #1
    61f2:	6123      	str	r3, [r4, #16]
    61f4:	9e04      	ldr	r6, [sp, #16]
    61f6:	2300      	movs	r3, #0
    61f8:	7033      	strb	r3, [r6, #0]
    61fa:	9e07      	ldr	r6, [sp, #28]
    61fc:	9805      	ldr	r0, [sp, #20]
    61fe:	9600      	str	r6, [sp, #0]
    6200:	1c21      	adds	r1, r4, #0
    6202:	aa09      	add	r2, sp, #36	; 0x24
    6204:	9b06      	ldr	r3, [sp, #24]
    6206:	f7ff fea3 	bl	5f50 <_printf_common>
    620a:	3001      	adds	r0, #1
    620c:	d102      	bne.n	6214 <_printf_i+0x1dc>
    620e:	2001      	movs	r0, #1
    6210:	4240      	negs	r0, r0
    6212:	e021      	b.n	6258 <_printf_i+0x220>
    6214:	1c2a      	adds	r2, r5, #0
    6216:	9805      	ldr	r0, [sp, #20]
    6218:	9906      	ldr	r1, [sp, #24]
    621a:	6923      	ldr	r3, [r4, #16]
    621c:	9d07      	ldr	r5, [sp, #28]
    621e:	47a8      	blx	r5
    6220:	3001      	adds	r0, #1
    6222:	d0f4      	beq.n	620e <_printf_i+0x1d6>
    6224:	6826      	ldr	r6, [r4, #0]
    6226:	07b6      	lsls	r6, r6, #30
    6228:	d405      	bmi.n	6236 <_printf_i+0x1fe>
    622a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    622c:	68e0      	ldr	r0, [r4, #12]
    622e:	4298      	cmp	r0, r3
    6230:	da12      	bge.n	6258 <_printf_i+0x220>
    6232:	1c18      	adds	r0, r3, #0
    6234:	e010      	b.n	6258 <_printf_i+0x220>
    6236:	2500      	movs	r5, #0
    6238:	68e0      	ldr	r0, [r4, #12]
    623a:	9909      	ldr	r1, [sp, #36]	; 0x24
    623c:	1a43      	subs	r3, r0, r1
    623e:	429d      	cmp	r5, r3
    6240:	daf3      	bge.n	622a <_printf_i+0x1f2>
    6242:	1c22      	adds	r2, r4, #0
    6244:	9805      	ldr	r0, [sp, #20]
    6246:	9906      	ldr	r1, [sp, #24]
    6248:	3219      	adds	r2, #25
    624a:	2301      	movs	r3, #1
    624c:	9e07      	ldr	r6, [sp, #28]
    624e:	47b0      	blx	r6
    6250:	3001      	adds	r0, #1
    6252:	d0dc      	beq.n	620e <_printf_i+0x1d6>
    6254:	3501      	adds	r5, #1
    6256:	e7ef      	b.n	6238 <_printf_i+0x200>
    6258:	b00b      	add	sp, #44	; 0x2c
    625a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    625c:	0000b3cb 	.word	0x0000b3cb
    6260:	0000b3dc 	.word	0x0000b3dc

00006264 <__swbuf_r>:
    6264:	b570      	push	{r4, r5, r6, lr}
    6266:	1c05      	adds	r5, r0, #0
    6268:	1c0e      	adds	r6, r1, #0
    626a:	1c14      	adds	r4, r2, #0
    626c:	2800      	cmp	r0, #0
    626e:	d004      	beq.n	627a <__swbuf_r+0x16>
    6270:	6982      	ldr	r2, [r0, #24]
    6272:	2a00      	cmp	r2, #0
    6274:	d101      	bne.n	627a <__swbuf_r+0x16>
    6276:	f001 f831 	bl	72dc <__sinit>
    627a:	4b23      	ldr	r3, [pc, #140]	; (6308 <__swbuf_r+0xa4>)
    627c:	429c      	cmp	r4, r3
    627e:	d101      	bne.n	6284 <__swbuf_r+0x20>
    6280:	686c      	ldr	r4, [r5, #4]
    6282:	e008      	b.n	6296 <__swbuf_r+0x32>
    6284:	4b21      	ldr	r3, [pc, #132]	; (630c <__swbuf_r+0xa8>)
    6286:	429c      	cmp	r4, r3
    6288:	d101      	bne.n	628e <__swbuf_r+0x2a>
    628a:	68ac      	ldr	r4, [r5, #8]
    628c:	e003      	b.n	6296 <__swbuf_r+0x32>
    628e:	4b20      	ldr	r3, [pc, #128]	; (6310 <__swbuf_r+0xac>)
    6290:	429c      	cmp	r4, r3
    6292:	d100      	bne.n	6296 <__swbuf_r+0x32>
    6294:	68ec      	ldr	r4, [r5, #12]
    6296:	69a3      	ldr	r3, [r4, #24]
    6298:	60a3      	str	r3, [r4, #8]
    629a:	89a3      	ldrh	r3, [r4, #12]
    629c:	071a      	lsls	r2, r3, #28
    629e:	d50a      	bpl.n	62b6 <__swbuf_r+0x52>
    62a0:	6923      	ldr	r3, [r4, #16]
    62a2:	2b00      	cmp	r3, #0
    62a4:	d007      	beq.n	62b6 <__swbuf_r+0x52>
    62a6:	6822      	ldr	r2, [r4, #0]
    62a8:	6923      	ldr	r3, [r4, #16]
    62aa:	b2f6      	uxtb	r6, r6
    62ac:	1ad0      	subs	r0, r2, r3
    62ae:	6962      	ldr	r2, [r4, #20]
    62b0:	4290      	cmp	r0, r2
    62b2:	db0f      	blt.n	62d4 <__swbuf_r+0x70>
    62b4:	e008      	b.n	62c8 <__swbuf_r+0x64>
    62b6:	1c28      	adds	r0, r5, #0
    62b8:	1c21      	adds	r1, r4, #0
    62ba:	f000 f82b 	bl	6314 <__swsetup_r>
    62be:	2800      	cmp	r0, #0
    62c0:	d0f1      	beq.n	62a6 <__swbuf_r+0x42>
    62c2:	2001      	movs	r0, #1
    62c4:	4240      	negs	r0, r0
    62c6:	e01d      	b.n	6304 <__swbuf_r+0xa0>
    62c8:	1c28      	adds	r0, r5, #0
    62ca:	1c21      	adds	r1, r4, #0
    62cc:	f000 ff86 	bl	71dc <_fflush_r>
    62d0:	2800      	cmp	r0, #0
    62d2:	d1f6      	bne.n	62c2 <__swbuf_r+0x5e>
    62d4:	68a3      	ldr	r3, [r4, #8]
    62d6:	3001      	adds	r0, #1
    62d8:	3b01      	subs	r3, #1
    62da:	60a3      	str	r3, [r4, #8]
    62dc:	6823      	ldr	r3, [r4, #0]
    62de:	1c5a      	adds	r2, r3, #1
    62e0:	6022      	str	r2, [r4, #0]
    62e2:	701e      	strb	r6, [r3, #0]
    62e4:	6963      	ldr	r3, [r4, #20]
    62e6:	4298      	cmp	r0, r3
    62e8:	d005      	beq.n	62f6 <__swbuf_r+0x92>
    62ea:	89a3      	ldrh	r3, [r4, #12]
    62ec:	1c30      	adds	r0, r6, #0
    62ee:	07da      	lsls	r2, r3, #31
    62f0:	d508      	bpl.n	6304 <__swbuf_r+0xa0>
    62f2:	2e0a      	cmp	r6, #10
    62f4:	d106      	bne.n	6304 <__swbuf_r+0xa0>
    62f6:	1c28      	adds	r0, r5, #0
    62f8:	1c21      	adds	r1, r4, #0
    62fa:	f000 ff6f 	bl	71dc <_fflush_r>
    62fe:	2800      	cmp	r0, #0
    6300:	d1df      	bne.n	62c2 <__swbuf_r+0x5e>
    6302:	1c30      	adds	r0, r6, #0
    6304:	bd70      	pop	{r4, r5, r6, pc}
    6306:	46c0      	nop			; (mov r8, r8)
    6308:	0000b4fc 	.word	0x0000b4fc
    630c:	0000b51c 	.word	0x0000b51c
    6310:	0000b53c 	.word	0x0000b53c

00006314 <__swsetup_r>:
    6314:	4b34      	ldr	r3, [pc, #208]	; (63e8 <__swsetup_r+0xd4>)
    6316:	b570      	push	{r4, r5, r6, lr}
    6318:	681d      	ldr	r5, [r3, #0]
    631a:	1c06      	adds	r6, r0, #0
    631c:	1c0c      	adds	r4, r1, #0
    631e:	2d00      	cmp	r5, #0
    6320:	d005      	beq.n	632e <__swsetup_r+0x1a>
    6322:	69a9      	ldr	r1, [r5, #24]
    6324:	2900      	cmp	r1, #0
    6326:	d102      	bne.n	632e <__swsetup_r+0x1a>
    6328:	1c28      	adds	r0, r5, #0
    632a:	f000 ffd7 	bl	72dc <__sinit>
    632e:	4b2f      	ldr	r3, [pc, #188]	; (63ec <__swsetup_r+0xd8>)
    6330:	429c      	cmp	r4, r3
    6332:	d101      	bne.n	6338 <__swsetup_r+0x24>
    6334:	686c      	ldr	r4, [r5, #4]
    6336:	e008      	b.n	634a <__swsetup_r+0x36>
    6338:	4b2d      	ldr	r3, [pc, #180]	; (63f0 <__swsetup_r+0xdc>)
    633a:	429c      	cmp	r4, r3
    633c:	d101      	bne.n	6342 <__swsetup_r+0x2e>
    633e:	68ac      	ldr	r4, [r5, #8]
    6340:	e003      	b.n	634a <__swsetup_r+0x36>
    6342:	4b2c      	ldr	r3, [pc, #176]	; (63f4 <__swsetup_r+0xe0>)
    6344:	429c      	cmp	r4, r3
    6346:	d100      	bne.n	634a <__swsetup_r+0x36>
    6348:	68ec      	ldr	r4, [r5, #12]
    634a:	89a2      	ldrh	r2, [r4, #12]
    634c:	b293      	uxth	r3, r2
    634e:	0719      	lsls	r1, r3, #28
    6350:	d421      	bmi.n	6396 <__swsetup_r+0x82>
    6352:	06d9      	lsls	r1, r3, #27
    6354:	d405      	bmi.n	6362 <__swsetup_r+0x4e>
    6356:	2309      	movs	r3, #9
    6358:	6033      	str	r3, [r6, #0]
    635a:	2340      	movs	r3, #64	; 0x40
    635c:	431a      	orrs	r2, r3
    635e:	81a2      	strh	r2, [r4, #12]
    6360:	e03f      	b.n	63e2 <__swsetup_r+0xce>
    6362:	075a      	lsls	r2, r3, #29
    6364:	d513      	bpl.n	638e <__swsetup_r+0x7a>
    6366:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6368:	2900      	cmp	r1, #0
    636a:	d008      	beq.n	637e <__swsetup_r+0x6a>
    636c:	1c23      	adds	r3, r4, #0
    636e:	3344      	adds	r3, #68	; 0x44
    6370:	4299      	cmp	r1, r3
    6372:	d002      	beq.n	637a <__swsetup_r+0x66>
    6374:	1c30      	adds	r0, r6, #0
    6376:	f001 ffc3 	bl	8300 <_free_r>
    637a:	2300      	movs	r3, #0
    637c:	6363      	str	r3, [r4, #52]	; 0x34
    637e:	89a3      	ldrh	r3, [r4, #12]
    6380:	2224      	movs	r2, #36	; 0x24
    6382:	4393      	bics	r3, r2
    6384:	81a3      	strh	r3, [r4, #12]
    6386:	2300      	movs	r3, #0
    6388:	6063      	str	r3, [r4, #4]
    638a:	6923      	ldr	r3, [r4, #16]
    638c:	6023      	str	r3, [r4, #0]
    638e:	89a3      	ldrh	r3, [r4, #12]
    6390:	2208      	movs	r2, #8
    6392:	4313      	orrs	r3, r2
    6394:	81a3      	strh	r3, [r4, #12]
    6396:	6921      	ldr	r1, [r4, #16]
    6398:	2900      	cmp	r1, #0
    639a:	d10b      	bne.n	63b4 <__swsetup_r+0xa0>
    639c:	89a3      	ldrh	r3, [r4, #12]
    639e:	22a0      	movs	r2, #160	; 0xa0
    63a0:	0092      	lsls	r2, r2, #2
    63a2:	401a      	ands	r2, r3
    63a4:	2380      	movs	r3, #128	; 0x80
    63a6:	009b      	lsls	r3, r3, #2
    63a8:	429a      	cmp	r2, r3
    63aa:	d003      	beq.n	63b4 <__swsetup_r+0xa0>
    63ac:	1c30      	adds	r0, r6, #0
    63ae:	1c21      	adds	r1, r4, #0
    63b0:	f001 fb1c 	bl	79ec <__smakebuf_r>
    63b4:	89a3      	ldrh	r3, [r4, #12]
    63b6:	2201      	movs	r2, #1
    63b8:	401a      	ands	r2, r3
    63ba:	d005      	beq.n	63c8 <__swsetup_r+0xb4>
    63bc:	6961      	ldr	r1, [r4, #20]
    63be:	2200      	movs	r2, #0
    63c0:	60a2      	str	r2, [r4, #8]
    63c2:	424a      	negs	r2, r1
    63c4:	61a2      	str	r2, [r4, #24]
    63c6:	e003      	b.n	63d0 <__swsetup_r+0xbc>
    63c8:	0799      	lsls	r1, r3, #30
    63ca:	d400      	bmi.n	63ce <__swsetup_r+0xba>
    63cc:	6962      	ldr	r2, [r4, #20]
    63ce:	60a2      	str	r2, [r4, #8]
    63d0:	6922      	ldr	r2, [r4, #16]
    63d2:	2000      	movs	r0, #0
    63d4:	4282      	cmp	r2, r0
    63d6:	d106      	bne.n	63e6 <__swsetup_r+0xd2>
    63d8:	0619      	lsls	r1, r3, #24
    63da:	d504      	bpl.n	63e6 <__swsetup_r+0xd2>
    63dc:	2240      	movs	r2, #64	; 0x40
    63de:	4313      	orrs	r3, r2
    63e0:	81a3      	strh	r3, [r4, #12]
    63e2:	2001      	movs	r0, #1
    63e4:	4240      	negs	r0, r0
    63e6:	bd70      	pop	{r4, r5, r6, pc}
    63e8:	20000070 	.word	0x20000070
    63ec:	0000b4fc 	.word	0x0000b4fc
    63f0:	0000b51c 	.word	0x0000b51c
    63f4:	0000b53c 	.word	0x0000b53c

000063f8 <quorem>:
    63f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    63fa:	b089      	sub	sp, #36	; 0x24
    63fc:	9106      	str	r1, [sp, #24]
    63fe:	690b      	ldr	r3, [r1, #16]
    6400:	6901      	ldr	r1, [r0, #16]
    6402:	1c05      	adds	r5, r0, #0
    6404:	2600      	movs	r6, #0
    6406:	4299      	cmp	r1, r3
    6408:	db7f      	blt.n	650a <quorem+0x112>
    640a:	9c06      	ldr	r4, [sp, #24]
    640c:	1e5f      	subs	r7, r3, #1
    640e:	3414      	adds	r4, #20
    6410:	9404      	str	r4, [sp, #16]
    6412:	9904      	ldr	r1, [sp, #16]
    6414:	00bc      	lsls	r4, r7, #2
    6416:	1909      	adds	r1, r1, r4
    6418:	1c02      	adds	r2, r0, #0
    641a:	680b      	ldr	r3, [r1, #0]
    641c:	3214      	adds	r2, #20
    641e:	9105      	str	r1, [sp, #20]
    6420:	1914      	adds	r4, r2, r4
    6422:	1c19      	adds	r1, r3, #0
    6424:	3101      	adds	r1, #1
    6426:	6820      	ldr	r0, [r4, #0]
    6428:	9203      	str	r2, [sp, #12]
    642a:	f002 f925 	bl	8678 <__aeabi_uidiv>
    642e:	9002      	str	r0, [sp, #8]
    6430:	42b0      	cmp	r0, r6
    6432:	d038      	beq.n	64a6 <quorem+0xae>
    6434:	9904      	ldr	r1, [sp, #16]
    6436:	9b03      	ldr	r3, [sp, #12]
    6438:	468c      	mov	ip, r1
    643a:	9601      	str	r6, [sp, #4]
    643c:	9607      	str	r6, [sp, #28]
    643e:	4662      	mov	r2, ip
    6440:	3204      	adds	r2, #4
    6442:	4694      	mov	ip, r2
    6444:	3a04      	subs	r2, #4
    6446:	ca40      	ldmia	r2!, {r6}
    6448:	9902      	ldr	r1, [sp, #8]
    644a:	b2b0      	uxth	r0, r6
    644c:	4348      	muls	r0, r1
    644e:	0c31      	lsrs	r1, r6, #16
    6450:	9e02      	ldr	r6, [sp, #8]
    6452:	9a01      	ldr	r2, [sp, #4]
    6454:	4371      	muls	r1, r6
    6456:	1810      	adds	r0, r2, r0
    6458:	0c02      	lsrs	r2, r0, #16
    645a:	1851      	adds	r1, r2, r1
    645c:	0c0a      	lsrs	r2, r1, #16
    645e:	9201      	str	r2, [sp, #4]
    6460:	681a      	ldr	r2, [r3, #0]
    6462:	b280      	uxth	r0, r0
    6464:	b296      	uxth	r6, r2
    6466:	9a07      	ldr	r2, [sp, #28]
    6468:	b289      	uxth	r1, r1
    646a:	18b6      	adds	r6, r6, r2
    646c:	1a30      	subs	r0, r6, r0
    646e:	681e      	ldr	r6, [r3, #0]
    6470:	0c32      	lsrs	r2, r6, #16
    6472:	1a52      	subs	r2, r2, r1
    6474:	1406      	asrs	r6, r0, #16
    6476:	1992      	adds	r2, r2, r6
    6478:	1411      	asrs	r1, r2, #16
    647a:	b280      	uxth	r0, r0
    647c:	0412      	lsls	r2, r2, #16
    647e:	9e05      	ldr	r6, [sp, #20]
    6480:	4310      	orrs	r0, r2
    6482:	9107      	str	r1, [sp, #28]
    6484:	c301      	stmia	r3!, {r0}
    6486:	4566      	cmp	r6, ip
    6488:	d2d9      	bcs.n	643e <quorem+0x46>
    648a:	6821      	ldr	r1, [r4, #0]
    648c:	2900      	cmp	r1, #0
    648e:	d10a      	bne.n	64a6 <quorem+0xae>
    6490:	9e03      	ldr	r6, [sp, #12]
    6492:	3c04      	subs	r4, #4
    6494:	42b4      	cmp	r4, r6
    6496:	d801      	bhi.n	649c <quorem+0xa4>
    6498:	612f      	str	r7, [r5, #16]
    649a:	e004      	b.n	64a6 <quorem+0xae>
    649c:	6821      	ldr	r1, [r4, #0]
    649e:	2900      	cmp	r1, #0
    64a0:	d1fa      	bne.n	6498 <quorem+0xa0>
    64a2:	3f01      	subs	r7, #1
    64a4:	e7f4      	b.n	6490 <quorem+0x98>
    64a6:	1c28      	adds	r0, r5, #0
    64a8:	9906      	ldr	r1, [sp, #24]
    64aa:	f001 fd71 	bl	7f90 <__mcmp>
    64ae:	2800      	cmp	r0, #0
    64b0:	db2a      	blt.n	6508 <quorem+0x110>
    64b2:	9c02      	ldr	r4, [sp, #8]
    64b4:	9a03      	ldr	r2, [sp, #12]
    64b6:	3401      	adds	r4, #1
    64b8:	9b04      	ldr	r3, [sp, #16]
    64ba:	9402      	str	r4, [sp, #8]
    64bc:	2400      	movs	r4, #0
    64be:	6811      	ldr	r1, [r2, #0]
    64c0:	cb40      	ldmia	r3!, {r6}
    64c2:	b288      	uxth	r0, r1
    64c4:	1900      	adds	r0, r0, r4
    64c6:	6814      	ldr	r4, [r2, #0]
    64c8:	b2b1      	uxth	r1, r6
    64ca:	1a40      	subs	r0, r0, r1
    64cc:	0c36      	lsrs	r6, r6, #16
    64ce:	0c21      	lsrs	r1, r4, #16
    64d0:	1b89      	subs	r1, r1, r6
    64d2:	1404      	asrs	r4, r0, #16
    64d4:	1909      	adds	r1, r1, r4
    64d6:	140c      	asrs	r4, r1, #16
    64d8:	b280      	uxth	r0, r0
    64da:	0409      	lsls	r1, r1, #16
    64dc:	9e05      	ldr	r6, [sp, #20]
    64de:	4301      	orrs	r1, r0
    64e0:	c202      	stmia	r2!, {r1}
    64e2:	429e      	cmp	r6, r3
    64e4:	d2eb      	bcs.n	64be <quorem+0xc6>
    64e6:	9c03      	ldr	r4, [sp, #12]
    64e8:	00bb      	lsls	r3, r7, #2
    64ea:	18e3      	adds	r3, r4, r3
    64ec:	681e      	ldr	r6, [r3, #0]
    64ee:	2e00      	cmp	r6, #0
    64f0:	d10a      	bne.n	6508 <quorem+0x110>
    64f2:	9c03      	ldr	r4, [sp, #12]
    64f4:	3b04      	subs	r3, #4
    64f6:	42a3      	cmp	r3, r4
    64f8:	d801      	bhi.n	64fe <quorem+0x106>
    64fa:	612f      	str	r7, [r5, #16]
    64fc:	e004      	b.n	6508 <quorem+0x110>
    64fe:	681e      	ldr	r6, [r3, #0]
    6500:	2e00      	cmp	r6, #0
    6502:	d1fa      	bne.n	64fa <quorem+0x102>
    6504:	3f01      	subs	r7, #1
    6506:	e7f4      	b.n	64f2 <quorem+0xfa>
    6508:	9e02      	ldr	r6, [sp, #8]
    650a:	1c30      	adds	r0, r6, #0
    650c:	b009      	add	sp, #36	; 0x24
    650e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006510 <_dtoa_r>:
    6510:	b5f0      	push	{r4, r5, r6, r7, lr}
    6512:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6514:	b09b      	sub	sp, #108	; 0x6c
    6516:	9007      	str	r0, [sp, #28]
    6518:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    651a:	9204      	str	r2, [sp, #16]
    651c:	9305      	str	r3, [sp, #20]
    651e:	2c00      	cmp	r4, #0
    6520:	d108      	bne.n	6534 <_dtoa_r+0x24>
    6522:	2010      	movs	r0, #16
    6524:	f001 fab2 	bl	7a8c <malloc>
    6528:	9907      	ldr	r1, [sp, #28]
    652a:	6248      	str	r0, [r1, #36]	; 0x24
    652c:	6044      	str	r4, [r0, #4]
    652e:	6084      	str	r4, [r0, #8]
    6530:	6004      	str	r4, [r0, #0]
    6532:	60c4      	str	r4, [r0, #12]
    6534:	9c07      	ldr	r4, [sp, #28]
    6536:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6538:	6819      	ldr	r1, [r3, #0]
    653a:	2900      	cmp	r1, #0
    653c:	d00a      	beq.n	6554 <_dtoa_r+0x44>
    653e:	685b      	ldr	r3, [r3, #4]
    6540:	2201      	movs	r2, #1
    6542:	409a      	lsls	r2, r3
    6544:	604b      	str	r3, [r1, #4]
    6546:	608a      	str	r2, [r1, #8]
    6548:	1c20      	adds	r0, r4, #0
    654a:	f001 fb05 	bl	7b58 <_Bfree>
    654e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6550:	2200      	movs	r2, #0
    6552:	601a      	str	r2, [r3, #0]
    6554:	9805      	ldr	r0, [sp, #20]
    6556:	2800      	cmp	r0, #0
    6558:	da05      	bge.n	6566 <_dtoa_r+0x56>
    655a:	2301      	movs	r3, #1
    655c:	602b      	str	r3, [r5, #0]
    655e:	0043      	lsls	r3, r0, #1
    6560:	085b      	lsrs	r3, r3, #1
    6562:	9305      	str	r3, [sp, #20]
    6564:	e001      	b.n	656a <_dtoa_r+0x5a>
    6566:	2300      	movs	r3, #0
    6568:	602b      	str	r3, [r5, #0]
    656a:	9e05      	ldr	r6, [sp, #20]
    656c:	4bbe      	ldr	r3, [pc, #760]	; (6868 <_dtoa_r+0x358>)
    656e:	1c32      	adds	r2, r6, #0
    6570:	401a      	ands	r2, r3
    6572:	429a      	cmp	r2, r3
    6574:	d118      	bne.n	65a8 <_dtoa_r+0x98>
    6576:	4bbd      	ldr	r3, [pc, #756]	; (686c <_dtoa_r+0x35c>)
    6578:	9c22      	ldr	r4, [sp, #136]	; 0x88
    657a:	9d04      	ldr	r5, [sp, #16]
    657c:	6023      	str	r3, [r4, #0]
    657e:	2d00      	cmp	r5, #0
    6580:	d101      	bne.n	6586 <_dtoa_r+0x76>
    6582:	0336      	lsls	r6, r6, #12
    6584:	d001      	beq.n	658a <_dtoa_r+0x7a>
    6586:	48ba      	ldr	r0, [pc, #744]	; (6870 <_dtoa_r+0x360>)
    6588:	e000      	b.n	658c <_dtoa_r+0x7c>
    658a:	48ba      	ldr	r0, [pc, #744]	; (6874 <_dtoa_r+0x364>)
    658c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    658e:	2c00      	cmp	r4, #0
    6590:	d101      	bne.n	6596 <_dtoa_r+0x86>
    6592:	f000 fd93 	bl	70bc <_dtoa_r+0xbac>
    6596:	78c2      	ldrb	r2, [r0, #3]
    6598:	1cc3      	adds	r3, r0, #3
    659a:	2a00      	cmp	r2, #0
    659c:	d000      	beq.n	65a0 <_dtoa_r+0x90>
    659e:	3305      	adds	r3, #5
    65a0:	9d24      	ldr	r5, [sp, #144]	; 0x90
    65a2:	602b      	str	r3, [r5, #0]
    65a4:	f000 fd8a 	bl	70bc <_dtoa_r+0xbac>
    65a8:	9c04      	ldr	r4, [sp, #16]
    65aa:	9d05      	ldr	r5, [sp, #20]
    65ac:	4ba5      	ldr	r3, [pc, #660]	; (6844 <_dtoa_r+0x334>)
    65ae:	4aa4      	ldr	r2, [pc, #656]	; (6840 <_dtoa_r+0x330>)
    65b0:	1c20      	adds	r0, r4, #0
    65b2:	1c29      	adds	r1, r5, #0
    65b4:	f002 f920 	bl	87f8 <__aeabi_dcmpeq>
    65b8:	1e07      	subs	r7, r0, #0
    65ba:	d00c      	beq.n	65d6 <_dtoa_r+0xc6>
    65bc:	9c22      	ldr	r4, [sp, #136]	; 0x88
    65be:	9d24      	ldr	r5, [sp, #144]	; 0x90
    65c0:	2301      	movs	r3, #1
    65c2:	6023      	str	r3, [r4, #0]
    65c4:	2d00      	cmp	r5, #0
    65c6:	d101      	bne.n	65cc <_dtoa_r+0xbc>
    65c8:	f000 fd75 	bl	70b6 <_dtoa_r+0xba6>
    65cc:	48aa      	ldr	r0, [pc, #680]	; (6878 <_dtoa_r+0x368>)
    65ce:	6028      	str	r0, [r5, #0]
    65d0:	3801      	subs	r0, #1
    65d2:	f000 fd73 	bl	70bc <_dtoa_r+0xbac>
    65d6:	ab19      	add	r3, sp, #100	; 0x64
    65d8:	9300      	str	r3, [sp, #0]
    65da:	ab18      	add	r3, sp, #96	; 0x60
    65dc:	9301      	str	r3, [sp, #4]
    65de:	9807      	ldr	r0, [sp, #28]
    65e0:	1c2b      	adds	r3, r5, #0
    65e2:	1c22      	adds	r2, r4, #0
    65e4:	f001 fdca 	bl	817c <__d2b>
    65e8:	0073      	lsls	r3, r6, #1
    65ea:	900a      	str	r0, [sp, #40]	; 0x28
    65ec:	0d5b      	lsrs	r3, r3, #21
    65ee:	d009      	beq.n	6604 <_dtoa_r+0xf4>
    65f0:	1c20      	adds	r0, r4, #0
    65f2:	4ca2      	ldr	r4, [pc, #648]	; (687c <_dtoa_r+0x36c>)
    65f4:	032a      	lsls	r2, r5, #12
    65f6:	0b12      	lsrs	r2, r2, #12
    65f8:	1c21      	adds	r1, r4, #0
    65fa:	4311      	orrs	r1, r2
    65fc:	4aa0      	ldr	r2, [pc, #640]	; (6880 <_dtoa_r+0x370>)
    65fe:	9716      	str	r7, [sp, #88]	; 0x58
    6600:	189e      	adds	r6, r3, r2
    6602:	e01b      	b.n	663c <_dtoa_r+0x12c>
    6604:	9b18      	ldr	r3, [sp, #96]	; 0x60
    6606:	9c19      	ldr	r4, [sp, #100]	; 0x64
    6608:	191d      	adds	r5, r3, r4
    660a:	4b9e      	ldr	r3, [pc, #632]	; (6884 <_dtoa_r+0x374>)
    660c:	429d      	cmp	r5, r3
    660e:	db09      	blt.n	6624 <_dtoa_r+0x114>
    6610:	499d      	ldr	r1, [pc, #628]	; (6888 <_dtoa_r+0x378>)
    6612:	9a04      	ldr	r2, [sp, #16]
    6614:	4b9d      	ldr	r3, [pc, #628]	; (688c <_dtoa_r+0x37c>)
    6616:	1868      	adds	r0, r5, r1
    6618:	40c2      	lsrs	r2, r0
    661a:	1b5b      	subs	r3, r3, r5
    661c:	1c10      	adds	r0, r2, #0
    661e:	409e      	lsls	r6, r3
    6620:	4330      	orrs	r0, r6
    6622:	e004      	b.n	662e <_dtoa_r+0x11e>
    6624:	489a      	ldr	r0, [pc, #616]	; (6890 <_dtoa_r+0x380>)
    6626:	9b04      	ldr	r3, [sp, #16]
    6628:	1b40      	subs	r0, r0, r5
    662a:	4083      	lsls	r3, r0
    662c:	1c18      	adds	r0, r3, #0
    662e:	f004 fb43 	bl	acb8 <__aeabi_ui2d>
    6632:	4c98      	ldr	r4, [pc, #608]	; (6894 <_dtoa_r+0x384>)
    6634:	1e6e      	subs	r6, r5, #1
    6636:	2501      	movs	r5, #1
    6638:	1909      	adds	r1, r1, r4
    663a:	9516      	str	r5, [sp, #88]	; 0x58
    663c:	4a82      	ldr	r2, [pc, #520]	; (6848 <_dtoa_r+0x338>)
    663e:	4b83      	ldr	r3, [pc, #524]	; (684c <_dtoa_r+0x33c>)
    6640:	f003 ff94 	bl	a56c <__aeabi_dsub>
    6644:	4a82      	ldr	r2, [pc, #520]	; (6850 <_dtoa_r+0x340>)
    6646:	4b83      	ldr	r3, [pc, #524]	; (6854 <_dtoa_r+0x344>)
    6648:	f003 fd00 	bl	a04c <__aeabi_dmul>
    664c:	4a82      	ldr	r2, [pc, #520]	; (6858 <_dtoa_r+0x348>)
    664e:	4b83      	ldr	r3, [pc, #524]	; (685c <_dtoa_r+0x34c>)
    6650:	f002 fd70 	bl	9134 <__aeabi_dadd>
    6654:	1c04      	adds	r4, r0, #0
    6656:	1c30      	adds	r0, r6, #0
    6658:	1c0d      	adds	r5, r1, #0
    665a:	f004 faef 	bl	ac3c <__aeabi_i2d>
    665e:	4a80      	ldr	r2, [pc, #512]	; (6860 <_dtoa_r+0x350>)
    6660:	4b80      	ldr	r3, [pc, #512]	; (6864 <_dtoa_r+0x354>)
    6662:	f003 fcf3 	bl	a04c <__aeabi_dmul>
    6666:	1c02      	adds	r2, r0, #0
    6668:	1c0b      	adds	r3, r1, #0
    666a:	1c20      	adds	r0, r4, #0
    666c:	1c29      	adds	r1, r5, #0
    666e:	f002 fd61 	bl	9134 <__aeabi_dadd>
    6672:	1c04      	adds	r4, r0, #0
    6674:	1c0d      	adds	r5, r1, #0
    6676:	f004 faad 	bl	abd4 <__aeabi_d2iz>
    667a:	4b72      	ldr	r3, [pc, #456]	; (6844 <_dtoa_r+0x334>)
    667c:	4a70      	ldr	r2, [pc, #448]	; (6840 <_dtoa_r+0x330>)
    667e:	9006      	str	r0, [sp, #24]
    6680:	1c29      	adds	r1, r5, #0
    6682:	1c20      	adds	r0, r4, #0
    6684:	f002 f8be 	bl	8804 <__aeabi_dcmplt>
    6688:	2800      	cmp	r0, #0
    668a:	d00d      	beq.n	66a8 <_dtoa_r+0x198>
    668c:	9806      	ldr	r0, [sp, #24]
    668e:	f004 fad5 	bl	ac3c <__aeabi_i2d>
    6692:	1c0b      	adds	r3, r1, #0
    6694:	1c02      	adds	r2, r0, #0
    6696:	1c29      	adds	r1, r5, #0
    6698:	1c20      	adds	r0, r4, #0
    669a:	f002 f8ad 	bl	87f8 <__aeabi_dcmpeq>
    669e:	9c06      	ldr	r4, [sp, #24]
    66a0:	4243      	negs	r3, r0
    66a2:	4143      	adcs	r3, r0
    66a4:	1ae4      	subs	r4, r4, r3
    66a6:	9406      	str	r4, [sp, #24]
    66a8:	9c06      	ldr	r4, [sp, #24]
    66aa:	2501      	movs	r5, #1
    66ac:	9513      	str	r5, [sp, #76]	; 0x4c
    66ae:	2c16      	cmp	r4, #22
    66b0:	d810      	bhi.n	66d4 <_dtoa_r+0x1c4>
    66b2:	4a79      	ldr	r2, [pc, #484]	; (6898 <_dtoa_r+0x388>)
    66b4:	00e3      	lsls	r3, r4, #3
    66b6:	18d3      	adds	r3, r2, r3
    66b8:	6818      	ldr	r0, [r3, #0]
    66ba:	6859      	ldr	r1, [r3, #4]
    66bc:	9a04      	ldr	r2, [sp, #16]
    66be:	9b05      	ldr	r3, [sp, #20]
    66c0:	f002 f8b4 	bl	882c <__aeabi_dcmpgt>
    66c4:	2800      	cmp	r0, #0
    66c6:	d004      	beq.n	66d2 <_dtoa_r+0x1c2>
    66c8:	3c01      	subs	r4, #1
    66ca:	2500      	movs	r5, #0
    66cc:	9406      	str	r4, [sp, #24]
    66ce:	9513      	str	r5, [sp, #76]	; 0x4c
    66d0:	e000      	b.n	66d4 <_dtoa_r+0x1c4>
    66d2:	9013      	str	r0, [sp, #76]	; 0x4c
    66d4:	9818      	ldr	r0, [sp, #96]	; 0x60
    66d6:	2400      	movs	r4, #0
    66d8:	1b86      	subs	r6, r0, r6
    66da:	1c35      	adds	r5, r6, #0
    66dc:	9402      	str	r4, [sp, #8]
    66de:	3d01      	subs	r5, #1
    66e0:	9509      	str	r5, [sp, #36]	; 0x24
    66e2:	d504      	bpl.n	66ee <_dtoa_r+0x1de>
    66e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    66e6:	2500      	movs	r5, #0
    66e8:	4264      	negs	r4, r4
    66ea:	9402      	str	r4, [sp, #8]
    66ec:	9509      	str	r5, [sp, #36]	; 0x24
    66ee:	9c06      	ldr	r4, [sp, #24]
    66f0:	2c00      	cmp	r4, #0
    66f2:	db06      	blt.n	6702 <_dtoa_r+0x1f2>
    66f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    66f6:	9412      	str	r4, [sp, #72]	; 0x48
    66f8:	192d      	adds	r5, r5, r4
    66fa:	2400      	movs	r4, #0
    66fc:	9509      	str	r5, [sp, #36]	; 0x24
    66fe:	940d      	str	r4, [sp, #52]	; 0x34
    6700:	e007      	b.n	6712 <_dtoa_r+0x202>
    6702:	9c06      	ldr	r4, [sp, #24]
    6704:	9d02      	ldr	r5, [sp, #8]
    6706:	1b2d      	subs	r5, r5, r4
    6708:	9502      	str	r5, [sp, #8]
    670a:	4265      	negs	r5, r4
    670c:	2400      	movs	r4, #0
    670e:	950d      	str	r5, [sp, #52]	; 0x34
    6710:	9412      	str	r4, [sp, #72]	; 0x48
    6712:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6714:	2401      	movs	r4, #1
    6716:	2d09      	cmp	r5, #9
    6718:	d824      	bhi.n	6764 <_dtoa_r+0x254>
    671a:	2d05      	cmp	r5, #5
    671c:	dd02      	ble.n	6724 <_dtoa_r+0x214>
    671e:	3d04      	subs	r5, #4
    6720:	9520      	str	r5, [sp, #128]	; 0x80
    6722:	2400      	movs	r4, #0
    6724:	9820      	ldr	r0, [sp, #128]	; 0x80
    6726:	3802      	subs	r0, #2
    6728:	2803      	cmp	r0, #3
    672a:	d823      	bhi.n	6774 <_dtoa_r+0x264>
    672c:	f001 ff9a 	bl	8664 <__gnu_thumb1_case_uqi>
    6730:	04020e06 	.word	0x04020e06
    6734:	2501      	movs	r5, #1
    6736:	e002      	b.n	673e <_dtoa_r+0x22e>
    6738:	2501      	movs	r5, #1
    673a:	e008      	b.n	674e <_dtoa_r+0x23e>
    673c:	2500      	movs	r5, #0
    673e:	9510      	str	r5, [sp, #64]	; 0x40
    6740:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6742:	2d00      	cmp	r5, #0
    6744:	dd1f      	ble.n	6786 <_dtoa_r+0x276>
    6746:	950c      	str	r5, [sp, #48]	; 0x30
    6748:	9508      	str	r5, [sp, #32]
    674a:	e009      	b.n	6760 <_dtoa_r+0x250>
    674c:	2500      	movs	r5, #0
    674e:	9510      	str	r5, [sp, #64]	; 0x40
    6750:	9806      	ldr	r0, [sp, #24]
    6752:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6754:	182d      	adds	r5, r5, r0
    6756:	950c      	str	r5, [sp, #48]	; 0x30
    6758:	3501      	adds	r5, #1
    675a:	9508      	str	r5, [sp, #32]
    675c:	2d00      	cmp	r5, #0
    675e:	dd18      	ble.n	6792 <_dtoa_r+0x282>
    6760:	1c2b      	adds	r3, r5, #0
    6762:	e017      	b.n	6794 <_dtoa_r+0x284>
    6764:	4263      	negs	r3, r4
    6766:	2500      	movs	r5, #0
    6768:	930c      	str	r3, [sp, #48]	; 0x30
    676a:	9308      	str	r3, [sp, #32]
    676c:	9520      	str	r5, [sp, #128]	; 0x80
    676e:	9410      	str	r4, [sp, #64]	; 0x40
    6770:	2312      	movs	r3, #18
    6772:	e006      	b.n	6782 <_dtoa_r+0x272>
    6774:	2501      	movs	r5, #1
    6776:	426b      	negs	r3, r5
    6778:	9510      	str	r5, [sp, #64]	; 0x40
    677a:	930c      	str	r3, [sp, #48]	; 0x30
    677c:	9308      	str	r3, [sp, #32]
    677e:	2500      	movs	r5, #0
    6780:	2312      	movs	r3, #18
    6782:	9521      	str	r5, [sp, #132]	; 0x84
    6784:	e006      	b.n	6794 <_dtoa_r+0x284>
    6786:	2501      	movs	r5, #1
    6788:	950c      	str	r5, [sp, #48]	; 0x30
    678a:	9508      	str	r5, [sp, #32]
    678c:	1c2b      	adds	r3, r5, #0
    678e:	9521      	str	r5, [sp, #132]	; 0x84
    6790:	e000      	b.n	6794 <_dtoa_r+0x284>
    6792:	2301      	movs	r3, #1
    6794:	9807      	ldr	r0, [sp, #28]
    6796:	2200      	movs	r2, #0
    6798:	6a45      	ldr	r5, [r0, #36]	; 0x24
    679a:	606a      	str	r2, [r5, #4]
    679c:	2204      	movs	r2, #4
    679e:	1c10      	adds	r0, r2, #0
    67a0:	3014      	adds	r0, #20
    67a2:	6869      	ldr	r1, [r5, #4]
    67a4:	4298      	cmp	r0, r3
    67a6:	d803      	bhi.n	67b0 <_dtoa_r+0x2a0>
    67a8:	3101      	adds	r1, #1
    67aa:	6069      	str	r1, [r5, #4]
    67ac:	0052      	lsls	r2, r2, #1
    67ae:	e7f6      	b.n	679e <_dtoa_r+0x28e>
    67b0:	9807      	ldr	r0, [sp, #28]
    67b2:	f001 f999 	bl	7ae8 <_Balloc>
    67b6:	6028      	str	r0, [r5, #0]
    67b8:	9d07      	ldr	r5, [sp, #28]
    67ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    67bc:	9d08      	ldr	r5, [sp, #32]
    67be:	681b      	ldr	r3, [r3, #0]
    67c0:	930b      	str	r3, [sp, #44]	; 0x2c
    67c2:	2d0e      	cmp	r5, #14
    67c4:	d900      	bls.n	67c8 <_dtoa_r+0x2b8>
    67c6:	e187      	b.n	6ad8 <_dtoa_r+0x5c8>
    67c8:	2c00      	cmp	r4, #0
    67ca:	d100      	bne.n	67ce <_dtoa_r+0x2be>
    67cc:	e184      	b.n	6ad8 <_dtoa_r+0x5c8>
    67ce:	9c04      	ldr	r4, [sp, #16]
    67d0:	9d05      	ldr	r5, [sp, #20]
    67d2:	9414      	str	r4, [sp, #80]	; 0x50
    67d4:	9515      	str	r5, [sp, #84]	; 0x54
    67d6:	9d06      	ldr	r5, [sp, #24]
    67d8:	2d00      	cmp	r5, #0
    67da:	dd61      	ble.n	68a0 <_dtoa_r+0x390>
    67dc:	1c2a      	adds	r2, r5, #0
    67de:	230f      	movs	r3, #15
    67e0:	401a      	ands	r2, r3
    67e2:	492d      	ldr	r1, [pc, #180]	; (6898 <_dtoa_r+0x388>)
    67e4:	00d2      	lsls	r2, r2, #3
    67e6:	188a      	adds	r2, r1, r2
    67e8:	6814      	ldr	r4, [r2, #0]
    67ea:	6855      	ldr	r5, [r2, #4]
    67ec:	940e      	str	r4, [sp, #56]	; 0x38
    67ee:	950f      	str	r5, [sp, #60]	; 0x3c
    67f0:	9d06      	ldr	r5, [sp, #24]
    67f2:	4c2a      	ldr	r4, [pc, #168]	; (689c <_dtoa_r+0x38c>)
    67f4:	112f      	asrs	r7, r5, #4
    67f6:	2502      	movs	r5, #2
    67f8:	06f8      	lsls	r0, r7, #27
    67fa:	d517      	bpl.n	682c <_dtoa_r+0x31c>
    67fc:	401f      	ands	r7, r3
    67fe:	9814      	ldr	r0, [sp, #80]	; 0x50
    6800:	9915      	ldr	r1, [sp, #84]	; 0x54
    6802:	6a22      	ldr	r2, [r4, #32]
    6804:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6806:	f002 ffb7 	bl	9778 <__aeabi_ddiv>
    680a:	2503      	movs	r5, #3
    680c:	9004      	str	r0, [sp, #16]
    680e:	9105      	str	r1, [sp, #20]
    6810:	e00c      	b.n	682c <_dtoa_r+0x31c>
    6812:	07f9      	lsls	r1, r7, #31
    6814:	d508      	bpl.n	6828 <_dtoa_r+0x318>
    6816:	980e      	ldr	r0, [sp, #56]	; 0x38
    6818:	990f      	ldr	r1, [sp, #60]	; 0x3c
    681a:	6822      	ldr	r2, [r4, #0]
    681c:	6863      	ldr	r3, [r4, #4]
    681e:	f003 fc15 	bl	a04c <__aeabi_dmul>
    6822:	900e      	str	r0, [sp, #56]	; 0x38
    6824:	910f      	str	r1, [sp, #60]	; 0x3c
    6826:	3501      	adds	r5, #1
    6828:	107f      	asrs	r7, r7, #1
    682a:	3408      	adds	r4, #8
    682c:	2f00      	cmp	r7, #0
    682e:	d1f0      	bne.n	6812 <_dtoa_r+0x302>
    6830:	9804      	ldr	r0, [sp, #16]
    6832:	9905      	ldr	r1, [sp, #20]
    6834:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6838:	f002 ff9e 	bl	9778 <__aeabi_ddiv>
    683c:	e04e      	b.n	68dc <_dtoa_r+0x3cc>
    683e:	46c0      	nop			; (mov r8, r8)
	...
    684c:	3ff80000 	.word	0x3ff80000
    6850:	636f4361 	.word	0x636f4361
    6854:	3fd287a7 	.word	0x3fd287a7
    6858:	8b60c8b3 	.word	0x8b60c8b3
    685c:	3fc68a28 	.word	0x3fc68a28
    6860:	509f79fb 	.word	0x509f79fb
    6864:	3fd34413 	.word	0x3fd34413
    6868:	7ff00000 	.word	0x7ff00000
    686c:	0000270f 	.word	0x0000270f
    6870:	0000b4f7 	.word	0x0000b4f7
    6874:	0000b4ee 	.word	0x0000b4ee
    6878:	0000b3ca 	.word	0x0000b3ca
    687c:	3ff00000 	.word	0x3ff00000
    6880:	fffffc01 	.word	0xfffffc01
    6884:	fffffbef 	.word	0xfffffbef
    6888:	00000412 	.word	0x00000412
    688c:	fffffc0e 	.word	0xfffffc0e
    6890:	fffffbee 	.word	0xfffffbee
    6894:	fe100000 	.word	0xfe100000
    6898:	0000b568 	.word	0x0000b568
    689c:	0000b630 	.word	0x0000b630
    68a0:	9c06      	ldr	r4, [sp, #24]
    68a2:	2502      	movs	r5, #2
    68a4:	4267      	negs	r7, r4
    68a6:	2f00      	cmp	r7, #0
    68a8:	d01a      	beq.n	68e0 <_dtoa_r+0x3d0>
    68aa:	230f      	movs	r3, #15
    68ac:	403b      	ands	r3, r7
    68ae:	4acc      	ldr	r2, [pc, #816]	; (6be0 <_dtoa_r+0x6d0>)
    68b0:	00db      	lsls	r3, r3, #3
    68b2:	18d3      	adds	r3, r2, r3
    68b4:	9814      	ldr	r0, [sp, #80]	; 0x50
    68b6:	9915      	ldr	r1, [sp, #84]	; 0x54
    68b8:	681a      	ldr	r2, [r3, #0]
    68ba:	685b      	ldr	r3, [r3, #4]
    68bc:	f003 fbc6 	bl	a04c <__aeabi_dmul>
    68c0:	4ec8      	ldr	r6, [pc, #800]	; (6be4 <_dtoa_r+0x6d4>)
    68c2:	113f      	asrs	r7, r7, #4
    68c4:	2f00      	cmp	r7, #0
    68c6:	d009      	beq.n	68dc <_dtoa_r+0x3cc>
    68c8:	07fa      	lsls	r2, r7, #31
    68ca:	d504      	bpl.n	68d6 <_dtoa_r+0x3c6>
    68cc:	6832      	ldr	r2, [r6, #0]
    68ce:	6873      	ldr	r3, [r6, #4]
    68d0:	3501      	adds	r5, #1
    68d2:	f003 fbbb 	bl	a04c <__aeabi_dmul>
    68d6:	107f      	asrs	r7, r7, #1
    68d8:	3608      	adds	r6, #8
    68da:	e7f3      	b.n	68c4 <_dtoa_r+0x3b4>
    68dc:	9004      	str	r0, [sp, #16]
    68de:	9105      	str	r1, [sp, #20]
    68e0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    68e2:	2c00      	cmp	r4, #0
    68e4:	d01e      	beq.n	6924 <_dtoa_r+0x414>
    68e6:	9e04      	ldr	r6, [sp, #16]
    68e8:	9f05      	ldr	r7, [sp, #20]
    68ea:	4bb4      	ldr	r3, [pc, #720]	; (6bbc <_dtoa_r+0x6ac>)
    68ec:	4ab2      	ldr	r2, [pc, #712]	; (6bb8 <_dtoa_r+0x6a8>)
    68ee:	1c30      	adds	r0, r6, #0
    68f0:	1c39      	adds	r1, r7, #0
    68f2:	f001 ff87 	bl	8804 <__aeabi_dcmplt>
    68f6:	2800      	cmp	r0, #0
    68f8:	d014      	beq.n	6924 <_dtoa_r+0x414>
    68fa:	9c08      	ldr	r4, [sp, #32]
    68fc:	2c00      	cmp	r4, #0
    68fe:	d011      	beq.n	6924 <_dtoa_r+0x414>
    6900:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6902:	2c00      	cmp	r4, #0
    6904:	dc00      	bgt.n	6908 <_dtoa_r+0x3f8>
    6906:	e0e3      	b.n	6ad0 <_dtoa_r+0x5c0>
    6908:	9c06      	ldr	r4, [sp, #24]
    690a:	1c30      	adds	r0, r6, #0
    690c:	3c01      	subs	r4, #1
    690e:	1c39      	adds	r1, r7, #0
    6910:	4aab      	ldr	r2, [pc, #684]	; (6bc0 <_dtoa_r+0x6b0>)
    6912:	4bac      	ldr	r3, [pc, #688]	; (6bc4 <_dtoa_r+0x6b4>)
    6914:	9411      	str	r4, [sp, #68]	; 0x44
    6916:	f003 fb99 	bl	a04c <__aeabi_dmul>
    691a:	3501      	adds	r5, #1
    691c:	9004      	str	r0, [sp, #16]
    691e:	9105      	str	r1, [sp, #20]
    6920:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6922:	e002      	b.n	692a <_dtoa_r+0x41a>
    6924:	9c06      	ldr	r4, [sp, #24]
    6926:	9411      	str	r4, [sp, #68]	; 0x44
    6928:	9c08      	ldr	r4, [sp, #32]
    692a:	1c28      	adds	r0, r5, #0
    692c:	9e04      	ldr	r6, [sp, #16]
    692e:	9f05      	ldr	r7, [sp, #20]
    6930:	940e      	str	r4, [sp, #56]	; 0x38
    6932:	f004 f983 	bl	ac3c <__aeabi_i2d>
    6936:	1c32      	adds	r2, r6, #0
    6938:	1c3b      	adds	r3, r7, #0
    693a:	f003 fb87 	bl	a04c <__aeabi_dmul>
    693e:	4aa2      	ldr	r2, [pc, #648]	; (6bc8 <_dtoa_r+0x6b8>)
    6940:	4ba2      	ldr	r3, [pc, #648]	; (6bcc <_dtoa_r+0x6bc>)
    6942:	f002 fbf7 	bl	9134 <__aeabi_dadd>
    6946:	1c04      	adds	r4, r0, #0
    6948:	48a7      	ldr	r0, [pc, #668]	; (6be8 <_dtoa_r+0x6d8>)
    694a:	1808      	adds	r0, r1, r0
    694c:	990e      	ldr	r1, [sp, #56]	; 0x38
    694e:	9004      	str	r0, [sp, #16]
    6950:	1c05      	adds	r5, r0, #0
    6952:	2900      	cmp	r1, #0
    6954:	d11b      	bne.n	698e <_dtoa_r+0x47e>
    6956:	4a9e      	ldr	r2, [pc, #632]	; (6bd0 <_dtoa_r+0x6c0>)
    6958:	4b9e      	ldr	r3, [pc, #632]	; (6bd4 <_dtoa_r+0x6c4>)
    695a:	1c30      	adds	r0, r6, #0
    695c:	1c39      	adds	r1, r7, #0
    695e:	f003 fe05 	bl	a56c <__aeabi_dsub>
    6962:	1c22      	adds	r2, r4, #0
    6964:	9b04      	ldr	r3, [sp, #16]
    6966:	1c06      	adds	r6, r0, #0
    6968:	1c0f      	adds	r7, r1, #0
    696a:	f001 ff5f 	bl	882c <__aeabi_dcmpgt>
    696e:	2800      	cmp	r0, #0
    6970:	d000      	beq.n	6974 <_dtoa_r+0x464>
    6972:	e25c      	b.n	6e2e <_dtoa_r+0x91e>
    6974:	1c22      	adds	r2, r4, #0
    6976:	2580      	movs	r5, #128	; 0x80
    6978:	9c04      	ldr	r4, [sp, #16]
    697a:	062d      	lsls	r5, r5, #24
    697c:	1c30      	adds	r0, r6, #0
    697e:	1c39      	adds	r1, r7, #0
    6980:	1963      	adds	r3, r4, r5
    6982:	f001 ff3f 	bl	8804 <__aeabi_dcmplt>
    6986:	2800      	cmp	r0, #0
    6988:	d000      	beq.n	698c <_dtoa_r+0x47c>
    698a:	e247      	b.n	6e1c <_dtoa_r+0x90c>
    698c:	e0a0      	b.n	6ad0 <_dtoa_r+0x5c0>
    698e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6990:	4b93      	ldr	r3, [pc, #588]	; (6be0 <_dtoa_r+0x6d0>)
    6992:	3a01      	subs	r2, #1
    6994:	9810      	ldr	r0, [sp, #64]	; 0x40
    6996:	00d2      	lsls	r2, r2, #3
    6998:	189b      	adds	r3, r3, r2
    699a:	2800      	cmp	r0, #0
    699c:	d049      	beq.n	6a32 <_dtoa_r+0x522>
    699e:	681a      	ldr	r2, [r3, #0]
    69a0:	685b      	ldr	r3, [r3, #4]
    69a2:	488d      	ldr	r0, [pc, #564]	; (6bd8 <_dtoa_r+0x6c8>)
    69a4:	498d      	ldr	r1, [pc, #564]	; (6bdc <_dtoa_r+0x6cc>)
    69a6:	f002 fee7 	bl	9778 <__aeabi_ddiv>
    69aa:	1c2b      	adds	r3, r5, #0
    69ac:	1c22      	adds	r2, r4, #0
    69ae:	f003 fddd 	bl	a56c <__aeabi_dsub>
    69b2:	9004      	str	r0, [sp, #16]
    69b4:	9105      	str	r1, [sp, #20]
    69b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    69b8:	1c39      	adds	r1, r7, #0
    69ba:	1c30      	adds	r0, r6, #0
    69bc:	f004 f90a 	bl	abd4 <__aeabi_d2iz>
    69c0:	1c04      	adds	r4, r0, #0
    69c2:	f004 f93b 	bl	ac3c <__aeabi_i2d>
    69c6:	1c02      	adds	r2, r0, #0
    69c8:	1c0b      	adds	r3, r1, #0
    69ca:	1c30      	adds	r0, r6, #0
    69cc:	1c39      	adds	r1, r7, #0
    69ce:	f003 fdcd 	bl	a56c <__aeabi_dsub>
    69d2:	3501      	adds	r5, #1
    69d4:	1e6b      	subs	r3, r5, #1
    69d6:	3430      	adds	r4, #48	; 0x30
    69d8:	701c      	strb	r4, [r3, #0]
    69da:	9a04      	ldr	r2, [sp, #16]
    69dc:	9b05      	ldr	r3, [sp, #20]
    69de:	1c06      	adds	r6, r0, #0
    69e0:	1c0f      	adds	r7, r1, #0
    69e2:	f001 ff0f 	bl	8804 <__aeabi_dcmplt>
    69e6:	2800      	cmp	r0, #0
    69e8:	d000      	beq.n	69ec <_dtoa_r+0x4dc>
    69ea:	e353      	b.n	7094 <_dtoa_r+0xb84>
    69ec:	1c32      	adds	r2, r6, #0
    69ee:	1c3b      	adds	r3, r7, #0
    69f0:	4972      	ldr	r1, [pc, #456]	; (6bbc <_dtoa_r+0x6ac>)
    69f2:	4871      	ldr	r0, [pc, #452]	; (6bb8 <_dtoa_r+0x6a8>)
    69f4:	f003 fdba 	bl	a56c <__aeabi_dsub>
    69f8:	9a04      	ldr	r2, [sp, #16]
    69fa:	9b05      	ldr	r3, [sp, #20]
    69fc:	f001 ff02 	bl	8804 <__aeabi_dcmplt>
    6a00:	2800      	cmp	r0, #0
    6a02:	d000      	beq.n	6a06 <_dtoa_r+0x4f6>
    6a04:	e0cb      	b.n	6b9e <_dtoa_r+0x68e>
    6a06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a08:	1b2b      	subs	r3, r5, r4
    6a0a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    6a0c:	42a3      	cmp	r3, r4
    6a0e:	da5f      	bge.n	6ad0 <_dtoa_r+0x5c0>
    6a10:	9804      	ldr	r0, [sp, #16]
    6a12:	9905      	ldr	r1, [sp, #20]
    6a14:	4a6a      	ldr	r2, [pc, #424]	; (6bc0 <_dtoa_r+0x6b0>)
    6a16:	4b6b      	ldr	r3, [pc, #428]	; (6bc4 <_dtoa_r+0x6b4>)
    6a18:	f003 fb18 	bl	a04c <__aeabi_dmul>
    6a1c:	4a68      	ldr	r2, [pc, #416]	; (6bc0 <_dtoa_r+0x6b0>)
    6a1e:	4b69      	ldr	r3, [pc, #420]	; (6bc4 <_dtoa_r+0x6b4>)
    6a20:	9004      	str	r0, [sp, #16]
    6a22:	9105      	str	r1, [sp, #20]
    6a24:	1c30      	adds	r0, r6, #0
    6a26:	1c39      	adds	r1, r7, #0
    6a28:	f003 fb10 	bl	a04c <__aeabi_dmul>
    6a2c:	1c06      	adds	r6, r0, #0
    6a2e:	1c0f      	adds	r7, r1, #0
    6a30:	e7c2      	b.n	69b8 <_dtoa_r+0x4a8>
    6a32:	6818      	ldr	r0, [r3, #0]
    6a34:	6859      	ldr	r1, [r3, #4]
    6a36:	1c22      	adds	r2, r4, #0
    6a38:	1c2b      	adds	r3, r5, #0
    6a3a:	f003 fb07 	bl	a04c <__aeabi_dmul>
    6a3e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a40:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6a42:	9004      	str	r0, [sp, #16]
    6a44:	9105      	str	r1, [sp, #20]
    6a46:	1965      	adds	r5, r4, r5
    6a48:	9517      	str	r5, [sp, #92]	; 0x5c
    6a4a:	1c39      	adds	r1, r7, #0
    6a4c:	1c30      	adds	r0, r6, #0
    6a4e:	f004 f8c1 	bl	abd4 <__aeabi_d2iz>
    6a52:	1c05      	adds	r5, r0, #0
    6a54:	f004 f8f2 	bl	ac3c <__aeabi_i2d>
    6a58:	1c02      	adds	r2, r0, #0
    6a5a:	1c0b      	adds	r3, r1, #0
    6a5c:	1c30      	adds	r0, r6, #0
    6a5e:	1c39      	adds	r1, r7, #0
    6a60:	f003 fd84 	bl	a56c <__aeabi_dsub>
    6a64:	3530      	adds	r5, #48	; 0x30
    6a66:	7025      	strb	r5, [r4, #0]
    6a68:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6a6a:	3401      	adds	r4, #1
    6a6c:	1c06      	adds	r6, r0, #0
    6a6e:	1c0f      	adds	r7, r1, #0
    6a70:	42ac      	cmp	r4, r5
    6a72:	d126      	bne.n	6ac2 <_dtoa_r+0x5b2>
    6a74:	980e      	ldr	r0, [sp, #56]	; 0x38
    6a76:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a78:	4a57      	ldr	r2, [pc, #348]	; (6bd8 <_dtoa_r+0x6c8>)
    6a7a:	4b58      	ldr	r3, [pc, #352]	; (6bdc <_dtoa_r+0x6cc>)
    6a7c:	1825      	adds	r5, r4, r0
    6a7e:	9804      	ldr	r0, [sp, #16]
    6a80:	9905      	ldr	r1, [sp, #20]
    6a82:	f002 fb57 	bl	9134 <__aeabi_dadd>
    6a86:	1c02      	adds	r2, r0, #0
    6a88:	1c0b      	adds	r3, r1, #0
    6a8a:	1c30      	adds	r0, r6, #0
    6a8c:	1c39      	adds	r1, r7, #0
    6a8e:	f001 fecd 	bl	882c <__aeabi_dcmpgt>
    6a92:	2800      	cmp	r0, #0
    6a94:	d000      	beq.n	6a98 <_dtoa_r+0x588>
    6a96:	e082      	b.n	6b9e <_dtoa_r+0x68e>
    6a98:	9a04      	ldr	r2, [sp, #16]
    6a9a:	9b05      	ldr	r3, [sp, #20]
    6a9c:	484e      	ldr	r0, [pc, #312]	; (6bd8 <_dtoa_r+0x6c8>)
    6a9e:	494f      	ldr	r1, [pc, #316]	; (6bdc <_dtoa_r+0x6cc>)
    6aa0:	f003 fd64 	bl	a56c <__aeabi_dsub>
    6aa4:	1c02      	adds	r2, r0, #0
    6aa6:	1c0b      	adds	r3, r1, #0
    6aa8:	1c30      	adds	r0, r6, #0
    6aaa:	1c39      	adds	r1, r7, #0
    6aac:	f001 feaa 	bl	8804 <__aeabi_dcmplt>
    6ab0:	2800      	cmp	r0, #0
    6ab2:	d00d      	beq.n	6ad0 <_dtoa_r+0x5c0>
    6ab4:	1e6b      	subs	r3, r5, #1
    6ab6:	781a      	ldrb	r2, [r3, #0]
    6ab8:	2a30      	cmp	r2, #48	; 0x30
    6aba:	d000      	beq.n	6abe <_dtoa_r+0x5ae>
    6abc:	e2ea      	b.n	7094 <_dtoa_r+0xb84>
    6abe:	1c1d      	adds	r5, r3, #0
    6ac0:	e7f8      	b.n	6ab4 <_dtoa_r+0x5a4>
    6ac2:	4a3f      	ldr	r2, [pc, #252]	; (6bc0 <_dtoa_r+0x6b0>)
    6ac4:	4b3f      	ldr	r3, [pc, #252]	; (6bc4 <_dtoa_r+0x6b4>)
    6ac6:	f003 fac1 	bl	a04c <__aeabi_dmul>
    6aca:	1c06      	adds	r6, r0, #0
    6acc:	1c0f      	adds	r7, r1, #0
    6ace:	e7bc      	b.n	6a4a <_dtoa_r+0x53a>
    6ad0:	9c14      	ldr	r4, [sp, #80]	; 0x50
    6ad2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6ad4:	9404      	str	r4, [sp, #16]
    6ad6:	9505      	str	r5, [sp, #20]
    6ad8:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6ada:	2b00      	cmp	r3, #0
    6adc:	da00      	bge.n	6ae0 <_dtoa_r+0x5d0>
    6ade:	e09f      	b.n	6c20 <_dtoa_r+0x710>
    6ae0:	9d06      	ldr	r5, [sp, #24]
    6ae2:	2d0e      	cmp	r5, #14
    6ae4:	dd00      	ble.n	6ae8 <_dtoa_r+0x5d8>
    6ae6:	e09b      	b.n	6c20 <_dtoa_r+0x710>
    6ae8:	4a3d      	ldr	r2, [pc, #244]	; (6be0 <_dtoa_r+0x6d0>)
    6aea:	00eb      	lsls	r3, r5, #3
    6aec:	18d3      	adds	r3, r2, r3
    6aee:	681c      	ldr	r4, [r3, #0]
    6af0:	685d      	ldr	r5, [r3, #4]
    6af2:	9402      	str	r4, [sp, #8]
    6af4:	9503      	str	r5, [sp, #12]
    6af6:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6af8:	2d00      	cmp	r5, #0
    6afa:	da14      	bge.n	6b26 <_dtoa_r+0x616>
    6afc:	9c08      	ldr	r4, [sp, #32]
    6afe:	2c00      	cmp	r4, #0
    6b00:	dc11      	bgt.n	6b26 <_dtoa_r+0x616>
    6b02:	d000      	beq.n	6b06 <_dtoa_r+0x5f6>
    6b04:	e18c      	b.n	6e20 <_dtoa_r+0x910>
    6b06:	4a32      	ldr	r2, [pc, #200]	; (6bd0 <_dtoa_r+0x6c0>)
    6b08:	4b32      	ldr	r3, [pc, #200]	; (6bd4 <_dtoa_r+0x6c4>)
    6b0a:	9802      	ldr	r0, [sp, #8]
    6b0c:	9903      	ldr	r1, [sp, #12]
    6b0e:	f003 fa9d 	bl	a04c <__aeabi_dmul>
    6b12:	9a04      	ldr	r2, [sp, #16]
    6b14:	9b05      	ldr	r3, [sp, #20]
    6b16:	f001 fe93 	bl	8840 <__aeabi_dcmpge>
    6b1a:	9f08      	ldr	r7, [sp, #32]
    6b1c:	1c3e      	adds	r6, r7, #0
    6b1e:	2800      	cmp	r0, #0
    6b20:	d000      	beq.n	6b24 <_dtoa_r+0x614>
    6b22:	e17f      	b.n	6e24 <_dtoa_r+0x914>
    6b24:	e187      	b.n	6e36 <_dtoa_r+0x926>
    6b26:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6b28:	9e04      	ldr	r6, [sp, #16]
    6b2a:	9f05      	ldr	r7, [sp, #20]
    6b2c:	9a02      	ldr	r2, [sp, #8]
    6b2e:	9b03      	ldr	r3, [sp, #12]
    6b30:	1c30      	adds	r0, r6, #0
    6b32:	1c39      	adds	r1, r7, #0
    6b34:	f002 fe20 	bl	9778 <__aeabi_ddiv>
    6b38:	f004 f84c 	bl	abd4 <__aeabi_d2iz>
    6b3c:	1c04      	adds	r4, r0, #0
    6b3e:	f004 f87d 	bl	ac3c <__aeabi_i2d>
    6b42:	9a02      	ldr	r2, [sp, #8]
    6b44:	9b03      	ldr	r3, [sp, #12]
    6b46:	f003 fa81 	bl	a04c <__aeabi_dmul>
    6b4a:	1c02      	adds	r2, r0, #0
    6b4c:	1c0b      	adds	r3, r1, #0
    6b4e:	1c30      	adds	r0, r6, #0
    6b50:	1c39      	adds	r1, r7, #0
    6b52:	f003 fd0b 	bl	a56c <__aeabi_dsub>
    6b56:	3501      	adds	r5, #1
    6b58:	1c02      	adds	r2, r0, #0
    6b5a:	1c20      	adds	r0, r4, #0
    6b5c:	3030      	adds	r0, #48	; 0x30
    6b5e:	1c0b      	adds	r3, r1, #0
    6b60:	1e69      	subs	r1, r5, #1
    6b62:	7008      	strb	r0, [r1, #0]
    6b64:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6b66:	1a29      	subs	r1, r5, r0
    6b68:	9808      	ldr	r0, [sp, #32]
    6b6a:	4281      	cmp	r1, r0
    6b6c:	d148      	bne.n	6c00 <_dtoa_r+0x6f0>
    6b6e:	1c10      	adds	r0, r2, #0
    6b70:	1c19      	adds	r1, r3, #0
    6b72:	f002 fadf 	bl	9134 <__aeabi_dadd>
    6b76:	9a02      	ldr	r2, [sp, #8]
    6b78:	9b03      	ldr	r3, [sp, #12]
    6b7a:	1c06      	adds	r6, r0, #0
    6b7c:	1c0f      	adds	r7, r1, #0
    6b7e:	f001 fe55 	bl	882c <__aeabi_dcmpgt>
    6b82:	2800      	cmp	r0, #0
    6b84:	d10d      	bne.n	6ba2 <_dtoa_r+0x692>
    6b86:	1c30      	adds	r0, r6, #0
    6b88:	1c39      	adds	r1, r7, #0
    6b8a:	9a02      	ldr	r2, [sp, #8]
    6b8c:	9b03      	ldr	r3, [sp, #12]
    6b8e:	f001 fe33 	bl	87f8 <__aeabi_dcmpeq>
    6b92:	2800      	cmp	r0, #0
    6b94:	d100      	bne.n	6b98 <_dtoa_r+0x688>
    6b96:	e27f      	b.n	7098 <_dtoa_r+0xb88>
    6b98:	07e1      	lsls	r1, r4, #31
    6b9a:	d402      	bmi.n	6ba2 <_dtoa_r+0x692>
    6b9c:	e27c      	b.n	7098 <_dtoa_r+0xb88>
    6b9e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6ba0:	9406      	str	r4, [sp, #24]
    6ba2:	1e6b      	subs	r3, r5, #1
    6ba4:	781a      	ldrb	r2, [r3, #0]
    6ba6:	2a39      	cmp	r2, #57	; 0x39
    6ba8:	d126      	bne.n	6bf8 <_dtoa_r+0x6e8>
    6baa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6bac:	42a3      	cmp	r3, r4
    6bae:	d01d      	beq.n	6bec <_dtoa_r+0x6dc>
    6bb0:	1c1d      	adds	r5, r3, #0
    6bb2:	e7f6      	b.n	6ba2 <_dtoa_r+0x692>
    6bb4:	46c0      	nop			; (mov r8, r8)
    6bb6:	46c0      	nop			; (mov r8, r8)
    6bb8:	00000000 	.word	0x00000000
    6bbc:	3ff00000 	.word	0x3ff00000
    6bc0:	00000000 	.word	0x00000000
    6bc4:	40240000 	.word	0x40240000
    6bc8:	00000000 	.word	0x00000000
    6bcc:	401c0000 	.word	0x401c0000
    6bd0:	00000000 	.word	0x00000000
    6bd4:	40140000 	.word	0x40140000
    6bd8:	00000000 	.word	0x00000000
    6bdc:	3fe00000 	.word	0x3fe00000
    6be0:	0000b568 	.word	0x0000b568
    6be4:	0000b630 	.word	0x0000b630
    6be8:	fcc00000 	.word	0xfcc00000
    6bec:	9c06      	ldr	r4, [sp, #24]
    6bee:	2230      	movs	r2, #48	; 0x30
    6bf0:	3401      	adds	r4, #1
    6bf2:	9406      	str	r4, [sp, #24]
    6bf4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6bf6:	7022      	strb	r2, [r4, #0]
    6bf8:	781a      	ldrb	r2, [r3, #0]
    6bfa:	3201      	adds	r2, #1
    6bfc:	701a      	strb	r2, [r3, #0]
    6bfe:	e24b      	b.n	7098 <_dtoa_r+0xb88>
    6c00:	1c10      	adds	r0, r2, #0
    6c02:	1c19      	adds	r1, r3, #0
    6c04:	4bc9      	ldr	r3, [pc, #804]	; (6f2c <_dtoa_r+0xa1c>)
    6c06:	4ac8      	ldr	r2, [pc, #800]	; (6f28 <_dtoa_r+0xa18>)
    6c08:	f003 fa20 	bl	a04c <__aeabi_dmul>
    6c0c:	4ac8      	ldr	r2, [pc, #800]	; (6f30 <_dtoa_r+0xa20>)
    6c0e:	4bc9      	ldr	r3, [pc, #804]	; (6f34 <_dtoa_r+0xa24>)
    6c10:	1c06      	adds	r6, r0, #0
    6c12:	1c0f      	adds	r7, r1, #0
    6c14:	f001 fdf0 	bl	87f8 <__aeabi_dcmpeq>
    6c18:	2800      	cmp	r0, #0
    6c1a:	d100      	bne.n	6c1e <_dtoa_r+0x70e>
    6c1c:	e786      	b.n	6b2c <_dtoa_r+0x61c>
    6c1e:	e23b      	b.n	7098 <_dtoa_r+0xb88>
    6c20:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6c22:	2d00      	cmp	r5, #0
    6c24:	d031      	beq.n	6c8a <_dtoa_r+0x77a>
    6c26:	9c20      	ldr	r4, [sp, #128]	; 0x80
    6c28:	2c01      	cmp	r4, #1
    6c2a:	dc0b      	bgt.n	6c44 <_dtoa_r+0x734>
    6c2c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    6c2e:	2d00      	cmp	r5, #0
    6c30:	d002      	beq.n	6c38 <_dtoa_r+0x728>
    6c32:	48c1      	ldr	r0, [pc, #772]	; (6f38 <_dtoa_r+0xa28>)
    6c34:	181b      	adds	r3, r3, r0
    6c36:	e002      	b.n	6c3e <_dtoa_r+0x72e>
    6c38:	9918      	ldr	r1, [sp, #96]	; 0x60
    6c3a:	2336      	movs	r3, #54	; 0x36
    6c3c:	1a5b      	subs	r3, r3, r1
    6c3e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6c40:	9c02      	ldr	r4, [sp, #8]
    6c42:	e016      	b.n	6c72 <_dtoa_r+0x762>
    6c44:	9d08      	ldr	r5, [sp, #32]
    6c46:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c48:	3d01      	subs	r5, #1
    6c4a:	42ac      	cmp	r4, r5
    6c4c:	db01      	blt.n	6c52 <_dtoa_r+0x742>
    6c4e:	1b65      	subs	r5, r4, r5
    6c50:	e006      	b.n	6c60 <_dtoa_r+0x750>
    6c52:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c54:	950d      	str	r5, [sp, #52]	; 0x34
    6c56:	1b2b      	subs	r3, r5, r4
    6c58:	9c12      	ldr	r4, [sp, #72]	; 0x48
    6c5a:	2500      	movs	r5, #0
    6c5c:	18e4      	adds	r4, r4, r3
    6c5e:	9412      	str	r4, [sp, #72]	; 0x48
    6c60:	9c08      	ldr	r4, [sp, #32]
    6c62:	2c00      	cmp	r4, #0
    6c64:	da03      	bge.n	6c6e <_dtoa_r+0x75e>
    6c66:	9802      	ldr	r0, [sp, #8]
    6c68:	2300      	movs	r3, #0
    6c6a:	1b04      	subs	r4, r0, r4
    6c6c:	e001      	b.n	6c72 <_dtoa_r+0x762>
    6c6e:	9c02      	ldr	r4, [sp, #8]
    6c70:	9b08      	ldr	r3, [sp, #32]
    6c72:	9902      	ldr	r1, [sp, #8]
    6c74:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6c76:	18c9      	adds	r1, r1, r3
    6c78:	9102      	str	r1, [sp, #8]
    6c7a:	18d2      	adds	r2, r2, r3
    6c7c:	9807      	ldr	r0, [sp, #28]
    6c7e:	2101      	movs	r1, #1
    6c80:	9209      	str	r2, [sp, #36]	; 0x24
    6c82:	f001 f849 	bl	7d18 <__i2b>
    6c86:	1c06      	adds	r6, r0, #0
    6c88:	e002      	b.n	6c90 <_dtoa_r+0x780>
    6c8a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6c8c:	9c02      	ldr	r4, [sp, #8]
    6c8e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6c90:	2c00      	cmp	r4, #0
    6c92:	d00c      	beq.n	6cae <_dtoa_r+0x79e>
    6c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6c96:	2b00      	cmp	r3, #0
    6c98:	dd09      	ble.n	6cae <_dtoa_r+0x79e>
    6c9a:	42a3      	cmp	r3, r4
    6c9c:	dd00      	ble.n	6ca0 <_dtoa_r+0x790>
    6c9e:	1c23      	adds	r3, r4, #0
    6ca0:	9802      	ldr	r0, [sp, #8]
    6ca2:	9909      	ldr	r1, [sp, #36]	; 0x24
    6ca4:	1ac0      	subs	r0, r0, r3
    6ca6:	1ac9      	subs	r1, r1, r3
    6ca8:	9002      	str	r0, [sp, #8]
    6caa:	1ae4      	subs	r4, r4, r3
    6cac:	9109      	str	r1, [sp, #36]	; 0x24
    6cae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6cb0:	2a00      	cmp	r2, #0
    6cb2:	dd21      	ble.n	6cf8 <_dtoa_r+0x7e8>
    6cb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6cb6:	2b00      	cmp	r3, #0
    6cb8:	d018      	beq.n	6cec <_dtoa_r+0x7dc>
    6cba:	2d00      	cmp	r5, #0
    6cbc:	dd10      	ble.n	6ce0 <_dtoa_r+0x7d0>
    6cbe:	1c31      	adds	r1, r6, #0
    6cc0:	1c2a      	adds	r2, r5, #0
    6cc2:	9807      	ldr	r0, [sp, #28]
    6cc4:	f001 f8c0 	bl	7e48 <__pow5mult>
    6cc8:	1c06      	adds	r6, r0, #0
    6cca:	1c31      	adds	r1, r6, #0
    6ccc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6cce:	9807      	ldr	r0, [sp, #28]
    6cd0:	f001 f82b 	bl	7d2a <__multiply>
    6cd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    6cd6:	1c07      	adds	r7, r0, #0
    6cd8:	9807      	ldr	r0, [sp, #28]
    6cda:	f000 ff3d 	bl	7b58 <_Bfree>
    6cde:	970a      	str	r7, [sp, #40]	; 0x28
    6ce0:	980d      	ldr	r0, [sp, #52]	; 0x34
    6ce2:	1b42      	subs	r2, r0, r5
    6ce4:	d008      	beq.n	6cf8 <_dtoa_r+0x7e8>
    6ce6:	9807      	ldr	r0, [sp, #28]
    6ce8:	990a      	ldr	r1, [sp, #40]	; 0x28
    6cea:	e002      	b.n	6cf2 <_dtoa_r+0x7e2>
    6cec:	9807      	ldr	r0, [sp, #28]
    6cee:	990a      	ldr	r1, [sp, #40]	; 0x28
    6cf0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6cf2:	f001 f8a9 	bl	7e48 <__pow5mult>
    6cf6:	900a      	str	r0, [sp, #40]	; 0x28
    6cf8:	9807      	ldr	r0, [sp, #28]
    6cfa:	2101      	movs	r1, #1
    6cfc:	f001 f80c 	bl	7d18 <__i2b>
    6d00:	9d12      	ldr	r5, [sp, #72]	; 0x48
    6d02:	1c07      	adds	r7, r0, #0
    6d04:	2d00      	cmp	r5, #0
    6d06:	dd05      	ble.n	6d14 <_dtoa_r+0x804>
    6d08:	1c39      	adds	r1, r7, #0
    6d0a:	9807      	ldr	r0, [sp, #28]
    6d0c:	1c2a      	adds	r2, r5, #0
    6d0e:	f001 f89b 	bl	7e48 <__pow5mult>
    6d12:	1c07      	adds	r7, r0, #0
    6d14:	9820      	ldr	r0, [sp, #128]	; 0x80
    6d16:	2500      	movs	r5, #0
    6d18:	2801      	cmp	r0, #1
    6d1a:	dc10      	bgt.n	6d3e <_dtoa_r+0x82e>
    6d1c:	9904      	ldr	r1, [sp, #16]
    6d1e:	42a9      	cmp	r1, r5
    6d20:	d10d      	bne.n	6d3e <_dtoa_r+0x82e>
    6d22:	9a05      	ldr	r2, [sp, #20]
    6d24:	0313      	lsls	r3, r2, #12
    6d26:	42ab      	cmp	r3, r5
    6d28:	d109      	bne.n	6d3e <_dtoa_r+0x82e>
    6d2a:	4b84      	ldr	r3, [pc, #528]	; (6f3c <_dtoa_r+0xa2c>)
    6d2c:	4213      	tst	r3, r2
    6d2e:	d006      	beq.n	6d3e <_dtoa_r+0x82e>
    6d30:	9d02      	ldr	r5, [sp, #8]
    6d32:	3501      	adds	r5, #1
    6d34:	9502      	str	r5, [sp, #8]
    6d36:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d38:	3501      	adds	r5, #1
    6d3a:	9509      	str	r5, [sp, #36]	; 0x24
    6d3c:	2501      	movs	r5, #1
    6d3e:	9912      	ldr	r1, [sp, #72]	; 0x48
    6d40:	2001      	movs	r0, #1
    6d42:	2900      	cmp	r1, #0
    6d44:	d008      	beq.n	6d58 <_dtoa_r+0x848>
    6d46:	693b      	ldr	r3, [r7, #16]
    6d48:	3303      	adds	r3, #3
    6d4a:	009b      	lsls	r3, r3, #2
    6d4c:	18fb      	adds	r3, r7, r3
    6d4e:	6858      	ldr	r0, [r3, #4]
    6d50:	f000 ff99 	bl	7c86 <__hi0bits>
    6d54:	2320      	movs	r3, #32
    6d56:	1a18      	subs	r0, r3, r0
    6d58:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6d5a:	231f      	movs	r3, #31
    6d5c:	1880      	adds	r0, r0, r2
    6d5e:	4018      	ands	r0, r3
    6d60:	d00d      	beq.n	6d7e <_dtoa_r+0x86e>
    6d62:	2320      	movs	r3, #32
    6d64:	1a1b      	subs	r3, r3, r0
    6d66:	2b04      	cmp	r3, #4
    6d68:	dd06      	ble.n	6d78 <_dtoa_r+0x868>
    6d6a:	231c      	movs	r3, #28
    6d6c:	1a18      	subs	r0, r3, r0
    6d6e:	9b02      	ldr	r3, [sp, #8]
    6d70:	1824      	adds	r4, r4, r0
    6d72:	181b      	adds	r3, r3, r0
    6d74:	9302      	str	r3, [sp, #8]
    6d76:	e008      	b.n	6d8a <_dtoa_r+0x87a>
    6d78:	2b04      	cmp	r3, #4
    6d7a:	d008      	beq.n	6d8e <_dtoa_r+0x87e>
    6d7c:	1c18      	adds	r0, r3, #0
    6d7e:	9902      	ldr	r1, [sp, #8]
    6d80:	301c      	adds	r0, #28
    6d82:	1809      	adds	r1, r1, r0
    6d84:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6d86:	9102      	str	r1, [sp, #8]
    6d88:	1824      	adds	r4, r4, r0
    6d8a:	1812      	adds	r2, r2, r0
    6d8c:	9209      	str	r2, [sp, #36]	; 0x24
    6d8e:	9b02      	ldr	r3, [sp, #8]
    6d90:	2b00      	cmp	r3, #0
    6d92:	dd05      	ble.n	6da0 <_dtoa_r+0x890>
    6d94:	9807      	ldr	r0, [sp, #28]
    6d96:	990a      	ldr	r1, [sp, #40]	; 0x28
    6d98:	1c1a      	adds	r2, r3, #0
    6d9a:	f001 f8a7 	bl	7eec <__lshift>
    6d9e:	900a      	str	r0, [sp, #40]	; 0x28
    6da0:	9809      	ldr	r0, [sp, #36]	; 0x24
    6da2:	2800      	cmp	r0, #0
    6da4:	dd05      	ble.n	6db2 <_dtoa_r+0x8a2>
    6da6:	1c39      	adds	r1, r7, #0
    6da8:	9807      	ldr	r0, [sp, #28]
    6daa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6dac:	f001 f89e 	bl	7eec <__lshift>
    6db0:	1c07      	adds	r7, r0, #0
    6db2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6db4:	2900      	cmp	r1, #0
    6db6:	d01b      	beq.n	6df0 <_dtoa_r+0x8e0>
    6db8:	980a      	ldr	r0, [sp, #40]	; 0x28
    6dba:	1c39      	adds	r1, r7, #0
    6dbc:	f001 f8e8 	bl	7f90 <__mcmp>
    6dc0:	2800      	cmp	r0, #0
    6dc2:	da15      	bge.n	6df0 <_dtoa_r+0x8e0>
    6dc4:	9a06      	ldr	r2, [sp, #24]
    6dc6:	2300      	movs	r3, #0
    6dc8:	3a01      	subs	r2, #1
    6dca:	9206      	str	r2, [sp, #24]
    6dcc:	9807      	ldr	r0, [sp, #28]
    6dce:	990a      	ldr	r1, [sp, #40]	; 0x28
    6dd0:	220a      	movs	r2, #10
    6dd2:	f000 feda 	bl	7b8a <__multadd>
    6dd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6dd8:	900a      	str	r0, [sp, #40]	; 0x28
    6dda:	9810      	ldr	r0, [sp, #64]	; 0x40
    6ddc:	9308      	str	r3, [sp, #32]
    6dde:	2800      	cmp	r0, #0
    6de0:	d006      	beq.n	6df0 <_dtoa_r+0x8e0>
    6de2:	1c31      	adds	r1, r6, #0
    6de4:	9807      	ldr	r0, [sp, #28]
    6de6:	220a      	movs	r2, #10
    6de8:	2300      	movs	r3, #0
    6dea:	f000 fece 	bl	7b8a <__multadd>
    6dee:	1c06      	adds	r6, r0, #0
    6df0:	9908      	ldr	r1, [sp, #32]
    6df2:	2900      	cmp	r1, #0
    6df4:	dc2a      	bgt.n	6e4c <_dtoa_r+0x93c>
    6df6:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6df8:	2a02      	cmp	r2, #2
    6dfa:	dd27      	ble.n	6e4c <_dtoa_r+0x93c>
    6dfc:	2900      	cmp	r1, #0
    6dfe:	d111      	bne.n	6e24 <_dtoa_r+0x914>
    6e00:	1c39      	adds	r1, r7, #0
    6e02:	9807      	ldr	r0, [sp, #28]
    6e04:	2205      	movs	r2, #5
    6e06:	9b08      	ldr	r3, [sp, #32]
    6e08:	f000 febf 	bl	7b8a <__multadd>
    6e0c:	1c07      	adds	r7, r0, #0
    6e0e:	1c39      	adds	r1, r7, #0
    6e10:	980a      	ldr	r0, [sp, #40]	; 0x28
    6e12:	f001 f8bd 	bl	7f90 <__mcmp>
    6e16:	2800      	cmp	r0, #0
    6e18:	dc0d      	bgt.n	6e36 <_dtoa_r+0x926>
    6e1a:	e003      	b.n	6e24 <_dtoa_r+0x914>
    6e1c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6e1e:	e000      	b.n	6e22 <_dtoa_r+0x912>
    6e20:	2700      	movs	r7, #0
    6e22:	1c3e      	adds	r6, r7, #0
    6e24:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6e26:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e28:	43e4      	mvns	r4, r4
    6e2a:	9406      	str	r4, [sp, #24]
    6e2c:	e00b      	b.n	6e46 <_dtoa_r+0x936>
    6e2e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6e30:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6e32:	9506      	str	r5, [sp, #24]
    6e34:	1c3e      	adds	r6, r7, #0
    6e36:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6e38:	2331      	movs	r3, #49	; 0x31
    6e3a:	7023      	strb	r3, [r4, #0]
    6e3c:	9c06      	ldr	r4, [sp, #24]
    6e3e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e40:	3401      	adds	r4, #1
    6e42:	3501      	adds	r5, #1
    6e44:	9406      	str	r4, [sp, #24]
    6e46:	9602      	str	r6, [sp, #8]
    6e48:	2600      	movs	r6, #0
    6e4a:	e10f      	b.n	706c <_dtoa_r+0xb5c>
    6e4c:	9810      	ldr	r0, [sp, #64]	; 0x40
    6e4e:	2800      	cmp	r0, #0
    6e50:	d100      	bne.n	6e54 <_dtoa_r+0x944>
    6e52:	e0c5      	b.n	6fe0 <_dtoa_r+0xad0>
    6e54:	2c00      	cmp	r4, #0
    6e56:	dd05      	ble.n	6e64 <_dtoa_r+0x954>
    6e58:	1c31      	adds	r1, r6, #0
    6e5a:	9807      	ldr	r0, [sp, #28]
    6e5c:	1c22      	adds	r2, r4, #0
    6e5e:	f001 f845 	bl	7eec <__lshift>
    6e62:	1c06      	adds	r6, r0, #0
    6e64:	9602      	str	r6, [sp, #8]
    6e66:	2d00      	cmp	r5, #0
    6e68:	d012      	beq.n	6e90 <_dtoa_r+0x980>
    6e6a:	6871      	ldr	r1, [r6, #4]
    6e6c:	9807      	ldr	r0, [sp, #28]
    6e6e:	f000 fe3b 	bl	7ae8 <_Balloc>
    6e72:	6932      	ldr	r2, [r6, #16]
    6e74:	1c31      	adds	r1, r6, #0
    6e76:	3202      	adds	r2, #2
    6e78:	1c04      	adds	r4, r0, #0
    6e7a:	0092      	lsls	r2, r2, #2
    6e7c:	310c      	adds	r1, #12
    6e7e:	300c      	adds	r0, #12
    6e80:	f7fd fb0c 	bl	449c <memcpy>
    6e84:	9807      	ldr	r0, [sp, #28]
    6e86:	1c21      	adds	r1, r4, #0
    6e88:	2201      	movs	r2, #1
    6e8a:	f001 f82f 	bl	7eec <__lshift>
    6e8e:	9002      	str	r0, [sp, #8]
    6e90:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6e92:	9d08      	ldr	r5, [sp, #32]
    6e94:	1c23      	adds	r3, r4, #0
    6e96:	3b01      	subs	r3, #1
    6e98:	195b      	adds	r3, r3, r5
    6e9a:	9409      	str	r4, [sp, #36]	; 0x24
    6e9c:	9310      	str	r3, [sp, #64]	; 0x40
    6e9e:	1c39      	adds	r1, r7, #0
    6ea0:	980a      	ldr	r0, [sp, #40]	; 0x28
    6ea2:	f7ff faa9 	bl	63f8 <quorem>
    6ea6:	1c31      	adds	r1, r6, #0
    6ea8:	900d      	str	r0, [sp, #52]	; 0x34
    6eaa:	1c04      	adds	r4, r0, #0
    6eac:	980a      	ldr	r0, [sp, #40]	; 0x28
    6eae:	f001 f86f 	bl	7f90 <__mcmp>
    6eb2:	1c39      	adds	r1, r7, #0
    6eb4:	900c      	str	r0, [sp, #48]	; 0x30
    6eb6:	9a02      	ldr	r2, [sp, #8]
    6eb8:	9807      	ldr	r0, [sp, #28]
    6eba:	f001 f884 	bl	7fc6 <__mdiff>
    6ebe:	1c05      	adds	r5, r0, #0
    6ec0:	68c0      	ldr	r0, [r0, #12]
    6ec2:	3430      	adds	r4, #48	; 0x30
    6ec4:	2800      	cmp	r0, #0
    6ec6:	d105      	bne.n	6ed4 <_dtoa_r+0x9c4>
    6ec8:	980a      	ldr	r0, [sp, #40]	; 0x28
    6eca:	1c29      	adds	r1, r5, #0
    6ecc:	f001 f860 	bl	7f90 <__mcmp>
    6ed0:	9008      	str	r0, [sp, #32]
    6ed2:	e001      	b.n	6ed8 <_dtoa_r+0x9c8>
    6ed4:	2101      	movs	r1, #1
    6ed6:	9108      	str	r1, [sp, #32]
    6ed8:	1c29      	adds	r1, r5, #0
    6eda:	9807      	ldr	r0, [sp, #28]
    6edc:	f000 fe3c 	bl	7b58 <_Bfree>
    6ee0:	9b08      	ldr	r3, [sp, #32]
    6ee2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6ee4:	432b      	orrs	r3, r5
    6ee6:	d10d      	bne.n	6f04 <_dtoa_r+0x9f4>
    6ee8:	9804      	ldr	r0, [sp, #16]
    6eea:	2301      	movs	r3, #1
    6eec:	4203      	tst	r3, r0
    6eee:	d109      	bne.n	6f04 <_dtoa_r+0x9f4>
    6ef0:	2c39      	cmp	r4, #57	; 0x39
    6ef2:	d044      	beq.n	6f7e <_dtoa_r+0xa6e>
    6ef4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6ef6:	2d00      	cmp	r5, #0
    6ef8:	dd01      	ble.n	6efe <_dtoa_r+0x9ee>
    6efa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6efc:	3431      	adds	r4, #49	; 0x31
    6efe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6f00:	3501      	adds	r5, #1
    6f02:	e044      	b.n	6f8e <_dtoa_r+0xa7e>
    6f04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6f06:	2d00      	cmp	r5, #0
    6f08:	da03      	bge.n	6f12 <_dtoa_r+0xa02>
    6f0a:	9d08      	ldr	r5, [sp, #32]
    6f0c:	2d00      	cmp	r5, #0
    6f0e:	dc17      	bgt.n	6f40 <_dtoa_r+0xa30>
    6f10:	e028      	b.n	6f64 <_dtoa_r+0xa54>
    6f12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6f14:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6f16:	432b      	orrs	r3, r5
    6f18:	d129      	bne.n	6f6e <_dtoa_r+0xa5e>
    6f1a:	9804      	ldr	r0, [sp, #16]
    6f1c:	2301      	movs	r3, #1
    6f1e:	4203      	tst	r3, r0
    6f20:	d125      	bne.n	6f6e <_dtoa_r+0xa5e>
    6f22:	e7f2      	b.n	6f0a <_dtoa_r+0x9fa>
    6f24:	46c0      	nop			; (mov r8, r8)
    6f26:	46c0      	nop			; (mov r8, r8)
    6f28:	00000000 	.word	0x00000000
    6f2c:	40240000 	.word	0x40240000
	...
    6f38:	00000433 	.word	0x00000433
    6f3c:	7ff00000 	.word	0x7ff00000
    6f40:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f42:	9807      	ldr	r0, [sp, #28]
    6f44:	2201      	movs	r2, #1
    6f46:	f000 ffd1 	bl	7eec <__lshift>
    6f4a:	1c39      	adds	r1, r7, #0
    6f4c:	900a      	str	r0, [sp, #40]	; 0x28
    6f4e:	f001 f81f 	bl	7f90 <__mcmp>
    6f52:	2800      	cmp	r0, #0
    6f54:	dc02      	bgt.n	6f5c <_dtoa_r+0xa4c>
    6f56:	d105      	bne.n	6f64 <_dtoa_r+0xa54>
    6f58:	07e1      	lsls	r1, r4, #31
    6f5a:	d503      	bpl.n	6f64 <_dtoa_r+0xa54>
    6f5c:	2c39      	cmp	r4, #57	; 0x39
    6f5e:	d00e      	beq.n	6f7e <_dtoa_r+0xa6e>
    6f60:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6f62:	3431      	adds	r4, #49	; 0x31
    6f64:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6f68:	3501      	adds	r5, #1
    6f6a:	7014      	strb	r4, [r2, #0]
    6f6c:	e07e      	b.n	706c <_dtoa_r+0xb5c>
    6f6e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6f70:	3501      	adds	r5, #1
    6f72:	950c      	str	r5, [sp, #48]	; 0x30
    6f74:	9d08      	ldr	r5, [sp, #32]
    6f76:	2d00      	cmp	r5, #0
    6f78:	dd0c      	ble.n	6f94 <_dtoa_r+0xa84>
    6f7a:	2c39      	cmp	r4, #57	; 0x39
    6f7c:	d105      	bne.n	6f8a <_dtoa_r+0xa7a>
    6f7e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6f80:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6f82:	2339      	movs	r3, #57	; 0x39
    6f84:	3501      	adds	r5, #1
    6f86:	7023      	strb	r3, [r4, #0]
    6f88:	e05b      	b.n	7042 <_dtoa_r+0xb32>
    6f8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6f8c:	3401      	adds	r4, #1
    6f8e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6f90:	7004      	strb	r4, [r0, #0]
    6f92:	e06b      	b.n	706c <_dtoa_r+0xb5c>
    6f94:	9909      	ldr	r1, [sp, #36]	; 0x24
    6f96:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6f98:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6f9a:	700c      	strb	r4, [r1, #0]
    6f9c:	4291      	cmp	r1, r2
    6f9e:	d03d      	beq.n	701c <_dtoa_r+0xb0c>
    6fa0:	990a      	ldr	r1, [sp, #40]	; 0x28
    6fa2:	220a      	movs	r2, #10
    6fa4:	2300      	movs	r3, #0
    6fa6:	9807      	ldr	r0, [sp, #28]
    6fa8:	f000 fdef 	bl	7b8a <__multadd>
    6fac:	9c02      	ldr	r4, [sp, #8]
    6fae:	900a      	str	r0, [sp, #40]	; 0x28
    6fb0:	1c31      	adds	r1, r6, #0
    6fb2:	9807      	ldr	r0, [sp, #28]
    6fb4:	220a      	movs	r2, #10
    6fb6:	2300      	movs	r3, #0
    6fb8:	42a6      	cmp	r6, r4
    6fba:	d104      	bne.n	6fc6 <_dtoa_r+0xab6>
    6fbc:	f000 fde5 	bl	7b8a <__multadd>
    6fc0:	1c06      	adds	r6, r0, #0
    6fc2:	9002      	str	r0, [sp, #8]
    6fc4:	e009      	b.n	6fda <_dtoa_r+0xaca>
    6fc6:	f000 fde0 	bl	7b8a <__multadd>
    6fca:	9902      	ldr	r1, [sp, #8]
    6fcc:	1c06      	adds	r6, r0, #0
    6fce:	220a      	movs	r2, #10
    6fd0:	9807      	ldr	r0, [sp, #28]
    6fd2:	2300      	movs	r3, #0
    6fd4:	f000 fdd9 	bl	7b8a <__multadd>
    6fd8:	9002      	str	r0, [sp, #8]
    6fda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6fdc:	9509      	str	r5, [sp, #36]	; 0x24
    6fde:	e75e      	b.n	6e9e <_dtoa_r+0x98e>
    6fe0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6fe2:	1c39      	adds	r1, r7, #0
    6fe4:	980a      	ldr	r0, [sp, #40]	; 0x28
    6fe6:	f7ff fa07 	bl	63f8 <quorem>
    6fea:	1c04      	adds	r4, r0, #0
    6fec:	3430      	adds	r4, #48	; 0x30
    6fee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6ff0:	9908      	ldr	r1, [sp, #32]
    6ff2:	702c      	strb	r4, [r5, #0]
    6ff4:	3501      	adds	r5, #1
    6ff6:	1a2b      	subs	r3, r5, r0
    6ff8:	428b      	cmp	r3, r1
    6ffa:	db07      	blt.n	700c <_dtoa_r+0xafc>
    6ffc:	1e0b      	subs	r3, r1, #0
    6ffe:	dc00      	bgt.n	7002 <_dtoa_r+0xaf2>
    7000:	2301      	movs	r3, #1
    7002:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7004:	9602      	str	r6, [sp, #8]
    7006:	18d5      	adds	r5, r2, r3
    7008:	2600      	movs	r6, #0
    700a:	e007      	b.n	701c <_dtoa_r+0xb0c>
    700c:	9807      	ldr	r0, [sp, #28]
    700e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7010:	220a      	movs	r2, #10
    7012:	2300      	movs	r3, #0
    7014:	f000 fdb9 	bl	7b8a <__multadd>
    7018:	900a      	str	r0, [sp, #40]	; 0x28
    701a:	e7e2      	b.n	6fe2 <_dtoa_r+0xad2>
    701c:	990a      	ldr	r1, [sp, #40]	; 0x28
    701e:	9807      	ldr	r0, [sp, #28]
    7020:	2201      	movs	r2, #1
    7022:	f000 ff63 	bl	7eec <__lshift>
    7026:	1c39      	adds	r1, r7, #0
    7028:	900a      	str	r0, [sp, #40]	; 0x28
    702a:	f000 ffb1 	bl	7f90 <__mcmp>
    702e:	2800      	cmp	r0, #0
    7030:	dc07      	bgt.n	7042 <_dtoa_r+0xb32>
    7032:	d115      	bne.n	7060 <_dtoa_r+0xb50>
    7034:	07e3      	lsls	r3, r4, #31
    7036:	d404      	bmi.n	7042 <_dtoa_r+0xb32>
    7038:	e012      	b.n	7060 <_dtoa_r+0xb50>
    703a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    703c:	42a3      	cmp	r3, r4
    703e:	d005      	beq.n	704c <_dtoa_r+0xb3c>
    7040:	1c1d      	adds	r5, r3, #0
    7042:	1e6b      	subs	r3, r5, #1
    7044:	781a      	ldrb	r2, [r3, #0]
    7046:	2a39      	cmp	r2, #57	; 0x39
    7048:	d0f7      	beq.n	703a <_dtoa_r+0xb2a>
    704a:	e006      	b.n	705a <_dtoa_r+0xb4a>
    704c:	9c06      	ldr	r4, [sp, #24]
    704e:	2331      	movs	r3, #49	; 0x31
    7050:	3401      	adds	r4, #1
    7052:	9406      	str	r4, [sp, #24]
    7054:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7056:	7023      	strb	r3, [r4, #0]
    7058:	e008      	b.n	706c <_dtoa_r+0xb5c>
    705a:	3201      	adds	r2, #1
    705c:	701a      	strb	r2, [r3, #0]
    705e:	e005      	b.n	706c <_dtoa_r+0xb5c>
    7060:	1e6b      	subs	r3, r5, #1
    7062:	781a      	ldrb	r2, [r3, #0]
    7064:	2a30      	cmp	r2, #48	; 0x30
    7066:	d101      	bne.n	706c <_dtoa_r+0xb5c>
    7068:	1c1d      	adds	r5, r3, #0
    706a:	e7f9      	b.n	7060 <_dtoa_r+0xb50>
    706c:	9807      	ldr	r0, [sp, #28]
    706e:	1c39      	adds	r1, r7, #0
    7070:	f000 fd72 	bl	7b58 <_Bfree>
    7074:	9c02      	ldr	r4, [sp, #8]
    7076:	2c00      	cmp	r4, #0
    7078:	d00e      	beq.n	7098 <_dtoa_r+0xb88>
    707a:	2e00      	cmp	r6, #0
    707c:	d005      	beq.n	708a <_dtoa_r+0xb7a>
    707e:	42a6      	cmp	r6, r4
    7080:	d003      	beq.n	708a <_dtoa_r+0xb7a>
    7082:	9807      	ldr	r0, [sp, #28]
    7084:	1c31      	adds	r1, r6, #0
    7086:	f000 fd67 	bl	7b58 <_Bfree>
    708a:	9807      	ldr	r0, [sp, #28]
    708c:	9902      	ldr	r1, [sp, #8]
    708e:	f000 fd63 	bl	7b58 <_Bfree>
    7092:	e001      	b.n	7098 <_dtoa_r+0xb88>
    7094:	9c11      	ldr	r4, [sp, #68]	; 0x44
    7096:	9406      	str	r4, [sp, #24]
    7098:	9807      	ldr	r0, [sp, #28]
    709a:	990a      	ldr	r1, [sp, #40]	; 0x28
    709c:	f000 fd5c 	bl	7b58 <_Bfree>
    70a0:	2300      	movs	r3, #0
    70a2:	702b      	strb	r3, [r5, #0]
    70a4:	9b06      	ldr	r3, [sp, #24]
    70a6:	9c22      	ldr	r4, [sp, #136]	; 0x88
    70a8:	3301      	adds	r3, #1
    70aa:	6023      	str	r3, [r4, #0]
    70ac:	9c24      	ldr	r4, [sp, #144]	; 0x90
    70ae:	2c00      	cmp	r4, #0
    70b0:	d003      	beq.n	70ba <_dtoa_r+0xbaa>
    70b2:	6025      	str	r5, [r4, #0]
    70b4:	e001      	b.n	70ba <_dtoa_r+0xbaa>
    70b6:	4802      	ldr	r0, [pc, #8]	; (70c0 <_dtoa_r+0xbb0>)
    70b8:	e000      	b.n	70bc <_dtoa_r+0xbac>
    70ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70bc:	b01b      	add	sp, #108	; 0x6c
    70be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70c0:	0000b3c9 	.word	0x0000b3c9
    70c4:	46c0      	nop			; (mov r8, r8)
    70c6:	46c0      	nop			; (mov r8, r8)

000070c8 <__sflush_r>:
    70c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    70ca:	898b      	ldrh	r3, [r1, #12]
    70cc:	1c05      	adds	r5, r0, #0
    70ce:	1c0c      	adds	r4, r1, #0
    70d0:	0719      	lsls	r1, r3, #28
    70d2:	d45e      	bmi.n	7192 <__sflush_r+0xca>
    70d4:	6862      	ldr	r2, [r4, #4]
    70d6:	2a00      	cmp	r2, #0
    70d8:	dc02      	bgt.n	70e0 <__sflush_r+0x18>
    70da:	6c27      	ldr	r7, [r4, #64]	; 0x40
    70dc:	2f00      	cmp	r7, #0
    70de:	dd1a      	ble.n	7116 <__sflush_r+0x4e>
    70e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    70e2:	2f00      	cmp	r7, #0
    70e4:	d017      	beq.n	7116 <__sflush_r+0x4e>
    70e6:	2200      	movs	r2, #0
    70e8:	682e      	ldr	r6, [r5, #0]
    70ea:	602a      	str	r2, [r5, #0]
    70ec:	2280      	movs	r2, #128	; 0x80
    70ee:	0152      	lsls	r2, r2, #5
    70f0:	401a      	ands	r2, r3
    70f2:	d001      	beq.n	70f8 <__sflush_r+0x30>
    70f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    70f6:	e015      	b.n	7124 <__sflush_r+0x5c>
    70f8:	1c28      	adds	r0, r5, #0
    70fa:	6a21      	ldr	r1, [r4, #32]
    70fc:	2301      	movs	r3, #1
    70fe:	47b8      	blx	r7
    7100:	1c02      	adds	r2, r0, #0
    7102:	1c41      	adds	r1, r0, #1
    7104:	d10e      	bne.n	7124 <__sflush_r+0x5c>
    7106:	682b      	ldr	r3, [r5, #0]
    7108:	2b00      	cmp	r3, #0
    710a:	d00b      	beq.n	7124 <__sflush_r+0x5c>
    710c:	2b1d      	cmp	r3, #29
    710e:	d001      	beq.n	7114 <__sflush_r+0x4c>
    7110:	2b16      	cmp	r3, #22
    7112:	d102      	bne.n	711a <__sflush_r+0x52>
    7114:	602e      	str	r6, [r5, #0]
    7116:	2000      	movs	r0, #0
    7118:	e05e      	b.n	71d8 <__sflush_r+0x110>
    711a:	89a3      	ldrh	r3, [r4, #12]
    711c:	2140      	movs	r1, #64	; 0x40
    711e:	430b      	orrs	r3, r1
    7120:	81a3      	strh	r3, [r4, #12]
    7122:	e059      	b.n	71d8 <__sflush_r+0x110>
    7124:	89a3      	ldrh	r3, [r4, #12]
    7126:	075f      	lsls	r7, r3, #29
    7128:	d506      	bpl.n	7138 <__sflush_r+0x70>
    712a:	6861      	ldr	r1, [r4, #4]
    712c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    712e:	1a52      	subs	r2, r2, r1
    7130:	2b00      	cmp	r3, #0
    7132:	d001      	beq.n	7138 <__sflush_r+0x70>
    7134:	6c27      	ldr	r7, [r4, #64]	; 0x40
    7136:	1bd2      	subs	r2, r2, r7
    7138:	1c28      	adds	r0, r5, #0
    713a:	6a21      	ldr	r1, [r4, #32]
    713c:	2300      	movs	r3, #0
    713e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    7140:	47b8      	blx	r7
    7142:	89a2      	ldrh	r2, [r4, #12]
    7144:	1c41      	adds	r1, r0, #1
    7146:	d106      	bne.n	7156 <__sflush_r+0x8e>
    7148:	682b      	ldr	r3, [r5, #0]
    714a:	2b00      	cmp	r3, #0
    714c:	d003      	beq.n	7156 <__sflush_r+0x8e>
    714e:	2b1d      	cmp	r3, #29
    7150:	d001      	beq.n	7156 <__sflush_r+0x8e>
    7152:	2b16      	cmp	r3, #22
    7154:	d119      	bne.n	718a <__sflush_r+0xc2>
    7156:	2300      	movs	r3, #0
    7158:	6063      	str	r3, [r4, #4]
    715a:	6923      	ldr	r3, [r4, #16]
    715c:	6023      	str	r3, [r4, #0]
    715e:	04d7      	lsls	r7, r2, #19
    7160:	d505      	bpl.n	716e <__sflush_r+0xa6>
    7162:	1c41      	adds	r1, r0, #1
    7164:	d102      	bne.n	716c <__sflush_r+0xa4>
    7166:	682a      	ldr	r2, [r5, #0]
    7168:	2a00      	cmp	r2, #0
    716a:	d100      	bne.n	716e <__sflush_r+0xa6>
    716c:	6560      	str	r0, [r4, #84]	; 0x54
    716e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7170:	602e      	str	r6, [r5, #0]
    7172:	2900      	cmp	r1, #0
    7174:	d0cf      	beq.n	7116 <__sflush_r+0x4e>
    7176:	1c23      	adds	r3, r4, #0
    7178:	3344      	adds	r3, #68	; 0x44
    717a:	4299      	cmp	r1, r3
    717c:	d002      	beq.n	7184 <__sflush_r+0xbc>
    717e:	1c28      	adds	r0, r5, #0
    7180:	f001 f8be 	bl	8300 <_free_r>
    7184:	2000      	movs	r0, #0
    7186:	6360      	str	r0, [r4, #52]	; 0x34
    7188:	e026      	b.n	71d8 <__sflush_r+0x110>
    718a:	2340      	movs	r3, #64	; 0x40
    718c:	431a      	orrs	r2, r3
    718e:	81a2      	strh	r2, [r4, #12]
    7190:	e022      	b.n	71d8 <__sflush_r+0x110>
    7192:	6926      	ldr	r6, [r4, #16]
    7194:	2e00      	cmp	r6, #0
    7196:	d0be      	beq.n	7116 <__sflush_r+0x4e>
    7198:	6827      	ldr	r7, [r4, #0]
    719a:	2200      	movs	r2, #0
    719c:	1bbf      	subs	r7, r7, r6
    719e:	9701      	str	r7, [sp, #4]
    71a0:	6026      	str	r6, [r4, #0]
    71a2:	0799      	lsls	r1, r3, #30
    71a4:	d100      	bne.n	71a8 <__sflush_r+0xe0>
    71a6:	6962      	ldr	r2, [r4, #20]
    71a8:	60a2      	str	r2, [r4, #8]
    71aa:	9f01      	ldr	r7, [sp, #4]
    71ac:	2f00      	cmp	r7, #0
    71ae:	ddb2      	ble.n	7116 <__sflush_r+0x4e>
    71b0:	1c28      	adds	r0, r5, #0
    71b2:	6a21      	ldr	r1, [r4, #32]
    71b4:	1c32      	adds	r2, r6, #0
    71b6:	9b01      	ldr	r3, [sp, #4]
    71b8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    71ba:	47b8      	blx	r7
    71bc:	2800      	cmp	r0, #0
    71be:	dc06      	bgt.n	71ce <__sflush_r+0x106>
    71c0:	89a3      	ldrh	r3, [r4, #12]
    71c2:	2240      	movs	r2, #64	; 0x40
    71c4:	4313      	orrs	r3, r2
    71c6:	2001      	movs	r0, #1
    71c8:	81a3      	strh	r3, [r4, #12]
    71ca:	4240      	negs	r0, r0
    71cc:	e004      	b.n	71d8 <__sflush_r+0x110>
    71ce:	9f01      	ldr	r7, [sp, #4]
    71d0:	1836      	adds	r6, r6, r0
    71d2:	1a3f      	subs	r7, r7, r0
    71d4:	9701      	str	r7, [sp, #4]
    71d6:	e7e8      	b.n	71aa <__sflush_r+0xe2>
    71d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000071dc <_fflush_r>:
    71dc:	690a      	ldr	r2, [r1, #16]
    71de:	b538      	push	{r3, r4, r5, lr}
    71e0:	1c05      	adds	r5, r0, #0
    71e2:	1c0c      	adds	r4, r1, #0
    71e4:	2a00      	cmp	r2, #0
    71e6:	d101      	bne.n	71ec <_fflush_r+0x10>
    71e8:	2000      	movs	r0, #0
    71ea:	e01c      	b.n	7226 <_fflush_r+0x4a>
    71ec:	2800      	cmp	r0, #0
    71ee:	d004      	beq.n	71fa <_fflush_r+0x1e>
    71f0:	6983      	ldr	r3, [r0, #24]
    71f2:	2b00      	cmp	r3, #0
    71f4:	d101      	bne.n	71fa <_fflush_r+0x1e>
    71f6:	f000 f871 	bl	72dc <__sinit>
    71fa:	4b0b      	ldr	r3, [pc, #44]	; (7228 <_fflush_r+0x4c>)
    71fc:	429c      	cmp	r4, r3
    71fe:	d101      	bne.n	7204 <_fflush_r+0x28>
    7200:	686c      	ldr	r4, [r5, #4]
    7202:	e008      	b.n	7216 <_fflush_r+0x3a>
    7204:	4b09      	ldr	r3, [pc, #36]	; (722c <_fflush_r+0x50>)
    7206:	429c      	cmp	r4, r3
    7208:	d101      	bne.n	720e <_fflush_r+0x32>
    720a:	68ac      	ldr	r4, [r5, #8]
    720c:	e003      	b.n	7216 <_fflush_r+0x3a>
    720e:	4b08      	ldr	r3, [pc, #32]	; (7230 <_fflush_r+0x54>)
    7210:	429c      	cmp	r4, r3
    7212:	d100      	bne.n	7216 <_fflush_r+0x3a>
    7214:	68ec      	ldr	r4, [r5, #12]
    7216:	220c      	movs	r2, #12
    7218:	5ea3      	ldrsh	r3, [r4, r2]
    721a:	2b00      	cmp	r3, #0
    721c:	d0e4      	beq.n	71e8 <_fflush_r+0xc>
    721e:	1c28      	adds	r0, r5, #0
    7220:	1c21      	adds	r1, r4, #0
    7222:	f7ff ff51 	bl	70c8 <__sflush_r>
    7226:	bd38      	pop	{r3, r4, r5, pc}
    7228:	0000b4fc 	.word	0x0000b4fc
    722c:	0000b51c 	.word	0x0000b51c
    7230:	0000b53c 	.word	0x0000b53c

00007234 <_cleanup_r>:
    7234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7236:	1c04      	adds	r4, r0, #0
    7238:	1c07      	adds	r7, r0, #0
    723a:	3448      	adds	r4, #72	; 0x48
    723c:	2c00      	cmp	r4, #0
    723e:	d012      	beq.n	7266 <_cleanup_r+0x32>
    7240:	68a5      	ldr	r5, [r4, #8]
    7242:	6866      	ldr	r6, [r4, #4]
    7244:	3e01      	subs	r6, #1
    7246:	d40c      	bmi.n	7262 <_cleanup_r+0x2e>
    7248:	89ab      	ldrh	r3, [r5, #12]
    724a:	2b01      	cmp	r3, #1
    724c:	d907      	bls.n	725e <_cleanup_r+0x2a>
    724e:	220e      	movs	r2, #14
    7250:	5eab      	ldrsh	r3, [r5, r2]
    7252:	3301      	adds	r3, #1
    7254:	d003      	beq.n	725e <_cleanup_r+0x2a>
    7256:	1c38      	adds	r0, r7, #0
    7258:	1c29      	adds	r1, r5, #0
    725a:	f7ff ffbf 	bl	71dc <_fflush_r>
    725e:	3568      	adds	r5, #104	; 0x68
    7260:	e7f0      	b.n	7244 <_cleanup_r+0x10>
    7262:	6824      	ldr	r4, [r4, #0]
    7264:	e7ea      	b.n	723c <_cleanup_r+0x8>
    7266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007268 <std.isra.0>:
    7268:	2300      	movs	r3, #0
    726a:	b510      	push	{r4, lr}
    726c:	1c04      	adds	r4, r0, #0
    726e:	6003      	str	r3, [r0, #0]
    7270:	6043      	str	r3, [r0, #4]
    7272:	6083      	str	r3, [r0, #8]
    7274:	8181      	strh	r1, [r0, #12]
    7276:	6643      	str	r3, [r0, #100]	; 0x64
    7278:	81c2      	strh	r2, [r0, #14]
    727a:	6103      	str	r3, [r0, #16]
    727c:	6143      	str	r3, [r0, #20]
    727e:	6183      	str	r3, [r0, #24]
    7280:	1c19      	adds	r1, r3, #0
    7282:	2208      	movs	r2, #8
    7284:	305c      	adds	r0, #92	; 0x5c
    7286:	f7fd f912 	bl	44ae <memset>
    728a:	4b05      	ldr	r3, [pc, #20]	; (72a0 <std.isra.0+0x38>)
    728c:	6224      	str	r4, [r4, #32]
    728e:	6263      	str	r3, [r4, #36]	; 0x24
    7290:	4b04      	ldr	r3, [pc, #16]	; (72a4 <std.isra.0+0x3c>)
    7292:	62a3      	str	r3, [r4, #40]	; 0x28
    7294:	4b04      	ldr	r3, [pc, #16]	; (72a8 <std.isra.0+0x40>)
    7296:	62e3      	str	r3, [r4, #44]	; 0x2c
    7298:	4b04      	ldr	r3, [pc, #16]	; (72ac <std.isra.0+0x44>)
    729a:	6323      	str	r3, [r4, #48]	; 0x30
    729c:	bd10      	pop	{r4, pc}
    729e:	46c0      	nop			; (mov r8, r8)
    72a0:	000084a9 	.word	0x000084a9
    72a4:	000084d1 	.word	0x000084d1
    72a8:	00008509 	.word	0x00008509
    72ac:	00008535 	.word	0x00008535

000072b0 <__sfmoreglue>:
    72b0:	b570      	push	{r4, r5, r6, lr}
    72b2:	1e4b      	subs	r3, r1, #1
    72b4:	2568      	movs	r5, #104	; 0x68
    72b6:	435d      	muls	r5, r3
    72b8:	1c0e      	adds	r6, r1, #0
    72ba:	1c29      	adds	r1, r5, #0
    72bc:	3174      	adds	r1, #116	; 0x74
    72be:	f001 f867 	bl	8390 <_malloc_r>
    72c2:	1e04      	subs	r4, r0, #0
    72c4:	d008      	beq.n	72d8 <__sfmoreglue+0x28>
    72c6:	2100      	movs	r1, #0
    72c8:	6001      	str	r1, [r0, #0]
    72ca:	6046      	str	r6, [r0, #4]
    72cc:	1c2a      	adds	r2, r5, #0
    72ce:	300c      	adds	r0, #12
    72d0:	60a0      	str	r0, [r4, #8]
    72d2:	3268      	adds	r2, #104	; 0x68
    72d4:	f7fd f8eb 	bl	44ae <memset>
    72d8:	1c20      	adds	r0, r4, #0
    72da:	bd70      	pop	{r4, r5, r6, pc}

000072dc <__sinit>:
    72dc:	6983      	ldr	r3, [r0, #24]
    72de:	b513      	push	{r0, r1, r4, lr}
    72e0:	1c04      	adds	r4, r0, #0
    72e2:	2b00      	cmp	r3, #0
    72e4:	d127      	bne.n	7336 <__sinit+0x5a>
    72e6:	6483      	str	r3, [r0, #72]	; 0x48
    72e8:	64c3      	str	r3, [r0, #76]	; 0x4c
    72ea:	6503      	str	r3, [r0, #80]	; 0x50
    72ec:	4b12      	ldr	r3, [pc, #72]	; (7338 <__sinit+0x5c>)
    72ee:	4a13      	ldr	r2, [pc, #76]	; (733c <__sinit+0x60>)
    72f0:	681b      	ldr	r3, [r3, #0]
    72f2:	6282      	str	r2, [r0, #40]	; 0x28
    72f4:	4298      	cmp	r0, r3
    72f6:	d101      	bne.n	72fc <__sinit+0x20>
    72f8:	2301      	movs	r3, #1
    72fa:	6183      	str	r3, [r0, #24]
    72fc:	1c20      	adds	r0, r4, #0
    72fe:	f000 f81f 	bl	7340 <__sfp>
    7302:	6060      	str	r0, [r4, #4]
    7304:	1c20      	adds	r0, r4, #0
    7306:	f000 f81b 	bl	7340 <__sfp>
    730a:	60a0      	str	r0, [r4, #8]
    730c:	1c20      	adds	r0, r4, #0
    730e:	f000 f817 	bl	7340 <__sfp>
    7312:	2104      	movs	r1, #4
    7314:	60e0      	str	r0, [r4, #12]
    7316:	2200      	movs	r2, #0
    7318:	6860      	ldr	r0, [r4, #4]
    731a:	f7ff ffa5 	bl	7268 <std.isra.0>
    731e:	68a0      	ldr	r0, [r4, #8]
    7320:	2109      	movs	r1, #9
    7322:	2201      	movs	r2, #1
    7324:	f7ff ffa0 	bl	7268 <std.isra.0>
    7328:	68e0      	ldr	r0, [r4, #12]
    732a:	2112      	movs	r1, #18
    732c:	2202      	movs	r2, #2
    732e:	f7ff ff9b 	bl	7268 <std.isra.0>
    7332:	2301      	movs	r3, #1
    7334:	61a3      	str	r3, [r4, #24]
    7336:	bd13      	pop	{r0, r1, r4, pc}
    7338:	0000b350 	.word	0x0000b350
    733c:	00007235 	.word	0x00007235

00007340 <__sfp>:
    7340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7342:	4b1d      	ldr	r3, [pc, #116]	; (73b8 <__sfp+0x78>)
    7344:	1c07      	adds	r7, r0, #0
    7346:	681e      	ldr	r6, [r3, #0]
    7348:	69b2      	ldr	r2, [r6, #24]
    734a:	2a00      	cmp	r2, #0
    734c:	d102      	bne.n	7354 <__sfp+0x14>
    734e:	1c30      	adds	r0, r6, #0
    7350:	f7ff ffc4 	bl	72dc <__sinit>
    7354:	3648      	adds	r6, #72	; 0x48
    7356:	68b4      	ldr	r4, [r6, #8]
    7358:	6873      	ldr	r3, [r6, #4]
    735a:	3b01      	subs	r3, #1
    735c:	d405      	bmi.n	736a <__sfp+0x2a>
    735e:	220c      	movs	r2, #12
    7360:	5ea5      	ldrsh	r5, [r4, r2]
    7362:	2d00      	cmp	r5, #0
    7364:	d010      	beq.n	7388 <__sfp+0x48>
    7366:	3468      	adds	r4, #104	; 0x68
    7368:	e7f7      	b.n	735a <__sfp+0x1a>
    736a:	6833      	ldr	r3, [r6, #0]
    736c:	2b00      	cmp	r3, #0
    736e:	d106      	bne.n	737e <__sfp+0x3e>
    7370:	1c38      	adds	r0, r7, #0
    7372:	2104      	movs	r1, #4
    7374:	f7ff ff9c 	bl	72b0 <__sfmoreglue>
    7378:	6030      	str	r0, [r6, #0]
    737a:	2800      	cmp	r0, #0
    737c:	d001      	beq.n	7382 <__sfp+0x42>
    737e:	6836      	ldr	r6, [r6, #0]
    7380:	e7e9      	b.n	7356 <__sfp+0x16>
    7382:	230c      	movs	r3, #12
    7384:	603b      	str	r3, [r7, #0]
    7386:	e016      	b.n	73b6 <__sfp+0x76>
    7388:	2301      	movs	r3, #1
    738a:	425b      	negs	r3, r3
    738c:	81e3      	strh	r3, [r4, #14]
    738e:	1c20      	adds	r0, r4, #0
    7390:	2301      	movs	r3, #1
    7392:	81a3      	strh	r3, [r4, #12]
    7394:	6665      	str	r5, [r4, #100]	; 0x64
    7396:	6025      	str	r5, [r4, #0]
    7398:	60a5      	str	r5, [r4, #8]
    739a:	6065      	str	r5, [r4, #4]
    739c:	6125      	str	r5, [r4, #16]
    739e:	6165      	str	r5, [r4, #20]
    73a0:	61a5      	str	r5, [r4, #24]
    73a2:	305c      	adds	r0, #92	; 0x5c
    73a4:	1c29      	adds	r1, r5, #0
    73a6:	2208      	movs	r2, #8
    73a8:	f7fd f881 	bl	44ae <memset>
    73ac:	6365      	str	r5, [r4, #52]	; 0x34
    73ae:	63a5      	str	r5, [r4, #56]	; 0x38
    73b0:	64a5      	str	r5, [r4, #72]	; 0x48
    73b2:	64e5      	str	r5, [r4, #76]	; 0x4c
    73b4:	1c20      	adds	r0, r4, #0
    73b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    73b8:	0000b350 	.word	0x0000b350

000073bc <rshift>:
    73bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    73be:	1c03      	adds	r3, r0, #0
    73c0:	6906      	ldr	r6, [r0, #16]
    73c2:	3314      	adds	r3, #20
    73c4:	114c      	asrs	r4, r1, #5
    73c6:	1c1a      	adds	r2, r3, #0
    73c8:	42b4      	cmp	r4, r6
    73ca:	da27      	bge.n	741c <rshift+0x60>
    73cc:	00b6      	lsls	r6, r6, #2
    73ce:	199e      	adds	r6, r3, r6
    73d0:	00a4      	lsls	r4, r4, #2
    73d2:	221f      	movs	r2, #31
    73d4:	9601      	str	r6, [sp, #4]
    73d6:	191c      	adds	r4, r3, r4
    73d8:	4011      	ands	r1, r2
    73da:	d101      	bne.n	73e0 <rshift+0x24>
    73dc:	1c19      	adds	r1, r3, #0
    73de:	e016      	b.n	740e <rshift+0x52>
    73e0:	2220      	movs	r2, #32
    73e2:	cc20      	ldmia	r4!, {r5}
    73e4:	1a52      	subs	r2, r2, r1
    73e6:	4694      	mov	ip, r2
    73e8:	40cd      	lsrs	r5, r1
    73ea:	1c1f      	adds	r7, r3, #0
    73ec:	9e01      	ldr	r6, [sp, #4]
    73ee:	1c3a      	adds	r2, r7, #0
    73f0:	42b4      	cmp	r4, r6
    73f2:	d207      	bcs.n	7404 <rshift+0x48>
    73f4:	6822      	ldr	r2, [r4, #0]
    73f6:	4666      	mov	r6, ip
    73f8:	40b2      	lsls	r2, r6
    73fa:	4315      	orrs	r5, r2
    73fc:	c720      	stmia	r7!, {r5}
    73fe:	cc20      	ldmia	r4!, {r5}
    7400:	40cd      	lsrs	r5, r1
    7402:	e7f3      	b.n	73ec <rshift+0x30>
    7404:	603d      	str	r5, [r7, #0]
    7406:	2d00      	cmp	r5, #0
    7408:	d008      	beq.n	741c <rshift+0x60>
    740a:	3204      	adds	r2, #4
    740c:	e006      	b.n	741c <rshift+0x60>
    740e:	9d01      	ldr	r5, [sp, #4]
    7410:	1c0a      	adds	r2, r1, #0
    7412:	42ac      	cmp	r4, r5
    7414:	d202      	bcs.n	741c <rshift+0x60>
    7416:	cc04      	ldmia	r4!, {r2}
    7418:	c104      	stmia	r1!, {r2}
    741a:	e7f8      	b.n	740e <rshift+0x52>
    741c:	1ad3      	subs	r3, r2, r3
    741e:	109b      	asrs	r3, r3, #2
    7420:	6103      	str	r3, [r0, #16]
    7422:	d100      	bne.n	7426 <rshift+0x6a>
    7424:	6143      	str	r3, [r0, #20]
    7426:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00007428 <__hexdig_fun>:
    7428:	1c02      	adds	r2, r0, #0
    742a:	3a30      	subs	r2, #48	; 0x30
    742c:	1c03      	adds	r3, r0, #0
    742e:	2a09      	cmp	r2, #9
    7430:	d801      	bhi.n	7436 <__hexdig_fun+0xe>
    7432:	3b20      	subs	r3, #32
    7434:	e00b      	b.n	744e <__hexdig_fun+0x26>
    7436:	1c02      	adds	r2, r0, #0
    7438:	3a61      	subs	r2, #97	; 0x61
    743a:	2a05      	cmp	r2, #5
    743c:	d801      	bhi.n	7442 <__hexdig_fun+0x1a>
    743e:	3b47      	subs	r3, #71	; 0x47
    7440:	e005      	b.n	744e <__hexdig_fun+0x26>
    7442:	1c1a      	adds	r2, r3, #0
    7444:	3a41      	subs	r2, #65	; 0x41
    7446:	2000      	movs	r0, #0
    7448:	2a05      	cmp	r2, #5
    744a:	d801      	bhi.n	7450 <__hexdig_fun+0x28>
    744c:	3b27      	subs	r3, #39	; 0x27
    744e:	b2d8      	uxtb	r0, r3
    7450:	4770      	bx	lr

00007452 <__gethex>:
    7452:	b5f0      	push	{r4, r5, r6, r7, lr}
    7454:	b08f      	sub	sp, #60	; 0x3c
    7456:	9206      	str	r2, [sp, #24]
    7458:	930c      	str	r3, [sp, #48]	; 0x30
    745a:	910a      	str	r1, [sp, #40]	; 0x28
    745c:	9008      	str	r0, [sp, #32]
    745e:	f000 fac1 	bl	79e4 <_localeconv_r>
    7462:	6800      	ldr	r0, [r0, #0]
    7464:	900b      	str	r0, [sp, #44]	; 0x2c
    7466:	f7fd f915 	bl	4694 <strlen>
    746a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    746c:	9007      	str	r0, [sp, #28]
    746e:	182b      	adds	r3, r5, r0
    7470:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7472:	3b01      	subs	r3, #1
    7474:	781b      	ldrb	r3, [r3, #0]
    7476:	682a      	ldr	r2, [r5, #0]
    7478:	930d      	str	r3, [sp, #52]	; 0x34
    747a:	1c93      	adds	r3, r2, #2
    747c:	9305      	str	r3, [sp, #20]
    747e:	9d05      	ldr	r5, [sp, #20]
    7480:	1a99      	subs	r1, r3, r2
    7482:	7828      	ldrb	r0, [r5, #0]
    7484:	3902      	subs	r1, #2
    7486:	9109      	str	r1, [sp, #36]	; 0x24
    7488:	3301      	adds	r3, #1
    748a:	2830      	cmp	r0, #48	; 0x30
    748c:	d0f6      	beq.n	747c <__gethex+0x2a>
    748e:	f7ff ffcb 	bl	7428 <__hexdig_fun>
    7492:	1e06      	subs	r6, r0, #0
    7494:	d11f      	bne.n	74d6 <__gethex+0x84>
    7496:	9805      	ldr	r0, [sp, #20]
    7498:	990b      	ldr	r1, [sp, #44]	; 0x2c
    749a:	9a07      	ldr	r2, [sp, #28]
    749c:	f001 f850 	bl	8540 <strncmp>
    74a0:	2800      	cmp	r0, #0
    74a2:	d13b      	bne.n	751c <__gethex+0xca>
    74a4:	9807      	ldr	r0, [sp, #28]
    74a6:	182f      	adds	r7, r5, r0
    74a8:	7838      	ldrb	r0, [r7, #0]
    74aa:	f7ff ffbd 	bl	7428 <__hexdig_fun>
    74ae:	2800      	cmp	r0, #0
    74b0:	d037      	beq.n	7522 <__gethex+0xd0>
    74b2:	9705      	str	r7, [sp, #20]
    74b4:	9d05      	ldr	r5, [sp, #20]
    74b6:	7828      	ldrb	r0, [r5, #0]
    74b8:	2830      	cmp	r0, #48	; 0x30
    74ba:	d103      	bne.n	74c4 <__gethex+0x72>
    74bc:	9d05      	ldr	r5, [sp, #20]
    74be:	3501      	adds	r5, #1
    74c0:	9505      	str	r5, [sp, #20]
    74c2:	e7f7      	b.n	74b4 <__gethex+0x62>
    74c4:	f7ff ffb0 	bl	7428 <__hexdig_fun>
    74c8:	4245      	negs	r5, r0
    74ca:	4145      	adcs	r5, r0
    74cc:	9503      	str	r5, [sp, #12]
    74ce:	2501      	movs	r5, #1
    74d0:	1c3e      	adds	r6, r7, #0
    74d2:	9509      	str	r5, [sp, #36]	; 0x24
    74d4:	e002      	b.n	74dc <__gethex+0x8a>
    74d6:	2500      	movs	r5, #0
    74d8:	9503      	str	r5, [sp, #12]
    74da:	1c2e      	adds	r6, r5, #0
    74dc:	9f05      	ldr	r7, [sp, #20]
    74de:	7838      	ldrb	r0, [r7, #0]
    74e0:	f7ff ffa2 	bl	7428 <__hexdig_fun>
    74e4:	2800      	cmp	r0, #0
    74e6:	d001      	beq.n	74ec <__gethex+0x9a>
    74e8:	3701      	adds	r7, #1
    74ea:	e7f8      	b.n	74de <__gethex+0x8c>
    74ec:	1c38      	adds	r0, r7, #0
    74ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74f0:	9a07      	ldr	r2, [sp, #28]
    74f2:	f001 f825 	bl	8540 <strncmp>
    74f6:	2800      	cmp	r0, #0
    74f8:	d10b      	bne.n	7512 <__gethex+0xc0>
    74fa:	2e00      	cmp	r6, #0
    74fc:	d10b      	bne.n	7516 <__gethex+0xc4>
    74fe:	9d07      	ldr	r5, [sp, #28]
    7500:	197f      	adds	r7, r7, r5
    7502:	1c3e      	adds	r6, r7, #0
    7504:	7838      	ldrb	r0, [r7, #0]
    7506:	f7ff ff8f 	bl	7428 <__hexdig_fun>
    750a:	2800      	cmp	r0, #0
    750c:	d001      	beq.n	7512 <__gethex+0xc0>
    750e:	3701      	adds	r7, #1
    7510:	e7f8      	b.n	7504 <__gethex+0xb2>
    7512:	2e00      	cmp	r6, #0
    7514:	d009      	beq.n	752a <__gethex+0xd8>
    7516:	1bf6      	subs	r6, r6, r7
    7518:	00b6      	lsls	r6, r6, #2
    751a:	e006      	b.n	752a <__gethex+0xd8>
    751c:	9f05      	ldr	r7, [sp, #20]
    751e:	9604      	str	r6, [sp, #16]
    7520:	e000      	b.n	7524 <__gethex+0xd2>
    7522:	9004      	str	r0, [sp, #16]
    7524:	2501      	movs	r5, #1
    7526:	9503      	str	r5, [sp, #12]
    7528:	e000      	b.n	752c <__gethex+0xda>
    752a:	9604      	str	r6, [sp, #16]
    752c:	783b      	ldrb	r3, [r7, #0]
    752e:	2b50      	cmp	r3, #80	; 0x50
    7530:	d001      	beq.n	7536 <__gethex+0xe4>
    7532:	2b70      	cmp	r3, #112	; 0x70
    7534:	d127      	bne.n	7586 <__gethex+0x134>
    7536:	787b      	ldrb	r3, [r7, #1]
    7538:	2b2b      	cmp	r3, #43	; 0x2b
    753a:	d004      	beq.n	7546 <__gethex+0xf4>
    753c:	2b2d      	cmp	r3, #45	; 0x2d
    753e:	d004      	beq.n	754a <__gethex+0xf8>
    7540:	1c7c      	adds	r4, r7, #1
    7542:	2600      	movs	r6, #0
    7544:	e003      	b.n	754e <__gethex+0xfc>
    7546:	2600      	movs	r6, #0
    7548:	e000      	b.n	754c <__gethex+0xfa>
    754a:	2601      	movs	r6, #1
    754c:	1cbc      	adds	r4, r7, #2
    754e:	7820      	ldrb	r0, [r4, #0]
    7550:	f7ff ff6a 	bl	7428 <__hexdig_fun>
    7554:	1e43      	subs	r3, r0, #1
    7556:	b2db      	uxtb	r3, r3
    7558:	1c05      	adds	r5, r0, #0
    755a:	2b18      	cmp	r3, #24
    755c:	d813      	bhi.n	7586 <__gethex+0x134>
    755e:	3401      	adds	r4, #1
    7560:	7820      	ldrb	r0, [r4, #0]
    7562:	f7ff ff61 	bl	7428 <__hexdig_fun>
    7566:	1e43      	subs	r3, r0, #1
    7568:	b2db      	uxtb	r3, r3
    756a:	3d10      	subs	r5, #16
    756c:	2b18      	cmp	r3, #24
    756e:	d803      	bhi.n	7578 <__gethex+0x126>
    7570:	230a      	movs	r3, #10
    7572:	435d      	muls	r5, r3
    7574:	182d      	adds	r5, r5, r0
    7576:	e7f2      	b.n	755e <__gethex+0x10c>
    7578:	2e00      	cmp	r6, #0
    757a:	d000      	beq.n	757e <__gethex+0x12c>
    757c:	426d      	negs	r5, r5
    757e:	9804      	ldr	r0, [sp, #16]
    7580:	1940      	adds	r0, r0, r5
    7582:	9004      	str	r0, [sp, #16]
    7584:	e000      	b.n	7588 <__gethex+0x136>
    7586:	1c3c      	adds	r4, r7, #0
    7588:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    758a:	602c      	str	r4, [r5, #0]
    758c:	9d03      	ldr	r5, [sp, #12]
    758e:	2d00      	cmp	r5, #0
    7590:	d006      	beq.n	75a0 <__gethex+0x14e>
    7592:	9d09      	ldr	r5, [sp, #36]	; 0x24
    7594:	2006      	movs	r0, #6
    7596:	426b      	negs	r3, r5
    7598:	416b      	adcs	r3, r5
    759a:	425b      	negs	r3, r3
    759c:	4018      	ands	r0, r3
    759e:	e174      	b.n	788a <__gethex+0x438>
    75a0:	9d05      	ldr	r5, [sp, #20]
    75a2:	9903      	ldr	r1, [sp, #12]
    75a4:	1b7b      	subs	r3, r7, r5
    75a6:	3b01      	subs	r3, #1
    75a8:	2b07      	cmp	r3, #7
    75aa:	dd02      	ble.n	75b2 <__gethex+0x160>
    75ac:	3101      	adds	r1, #1
    75ae:	105b      	asrs	r3, r3, #1
    75b0:	e7fa      	b.n	75a8 <__gethex+0x156>
    75b2:	9808      	ldr	r0, [sp, #32]
    75b4:	f000 fa98 	bl	7ae8 <_Balloc>
    75b8:	1c05      	adds	r5, r0, #0
    75ba:	3514      	adds	r5, #20
    75bc:	9503      	str	r5, [sp, #12]
    75be:	9509      	str	r5, [sp, #36]	; 0x24
    75c0:	2500      	movs	r5, #0
    75c2:	1c04      	adds	r4, r0, #0
    75c4:	1c2e      	adds	r6, r5, #0
    75c6:	9a05      	ldr	r2, [sp, #20]
    75c8:	4297      	cmp	r7, r2
    75ca:	d927      	bls.n	761c <__gethex+0x1ca>
    75cc:	3f01      	subs	r7, #1
    75ce:	783b      	ldrb	r3, [r7, #0]
    75d0:	980d      	ldr	r0, [sp, #52]	; 0x34
    75d2:	970a      	str	r7, [sp, #40]	; 0x28
    75d4:	4283      	cmp	r3, r0
    75d6:	d008      	beq.n	75ea <__gethex+0x198>
    75d8:	2e20      	cmp	r6, #32
    75da:	d114      	bne.n	7606 <__gethex+0x1b4>
    75dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    75de:	6005      	str	r5, [r0, #0]
    75e0:	3004      	adds	r0, #4
    75e2:	2500      	movs	r5, #0
    75e4:	9009      	str	r0, [sp, #36]	; 0x24
    75e6:	1c2e      	adds	r6, r5, #0
    75e8:	e00d      	b.n	7606 <__gethex+0x1b4>
    75ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    75ec:	9a07      	ldr	r2, [sp, #28]
    75ee:	9b05      	ldr	r3, [sp, #20]
    75f0:	1a8f      	subs	r7, r1, r2
    75f2:	3701      	adds	r7, #1
    75f4:	429f      	cmp	r7, r3
    75f6:	d3ef      	bcc.n	75d8 <__gethex+0x186>
    75f8:	1c38      	adds	r0, r7, #0
    75fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    75fc:	f000 ffa0 	bl	8540 <strncmp>
    7600:	2800      	cmp	r0, #0
    7602:	d0e0      	beq.n	75c6 <__gethex+0x174>
    7604:	e7e8      	b.n	75d8 <__gethex+0x186>
    7606:	990a      	ldr	r1, [sp, #40]	; 0x28
    7608:	7808      	ldrb	r0, [r1, #0]
    760a:	f7ff ff0d 	bl	7428 <__hexdig_fun>
    760e:	230f      	movs	r3, #15
    7610:	4018      	ands	r0, r3
    7612:	40b0      	lsls	r0, r6
    7614:	4305      	orrs	r5, r0
    7616:	3604      	adds	r6, #4
    7618:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    761a:	e7d4      	b.n	75c6 <__gethex+0x174>
    761c:	9e09      	ldr	r6, [sp, #36]	; 0x24
    761e:	9b03      	ldr	r3, [sp, #12]
    7620:	c620      	stmia	r6!, {r5}
    7622:	1af6      	subs	r6, r6, r3
    7624:	10b6      	asrs	r6, r6, #2
    7626:	6126      	str	r6, [r4, #16]
    7628:	1c28      	adds	r0, r5, #0
    762a:	f000 fb2c 	bl	7c86 <__hi0bits>
    762e:	9d06      	ldr	r5, [sp, #24]
    7630:	0176      	lsls	r6, r6, #5
    7632:	682f      	ldr	r7, [r5, #0]
    7634:	1a36      	subs	r6, r6, r0
    7636:	42be      	cmp	r6, r7
    7638:	dd27      	ble.n	768a <__gethex+0x238>
    763a:	1bf6      	subs	r6, r6, r7
    763c:	1c20      	adds	r0, r4, #0
    763e:	1c31      	adds	r1, r6, #0
    7640:	f000 fe2e 	bl	82a0 <__any_on>
    7644:	2500      	movs	r5, #0
    7646:	42a8      	cmp	r0, r5
    7648:	d017      	beq.n	767a <__gethex+0x228>
    764a:	1e73      	subs	r3, r6, #1
    764c:	221f      	movs	r2, #31
    764e:	2501      	movs	r5, #1
    7650:	401a      	ands	r2, r3
    7652:	1c28      	adds	r0, r5, #0
    7654:	4090      	lsls	r0, r2
    7656:	1159      	asrs	r1, r3, #5
    7658:	1c02      	adds	r2, r0, #0
    765a:	9803      	ldr	r0, [sp, #12]
    765c:	0089      	lsls	r1, r1, #2
    765e:	5809      	ldr	r1, [r1, r0]
    7660:	4211      	tst	r1, r2
    7662:	d00a      	beq.n	767a <__gethex+0x228>
    7664:	42ab      	cmp	r3, r5
    7666:	dc01      	bgt.n	766c <__gethex+0x21a>
    7668:	2502      	movs	r5, #2
    766a:	e006      	b.n	767a <__gethex+0x228>
    766c:	1eb1      	subs	r1, r6, #2
    766e:	1c20      	adds	r0, r4, #0
    7670:	f000 fe16 	bl	82a0 <__any_on>
    7674:	2800      	cmp	r0, #0
    7676:	d0f7      	beq.n	7668 <__gethex+0x216>
    7678:	2503      	movs	r5, #3
    767a:	1c31      	adds	r1, r6, #0
    767c:	1c20      	adds	r0, r4, #0
    767e:	f7ff fe9d 	bl	73bc <rshift>
    7682:	9904      	ldr	r1, [sp, #16]
    7684:	1989      	adds	r1, r1, r6
    7686:	9104      	str	r1, [sp, #16]
    7688:	e00f      	b.n	76aa <__gethex+0x258>
    768a:	2500      	movs	r5, #0
    768c:	42be      	cmp	r6, r7
    768e:	da0c      	bge.n	76aa <__gethex+0x258>
    7690:	1bbe      	subs	r6, r7, r6
    7692:	1c21      	adds	r1, r4, #0
    7694:	1c32      	adds	r2, r6, #0
    7696:	9808      	ldr	r0, [sp, #32]
    7698:	f000 fc28 	bl	7eec <__lshift>
    769c:	9a04      	ldr	r2, [sp, #16]
    769e:	1c03      	adds	r3, r0, #0
    76a0:	1b92      	subs	r2, r2, r6
    76a2:	3314      	adds	r3, #20
    76a4:	1c04      	adds	r4, r0, #0
    76a6:	9204      	str	r2, [sp, #16]
    76a8:	9303      	str	r3, [sp, #12]
    76aa:	9806      	ldr	r0, [sp, #24]
    76ac:	9904      	ldr	r1, [sp, #16]
    76ae:	6880      	ldr	r0, [r0, #8]
    76b0:	4281      	cmp	r1, r0
    76b2:	dd08      	ble.n	76c6 <__gethex+0x274>
    76b4:	9808      	ldr	r0, [sp, #32]
    76b6:	1c21      	adds	r1, r4, #0
    76b8:	f000 fa4e 	bl	7b58 <_Bfree>
    76bc:	9d14      	ldr	r5, [sp, #80]	; 0x50
    76be:	2300      	movs	r3, #0
    76c0:	602b      	str	r3, [r5, #0]
    76c2:	20a3      	movs	r0, #163	; 0xa3
    76c4:	e0e1      	b.n	788a <__gethex+0x438>
    76c6:	9806      	ldr	r0, [sp, #24]
    76c8:	9904      	ldr	r1, [sp, #16]
    76ca:	6846      	ldr	r6, [r0, #4]
    76cc:	42b1      	cmp	r1, r6
    76ce:	da54      	bge.n	777a <__gethex+0x328>
    76d0:	1a76      	subs	r6, r6, r1
    76d2:	42be      	cmp	r6, r7
    76d4:	db2d      	blt.n	7732 <__gethex+0x2e0>
    76d6:	68c3      	ldr	r3, [r0, #12]
    76d8:	2b02      	cmp	r3, #2
    76da:	d01a      	beq.n	7712 <__gethex+0x2c0>
    76dc:	2b03      	cmp	r3, #3
    76de:	d01c      	beq.n	771a <__gethex+0x2c8>
    76e0:	2b01      	cmp	r3, #1
    76e2:	d11d      	bne.n	7720 <__gethex+0x2ce>
    76e4:	42be      	cmp	r6, r7
    76e6:	d11b      	bne.n	7720 <__gethex+0x2ce>
    76e8:	2f01      	cmp	r7, #1
    76ea:	dc0b      	bgt.n	7704 <__gethex+0x2b2>
    76ec:	9a06      	ldr	r2, [sp, #24]
    76ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    76f0:	6852      	ldr	r2, [r2, #4]
    76f2:	2301      	movs	r3, #1
    76f4:	602a      	str	r2, [r5, #0]
    76f6:	9d03      	ldr	r5, [sp, #12]
    76f8:	6123      	str	r3, [r4, #16]
    76fa:	602b      	str	r3, [r5, #0]
    76fc:	9d14      	ldr	r5, [sp, #80]	; 0x50
    76fe:	2062      	movs	r0, #98	; 0x62
    7700:	602c      	str	r4, [r5, #0]
    7702:	e0c2      	b.n	788a <__gethex+0x438>
    7704:	1e79      	subs	r1, r7, #1
    7706:	1c20      	adds	r0, r4, #0
    7708:	f000 fdca 	bl	82a0 <__any_on>
    770c:	2800      	cmp	r0, #0
    770e:	d1ed      	bne.n	76ec <__gethex+0x29a>
    7710:	e006      	b.n	7720 <__gethex+0x2ce>
    7712:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7714:	2d00      	cmp	r5, #0
    7716:	d0e9      	beq.n	76ec <__gethex+0x29a>
    7718:	e002      	b.n	7720 <__gethex+0x2ce>
    771a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    771c:	2d00      	cmp	r5, #0
    771e:	d1e5      	bne.n	76ec <__gethex+0x29a>
    7720:	9808      	ldr	r0, [sp, #32]
    7722:	1c21      	adds	r1, r4, #0
    7724:	f000 fa18 	bl	7b58 <_Bfree>
    7728:	9d14      	ldr	r5, [sp, #80]	; 0x50
    772a:	2300      	movs	r3, #0
    772c:	602b      	str	r3, [r5, #0]
    772e:	2050      	movs	r0, #80	; 0x50
    7730:	e0ab      	b.n	788a <__gethex+0x438>
    7732:	1e70      	subs	r0, r6, #1
    7734:	9004      	str	r0, [sp, #16]
    7736:	2d00      	cmp	r5, #0
    7738:	d107      	bne.n	774a <__gethex+0x2f8>
    773a:	2800      	cmp	r0, #0
    773c:	dd06      	ble.n	774c <__gethex+0x2fa>
    773e:	1c20      	adds	r0, r4, #0
    7740:	9904      	ldr	r1, [sp, #16]
    7742:	f000 fdad 	bl	82a0 <__any_on>
    7746:	1c05      	adds	r5, r0, #0
    7748:	e000      	b.n	774c <__gethex+0x2fa>
    774a:	2501      	movs	r5, #1
    774c:	9904      	ldr	r1, [sp, #16]
    774e:	9803      	ldr	r0, [sp, #12]
    7750:	114b      	asrs	r3, r1, #5
    7752:	221f      	movs	r2, #31
    7754:	009b      	lsls	r3, r3, #2
    7756:	4011      	ands	r1, r2
    7758:	581b      	ldr	r3, [r3, r0]
    775a:	2201      	movs	r2, #1
    775c:	408a      	lsls	r2, r1
    775e:	4213      	tst	r3, r2
    7760:	d001      	beq.n	7766 <__gethex+0x314>
    7762:	2302      	movs	r3, #2
    7764:	431d      	orrs	r5, r3
    7766:	1c31      	adds	r1, r6, #0
    7768:	1c20      	adds	r0, r4, #0
    776a:	f7ff fe27 	bl	73bc <rshift>
    776e:	9906      	ldr	r1, [sp, #24]
    7770:	1bbf      	subs	r7, r7, r6
    7772:	6849      	ldr	r1, [r1, #4]
    7774:	2602      	movs	r6, #2
    7776:	9104      	str	r1, [sp, #16]
    7778:	e000      	b.n	777c <__gethex+0x32a>
    777a:	2601      	movs	r6, #1
    777c:	2d00      	cmp	r5, #0
    777e:	d07e      	beq.n	787e <__gethex+0x42c>
    7780:	9a06      	ldr	r2, [sp, #24]
    7782:	68d3      	ldr	r3, [r2, #12]
    7784:	2b02      	cmp	r3, #2
    7786:	d00b      	beq.n	77a0 <__gethex+0x34e>
    7788:	2b03      	cmp	r3, #3
    778a:	d00d      	beq.n	77a8 <__gethex+0x356>
    778c:	2b01      	cmp	r3, #1
    778e:	d174      	bne.n	787a <__gethex+0x428>
    7790:	07a8      	lsls	r0, r5, #30
    7792:	d572      	bpl.n	787a <__gethex+0x428>
    7794:	9903      	ldr	r1, [sp, #12]
    7796:	680a      	ldr	r2, [r1, #0]
    7798:	4315      	orrs	r5, r2
    779a:	421d      	tst	r5, r3
    779c:	d107      	bne.n	77ae <__gethex+0x35c>
    779e:	e06c      	b.n	787a <__gethex+0x428>
    77a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    77a2:	2301      	movs	r3, #1
    77a4:	1b5d      	subs	r5, r3, r5
    77a6:	9515      	str	r5, [sp, #84]	; 0x54
    77a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
    77aa:	2d00      	cmp	r5, #0
    77ac:	d065      	beq.n	787a <__gethex+0x428>
    77ae:	6925      	ldr	r5, [r4, #16]
    77b0:	1c23      	adds	r3, r4, #0
    77b2:	00a8      	lsls	r0, r5, #2
    77b4:	3314      	adds	r3, #20
    77b6:	9005      	str	r0, [sp, #20]
    77b8:	1819      	adds	r1, r3, r0
    77ba:	681a      	ldr	r2, [r3, #0]
    77bc:	1c50      	adds	r0, r2, #1
    77be:	d002      	beq.n	77c6 <__gethex+0x374>
    77c0:	3201      	adds	r2, #1
    77c2:	601a      	str	r2, [r3, #0]
    77c4:	e021      	b.n	780a <__gethex+0x3b8>
    77c6:	2200      	movs	r2, #0
    77c8:	c304      	stmia	r3!, {r2}
    77ca:	4299      	cmp	r1, r3
    77cc:	d8f5      	bhi.n	77ba <__gethex+0x368>
    77ce:	68a1      	ldr	r1, [r4, #8]
    77d0:	428d      	cmp	r5, r1
    77d2:	db12      	blt.n	77fa <__gethex+0x3a8>
    77d4:	6861      	ldr	r1, [r4, #4]
    77d6:	9808      	ldr	r0, [sp, #32]
    77d8:	3101      	adds	r1, #1
    77da:	f000 f985 	bl	7ae8 <_Balloc>
    77de:	6922      	ldr	r2, [r4, #16]
    77e0:	1c21      	adds	r1, r4, #0
    77e2:	3202      	adds	r2, #2
    77e4:	9003      	str	r0, [sp, #12]
    77e6:	310c      	adds	r1, #12
    77e8:	0092      	lsls	r2, r2, #2
    77ea:	300c      	adds	r0, #12
    77ec:	f7fc fe56 	bl	449c <memcpy>
    77f0:	1c21      	adds	r1, r4, #0
    77f2:	9808      	ldr	r0, [sp, #32]
    77f4:	f000 f9b0 	bl	7b58 <_Bfree>
    77f8:	9c03      	ldr	r4, [sp, #12]
    77fa:	6923      	ldr	r3, [r4, #16]
    77fc:	1c5a      	adds	r2, r3, #1
    77fe:	3304      	adds	r3, #4
    7800:	009b      	lsls	r3, r3, #2
    7802:	6122      	str	r2, [r4, #16]
    7804:	18e3      	adds	r3, r4, r3
    7806:	2201      	movs	r2, #1
    7808:	605a      	str	r2, [r3, #4]
    780a:	1c22      	adds	r2, r4, #0
    780c:	3214      	adds	r2, #20
    780e:	2e02      	cmp	r6, #2
    7810:	d110      	bne.n	7834 <__gethex+0x3e2>
    7812:	9d06      	ldr	r5, [sp, #24]
    7814:	682b      	ldr	r3, [r5, #0]
    7816:	3b01      	subs	r3, #1
    7818:	429f      	cmp	r7, r3
    781a:	d12c      	bne.n	7876 <__gethex+0x424>
    781c:	1178      	asrs	r0, r7, #5
    781e:	0080      	lsls	r0, r0, #2
    7820:	211f      	movs	r1, #31
    7822:	2301      	movs	r3, #1
    7824:	4039      	ands	r1, r7
    7826:	1c1d      	adds	r5, r3, #0
    7828:	5882      	ldr	r2, [r0, r2]
    782a:	408d      	lsls	r5, r1
    782c:	422a      	tst	r2, r5
    782e:	d022      	beq.n	7876 <__gethex+0x424>
    7830:	1c1e      	adds	r6, r3, #0
    7832:	e020      	b.n	7876 <__gethex+0x424>
    7834:	6920      	ldr	r0, [r4, #16]
    7836:	42a8      	cmp	r0, r5
    7838:	dd0e      	ble.n	7858 <__gethex+0x406>
    783a:	1c20      	adds	r0, r4, #0
    783c:	2101      	movs	r1, #1
    783e:	f7ff fdbd 	bl	73bc <rshift>
    7842:	9d04      	ldr	r5, [sp, #16]
    7844:	2601      	movs	r6, #1
    7846:	3501      	adds	r5, #1
    7848:	9504      	str	r5, [sp, #16]
    784a:	9d06      	ldr	r5, [sp, #24]
    784c:	68ab      	ldr	r3, [r5, #8]
    784e:	9d04      	ldr	r5, [sp, #16]
    7850:	429d      	cmp	r5, r3
    7852:	dd00      	ble.n	7856 <__gethex+0x404>
    7854:	e72e      	b.n	76b4 <__gethex+0x262>
    7856:	e00e      	b.n	7876 <__gethex+0x424>
    7858:	251f      	movs	r5, #31
    785a:	403d      	ands	r5, r7
    785c:	2601      	movs	r6, #1
    785e:	2d00      	cmp	r5, #0
    7860:	d009      	beq.n	7876 <__gethex+0x424>
    7862:	9805      	ldr	r0, [sp, #20]
    7864:	1812      	adds	r2, r2, r0
    7866:	3a04      	subs	r2, #4
    7868:	6810      	ldr	r0, [r2, #0]
    786a:	f000 fa0c 	bl	7c86 <__hi0bits>
    786e:	2320      	movs	r3, #32
    7870:	1b5d      	subs	r5, r3, r5
    7872:	42a8      	cmp	r0, r5
    7874:	dbe1      	blt.n	783a <__gethex+0x3e8>
    7876:	2320      	movs	r3, #32
    7878:	e000      	b.n	787c <__gethex+0x42a>
    787a:	2310      	movs	r3, #16
    787c:	431e      	orrs	r6, r3
    787e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7880:	980c      	ldr	r0, [sp, #48]	; 0x30
    7882:	602c      	str	r4, [r5, #0]
    7884:	9d04      	ldr	r5, [sp, #16]
    7886:	6005      	str	r5, [r0, #0]
    7888:	1c30      	adds	r0, r6, #0
    788a:	b00f      	add	sp, #60	; 0x3c
    788c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000788e <L_shift>:
    788e:	2308      	movs	r3, #8
    7890:	1a9a      	subs	r2, r3, r2
    7892:	b570      	push	{r4, r5, r6, lr}
    7894:	0092      	lsls	r2, r2, #2
    7896:	2520      	movs	r5, #32
    7898:	1aad      	subs	r5, r5, r2
    789a:	6843      	ldr	r3, [r0, #4]
    789c:	6806      	ldr	r6, [r0, #0]
    789e:	1c1c      	adds	r4, r3, #0
    78a0:	40ac      	lsls	r4, r5
    78a2:	4334      	orrs	r4, r6
    78a4:	40d3      	lsrs	r3, r2
    78a6:	6004      	str	r4, [r0, #0]
    78a8:	6043      	str	r3, [r0, #4]
    78aa:	3004      	adds	r0, #4
    78ac:	4288      	cmp	r0, r1
    78ae:	d3f4      	bcc.n	789a <L_shift+0xc>
    78b0:	bd70      	pop	{r4, r5, r6, pc}

000078b2 <__hexnan>:
    78b2:	b5f0      	push	{r4, r5, r6, r7, lr}
    78b4:	680b      	ldr	r3, [r1, #0]
    78b6:	b089      	sub	sp, #36	; 0x24
    78b8:	9201      	str	r2, [sp, #4]
    78ba:	9901      	ldr	r1, [sp, #4]
    78bc:	115a      	asrs	r2, r3, #5
    78be:	0092      	lsls	r2, r2, #2
    78c0:	188a      	adds	r2, r1, r2
    78c2:	9203      	str	r2, [sp, #12]
    78c4:	221f      	movs	r2, #31
    78c6:	4013      	ands	r3, r2
    78c8:	9007      	str	r0, [sp, #28]
    78ca:	9305      	str	r3, [sp, #20]
    78cc:	d002      	beq.n	78d4 <__hexnan+0x22>
    78ce:	9a03      	ldr	r2, [sp, #12]
    78d0:	3204      	adds	r2, #4
    78d2:	9203      	str	r2, [sp, #12]
    78d4:	9b07      	ldr	r3, [sp, #28]
    78d6:	9e03      	ldr	r6, [sp, #12]
    78d8:	681b      	ldr	r3, [r3, #0]
    78da:	3e04      	subs	r6, #4
    78dc:	2500      	movs	r5, #0
    78de:	6035      	str	r5, [r6, #0]
    78e0:	9304      	str	r3, [sp, #16]
    78e2:	1c37      	adds	r7, r6, #0
    78e4:	1c34      	adds	r4, r6, #0
    78e6:	9506      	str	r5, [sp, #24]
    78e8:	9500      	str	r5, [sp, #0]
    78ea:	9b04      	ldr	r3, [sp, #16]
    78ec:	785b      	ldrb	r3, [r3, #1]
    78ee:	9302      	str	r3, [sp, #8]
    78f0:	2b00      	cmp	r3, #0
    78f2:	d03e      	beq.n	7972 <__hexnan+0xc0>
    78f4:	9802      	ldr	r0, [sp, #8]
    78f6:	f7ff fd97 	bl	7428 <__hexdig_fun>
    78fa:	2800      	cmp	r0, #0
    78fc:	d122      	bne.n	7944 <__hexnan+0x92>
    78fe:	9902      	ldr	r1, [sp, #8]
    7900:	2920      	cmp	r1, #32
    7902:	d817      	bhi.n	7934 <__hexnan+0x82>
    7904:	9a06      	ldr	r2, [sp, #24]
    7906:	9b00      	ldr	r3, [sp, #0]
    7908:	429a      	cmp	r2, r3
    790a:	da2e      	bge.n	796a <__hexnan+0xb8>
    790c:	42bc      	cmp	r4, r7
    790e:	d206      	bcs.n	791e <__hexnan+0x6c>
    7910:	2d07      	cmp	r5, #7
    7912:	dc04      	bgt.n	791e <__hexnan+0x6c>
    7914:	1c20      	adds	r0, r4, #0
    7916:	1c39      	adds	r1, r7, #0
    7918:	1c2a      	adds	r2, r5, #0
    791a:	f7ff ffb8 	bl	788e <L_shift>
    791e:	9901      	ldr	r1, [sp, #4]
    7920:	2508      	movs	r5, #8
    7922:	428c      	cmp	r4, r1
    7924:	d921      	bls.n	796a <__hexnan+0xb8>
    7926:	9a00      	ldr	r2, [sp, #0]
    7928:	1f27      	subs	r7, r4, #4
    792a:	2500      	movs	r5, #0
    792c:	603d      	str	r5, [r7, #0]
    792e:	9206      	str	r2, [sp, #24]
    7930:	1c3c      	adds	r4, r7, #0
    7932:	e01a      	b.n	796a <__hexnan+0xb8>
    7934:	9b02      	ldr	r3, [sp, #8]
    7936:	2b29      	cmp	r3, #41	; 0x29
    7938:	d14f      	bne.n	79da <__hexnan+0x128>
    793a:	9b04      	ldr	r3, [sp, #16]
    793c:	9907      	ldr	r1, [sp, #28]
    793e:	3302      	adds	r3, #2
    7940:	600b      	str	r3, [r1, #0]
    7942:	e016      	b.n	7972 <__hexnan+0xc0>
    7944:	9a00      	ldr	r2, [sp, #0]
    7946:	3501      	adds	r5, #1
    7948:	3201      	adds	r2, #1
    794a:	9200      	str	r2, [sp, #0]
    794c:	2d08      	cmp	r5, #8
    794e:	dd06      	ble.n	795e <__hexnan+0xac>
    7950:	9b01      	ldr	r3, [sp, #4]
    7952:	429c      	cmp	r4, r3
    7954:	d909      	bls.n	796a <__hexnan+0xb8>
    7956:	3c04      	subs	r4, #4
    7958:	2300      	movs	r3, #0
    795a:	6023      	str	r3, [r4, #0]
    795c:	2501      	movs	r5, #1
    795e:	6821      	ldr	r1, [r4, #0]
    7960:	220f      	movs	r2, #15
    7962:	010b      	lsls	r3, r1, #4
    7964:	4010      	ands	r0, r2
    7966:	4318      	orrs	r0, r3
    7968:	6020      	str	r0, [r4, #0]
    796a:	9a04      	ldr	r2, [sp, #16]
    796c:	3201      	adds	r2, #1
    796e:	9204      	str	r2, [sp, #16]
    7970:	e7bb      	b.n	78ea <__hexnan+0x38>
    7972:	9900      	ldr	r1, [sp, #0]
    7974:	2900      	cmp	r1, #0
    7976:	d030      	beq.n	79da <__hexnan+0x128>
    7978:	42bc      	cmp	r4, r7
    797a:	d206      	bcs.n	798a <__hexnan+0xd8>
    797c:	2d07      	cmp	r5, #7
    797e:	dc04      	bgt.n	798a <__hexnan+0xd8>
    7980:	1c20      	adds	r0, r4, #0
    7982:	1c39      	adds	r1, r7, #0
    7984:	1c2a      	adds	r2, r5, #0
    7986:	f7ff ff82 	bl	788e <L_shift>
    798a:	9a01      	ldr	r2, [sp, #4]
    798c:	4294      	cmp	r4, r2
    798e:	d90b      	bls.n	79a8 <__hexnan+0xf6>
    7990:	1c13      	adds	r3, r2, #0
    7992:	3304      	adds	r3, #4
    7994:	cc02      	ldmia	r4!, {r1}
    7996:	1f1a      	subs	r2, r3, #4
    7998:	6011      	str	r1, [r2, #0]
    799a:	42a6      	cmp	r6, r4
    799c:	d2f9      	bcs.n	7992 <__hexnan+0xe0>
    799e:	2200      	movs	r2, #0
    79a0:	c304      	stmia	r3!, {r2}
    79a2:	429e      	cmp	r6, r3
    79a4:	d2fb      	bcs.n	799e <__hexnan+0xec>
    79a6:	e00d      	b.n	79c4 <__hexnan+0x112>
    79a8:	9b05      	ldr	r3, [sp, #20]
    79aa:	2b00      	cmp	r3, #0
    79ac:	d00a      	beq.n	79c4 <__hexnan+0x112>
    79ae:	9a05      	ldr	r2, [sp, #20]
    79b0:	9b03      	ldr	r3, [sp, #12]
    79b2:	2120      	movs	r1, #32
    79b4:	1a89      	subs	r1, r1, r2
    79b6:	2201      	movs	r2, #1
    79b8:	3b04      	subs	r3, #4
    79ba:	4252      	negs	r2, r2
    79bc:	40ca      	lsrs	r2, r1
    79be:	6819      	ldr	r1, [r3, #0]
    79c0:	400a      	ands	r2, r1
    79c2:	601a      	str	r2, [r3, #0]
    79c4:	6832      	ldr	r2, [r6, #0]
    79c6:	2a00      	cmp	r2, #0
    79c8:	d109      	bne.n	79de <__hexnan+0x12c>
    79ca:	9b01      	ldr	r3, [sp, #4]
    79cc:	429e      	cmp	r6, r3
    79ce:	d102      	bne.n	79d6 <__hexnan+0x124>
    79d0:	2301      	movs	r3, #1
    79d2:	6033      	str	r3, [r6, #0]
    79d4:	e003      	b.n	79de <__hexnan+0x12c>
    79d6:	3e04      	subs	r6, #4
    79d8:	e7f4      	b.n	79c4 <__hexnan+0x112>
    79da:	2004      	movs	r0, #4
    79dc:	e000      	b.n	79e0 <__hexnan+0x12e>
    79de:	2005      	movs	r0, #5
    79e0:	b009      	add	sp, #36	; 0x24
    79e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000079e4 <_localeconv_r>:
    79e4:	4800      	ldr	r0, [pc, #0]	; (79e8 <_localeconv_r+0x4>)
    79e6:	4770      	bx	lr
    79e8:	20000078 	.word	0x20000078

000079ec <__smakebuf_r>:
    79ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    79ee:	898b      	ldrh	r3, [r1, #12]
    79f0:	b091      	sub	sp, #68	; 0x44
    79f2:	1c05      	adds	r5, r0, #0
    79f4:	1c0c      	adds	r4, r1, #0
    79f6:	079a      	lsls	r2, r3, #30
    79f8:	d425      	bmi.n	7a46 <__smakebuf_r+0x5a>
    79fa:	230e      	movs	r3, #14
    79fc:	5ec9      	ldrsh	r1, [r1, r3]
    79fe:	2900      	cmp	r1, #0
    7a00:	da06      	bge.n	7a10 <__smakebuf_r+0x24>
    7a02:	89a7      	ldrh	r7, [r4, #12]
    7a04:	2380      	movs	r3, #128	; 0x80
    7a06:	401f      	ands	r7, r3
    7a08:	d00f      	beq.n	7a2a <__smakebuf_r+0x3e>
    7a0a:	2700      	movs	r7, #0
    7a0c:	2640      	movs	r6, #64	; 0x40
    7a0e:	e00e      	b.n	7a2e <__smakebuf_r+0x42>
    7a10:	aa01      	add	r2, sp, #4
    7a12:	f000 fdd1 	bl	85b8 <_fstat_r>
    7a16:	2800      	cmp	r0, #0
    7a18:	dbf3      	blt.n	7a02 <__smakebuf_r+0x16>
    7a1a:	9b02      	ldr	r3, [sp, #8]
    7a1c:	27f0      	movs	r7, #240	; 0xf0
    7a1e:	023f      	lsls	r7, r7, #8
    7a20:	4a18      	ldr	r2, [pc, #96]	; (7a84 <__smakebuf_r+0x98>)
    7a22:	401f      	ands	r7, r3
    7a24:	18bf      	adds	r7, r7, r2
    7a26:	427b      	negs	r3, r7
    7a28:	415f      	adcs	r7, r3
    7a2a:	2680      	movs	r6, #128	; 0x80
    7a2c:	00f6      	lsls	r6, r6, #3
    7a2e:	1c28      	adds	r0, r5, #0
    7a30:	1c31      	adds	r1, r6, #0
    7a32:	f000 fcad 	bl	8390 <_malloc_r>
    7a36:	2800      	cmp	r0, #0
    7a38:	d10c      	bne.n	7a54 <__smakebuf_r+0x68>
    7a3a:	89a3      	ldrh	r3, [r4, #12]
    7a3c:	059a      	lsls	r2, r3, #22
    7a3e:	d41f      	bmi.n	7a80 <__smakebuf_r+0x94>
    7a40:	2202      	movs	r2, #2
    7a42:	4313      	orrs	r3, r2
    7a44:	81a3      	strh	r3, [r4, #12]
    7a46:	1c23      	adds	r3, r4, #0
    7a48:	3347      	adds	r3, #71	; 0x47
    7a4a:	6023      	str	r3, [r4, #0]
    7a4c:	6123      	str	r3, [r4, #16]
    7a4e:	2301      	movs	r3, #1
    7a50:	6163      	str	r3, [r4, #20]
    7a52:	e015      	b.n	7a80 <__smakebuf_r+0x94>
    7a54:	4b0c      	ldr	r3, [pc, #48]	; (7a88 <__smakebuf_r+0x9c>)
    7a56:	2280      	movs	r2, #128	; 0x80
    7a58:	62ab      	str	r3, [r5, #40]	; 0x28
    7a5a:	89a3      	ldrh	r3, [r4, #12]
    7a5c:	6020      	str	r0, [r4, #0]
    7a5e:	4313      	orrs	r3, r2
    7a60:	81a3      	strh	r3, [r4, #12]
    7a62:	6120      	str	r0, [r4, #16]
    7a64:	6166      	str	r6, [r4, #20]
    7a66:	2f00      	cmp	r7, #0
    7a68:	d00a      	beq.n	7a80 <__smakebuf_r+0x94>
    7a6a:	230e      	movs	r3, #14
    7a6c:	5ee1      	ldrsh	r1, [r4, r3]
    7a6e:	1c28      	adds	r0, r5, #0
    7a70:	f000 fdb4 	bl	85dc <_isatty_r>
    7a74:	2800      	cmp	r0, #0
    7a76:	d003      	beq.n	7a80 <__smakebuf_r+0x94>
    7a78:	89a3      	ldrh	r3, [r4, #12]
    7a7a:	2201      	movs	r2, #1
    7a7c:	4313      	orrs	r3, r2
    7a7e:	81a3      	strh	r3, [r4, #12]
    7a80:	b011      	add	sp, #68	; 0x44
    7a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a84:	ffffe000 	.word	0xffffe000
    7a88:	00007235 	.word	0x00007235

00007a8c <malloc>:
    7a8c:	b508      	push	{r3, lr}
    7a8e:	4b03      	ldr	r3, [pc, #12]	; (7a9c <malloc+0x10>)
    7a90:	1c01      	adds	r1, r0, #0
    7a92:	6818      	ldr	r0, [r3, #0]
    7a94:	f000 fc7c 	bl	8390 <_malloc_r>
    7a98:	bd08      	pop	{r3, pc}
    7a9a:	46c0      	nop			; (mov r8, r8)
    7a9c:	20000070 	.word	0x20000070

00007aa0 <memchr>:
    7aa0:	b2c9      	uxtb	r1, r1
    7aa2:	1882      	adds	r2, r0, r2
    7aa4:	4290      	cmp	r0, r2
    7aa6:	d004      	beq.n	7ab2 <memchr+0x12>
    7aa8:	7803      	ldrb	r3, [r0, #0]
    7aaa:	428b      	cmp	r3, r1
    7aac:	d002      	beq.n	7ab4 <memchr+0x14>
    7aae:	3001      	adds	r0, #1
    7ab0:	e7f8      	b.n	7aa4 <memchr+0x4>
    7ab2:	2000      	movs	r0, #0
    7ab4:	4770      	bx	lr

00007ab6 <memmove>:
    7ab6:	b570      	push	{r4, r5, r6, lr}
    7ab8:	4281      	cmp	r1, r0
    7aba:	d301      	bcc.n	7ac0 <memmove+0xa>
    7abc:	2300      	movs	r3, #0
    7abe:	e00c      	b.n	7ada <memmove+0x24>
    7ac0:	188c      	adds	r4, r1, r2
    7ac2:	42a0      	cmp	r0, r4
    7ac4:	d2fa      	bcs.n	7abc <memmove+0x6>
    7ac6:	1885      	adds	r5, r0, r2
    7ac8:	1c13      	adds	r3, r2, #0
    7aca:	3b01      	subs	r3, #1
    7acc:	d30b      	bcc.n	7ae6 <memmove+0x30>
    7ace:	4251      	negs	r1, r2
    7ad0:	1866      	adds	r6, r4, r1
    7ad2:	5cf6      	ldrb	r6, [r6, r3]
    7ad4:	1869      	adds	r1, r5, r1
    7ad6:	54ce      	strb	r6, [r1, r3]
    7ad8:	e7f7      	b.n	7aca <memmove+0x14>
    7ada:	4293      	cmp	r3, r2
    7adc:	d003      	beq.n	7ae6 <memmove+0x30>
    7ade:	5ccc      	ldrb	r4, [r1, r3]
    7ae0:	54c4      	strb	r4, [r0, r3]
    7ae2:	3301      	adds	r3, #1
    7ae4:	e7f9      	b.n	7ada <memmove+0x24>
    7ae6:	bd70      	pop	{r4, r5, r6, pc}

00007ae8 <_Balloc>:
    7ae8:	b570      	push	{r4, r5, r6, lr}
    7aea:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7aec:	1c04      	adds	r4, r0, #0
    7aee:	1c0e      	adds	r6, r1, #0
    7af0:	2d00      	cmp	r5, #0
    7af2:	d107      	bne.n	7b04 <_Balloc+0x1c>
    7af4:	2010      	movs	r0, #16
    7af6:	f7ff ffc9 	bl	7a8c <malloc>
    7afa:	6260      	str	r0, [r4, #36]	; 0x24
    7afc:	6045      	str	r5, [r0, #4]
    7afe:	6085      	str	r5, [r0, #8]
    7b00:	6005      	str	r5, [r0, #0]
    7b02:	60c5      	str	r5, [r0, #12]
    7b04:	6a65      	ldr	r5, [r4, #36]	; 0x24
    7b06:	68eb      	ldr	r3, [r5, #12]
    7b08:	2b00      	cmp	r3, #0
    7b0a:	d009      	beq.n	7b20 <_Balloc+0x38>
    7b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7b0e:	00b2      	lsls	r2, r6, #2
    7b10:	68db      	ldr	r3, [r3, #12]
    7b12:	189a      	adds	r2, r3, r2
    7b14:	6810      	ldr	r0, [r2, #0]
    7b16:	2800      	cmp	r0, #0
    7b18:	d00e      	beq.n	7b38 <_Balloc+0x50>
    7b1a:	6803      	ldr	r3, [r0, #0]
    7b1c:	6013      	str	r3, [r2, #0]
    7b1e:	e017      	b.n	7b50 <_Balloc+0x68>
    7b20:	1c20      	adds	r0, r4, #0
    7b22:	2104      	movs	r1, #4
    7b24:	2221      	movs	r2, #33	; 0x21
    7b26:	f000 fbdd 	bl	82e4 <_calloc_r>
    7b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7b2c:	60e8      	str	r0, [r5, #12]
    7b2e:	68db      	ldr	r3, [r3, #12]
    7b30:	2b00      	cmp	r3, #0
    7b32:	d1eb      	bne.n	7b0c <_Balloc+0x24>
    7b34:	2000      	movs	r0, #0
    7b36:	e00e      	b.n	7b56 <_Balloc+0x6e>
    7b38:	2101      	movs	r1, #1
    7b3a:	1c0d      	adds	r5, r1, #0
    7b3c:	40b5      	lsls	r5, r6
    7b3e:	1d6a      	adds	r2, r5, #5
    7b40:	0092      	lsls	r2, r2, #2
    7b42:	1c20      	adds	r0, r4, #0
    7b44:	f000 fbce 	bl	82e4 <_calloc_r>
    7b48:	2800      	cmp	r0, #0
    7b4a:	d0f3      	beq.n	7b34 <_Balloc+0x4c>
    7b4c:	6046      	str	r6, [r0, #4]
    7b4e:	6085      	str	r5, [r0, #8]
    7b50:	2200      	movs	r2, #0
    7b52:	6102      	str	r2, [r0, #16]
    7b54:	60c2      	str	r2, [r0, #12]
    7b56:	bd70      	pop	{r4, r5, r6, pc}

00007b58 <_Bfree>:
    7b58:	b570      	push	{r4, r5, r6, lr}
    7b5a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7b5c:	1c06      	adds	r6, r0, #0
    7b5e:	1c0d      	adds	r5, r1, #0
    7b60:	2c00      	cmp	r4, #0
    7b62:	d107      	bne.n	7b74 <_Bfree+0x1c>
    7b64:	2010      	movs	r0, #16
    7b66:	f7ff ff91 	bl	7a8c <malloc>
    7b6a:	6270      	str	r0, [r6, #36]	; 0x24
    7b6c:	6044      	str	r4, [r0, #4]
    7b6e:	6084      	str	r4, [r0, #8]
    7b70:	6004      	str	r4, [r0, #0]
    7b72:	60c4      	str	r4, [r0, #12]
    7b74:	2d00      	cmp	r5, #0
    7b76:	d007      	beq.n	7b88 <_Bfree+0x30>
    7b78:	6a72      	ldr	r2, [r6, #36]	; 0x24
    7b7a:	6869      	ldr	r1, [r5, #4]
    7b7c:	68d2      	ldr	r2, [r2, #12]
    7b7e:	008b      	lsls	r3, r1, #2
    7b80:	18d3      	adds	r3, r2, r3
    7b82:	681a      	ldr	r2, [r3, #0]
    7b84:	602a      	str	r2, [r5, #0]
    7b86:	601d      	str	r5, [r3, #0]
    7b88:	bd70      	pop	{r4, r5, r6, pc}

00007b8a <__multadd>:
    7b8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7b8c:	1c0c      	adds	r4, r1, #0
    7b8e:	1c1e      	adds	r6, r3, #0
    7b90:	690d      	ldr	r5, [r1, #16]
    7b92:	1c07      	adds	r7, r0, #0
    7b94:	3114      	adds	r1, #20
    7b96:	2300      	movs	r3, #0
    7b98:	6808      	ldr	r0, [r1, #0]
    7b9a:	3301      	adds	r3, #1
    7b9c:	b280      	uxth	r0, r0
    7b9e:	4350      	muls	r0, r2
    7ba0:	1980      	adds	r0, r0, r6
    7ba2:	4684      	mov	ip, r0
    7ba4:	0c06      	lsrs	r6, r0, #16
    7ba6:	6808      	ldr	r0, [r1, #0]
    7ba8:	0c00      	lsrs	r0, r0, #16
    7baa:	4350      	muls	r0, r2
    7bac:	1830      	adds	r0, r6, r0
    7bae:	0c06      	lsrs	r6, r0, #16
    7bb0:	0400      	lsls	r0, r0, #16
    7bb2:	9001      	str	r0, [sp, #4]
    7bb4:	4660      	mov	r0, ip
    7bb6:	b280      	uxth	r0, r0
    7bb8:	4684      	mov	ip, r0
    7bba:	9801      	ldr	r0, [sp, #4]
    7bbc:	4484      	add	ip, r0
    7bbe:	4660      	mov	r0, ip
    7bc0:	c101      	stmia	r1!, {r0}
    7bc2:	42ab      	cmp	r3, r5
    7bc4:	dbe8      	blt.n	7b98 <__multadd+0xe>
    7bc6:	2e00      	cmp	r6, #0
    7bc8:	d01b      	beq.n	7c02 <__multadd+0x78>
    7bca:	68a3      	ldr	r3, [r4, #8]
    7bcc:	429d      	cmp	r5, r3
    7bce:	db12      	blt.n	7bf6 <__multadd+0x6c>
    7bd0:	6861      	ldr	r1, [r4, #4]
    7bd2:	1c38      	adds	r0, r7, #0
    7bd4:	3101      	adds	r1, #1
    7bd6:	f7ff ff87 	bl	7ae8 <_Balloc>
    7bda:	6922      	ldr	r2, [r4, #16]
    7bdc:	1c21      	adds	r1, r4, #0
    7bde:	3202      	adds	r2, #2
    7be0:	9001      	str	r0, [sp, #4]
    7be2:	310c      	adds	r1, #12
    7be4:	0092      	lsls	r2, r2, #2
    7be6:	300c      	adds	r0, #12
    7be8:	f7fc fc58 	bl	449c <memcpy>
    7bec:	1c21      	adds	r1, r4, #0
    7bee:	1c38      	adds	r0, r7, #0
    7bf0:	f7ff ffb2 	bl	7b58 <_Bfree>
    7bf4:	9c01      	ldr	r4, [sp, #4]
    7bf6:	1d2b      	adds	r3, r5, #4
    7bf8:	009b      	lsls	r3, r3, #2
    7bfa:	18e3      	adds	r3, r4, r3
    7bfc:	3501      	adds	r5, #1
    7bfe:	605e      	str	r6, [r3, #4]
    7c00:	6125      	str	r5, [r4, #16]
    7c02:	1c20      	adds	r0, r4, #0
    7c04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007c06 <__s2b>:
    7c06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7c08:	1c06      	adds	r6, r0, #0
    7c0a:	1c18      	adds	r0, r3, #0
    7c0c:	1c0f      	adds	r7, r1, #0
    7c0e:	3008      	adds	r0, #8
    7c10:	2109      	movs	r1, #9
    7c12:	9301      	str	r3, [sp, #4]
    7c14:	1c14      	adds	r4, r2, #0
    7c16:	f000 fd7d 	bl	8714 <__aeabi_idiv>
    7c1a:	2301      	movs	r3, #1
    7c1c:	2100      	movs	r1, #0
    7c1e:	4298      	cmp	r0, r3
    7c20:	dd02      	ble.n	7c28 <__s2b+0x22>
    7c22:	005b      	lsls	r3, r3, #1
    7c24:	3101      	adds	r1, #1
    7c26:	e7fa      	b.n	7c1e <__s2b+0x18>
    7c28:	1c30      	adds	r0, r6, #0
    7c2a:	f7ff ff5d 	bl	7ae8 <_Balloc>
    7c2e:	9b08      	ldr	r3, [sp, #32]
    7c30:	1c01      	adds	r1, r0, #0
    7c32:	6143      	str	r3, [r0, #20]
    7c34:	2301      	movs	r3, #1
    7c36:	6103      	str	r3, [r0, #16]
    7c38:	2c09      	cmp	r4, #9
    7c3a:	dd12      	ble.n	7c62 <__s2b+0x5c>
    7c3c:	1c3b      	adds	r3, r7, #0
    7c3e:	3309      	adds	r3, #9
    7c40:	9300      	str	r3, [sp, #0]
    7c42:	1c1d      	adds	r5, r3, #0
    7c44:	193f      	adds	r7, r7, r4
    7c46:	782b      	ldrb	r3, [r5, #0]
    7c48:	1c30      	adds	r0, r6, #0
    7c4a:	3b30      	subs	r3, #48	; 0x30
    7c4c:	220a      	movs	r2, #10
    7c4e:	f7ff ff9c 	bl	7b8a <__multadd>
    7c52:	3501      	adds	r5, #1
    7c54:	1c01      	adds	r1, r0, #0
    7c56:	42bd      	cmp	r5, r7
    7c58:	d1f5      	bne.n	7c46 <__s2b+0x40>
    7c5a:	9b00      	ldr	r3, [sp, #0]
    7c5c:	191f      	adds	r7, r3, r4
    7c5e:	3f08      	subs	r7, #8
    7c60:	e001      	b.n	7c66 <__s2b+0x60>
    7c62:	370a      	adds	r7, #10
    7c64:	2409      	movs	r4, #9
    7c66:	1c25      	adds	r5, r4, #0
    7c68:	9b01      	ldr	r3, [sp, #4]
    7c6a:	429d      	cmp	r5, r3
    7c6c:	da09      	bge.n	7c82 <__s2b+0x7c>
    7c6e:	1b3b      	subs	r3, r7, r4
    7c70:	5d5b      	ldrb	r3, [r3, r5]
    7c72:	1c30      	adds	r0, r6, #0
    7c74:	3b30      	subs	r3, #48	; 0x30
    7c76:	220a      	movs	r2, #10
    7c78:	f7ff ff87 	bl	7b8a <__multadd>
    7c7c:	3501      	adds	r5, #1
    7c7e:	1c01      	adds	r1, r0, #0
    7c80:	e7f2      	b.n	7c68 <__s2b+0x62>
    7c82:	1c08      	adds	r0, r1, #0
    7c84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007c86 <__hi0bits>:
    7c86:	2200      	movs	r2, #0
    7c88:	1c03      	adds	r3, r0, #0
    7c8a:	0c01      	lsrs	r1, r0, #16
    7c8c:	4291      	cmp	r1, r2
    7c8e:	d101      	bne.n	7c94 <__hi0bits+0xe>
    7c90:	0403      	lsls	r3, r0, #16
    7c92:	2210      	movs	r2, #16
    7c94:	0e19      	lsrs	r1, r3, #24
    7c96:	d101      	bne.n	7c9c <__hi0bits+0x16>
    7c98:	3208      	adds	r2, #8
    7c9a:	021b      	lsls	r3, r3, #8
    7c9c:	0f19      	lsrs	r1, r3, #28
    7c9e:	d101      	bne.n	7ca4 <__hi0bits+0x1e>
    7ca0:	3204      	adds	r2, #4
    7ca2:	011b      	lsls	r3, r3, #4
    7ca4:	0f99      	lsrs	r1, r3, #30
    7ca6:	d101      	bne.n	7cac <__hi0bits+0x26>
    7ca8:	3202      	adds	r2, #2
    7caa:	009b      	lsls	r3, r3, #2
    7cac:	2b00      	cmp	r3, #0
    7cae:	db04      	blt.n	7cba <__hi0bits+0x34>
    7cb0:	2020      	movs	r0, #32
    7cb2:	0059      	lsls	r1, r3, #1
    7cb4:	d502      	bpl.n	7cbc <__hi0bits+0x36>
    7cb6:	1c50      	adds	r0, r2, #1
    7cb8:	e000      	b.n	7cbc <__hi0bits+0x36>
    7cba:	1c10      	adds	r0, r2, #0
    7cbc:	4770      	bx	lr

00007cbe <__lo0bits>:
    7cbe:	6803      	ldr	r3, [r0, #0]
    7cc0:	2207      	movs	r2, #7
    7cc2:	1c01      	adds	r1, r0, #0
    7cc4:	401a      	ands	r2, r3
    7cc6:	d00b      	beq.n	7ce0 <__lo0bits+0x22>
    7cc8:	2201      	movs	r2, #1
    7cca:	2000      	movs	r0, #0
    7ccc:	4213      	tst	r3, r2
    7cce:	d122      	bne.n	7d16 <__lo0bits+0x58>
    7cd0:	2002      	movs	r0, #2
    7cd2:	4203      	tst	r3, r0
    7cd4:	d001      	beq.n	7cda <__lo0bits+0x1c>
    7cd6:	40d3      	lsrs	r3, r2
    7cd8:	e01b      	b.n	7d12 <__lo0bits+0x54>
    7cda:	089b      	lsrs	r3, r3, #2
    7cdc:	600b      	str	r3, [r1, #0]
    7cde:	e01a      	b.n	7d16 <__lo0bits+0x58>
    7ce0:	b298      	uxth	r0, r3
    7ce2:	2800      	cmp	r0, #0
    7ce4:	d101      	bne.n	7cea <__lo0bits+0x2c>
    7ce6:	0c1b      	lsrs	r3, r3, #16
    7ce8:	2210      	movs	r2, #16
    7cea:	b2d8      	uxtb	r0, r3
    7cec:	2800      	cmp	r0, #0
    7cee:	d101      	bne.n	7cf4 <__lo0bits+0x36>
    7cf0:	3208      	adds	r2, #8
    7cf2:	0a1b      	lsrs	r3, r3, #8
    7cf4:	0718      	lsls	r0, r3, #28
    7cf6:	d101      	bne.n	7cfc <__lo0bits+0x3e>
    7cf8:	3204      	adds	r2, #4
    7cfa:	091b      	lsrs	r3, r3, #4
    7cfc:	0798      	lsls	r0, r3, #30
    7cfe:	d101      	bne.n	7d04 <__lo0bits+0x46>
    7d00:	3202      	adds	r2, #2
    7d02:	089b      	lsrs	r3, r3, #2
    7d04:	07d8      	lsls	r0, r3, #31
    7d06:	d404      	bmi.n	7d12 <__lo0bits+0x54>
    7d08:	085b      	lsrs	r3, r3, #1
    7d0a:	2020      	movs	r0, #32
    7d0c:	2b00      	cmp	r3, #0
    7d0e:	d002      	beq.n	7d16 <__lo0bits+0x58>
    7d10:	3201      	adds	r2, #1
    7d12:	600b      	str	r3, [r1, #0]
    7d14:	1c10      	adds	r0, r2, #0
    7d16:	4770      	bx	lr

00007d18 <__i2b>:
    7d18:	b510      	push	{r4, lr}
    7d1a:	1c0c      	adds	r4, r1, #0
    7d1c:	2101      	movs	r1, #1
    7d1e:	f7ff fee3 	bl	7ae8 <_Balloc>
    7d22:	2301      	movs	r3, #1
    7d24:	6144      	str	r4, [r0, #20]
    7d26:	6103      	str	r3, [r0, #16]
    7d28:	bd10      	pop	{r4, pc}

00007d2a <__multiply>:
    7d2a:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d2c:	1c0c      	adds	r4, r1, #0
    7d2e:	1c15      	adds	r5, r2, #0
    7d30:	6909      	ldr	r1, [r1, #16]
    7d32:	6912      	ldr	r2, [r2, #16]
    7d34:	b08b      	sub	sp, #44	; 0x2c
    7d36:	4291      	cmp	r1, r2
    7d38:	da02      	bge.n	7d40 <__multiply+0x16>
    7d3a:	1c23      	adds	r3, r4, #0
    7d3c:	1c2c      	adds	r4, r5, #0
    7d3e:	1c1d      	adds	r5, r3, #0
    7d40:	6927      	ldr	r7, [r4, #16]
    7d42:	692e      	ldr	r6, [r5, #16]
    7d44:	68a2      	ldr	r2, [r4, #8]
    7d46:	19bb      	adds	r3, r7, r6
    7d48:	6861      	ldr	r1, [r4, #4]
    7d4a:	9302      	str	r3, [sp, #8]
    7d4c:	4293      	cmp	r3, r2
    7d4e:	dd00      	ble.n	7d52 <__multiply+0x28>
    7d50:	3101      	adds	r1, #1
    7d52:	f7ff fec9 	bl	7ae8 <_Balloc>
    7d56:	1c03      	adds	r3, r0, #0
    7d58:	9003      	str	r0, [sp, #12]
    7d5a:	9802      	ldr	r0, [sp, #8]
    7d5c:	3314      	adds	r3, #20
    7d5e:	0082      	lsls	r2, r0, #2
    7d60:	189a      	adds	r2, r3, r2
    7d62:	1c19      	adds	r1, r3, #0
    7d64:	4291      	cmp	r1, r2
    7d66:	d202      	bcs.n	7d6e <__multiply+0x44>
    7d68:	2000      	movs	r0, #0
    7d6a:	c101      	stmia	r1!, {r0}
    7d6c:	e7fa      	b.n	7d64 <__multiply+0x3a>
    7d6e:	3514      	adds	r5, #20
    7d70:	3414      	adds	r4, #20
    7d72:	00bf      	lsls	r7, r7, #2
    7d74:	46ac      	mov	ip, r5
    7d76:	00b6      	lsls	r6, r6, #2
    7d78:	19e7      	adds	r7, r4, r7
    7d7a:	4466      	add	r6, ip
    7d7c:	9404      	str	r4, [sp, #16]
    7d7e:	9707      	str	r7, [sp, #28]
    7d80:	9609      	str	r6, [sp, #36]	; 0x24
    7d82:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7d84:	45b4      	cmp	ip, r6
    7d86:	d256      	bcs.n	7e36 <__multiply+0x10c>
    7d88:	4665      	mov	r5, ip
    7d8a:	882d      	ldrh	r5, [r5, #0]
    7d8c:	9505      	str	r5, [sp, #20]
    7d8e:	2d00      	cmp	r5, #0
    7d90:	d01f      	beq.n	7dd2 <__multiply+0xa8>
    7d92:	9c04      	ldr	r4, [sp, #16]
    7d94:	1c19      	adds	r1, r3, #0
    7d96:	2000      	movs	r0, #0
    7d98:	680f      	ldr	r7, [r1, #0]
    7d9a:	cc40      	ldmia	r4!, {r6}
    7d9c:	b2bf      	uxth	r7, r7
    7d9e:	9d05      	ldr	r5, [sp, #20]
    7da0:	9706      	str	r7, [sp, #24]
    7da2:	b2b7      	uxth	r7, r6
    7da4:	436f      	muls	r7, r5
    7da6:	9d06      	ldr	r5, [sp, #24]
    7da8:	0c36      	lsrs	r6, r6, #16
    7daa:	19ef      	adds	r7, r5, r7
    7dac:	183f      	adds	r7, r7, r0
    7dae:	6808      	ldr	r0, [r1, #0]
    7db0:	9108      	str	r1, [sp, #32]
    7db2:	0c05      	lsrs	r5, r0, #16
    7db4:	9805      	ldr	r0, [sp, #20]
    7db6:	4346      	muls	r6, r0
    7db8:	0c38      	lsrs	r0, r7, #16
    7dba:	19ad      	adds	r5, r5, r6
    7dbc:	182d      	adds	r5, r5, r0
    7dbe:	0c28      	lsrs	r0, r5, #16
    7dc0:	b2bf      	uxth	r7, r7
    7dc2:	042d      	lsls	r5, r5, #16
    7dc4:	433d      	orrs	r5, r7
    7dc6:	c120      	stmia	r1!, {r5}
    7dc8:	9d07      	ldr	r5, [sp, #28]
    7dca:	42ac      	cmp	r4, r5
    7dcc:	d3e4      	bcc.n	7d98 <__multiply+0x6e>
    7dce:	9e08      	ldr	r6, [sp, #32]
    7dd0:	6070      	str	r0, [r6, #4]
    7dd2:	4667      	mov	r7, ip
    7dd4:	887d      	ldrh	r5, [r7, #2]
    7dd6:	2d00      	cmp	r5, #0
    7dd8:	d022      	beq.n	7e20 <__multiply+0xf6>
    7dda:	2600      	movs	r6, #0
    7ddc:	6818      	ldr	r0, [r3, #0]
    7dde:	9c04      	ldr	r4, [sp, #16]
    7de0:	1c19      	adds	r1, r3, #0
    7de2:	9601      	str	r6, [sp, #4]
    7de4:	8827      	ldrh	r7, [r4, #0]
    7de6:	b280      	uxth	r0, r0
    7de8:	436f      	muls	r7, r5
    7dea:	9706      	str	r7, [sp, #24]
    7dec:	9e06      	ldr	r6, [sp, #24]
    7dee:	884f      	ldrh	r7, [r1, #2]
    7df0:	9105      	str	r1, [sp, #20]
    7df2:	19f6      	adds	r6, r6, r7
    7df4:	9f01      	ldr	r7, [sp, #4]
    7df6:	19f7      	adds	r7, r6, r7
    7df8:	9706      	str	r7, [sp, #24]
    7dfa:	043f      	lsls	r7, r7, #16
    7dfc:	4338      	orrs	r0, r7
    7dfe:	6008      	str	r0, [r1, #0]
    7e00:	cc01      	ldmia	r4!, {r0}
    7e02:	888f      	ldrh	r7, [r1, #4]
    7e04:	0c00      	lsrs	r0, r0, #16
    7e06:	4368      	muls	r0, r5
    7e08:	19c0      	adds	r0, r0, r7
    7e0a:	9f06      	ldr	r7, [sp, #24]
    7e0c:	3104      	adds	r1, #4
    7e0e:	0c3e      	lsrs	r6, r7, #16
    7e10:	1980      	adds	r0, r0, r6
    7e12:	9f07      	ldr	r7, [sp, #28]
    7e14:	0c06      	lsrs	r6, r0, #16
    7e16:	9601      	str	r6, [sp, #4]
    7e18:	42a7      	cmp	r7, r4
    7e1a:	d8e3      	bhi.n	7de4 <__multiply+0xba>
    7e1c:	9905      	ldr	r1, [sp, #20]
    7e1e:	6048      	str	r0, [r1, #4]
    7e20:	2504      	movs	r5, #4
    7e22:	44ac      	add	ip, r5
    7e24:	195b      	adds	r3, r3, r5
    7e26:	e7ac      	b.n	7d82 <__multiply+0x58>
    7e28:	3a04      	subs	r2, #4
    7e2a:	6810      	ldr	r0, [r2, #0]
    7e2c:	2800      	cmp	r0, #0
    7e2e:	d105      	bne.n	7e3c <__multiply+0x112>
    7e30:	9f02      	ldr	r7, [sp, #8]
    7e32:	3f01      	subs	r7, #1
    7e34:	9702      	str	r7, [sp, #8]
    7e36:	9d02      	ldr	r5, [sp, #8]
    7e38:	2d00      	cmp	r5, #0
    7e3a:	dcf5      	bgt.n	7e28 <__multiply+0xfe>
    7e3c:	9f03      	ldr	r7, [sp, #12]
    7e3e:	9e02      	ldr	r6, [sp, #8]
    7e40:	1c38      	adds	r0, r7, #0
    7e42:	613e      	str	r6, [r7, #16]
    7e44:	b00b      	add	sp, #44	; 0x2c
    7e46:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007e48 <__pow5mult>:
    7e48:	2303      	movs	r3, #3
    7e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7e4c:	4013      	ands	r3, r2
    7e4e:	1c05      	adds	r5, r0, #0
    7e50:	1c0e      	adds	r6, r1, #0
    7e52:	1c14      	adds	r4, r2, #0
    7e54:	2b00      	cmp	r3, #0
    7e56:	d007      	beq.n	7e68 <__pow5mult+0x20>
    7e58:	4a22      	ldr	r2, [pc, #136]	; (7ee4 <__pow5mult+0x9c>)
    7e5a:	3b01      	subs	r3, #1
    7e5c:	009b      	lsls	r3, r3, #2
    7e5e:	589a      	ldr	r2, [r3, r2]
    7e60:	2300      	movs	r3, #0
    7e62:	f7ff fe92 	bl	7b8a <__multadd>
    7e66:	1c06      	adds	r6, r0, #0
    7e68:	10a4      	asrs	r4, r4, #2
    7e6a:	9401      	str	r4, [sp, #4]
    7e6c:	d037      	beq.n	7ede <__pow5mult+0x96>
    7e6e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7e70:	2c00      	cmp	r4, #0
    7e72:	d107      	bne.n	7e84 <__pow5mult+0x3c>
    7e74:	2010      	movs	r0, #16
    7e76:	f7ff fe09 	bl	7a8c <malloc>
    7e7a:	6268      	str	r0, [r5, #36]	; 0x24
    7e7c:	6044      	str	r4, [r0, #4]
    7e7e:	6084      	str	r4, [r0, #8]
    7e80:	6004      	str	r4, [r0, #0]
    7e82:	60c4      	str	r4, [r0, #12]
    7e84:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7e86:	68bc      	ldr	r4, [r7, #8]
    7e88:	2c00      	cmp	r4, #0
    7e8a:	d110      	bne.n	7eae <__pow5mult+0x66>
    7e8c:	1c28      	adds	r0, r5, #0
    7e8e:	4916      	ldr	r1, [pc, #88]	; (7ee8 <__pow5mult+0xa0>)
    7e90:	f7ff ff42 	bl	7d18 <__i2b>
    7e94:	2300      	movs	r3, #0
    7e96:	60b8      	str	r0, [r7, #8]
    7e98:	1c04      	adds	r4, r0, #0
    7e9a:	6003      	str	r3, [r0, #0]
    7e9c:	e007      	b.n	7eae <__pow5mult+0x66>
    7e9e:	9b01      	ldr	r3, [sp, #4]
    7ea0:	105b      	asrs	r3, r3, #1
    7ea2:	9301      	str	r3, [sp, #4]
    7ea4:	d01b      	beq.n	7ede <__pow5mult+0x96>
    7ea6:	6820      	ldr	r0, [r4, #0]
    7ea8:	2800      	cmp	r0, #0
    7eaa:	d00f      	beq.n	7ecc <__pow5mult+0x84>
    7eac:	1c04      	adds	r4, r0, #0
    7eae:	9b01      	ldr	r3, [sp, #4]
    7eb0:	07db      	lsls	r3, r3, #31
    7eb2:	d5f4      	bpl.n	7e9e <__pow5mult+0x56>
    7eb4:	1c31      	adds	r1, r6, #0
    7eb6:	1c22      	adds	r2, r4, #0
    7eb8:	1c28      	adds	r0, r5, #0
    7eba:	f7ff ff36 	bl	7d2a <__multiply>
    7ebe:	1c31      	adds	r1, r6, #0
    7ec0:	1c07      	adds	r7, r0, #0
    7ec2:	1c28      	adds	r0, r5, #0
    7ec4:	f7ff fe48 	bl	7b58 <_Bfree>
    7ec8:	1c3e      	adds	r6, r7, #0
    7eca:	e7e8      	b.n	7e9e <__pow5mult+0x56>
    7ecc:	1c28      	adds	r0, r5, #0
    7ece:	1c21      	adds	r1, r4, #0
    7ed0:	1c22      	adds	r2, r4, #0
    7ed2:	f7ff ff2a 	bl	7d2a <__multiply>
    7ed6:	2300      	movs	r3, #0
    7ed8:	6020      	str	r0, [r4, #0]
    7eda:	6003      	str	r3, [r0, #0]
    7edc:	e7e6      	b.n	7eac <__pow5mult+0x64>
    7ede:	1c30      	adds	r0, r6, #0
    7ee0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7ee2:	46c0      	nop			; (mov r8, r8)
    7ee4:	0000b658 	.word	0x0000b658
    7ee8:	00000271 	.word	0x00000271

00007eec <__lshift>:
    7eec:	b5f0      	push	{r4, r5, r6, r7, lr}
    7eee:	1c0c      	adds	r4, r1, #0
    7ef0:	b085      	sub	sp, #20
    7ef2:	9003      	str	r0, [sp, #12]
    7ef4:	6920      	ldr	r0, [r4, #16]
    7ef6:	1155      	asrs	r5, r2, #5
    7ef8:	1828      	adds	r0, r5, r0
    7efa:	9002      	str	r0, [sp, #8]
    7efc:	6849      	ldr	r1, [r1, #4]
    7efe:	3001      	adds	r0, #1
    7f00:	68a3      	ldr	r3, [r4, #8]
    7f02:	1c17      	adds	r7, r2, #0
    7f04:	9000      	str	r0, [sp, #0]
    7f06:	9a00      	ldr	r2, [sp, #0]
    7f08:	429a      	cmp	r2, r3
    7f0a:	dd02      	ble.n	7f12 <__lshift+0x26>
    7f0c:	3101      	adds	r1, #1
    7f0e:	005b      	lsls	r3, r3, #1
    7f10:	e7f9      	b.n	7f06 <__lshift+0x1a>
    7f12:	9803      	ldr	r0, [sp, #12]
    7f14:	f7ff fde8 	bl	7ae8 <_Balloc>
    7f18:	1c02      	adds	r2, r0, #0
    7f1a:	1c06      	adds	r6, r0, #0
    7f1c:	3214      	adds	r2, #20
    7f1e:	2300      	movs	r3, #0
    7f20:	42ab      	cmp	r3, r5
    7f22:	da04      	bge.n	7f2e <__lshift+0x42>
    7f24:	0099      	lsls	r1, r3, #2
    7f26:	2000      	movs	r0, #0
    7f28:	5050      	str	r0, [r2, r1]
    7f2a:	3301      	adds	r3, #1
    7f2c:	e7f8      	b.n	7f20 <__lshift+0x34>
    7f2e:	43eb      	mvns	r3, r5
    7f30:	17db      	asrs	r3, r3, #31
    7f32:	401d      	ands	r5, r3
    7f34:	00ad      	lsls	r5, r5, #2
    7f36:	6920      	ldr	r0, [r4, #16]
    7f38:	1955      	adds	r5, r2, r5
    7f3a:	1c22      	adds	r2, r4, #0
    7f3c:	3214      	adds	r2, #20
    7f3e:	0083      	lsls	r3, r0, #2
    7f40:	189b      	adds	r3, r3, r2
    7f42:	469c      	mov	ip, r3
    7f44:	231f      	movs	r3, #31
    7f46:	401f      	ands	r7, r3
    7f48:	d014      	beq.n	7f74 <__lshift+0x88>
    7f4a:	2320      	movs	r3, #32
    7f4c:	1bdb      	subs	r3, r3, r7
    7f4e:	9301      	str	r3, [sp, #4]
    7f50:	2300      	movs	r3, #0
    7f52:	6810      	ldr	r0, [r2, #0]
    7f54:	1c29      	adds	r1, r5, #0
    7f56:	40b8      	lsls	r0, r7
    7f58:	4303      	orrs	r3, r0
    7f5a:	c508      	stmia	r5!, {r3}
    7f5c:	ca08      	ldmia	r2!, {r3}
    7f5e:	9801      	ldr	r0, [sp, #4]
    7f60:	40c3      	lsrs	r3, r0
    7f62:	4594      	cmp	ip, r2
    7f64:	d8f5      	bhi.n	7f52 <__lshift+0x66>
    7f66:	604b      	str	r3, [r1, #4]
    7f68:	2b00      	cmp	r3, #0
    7f6a:	d007      	beq.n	7f7c <__lshift+0x90>
    7f6c:	9902      	ldr	r1, [sp, #8]
    7f6e:	3102      	adds	r1, #2
    7f70:	9100      	str	r1, [sp, #0]
    7f72:	e003      	b.n	7f7c <__lshift+0x90>
    7f74:	ca08      	ldmia	r2!, {r3}
    7f76:	c508      	stmia	r5!, {r3}
    7f78:	4594      	cmp	ip, r2
    7f7a:	d8fb      	bhi.n	7f74 <__lshift+0x88>
    7f7c:	9b00      	ldr	r3, [sp, #0]
    7f7e:	9803      	ldr	r0, [sp, #12]
    7f80:	3b01      	subs	r3, #1
    7f82:	6133      	str	r3, [r6, #16]
    7f84:	1c21      	adds	r1, r4, #0
    7f86:	f7ff fde7 	bl	7b58 <_Bfree>
    7f8a:	1c30      	adds	r0, r6, #0
    7f8c:	b005      	add	sp, #20
    7f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007f90 <__mcmp>:
    7f90:	b510      	push	{r4, lr}
    7f92:	6902      	ldr	r2, [r0, #16]
    7f94:	690c      	ldr	r4, [r1, #16]
    7f96:	1c03      	adds	r3, r0, #0
    7f98:	1b10      	subs	r0, r2, r4
    7f9a:	d113      	bne.n	7fc4 <__mcmp+0x34>
    7f9c:	1c1a      	adds	r2, r3, #0
    7f9e:	00a0      	lsls	r0, r4, #2
    7fa0:	3214      	adds	r2, #20
    7fa2:	3114      	adds	r1, #20
    7fa4:	1813      	adds	r3, r2, r0
    7fa6:	1809      	adds	r1, r1, r0
    7fa8:	3b04      	subs	r3, #4
    7faa:	3904      	subs	r1, #4
    7fac:	681c      	ldr	r4, [r3, #0]
    7fae:	6808      	ldr	r0, [r1, #0]
    7fb0:	4284      	cmp	r4, r0
    7fb2:	d004      	beq.n	7fbe <__mcmp+0x2e>
    7fb4:	4284      	cmp	r4, r0
    7fb6:	4180      	sbcs	r0, r0
    7fb8:	2301      	movs	r3, #1
    7fba:	4318      	orrs	r0, r3
    7fbc:	e002      	b.n	7fc4 <__mcmp+0x34>
    7fbe:	4293      	cmp	r3, r2
    7fc0:	d8f2      	bhi.n	7fa8 <__mcmp+0x18>
    7fc2:	2000      	movs	r0, #0
    7fc4:	bd10      	pop	{r4, pc}

00007fc6 <__mdiff>:
    7fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fc8:	1c07      	adds	r7, r0, #0
    7fca:	b085      	sub	sp, #20
    7fcc:	1c08      	adds	r0, r1, #0
    7fce:	1c0d      	adds	r5, r1, #0
    7fd0:	1c11      	adds	r1, r2, #0
    7fd2:	1c14      	adds	r4, r2, #0
    7fd4:	f7ff ffdc 	bl	7f90 <__mcmp>
    7fd8:	1e06      	subs	r6, r0, #0
    7fda:	d107      	bne.n	7fec <__mdiff+0x26>
    7fdc:	1c38      	adds	r0, r7, #0
    7fde:	1c31      	adds	r1, r6, #0
    7fe0:	f7ff fd82 	bl	7ae8 <_Balloc>
    7fe4:	2301      	movs	r3, #1
    7fe6:	6103      	str	r3, [r0, #16]
    7fe8:	6146      	str	r6, [r0, #20]
    7fea:	e050      	b.n	808e <__mdiff+0xc8>
    7fec:	2800      	cmp	r0, #0
    7fee:	db01      	blt.n	7ff4 <__mdiff+0x2e>
    7ff0:	2600      	movs	r6, #0
    7ff2:	e003      	b.n	7ffc <__mdiff+0x36>
    7ff4:	1c2b      	adds	r3, r5, #0
    7ff6:	2601      	movs	r6, #1
    7ff8:	1c25      	adds	r5, r4, #0
    7ffa:	1c1c      	adds	r4, r3, #0
    7ffc:	6869      	ldr	r1, [r5, #4]
    7ffe:	1c38      	adds	r0, r7, #0
    8000:	f7ff fd72 	bl	7ae8 <_Balloc>
    8004:	692a      	ldr	r2, [r5, #16]
    8006:	1c2b      	adds	r3, r5, #0
    8008:	3314      	adds	r3, #20
    800a:	0091      	lsls	r1, r2, #2
    800c:	1859      	adds	r1, r3, r1
    800e:	9102      	str	r1, [sp, #8]
    8010:	6921      	ldr	r1, [r4, #16]
    8012:	1c25      	adds	r5, r4, #0
    8014:	3514      	adds	r5, #20
    8016:	0089      	lsls	r1, r1, #2
    8018:	1869      	adds	r1, r5, r1
    801a:	1c04      	adds	r4, r0, #0
    801c:	9103      	str	r1, [sp, #12]
    801e:	60c6      	str	r6, [r0, #12]
    8020:	3414      	adds	r4, #20
    8022:	2100      	movs	r1, #0
    8024:	cb40      	ldmia	r3!, {r6}
    8026:	cd80      	ldmia	r5!, {r7}
    8028:	46b4      	mov	ip, r6
    802a:	b2b6      	uxth	r6, r6
    802c:	1871      	adds	r1, r6, r1
    802e:	b2be      	uxth	r6, r7
    8030:	1b8e      	subs	r6, r1, r6
    8032:	4661      	mov	r1, ip
    8034:	9601      	str	r6, [sp, #4]
    8036:	0c3f      	lsrs	r7, r7, #16
    8038:	0c0e      	lsrs	r6, r1, #16
    803a:	1bf7      	subs	r7, r6, r7
    803c:	9e01      	ldr	r6, [sp, #4]
    803e:	3404      	adds	r4, #4
    8040:	1431      	asrs	r1, r6, #16
    8042:	187f      	adds	r7, r7, r1
    8044:	1439      	asrs	r1, r7, #16
    8046:	043f      	lsls	r7, r7, #16
    8048:	9700      	str	r7, [sp, #0]
    804a:	9f01      	ldr	r7, [sp, #4]
    804c:	1f26      	subs	r6, r4, #4
    804e:	46b4      	mov	ip, r6
    8050:	b2be      	uxth	r6, r7
    8052:	9f00      	ldr	r7, [sp, #0]
    8054:	4337      	orrs	r7, r6
    8056:	4666      	mov	r6, ip
    8058:	6037      	str	r7, [r6, #0]
    805a:	9f03      	ldr	r7, [sp, #12]
    805c:	42bd      	cmp	r5, r7
    805e:	d3e1      	bcc.n	8024 <__mdiff+0x5e>
    8060:	9e02      	ldr	r6, [sp, #8]
    8062:	1c25      	adds	r5, r4, #0
    8064:	42b3      	cmp	r3, r6
    8066:	d20b      	bcs.n	8080 <__mdiff+0xba>
    8068:	cb80      	ldmia	r3!, {r7}
    806a:	b2bd      	uxth	r5, r7
    806c:	186d      	adds	r5, r5, r1
    806e:	142e      	asrs	r6, r5, #16
    8070:	0c3f      	lsrs	r7, r7, #16
    8072:	19f6      	adds	r6, r6, r7
    8074:	1431      	asrs	r1, r6, #16
    8076:	b2ad      	uxth	r5, r5
    8078:	0436      	lsls	r6, r6, #16
    807a:	4335      	orrs	r5, r6
    807c:	c420      	stmia	r4!, {r5}
    807e:	e7ef      	b.n	8060 <__mdiff+0x9a>
    8080:	3d04      	subs	r5, #4
    8082:	682f      	ldr	r7, [r5, #0]
    8084:	2f00      	cmp	r7, #0
    8086:	d101      	bne.n	808c <__mdiff+0xc6>
    8088:	3a01      	subs	r2, #1
    808a:	e7f9      	b.n	8080 <__mdiff+0xba>
    808c:	6102      	str	r2, [r0, #16]
    808e:	b005      	add	sp, #20
    8090:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00008094 <__ulp>:
    8094:	4b0e      	ldr	r3, [pc, #56]	; (80d0 <__ulp+0x3c>)
    8096:	4a0f      	ldr	r2, [pc, #60]	; (80d4 <__ulp+0x40>)
    8098:	400b      	ands	r3, r1
    809a:	189b      	adds	r3, r3, r2
    809c:	b510      	push	{r4, lr}
    809e:	2b00      	cmp	r3, #0
    80a0:	dd01      	ble.n	80a6 <__ulp+0x12>
    80a2:	1c19      	adds	r1, r3, #0
    80a4:	e009      	b.n	80ba <__ulp+0x26>
    80a6:	425b      	negs	r3, r3
    80a8:	151b      	asrs	r3, r3, #20
    80aa:	2000      	movs	r0, #0
    80ac:	2100      	movs	r1, #0
    80ae:	2b13      	cmp	r3, #19
    80b0:	dc05      	bgt.n	80be <__ulp+0x2a>
    80b2:	2280      	movs	r2, #128	; 0x80
    80b4:	0312      	lsls	r2, r2, #12
    80b6:	1c11      	adds	r1, r2, #0
    80b8:	4119      	asrs	r1, r3
    80ba:	2000      	movs	r0, #0
    80bc:	e006      	b.n	80cc <__ulp+0x38>
    80be:	2201      	movs	r2, #1
    80c0:	2b32      	cmp	r3, #50	; 0x32
    80c2:	dc02      	bgt.n	80ca <__ulp+0x36>
    80c4:	2433      	movs	r4, #51	; 0x33
    80c6:	1ae3      	subs	r3, r4, r3
    80c8:	409a      	lsls	r2, r3
    80ca:	1c10      	adds	r0, r2, #0
    80cc:	bd10      	pop	{r4, pc}
    80ce:	46c0      	nop			; (mov r8, r8)
    80d0:	7ff00000 	.word	0x7ff00000
    80d4:	fcc00000 	.word	0xfcc00000

000080d8 <__b2d>:
    80d8:	6903      	ldr	r3, [r0, #16]
    80da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    80dc:	1c06      	adds	r6, r0, #0
    80de:	3614      	adds	r6, #20
    80e0:	009b      	lsls	r3, r3, #2
    80e2:	18f3      	adds	r3, r6, r3
    80e4:	1c1c      	adds	r4, r3, #0
    80e6:	3c04      	subs	r4, #4
    80e8:	6825      	ldr	r5, [r4, #0]
    80ea:	1c0f      	adds	r7, r1, #0
    80ec:	1c28      	adds	r0, r5, #0
    80ee:	9301      	str	r3, [sp, #4]
    80f0:	f7ff fdc9 	bl	7c86 <__hi0bits>
    80f4:	2320      	movs	r3, #32
    80f6:	1a1b      	subs	r3, r3, r0
    80f8:	603b      	str	r3, [r7, #0]
    80fa:	491f      	ldr	r1, [pc, #124]	; (8178 <__b2d+0xa0>)
    80fc:	280a      	cmp	r0, #10
    80fe:	dc13      	bgt.n	8128 <__b2d+0x50>
    8100:	230b      	movs	r3, #11
    8102:	1a1b      	subs	r3, r3, r0
    8104:	1c2f      	adds	r7, r5, #0
    8106:	40df      	lsrs	r7, r3
    8108:	469c      	mov	ip, r3
    810a:	1c0b      	adds	r3, r1, #0
    810c:	433b      	orrs	r3, r7
    810e:	2100      	movs	r1, #0
    8110:	42b4      	cmp	r4, r6
    8112:	d902      	bls.n	811a <__b2d+0x42>
    8114:	9901      	ldr	r1, [sp, #4]
    8116:	3908      	subs	r1, #8
    8118:	6809      	ldr	r1, [r1, #0]
    811a:	4664      	mov	r4, ip
    811c:	40e1      	lsrs	r1, r4
    811e:	3015      	adds	r0, #21
    8120:	4085      	lsls	r5, r0
    8122:	1c0a      	adds	r2, r1, #0
    8124:	432a      	orrs	r2, r5
    8126:	e022      	b.n	816e <__b2d+0x96>
    8128:	2700      	movs	r7, #0
    812a:	42b4      	cmp	r4, r6
    812c:	d902      	bls.n	8134 <__b2d+0x5c>
    812e:	9c01      	ldr	r4, [sp, #4]
    8130:	3c08      	subs	r4, #8
    8132:	6827      	ldr	r7, [r4, #0]
    8134:	230b      	movs	r3, #11
    8136:	425b      	negs	r3, r3
    8138:	181b      	adds	r3, r3, r0
    813a:	469c      	mov	ip, r3
    813c:	2b00      	cmp	r3, #0
    813e:	d013      	beq.n	8168 <__b2d+0x90>
    8140:	232b      	movs	r3, #43	; 0x2b
    8142:	1a18      	subs	r0, r3, r0
    8144:	4663      	mov	r3, ip
    8146:	409d      	lsls	r5, r3
    8148:	4329      	orrs	r1, r5
    814a:	1c3d      	adds	r5, r7, #0
    814c:	1c0b      	adds	r3, r1, #0
    814e:	40c5      	lsrs	r5, r0
    8150:	432b      	orrs	r3, r5
    8152:	2100      	movs	r1, #0
    8154:	42b4      	cmp	r4, r6
    8156:	d901      	bls.n	815c <__b2d+0x84>
    8158:	3c04      	subs	r4, #4
    815a:	6821      	ldr	r1, [r4, #0]
    815c:	40c1      	lsrs	r1, r0
    815e:	4664      	mov	r4, ip
    8160:	40a7      	lsls	r7, r4
    8162:	1c0a      	adds	r2, r1, #0
    8164:	433a      	orrs	r2, r7
    8166:	e002      	b.n	816e <__b2d+0x96>
    8168:	1c0b      	adds	r3, r1, #0
    816a:	432b      	orrs	r3, r5
    816c:	1c3a      	adds	r2, r7, #0
    816e:	1c10      	adds	r0, r2, #0
    8170:	1c19      	adds	r1, r3, #0
    8172:	b003      	add	sp, #12
    8174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8176:	46c0      	nop			; (mov r8, r8)
    8178:	3ff00000 	.word	0x3ff00000

0000817c <__d2b>:
    817c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    817e:	2101      	movs	r1, #1
    8180:	1c1d      	adds	r5, r3, #0
    8182:	1c14      	adds	r4, r2, #0
    8184:	f7ff fcb0 	bl	7ae8 <_Balloc>
    8188:	006f      	lsls	r7, r5, #1
    818a:	032b      	lsls	r3, r5, #12
    818c:	1c06      	adds	r6, r0, #0
    818e:	0b1b      	lsrs	r3, r3, #12
    8190:	0d7f      	lsrs	r7, r7, #21
    8192:	d002      	beq.n	819a <__d2b+0x1e>
    8194:	2280      	movs	r2, #128	; 0x80
    8196:	0352      	lsls	r2, r2, #13
    8198:	4313      	orrs	r3, r2
    819a:	9301      	str	r3, [sp, #4]
    819c:	2c00      	cmp	r4, #0
    819e:	d019      	beq.n	81d4 <__d2b+0x58>
    81a0:	4668      	mov	r0, sp
    81a2:	9400      	str	r4, [sp, #0]
    81a4:	f7ff fd8b 	bl	7cbe <__lo0bits>
    81a8:	9a00      	ldr	r2, [sp, #0]
    81aa:	2800      	cmp	r0, #0
    81ac:	d009      	beq.n	81c2 <__d2b+0x46>
    81ae:	9b01      	ldr	r3, [sp, #4]
    81b0:	2120      	movs	r1, #32
    81b2:	1c1c      	adds	r4, r3, #0
    81b4:	1a09      	subs	r1, r1, r0
    81b6:	408c      	lsls	r4, r1
    81b8:	4322      	orrs	r2, r4
    81ba:	40c3      	lsrs	r3, r0
    81bc:	6172      	str	r2, [r6, #20]
    81be:	9301      	str	r3, [sp, #4]
    81c0:	e000      	b.n	81c4 <__d2b+0x48>
    81c2:	6172      	str	r2, [r6, #20]
    81c4:	9c01      	ldr	r4, [sp, #4]
    81c6:	61b4      	str	r4, [r6, #24]
    81c8:	4263      	negs	r3, r4
    81ca:	4163      	adcs	r3, r4
    81cc:	2402      	movs	r4, #2
    81ce:	1ae4      	subs	r4, r4, r3
    81d0:	6134      	str	r4, [r6, #16]
    81d2:	e007      	b.n	81e4 <__d2b+0x68>
    81d4:	a801      	add	r0, sp, #4
    81d6:	f7ff fd72 	bl	7cbe <__lo0bits>
    81da:	9901      	ldr	r1, [sp, #4]
    81dc:	2401      	movs	r4, #1
    81de:	6171      	str	r1, [r6, #20]
    81e0:	6134      	str	r4, [r6, #16]
    81e2:	3020      	adds	r0, #32
    81e4:	2f00      	cmp	r7, #0
    81e6:	d009      	beq.n	81fc <__d2b+0x80>
    81e8:	4a0d      	ldr	r2, [pc, #52]	; (8220 <__d2b+0xa4>)
    81ea:	9c08      	ldr	r4, [sp, #32]
    81ec:	18bf      	adds	r7, r7, r2
    81ee:	183f      	adds	r7, r7, r0
    81f0:	6027      	str	r7, [r4, #0]
    81f2:	2335      	movs	r3, #53	; 0x35
    81f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    81f6:	1a18      	subs	r0, r3, r0
    81f8:	6020      	str	r0, [r4, #0]
    81fa:	e00e      	b.n	821a <__d2b+0x9e>
    81fc:	4909      	ldr	r1, [pc, #36]	; (8224 <__d2b+0xa8>)
    81fe:	9a08      	ldr	r2, [sp, #32]
    8200:	1840      	adds	r0, r0, r1
    8202:	4909      	ldr	r1, [pc, #36]	; (8228 <__d2b+0xac>)
    8204:	6010      	str	r0, [r2, #0]
    8206:	1863      	adds	r3, r4, r1
    8208:	009b      	lsls	r3, r3, #2
    820a:	18f3      	adds	r3, r6, r3
    820c:	6958      	ldr	r0, [r3, #20]
    820e:	f7ff fd3a 	bl	7c86 <__hi0bits>
    8212:	0164      	lsls	r4, r4, #5
    8214:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8216:	1a24      	subs	r4, r4, r0
    8218:	6014      	str	r4, [r2, #0]
    821a:	1c30      	adds	r0, r6, #0
    821c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    821e:	46c0      	nop			; (mov r8, r8)
    8220:	fffffbcd 	.word	0xfffffbcd
    8224:	fffffbce 	.word	0xfffffbce
    8228:	3fffffff 	.word	0x3fffffff

0000822c <__ratio>:
    822c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    822e:	1c0e      	adds	r6, r1, #0
    8230:	4669      	mov	r1, sp
    8232:	1c07      	adds	r7, r0, #0
    8234:	f7ff ff50 	bl	80d8 <__b2d>
    8238:	1c04      	adds	r4, r0, #0
    823a:	1c0d      	adds	r5, r1, #0
    823c:	1c30      	adds	r0, r6, #0
    823e:	a901      	add	r1, sp, #4
    8240:	f7ff ff4a 	bl	80d8 <__b2d>
    8244:	1c02      	adds	r2, r0, #0
    8246:	1c0b      	adds	r3, r1, #0
    8248:	9800      	ldr	r0, [sp, #0]
    824a:	9901      	ldr	r1, [sp, #4]
    824c:	693f      	ldr	r7, [r7, #16]
    824e:	1a40      	subs	r0, r0, r1
    8250:	6931      	ldr	r1, [r6, #16]
    8252:	4684      	mov	ip, r0
    8254:	1a79      	subs	r1, r7, r1
    8256:	0149      	lsls	r1, r1, #5
    8258:	4461      	add	r1, ip
    825a:	2900      	cmp	r1, #0
    825c:	dd02      	ble.n	8264 <__ratio+0x38>
    825e:	0509      	lsls	r1, r1, #20
    8260:	194d      	adds	r5, r1, r5
    8262:	e001      	b.n	8268 <__ratio+0x3c>
    8264:	0509      	lsls	r1, r1, #20
    8266:	1a5b      	subs	r3, r3, r1
    8268:	1c20      	adds	r0, r4, #0
    826a:	1c29      	adds	r1, r5, #0
    826c:	f001 fa84 	bl	9778 <__aeabi_ddiv>
    8270:	b003      	add	sp, #12
    8272:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008274 <__copybits>:
    8274:	3901      	subs	r1, #1
    8276:	b510      	push	{r4, lr}
    8278:	1c13      	adds	r3, r2, #0
    827a:	1149      	asrs	r1, r1, #5
    827c:	6912      	ldr	r2, [r2, #16]
    827e:	3101      	adds	r1, #1
    8280:	0089      	lsls	r1, r1, #2
    8282:	3314      	adds	r3, #20
    8284:	0092      	lsls	r2, r2, #2
    8286:	1841      	adds	r1, r0, r1
    8288:	189a      	adds	r2, r3, r2
    828a:	4293      	cmp	r3, r2
    828c:	d202      	bcs.n	8294 <__copybits+0x20>
    828e:	cb10      	ldmia	r3!, {r4}
    8290:	c010      	stmia	r0!, {r4}
    8292:	e7fa      	b.n	828a <__copybits+0x16>
    8294:	4288      	cmp	r0, r1
    8296:	d202      	bcs.n	829e <__copybits+0x2a>
    8298:	2300      	movs	r3, #0
    829a:	c008      	stmia	r0!, {r3}
    829c:	e7fa      	b.n	8294 <__copybits+0x20>
    829e:	bd10      	pop	{r4, pc}

000082a0 <__any_on>:
    82a0:	1c02      	adds	r2, r0, #0
    82a2:	6900      	ldr	r0, [r0, #16]
    82a4:	b510      	push	{r4, lr}
    82a6:	3214      	adds	r2, #20
    82a8:	114b      	asrs	r3, r1, #5
    82aa:	4283      	cmp	r3, r0
    82ac:	dc0d      	bgt.n	82ca <__any_on+0x2a>
    82ae:	da0d      	bge.n	82cc <__any_on+0x2c>
    82b0:	201f      	movs	r0, #31
    82b2:	4001      	ands	r1, r0
    82b4:	d00a      	beq.n	82cc <__any_on+0x2c>
    82b6:	0098      	lsls	r0, r3, #2
    82b8:	5884      	ldr	r4, [r0, r2]
    82ba:	1c20      	adds	r0, r4, #0
    82bc:	40c8      	lsrs	r0, r1
    82be:	4088      	lsls	r0, r1
    82c0:	1c01      	adds	r1, r0, #0
    82c2:	2001      	movs	r0, #1
    82c4:	42a1      	cmp	r1, r4
    82c6:	d10c      	bne.n	82e2 <__any_on+0x42>
    82c8:	e000      	b.n	82cc <__any_on+0x2c>
    82ca:	1c03      	adds	r3, r0, #0
    82cc:	009b      	lsls	r3, r3, #2
    82ce:	18d3      	adds	r3, r2, r3
    82d0:	4293      	cmp	r3, r2
    82d2:	d905      	bls.n	82e0 <__any_on+0x40>
    82d4:	3b04      	subs	r3, #4
    82d6:	6819      	ldr	r1, [r3, #0]
    82d8:	2900      	cmp	r1, #0
    82da:	d0f9      	beq.n	82d0 <__any_on+0x30>
    82dc:	2001      	movs	r0, #1
    82de:	e000      	b.n	82e2 <__any_on+0x42>
    82e0:	2000      	movs	r0, #0
    82e2:	bd10      	pop	{r4, pc}

000082e4 <_calloc_r>:
    82e4:	b538      	push	{r3, r4, r5, lr}
    82e6:	1c15      	adds	r5, r2, #0
    82e8:	434d      	muls	r5, r1
    82ea:	1c29      	adds	r1, r5, #0
    82ec:	f000 f850 	bl	8390 <_malloc_r>
    82f0:	1e04      	subs	r4, r0, #0
    82f2:	d003      	beq.n	82fc <_calloc_r+0x18>
    82f4:	2100      	movs	r1, #0
    82f6:	1c2a      	adds	r2, r5, #0
    82f8:	f7fc f8d9 	bl	44ae <memset>
    82fc:	1c20      	adds	r0, r4, #0
    82fe:	bd38      	pop	{r3, r4, r5, pc}

00008300 <_free_r>:
    8300:	b530      	push	{r4, r5, lr}
    8302:	2900      	cmp	r1, #0
    8304:	d040      	beq.n	8388 <_free_r+0x88>
    8306:	3904      	subs	r1, #4
    8308:	680b      	ldr	r3, [r1, #0]
    830a:	2b00      	cmp	r3, #0
    830c:	da00      	bge.n	8310 <_free_r+0x10>
    830e:	18c9      	adds	r1, r1, r3
    8310:	4a1e      	ldr	r2, [pc, #120]	; (838c <_free_r+0x8c>)
    8312:	6813      	ldr	r3, [r2, #0]
    8314:	1c14      	adds	r4, r2, #0
    8316:	2b00      	cmp	r3, #0
    8318:	d102      	bne.n	8320 <_free_r+0x20>
    831a:	604b      	str	r3, [r1, #4]
    831c:	6011      	str	r1, [r2, #0]
    831e:	e033      	b.n	8388 <_free_r+0x88>
    8320:	4299      	cmp	r1, r3
    8322:	d20f      	bcs.n	8344 <_free_r+0x44>
    8324:	6808      	ldr	r0, [r1, #0]
    8326:	180a      	adds	r2, r1, r0
    8328:	429a      	cmp	r2, r3
    832a:	d105      	bne.n	8338 <_free_r+0x38>
    832c:	6813      	ldr	r3, [r2, #0]
    832e:	6852      	ldr	r2, [r2, #4]
    8330:	18c0      	adds	r0, r0, r3
    8332:	6008      	str	r0, [r1, #0]
    8334:	604a      	str	r2, [r1, #4]
    8336:	e000      	b.n	833a <_free_r+0x3a>
    8338:	604b      	str	r3, [r1, #4]
    833a:	6021      	str	r1, [r4, #0]
    833c:	e024      	b.n	8388 <_free_r+0x88>
    833e:	428a      	cmp	r2, r1
    8340:	d803      	bhi.n	834a <_free_r+0x4a>
    8342:	1c13      	adds	r3, r2, #0
    8344:	685a      	ldr	r2, [r3, #4]
    8346:	2a00      	cmp	r2, #0
    8348:	d1f9      	bne.n	833e <_free_r+0x3e>
    834a:	681d      	ldr	r5, [r3, #0]
    834c:	195c      	adds	r4, r3, r5
    834e:	428c      	cmp	r4, r1
    8350:	d10b      	bne.n	836a <_free_r+0x6a>
    8352:	6809      	ldr	r1, [r1, #0]
    8354:	1869      	adds	r1, r5, r1
    8356:	1858      	adds	r0, r3, r1
    8358:	6019      	str	r1, [r3, #0]
    835a:	4290      	cmp	r0, r2
    835c:	d114      	bne.n	8388 <_free_r+0x88>
    835e:	6814      	ldr	r4, [r2, #0]
    8360:	6852      	ldr	r2, [r2, #4]
    8362:	1909      	adds	r1, r1, r4
    8364:	6019      	str	r1, [r3, #0]
    8366:	605a      	str	r2, [r3, #4]
    8368:	e00e      	b.n	8388 <_free_r+0x88>
    836a:	428c      	cmp	r4, r1
    836c:	d902      	bls.n	8374 <_free_r+0x74>
    836e:	230c      	movs	r3, #12
    8370:	6003      	str	r3, [r0, #0]
    8372:	e009      	b.n	8388 <_free_r+0x88>
    8374:	6808      	ldr	r0, [r1, #0]
    8376:	180c      	adds	r4, r1, r0
    8378:	4294      	cmp	r4, r2
    837a:	d103      	bne.n	8384 <_free_r+0x84>
    837c:	6814      	ldr	r4, [r2, #0]
    837e:	6852      	ldr	r2, [r2, #4]
    8380:	1900      	adds	r0, r0, r4
    8382:	6008      	str	r0, [r1, #0]
    8384:	604a      	str	r2, [r1, #4]
    8386:	6059      	str	r1, [r3, #4]
    8388:	bd30      	pop	{r4, r5, pc}
    838a:	46c0      	nop			; (mov r8, r8)
    838c:	20000124 	.word	0x20000124

00008390 <_malloc_r>:
    8390:	b570      	push	{r4, r5, r6, lr}
    8392:	2303      	movs	r3, #3
    8394:	1ccd      	adds	r5, r1, #3
    8396:	439d      	bics	r5, r3
    8398:	3508      	adds	r5, #8
    839a:	1c06      	adds	r6, r0, #0
    839c:	2d0c      	cmp	r5, #12
    839e:	d201      	bcs.n	83a4 <_malloc_r+0x14>
    83a0:	250c      	movs	r5, #12
    83a2:	e001      	b.n	83a8 <_malloc_r+0x18>
    83a4:	2d00      	cmp	r5, #0
    83a6:	db3f      	blt.n	8428 <_malloc_r+0x98>
    83a8:	428d      	cmp	r5, r1
    83aa:	d33d      	bcc.n	8428 <_malloc_r+0x98>
    83ac:	4b20      	ldr	r3, [pc, #128]	; (8430 <_malloc_r+0xa0>)
    83ae:	681c      	ldr	r4, [r3, #0]
    83b0:	1c1a      	adds	r2, r3, #0
    83b2:	1c21      	adds	r1, r4, #0
    83b4:	2900      	cmp	r1, #0
    83b6:	d013      	beq.n	83e0 <_malloc_r+0x50>
    83b8:	6808      	ldr	r0, [r1, #0]
    83ba:	1b43      	subs	r3, r0, r5
    83bc:	d40d      	bmi.n	83da <_malloc_r+0x4a>
    83be:	2b0b      	cmp	r3, #11
    83c0:	d902      	bls.n	83c8 <_malloc_r+0x38>
    83c2:	600b      	str	r3, [r1, #0]
    83c4:	18cc      	adds	r4, r1, r3
    83c6:	e01e      	b.n	8406 <_malloc_r+0x76>
    83c8:	428c      	cmp	r4, r1
    83ca:	d102      	bne.n	83d2 <_malloc_r+0x42>
    83cc:	6863      	ldr	r3, [r4, #4]
    83ce:	6013      	str	r3, [r2, #0]
    83d0:	e01a      	b.n	8408 <_malloc_r+0x78>
    83d2:	6848      	ldr	r0, [r1, #4]
    83d4:	6060      	str	r0, [r4, #4]
    83d6:	1c0c      	adds	r4, r1, #0
    83d8:	e016      	b.n	8408 <_malloc_r+0x78>
    83da:	1c0c      	adds	r4, r1, #0
    83dc:	6849      	ldr	r1, [r1, #4]
    83de:	e7e9      	b.n	83b4 <_malloc_r+0x24>
    83e0:	4c14      	ldr	r4, [pc, #80]	; (8434 <_malloc_r+0xa4>)
    83e2:	6820      	ldr	r0, [r4, #0]
    83e4:	2800      	cmp	r0, #0
    83e6:	d103      	bne.n	83f0 <_malloc_r+0x60>
    83e8:	1c30      	adds	r0, r6, #0
    83ea:	f000 f84b 	bl	8484 <_sbrk_r>
    83ee:	6020      	str	r0, [r4, #0]
    83f0:	1c30      	adds	r0, r6, #0
    83f2:	1c29      	adds	r1, r5, #0
    83f4:	f000 f846 	bl	8484 <_sbrk_r>
    83f8:	1c43      	adds	r3, r0, #1
    83fa:	d015      	beq.n	8428 <_malloc_r+0x98>
    83fc:	1cc4      	adds	r4, r0, #3
    83fe:	2303      	movs	r3, #3
    8400:	439c      	bics	r4, r3
    8402:	4284      	cmp	r4, r0
    8404:	d10a      	bne.n	841c <_malloc_r+0x8c>
    8406:	6025      	str	r5, [r4, #0]
    8408:	1c20      	adds	r0, r4, #0
    840a:	300b      	adds	r0, #11
    840c:	2207      	movs	r2, #7
    840e:	1d23      	adds	r3, r4, #4
    8410:	4390      	bics	r0, r2
    8412:	1ac3      	subs	r3, r0, r3
    8414:	d00b      	beq.n	842e <_malloc_r+0x9e>
    8416:	425a      	negs	r2, r3
    8418:	50e2      	str	r2, [r4, r3]
    841a:	e008      	b.n	842e <_malloc_r+0x9e>
    841c:	1a21      	subs	r1, r4, r0
    841e:	1c30      	adds	r0, r6, #0
    8420:	f000 f830 	bl	8484 <_sbrk_r>
    8424:	3001      	adds	r0, #1
    8426:	d1ee      	bne.n	8406 <_malloc_r+0x76>
    8428:	230c      	movs	r3, #12
    842a:	6033      	str	r3, [r6, #0]
    842c:	2000      	movs	r0, #0
    842e:	bd70      	pop	{r4, r5, r6, pc}
    8430:	20000124 	.word	0x20000124
    8434:	20000120 	.word	0x20000120

00008438 <_realloc_r>:
    8438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    843a:	1c06      	adds	r6, r0, #0
    843c:	1c0c      	adds	r4, r1, #0
    843e:	1c15      	adds	r5, r2, #0
    8440:	2900      	cmp	r1, #0
    8442:	d104      	bne.n	844e <_realloc_r+0x16>
    8444:	1c11      	adds	r1, r2, #0
    8446:	f7ff ffa3 	bl	8390 <_malloc_r>
    844a:	1c04      	adds	r4, r0, #0
    844c:	e018      	b.n	8480 <_realloc_r+0x48>
    844e:	2a00      	cmp	r2, #0
    8450:	d103      	bne.n	845a <_realloc_r+0x22>
    8452:	f7ff ff55 	bl	8300 <_free_r>
    8456:	1c2c      	adds	r4, r5, #0
    8458:	e012      	b.n	8480 <_realloc_r+0x48>
    845a:	f000 f8e5 	bl	8628 <_malloc_usable_size_r>
    845e:	42a8      	cmp	r0, r5
    8460:	d20e      	bcs.n	8480 <_realloc_r+0x48>
    8462:	1c30      	adds	r0, r6, #0
    8464:	1c29      	adds	r1, r5, #0
    8466:	f7ff ff93 	bl	8390 <_malloc_r>
    846a:	1e07      	subs	r7, r0, #0
    846c:	d007      	beq.n	847e <_realloc_r+0x46>
    846e:	1c21      	adds	r1, r4, #0
    8470:	1c2a      	adds	r2, r5, #0
    8472:	f7fc f813 	bl	449c <memcpy>
    8476:	1c30      	adds	r0, r6, #0
    8478:	1c21      	adds	r1, r4, #0
    847a:	f7ff ff41 	bl	8300 <_free_r>
    847e:	1c3c      	adds	r4, r7, #0
    8480:	1c20      	adds	r0, r4, #0
    8482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008484 <_sbrk_r>:
    8484:	b538      	push	{r3, r4, r5, lr}
    8486:	4c07      	ldr	r4, [pc, #28]	; (84a4 <_sbrk_r+0x20>)
    8488:	2300      	movs	r3, #0
    848a:	1c05      	adds	r5, r0, #0
    848c:	1c08      	adds	r0, r1, #0
    848e:	6023      	str	r3, [r4, #0]
    8490:	f7fb fef8 	bl	4284 <_sbrk>
    8494:	1c43      	adds	r3, r0, #1
    8496:	d103      	bne.n	84a0 <_sbrk_r+0x1c>
    8498:	6823      	ldr	r3, [r4, #0]
    849a:	2b00      	cmp	r3, #0
    849c:	d000      	beq.n	84a0 <_sbrk_r+0x1c>
    849e:	602b      	str	r3, [r5, #0]
    84a0:	bd38      	pop	{r3, r4, r5, pc}
    84a2:	46c0      	nop			; (mov r8, r8)
    84a4:	20002dd0 	.word	0x20002dd0

000084a8 <__sread>:
    84a8:	b538      	push	{r3, r4, r5, lr}
    84aa:	1c0c      	adds	r4, r1, #0
    84ac:	250e      	movs	r5, #14
    84ae:	5f49      	ldrsh	r1, [r1, r5]
    84b0:	f000 f8c4 	bl	863c <_read_r>
    84b4:	2800      	cmp	r0, #0
    84b6:	db03      	blt.n	84c0 <__sread+0x18>
    84b8:	6d62      	ldr	r2, [r4, #84]	; 0x54
    84ba:	1813      	adds	r3, r2, r0
    84bc:	6563      	str	r3, [r4, #84]	; 0x54
    84be:	e003      	b.n	84c8 <__sread+0x20>
    84c0:	89a2      	ldrh	r2, [r4, #12]
    84c2:	4b02      	ldr	r3, [pc, #8]	; (84cc <__sread+0x24>)
    84c4:	4013      	ands	r3, r2
    84c6:	81a3      	strh	r3, [r4, #12]
    84c8:	bd38      	pop	{r3, r4, r5, pc}
    84ca:	46c0      	nop			; (mov r8, r8)
    84cc:	ffffefff 	.word	0xffffefff

000084d0 <__swrite>:
    84d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    84d2:	1c1e      	adds	r6, r3, #0
    84d4:	898b      	ldrh	r3, [r1, #12]
    84d6:	1c05      	adds	r5, r0, #0
    84d8:	1c0c      	adds	r4, r1, #0
    84da:	1c17      	adds	r7, r2, #0
    84dc:	05da      	lsls	r2, r3, #23
    84de:	d505      	bpl.n	84ec <__swrite+0x1c>
    84e0:	230e      	movs	r3, #14
    84e2:	5ec9      	ldrsh	r1, [r1, r3]
    84e4:	2200      	movs	r2, #0
    84e6:	2302      	movs	r3, #2
    84e8:	f000 f88a 	bl	8600 <_lseek_r>
    84ec:	89a2      	ldrh	r2, [r4, #12]
    84ee:	4b05      	ldr	r3, [pc, #20]	; (8504 <__swrite+0x34>)
    84f0:	1c28      	adds	r0, r5, #0
    84f2:	4013      	ands	r3, r2
    84f4:	81a3      	strh	r3, [r4, #12]
    84f6:	220e      	movs	r2, #14
    84f8:	5ea1      	ldrsh	r1, [r4, r2]
    84fa:	1c33      	adds	r3, r6, #0
    84fc:	1c3a      	adds	r2, r7, #0
    84fe:	f000 f835 	bl	856c <_write_r>
    8502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8504:	ffffefff 	.word	0xffffefff

00008508 <__sseek>:
    8508:	b538      	push	{r3, r4, r5, lr}
    850a:	1c0c      	adds	r4, r1, #0
    850c:	250e      	movs	r5, #14
    850e:	5f49      	ldrsh	r1, [r1, r5]
    8510:	f000 f876 	bl	8600 <_lseek_r>
    8514:	89a3      	ldrh	r3, [r4, #12]
    8516:	1c42      	adds	r2, r0, #1
    8518:	d103      	bne.n	8522 <__sseek+0x1a>
    851a:	4a05      	ldr	r2, [pc, #20]	; (8530 <__sseek+0x28>)
    851c:	4013      	ands	r3, r2
    851e:	81a3      	strh	r3, [r4, #12]
    8520:	e004      	b.n	852c <__sseek+0x24>
    8522:	2280      	movs	r2, #128	; 0x80
    8524:	0152      	lsls	r2, r2, #5
    8526:	4313      	orrs	r3, r2
    8528:	81a3      	strh	r3, [r4, #12]
    852a:	6560      	str	r0, [r4, #84]	; 0x54
    852c:	bd38      	pop	{r3, r4, r5, pc}
    852e:	46c0      	nop			; (mov r8, r8)
    8530:	ffffefff 	.word	0xffffefff

00008534 <__sclose>:
    8534:	b508      	push	{r3, lr}
    8536:	230e      	movs	r3, #14
    8538:	5ec9      	ldrsh	r1, [r1, r3]
    853a:	f000 f82b 	bl	8594 <_close_r>
    853e:	bd08      	pop	{r3, pc}

00008540 <strncmp>:
    8540:	1c03      	adds	r3, r0, #0
    8542:	2000      	movs	r0, #0
    8544:	b510      	push	{r4, lr}
    8546:	4282      	cmp	r2, r0
    8548:	d00f      	beq.n	856a <strncmp+0x2a>
    854a:	781c      	ldrb	r4, [r3, #0]
    854c:	7808      	ldrb	r0, [r1, #0]
    854e:	42a0      	cmp	r0, r4
    8550:	d101      	bne.n	8556 <strncmp+0x16>
    8552:	2a01      	cmp	r2, #1
    8554:	d103      	bne.n	855e <strncmp+0x1e>
    8556:	7818      	ldrb	r0, [r3, #0]
    8558:	780b      	ldrb	r3, [r1, #0]
    855a:	1ac0      	subs	r0, r0, r3
    855c:	e005      	b.n	856a <strncmp+0x2a>
    855e:	3a01      	subs	r2, #1
    8560:	2800      	cmp	r0, #0
    8562:	d0f8      	beq.n	8556 <strncmp+0x16>
    8564:	3301      	adds	r3, #1
    8566:	3101      	adds	r1, #1
    8568:	e7ef      	b.n	854a <strncmp+0xa>
    856a:	bd10      	pop	{r4, pc}

0000856c <_write_r>:
    856c:	b538      	push	{r3, r4, r5, lr}
    856e:	4c08      	ldr	r4, [pc, #32]	; (8590 <_write_r+0x24>)
    8570:	1c05      	adds	r5, r0, #0
    8572:	2000      	movs	r0, #0
    8574:	6020      	str	r0, [r4, #0]
    8576:	1c08      	adds	r0, r1, #0
    8578:	1c11      	adds	r1, r2, #0
    857a:	1c1a      	adds	r2, r3, #0
    857c:	f7fb fe58 	bl	4230 <_write>
    8580:	1c43      	adds	r3, r0, #1
    8582:	d103      	bne.n	858c <_write_r+0x20>
    8584:	6823      	ldr	r3, [r4, #0]
    8586:	2b00      	cmp	r3, #0
    8588:	d000      	beq.n	858c <_write_r+0x20>
    858a:	602b      	str	r3, [r5, #0]
    858c:	bd38      	pop	{r3, r4, r5, pc}
    858e:	46c0      	nop			; (mov r8, r8)
    8590:	20002dd0 	.word	0x20002dd0

00008594 <_close_r>:
    8594:	b538      	push	{r3, r4, r5, lr}
    8596:	4c07      	ldr	r4, [pc, #28]	; (85b4 <_close_r+0x20>)
    8598:	2300      	movs	r3, #0
    859a:	1c05      	adds	r5, r0, #0
    859c:	1c08      	adds	r0, r1, #0
    859e:	6023      	str	r3, [r4, #0]
    85a0:	f7fb fe82 	bl	42a8 <_close>
    85a4:	1c43      	adds	r3, r0, #1
    85a6:	d103      	bne.n	85b0 <_close_r+0x1c>
    85a8:	6823      	ldr	r3, [r4, #0]
    85aa:	2b00      	cmp	r3, #0
    85ac:	d000      	beq.n	85b0 <_close_r+0x1c>
    85ae:	602b      	str	r3, [r5, #0]
    85b0:	bd38      	pop	{r3, r4, r5, pc}
    85b2:	46c0      	nop			; (mov r8, r8)
    85b4:	20002dd0 	.word	0x20002dd0

000085b8 <_fstat_r>:
    85b8:	b538      	push	{r3, r4, r5, lr}
    85ba:	4c07      	ldr	r4, [pc, #28]	; (85d8 <_fstat_r+0x20>)
    85bc:	2300      	movs	r3, #0
    85be:	1c05      	adds	r5, r0, #0
    85c0:	1c08      	adds	r0, r1, #0
    85c2:	1c11      	adds	r1, r2, #0
    85c4:	6023      	str	r3, [r4, #0]
    85c6:	f7fb fe73 	bl	42b0 <_fstat>
    85ca:	1c43      	adds	r3, r0, #1
    85cc:	d103      	bne.n	85d6 <_fstat_r+0x1e>
    85ce:	6823      	ldr	r3, [r4, #0]
    85d0:	2b00      	cmp	r3, #0
    85d2:	d000      	beq.n	85d6 <_fstat_r+0x1e>
    85d4:	602b      	str	r3, [r5, #0]
    85d6:	bd38      	pop	{r3, r4, r5, pc}
    85d8:	20002dd0 	.word	0x20002dd0

000085dc <_isatty_r>:
    85dc:	b538      	push	{r3, r4, r5, lr}
    85de:	4c07      	ldr	r4, [pc, #28]	; (85fc <_isatty_r+0x20>)
    85e0:	2300      	movs	r3, #0
    85e2:	1c05      	adds	r5, r0, #0
    85e4:	1c08      	adds	r0, r1, #0
    85e6:	6023      	str	r3, [r4, #0]
    85e8:	f7fb fe68 	bl	42bc <_isatty>
    85ec:	1c43      	adds	r3, r0, #1
    85ee:	d103      	bne.n	85f8 <_isatty_r+0x1c>
    85f0:	6823      	ldr	r3, [r4, #0]
    85f2:	2b00      	cmp	r3, #0
    85f4:	d000      	beq.n	85f8 <_isatty_r+0x1c>
    85f6:	602b      	str	r3, [r5, #0]
    85f8:	bd38      	pop	{r3, r4, r5, pc}
    85fa:	46c0      	nop			; (mov r8, r8)
    85fc:	20002dd0 	.word	0x20002dd0

00008600 <_lseek_r>:
    8600:	b538      	push	{r3, r4, r5, lr}
    8602:	4c08      	ldr	r4, [pc, #32]	; (8624 <_lseek_r+0x24>)
    8604:	1c05      	adds	r5, r0, #0
    8606:	2000      	movs	r0, #0
    8608:	6020      	str	r0, [r4, #0]
    860a:	1c08      	adds	r0, r1, #0
    860c:	1c11      	adds	r1, r2, #0
    860e:	1c1a      	adds	r2, r3, #0
    8610:	f7fb fe56 	bl	42c0 <_lseek>
    8614:	1c43      	adds	r3, r0, #1
    8616:	d103      	bne.n	8620 <_lseek_r+0x20>
    8618:	6823      	ldr	r3, [r4, #0]
    861a:	2b00      	cmp	r3, #0
    861c:	d000      	beq.n	8620 <_lseek_r+0x20>
    861e:	602b      	str	r3, [r5, #0]
    8620:	bd38      	pop	{r3, r4, r5, pc}
    8622:	46c0      	nop			; (mov r8, r8)
    8624:	20002dd0 	.word	0x20002dd0

00008628 <_malloc_usable_size_r>:
    8628:	3904      	subs	r1, #4
    862a:	680b      	ldr	r3, [r1, #0]
    862c:	1f18      	subs	r0, r3, #4
    862e:	2b00      	cmp	r3, #0
    8630:	da02      	bge.n	8638 <_malloc_usable_size_r+0x10>
    8632:	58c8      	ldr	r0, [r1, r3]
    8634:	181b      	adds	r3, r3, r0
    8636:	1f18      	subs	r0, r3, #4
    8638:	4770      	bx	lr
	...

0000863c <_read_r>:
    863c:	b538      	push	{r3, r4, r5, lr}
    863e:	4c08      	ldr	r4, [pc, #32]	; (8660 <_read_r+0x24>)
    8640:	1c05      	adds	r5, r0, #0
    8642:	2000      	movs	r0, #0
    8644:	6020      	str	r0, [r4, #0]
    8646:	1c08      	adds	r0, r1, #0
    8648:	1c11      	adds	r1, r2, #0
    864a:	1c1a      	adds	r2, r3, #0
    864c:	f7fb fdce 	bl	41ec <_read>
    8650:	1c43      	adds	r3, r0, #1
    8652:	d103      	bne.n	865c <_read_r+0x20>
    8654:	6823      	ldr	r3, [r4, #0]
    8656:	2b00      	cmp	r3, #0
    8658:	d000      	beq.n	865c <_read_r+0x20>
    865a:	602b      	str	r3, [r5, #0]
    865c:	bd38      	pop	{r3, r4, r5, pc}
    865e:	46c0      	nop			; (mov r8, r8)
    8660:	20002dd0 	.word	0x20002dd0

00008664 <__gnu_thumb1_case_uqi>:
    8664:	b402      	push	{r1}
    8666:	4671      	mov	r1, lr
    8668:	0849      	lsrs	r1, r1, #1
    866a:	0049      	lsls	r1, r1, #1
    866c:	5c09      	ldrb	r1, [r1, r0]
    866e:	0049      	lsls	r1, r1, #1
    8670:	448e      	add	lr, r1
    8672:	bc02      	pop	{r1}
    8674:	4770      	bx	lr
    8676:	46c0      	nop			; (mov r8, r8)

00008678 <__aeabi_uidiv>:
    8678:	2900      	cmp	r1, #0
    867a:	d034      	beq.n	86e6 <.udivsi3_skip_div0_test+0x6a>

0000867c <.udivsi3_skip_div0_test>:
    867c:	2301      	movs	r3, #1
    867e:	2200      	movs	r2, #0
    8680:	b410      	push	{r4}
    8682:	4288      	cmp	r0, r1
    8684:	d32c      	bcc.n	86e0 <.udivsi3_skip_div0_test+0x64>
    8686:	2401      	movs	r4, #1
    8688:	0724      	lsls	r4, r4, #28
    868a:	42a1      	cmp	r1, r4
    868c:	d204      	bcs.n	8698 <.udivsi3_skip_div0_test+0x1c>
    868e:	4281      	cmp	r1, r0
    8690:	d202      	bcs.n	8698 <.udivsi3_skip_div0_test+0x1c>
    8692:	0109      	lsls	r1, r1, #4
    8694:	011b      	lsls	r3, r3, #4
    8696:	e7f8      	b.n	868a <.udivsi3_skip_div0_test+0xe>
    8698:	00e4      	lsls	r4, r4, #3
    869a:	42a1      	cmp	r1, r4
    869c:	d204      	bcs.n	86a8 <.udivsi3_skip_div0_test+0x2c>
    869e:	4281      	cmp	r1, r0
    86a0:	d202      	bcs.n	86a8 <.udivsi3_skip_div0_test+0x2c>
    86a2:	0049      	lsls	r1, r1, #1
    86a4:	005b      	lsls	r3, r3, #1
    86a6:	e7f8      	b.n	869a <.udivsi3_skip_div0_test+0x1e>
    86a8:	4288      	cmp	r0, r1
    86aa:	d301      	bcc.n	86b0 <.udivsi3_skip_div0_test+0x34>
    86ac:	1a40      	subs	r0, r0, r1
    86ae:	431a      	orrs	r2, r3
    86b0:	084c      	lsrs	r4, r1, #1
    86b2:	42a0      	cmp	r0, r4
    86b4:	d302      	bcc.n	86bc <.udivsi3_skip_div0_test+0x40>
    86b6:	1b00      	subs	r0, r0, r4
    86b8:	085c      	lsrs	r4, r3, #1
    86ba:	4322      	orrs	r2, r4
    86bc:	088c      	lsrs	r4, r1, #2
    86be:	42a0      	cmp	r0, r4
    86c0:	d302      	bcc.n	86c8 <.udivsi3_skip_div0_test+0x4c>
    86c2:	1b00      	subs	r0, r0, r4
    86c4:	089c      	lsrs	r4, r3, #2
    86c6:	4322      	orrs	r2, r4
    86c8:	08cc      	lsrs	r4, r1, #3
    86ca:	42a0      	cmp	r0, r4
    86cc:	d302      	bcc.n	86d4 <.udivsi3_skip_div0_test+0x58>
    86ce:	1b00      	subs	r0, r0, r4
    86d0:	08dc      	lsrs	r4, r3, #3
    86d2:	4322      	orrs	r2, r4
    86d4:	2800      	cmp	r0, #0
    86d6:	d003      	beq.n	86e0 <.udivsi3_skip_div0_test+0x64>
    86d8:	091b      	lsrs	r3, r3, #4
    86da:	d001      	beq.n	86e0 <.udivsi3_skip_div0_test+0x64>
    86dc:	0909      	lsrs	r1, r1, #4
    86de:	e7e3      	b.n	86a8 <.udivsi3_skip_div0_test+0x2c>
    86e0:	1c10      	adds	r0, r2, #0
    86e2:	bc10      	pop	{r4}
    86e4:	4770      	bx	lr
    86e6:	2800      	cmp	r0, #0
    86e8:	d001      	beq.n	86ee <.udivsi3_skip_div0_test+0x72>
    86ea:	2000      	movs	r0, #0
    86ec:	43c0      	mvns	r0, r0
    86ee:	b407      	push	{r0, r1, r2}
    86f0:	4802      	ldr	r0, [pc, #8]	; (86fc <.udivsi3_skip_div0_test+0x80>)
    86f2:	a102      	add	r1, pc, #8	; (adr r1, 86fc <.udivsi3_skip_div0_test+0x80>)
    86f4:	1840      	adds	r0, r0, r1
    86f6:	9002      	str	r0, [sp, #8]
    86f8:	bd03      	pop	{r0, r1, pc}
    86fa:	46c0      	nop			; (mov r8, r8)
    86fc:	000000d9 	.word	0x000000d9

00008700 <__aeabi_uidivmod>:
    8700:	2900      	cmp	r1, #0
    8702:	d0f0      	beq.n	86e6 <.udivsi3_skip_div0_test+0x6a>
    8704:	b503      	push	{r0, r1, lr}
    8706:	f7ff ffb9 	bl	867c <.udivsi3_skip_div0_test>
    870a:	bc0e      	pop	{r1, r2, r3}
    870c:	4342      	muls	r2, r0
    870e:	1a89      	subs	r1, r1, r2
    8710:	4718      	bx	r3
    8712:	46c0      	nop			; (mov r8, r8)

00008714 <__aeabi_idiv>:
    8714:	2900      	cmp	r1, #0
    8716:	d041      	beq.n	879c <.divsi3_skip_div0_test+0x84>

00008718 <.divsi3_skip_div0_test>:
    8718:	b410      	push	{r4}
    871a:	1c04      	adds	r4, r0, #0
    871c:	404c      	eors	r4, r1
    871e:	46a4      	mov	ip, r4
    8720:	2301      	movs	r3, #1
    8722:	2200      	movs	r2, #0
    8724:	2900      	cmp	r1, #0
    8726:	d500      	bpl.n	872a <.divsi3_skip_div0_test+0x12>
    8728:	4249      	negs	r1, r1
    872a:	2800      	cmp	r0, #0
    872c:	d500      	bpl.n	8730 <.divsi3_skip_div0_test+0x18>
    872e:	4240      	negs	r0, r0
    8730:	4288      	cmp	r0, r1
    8732:	d32c      	bcc.n	878e <.divsi3_skip_div0_test+0x76>
    8734:	2401      	movs	r4, #1
    8736:	0724      	lsls	r4, r4, #28
    8738:	42a1      	cmp	r1, r4
    873a:	d204      	bcs.n	8746 <.divsi3_skip_div0_test+0x2e>
    873c:	4281      	cmp	r1, r0
    873e:	d202      	bcs.n	8746 <.divsi3_skip_div0_test+0x2e>
    8740:	0109      	lsls	r1, r1, #4
    8742:	011b      	lsls	r3, r3, #4
    8744:	e7f8      	b.n	8738 <.divsi3_skip_div0_test+0x20>
    8746:	00e4      	lsls	r4, r4, #3
    8748:	42a1      	cmp	r1, r4
    874a:	d204      	bcs.n	8756 <.divsi3_skip_div0_test+0x3e>
    874c:	4281      	cmp	r1, r0
    874e:	d202      	bcs.n	8756 <.divsi3_skip_div0_test+0x3e>
    8750:	0049      	lsls	r1, r1, #1
    8752:	005b      	lsls	r3, r3, #1
    8754:	e7f8      	b.n	8748 <.divsi3_skip_div0_test+0x30>
    8756:	4288      	cmp	r0, r1
    8758:	d301      	bcc.n	875e <.divsi3_skip_div0_test+0x46>
    875a:	1a40      	subs	r0, r0, r1
    875c:	431a      	orrs	r2, r3
    875e:	084c      	lsrs	r4, r1, #1
    8760:	42a0      	cmp	r0, r4
    8762:	d302      	bcc.n	876a <.divsi3_skip_div0_test+0x52>
    8764:	1b00      	subs	r0, r0, r4
    8766:	085c      	lsrs	r4, r3, #1
    8768:	4322      	orrs	r2, r4
    876a:	088c      	lsrs	r4, r1, #2
    876c:	42a0      	cmp	r0, r4
    876e:	d302      	bcc.n	8776 <.divsi3_skip_div0_test+0x5e>
    8770:	1b00      	subs	r0, r0, r4
    8772:	089c      	lsrs	r4, r3, #2
    8774:	4322      	orrs	r2, r4
    8776:	08cc      	lsrs	r4, r1, #3
    8778:	42a0      	cmp	r0, r4
    877a:	d302      	bcc.n	8782 <.divsi3_skip_div0_test+0x6a>
    877c:	1b00      	subs	r0, r0, r4
    877e:	08dc      	lsrs	r4, r3, #3
    8780:	4322      	orrs	r2, r4
    8782:	2800      	cmp	r0, #0
    8784:	d003      	beq.n	878e <.divsi3_skip_div0_test+0x76>
    8786:	091b      	lsrs	r3, r3, #4
    8788:	d001      	beq.n	878e <.divsi3_skip_div0_test+0x76>
    878a:	0909      	lsrs	r1, r1, #4
    878c:	e7e3      	b.n	8756 <.divsi3_skip_div0_test+0x3e>
    878e:	1c10      	adds	r0, r2, #0
    8790:	4664      	mov	r4, ip
    8792:	2c00      	cmp	r4, #0
    8794:	d500      	bpl.n	8798 <.divsi3_skip_div0_test+0x80>
    8796:	4240      	negs	r0, r0
    8798:	bc10      	pop	{r4}
    879a:	4770      	bx	lr
    879c:	2800      	cmp	r0, #0
    879e:	d006      	beq.n	87ae <.divsi3_skip_div0_test+0x96>
    87a0:	db03      	blt.n	87aa <.divsi3_skip_div0_test+0x92>
    87a2:	2000      	movs	r0, #0
    87a4:	43c0      	mvns	r0, r0
    87a6:	0840      	lsrs	r0, r0, #1
    87a8:	e001      	b.n	87ae <.divsi3_skip_div0_test+0x96>
    87aa:	2080      	movs	r0, #128	; 0x80
    87ac:	0600      	lsls	r0, r0, #24
    87ae:	b407      	push	{r0, r1, r2}
    87b0:	4802      	ldr	r0, [pc, #8]	; (87bc <.divsi3_skip_div0_test+0xa4>)
    87b2:	a102      	add	r1, pc, #8	; (adr r1, 87bc <.divsi3_skip_div0_test+0xa4>)
    87b4:	1840      	adds	r0, r0, r1
    87b6:	9002      	str	r0, [sp, #8]
    87b8:	bd03      	pop	{r0, r1, pc}
    87ba:	46c0      	nop			; (mov r8, r8)
    87bc:	00000019 	.word	0x00000019

000087c0 <__aeabi_idivmod>:
    87c0:	2900      	cmp	r1, #0
    87c2:	d0eb      	beq.n	879c <.divsi3_skip_div0_test+0x84>
    87c4:	b503      	push	{r0, r1, lr}
    87c6:	f7ff ffa7 	bl	8718 <.divsi3_skip_div0_test>
    87ca:	bc0e      	pop	{r1, r2, r3}
    87cc:	4342      	muls	r2, r0
    87ce:	1a89      	subs	r1, r1, r2
    87d0:	4718      	bx	r3
    87d2:	46c0      	nop			; (mov r8, r8)

000087d4 <__aeabi_idiv0>:
    87d4:	4770      	bx	lr
    87d6:	46c0      	nop			; (mov r8, r8)

000087d8 <__aeabi_cdrcmple>:
    87d8:	4684      	mov	ip, r0
    87da:	1c10      	adds	r0, r2, #0
    87dc:	4662      	mov	r2, ip
    87de:	468c      	mov	ip, r1
    87e0:	1c19      	adds	r1, r3, #0
    87e2:	4663      	mov	r3, ip
    87e4:	e000      	b.n	87e8 <__aeabi_cdcmpeq>
    87e6:	46c0      	nop			; (mov r8, r8)

000087e8 <__aeabi_cdcmpeq>:
    87e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    87ea:	f001 fbb1 	bl	9f50 <__ledf2>
    87ee:	2800      	cmp	r0, #0
    87f0:	d401      	bmi.n	87f6 <__aeabi_cdcmpeq+0xe>
    87f2:	2100      	movs	r1, #0
    87f4:	42c8      	cmn	r0, r1
    87f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000087f8 <__aeabi_dcmpeq>:
    87f8:	b510      	push	{r4, lr}
    87fa:	f001 fae1 	bl	9dc0 <__eqdf2>
    87fe:	4240      	negs	r0, r0
    8800:	3001      	adds	r0, #1
    8802:	bd10      	pop	{r4, pc}

00008804 <__aeabi_dcmplt>:
    8804:	b510      	push	{r4, lr}
    8806:	f001 fba3 	bl	9f50 <__ledf2>
    880a:	2800      	cmp	r0, #0
    880c:	db01      	blt.n	8812 <__aeabi_dcmplt+0xe>
    880e:	2000      	movs	r0, #0
    8810:	bd10      	pop	{r4, pc}
    8812:	2001      	movs	r0, #1
    8814:	bd10      	pop	{r4, pc}
    8816:	46c0      	nop			; (mov r8, r8)

00008818 <__aeabi_dcmple>:
    8818:	b510      	push	{r4, lr}
    881a:	f001 fb99 	bl	9f50 <__ledf2>
    881e:	2800      	cmp	r0, #0
    8820:	dd01      	ble.n	8826 <__aeabi_dcmple+0xe>
    8822:	2000      	movs	r0, #0
    8824:	bd10      	pop	{r4, pc}
    8826:	2001      	movs	r0, #1
    8828:	bd10      	pop	{r4, pc}
    882a:	46c0      	nop			; (mov r8, r8)

0000882c <__aeabi_dcmpgt>:
    882c:	b510      	push	{r4, lr}
    882e:	f001 fb11 	bl	9e54 <__gedf2>
    8832:	2800      	cmp	r0, #0
    8834:	dc01      	bgt.n	883a <__aeabi_dcmpgt+0xe>
    8836:	2000      	movs	r0, #0
    8838:	bd10      	pop	{r4, pc}
    883a:	2001      	movs	r0, #1
    883c:	bd10      	pop	{r4, pc}
    883e:	46c0      	nop			; (mov r8, r8)

00008840 <__aeabi_dcmpge>:
    8840:	b510      	push	{r4, lr}
    8842:	f001 fb07 	bl	9e54 <__gedf2>
    8846:	2800      	cmp	r0, #0
    8848:	da01      	bge.n	884e <__aeabi_dcmpge+0xe>
    884a:	2000      	movs	r0, #0
    884c:	bd10      	pop	{r4, pc}
    884e:	2001      	movs	r0, #1
    8850:	bd10      	pop	{r4, pc}
    8852:	46c0      	nop			; (mov r8, r8)

00008854 <__aeabi_cfrcmple>:
    8854:	4684      	mov	ip, r0
    8856:	1c08      	adds	r0, r1, #0
    8858:	4661      	mov	r1, ip
    885a:	e7ff      	b.n	885c <__aeabi_cfcmpeq>

0000885c <__aeabi_cfcmpeq>:
    885c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    885e:	f000 f901 	bl	8a64 <__lesf2>
    8862:	2800      	cmp	r0, #0
    8864:	d401      	bmi.n	886a <__aeabi_cfcmpeq+0xe>
    8866:	2100      	movs	r1, #0
    8868:	42c8      	cmn	r0, r1
    886a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000886c <__aeabi_fcmpeq>:
    886c:	b510      	push	{r4, lr}
    886e:	f000 f887 	bl	8980 <__eqsf2>
    8872:	4240      	negs	r0, r0
    8874:	3001      	adds	r0, #1
    8876:	bd10      	pop	{r4, pc}

00008878 <__aeabi_fcmplt>:
    8878:	b510      	push	{r4, lr}
    887a:	f000 f8f3 	bl	8a64 <__lesf2>
    887e:	2800      	cmp	r0, #0
    8880:	db01      	blt.n	8886 <__aeabi_fcmplt+0xe>
    8882:	2000      	movs	r0, #0
    8884:	bd10      	pop	{r4, pc}
    8886:	2001      	movs	r0, #1
    8888:	bd10      	pop	{r4, pc}
    888a:	46c0      	nop			; (mov r8, r8)

0000888c <__aeabi_fcmple>:
    888c:	b510      	push	{r4, lr}
    888e:	f000 f8e9 	bl	8a64 <__lesf2>
    8892:	2800      	cmp	r0, #0
    8894:	dd01      	ble.n	889a <__aeabi_fcmple+0xe>
    8896:	2000      	movs	r0, #0
    8898:	bd10      	pop	{r4, pc}
    889a:	2001      	movs	r0, #1
    889c:	bd10      	pop	{r4, pc}
    889e:	46c0      	nop			; (mov r8, r8)

000088a0 <__aeabi_fcmpgt>:
    88a0:	b510      	push	{r4, lr}
    88a2:	f000 f897 	bl	89d4 <__gesf2>
    88a6:	2800      	cmp	r0, #0
    88a8:	dc01      	bgt.n	88ae <__aeabi_fcmpgt+0xe>
    88aa:	2000      	movs	r0, #0
    88ac:	bd10      	pop	{r4, pc}
    88ae:	2001      	movs	r0, #1
    88b0:	bd10      	pop	{r4, pc}
    88b2:	46c0      	nop			; (mov r8, r8)

000088b4 <__aeabi_fcmpge>:
    88b4:	b510      	push	{r4, lr}
    88b6:	f000 f88d 	bl	89d4 <__gesf2>
    88ba:	2800      	cmp	r0, #0
    88bc:	da01      	bge.n	88c2 <__aeabi_fcmpge+0xe>
    88be:	2000      	movs	r0, #0
    88c0:	bd10      	pop	{r4, pc}
    88c2:	2001      	movs	r0, #1
    88c4:	bd10      	pop	{r4, pc}
    88c6:	46c0      	nop			; (mov r8, r8)

000088c8 <__aeabi_lmul>:
    88c8:	469c      	mov	ip, r3
    88ca:	0403      	lsls	r3, r0, #16
    88cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    88ce:	0c1b      	lsrs	r3, r3, #16
    88d0:	0417      	lsls	r7, r2, #16
    88d2:	0c3f      	lsrs	r7, r7, #16
    88d4:	0c15      	lsrs	r5, r2, #16
    88d6:	1c1e      	adds	r6, r3, #0
    88d8:	1c04      	adds	r4, r0, #0
    88da:	0c00      	lsrs	r0, r0, #16
    88dc:	437e      	muls	r6, r7
    88de:	436b      	muls	r3, r5
    88e0:	4347      	muls	r7, r0
    88e2:	4345      	muls	r5, r0
    88e4:	18fb      	adds	r3, r7, r3
    88e6:	0c30      	lsrs	r0, r6, #16
    88e8:	1818      	adds	r0, r3, r0
    88ea:	4287      	cmp	r7, r0
    88ec:	d902      	bls.n	88f4 <__aeabi_lmul+0x2c>
    88ee:	2380      	movs	r3, #128	; 0x80
    88f0:	025b      	lsls	r3, r3, #9
    88f2:	18ed      	adds	r5, r5, r3
    88f4:	0c03      	lsrs	r3, r0, #16
    88f6:	18ed      	adds	r5, r5, r3
    88f8:	4663      	mov	r3, ip
    88fa:	435c      	muls	r4, r3
    88fc:	434a      	muls	r2, r1
    88fe:	0436      	lsls	r6, r6, #16
    8900:	0c36      	lsrs	r6, r6, #16
    8902:	18a1      	adds	r1, r4, r2
    8904:	0400      	lsls	r0, r0, #16
    8906:	1980      	adds	r0, r0, r6
    8908:	1949      	adds	r1, r1, r5
    890a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000890c <__aeabi_f2uiz>:
    890c:	219e      	movs	r1, #158	; 0x9e
    890e:	b510      	push	{r4, lr}
    8910:	05c9      	lsls	r1, r1, #23
    8912:	1c04      	adds	r4, r0, #0
    8914:	f7ff ffce 	bl	88b4 <__aeabi_fcmpge>
    8918:	2800      	cmp	r0, #0
    891a:	d103      	bne.n	8924 <__aeabi_f2uiz+0x18>
    891c:	1c20      	adds	r0, r4, #0
    891e:	f000 fb8d 	bl	903c <__aeabi_f2iz>
    8922:	bd10      	pop	{r4, pc}
    8924:	219e      	movs	r1, #158	; 0x9e
    8926:	05c9      	lsls	r1, r1, #23
    8928:	1c20      	adds	r0, r4, #0
    892a:	f000 fa11 	bl	8d50 <__aeabi_fsub>
    892e:	f000 fb85 	bl	903c <__aeabi_f2iz>
    8932:	2380      	movs	r3, #128	; 0x80
    8934:	061b      	lsls	r3, r3, #24
    8936:	18c0      	adds	r0, r0, r3
    8938:	e7f3      	b.n	8922 <__aeabi_f2uiz+0x16>
    893a:	46c0      	nop			; (mov r8, r8)
    893c:	0000      	movs	r0, r0
	...

00008940 <__aeabi_d2uiz>:
    8940:	b538      	push	{r3, r4, r5, lr}
    8942:	4b0e      	ldr	r3, [pc, #56]	; (897c <__aeabi_d2uiz+0x3c>)
    8944:	4a0c      	ldr	r2, [pc, #48]	; (8978 <__aeabi_d2uiz+0x38>)
    8946:	1c04      	adds	r4, r0, #0
    8948:	1c0d      	adds	r5, r1, #0
    894a:	f7ff ff79 	bl	8840 <__aeabi_dcmpge>
    894e:	2800      	cmp	r0, #0
    8950:	d104      	bne.n	895c <__aeabi_d2uiz+0x1c>
    8952:	1c20      	adds	r0, r4, #0
    8954:	1c29      	adds	r1, r5, #0
    8956:	f002 f93d 	bl	abd4 <__aeabi_d2iz>
    895a:	bd38      	pop	{r3, r4, r5, pc}
    895c:	4b07      	ldr	r3, [pc, #28]	; (897c <__aeabi_d2uiz+0x3c>)
    895e:	4a06      	ldr	r2, [pc, #24]	; (8978 <__aeabi_d2uiz+0x38>)
    8960:	1c20      	adds	r0, r4, #0
    8962:	1c29      	adds	r1, r5, #0
    8964:	f001 fe02 	bl	a56c <__aeabi_dsub>
    8968:	f002 f934 	bl	abd4 <__aeabi_d2iz>
    896c:	2380      	movs	r3, #128	; 0x80
    896e:	061b      	lsls	r3, r3, #24
    8970:	18c0      	adds	r0, r0, r3
    8972:	e7f2      	b.n	895a <__aeabi_d2uiz+0x1a>
    8974:	46c0      	nop			; (mov r8, r8)
    8976:	46c0      	nop			; (mov r8, r8)
    8978:	00000000 	.word	0x00000000
    897c:	41e00000 	.word	0x41e00000

00008980 <__eqsf2>:
    8980:	024a      	lsls	r2, r1, #9
    8982:	0243      	lsls	r3, r0, #9
    8984:	b570      	push	{r4, r5, r6, lr}
    8986:	0a5c      	lsrs	r4, r3, #9
    8988:	0a55      	lsrs	r5, r2, #9
    898a:	0043      	lsls	r3, r0, #1
    898c:	004a      	lsls	r2, r1, #1
    898e:	0e1b      	lsrs	r3, r3, #24
    8990:	0fc6      	lsrs	r6, r0, #31
    8992:	0e12      	lsrs	r2, r2, #24
    8994:	0fc9      	lsrs	r1, r1, #31
    8996:	2bff      	cmp	r3, #255	; 0xff
    8998:	d005      	beq.n	89a6 <__eqsf2+0x26>
    899a:	2aff      	cmp	r2, #255	; 0xff
    899c:	d008      	beq.n	89b0 <__eqsf2+0x30>
    899e:	2001      	movs	r0, #1
    89a0:	4293      	cmp	r3, r2
    89a2:	d00b      	beq.n	89bc <__eqsf2+0x3c>
    89a4:	bd70      	pop	{r4, r5, r6, pc}
    89a6:	2001      	movs	r0, #1
    89a8:	2c00      	cmp	r4, #0
    89aa:	d1fb      	bne.n	89a4 <__eqsf2+0x24>
    89ac:	2aff      	cmp	r2, #255	; 0xff
    89ae:	d1f6      	bne.n	899e <__eqsf2+0x1e>
    89b0:	2001      	movs	r0, #1
    89b2:	2d00      	cmp	r5, #0
    89b4:	d1f6      	bne.n	89a4 <__eqsf2+0x24>
    89b6:	2001      	movs	r0, #1
    89b8:	4293      	cmp	r3, r2
    89ba:	d1f3      	bne.n	89a4 <__eqsf2+0x24>
    89bc:	42ac      	cmp	r4, r5
    89be:	d1f1      	bne.n	89a4 <__eqsf2+0x24>
    89c0:	428e      	cmp	r6, r1
    89c2:	d005      	beq.n	89d0 <__eqsf2+0x50>
    89c4:	2b00      	cmp	r3, #0
    89c6:	d1ed      	bne.n	89a4 <__eqsf2+0x24>
    89c8:	1c20      	adds	r0, r4, #0
    89ca:	1e44      	subs	r4, r0, #1
    89cc:	41a0      	sbcs	r0, r4
    89ce:	e7e9      	b.n	89a4 <__eqsf2+0x24>
    89d0:	2000      	movs	r0, #0
    89d2:	e7e7      	b.n	89a4 <__eqsf2+0x24>

000089d4 <__gesf2>:
    89d4:	024a      	lsls	r2, r1, #9
    89d6:	0243      	lsls	r3, r0, #9
    89d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    89da:	0a5c      	lsrs	r4, r3, #9
    89dc:	0a55      	lsrs	r5, r2, #9
    89de:	0043      	lsls	r3, r0, #1
    89e0:	004a      	lsls	r2, r1, #1
    89e2:	0e1b      	lsrs	r3, r3, #24
    89e4:	0fc6      	lsrs	r6, r0, #31
    89e6:	0e12      	lsrs	r2, r2, #24
    89e8:	0fc9      	lsrs	r1, r1, #31
    89ea:	2bff      	cmp	r3, #255	; 0xff
    89ec:	d031      	beq.n	8a52 <__gesf2+0x7e>
    89ee:	2aff      	cmp	r2, #255	; 0xff
    89f0:	d034      	beq.n	8a5c <__gesf2+0x88>
    89f2:	2b00      	cmp	r3, #0
    89f4:	d116      	bne.n	8a24 <__gesf2+0x50>
    89f6:	4260      	negs	r0, r4
    89f8:	4160      	adcs	r0, r4
    89fa:	4684      	mov	ip, r0
    89fc:	2a00      	cmp	r2, #0
    89fe:	d014      	beq.n	8a2a <__gesf2+0x56>
    8a00:	2800      	cmp	r0, #0
    8a02:	d120      	bne.n	8a46 <__gesf2+0x72>
    8a04:	428e      	cmp	r6, r1
    8a06:	d117      	bne.n	8a38 <__gesf2+0x64>
    8a08:	4293      	cmp	r3, r2
    8a0a:	dc15      	bgt.n	8a38 <__gesf2+0x64>
    8a0c:	db04      	blt.n	8a18 <__gesf2+0x44>
    8a0e:	42ac      	cmp	r4, r5
    8a10:	d812      	bhi.n	8a38 <__gesf2+0x64>
    8a12:	2000      	movs	r0, #0
    8a14:	42ac      	cmp	r4, r5
    8a16:	d212      	bcs.n	8a3e <__gesf2+0x6a>
    8a18:	4270      	negs	r0, r6
    8a1a:	4170      	adcs	r0, r6
    8a1c:	4240      	negs	r0, r0
    8a1e:	2301      	movs	r3, #1
    8a20:	4318      	orrs	r0, r3
    8a22:	e00c      	b.n	8a3e <__gesf2+0x6a>
    8a24:	2a00      	cmp	r2, #0
    8a26:	d1ed      	bne.n	8a04 <__gesf2+0x30>
    8a28:	4694      	mov	ip, r2
    8a2a:	426f      	negs	r7, r5
    8a2c:	416f      	adcs	r7, r5
    8a2e:	4660      	mov	r0, ip
    8a30:	2800      	cmp	r0, #0
    8a32:	d105      	bne.n	8a40 <__gesf2+0x6c>
    8a34:	2f00      	cmp	r7, #0
    8a36:	d0e5      	beq.n	8a04 <__gesf2+0x30>
    8a38:	4270      	negs	r0, r6
    8a3a:	2301      	movs	r3, #1
    8a3c:	4318      	orrs	r0, r3
    8a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a40:	2000      	movs	r0, #0
    8a42:	2f00      	cmp	r7, #0
    8a44:	d1fb      	bne.n	8a3e <__gesf2+0x6a>
    8a46:	4248      	negs	r0, r1
    8a48:	4148      	adcs	r0, r1
    8a4a:	4240      	negs	r0, r0
    8a4c:	2301      	movs	r3, #1
    8a4e:	4318      	orrs	r0, r3
    8a50:	e7f5      	b.n	8a3e <__gesf2+0x6a>
    8a52:	2c00      	cmp	r4, #0
    8a54:	d0cb      	beq.n	89ee <__gesf2+0x1a>
    8a56:	2002      	movs	r0, #2
    8a58:	4240      	negs	r0, r0
    8a5a:	e7f0      	b.n	8a3e <__gesf2+0x6a>
    8a5c:	2d00      	cmp	r5, #0
    8a5e:	d0c8      	beq.n	89f2 <__gesf2+0x1e>
    8a60:	e7f9      	b.n	8a56 <__gesf2+0x82>
    8a62:	46c0      	nop			; (mov r8, r8)

00008a64 <__lesf2>:
    8a64:	024a      	lsls	r2, r1, #9
    8a66:	0243      	lsls	r3, r0, #9
    8a68:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a6a:	0a5c      	lsrs	r4, r3, #9
    8a6c:	0a55      	lsrs	r5, r2, #9
    8a6e:	0043      	lsls	r3, r0, #1
    8a70:	004a      	lsls	r2, r1, #1
    8a72:	0e1b      	lsrs	r3, r3, #24
    8a74:	0fc6      	lsrs	r6, r0, #31
    8a76:	0e12      	lsrs	r2, r2, #24
    8a78:	0fc9      	lsrs	r1, r1, #31
    8a7a:	2bff      	cmp	r3, #255	; 0xff
    8a7c:	d027      	beq.n	8ace <__lesf2+0x6a>
    8a7e:	2aff      	cmp	r2, #255	; 0xff
    8a80:	d029      	beq.n	8ad6 <__lesf2+0x72>
    8a82:	2b00      	cmp	r3, #0
    8a84:	d010      	beq.n	8aa8 <__lesf2+0x44>
    8a86:	2a00      	cmp	r2, #0
    8a88:	d115      	bne.n	8ab6 <__lesf2+0x52>
    8a8a:	4694      	mov	ip, r2
    8a8c:	426f      	negs	r7, r5
    8a8e:	416f      	adcs	r7, r5
    8a90:	4660      	mov	r0, ip
    8a92:	2800      	cmp	r0, #0
    8a94:	d015      	beq.n	8ac2 <__lesf2+0x5e>
    8a96:	2000      	movs	r0, #0
    8a98:	2f00      	cmp	r7, #0
    8a9a:	d104      	bne.n	8aa6 <__lesf2+0x42>
    8a9c:	4248      	negs	r0, r1
    8a9e:	4148      	adcs	r0, r1
    8aa0:	4240      	negs	r0, r0
    8aa2:	2301      	movs	r3, #1
    8aa4:	4318      	orrs	r0, r3
    8aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8aa8:	4260      	negs	r0, r4
    8aaa:	4160      	adcs	r0, r4
    8aac:	4684      	mov	ip, r0
    8aae:	2a00      	cmp	r2, #0
    8ab0:	d0ec      	beq.n	8a8c <__lesf2+0x28>
    8ab2:	2800      	cmp	r0, #0
    8ab4:	d1f2      	bne.n	8a9c <__lesf2+0x38>
    8ab6:	428e      	cmp	r6, r1
    8ab8:	d011      	beq.n	8ade <__lesf2+0x7a>
    8aba:	4270      	negs	r0, r6
    8abc:	2301      	movs	r3, #1
    8abe:	4318      	orrs	r0, r3
    8ac0:	e7f1      	b.n	8aa6 <__lesf2+0x42>
    8ac2:	2f00      	cmp	r7, #0
    8ac4:	d0f7      	beq.n	8ab6 <__lesf2+0x52>
    8ac6:	4270      	negs	r0, r6
    8ac8:	2301      	movs	r3, #1
    8aca:	4318      	orrs	r0, r3
    8acc:	e7eb      	b.n	8aa6 <__lesf2+0x42>
    8ace:	2002      	movs	r0, #2
    8ad0:	2c00      	cmp	r4, #0
    8ad2:	d1e8      	bne.n	8aa6 <__lesf2+0x42>
    8ad4:	e7d3      	b.n	8a7e <__lesf2+0x1a>
    8ad6:	2002      	movs	r0, #2
    8ad8:	2d00      	cmp	r5, #0
    8ada:	d1e4      	bne.n	8aa6 <__lesf2+0x42>
    8adc:	e7d1      	b.n	8a82 <__lesf2+0x1e>
    8ade:	4293      	cmp	r3, r2
    8ae0:	dceb      	bgt.n	8aba <__lesf2+0x56>
    8ae2:	db04      	blt.n	8aee <__lesf2+0x8a>
    8ae4:	42ac      	cmp	r4, r5
    8ae6:	d8e8      	bhi.n	8aba <__lesf2+0x56>
    8ae8:	2000      	movs	r0, #0
    8aea:	42ac      	cmp	r4, r5
    8aec:	d2db      	bcs.n	8aa6 <__lesf2+0x42>
    8aee:	4270      	negs	r0, r6
    8af0:	4170      	adcs	r0, r6
    8af2:	4240      	negs	r0, r0
    8af4:	2301      	movs	r3, #1
    8af6:	4318      	orrs	r0, r3
    8af8:	e7d5      	b.n	8aa6 <__lesf2+0x42>
    8afa:	46c0      	nop			; (mov r8, r8)

00008afc <__aeabi_fmul>:
    8afc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8afe:	465f      	mov	r7, fp
    8b00:	4656      	mov	r6, sl
    8b02:	464d      	mov	r5, r9
    8b04:	4644      	mov	r4, r8
    8b06:	b4f0      	push	{r4, r5, r6, r7}
    8b08:	0244      	lsls	r4, r0, #9
    8b0a:	0046      	lsls	r6, r0, #1
    8b0c:	b083      	sub	sp, #12
    8b0e:	1c0f      	adds	r7, r1, #0
    8b10:	0a64      	lsrs	r4, r4, #9
    8b12:	0e36      	lsrs	r6, r6, #24
    8b14:	0fc5      	lsrs	r5, r0, #31
    8b16:	2e00      	cmp	r6, #0
    8b18:	d041      	beq.n	8b9e <__aeabi_fmul+0xa2>
    8b1a:	2eff      	cmp	r6, #255	; 0xff
    8b1c:	d022      	beq.n	8b64 <__aeabi_fmul+0x68>
    8b1e:	2380      	movs	r3, #128	; 0x80
    8b20:	041b      	lsls	r3, r3, #16
    8b22:	2000      	movs	r0, #0
    8b24:	431c      	orrs	r4, r3
    8b26:	00e4      	lsls	r4, r4, #3
    8b28:	3e7f      	subs	r6, #127	; 0x7f
    8b2a:	4682      	mov	sl, r0
    8b2c:	4680      	mov	r8, r0
    8b2e:	1c39      	adds	r1, r7, #0
    8b30:	004b      	lsls	r3, r1, #1
    8b32:	027f      	lsls	r7, r7, #9
    8b34:	0fc9      	lsrs	r1, r1, #31
    8b36:	0a7f      	lsrs	r7, r7, #9
    8b38:	0e1b      	lsrs	r3, r3, #24
    8b3a:	468b      	mov	fp, r1
    8b3c:	d03b      	beq.n	8bb6 <__aeabi_fmul+0xba>
    8b3e:	2bff      	cmp	r3, #255	; 0xff
    8b40:	d034      	beq.n	8bac <__aeabi_fmul+0xb0>
    8b42:	2280      	movs	r2, #128	; 0x80
    8b44:	0412      	lsls	r2, r2, #16
    8b46:	4317      	orrs	r7, r2
    8b48:	00ff      	lsls	r7, r7, #3
    8b4a:	3b7f      	subs	r3, #127	; 0x7f
    8b4c:	2100      	movs	r1, #0
    8b4e:	465a      	mov	r2, fp
    8b50:	406a      	eors	r2, r5
    8b52:	9201      	str	r2, [sp, #4]
    8b54:	4652      	mov	r2, sl
    8b56:	430a      	orrs	r2, r1
    8b58:	2a0f      	cmp	r2, #15
    8b5a:	d863      	bhi.n	8c24 <__aeabi_fmul+0x128>
    8b5c:	487a      	ldr	r0, [pc, #488]	; (8d48 <__aeabi_fmul+0x24c>)
    8b5e:	0092      	lsls	r2, r2, #2
    8b60:	5882      	ldr	r2, [r0, r2]
    8b62:	4697      	mov	pc, r2
    8b64:	2c00      	cmp	r4, #0
    8b66:	d13f      	bne.n	8be8 <__aeabi_fmul+0xec>
    8b68:	2208      	movs	r2, #8
    8b6a:	2302      	movs	r3, #2
    8b6c:	4692      	mov	sl, r2
    8b6e:	4698      	mov	r8, r3
    8b70:	e7dd      	b.n	8b2e <__aeabi_fmul+0x32>
    8b72:	9501      	str	r5, [sp, #4]
    8b74:	4640      	mov	r0, r8
    8b76:	2802      	cmp	r0, #2
    8b78:	d12a      	bne.n	8bd0 <__aeabi_fmul+0xd4>
    8b7a:	9a01      	ldr	r2, [sp, #4]
    8b7c:	2501      	movs	r5, #1
    8b7e:	4015      	ands	r5, r2
    8b80:	23ff      	movs	r3, #255	; 0xff
    8b82:	2400      	movs	r4, #0
    8b84:	0264      	lsls	r4, r4, #9
    8b86:	05db      	lsls	r3, r3, #23
    8b88:	0a60      	lsrs	r0, r4, #9
    8b8a:	07ed      	lsls	r5, r5, #31
    8b8c:	4318      	orrs	r0, r3
    8b8e:	4328      	orrs	r0, r5
    8b90:	b003      	add	sp, #12
    8b92:	bc3c      	pop	{r2, r3, r4, r5}
    8b94:	4690      	mov	r8, r2
    8b96:	4699      	mov	r9, r3
    8b98:	46a2      	mov	sl, r4
    8b9a:	46ab      	mov	fp, r5
    8b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b9e:	2c00      	cmp	r4, #0
    8ba0:	d127      	bne.n	8bf2 <__aeabi_fmul+0xf6>
    8ba2:	2004      	movs	r0, #4
    8ba4:	2201      	movs	r2, #1
    8ba6:	4682      	mov	sl, r0
    8ba8:	4690      	mov	r8, r2
    8baa:	e7c0      	b.n	8b2e <__aeabi_fmul+0x32>
    8bac:	1c39      	adds	r1, r7, #0
    8bae:	1e4a      	subs	r2, r1, #1
    8bb0:	4191      	sbcs	r1, r2
    8bb2:	3102      	adds	r1, #2
    8bb4:	e7cb      	b.n	8b4e <__aeabi_fmul+0x52>
    8bb6:	2101      	movs	r1, #1
    8bb8:	2f00      	cmp	r7, #0
    8bba:	d0c8      	beq.n	8b4e <__aeabi_fmul+0x52>
    8bbc:	1c38      	adds	r0, r7, #0
    8bbe:	f002 f98d 	bl	aedc <__clzsi2>
    8bc2:	1f43      	subs	r3, r0, #5
    8bc4:	409f      	lsls	r7, r3
    8bc6:	2376      	movs	r3, #118	; 0x76
    8bc8:	425b      	negs	r3, r3
    8bca:	1a1b      	subs	r3, r3, r0
    8bcc:	2100      	movs	r1, #0
    8bce:	e7be      	b.n	8b4e <__aeabi_fmul+0x52>
    8bd0:	2803      	cmp	r0, #3
    8bd2:	d100      	bne.n	8bd6 <__aeabi_fmul+0xda>
    8bd4:	e0ae      	b.n	8d34 <__aeabi_fmul+0x238>
    8bd6:	2801      	cmp	r0, #1
    8bd8:	d14f      	bne.n	8c7a <__aeabi_fmul+0x17e>
    8bda:	9801      	ldr	r0, [sp, #4]
    8bdc:	4642      	mov	r2, r8
    8bde:	4010      	ands	r0, r2
    8be0:	b2c5      	uxtb	r5, r0
    8be2:	2300      	movs	r3, #0
    8be4:	2400      	movs	r4, #0
    8be6:	e7cd      	b.n	8b84 <__aeabi_fmul+0x88>
    8be8:	230c      	movs	r3, #12
    8bea:	2003      	movs	r0, #3
    8bec:	469a      	mov	sl, r3
    8bee:	4680      	mov	r8, r0
    8bf0:	e79d      	b.n	8b2e <__aeabi_fmul+0x32>
    8bf2:	1c20      	adds	r0, r4, #0
    8bf4:	f002 f972 	bl	aedc <__clzsi2>
    8bf8:	2676      	movs	r6, #118	; 0x76
    8bfa:	1f43      	subs	r3, r0, #5
    8bfc:	409c      	lsls	r4, r3
    8bfe:	4276      	negs	r6, r6
    8c00:	2300      	movs	r3, #0
    8c02:	1a36      	subs	r6, r6, r0
    8c04:	469a      	mov	sl, r3
    8c06:	4698      	mov	r8, r3
    8c08:	e791      	b.n	8b2e <__aeabi_fmul+0x32>
    8c0a:	2480      	movs	r4, #128	; 0x80
    8c0c:	2500      	movs	r5, #0
    8c0e:	03e4      	lsls	r4, r4, #15
    8c10:	23ff      	movs	r3, #255	; 0xff
    8c12:	e7b7      	b.n	8b84 <__aeabi_fmul+0x88>
    8c14:	465b      	mov	r3, fp
    8c16:	1c3c      	adds	r4, r7, #0
    8c18:	9301      	str	r3, [sp, #4]
    8c1a:	4688      	mov	r8, r1
    8c1c:	e7aa      	b.n	8b74 <__aeabi_fmul+0x78>
    8c1e:	1c3c      	adds	r4, r7, #0
    8c20:	4688      	mov	r8, r1
    8c22:	e7a7      	b.n	8b74 <__aeabi_fmul+0x78>
    8c24:	0c25      	lsrs	r5, r4, #16
    8c26:	0424      	lsls	r4, r4, #16
    8c28:	0c3a      	lsrs	r2, r7, #16
    8c2a:	0c24      	lsrs	r4, r4, #16
    8c2c:	043f      	lsls	r7, r7, #16
    8c2e:	18f6      	adds	r6, r6, r3
    8c30:	0c3f      	lsrs	r7, r7, #16
    8c32:	1c21      	adds	r1, r4, #0
    8c34:	1c23      	adds	r3, r4, #0
    8c36:	4379      	muls	r1, r7
    8c38:	4353      	muls	r3, r2
    8c3a:	436f      	muls	r7, r5
    8c3c:	4355      	muls	r5, r2
    8c3e:	18fb      	adds	r3, r7, r3
    8c40:	0c0a      	lsrs	r2, r1, #16
    8c42:	189b      	adds	r3, r3, r2
    8c44:	46b1      	mov	r9, r6
    8c46:	429f      	cmp	r7, r3
    8c48:	d902      	bls.n	8c50 <__aeabi_fmul+0x154>
    8c4a:	2280      	movs	r2, #128	; 0x80
    8c4c:	0252      	lsls	r2, r2, #9
    8c4e:	18ad      	adds	r5, r5, r2
    8c50:	0409      	lsls	r1, r1, #16
    8c52:	041a      	lsls	r2, r3, #16
    8c54:	0c09      	lsrs	r1, r1, #16
    8c56:	1852      	adds	r2, r2, r1
    8c58:	0194      	lsls	r4, r2, #6
    8c5a:	0c1b      	lsrs	r3, r3, #16
    8c5c:	1e61      	subs	r1, r4, #1
    8c5e:	418c      	sbcs	r4, r1
    8c60:	0e92      	lsrs	r2, r2, #26
    8c62:	18ed      	adds	r5, r5, r3
    8c64:	4314      	orrs	r4, r2
    8c66:	01ad      	lsls	r5, r5, #6
    8c68:	432c      	orrs	r4, r5
    8c6a:	0123      	lsls	r3, r4, #4
    8c6c:	d505      	bpl.n	8c7a <__aeabi_fmul+0x17e>
    8c6e:	2201      	movs	r2, #1
    8c70:	0863      	lsrs	r3, r4, #1
    8c72:	2001      	movs	r0, #1
    8c74:	4014      	ands	r4, r2
    8c76:	4481      	add	r9, r0
    8c78:	431c      	orrs	r4, r3
    8c7a:	464b      	mov	r3, r9
    8c7c:	337f      	adds	r3, #127	; 0x7f
    8c7e:	2b00      	cmp	r3, #0
    8c80:	dd2d      	ble.n	8cde <__aeabi_fmul+0x1e2>
    8c82:	0760      	lsls	r0, r4, #29
    8c84:	d004      	beq.n	8c90 <__aeabi_fmul+0x194>
    8c86:	220f      	movs	r2, #15
    8c88:	4022      	ands	r2, r4
    8c8a:	2a04      	cmp	r2, #4
    8c8c:	d000      	beq.n	8c90 <__aeabi_fmul+0x194>
    8c8e:	3404      	adds	r4, #4
    8c90:	0122      	lsls	r2, r4, #4
    8c92:	d503      	bpl.n	8c9c <__aeabi_fmul+0x1a0>
    8c94:	4b2d      	ldr	r3, [pc, #180]	; (8d4c <__aeabi_fmul+0x250>)
    8c96:	401c      	ands	r4, r3
    8c98:	464b      	mov	r3, r9
    8c9a:	3380      	adds	r3, #128	; 0x80
    8c9c:	2bfe      	cmp	r3, #254	; 0xfe
    8c9e:	dd17      	ble.n	8cd0 <__aeabi_fmul+0x1d4>
    8ca0:	9b01      	ldr	r3, [sp, #4]
    8ca2:	2501      	movs	r5, #1
    8ca4:	401d      	ands	r5, r3
    8ca6:	2400      	movs	r4, #0
    8ca8:	23ff      	movs	r3, #255	; 0xff
    8caa:	e76b      	b.n	8b84 <__aeabi_fmul+0x88>
    8cac:	2080      	movs	r0, #128	; 0x80
    8cae:	03c0      	lsls	r0, r0, #15
    8cb0:	4204      	tst	r4, r0
    8cb2:	d008      	beq.n	8cc6 <__aeabi_fmul+0x1ca>
    8cb4:	4207      	tst	r7, r0
    8cb6:	d106      	bne.n	8cc6 <__aeabi_fmul+0x1ca>
    8cb8:	1c04      	adds	r4, r0, #0
    8cba:	433c      	orrs	r4, r7
    8cbc:	0264      	lsls	r4, r4, #9
    8cbe:	0a64      	lsrs	r4, r4, #9
    8cc0:	465d      	mov	r5, fp
    8cc2:	23ff      	movs	r3, #255	; 0xff
    8cc4:	e75e      	b.n	8b84 <__aeabi_fmul+0x88>
    8cc6:	4304      	orrs	r4, r0
    8cc8:	0264      	lsls	r4, r4, #9
    8cca:	0a64      	lsrs	r4, r4, #9
    8ccc:	23ff      	movs	r3, #255	; 0xff
    8cce:	e759      	b.n	8b84 <__aeabi_fmul+0x88>
    8cd0:	9801      	ldr	r0, [sp, #4]
    8cd2:	01a4      	lsls	r4, r4, #6
    8cd4:	2501      	movs	r5, #1
    8cd6:	0a64      	lsrs	r4, r4, #9
    8cd8:	b2db      	uxtb	r3, r3
    8cda:	4005      	ands	r5, r0
    8cdc:	e752      	b.n	8b84 <__aeabi_fmul+0x88>
    8cde:	237e      	movs	r3, #126	; 0x7e
    8ce0:	425b      	negs	r3, r3
    8ce2:	464a      	mov	r2, r9
    8ce4:	1a9b      	subs	r3, r3, r2
    8ce6:	2b1b      	cmp	r3, #27
    8ce8:	dd05      	ble.n	8cf6 <__aeabi_fmul+0x1fa>
    8cea:	9b01      	ldr	r3, [sp, #4]
    8cec:	2501      	movs	r5, #1
    8cee:	401d      	ands	r5, r3
    8cf0:	2400      	movs	r4, #0
    8cf2:	2300      	movs	r3, #0
    8cf4:	e746      	b.n	8b84 <__aeabi_fmul+0x88>
    8cf6:	1c22      	adds	r2, r4, #0
    8cf8:	40da      	lsrs	r2, r3
    8cfa:	464b      	mov	r3, r9
    8cfc:	339e      	adds	r3, #158	; 0x9e
    8cfe:	409c      	lsls	r4, r3
    8d00:	1c23      	adds	r3, r4, #0
    8d02:	1e5c      	subs	r4, r3, #1
    8d04:	41a3      	sbcs	r3, r4
    8d06:	4313      	orrs	r3, r2
    8d08:	0758      	lsls	r0, r3, #29
    8d0a:	d004      	beq.n	8d16 <__aeabi_fmul+0x21a>
    8d0c:	220f      	movs	r2, #15
    8d0e:	401a      	ands	r2, r3
    8d10:	2a04      	cmp	r2, #4
    8d12:	d000      	beq.n	8d16 <__aeabi_fmul+0x21a>
    8d14:	3304      	adds	r3, #4
    8d16:	015a      	lsls	r2, r3, #5
    8d18:	d505      	bpl.n	8d26 <__aeabi_fmul+0x22a>
    8d1a:	9b01      	ldr	r3, [sp, #4]
    8d1c:	2501      	movs	r5, #1
    8d1e:	401d      	ands	r5, r3
    8d20:	2400      	movs	r4, #0
    8d22:	2301      	movs	r3, #1
    8d24:	e72e      	b.n	8b84 <__aeabi_fmul+0x88>
    8d26:	9801      	ldr	r0, [sp, #4]
    8d28:	019c      	lsls	r4, r3, #6
    8d2a:	2501      	movs	r5, #1
    8d2c:	0a64      	lsrs	r4, r4, #9
    8d2e:	4005      	ands	r5, r0
    8d30:	2300      	movs	r3, #0
    8d32:	e727      	b.n	8b84 <__aeabi_fmul+0x88>
    8d34:	2780      	movs	r7, #128	; 0x80
    8d36:	03ff      	lsls	r7, r7, #15
    8d38:	9b01      	ldr	r3, [sp, #4]
    8d3a:	433c      	orrs	r4, r7
    8d3c:	0264      	lsls	r4, r4, #9
    8d3e:	2501      	movs	r5, #1
    8d40:	401d      	ands	r5, r3
    8d42:	0a64      	lsrs	r4, r4, #9
    8d44:	23ff      	movs	r3, #255	; 0xff
    8d46:	e71d      	b.n	8b84 <__aeabi_fmul+0x88>
    8d48:	0000b664 	.word	0x0000b664
    8d4c:	f7ffffff 	.word	0xf7ffffff

00008d50 <__aeabi_fsub>:
    8d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d52:	0fc2      	lsrs	r2, r0, #31
    8d54:	0243      	lsls	r3, r0, #9
    8d56:	0044      	lsls	r4, r0, #1
    8d58:	024d      	lsls	r5, r1, #9
    8d5a:	0048      	lsls	r0, r1, #1
    8d5c:	0e24      	lsrs	r4, r4, #24
    8d5e:	1c16      	adds	r6, r2, #0
    8d60:	099b      	lsrs	r3, r3, #6
    8d62:	0e00      	lsrs	r0, r0, #24
    8d64:	0fc9      	lsrs	r1, r1, #31
    8d66:	09ad      	lsrs	r5, r5, #6
    8d68:	28ff      	cmp	r0, #255	; 0xff
    8d6a:	d100      	bne.n	8d6e <__aeabi_fsub+0x1e>
    8d6c:	e083      	b.n	8e76 <__aeabi_fsub+0x126>
    8d6e:	2701      	movs	r7, #1
    8d70:	4079      	eors	r1, r7
    8d72:	428a      	cmp	r2, r1
    8d74:	d05c      	beq.n	8e30 <__aeabi_fsub+0xe0>
    8d76:	1a22      	subs	r2, r4, r0
    8d78:	2a00      	cmp	r2, #0
    8d7a:	dc00      	bgt.n	8d7e <__aeabi_fsub+0x2e>
    8d7c:	e08e      	b.n	8e9c <__aeabi_fsub+0x14c>
    8d7e:	2800      	cmp	r0, #0
    8d80:	d11e      	bne.n	8dc0 <__aeabi_fsub+0x70>
    8d82:	2d00      	cmp	r5, #0
    8d84:	d000      	beq.n	8d88 <__aeabi_fsub+0x38>
    8d86:	e07a      	b.n	8e7e <__aeabi_fsub+0x12e>
    8d88:	0758      	lsls	r0, r3, #29
    8d8a:	d004      	beq.n	8d96 <__aeabi_fsub+0x46>
    8d8c:	220f      	movs	r2, #15
    8d8e:	401a      	ands	r2, r3
    8d90:	2a04      	cmp	r2, #4
    8d92:	d000      	beq.n	8d96 <__aeabi_fsub+0x46>
    8d94:	3304      	adds	r3, #4
    8d96:	2180      	movs	r1, #128	; 0x80
    8d98:	04c9      	lsls	r1, r1, #19
    8d9a:	2201      	movs	r2, #1
    8d9c:	4019      	ands	r1, r3
    8d9e:	4032      	ands	r2, r6
    8da0:	2900      	cmp	r1, #0
    8da2:	d03a      	beq.n	8e1a <__aeabi_fsub+0xca>
    8da4:	3401      	adds	r4, #1
    8da6:	2cff      	cmp	r4, #255	; 0xff
    8da8:	d100      	bne.n	8dac <__aeabi_fsub+0x5c>
    8daa:	e083      	b.n	8eb4 <__aeabi_fsub+0x164>
    8dac:	019b      	lsls	r3, r3, #6
    8dae:	0a5b      	lsrs	r3, r3, #9
    8db0:	025b      	lsls	r3, r3, #9
    8db2:	b2e4      	uxtb	r4, r4
    8db4:	05e4      	lsls	r4, r4, #23
    8db6:	0a58      	lsrs	r0, r3, #9
    8db8:	07d2      	lsls	r2, r2, #31
    8dba:	4320      	orrs	r0, r4
    8dbc:	4310      	orrs	r0, r2
    8dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8dc0:	2cff      	cmp	r4, #255	; 0xff
    8dc2:	d0e1      	beq.n	8d88 <__aeabi_fsub+0x38>
    8dc4:	2180      	movs	r1, #128	; 0x80
    8dc6:	04c9      	lsls	r1, r1, #19
    8dc8:	430d      	orrs	r5, r1
    8dca:	2a1b      	cmp	r2, #27
    8dcc:	dd00      	ble.n	8dd0 <__aeabi_fsub+0x80>
    8dce:	e131      	b.n	9034 <__aeabi_fsub+0x2e4>
    8dd0:	1c29      	adds	r1, r5, #0
    8dd2:	2020      	movs	r0, #32
    8dd4:	40d1      	lsrs	r1, r2
    8dd6:	1a82      	subs	r2, r0, r2
    8dd8:	4095      	lsls	r5, r2
    8dda:	1e6a      	subs	r2, r5, #1
    8ddc:	4195      	sbcs	r5, r2
    8dde:	430d      	orrs	r5, r1
    8de0:	1b5b      	subs	r3, r3, r5
    8de2:	0158      	lsls	r0, r3, #5
    8de4:	d5d0      	bpl.n	8d88 <__aeabi_fsub+0x38>
    8de6:	019b      	lsls	r3, r3, #6
    8de8:	099f      	lsrs	r7, r3, #6
    8dea:	1c38      	adds	r0, r7, #0
    8dec:	f002 f876 	bl	aedc <__clzsi2>
    8df0:	1f42      	subs	r2, r0, #5
    8df2:	4097      	lsls	r7, r2
    8df4:	4294      	cmp	r4, r2
    8df6:	dc5f      	bgt.n	8eb8 <__aeabi_fsub+0x168>
    8df8:	1b14      	subs	r4, r2, r4
    8dfa:	231f      	movs	r3, #31
    8dfc:	1b1b      	subs	r3, r3, r4
    8dfe:	1c3a      	adds	r2, r7, #0
    8e00:	409f      	lsls	r7, r3
    8e02:	1c61      	adds	r1, r4, #1
    8e04:	1c3b      	adds	r3, r7, #0
    8e06:	40ca      	lsrs	r2, r1
    8e08:	1e5f      	subs	r7, r3, #1
    8e0a:	41bb      	sbcs	r3, r7
    8e0c:	4313      	orrs	r3, r2
    8e0e:	2400      	movs	r4, #0
    8e10:	e7ba      	b.n	8d88 <__aeabi_fsub+0x38>
    8e12:	1e13      	subs	r3, r2, #0
    8e14:	d1b8      	bne.n	8d88 <__aeabi_fsub+0x38>
    8e16:	2300      	movs	r3, #0
    8e18:	2200      	movs	r2, #0
    8e1a:	08db      	lsrs	r3, r3, #3
    8e1c:	2cff      	cmp	r4, #255	; 0xff
    8e1e:	d104      	bne.n	8e2a <__aeabi_fsub+0xda>
    8e20:	2b00      	cmp	r3, #0
    8e22:	d047      	beq.n	8eb4 <__aeabi_fsub+0x164>
    8e24:	2080      	movs	r0, #128	; 0x80
    8e26:	03c0      	lsls	r0, r0, #15
    8e28:	4303      	orrs	r3, r0
    8e2a:	025b      	lsls	r3, r3, #9
    8e2c:	0a5b      	lsrs	r3, r3, #9
    8e2e:	e7bf      	b.n	8db0 <__aeabi_fsub+0x60>
    8e30:	1a21      	subs	r1, r4, r0
    8e32:	2900      	cmp	r1, #0
    8e34:	dd44      	ble.n	8ec0 <__aeabi_fsub+0x170>
    8e36:	2800      	cmp	r0, #0
    8e38:	d027      	beq.n	8e8a <__aeabi_fsub+0x13a>
    8e3a:	2cff      	cmp	r4, #255	; 0xff
    8e3c:	d0a4      	beq.n	8d88 <__aeabi_fsub+0x38>
    8e3e:	2080      	movs	r0, #128	; 0x80
    8e40:	04c0      	lsls	r0, r0, #19
    8e42:	4305      	orrs	r5, r0
    8e44:	291b      	cmp	r1, #27
    8e46:	dd00      	ble.n	8e4a <__aeabi_fsub+0xfa>
    8e48:	e0f2      	b.n	9030 <__aeabi_fsub+0x2e0>
    8e4a:	1c28      	adds	r0, r5, #0
    8e4c:	2720      	movs	r7, #32
    8e4e:	40c8      	lsrs	r0, r1
    8e50:	1a79      	subs	r1, r7, r1
    8e52:	408d      	lsls	r5, r1
    8e54:	1e69      	subs	r1, r5, #1
    8e56:	418d      	sbcs	r5, r1
    8e58:	4305      	orrs	r5, r0
    8e5a:	195b      	adds	r3, r3, r5
    8e5c:	0159      	lsls	r1, r3, #5
    8e5e:	d400      	bmi.n	8e62 <__aeabi_fsub+0x112>
    8e60:	e792      	b.n	8d88 <__aeabi_fsub+0x38>
    8e62:	3401      	adds	r4, #1
    8e64:	2cff      	cmp	r4, #255	; 0xff
    8e66:	d059      	beq.n	8f1c <__aeabi_fsub+0x1cc>
    8e68:	4973      	ldr	r1, [pc, #460]	; (9038 <__aeabi_fsub+0x2e8>)
    8e6a:	2201      	movs	r2, #1
    8e6c:	401a      	ands	r2, r3
    8e6e:	400b      	ands	r3, r1
    8e70:	085b      	lsrs	r3, r3, #1
    8e72:	4313      	orrs	r3, r2
    8e74:	e788      	b.n	8d88 <__aeabi_fsub+0x38>
    8e76:	2d00      	cmp	r5, #0
    8e78:	d000      	beq.n	8e7c <__aeabi_fsub+0x12c>
    8e7a:	e77a      	b.n	8d72 <__aeabi_fsub+0x22>
    8e7c:	e777      	b.n	8d6e <__aeabi_fsub+0x1e>
    8e7e:	3a01      	subs	r2, #1
    8e80:	2a00      	cmp	r2, #0
    8e82:	d0ad      	beq.n	8de0 <__aeabi_fsub+0x90>
    8e84:	2cff      	cmp	r4, #255	; 0xff
    8e86:	d1a0      	bne.n	8dca <__aeabi_fsub+0x7a>
    8e88:	e77e      	b.n	8d88 <__aeabi_fsub+0x38>
    8e8a:	2d00      	cmp	r5, #0
    8e8c:	d100      	bne.n	8e90 <__aeabi_fsub+0x140>
    8e8e:	e77b      	b.n	8d88 <__aeabi_fsub+0x38>
    8e90:	3901      	subs	r1, #1
    8e92:	2900      	cmp	r1, #0
    8e94:	d0e1      	beq.n	8e5a <__aeabi_fsub+0x10a>
    8e96:	2cff      	cmp	r4, #255	; 0xff
    8e98:	d1d4      	bne.n	8e44 <__aeabi_fsub+0xf4>
    8e9a:	e775      	b.n	8d88 <__aeabi_fsub+0x38>
    8e9c:	2a00      	cmp	r2, #0
    8e9e:	d11b      	bne.n	8ed8 <__aeabi_fsub+0x188>
    8ea0:	1c62      	adds	r2, r4, #1
    8ea2:	b2d2      	uxtb	r2, r2
    8ea4:	2a01      	cmp	r2, #1
    8ea6:	dd4b      	ble.n	8f40 <__aeabi_fsub+0x1f0>
    8ea8:	1b5f      	subs	r7, r3, r5
    8eaa:	017a      	lsls	r2, r7, #5
    8eac:	d523      	bpl.n	8ef6 <__aeabi_fsub+0x1a6>
    8eae:	1aef      	subs	r7, r5, r3
    8eb0:	1c0e      	adds	r6, r1, #0
    8eb2:	e79a      	b.n	8dea <__aeabi_fsub+0x9a>
    8eb4:	2300      	movs	r3, #0
    8eb6:	e77b      	b.n	8db0 <__aeabi_fsub+0x60>
    8eb8:	4b5f      	ldr	r3, [pc, #380]	; (9038 <__aeabi_fsub+0x2e8>)
    8eba:	1aa4      	subs	r4, r4, r2
    8ebc:	403b      	ands	r3, r7
    8ebe:	e763      	b.n	8d88 <__aeabi_fsub+0x38>
    8ec0:	2900      	cmp	r1, #0
    8ec2:	d146      	bne.n	8f52 <__aeabi_fsub+0x202>
    8ec4:	1c61      	adds	r1, r4, #1
    8ec6:	b2c8      	uxtb	r0, r1
    8ec8:	2801      	cmp	r0, #1
    8eca:	dd29      	ble.n	8f20 <__aeabi_fsub+0x1d0>
    8ecc:	29ff      	cmp	r1, #255	; 0xff
    8ece:	d024      	beq.n	8f1a <__aeabi_fsub+0x1ca>
    8ed0:	18eb      	adds	r3, r5, r3
    8ed2:	085b      	lsrs	r3, r3, #1
    8ed4:	1c0c      	adds	r4, r1, #0
    8ed6:	e757      	b.n	8d88 <__aeabi_fsub+0x38>
    8ed8:	2c00      	cmp	r4, #0
    8eda:	d013      	beq.n	8f04 <__aeabi_fsub+0x1b4>
    8edc:	28ff      	cmp	r0, #255	; 0xff
    8ede:	d018      	beq.n	8f12 <__aeabi_fsub+0x1c2>
    8ee0:	2480      	movs	r4, #128	; 0x80
    8ee2:	04e4      	lsls	r4, r4, #19
    8ee4:	4252      	negs	r2, r2
    8ee6:	4323      	orrs	r3, r4
    8ee8:	2a1b      	cmp	r2, #27
    8eea:	dd4d      	ble.n	8f88 <__aeabi_fsub+0x238>
    8eec:	2301      	movs	r3, #1
    8eee:	1aeb      	subs	r3, r5, r3
    8ef0:	1c04      	adds	r4, r0, #0
    8ef2:	1c0e      	adds	r6, r1, #0
    8ef4:	e775      	b.n	8de2 <__aeabi_fsub+0x92>
    8ef6:	2f00      	cmp	r7, #0
    8ef8:	d000      	beq.n	8efc <__aeabi_fsub+0x1ac>
    8efa:	e776      	b.n	8dea <__aeabi_fsub+0x9a>
    8efc:	2300      	movs	r3, #0
    8efe:	2200      	movs	r2, #0
    8f00:	2400      	movs	r4, #0
    8f02:	e78a      	b.n	8e1a <__aeabi_fsub+0xca>
    8f04:	2b00      	cmp	r3, #0
    8f06:	d03b      	beq.n	8f80 <__aeabi_fsub+0x230>
    8f08:	43d2      	mvns	r2, r2
    8f0a:	2a00      	cmp	r2, #0
    8f0c:	d0ef      	beq.n	8eee <__aeabi_fsub+0x19e>
    8f0e:	28ff      	cmp	r0, #255	; 0xff
    8f10:	d1ea      	bne.n	8ee8 <__aeabi_fsub+0x198>
    8f12:	1c2b      	adds	r3, r5, #0
    8f14:	24ff      	movs	r4, #255	; 0xff
    8f16:	1c0e      	adds	r6, r1, #0
    8f18:	e736      	b.n	8d88 <__aeabi_fsub+0x38>
    8f1a:	24ff      	movs	r4, #255	; 0xff
    8f1c:	2300      	movs	r3, #0
    8f1e:	e77c      	b.n	8e1a <__aeabi_fsub+0xca>
    8f20:	2c00      	cmp	r4, #0
    8f22:	d15c      	bne.n	8fde <__aeabi_fsub+0x28e>
    8f24:	2b00      	cmp	r3, #0
    8f26:	d100      	bne.n	8f2a <__aeabi_fsub+0x1da>
    8f28:	e080      	b.n	902c <__aeabi_fsub+0x2dc>
    8f2a:	2d00      	cmp	r5, #0
    8f2c:	d100      	bne.n	8f30 <__aeabi_fsub+0x1e0>
    8f2e:	e72b      	b.n	8d88 <__aeabi_fsub+0x38>
    8f30:	195b      	adds	r3, r3, r5
    8f32:	0158      	lsls	r0, r3, #5
    8f34:	d400      	bmi.n	8f38 <__aeabi_fsub+0x1e8>
    8f36:	e727      	b.n	8d88 <__aeabi_fsub+0x38>
    8f38:	4a3f      	ldr	r2, [pc, #252]	; (9038 <__aeabi_fsub+0x2e8>)
    8f3a:	2401      	movs	r4, #1
    8f3c:	4013      	ands	r3, r2
    8f3e:	e723      	b.n	8d88 <__aeabi_fsub+0x38>
    8f40:	2c00      	cmp	r4, #0
    8f42:	d115      	bne.n	8f70 <__aeabi_fsub+0x220>
    8f44:	2b00      	cmp	r3, #0
    8f46:	d140      	bne.n	8fca <__aeabi_fsub+0x27a>
    8f48:	2d00      	cmp	r5, #0
    8f4a:	d063      	beq.n	9014 <__aeabi_fsub+0x2c4>
    8f4c:	1c2b      	adds	r3, r5, #0
    8f4e:	1c0e      	adds	r6, r1, #0
    8f50:	e71a      	b.n	8d88 <__aeabi_fsub+0x38>
    8f52:	2c00      	cmp	r4, #0
    8f54:	d121      	bne.n	8f9a <__aeabi_fsub+0x24a>
    8f56:	2b00      	cmp	r3, #0
    8f58:	d054      	beq.n	9004 <__aeabi_fsub+0x2b4>
    8f5a:	43c9      	mvns	r1, r1
    8f5c:	2900      	cmp	r1, #0
    8f5e:	d004      	beq.n	8f6a <__aeabi_fsub+0x21a>
    8f60:	28ff      	cmp	r0, #255	; 0xff
    8f62:	d04c      	beq.n	8ffe <__aeabi_fsub+0x2ae>
    8f64:	291b      	cmp	r1, #27
    8f66:	dd58      	ble.n	901a <__aeabi_fsub+0x2ca>
    8f68:	2301      	movs	r3, #1
    8f6a:	195b      	adds	r3, r3, r5
    8f6c:	1c04      	adds	r4, r0, #0
    8f6e:	e775      	b.n	8e5c <__aeabi_fsub+0x10c>
    8f70:	2b00      	cmp	r3, #0
    8f72:	d119      	bne.n	8fa8 <__aeabi_fsub+0x258>
    8f74:	2d00      	cmp	r5, #0
    8f76:	d048      	beq.n	900a <__aeabi_fsub+0x2ba>
    8f78:	1c2b      	adds	r3, r5, #0
    8f7a:	1c0e      	adds	r6, r1, #0
    8f7c:	24ff      	movs	r4, #255	; 0xff
    8f7e:	e703      	b.n	8d88 <__aeabi_fsub+0x38>
    8f80:	1c2b      	adds	r3, r5, #0
    8f82:	1c04      	adds	r4, r0, #0
    8f84:	1c0e      	adds	r6, r1, #0
    8f86:	e6ff      	b.n	8d88 <__aeabi_fsub+0x38>
    8f88:	1c1c      	adds	r4, r3, #0
    8f8a:	2620      	movs	r6, #32
    8f8c:	40d4      	lsrs	r4, r2
    8f8e:	1ab2      	subs	r2, r6, r2
    8f90:	4093      	lsls	r3, r2
    8f92:	1e5a      	subs	r2, r3, #1
    8f94:	4193      	sbcs	r3, r2
    8f96:	4323      	orrs	r3, r4
    8f98:	e7a9      	b.n	8eee <__aeabi_fsub+0x19e>
    8f9a:	28ff      	cmp	r0, #255	; 0xff
    8f9c:	d02f      	beq.n	8ffe <__aeabi_fsub+0x2ae>
    8f9e:	2480      	movs	r4, #128	; 0x80
    8fa0:	04e4      	lsls	r4, r4, #19
    8fa2:	4249      	negs	r1, r1
    8fa4:	4323      	orrs	r3, r4
    8fa6:	e7dd      	b.n	8f64 <__aeabi_fsub+0x214>
    8fa8:	24ff      	movs	r4, #255	; 0xff
    8faa:	2d00      	cmp	r5, #0
    8fac:	d100      	bne.n	8fb0 <__aeabi_fsub+0x260>
    8fae:	e6eb      	b.n	8d88 <__aeabi_fsub+0x38>
    8fb0:	2280      	movs	r2, #128	; 0x80
    8fb2:	08db      	lsrs	r3, r3, #3
    8fb4:	03d2      	lsls	r2, r2, #15
    8fb6:	4213      	tst	r3, r2
    8fb8:	d004      	beq.n	8fc4 <__aeabi_fsub+0x274>
    8fba:	08ed      	lsrs	r5, r5, #3
    8fbc:	4215      	tst	r5, r2
    8fbe:	d101      	bne.n	8fc4 <__aeabi_fsub+0x274>
    8fc0:	1c2b      	adds	r3, r5, #0
    8fc2:	1c0e      	adds	r6, r1, #0
    8fc4:	00db      	lsls	r3, r3, #3
    8fc6:	24ff      	movs	r4, #255	; 0xff
    8fc8:	e6de      	b.n	8d88 <__aeabi_fsub+0x38>
    8fca:	2d00      	cmp	r5, #0
    8fcc:	d100      	bne.n	8fd0 <__aeabi_fsub+0x280>
    8fce:	e6db      	b.n	8d88 <__aeabi_fsub+0x38>
    8fd0:	1b5a      	subs	r2, r3, r5
    8fd2:	0150      	lsls	r0, r2, #5
    8fd4:	d400      	bmi.n	8fd8 <__aeabi_fsub+0x288>
    8fd6:	e71c      	b.n	8e12 <__aeabi_fsub+0xc2>
    8fd8:	1aeb      	subs	r3, r5, r3
    8fda:	1c0e      	adds	r6, r1, #0
    8fdc:	e6d4      	b.n	8d88 <__aeabi_fsub+0x38>
    8fde:	2b00      	cmp	r3, #0
    8fe0:	d00d      	beq.n	8ffe <__aeabi_fsub+0x2ae>
    8fe2:	24ff      	movs	r4, #255	; 0xff
    8fe4:	2d00      	cmp	r5, #0
    8fe6:	d100      	bne.n	8fea <__aeabi_fsub+0x29a>
    8fe8:	e6ce      	b.n	8d88 <__aeabi_fsub+0x38>
    8fea:	2280      	movs	r2, #128	; 0x80
    8fec:	08db      	lsrs	r3, r3, #3
    8fee:	03d2      	lsls	r2, r2, #15
    8ff0:	4213      	tst	r3, r2
    8ff2:	d0e7      	beq.n	8fc4 <__aeabi_fsub+0x274>
    8ff4:	08ed      	lsrs	r5, r5, #3
    8ff6:	4215      	tst	r5, r2
    8ff8:	d1e4      	bne.n	8fc4 <__aeabi_fsub+0x274>
    8ffa:	1c2b      	adds	r3, r5, #0
    8ffc:	e7e2      	b.n	8fc4 <__aeabi_fsub+0x274>
    8ffe:	1c2b      	adds	r3, r5, #0
    9000:	24ff      	movs	r4, #255	; 0xff
    9002:	e6c1      	b.n	8d88 <__aeabi_fsub+0x38>
    9004:	1c2b      	adds	r3, r5, #0
    9006:	1c04      	adds	r4, r0, #0
    9008:	e6be      	b.n	8d88 <__aeabi_fsub+0x38>
    900a:	2380      	movs	r3, #128	; 0x80
    900c:	2200      	movs	r2, #0
    900e:	049b      	lsls	r3, r3, #18
    9010:	24ff      	movs	r4, #255	; 0xff
    9012:	e702      	b.n	8e1a <__aeabi_fsub+0xca>
    9014:	1c23      	adds	r3, r4, #0
    9016:	2200      	movs	r2, #0
    9018:	e6ff      	b.n	8e1a <__aeabi_fsub+0xca>
    901a:	1c1c      	adds	r4, r3, #0
    901c:	2720      	movs	r7, #32
    901e:	40cc      	lsrs	r4, r1
    9020:	1a79      	subs	r1, r7, r1
    9022:	408b      	lsls	r3, r1
    9024:	1e59      	subs	r1, r3, #1
    9026:	418b      	sbcs	r3, r1
    9028:	4323      	orrs	r3, r4
    902a:	e79e      	b.n	8f6a <__aeabi_fsub+0x21a>
    902c:	1c2b      	adds	r3, r5, #0
    902e:	e6ab      	b.n	8d88 <__aeabi_fsub+0x38>
    9030:	2501      	movs	r5, #1
    9032:	e712      	b.n	8e5a <__aeabi_fsub+0x10a>
    9034:	2501      	movs	r5, #1
    9036:	e6d3      	b.n	8de0 <__aeabi_fsub+0x90>
    9038:	fbffffff 	.word	0xfbffffff

0000903c <__aeabi_f2iz>:
    903c:	0243      	lsls	r3, r0, #9
    903e:	0a59      	lsrs	r1, r3, #9
    9040:	0043      	lsls	r3, r0, #1
    9042:	0fc2      	lsrs	r2, r0, #31
    9044:	0e1b      	lsrs	r3, r3, #24
    9046:	2000      	movs	r0, #0
    9048:	2b7e      	cmp	r3, #126	; 0x7e
    904a:	dd0d      	ble.n	9068 <__aeabi_f2iz+0x2c>
    904c:	2b9d      	cmp	r3, #157	; 0x9d
    904e:	dc0c      	bgt.n	906a <__aeabi_f2iz+0x2e>
    9050:	2080      	movs	r0, #128	; 0x80
    9052:	0400      	lsls	r0, r0, #16
    9054:	4301      	orrs	r1, r0
    9056:	2b95      	cmp	r3, #149	; 0x95
    9058:	dc0a      	bgt.n	9070 <__aeabi_f2iz+0x34>
    905a:	2096      	movs	r0, #150	; 0x96
    905c:	1ac3      	subs	r3, r0, r3
    905e:	40d9      	lsrs	r1, r3
    9060:	4248      	negs	r0, r1
    9062:	2a00      	cmp	r2, #0
    9064:	d100      	bne.n	9068 <__aeabi_f2iz+0x2c>
    9066:	1c08      	adds	r0, r1, #0
    9068:	4770      	bx	lr
    906a:	4b03      	ldr	r3, [pc, #12]	; (9078 <__aeabi_f2iz+0x3c>)
    906c:	18d0      	adds	r0, r2, r3
    906e:	e7fb      	b.n	9068 <__aeabi_f2iz+0x2c>
    9070:	3b96      	subs	r3, #150	; 0x96
    9072:	4099      	lsls	r1, r3
    9074:	e7f4      	b.n	9060 <__aeabi_f2iz+0x24>
    9076:	46c0      	nop			; (mov r8, r8)
    9078:	7fffffff 	.word	0x7fffffff

0000907c <__aeabi_i2f>:
    907c:	b570      	push	{r4, r5, r6, lr}
    907e:	1e04      	subs	r4, r0, #0
    9080:	d03c      	beq.n	90fc <__aeabi_i2f+0x80>
    9082:	0fc6      	lsrs	r6, r0, #31
    9084:	d000      	beq.n	9088 <__aeabi_i2f+0xc>
    9086:	4244      	negs	r4, r0
    9088:	1c20      	adds	r0, r4, #0
    908a:	f001 ff27 	bl	aedc <__clzsi2>
    908e:	239e      	movs	r3, #158	; 0x9e
    9090:	1c25      	adds	r5, r4, #0
    9092:	1a1b      	subs	r3, r3, r0
    9094:	2b96      	cmp	r3, #150	; 0x96
    9096:	dc0c      	bgt.n	90b2 <__aeabi_i2f+0x36>
    9098:	3808      	subs	r0, #8
    909a:	4084      	lsls	r4, r0
    909c:	0264      	lsls	r4, r4, #9
    909e:	0a64      	lsrs	r4, r4, #9
    90a0:	b2db      	uxtb	r3, r3
    90a2:	1c32      	adds	r2, r6, #0
    90a4:	0264      	lsls	r4, r4, #9
    90a6:	05db      	lsls	r3, r3, #23
    90a8:	0a60      	lsrs	r0, r4, #9
    90aa:	07d2      	lsls	r2, r2, #31
    90ac:	4318      	orrs	r0, r3
    90ae:	4310      	orrs	r0, r2
    90b0:	bd70      	pop	{r4, r5, r6, pc}
    90b2:	2b99      	cmp	r3, #153	; 0x99
    90b4:	dd0a      	ble.n	90cc <__aeabi_i2f+0x50>
    90b6:	2205      	movs	r2, #5
    90b8:	1a12      	subs	r2, r2, r0
    90ba:	1c21      	adds	r1, r4, #0
    90bc:	40d1      	lsrs	r1, r2
    90be:	1c0a      	adds	r2, r1, #0
    90c0:	1c01      	adds	r1, r0, #0
    90c2:	311b      	adds	r1, #27
    90c4:	408d      	lsls	r5, r1
    90c6:	1e69      	subs	r1, r5, #1
    90c8:	418d      	sbcs	r5, r1
    90ca:	4315      	orrs	r5, r2
    90cc:	2805      	cmp	r0, #5
    90ce:	dd01      	ble.n	90d4 <__aeabi_i2f+0x58>
    90d0:	1f42      	subs	r2, r0, #5
    90d2:	4095      	lsls	r5, r2
    90d4:	4c16      	ldr	r4, [pc, #88]	; (9130 <__aeabi_i2f+0xb4>)
    90d6:	402c      	ands	r4, r5
    90d8:	076a      	lsls	r2, r5, #29
    90da:	d004      	beq.n	90e6 <__aeabi_i2f+0x6a>
    90dc:	220f      	movs	r2, #15
    90de:	4015      	ands	r5, r2
    90e0:	2d04      	cmp	r5, #4
    90e2:	d000      	beq.n	90e6 <__aeabi_i2f+0x6a>
    90e4:	3404      	adds	r4, #4
    90e6:	0161      	lsls	r1, r4, #5
    90e8:	d50c      	bpl.n	9104 <__aeabi_i2f+0x88>
    90ea:	239f      	movs	r3, #159	; 0x9f
    90ec:	1a18      	subs	r0, r3, r0
    90ee:	28ff      	cmp	r0, #255	; 0xff
    90f0:	d01a      	beq.n	9128 <__aeabi_i2f+0xac>
    90f2:	01a4      	lsls	r4, r4, #6
    90f4:	0a64      	lsrs	r4, r4, #9
    90f6:	b2c3      	uxtb	r3, r0
    90f8:	1c32      	adds	r2, r6, #0
    90fa:	e7d3      	b.n	90a4 <__aeabi_i2f+0x28>
    90fc:	2200      	movs	r2, #0
    90fe:	2300      	movs	r3, #0
    9100:	2400      	movs	r4, #0
    9102:	e7cf      	b.n	90a4 <__aeabi_i2f+0x28>
    9104:	08e4      	lsrs	r4, r4, #3
    9106:	2bff      	cmp	r3, #255	; 0xff
    9108:	d004      	beq.n	9114 <__aeabi_i2f+0x98>
    910a:	0264      	lsls	r4, r4, #9
    910c:	0a64      	lsrs	r4, r4, #9
    910e:	b2db      	uxtb	r3, r3
    9110:	1c32      	adds	r2, r6, #0
    9112:	e7c7      	b.n	90a4 <__aeabi_i2f+0x28>
    9114:	2c00      	cmp	r4, #0
    9116:	d004      	beq.n	9122 <__aeabi_i2f+0xa6>
    9118:	2080      	movs	r0, #128	; 0x80
    911a:	03c0      	lsls	r0, r0, #15
    911c:	4304      	orrs	r4, r0
    911e:	0264      	lsls	r4, r4, #9
    9120:	0a64      	lsrs	r4, r4, #9
    9122:	1c32      	adds	r2, r6, #0
    9124:	23ff      	movs	r3, #255	; 0xff
    9126:	e7bd      	b.n	90a4 <__aeabi_i2f+0x28>
    9128:	1c32      	adds	r2, r6, #0
    912a:	23ff      	movs	r3, #255	; 0xff
    912c:	2400      	movs	r4, #0
    912e:	e7b9      	b.n	90a4 <__aeabi_i2f+0x28>
    9130:	fbffffff 	.word	0xfbffffff

00009134 <__aeabi_dadd>:
    9134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9136:	465f      	mov	r7, fp
    9138:	4656      	mov	r6, sl
    913a:	4644      	mov	r4, r8
    913c:	464d      	mov	r5, r9
    913e:	b4f0      	push	{r4, r5, r6, r7}
    9140:	030c      	lsls	r4, r1, #12
    9142:	004d      	lsls	r5, r1, #1
    9144:	0fce      	lsrs	r6, r1, #31
    9146:	0a61      	lsrs	r1, r4, #9
    9148:	0f44      	lsrs	r4, r0, #29
    914a:	4321      	orrs	r1, r4
    914c:	00c4      	lsls	r4, r0, #3
    914e:	0318      	lsls	r0, r3, #12
    9150:	4680      	mov	r8, r0
    9152:	0058      	lsls	r0, r3, #1
    9154:	0d40      	lsrs	r0, r0, #21
    9156:	4682      	mov	sl, r0
    9158:	0fd8      	lsrs	r0, r3, #31
    915a:	4684      	mov	ip, r0
    915c:	4640      	mov	r0, r8
    915e:	0a40      	lsrs	r0, r0, #9
    9160:	0f53      	lsrs	r3, r2, #29
    9162:	4303      	orrs	r3, r0
    9164:	00d0      	lsls	r0, r2, #3
    9166:	0d6d      	lsrs	r5, r5, #21
    9168:	1c37      	adds	r7, r6, #0
    916a:	4683      	mov	fp, r0
    916c:	4652      	mov	r2, sl
    916e:	4566      	cmp	r6, ip
    9170:	d100      	bne.n	9174 <__aeabi_dadd+0x40>
    9172:	e0a4      	b.n	92be <__aeabi_dadd+0x18a>
    9174:	1aaf      	subs	r7, r5, r2
    9176:	2f00      	cmp	r7, #0
    9178:	dc00      	bgt.n	917c <__aeabi_dadd+0x48>
    917a:	e109      	b.n	9390 <__aeabi_dadd+0x25c>
    917c:	2a00      	cmp	r2, #0
    917e:	d13b      	bne.n	91f8 <__aeabi_dadd+0xc4>
    9180:	4318      	orrs	r0, r3
    9182:	d000      	beq.n	9186 <__aeabi_dadd+0x52>
    9184:	e0ea      	b.n	935c <__aeabi_dadd+0x228>
    9186:	0763      	lsls	r3, r4, #29
    9188:	d100      	bne.n	918c <__aeabi_dadd+0x58>
    918a:	e087      	b.n	929c <__aeabi_dadd+0x168>
    918c:	230f      	movs	r3, #15
    918e:	4023      	ands	r3, r4
    9190:	2b04      	cmp	r3, #4
    9192:	d100      	bne.n	9196 <__aeabi_dadd+0x62>
    9194:	e082      	b.n	929c <__aeabi_dadd+0x168>
    9196:	1d22      	adds	r2, r4, #4
    9198:	42a2      	cmp	r2, r4
    919a:	41a4      	sbcs	r4, r4
    919c:	4264      	negs	r4, r4
    919e:	2380      	movs	r3, #128	; 0x80
    91a0:	1909      	adds	r1, r1, r4
    91a2:	041b      	lsls	r3, r3, #16
    91a4:	400b      	ands	r3, r1
    91a6:	1c37      	adds	r7, r6, #0
    91a8:	1c14      	adds	r4, r2, #0
    91aa:	2b00      	cmp	r3, #0
    91ac:	d100      	bne.n	91b0 <__aeabi_dadd+0x7c>
    91ae:	e07c      	b.n	92aa <__aeabi_dadd+0x176>
    91b0:	4bce      	ldr	r3, [pc, #824]	; (94ec <__aeabi_dadd+0x3b8>)
    91b2:	3501      	adds	r5, #1
    91b4:	429d      	cmp	r5, r3
    91b6:	d100      	bne.n	91ba <__aeabi_dadd+0x86>
    91b8:	e105      	b.n	93c6 <__aeabi_dadd+0x292>
    91ba:	4bcd      	ldr	r3, [pc, #820]	; (94f0 <__aeabi_dadd+0x3bc>)
    91bc:	08e4      	lsrs	r4, r4, #3
    91be:	4019      	ands	r1, r3
    91c0:	0748      	lsls	r0, r1, #29
    91c2:	0249      	lsls	r1, r1, #9
    91c4:	4304      	orrs	r4, r0
    91c6:	0b0b      	lsrs	r3, r1, #12
    91c8:	2000      	movs	r0, #0
    91ca:	2100      	movs	r1, #0
    91cc:	031b      	lsls	r3, r3, #12
    91ce:	0b1a      	lsrs	r2, r3, #12
    91d0:	0d0b      	lsrs	r3, r1, #20
    91d2:	056d      	lsls	r5, r5, #21
    91d4:	051b      	lsls	r3, r3, #20
    91d6:	4313      	orrs	r3, r2
    91d8:	086a      	lsrs	r2, r5, #1
    91da:	4dc6      	ldr	r5, [pc, #792]	; (94f4 <__aeabi_dadd+0x3c0>)
    91dc:	07ff      	lsls	r7, r7, #31
    91de:	401d      	ands	r5, r3
    91e0:	4315      	orrs	r5, r2
    91e2:	006d      	lsls	r5, r5, #1
    91e4:	086d      	lsrs	r5, r5, #1
    91e6:	1c29      	adds	r1, r5, #0
    91e8:	4339      	orrs	r1, r7
    91ea:	1c20      	adds	r0, r4, #0
    91ec:	bc3c      	pop	{r2, r3, r4, r5}
    91ee:	4690      	mov	r8, r2
    91f0:	4699      	mov	r9, r3
    91f2:	46a2      	mov	sl, r4
    91f4:	46ab      	mov	fp, r5
    91f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    91f8:	48bc      	ldr	r0, [pc, #752]	; (94ec <__aeabi_dadd+0x3b8>)
    91fa:	4285      	cmp	r5, r0
    91fc:	d0c3      	beq.n	9186 <__aeabi_dadd+0x52>
    91fe:	2080      	movs	r0, #128	; 0x80
    9200:	0400      	lsls	r0, r0, #16
    9202:	4303      	orrs	r3, r0
    9204:	2f38      	cmp	r7, #56	; 0x38
    9206:	dd00      	ble.n	920a <__aeabi_dadd+0xd6>
    9208:	e0f0      	b.n	93ec <__aeabi_dadd+0x2b8>
    920a:	2f1f      	cmp	r7, #31
    920c:	dd00      	ble.n	9210 <__aeabi_dadd+0xdc>
    920e:	e124      	b.n	945a <__aeabi_dadd+0x326>
    9210:	2020      	movs	r0, #32
    9212:	1bc0      	subs	r0, r0, r7
    9214:	1c1a      	adds	r2, r3, #0
    9216:	4681      	mov	r9, r0
    9218:	4082      	lsls	r2, r0
    921a:	4658      	mov	r0, fp
    921c:	40f8      	lsrs	r0, r7
    921e:	4302      	orrs	r2, r0
    9220:	4694      	mov	ip, r2
    9222:	4658      	mov	r0, fp
    9224:	464a      	mov	r2, r9
    9226:	4090      	lsls	r0, r2
    9228:	1e42      	subs	r2, r0, #1
    922a:	4190      	sbcs	r0, r2
    922c:	40fb      	lsrs	r3, r7
    922e:	4662      	mov	r2, ip
    9230:	4302      	orrs	r2, r0
    9232:	1c1f      	adds	r7, r3, #0
    9234:	1aa2      	subs	r2, r4, r2
    9236:	4294      	cmp	r4, r2
    9238:	41a4      	sbcs	r4, r4
    923a:	4264      	negs	r4, r4
    923c:	1bc9      	subs	r1, r1, r7
    923e:	1b09      	subs	r1, r1, r4
    9240:	1c14      	adds	r4, r2, #0
    9242:	020b      	lsls	r3, r1, #8
    9244:	d59f      	bpl.n	9186 <__aeabi_dadd+0x52>
    9246:	0249      	lsls	r1, r1, #9
    9248:	0a4f      	lsrs	r7, r1, #9
    924a:	2f00      	cmp	r7, #0
    924c:	d100      	bne.n	9250 <__aeabi_dadd+0x11c>
    924e:	e0c8      	b.n	93e2 <__aeabi_dadd+0x2ae>
    9250:	1c38      	adds	r0, r7, #0
    9252:	f001 fe43 	bl	aedc <__clzsi2>
    9256:	1c02      	adds	r2, r0, #0
    9258:	3a08      	subs	r2, #8
    925a:	2a1f      	cmp	r2, #31
    925c:	dd00      	ble.n	9260 <__aeabi_dadd+0x12c>
    925e:	e0b5      	b.n	93cc <__aeabi_dadd+0x298>
    9260:	2128      	movs	r1, #40	; 0x28
    9262:	1a09      	subs	r1, r1, r0
    9264:	1c20      	adds	r0, r4, #0
    9266:	4097      	lsls	r7, r2
    9268:	40c8      	lsrs	r0, r1
    926a:	4307      	orrs	r7, r0
    926c:	4094      	lsls	r4, r2
    926e:	4295      	cmp	r5, r2
    9270:	dd00      	ble.n	9274 <__aeabi_dadd+0x140>
    9272:	e0b2      	b.n	93da <__aeabi_dadd+0x2a6>
    9274:	1b55      	subs	r5, r2, r5
    9276:	1c69      	adds	r1, r5, #1
    9278:	291f      	cmp	r1, #31
    927a:	dd00      	ble.n	927e <__aeabi_dadd+0x14a>
    927c:	e0dc      	b.n	9438 <__aeabi_dadd+0x304>
    927e:	221f      	movs	r2, #31
    9280:	1b55      	subs	r5, r2, r5
    9282:	1c3b      	adds	r3, r7, #0
    9284:	1c22      	adds	r2, r4, #0
    9286:	40ab      	lsls	r3, r5
    9288:	40ca      	lsrs	r2, r1
    928a:	40ac      	lsls	r4, r5
    928c:	1e65      	subs	r5, r4, #1
    928e:	41ac      	sbcs	r4, r5
    9290:	4313      	orrs	r3, r2
    9292:	40cf      	lsrs	r7, r1
    9294:	431c      	orrs	r4, r3
    9296:	1c39      	adds	r1, r7, #0
    9298:	2500      	movs	r5, #0
    929a:	e774      	b.n	9186 <__aeabi_dadd+0x52>
    929c:	2380      	movs	r3, #128	; 0x80
    929e:	041b      	lsls	r3, r3, #16
    92a0:	400b      	ands	r3, r1
    92a2:	1c37      	adds	r7, r6, #0
    92a4:	2b00      	cmp	r3, #0
    92a6:	d000      	beq.n	92aa <__aeabi_dadd+0x176>
    92a8:	e782      	b.n	91b0 <__aeabi_dadd+0x7c>
    92aa:	4b90      	ldr	r3, [pc, #576]	; (94ec <__aeabi_dadd+0x3b8>)
    92ac:	0748      	lsls	r0, r1, #29
    92ae:	08e4      	lsrs	r4, r4, #3
    92b0:	4304      	orrs	r4, r0
    92b2:	08c9      	lsrs	r1, r1, #3
    92b4:	429d      	cmp	r5, r3
    92b6:	d048      	beq.n	934a <__aeabi_dadd+0x216>
    92b8:	0309      	lsls	r1, r1, #12
    92ba:	0b0b      	lsrs	r3, r1, #12
    92bc:	e784      	b.n	91c8 <__aeabi_dadd+0x94>
    92be:	1aaa      	subs	r2, r5, r2
    92c0:	4694      	mov	ip, r2
    92c2:	2a00      	cmp	r2, #0
    92c4:	dc00      	bgt.n	92c8 <__aeabi_dadd+0x194>
    92c6:	e098      	b.n	93fa <__aeabi_dadd+0x2c6>
    92c8:	4650      	mov	r0, sl
    92ca:	2800      	cmp	r0, #0
    92cc:	d052      	beq.n	9374 <__aeabi_dadd+0x240>
    92ce:	4887      	ldr	r0, [pc, #540]	; (94ec <__aeabi_dadd+0x3b8>)
    92d0:	4285      	cmp	r5, r0
    92d2:	d100      	bne.n	92d6 <__aeabi_dadd+0x1a2>
    92d4:	e757      	b.n	9186 <__aeabi_dadd+0x52>
    92d6:	2080      	movs	r0, #128	; 0x80
    92d8:	0400      	lsls	r0, r0, #16
    92da:	4303      	orrs	r3, r0
    92dc:	4662      	mov	r2, ip
    92de:	2a38      	cmp	r2, #56	; 0x38
    92e0:	dd00      	ble.n	92e4 <__aeabi_dadd+0x1b0>
    92e2:	e0fc      	b.n	94de <__aeabi_dadd+0x3aa>
    92e4:	2a1f      	cmp	r2, #31
    92e6:	dd00      	ble.n	92ea <__aeabi_dadd+0x1b6>
    92e8:	e14a      	b.n	9580 <__aeabi_dadd+0x44c>
    92ea:	2220      	movs	r2, #32
    92ec:	4660      	mov	r0, ip
    92ee:	1a10      	subs	r0, r2, r0
    92f0:	1c1a      	adds	r2, r3, #0
    92f2:	4082      	lsls	r2, r0
    92f4:	4682      	mov	sl, r0
    92f6:	4691      	mov	r9, r2
    92f8:	4658      	mov	r0, fp
    92fa:	4662      	mov	r2, ip
    92fc:	40d0      	lsrs	r0, r2
    92fe:	464a      	mov	r2, r9
    9300:	4302      	orrs	r2, r0
    9302:	4690      	mov	r8, r2
    9304:	4658      	mov	r0, fp
    9306:	4652      	mov	r2, sl
    9308:	4090      	lsls	r0, r2
    930a:	1e42      	subs	r2, r0, #1
    930c:	4190      	sbcs	r0, r2
    930e:	4642      	mov	r2, r8
    9310:	4302      	orrs	r2, r0
    9312:	4660      	mov	r0, ip
    9314:	40c3      	lsrs	r3, r0
    9316:	1912      	adds	r2, r2, r4
    9318:	42a2      	cmp	r2, r4
    931a:	41a4      	sbcs	r4, r4
    931c:	4264      	negs	r4, r4
    931e:	1859      	adds	r1, r3, r1
    9320:	1909      	adds	r1, r1, r4
    9322:	1c14      	adds	r4, r2, #0
    9324:	0208      	lsls	r0, r1, #8
    9326:	d400      	bmi.n	932a <__aeabi_dadd+0x1f6>
    9328:	e72d      	b.n	9186 <__aeabi_dadd+0x52>
    932a:	4b70      	ldr	r3, [pc, #448]	; (94ec <__aeabi_dadd+0x3b8>)
    932c:	3501      	adds	r5, #1
    932e:	429d      	cmp	r5, r3
    9330:	d100      	bne.n	9334 <__aeabi_dadd+0x200>
    9332:	e122      	b.n	957a <__aeabi_dadd+0x446>
    9334:	4b6e      	ldr	r3, [pc, #440]	; (94f0 <__aeabi_dadd+0x3bc>)
    9336:	0860      	lsrs	r0, r4, #1
    9338:	4019      	ands	r1, r3
    933a:	2301      	movs	r3, #1
    933c:	4023      	ands	r3, r4
    933e:	1c1c      	adds	r4, r3, #0
    9340:	4304      	orrs	r4, r0
    9342:	07cb      	lsls	r3, r1, #31
    9344:	431c      	orrs	r4, r3
    9346:	0849      	lsrs	r1, r1, #1
    9348:	e71d      	b.n	9186 <__aeabi_dadd+0x52>
    934a:	1c23      	adds	r3, r4, #0
    934c:	430b      	orrs	r3, r1
    934e:	d03a      	beq.n	93c6 <__aeabi_dadd+0x292>
    9350:	2380      	movs	r3, #128	; 0x80
    9352:	031b      	lsls	r3, r3, #12
    9354:	430b      	orrs	r3, r1
    9356:	031b      	lsls	r3, r3, #12
    9358:	0b1b      	lsrs	r3, r3, #12
    935a:	e735      	b.n	91c8 <__aeabi_dadd+0x94>
    935c:	3f01      	subs	r7, #1
    935e:	2f00      	cmp	r7, #0
    9360:	d165      	bne.n	942e <__aeabi_dadd+0x2fa>
    9362:	4658      	mov	r0, fp
    9364:	1a22      	subs	r2, r4, r0
    9366:	4294      	cmp	r4, r2
    9368:	41a4      	sbcs	r4, r4
    936a:	4264      	negs	r4, r4
    936c:	1ac9      	subs	r1, r1, r3
    936e:	1b09      	subs	r1, r1, r4
    9370:	1c14      	adds	r4, r2, #0
    9372:	e766      	b.n	9242 <__aeabi_dadd+0x10e>
    9374:	4658      	mov	r0, fp
    9376:	4318      	orrs	r0, r3
    9378:	d100      	bne.n	937c <__aeabi_dadd+0x248>
    937a:	e704      	b.n	9186 <__aeabi_dadd+0x52>
    937c:	2201      	movs	r2, #1
    937e:	4252      	negs	r2, r2
    9380:	4494      	add	ip, r2
    9382:	4660      	mov	r0, ip
    9384:	2800      	cmp	r0, #0
    9386:	d000      	beq.n	938a <__aeabi_dadd+0x256>
    9388:	e0c5      	b.n	9516 <__aeabi_dadd+0x3e2>
    938a:	4658      	mov	r0, fp
    938c:	1902      	adds	r2, r0, r4
    938e:	e7c3      	b.n	9318 <__aeabi_dadd+0x1e4>
    9390:	2f00      	cmp	r7, #0
    9392:	d173      	bne.n	947c <__aeabi_dadd+0x348>
    9394:	1c68      	adds	r0, r5, #1
    9396:	0540      	lsls	r0, r0, #21
    9398:	0d40      	lsrs	r0, r0, #21
    939a:	2801      	cmp	r0, #1
    939c:	dc00      	bgt.n	93a0 <__aeabi_dadd+0x26c>
    939e:	e0de      	b.n	955e <__aeabi_dadd+0x42a>
    93a0:	465a      	mov	r2, fp
    93a2:	1aa2      	subs	r2, r4, r2
    93a4:	4294      	cmp	r4, r2
    93a6:	41bf      	sbcs	r7, r7
    93a8:	1ac8      	subs	r0, r1, r3
    93aa:	427f      	negs	r7, r7
    93ac:	1bc7      	subs	r7, r0, r7
    93ae:	0238      	lsls	r0, r7, #8
    93b0:	d400      	bmi.n	93b4 <__aeabi_dadd+0x280>
    93b2:	e089      	b.n	94c8 <__aeabi_dadd+0x394>
    93b4:	465a      	mov	r2, fp
    93b6:	1b14      	subs	r4, r2, r4
    93b8:	45a3      	cmp	fp, r4
    93ba:	4192      	sbcs	r2, r2
    93bc:	1a59      	subs	r1, r3, r1
    93be:	4252      	negs	r2, r2
    93c0:	1a8f      	subs	r7, r1, r2
    93c2:	4666      	mov	r6, ip
    93c4:	e741      	b.n	924a <__aeabi_dadd+0x116>
    93c6:	2300      	movs	r3, #0
    93c8:	2400      	movs	r4, #0
    93ca:	e6fd      	b.n	91c8 <__aeabi_dadd+0x94>
    93cc:	1c27      	adds	r7, r4, #0
    93ce:	3828      	subs	r0, #40	; 0x28
    93d0:	4087      	lsls	r7, r0
    93d2:	2400      	movs	r4, #0
    93d4:	4295      	cmp	r5, r2
    93d6:	dc00      	bgt.n	93da <__aeabi_dadd+0x2a6>
    93d8:	e74c      	b.n	9274 <__aeabi_dadd+0x140>
    93da:	4945      	ldr	r1, [pc, #276]	; (94f0 <__aeabi_dadd+0x3bc>)
    93dc:	1aad      	subs	r5, r5, r2
    93de:	4039      	ands	r1, r7
    93e0:	e6d1      	b.n	9186 <__aeabi_dadd+0x52>
    93e2:	1c20      	adds	r0, r4, #0
    93e4:	f001 fd7a 	bl	aedc <__clzsi2>
    93e8:	3020      	adds	r0, #32
    93ea:	e734      	b.n	9256 <__aeabi_dadd+0x122>
    93ec:	465a      	mov	r2, fp
    93ee:	431a      	orrs	r2, r3
    93f0:	1e53      	subs	r3, r2, #1
    93f2:	419a      	sbcs	r2, r3
    93f4:	b2d2      	uxtb	r2, r2
    93f6:	2700      	movs	r7, #0
    93f8:	e71c      	b.n	9234 <__aeabi_dadd+0x100>
    93fa:	2a00      	cmp	r2, #0
    93fc:	d000      	beq.n	9400 <__aeabi_dadd+0x2cc>
    93fe:	e0dc      	b.n	95ba <__aeabi_dadd+0x486>
    9400:	1c68      	adds	r0, r5, #1
    9402:	0542      	lsls	r2, r0, #21
    9404:	0d52      	lsrs	r2, r2, #21
    9406:	2a01      	cmp	r2, #1
    9408:	dc00      	bgt.n	940c <__aeabi_dadd+0x2d8>
    940a:	e08d      	b.n	9528 <__aeabi_dadd+0x3f4>
    940c:	4d37      	ldr	r5, [pc, #220]	; (94ec <__aeabi_dadd+0x3b8>)
    940e:	42a8      	cmp	r0, r5
    9410:	d100      	bne.n	9414 <__aeabi_dadd+0x2e0>
    9412:	e0f3      	b.n	95fc <__aeabi_dadd+0x4c8>
    9414:	465d      	mov	r5, fp
    9416:	192a      	adds	r2, r5, r4
    9418:	42a2      	cmp	r2, r4
    941a:	41a4      	sbcs	r4, r4
    941c:	4264      	negs	r4, r4
    941e:	1859      	adds	r1, r3, r1
    9420:	1909      	adds	r1, r1, r4
    9422:	07cc      	lsls	r4, r1, #31
    9424:	0852      	lsrs	r2, r2, #1
    9426:	4314      	orrs	r4, r2
    9428:	0849      	lsrs	r1, r1, #1
    942a:	1c05      	adds	r5, r0, #0
    942c:	e6ab      	b.n	9186 <__aeabi_dadd+0x52>
    942e:	482f      	ldr	r0, [pc, #188]	; (94ec <__aeabi_dadd+0x3b8>)
    9430:	4285      	cmp	r5, r0
    9432:	d000      	beq.n	9436 <__aeabi_dadd+0x302>
    9434:	e6e6      	b.n	9204 <__aeabi_dadd+0xd0>
    9436:	e6a6      	b.n	9186 <__aeabi_dadd+0x52>
    9438:	1c2b      	adds	r3, r5, #0
    943a:	3b1f      	subs	r3, #31
    943c:	1c3a      	adds	r2, r7, #0
    943e:	40da      	lsrs	r2, r3
    9440:	1c13      	adds	r3, r2, #0
    9442:	2920      	cmp	r1, #32
    9444:	d06c      	beq.n	9520 <__aeabi_dadd+0x3ec>
    9446:	223f      	movs	r2, #63	; 0x3f
    9448:	1b55      	subs	r5, r2, r5
    944a:	40af      	lsls	r7, r5
    944c:	433c      	orrs	r4, r7
    944e:	1e60      	subs	r0, r4, #1
    9450:	4184      	sbcs	r4, r0
    9452:	431c      	orrs	r4, r3
    9454:	2100      	movs	r1, #0
    9456:	2500      	movs	r5, #0
    9458:	e695      	b.n	9186 <__aeabi_dadd+0x52>
    945a:	1c38      	adds	r0, r7, #0
    945c:	3820      	subs	r0, #32
    945e:	1c1a      	adds	r2, r3, #0
    9460:	40c2      	lsrs	r2, r0
    9462:	1c10      	adds	r0, r2, #0
    9464:	2f20      	cmp	r7, #32
    9466:	d05d      	beq.n	9524 <__aeabi_dadd+0x3f0>
    9468:	2240      	movs	r2, #64	; 0x40
    946a:	1bd7      	subs	r7, r2, r7
    946c:	40bb      	lsls	r3, r7
    946e:	465a      	mov	r2, fp
    9470:	431a      	orrs	r2, r3
    9472:	1e53      	subs	r3, r2, #1
    9474:	419a      	sbcs	r2, r3
    9476:	4302      	orrs	r2, r0
    9478:	2700      	movs	r7, #0
    947a:	e6db      	b.n	9234 <__aeabi_dadd+0x100>
    947c:	2d00      	cmp	r5, #0
    947e:	d03b      	beq.n	94f8 <__aeabi_dadd+0x3c4>
    9480:	4d1a      	ldr	r5, [pc, #104]	; (94ec <__aeabi_dadd+0x3b8>)
    9482:	45aa      	cmp	sl, r5
    9484:	d100      	bne.n	9488 <__aeabi_dadd+0x354>
    9486:	e093      	b.n	95b0 <__aeabi_dadd+0x47c>
    9488:	2580      	movs	r5, #128	; 0x80
    948a:	042d      	lsls	r5, r5, #16
    948c:	427f      	negs	r7, r7
    948e:	4329      	orrs	r1, r5
    9490:	2f38      	cmp	r7, #56	; 0x38
    9492:	dd00      	ble.n	9496 <__aeabi_dadd+0x362>
    9494:	e0ac      	b.n	95f0 <__aeabi_dadd+0x4bc>
    9496:	2f1f      	cmp	r7, #31
    9498:	dd00      	ble.n	949c <__aeabi_dadd+0x368>
    949a:	e129      	b.n	96f0 <__aeabi_dadd+0x5bc>
    949c:	2520      	movs	r5, #32
    949e:	1bed      	subs	r5, r5, r7
    94a0:	1c08      	adds	r0, r1, #0
    94a2:	1c26      	adds	r6, r4, #0
    94a4:	40a8      	lsls	r0, r5
    94a6:	40fe      	lsrs	r6, r7
    94a8:	40ac      	lsls	r4, r5
    94aa:	4306      	orrs	r6, r0
    94ac:	1e65      	subs	r5, r4, #1
    94ae:	41ac      	sbcs	r4, r5
    94b0:	4334      	orrs	r4, r6
    94b2:	40f9      	lsrs	r1, r7
    94b4:	465d      	mov	r5, fp
    94b6:	1b2c      	subs	r4, r5, r4
    94b8:	45a3      	cmp	fp, r4
    94ba:	4192      	sbcs	r2, r2
    94bc:	1a5b      	subs	r3, r3, r1
    94be:	4252      	negs	r2, r2
    94c0:	1a99      	subs	r1, r3, r2
    94c2:	4655      	mov	r5, sl
    94c4:	4666      	mov	r6, ip
    94c6:	e6bc      	b.n	9242 <__aeabi_dadd+0x10e>
    94c8:	1c13      	adds	r3, r2, #0
    94ca:	433b      	orrs	r3, r7
    94cc:	1c14      	adds	r4, r2, #0
    94ce:	2b00      	cmp	r3, #0
    94d0:	d000      	beq.n	94d4 <__aeabi_dadd+0x3a0>
    94d2:	e6ba      	b.n	924a <__aeabi_dadd+0x116>
    94d4:	2700      	movs	r7, #0
    94d6:	2100      	movs	r1, #0
    94d8:	2500      	movs	r5, #0
    94da:	2400      	movs	r4, #0
    94dc:	e6e5      	b.n	92aa <__aeabi_dadd+0x176>
    94de:	465a      	mov	r2, fp
    94e0:	431a      	orrs	r2, r3
    94e2:	1e53      	subs	r3, r2, #1
    94e4:	419a      	sbcs	r2, r3
    94e6:	b2d2      	uxtb	r2, r2
    94e8:	2300      	movs	r3, #0
    94ea:	e714      	b.n	9316 <__aeabi_dadd+0x1e2>
    94ec:	000007ff 	.word	0x000007ff
    94f0:	ff7fffff 	.word	0xff7fffff
    94f4:	800fffff 	.word	0x800fffff
    94f8:	1c0d      	adds	r5, r1, #0
    94fa:	4325      	orrs	r5, r4
    94fc:	d058      	beq.n	95b0 <__aeabi_dadd+0x47c>
    94fe:	43ff      	mvns	r7, r7
    9500:	2f00      	cmp	r7, #0
    9502:	d151      	bne.n	95a8 <__aeabi_dadd+0x474>
    9504:	1b04      	subs	r4, r0, r4
    9506:	45a3      	cmp	fp, r4
    9508:	4192      	sbcs	r2, r2
    950a:	1a59      	subs	r1, r3, r1
    950c:	4252      	negs	r2, r2
    950e:	1a89      	subs	r1, r1, r2
    9510:	4655      	mov	r5, sl
    9512:	4666      	mov	r6, ip
    9514:	e695      	b.n	9242 <__aeabi_dadd+0x10e>
    9516:	4896      	ldr	r0, [pc, #600]	; (9770 <__aeabi_dadd+0x63c>)
    9518:	4285      	cmp	r5, r0
    951a:	d000      	beq.n	951e <__aeabi_dadd+0x3ea>
    951c:	e6de      	b.n	92dc <__aeabi_dadd+0x1a8>
    951e:	e632      	b.n	9186 <__aeabi_dadd+0x52>
    9520:	2700      	movs	r7, #0
    9522:	e793      	b.n	944c <__aeabi_dadd+0x318>
    9524:	2300      	movs	r3, #0
    9526:	e7a2      	b.n	946e <__aeabi_dadd+0x33a>
    9528:	1c08      	adds	r0, r1, #0
    952a:	4320      	orrs	r0, r4
    952c:	2d00      	cmp	r5, #0
    952e:	d000      	beq.n	9532 <__aeabi_dadd+0x3fe>
    9530:	e0c4      	b.n	96bc <__aeabi_dadd+0x588>
    9532:	2800      	cmp	r0, #0
    9534:	d100      	bne.n	9538 <__aeabi_dadd+0x404>
    9536:	e0f7      	b.n	9728 <__aeabi_dadd+0x5f4>
    9538:	4658      	mov	r0, fp
    953a:	4318      	orrs	r0, r3
    953c:	d100      	bne.n	9540 <__aeabi_dadd+0x40c>
    953e:	e622      	b.n	9186 <__aeabi_dadd+0x52>
    9540:	4658      	mov	r0, fp
    9542:	1902      	adds	r2, r0, r4
    9544:	42a2      	cmp	r2, r4
    9546:	41a4      	sbcs	r4, r4
    9548:	4264      	negs	r4, r4
    954a:	1859      	adds	r1, r3, r1
    954c:	1909      	adds	r1, r1, r4
    954e:	1c14      	adds	r4, r2, #0
    9550:	020a      	lsls	r2, r1, #8
    9552:	d400      	bmi.n	9556 <__aeabi_dadd+0x422>
    9554:	e617      	b.n	9186 <__aeabi_dadd+0x52>
    9556:	4b87      	ldr	r3, [pc, #540]	; (9774 <__aeabi_dadd+0x640>)
    9558:	2501      	movs	r5, #1
    955a:	4019      	ands	r1, r3
    955c:	e613      	b.n	9186 <__aeabi_dadd+0x52>
    955e:	1c08      	adds	r0, r1, #0
    9560:	4320      	orrs	r0, r4
    9562:	2d00      	cmp	r5, #0
    9564:	d139      	bne.n	95da <__aeabi_dadd+0x4a6>
    9566:	2800      	cmp	r0, #0
    9568:	d171      	bne.n	964e <__aeabi_dadd+0x51a>
    956a:	4659      	mov	r1, fp
    956c:	4319      	orrs	r1, r3
    956e:	d003      	beq.n	9578 <__aeabi_dadd+0x444>
    9570:	1c19      	adds	r1, r3, #0
    9572:	465c      	mov	r4, fp
    9574:	4666      	mov	r6, ip
    9576:	e606      	b.n	9186 <__aeabi_dadd+0x52>
    9578:	2700      	movs	r7, #0
    957a:	2100      	movs	r1, #0
    957c:	2400      	movs	r4, #0
    957e:	e694      	b.n	92aa <__aeabi_dadd+0x176>
    9580:	4660      	mov	r0, ip
    9582:	3820      	subs	r0, #32
    9584:	1c1a      	adds	r2, r3, #0
    9586:	40c2      	lsrs	r2, r0
    9588:	4660      	mov	r0, ip
    958a:	4691      	mov	r9, r2
    958c:	2820      	cmp	r0, #32
    958e:	d100      	bne.n	9592 <__aeabi_dadd+0x45e>
    9590:	e0ac      	b.n	96ec <__aeabi_dadd+0x5b8>
    9592:	2240      	movs	r2, #64	; 0x40
    9594:	1a12      	subs	r2, r2, r0
    9596:	4093      	lsls	r3, r2
    9598:	465a      	mov	r2, fp
    959a:	431a      	orrs	r2, r3
    959c:	1e53      	subs	r3, r2, #1
    959e:	419a      	sbcs	r2, r3
    95a0:	464b      	mov	r3, r9
    95a2:	431a      	orrs	r2, r3
    95a4:	2300      	movs	r3, #0
    95a6:	e6b6      	b.n	9316 <__aeabi_dadd+0x1e2>
    95a8:	4d71      	ldr	r5, [pc, #452]	; (9770 <__aeabi_dadd+0x63c>)
    95aa:	45aa      	cmp	sl, r5
    95ac:	d000      	beq.n	95b0 <__aeabi_dadd+0x47c>
    95ae:	e76f      	b.n	9490 <__aeabi_dadd+0x35c>
    95b0:	1c19      	adds	r1, r3, #0
    95b2:	465c      	mov	r4, fp
    95b4:	4655      	mov	r5, sl
    95b6:	4666      	mov	r6, ip
    95b8:	e5e5      	b.n	9186 <__aeabi_dadd+0x52>
    95ba:	2d00      	cmp	r5, #0
    95bc:	d122      	bne.n	9604 <__aeabi_dadd+0x4d0>
    95be:	1c0d      	adds	r5, r1, #0
    95c0:	4325      	orrs	r5, r4
    95c2:	d077      	beq.n	96b4 <__aeabi_dadd+0x580>
    95c4:	43d5      	mvns	r5, r2
    95c6:	2d00      	cmp	r5, #0
    95c8:	d171      	bne.n	96ae <__aeabi_dadd+0x57a>
    95ca:	445c      	add	r4, fp
    95cc:	455c      	cmp	r4, fp
    95ce:	4192      	sbcs	r2, r2
    95d0:	1859      	adds	r1, r3, r1
    95d2:	4252      	negs	r2, r2
    95d4:	1889      	adds	r1, r1, r2
    95d6:	4655      	mov	r5, sl
    95d8:	e6a4      	b.n	9324 <__aeabi_dadd+0x1f0>
    95da:	2800      	cmp	r0, #0
    95dc:	d14d      	bne.n	967a <__aeabi_dadd+0x546>
    95de:	4659      	mov	r1, fp
    95e0:	4319      	orrs	r1, r3
    95e2:	d100      	bne.n	95e6 <__aeabi_dadd+0x4b2>
    95e4:	e094      	b.n	9710 <__aeabi_dadd+0x5dc>
    95e6:	1c19      	adds	r1, r3, #0
    95e8:	465c      	mov	r4, fp
    95ea:	4666      	mov	r6, ip
    95ec:	4d60      	ldr	r5, [pc, #384]	; (9770 <__aeabi_dadd+0x63c>)
    95ee:	e5ca      	b.n	9186 <__aeabi_dadd+0x52>
    95f0:	430c      	orrs	r4, r1
    95f2:	1e61      	subs	r1, r4, #1
    95f4:	418c      	sbcs	r4, r1
    95f6:	b2e4      	uxtb	r4, r4
    95f8:	2100      	movs	r1, #0
    95fa:	e75b      	b.n	94b4 <__aeabi_dadd+0x380>
    95fc:	1c05      	adds	r5, r0, #0
    95fe:	2100      	movs	r1, #0
    9600:	2400      	movs	r4, #0
    9602:	e652      	b.n	92aa <__aeabi_dadd+0x176>
    9604:	4d5a      	ldr	r5, [pc, #360]	; (9770 <__aeabi_dadd+0x63c>)
    9606:	45aa      	cmp	sl, r5
    9608:	d054      	beq.n	96b4 <__aeabi_dadd+0x580>
    960a:	4255      	negs	r5, r2
    960c:	2280      	movs	r2, #128	; 0x80
    960e:	0410      	lsls	r0, r2, #16
    9610:	4301      	orrs	r1, r0
    9612:	2d38      	cmp	r5, #56	; 0x38
    9614:	dd00      	ble.n	9618 <__aeabi_dadd+0x4e4>
    9616:	e081      	b.n	971c <__aeabi_dadd+0x5e8>
    9618:	2d1f      	cmp	r5, #31
    961a:	dd00      	ble.n	961e <__aeabi_dadd+0x4ea>
    961c:	e092      	b.n	9744 <__aeabi_dadd+0x610>
    961e:	2220      	movs	r2, #32
    9620:	1b50      	subs	r0, r2, r5
    9622:	1c0a      	adds	r2, r1, #0
    9624:	4684      	mov	ip, r0
    9626:	4082      	lsls	r2, r0
    9628:	1c20      	adds	r0, r4, #0
    962a:	40e8      	lsrs	r0, r5
    962c:	4302      	orrs	r2, r0
    962e:	4690      	mov	r8, r2
    9630:	4662      	mov	r2, ip
    9632:	4094      	lsls	r4, r2
    9634:	1e60      	subs	r0, r4, #1
    9636:	4184      	sbcs	r4, r0
    9638:	4642      	mov	r2, r8
    963a:	4314      	orrs	r4, r2
    963c:	40e9      	lsrs	r1, r5
    963e:	445c      	add	r4, fp
    9640:	455c      	cmp	r4, fp
    9642:	4192      	sbcs	r2, r2
    9644:	18cb      	adds	r3, r1, r3
    9646:	4252      	negs	r2, r2
    9648:	1899      	adds	r1, r3, r2
    964a:	4655      	mov	r5, sl
    964c:	e66a      	b.n	9324 <__aeabi_dadd+0x1f0>
    964e:	4658      	mov	r0, fp
    9650:	4318      	orrs	r0, r3
    9652:	d100      	bne.n	9656 <__aeabi_dadd+0x522>
    9654:	e597      	b.n	9186 <__aeabi_dadd+0x52>
    9656:	4658      	mov	r0, fp
    9658:	1a27      	subs	r7, r4, r0
    965a:	42bc      	cmp	r4, r7
    965c:	4192      	sbcs	r2, r2
    965e:	1ac8      	subs	r0, r1, r3
    9660:	4252      	negs	r2, r2
    9662:	1a80      	subs	r0, r0, r2
    9664:	0202      	lsls	r2, r0, #8
    9666:	d566      	bpl.n	9736 <__aeabi_dadd+0x602>
    9668:	4658      	mov	r0, fp
    966a:	1b04      	subs	r4, r0, r4
    966c:	45a3      	cmp	fp, r4
    966e:	4192      	sbcs	r2, r2
    9670:	1a59      	subs	r1, r3, r1
    9672:	4252      	negs	r2, r2
    9674:	1a89      	subs	r1, r1, r2
    9676:	4666      	mov	r6, ip
    9678:	e585      	b.n	9186 <__aeabi_dadd+0x52>
    967a:	4658      	mov	r0, fp
    967c:	4318      	orrs	r0, r3
    967e:	d033      	beq.n	96e8 <__aeabi_dadd+0x5b4>
    9680:	0748      	lsls	r0, r1, #29
    9682:	08e4      	lsrs	r4, r4, #3
    9684:	4304      	orrs	r4, r0
    9686:	2080      	movs	r0, #128	; 0x80
    9688:	08c9      	lsrs	r1, r1, #3
    968a:	0300      	lsls	r0, r0, #12
    968c:	4201      	tst	r1, r0
    968e:	d008      	beq.n	96a2 <__aeabi_dadd+0x56e>
    9690:	08dd      	lsrs	r5, r3, #3
    9692:	4205      	tst	r5, r0
    9694:	d105      	bne.n	96a2 <__aeabi_dadd+0x56e>
    9696:	4659      	mov	r1, fp
    9698:	08ca      	lsrs	r2, r1, #3
    969a:	075c      	lsls	r4, r3, #29
    969c:	4314      	orrs	r4, r2
    969e:	1c29      	adds	r1, r5, #0
    96a0:	4666      	mov	r6, ip
    96a2:	0f63      	lsrs	r3, r4, #29
    96a4:	00c9      	lsls	r1, r1, #3
    96a6:	4319      	orrs	r1, r3
    96a8:	00e4      	lsls	r4, r4, #3
    96aa:	4d31      	ldr	r5, [pc, #196]	; (9770 <__aeabi_dadd+0x63c>)
    96ac:	e56b      	b.n	9186 <__aeabi_dadd+0x52>
    96ae:	4a30      	ldr	r2, [pc, #192]	; (9770 <__aeabi_dadd+0x63c>)
    96b0:	4592      	cmp	sl, r2
    96b2:	d1ae      	bne.n	9612 <__aeabi_dadd+0x4de>
    96b4:	1c19      	adds	r1, r3, #0
    96b6:	465c      	mov	r4, fp
    96b8:	4655      	mov	r5, sl
    96ba:	e564      	b.n	9186 <__aeabi_dadd+0x52>
    96bc:	2800      	cmp	r0, #0
    96be:	d036      	beq.n	972e <__aeabi_dadd+0x5fa>
    96c0:	4658      	mov	r0, fp
    96c2:	4318      	orrs	r0, r3
    96c4:	d010      	beq.n	96e8 <__aeabi_dadd+0x5b4>
    96c6:	2580      	movs	r5, #128	; 0x80
    96c8:	0748      	lsls	r0, r1, #29
    96ca:	08e4      	lsrs	r4, r4, #3
    96cc:	08c9      	lsrs	r1, r1, #3
    96ce:	032d      	lsls	r5, r5, #12
    96d0:	4304      	orrs	r4, r0
    96d2:	4229      	tst	r1, r5
    96d4:	d0e5      	beq.n	96a2 <__aeabi_dadd+0x56e>
    96d6:	08d8      	lsrs	r0, r3, #3
    96d8:	4228      	tst	r0, r5
    96da:	d1e2      	bne.n	96a2 <__aeabi_dadd+0x56e>
    96dc:	465d      	mov	r5, fp
    96de:	08ea      	lsrs	r2, r5, #3
    96e0:	075c      	lsls	r4, r3, #29
    96e2:	4314      	orrs	r4, r2
    96e4:	1c01      	adds	r1, r0, #0
    96e6:	e7dc      	b.n	96a2 <__aeabi_dadd+0x56e>
    96e8:	4d21      	ldr	r5, [pc, #132]	; (9770 <__aeabi_dadd+0x63c>)
    96ea:	e54c      	b.n	9186 <__aeabi_dadd+0x52>
    96ec:	2300      	movs	r3, #0
    96ee:	e753      	b.n	9598 <__aeabi_dadd+0x464>
    96f0:	1c3d      	adds	r5, r7, #0
    96f2:	3d20      	subs	r5, #32
    96f4:	1c0a      	adds	r2, r1, #0
    96f6:	40ea      	lsrs	r2, r5
    96f8:	1c15      	adds	r5, r2, #0
    96fa:	2f20      	cmp	r7, #32
    96fc:	d034      	beq.n	9768 <__aeabi_dadd+0x634>
    96fe:	2640      	movs	r6, #64	; 0x40
    9700:	1bf7      	subs	r7, r6, r7
    9702:	40b9      	lsls	r1, r7
    9704:	430c      	orrs	r4, r1
    9706:	1e61      	subs	r1, r4, #1
    9708:	418c      	sbcs	r4, r1
    970a:	432c      	orrs	r4, r5
    970c:	2100      	movs	r1, #0
    970e:	e6d1      	b.n	94b4 <__aeabi_dadd+0x380>
    9710:	2180      	movs	r1, #128	; 0x80
    9712:	2700      	movs	r7, #0
    9714:	03c9      	lsls	r1, r1, #15
    9716:	4d16      	ldr	r5, [pc, #88]	; (9770 <__aeabi_dadd+0x63c>)
    9718:	2400      	movs	r4, #0
    971a:	e5c6      	b.n	92aa <__aeabi_dadd+0x176>
    971c:	430c      	orrs	r4, r1
    971e:	1e61      	subs	r1, r4, #1
    9720:	418c      	sbcs	r4, r1
    9722:	b2e4      	uxtb	r4, r4
    9724:	2100      	movs	r1, #0
    9726:	e78a      	b.n	963e <__aeabi_dadd+0x50a>
    9728:	1c19      	adds	r1, r3, #0
    972a:	465c      	mov	r4, fp
    972c:	e52b      	b.n	9186 <__aeabi_dadd+0x52>
    972e:	1c19      	adds	r1, r3, #0
    9730:	465c      	mov	r4, fp
    9732:	4d0f      	ldr	r5, [pc, #60]	; (9770 <__aeabi_dadd+0x63c>)
    9734:	e527      	b.n	9186 <__aeabi_dadd+0x52>
    9736:	1c03      	adds	r3, r0, #0
    9738:	433b      	orrs	r3, r7
    973a:	d100      	bne.n	973e <__aeabi_dadd+0x60a>
    973c:	e71c      	b.n	9578 <__aeabi_dadd+0x444>
    973e:	1c01      	adds	r1, r0, #0
    9740:	1c3c      	adds	r4, r7, #0
    9742:	e520      	b.n	9186 <__aeabi_dadd+0x52>
    9744:	2020      	movs	r0, #32
    9746:	4240      	negs	r0, r0
    9748:	1940      	adds	r0, r0, r5
    974a:	1c0a      	adds	r2, r1, #0
    974c:	40c2      	lsrs	r2, r0
    974e:	4690      	mov	r8, r2
    9750:	2d20      	cmp	r5, #32
    9752:	d00b      	beq.n	976c <__aeabi_dadd+0x638>
    9754:	2040      	movs	r0, #64	; 0x40
    9756:	1b45      	subs	r5, r0, r5
    9758:	40a9      	lsls	r1, r5
    975a:	430c      	orrs	r4, r1
    975c:	1e61      	subs	r1, r4, #1
    975e:	418c      	sbcs	r4, r1
    9760:	4645      	mov	r5, r8
    9762:	432c      	orrs	r4, r5
    9764:	2100      	movs	r1, #0
    9766:	e76a      	b.n	963e <__aeabi_dadd+0x50a>
    9768:	2100      	movs	r1, #0
    976a:	e7cb      	b.n	9704 <__aeabi_dadd+0x5d0>
    976c:	2100      	movs	r1, #0
    976e:	e7f4      	b.n	975a <__aeabi_dadd+0x626>
    9770:	000007ff 	.word	0x000007ff
    9774:	ff7fffff 	.word	0xff7fffff

00009778 <__aeabi_ddiv>:
    9778:	b5f0      	push	{r4, r5, r6, r7, lr}
    977a:	4656      	mov	r6, sl
    977c:	4644      	mov	r4, r8
    977e:	465f      	mov	r7, fp
    9780:	464d      	mov	r5, r9
    9782:	b4f0      	push	{r4, r5, r6, r7}
    9784:	1c1f      	adds	r7, r3, #0
    9786:	030b      	lsls	r3, r1, #12
    9788:	0b1b      	lsrs	r3, r3, #12
    978a:	4698      	mov	r8, r3
    978c:	004b      	lsls	r3, r1, #1
    978e:	b087      	sub	sp, #28
    9790:	1c04      	adds	r4, r0, #0
    9792:	4681      	mov	r9, r0
    9794:	0d5b      	lsrs	r3, r3, #21
    9796:	0fc8      	lsrs	r0, r1, #31
    9798:	1c16      	adds	r6, r2, #0
    979a:	469a      	mov	sl, r3
    979c:	9000      	str	r0, [sp, #0]
    979e:	2b00      	cmp	r3, #0
    97a0:	d051      	beq.n	9846 <__aeabi_ddiv+0xce>
    97a2:	4b6a      	ldr	r3, [pc, #424]	; (994c <__aeabi_ddiv+0x1d4>)
    97a4:	459a      	cmp	sl, r3
    97a6:	d031      	beq.n	980c <__aeabi_ddiv+0x94>
    97a8:	2280      	movs	r2, #128	; 0x80
    97aa:	4641      	mov	r1, r8
    97ac:	0352      	lsls	r2, r2, #13
    97ae:	430a      	orrs	r2, r1
    97b0:	0f63      	lsrs	r3, r4, #29
    97b2:	00d2      	lsls	r2, r2, #3
    97b4:	431a      	orrs	r2, r3
    97b6:	4b66      	ldr	r3, [pc, #408]	; (9950 <__aeabi_ddiv+0x1d8>)
    97b8:	4690      	mov	r8, r2
    97ba:	2500      	movs	r5, #0
    97bc:	00e2      	lsls	r2, r4, #3
    97be:	4691      	mov	r9, r2
    97c0:	449a      	add	sl, r3
    97c2:	2400      	movs	r4, #0
    97c4:	9502      	str	r5, [sp, #8]
    97c6:	033b      	lsls	r3, r7, #12
    97c8:	0b1b      	lsrs	r3, r3, #12
    97ca:	469b      	mov	fp, r3
    97cc:	0ffd      	lsrs	r5, r7, #31
    97ce:	007b      	lsls	r3, r7, #1
    97d0:	1c31      	adds	r1, r6, #0
    97d2:	0d5b      	lsrs	r3, r3, #21
    97d4:	9501      	str	r5, [sp, #4]
    97d6:	d060      	beq.n	989a <__aeabi_ddiv+0x122>
    97d8:	4a5c      	ldr	r2, [pc, #368]	; (994c <__aeabi_ddiv+0x1d4>)
    97da:	4293      	cmp	r3, r2
    97dc:	d054      	beq.n	9888 <__aeabi_ddiv+0x110>
    97de:	2180      	movs	r1, #128	; 0x80
    97e0:	4658      	mov	r0, fp
    97e2:	0349      	lsls	r1, r1, #13
    97e4:	4301      	orrs	r1, r0
    97e6:	0f72      	lsrs	r2, r6, #29
    97e8:	00c9      	lsls	r1, r1, #3
    97ea:	4311      	orrs	r1, r2
    97ec:	4a58      	ldr	r2, [pc, #352]	; (9950 <__aeabi_ddiv+0x1d8>)
    97ee:	468b      	mov	fp, r1
    97f0:	189b      	adds	r3, r3, r2
    97f2:	00f1      	lsls	r1, r6, #3
    97f4:	2000      	movs	r0, #0
    97f6:	9a00      	ldr	r2, [sp, #0]
    97f8:	4304      	orrs	r4, r0
    97fa:	406a      	eors	r2, r5
    97fc:	9203      	str	r2, [sp, #12]
    97fe:	2c0f      	cmp	r4, #15
    9800:	d900      	bls.n	9804 <__aeabi_ddiv+0x8c>
    9802:	e0ad      	b.n	9960 <__aeabi_ddiv+0x1e8>
    9804:	4e53      	ldr	r6, [pc, #332]	; (9954 <__aeabi_ddiv+0x1dc>)
    9806:	00a4      	lsls	r4, r4, #2
    9808:	5934      	ldr	r4, [r6, r4]
    980a:	46a7      	mov	pc, r4
    980c:	4640      	mov	r0, r8
    980e:	4304      	orrs	r4, r0
    9810:	d16e      	bne.n	98f0 <__aeabi_ddiv+0x178>
    9812:	2100      	movs	r1, #0
    9814:	2502      	movs	r5, #2
    9816:	2408      	movs	r4, #8
    9818:	4688      	mov	r8, r1
    981a:	4689      	mov	r9, r1
    981c:	9502      	str	r5, [sp, #8]
    981e:	e7d2      	b.n	97c6 <__aeabi_ddiv+0x4e>
    9820:	9c00      	ldr	r4, [sp, #0]
    9822:	9802      	ldr	r0, [sp, #8]
    9824:	46c3      	mov	fp, r8
    9826:	4649      	mov	r1, r9
    9828:	9401      	str	r4, [sp, #4]
    982a:	2802      	cmp	r0, #2
    982c:	d064      	beq.n	98f8 <__aeabi_ddiv+0x180>
    982e:	2803      	cmp	r0, #3
    9830:	d100      	bne.n	9834 <__aeabi_ddiv+0xbc>
    9832:	e2ab      	b.n	9d8c <__aeabi_ddiv+0x614>
    9834:	2801      	cmp	r0, #1
    9836:	d000      	beq.n	983a <__aeabi_ddiv+0xc2>
    9838:	e238      	b.n	9cac <__aeabi_ddiv+0x534>
    983a:	9a01      	ldr	r2, [sp, #4]
    983c:	2400      	movs	r4, #0
    983e:	4002      	ands	r2, r0
    9840:	2500      	movs	r5, #0
    9842:	46a1      	mov	r9, r4
    9844:	e060      	b.n	9908 <__aeabi_ddiv+0x190>
    9846:	4643      	mov	r3, r8
    9848:	4323      	orrs	r3, r4
    984a:	d04a      	beq.n	98e2 <__aeabi_ddiv+0x16a>
    984c:	4640      	mov	r0, r8
    984e:	2800      	cmp	r0, #0
    9850:	d100      	bne.n	9854 <__aeabi_ddiv+0xdc>
    9852:	e1c0      	b.n	9bd6 <__aeabi_ddiv+0x45e>
    9854:	f001 fb42 	bl	aedc <__clzsi2>
    9858:	1e03      	subs	r3, r0, #0
    985a:	2b27      	cmp	r3, #39	; 0x27
    985c:	dd00      	ble.n	9860 <__aeabi_ddiv+0xe8>
    985e:	e1b3      	b.n	9bc8 <__aeabi_ddiv+0x450>
    9860:	2128      	movs	r1, #40	; 0x28
    9862:	1a0d      	subs	r5, r1, r0
    9864:	1c21      	adds	r1, r4, #0
    9866:	3b08      	subs	r3, #8
    9868:	4642      	mov	r2, r8
    986a:	40e9      	lsrs	r1, r5
    986c:	409a      	lsls	r2, r3
    986e:	1c0d      	adds	r5, r1, #0
    9870:	4315      	orrs	r5, r2
    9872:	1c22      	adds	r2, r4, #0
    9874:	409a      	lsls	r2, r3
    9876:	46a8      	mov	r8, r5
    9878:	4691      	mov	r9, r2
    987a:	4b37      	ldr	r3, [pc, #220]	; (9958 <__aeabi_ddiv+0x1e0>)
    987c:	2500      	movs	r5, #0
    987e:	1a1b      	subs	r3, r3, r0
    9880:	469a      	mov	sl, r3
    9882:	2400      	movs	r4, #0
    9884:	9502      	str	r5, [sp, #8]
    9886:	e79e      	b.n	97c6 <__aeabi_ddiv+0x4e>
    9888:	465a      	mov	r2, fp
    988a:	4316      	orrs	r6, r2
    988c:	2003      	movs	r0, #3
    988e:	2e00      	cmp	r6, #0
    9890:	d1b1      	bne.n	97f6 <__aeabi_ddiv+0x7e>
    9892:	46b3      	mov	fp, r6
    9894:	2100      	movs	r1, #0
    9896:	2002      	movs	r0, #2
    9898:	e7ad      	b.n	97f6 <__aeabi_ddiv+0x7e>
    989a:	465a      	mov	r2, fp
    989c:	4332      	orrs	r2, r6
    989e:	d01b      	beq.n	98d8 <__aeabi_ddiv+0x160>
    98a0:	465b      	mov	r3, fp
    98a2:	2b00      	cmp	r3, #0
    98a4:	d100      	bne.n	98a8 <__aeabi_ddiv+0x130>
    98a6:	e18a      	b.n	9bbe <__aeabi_ddiv+0x446>
    98a8:	4658      	mov	r0, fp
    98aa:	f001 fb17 	bl	aedc <__clzsi2>
    98ae:	2827      	cmp	r0, #39	; 0x27
    98b0:	dd00      	ble.n	98b4 <__aeabi_ddiv+0x13c>
    98b2:	e17d      	b.n	9bb0 <__aeabi_ddiv+0x438>
    98b4:	2228      	movs	r2, #40	; 0x28
    98b6:	1a17      	subs	r7, r2, r0
    98b8:	1c01      	adds	r1, r0, #0
    98ba:	1c32      	adds	r2, r6, #0
    98bc:	3908      	subs	r1, #8
    98be:	465b      	mov	r3, fp
    98c0:	40fa      	lsrs	r2, r7
    98c2:	408b      	lsls	r3, r1
    98c4:	1c17      	adds	r7, r2, #0
    98c6:	431f      	orrs	r7, r3
    98c8:	1c33      	adds	r3, r6, #0
    98ca:	408b      	lsls	r3, r1
    98cc:	46bb      	mov	fp, r7
    98ce:	1c19      	adds	r1, r3, #0
    98d0:	4b21      	ldr	r3, [pc, #132]	; (9958 <__aeabi_ddiv+0x1e0>)
    98d2:	1a1b      	subs	r3, r3, r0
    98d4:	2000      	movs	r0, #0
    98d6:	e78e      	b.n	97f6 <__aeabi_ddiv+0x7e>
    98d8:	2700      	movs	r7, #0
    98da:	46bb      	mov	fp, r7
    98dc:	2100      	movs	r1, #0
    98de:	2001      	movs	r0, #1
    98e0:	e789      	b.n	97f6 <__aeabi_ddiv+0x7e>
    98e2:	2000      	movs	r0, #0
    98e4:	2501      	movs	r5, #1
    98e6:	2404      	movs	r4, #4
    98e8:	4680      	mov	r8, r0
    98ea:	4681      	mov	r9, r0
    98ec:	9502      	str	r5, [sp, #8]
    98ee:	e76a      	b.n	97c6 <__aeabi_ddiv+0x4e>
    98f0:	2503      	movs	r5, #3
    98f2:	240c      	movs	r4, #12
    98f4:	9502      	str	r5, [sp, #8]
    98f6:	e766      	b.n	97c6 <__aeabi_ddiv+0x4e>
    98f8:	9c01      	ldr	r4, [sp, #4]
    98fa:	9403      	str	r4, [sp, #12]
    98fc:	9d03      	ldr	r5, [sp, #12]
    98fe:	2201      	movs	r2, #1
    9900:	402a      	ands	r2, r5
    9902:	2400      	movs	r4, #0
    9904:	4d11      	ldr	r5, [pc, #68]	; (994c <__aeabi_ddiv+0x1d4>)
    9906:	46a1      	mov	r9, r4
    9908:	2000      	movs	r0, #0
    990a:	2100      	movs	r1, #0
    990c:	0324      	lsls	r4, r4, #12
    990e:	0b26      	lsrs	r6, r4, #12
    9910:	0d0c      	lsrs	r4, r1, #20
    9912:	0524      	lsls	r4, r4, #20
    9914:	4b11      	ldr	r3, [pc, #68]	; (995c <__aeabi_ddiv+0x1e4>)
    9916:	4334      	orrs	r4, r6
    9918:	052d      	lsls	r5, r5, #20
    991a:	4023      	ands	r3, r4
    991c:	432b      	orrs	r3, r5
    991e:	005b      	lsls	r3, r3, #1
    9920:	085b      	lsrs	r3, r3, #1
    9922:	07d2      	lsls	r2, r2, #31
    9924:	1c19      	adds	r1, r3, #0
    9926:	4648      	mov	r0, r9
    9928:	4311      	orrs	r1, r2
    992a:	b007      	add	sp, #28
    992c:	bc3c      	pop	{r2, r3, r4, r5}
    992e:	4690      	mov	r8, r2
    9930:	4699      	mov	r9, r3
    9932:	46a2      	mov	sl, r4
    9934:	46ab      	mov	fp, r5
    9936:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9938:	2200      	movs	r2, #0
    993a:	2480      	movs	r4, #128	; 0x80
    993c:	0324      	lsls	r4, r4, #12
    993e:	4691      	mov	r9, r2
    9940:	4d02      	ldr	r5, [pc, #8]	; (994c <__aeabi_ddiv+0x1d4>)
    9942:	e7e1      	b.n	9908 <__aeabi_ddiv+0x190>
    9944:	2400      	movs	r4, #0
    9946:	2500      	movs	r5, #0
    9948:	46a1      	mov	r9, r4
    994a:	e7dd      	b.n	9908 <__aeabi_ddiv+0x190>
    994c:	000007ff 	.word	0x000007ff
    9950:	fffffc01 	.word	0xfffffc01
    9954:	0000b6a4 	.word	0x0000b6a4
    9958:	fffffc0d 	.word	0xfffffc0d
    995c:	800fffff 	.word	0x800fffff
    9960:	4655      	mov	r5, sl
    9962:	1aed      	subs	r5, r5, r3
    9964:	9504      	str	r5, [sp, #16]
    9966:	45d8      	cmp	r8, fp
    9968:	d900      	bls.n	996c <__aeabi_ddiv+0x1f4>
    996a:	e153      	b.n	9c14 <__aeabi_ddiv+0x49c>
    996c:	d100      	bne.n	9970 <__aeabi_ddiv+0x1f8>
    996e:	e14e      	b.n	9c0e <__aeabi_ddiv+0x496>
    9970:	9c04      	ldr	r4, [sp, #16]
    9972:	2500      	movs	r5, #0
    9974:	3c01      	subs	r4, #1
    9976:	464e      	mov	r6, r9
    9978:	9404      	str	r4, [sp, #16]
    997a:	4647      	mov	r7, r8
    997c:	46a9      	mov	r9, r5
    997e:	4658      	mov	r0, fp
    9980:	0203      	lsls	r3, r0, #8
    9982:	0e0c      	lsrs	r4, r1, #24
    9984:	431c      	orrs	r4, r3
    9986:	0209      	lsls	r1, r1, #8
    9988:	0c25      	lsrs	r5, r4, #16
    998a:	0423      	lsls	r3, r4, #16
    998c:	0c1b      	lsrs	r3, r3, #16
    998e:	9100      	str	r1, [sp, #0]
    9990:	1c38      	adds	r0, r7, #0
    9992:	1c29      	adds	r1, r5, #0
    9994:	9301      	str	r3, [sp, #4]
    9996:	f7fe fe6f 	bl	8678 <__aeabi_uidiv>
    999a:	9901      	ldr	r1, [sp, #4]
    999c:	4683      	mov	fp, r0
    999e:	4341      	muls	r1, r0
    99a0:	1c38      	adds	r0, r7, #0
    99a2:	468a      	mov	sl, r1
    99a4:	1c29      	adds	r1, r5, #0
    99a6:	f7fe feab 	bl	8700 <__aeabi_uidivmod>
    99aa:	0c33      	lsrs	r3, r6, #16
    99ac:	0409      	lsls	r1, r1, #16
    99ae:	4319      	orrs	r1, r3
    99b0:	458a      	cmp	sl, r1
    99b2:	d90c      	bls.n	99ce <__aeabi_ddiv+0x256>
    99b4:	465b      	mov	r3, fp
    99b6:	1909      	adds	r1, r1, r4
    99b8:	3b01      	subs	r3, #1
    99ba:	428c      	cmp	r4, r1
    99bc:	d900      	bls.n	99c0 <__aeabi_ddiv+0x248>
    99be:	e147      	b.n	9c50 <__aeabi_ddiv+0x4d8>
    99c0:	458a      	cmp	sl, r1
    99c2:	d800      	bhi.n	99c6 <__aeabi_ddiv+0x24e>
    99c4:	e144      	b.n	9c50 <__aeabi_ddiv+0x4d8>
    99c6:	2202      	movs	r2, #2
    99c8:	4252      	negs	r2, r2
    99ca:	4493      	add	fp, r2
    99cc:	1909      	adds	r1, r1, r4
    99ce:	4653      	mov	r3, sl
    99d0:	1acb      	subs	r3, r1, r3
    99d2:	1c18      	adds	r0, r3, #0
    99d4:	1c29      	adds	r1, r5, #0
    99d6:	4698      	mov	r8, r3
    99d8:	f7fe fe4e 	bl	8678 <__aeabi_uidiv>
    99dc:	1c07      	adds	r7, r0, #0
    99de:	9801      	ldr	r0, [sp, #4]
    99e0:	1c29      	adds	r1, r5, #0
    99e2:	4378      	muls	r0, r7
    99e4:	4682      	mov	sl, r0
    99e6:	4640      	mov	r0, r8
    99e8:	f7fe fe8a 	bl	8700 <__aeabi_uidivmod>
    99ec:	0436      	lsls	r6, r6, #16
    99ee:	040b      	lsls	r3, r1, #16
    99f0:	0c36      	lsrs	r6, r6, #16
    99f2:	4333      	orrs	r3, r6
    99f4:	459a      	cmp	sl, r3
    99f6:	d909      	bls.n	9a0c <__aeabi_ddiv+0x294>
    99f8:	191b      	adds	r3, r3, r4
    99fa:	1e7a      	subs	r2, r7, #1
    99fc:	429c      	cmp	r4, r3
    99fe:	d900      	bls.n	9a02 <__aeabi_ddiv+0x28a>
    9a00:	e124      	b.n	9c4c <__aeabi_ddiv+0x4d4>
    9a02:	459a      	cmp	sl, r3
    9a04:	d800      	bhi.n	9a08 <__aeabi_ddiv+0x290>
    9a06:	e121      	b.n	9c4c <__aeabi_ddiv+0x4d4>
    9a08:	3f02      	subs	r7, #2
    9a0a:	191b      	adds	r3, r3, r4
    9a0c:	465e      	mov	r6, fp
    9a0e:	0432      	lsls	r2, r6, #16
    9a10:	4317      	orrs	r7, r2
    9a12:	0c38      	lsrs	r0, r7, #16
    9a14:	46bb      	mov	fp, r7
    9a16:	9e00      	ldr	r6, [sp, #0]
    9a18:	9f00      	ldr	r7, [sp, #0]
    9a1a:	4651      	mov	r1, sl
    9a1c:	0c3f      	lsrs	r7, r7, #16
    9a1e:	0432      	lsls	r2, r6, #16
    9a20:	1a5b      	subs	r3, r3, r1
    9a22:	4659      	mov	r1, fp
    9a24:	46ba      	mov	sl, r7
    9a26:	0c12      	lsrs	r2, r2, #16
    9a28:	040f      	lsls	r7, r1, #16
    9a2a:	0c3f      	lsrs	r7, r7, #16
    9a2c:	4690      	mov	r8, r2
    9a2e:	4651      	mov	r1, sl
    9a30:	437a      	muls	r2, r7
    9a32:	434f      	muls	r7, r1
    9a34:	4641      	mov	r1, r8
    9a36:	4341      	muls	r1, r0
    9a38:	4656      	mov	r6, sl
    9a3a:	4370      	muls	r0, r6
    9a3c:	19cf      	adds	r7, r1, r7
    9a3e:	0c16      	lsrs	r6, r2, #16
    9a40:	19be      	adds	r6, r7, r6
    9a42:	42b1      	cmp	r1, r6
    9a44:	d902      	bls.n	9a4c <__aeabi_ddiv+0x2d4>
    9a46:	2780      	movs	r7, #128	; 0x80
    9a48:	027f      	lsls	r7, r7, #9
    9a4a:	19c0      	adds	r0, r0, r7
    9a4c:	0c31      	lsrs	r1, r6, #16
    9a4e:	0412      	lsls	r2, r2, #16
    9a50:	0436      	lsls	r6, r6, #16
    9a52:	0c12      	lsrs	r2, r2, #16
    9a54:	1840      	adds	r0, r0, r1
    9a56:	18b6      	adds	r6, r6, r2
    9a58:	4283      	cmp	r3, r0
    9a5a:	d200      	bcs.n	9a5e <__aeabi_ddiv+0x2e6>
    9a5c:	e0c4      	b.n	9be8 <__aeabi_ddiv+0x470>
    9a5e:	d100      	bne.n	9a62 <__aeabi_ddiv+0x2ea>
    9a60:	e0be      	b.n	9be0 <__aeabi_ddiv+0x468>
    9a62:	1a19      	subs	r1, r3, r0
    9a64:	4648      	mov	r0, r9
    9a66:	1b86      	subs	r6, r0, r6
    9a68:	45b1      	cmp	r9, r6
    9a6a:	41bf      	sbcs	r7, r7
    9a6c:	427f      	negs	r7, r7
    9a6e:	1bcf      	subs	r7, r1, r7
    9a70:	42a7      	cmp	r7, r4
    9a72:	d100      	bne.n	9a76 <__aeabi_ddiv+0x2fe>
    9a74:	e113      	b.n	9c9e <__aeabi_ddiv+0x526>
    9a76:	1c29      	adds	r1, r5, #0
    9a78:	1c38      	adds	r0, r7, #0
    9a7a:	f7fe fdfd 	bl	8678 <__aeabi_uidiv>
    9a7e:	9901      	ldr	r1, [sp, #4]
    9a80:	9002      	str	r0, [sp, #8]
    9a82:	4341      	muls	r1, r0
    9a84:	1c38      	adds	r0, r7, #0
    9a86:	4689      	mov	r9, r1
    9a88:	1c29      	adds	r1, r5, #0
    9a8a:	f7fe fe39 	bl	8700 <__aeabi_uidivmod>
    9a8e:	0c33      	lsrs	r3, r6, #16
    9a90:	0409      	lsls	r1, r1, #16
    9a92:	4319      	orrs	r1, r3
    9a94:	4589      	cmp	r9, r1
    9a96:	d90c      	bls.n	9ab2 <__aeabi_ddiv+0x33a>
    9a98:	9b02      	ldr	r3, [sp, #8]
    9a9a:	1909      	adds	r1, r1, r4
    9a9c:	3b01      	subs	r3, #1
    9a9e:	428c      	cmp	r4, r1
    9aa0:	d900      	bls.n	9aa4 <__aeabi_ddiv+0x32c>
    9aa2:	e0ff      	b.n	9ca4 <__aeabi_ddiv+0x52c>
    9aa4:	4589      	cmp	r9, r1
    9aa6:	d800      	bhi.n	9aaa <__aeabi_ddiv+0x332>
    9aa8:	e0fc      	b.n	9ca4 <__aeabi_ddiv+0x52c>
    9aaa:	9f02      	ldr	r7, [sp, #8]
    9aac:	1909      	adds	r1, r1, r4
    9aae:	3f02      	subs	r7, #2
    9ab0:	9702      	str	r7, [sp, #8]
    9ab2:	464f      	mov	r7, r9
    9ab4:	1bcf      	subs	r7, r1, r7
    9ab6:	1c38      	adds	r0, r7, #0
    9ab8:	1c29      	adds	r1, r5, #0
    9aba:	9705      	str	r7, [sp, #20]
    9abc:	f7fe fddc 	bl	8678 <__aeabi_uidiv>
    9ac0:	1c07      	adds	r7, r0, #0
    9ac2:	9801      	ldr	r0, [sp, #4]
    9ac4:	1c29      	adds	r1, r5, #0
    9ac6:	4378      	muls	r0, r7
    9ac8:	4681      	mov	r9, r0
    9aca:	9805      	ldr	r0, [sp, #20]
    9acc:	f7fe fe18 	bl	8700 <__aeabi_uidivmod>
    9ad0:	0436      	lsls	r6, r6, #16
    9ad2:	0409      	lsls	r1, r1, #16
    9ad4:	0c36      	lsrs	r6, r6, #16
    9ad6:	430e      	orrs	r6, r1
    9ad8:	45b1      	cmp	r9, r6
    9ada:	d909      	bls.n	9af0 <__aeabi_ddiv+0x378>
    9adc:	1936      	adds	r6, r6, r4
    9ade:	1e7b      	subs	r3, r7, #1
    9ae0:	42b4      	cmp	r4, r6
    9ae2:	d900      	bls.n	9ae6 <__aeabi_ddiv+0x36e>
    9ae4:	e0e0      	b.n	9ca8 <__aeabi_ddiv+0x530>
    9ae6:	45b1      	cmp	r9, r6
    9ae8:	d800      	bhi.n	9aec <__aeabi_ddiv+0x374>
    9aea:	e0dd      	b.n	9ca8 <__aeabi_ddiv+0x530>
    9aec:	3f02      	subs	r7, #2
    9aee:	1936      	adds	r6, r6, r4
    9af0:	9d02      	ldr	r5, [sp, #8]
    9af2:	4649      	mov	r1, r9
    9af4:	1a76      	subs	r6, r6, r1
    9af6:	0429      	lsls	r1, r5, #16
    9af8:	4339      	orrs	r1, r7
    9afa:	040b      	lsls	r3, r1, #16
    9afc:	4657      	mov	r7, sl
    9afe:	0c0a      	lsrs	r2, r1, #16
    9b00:	0c1b      	lsrs	r3, r3, #16
    9b02:	4640      	mov	r0, r8
    9b04:	4645      	mov	r5, r8
    9b06:	4358      	muls	r0, r3
    9b08:	4355      	muls	r5, r2
    9b0a:	437b      	muls	r3, r7
    9b0c:	437a      	muls	r2, r7
    9b0e:	18eb      	adds	r3, r5, r3
    9b10:	0c07      	lsrs	r7, r0, #16
    9b12:	19db      	adds	r3, r3, r7
    9b14:	429d      	cmp	r5, r3
    9b16:	d902      	bls.n	9b1e <__aeabi_ddiv+0x3a6>
    9b18:	2580      	movs	r5, #128	; 0x80
    9b1a:	026d      	lsls	r5, r5, #9
    9b1c:	1952      	adds	r2, r2, r5
    9b1e:	0c1d      	lsrs	r5, r3, #16
    9b20:	0400      	lsls	r0, r0, #16
    9b22:	041b      	lsls	r3, r3, #16
    9b24:	0c00      	lsrs	r0, r0, #16
    9b26:	1952      	adds	r2, r2, r5
    9b28:	181b      	adds	r3, r3, r0
    9b2a:	4296      	cmp	r6, r2
    9b2c:	d335      	bcc.n	9b9a <__aeabi_ddiv+0x422>
    9b2e:	d100      	bne.n	9b32 <__aeabi_ddiv+0x3ba>
    9b30:	e0fc      	b.n	9d2c <__aeabi_ddiv+0x5b4>
    9b32:	2301      	movs	r3, #1
    9b34:	4319      	orrs	r1, r3
    9b36:	9e04      	ldr	r6, [sp, #16]
    9b38:	4f99      	ldr	r7, [pc, #612]	; (9da0 <__aeabi_ddiv+0x628>)
    9b3a:	19f5      	adds	r5, r6, r7
    9b3c:	2d00      	cmp	r5, #0
    9b3e:	dc00      	bgt.n	9b42 <__aeabi_ddiv+0x3ca>
    9b40:	e0a1      	b.n	9c86 <__aeabi_ddiv+0x50e>
    9b42:	0748      	lsls	r0, r1, #29
    9b44:	d009      	beq.n	9b5a <__aeabi_ddiv+0x3e2>
    9b46:	230f      	movs	r3, #15
    9b48:	400b      	ands	r3, r1
    9b4a:	2b04      	cmp	r3, #4
    9b4c:	d005      	beq.n	9b5a <__aeabi_ddiv+0x3e2>
    9b4e:	1d0b      	adds	r3, r1, #4
    9b50:	428b      	cmp	r3, r1
    9b52:	4189      	sbcs	r1, r1
    9b54:	4249      	negs	r1, r1
    9b56:	448b      	add	fp, r1
    9b58:	1c19      	adds	r1, r3, #0
    9b5a:	465a      	mov	r2, fp
    9b5c:	01d2      	lsls	r2, r2, #7
    9b5e:	d507      	bpl.n	9b70 <__aeabi_ddiv+0x3f8>
    9b60:	4b90      	ldr	r3, [pc, #576]	; (9da4 <__aeabi_ddiv+0x62c>)
    9b62:	465c      	mov	r4, fp
    9b64:	9e04      	ldr	r6, [sp, #16]
    9b66:	2780      	movs	r7, #128	; 0x80
    9b68:	401c      	ands	r4, r3
    9b6a:	00ff      	lsls	r7, r7, #3
    9b6c:	46a3      	mov	fp, r4
    9b6e:	19f5      	adds	r5, r6, r7
    9b70:	4b8d      	ldr	r3, [pc, #564]	; (9da8 <__aeabi_ddiv+0x630>)
    9b72:	429d      	cmp	r5, r3
    9b74:	dd7a      	ble.n	9c6c <__aeabi_ddiv+0x4f4>
    9b76:	9c03      	ldr	r4, [sp, #12]
    9b78:	2201      	movs	r2, #1
    9b7a:	4022      	ands	r2, r4
    9b7c:	2400      	movs	r4, #0
    9b7e:	4d8b      	ldr	r5, [pc, #556]	; (9dac <__aeabi_ddiv+0x634>)
    9b80:	46a1      	mov	r9, r4
    9b82:	e6c1      	b.n	9908 <__aeabi_ddiv+0x190>
    9b84:	2480      	movs	r4, #128	; 0x80
    9b86:	0324      	lsls	r4, r4, #12
    9b88:	4647      	mov	r7, r8
    9b8a:	4227      	tst	r7, r4
    9b8c:	d14c      	bne.n	9c28 <__aeabi_ddiv+0x4b0>
    9b8e:	433c      	orrs	r4, r7
    9b90:	0324      	lsls	r4, r4, #12
    9b92:	0b24      	lsrs	r4, r4, #12
    9b94:	9a00      	ldr	r2, [sp, #0]
    9b96:	4d85      	ldr	r5, [pc, #532]	; (9dac <__aeabi_ddiv+0x634>)
    9b98:	e6b6      	b.n	9908 <__aeabi_ddiv+0x190>
    9b9a:	1936      	adds	r6, r6, r4
    9b9c:	1e48      	subs	r0, r1, #1
    9b9e:	42b4      	cmp	r4, r6
    9ba0:	d95e      	bls.n	9c60 <__aeabi_ddiv+0x4e8>
    9ba2:	1c01      	adds	r1, r0, #0
    9ba4:	4296      	cmp	r6, r2
    9ba6:	d1c4      	bne.n	9b32 <__aeabi_ddiv+0x3ba>
    9ba8:	9e00      	ldr	r6, [sp, #0]
    9baa:	429e      	cmp	r6, r3
    9bac:	d1c1      	bne.n	9b32 <__aeabi_ddiv+0x3ba>
    9bae:	e7c2      	b.n	9b36 <__aeabi_ddiv+0x3be>
    9bb0:	1c03      	adds	r3, r0, #0
    9bb2:	3b28      	subs	r3, #40	; 0x28
    9bb4:	1c31      	adds	r1, r6, #0
    9bb6:	4099      	lsls	r1, r3
    9bb8:	468b      	mov	fp, r1
    9bba:	2100      	movs	r1, #0
    9bbc:	e688      	b.n	98d0 <__aeabi_ddiv+0x158>
    9bbe:	1c30      	adds	r0, r6, #0
    9bc0:	f001 f98c 	bl	aedc <__clzsi2>
    9bc4:	3020      	adds	r0, #32
    9bc6:	e672      	b.n	98ae <__aeabi_ddiv+0x136>
    9bc8:	3b28      	subs	r3, #40	; 0x28
    9bca:	1c21      	adds	r1, r4, #0
    9bcc:	4099      	lsls	r1, r3
    9bce:	2200      	movs	r2, #0
    9bd0:	4688      	mov	r8, r1
    9bd2:	4691      	mov	r9, r2
    9bd4:	e651      	b.n	987a <__aeabi_ddiv+0x102>
    9bd6:	1c20      	adds	r0, r4, #0
    9bd8:	f001 f980 	bl	aedc <__clzsi2>
    9bdc:	3020      	adds	r0, #32
    9bde:	e63b      	b.n	9858 <__aeabi_ddiv+0xe0>
    9be0:	2100      	movs	r1, #0
    9be2:	45b1      	cmp	r9, r6
    9be4:	d300      	bcc.n	9be8 <__aeabi_ddiv+0x470>
    9be6:	e73d      	b.n	9a64 <__aeabi_ddiv+0x2ec>
    9be8:	9f00      	ldr	r7, [sp, #0]
    9bea:	465a      	mov	r2, fp
    9bec:	44b9      	add	r9, r7
    9bee:	45b9      	cmp	r9, r7
    9bf0:	41bf      	sbcs	r7, r7
    9bf2:	427f      	negs	r7, r7
    9bf4:	193f      	adds	r7, r7, r4
    9bf6:	18fb      	adds	r3, r7, r3
    9bf8:	3a01      	subs	r2, #1
    9bfa:	429c      	cmp	r4, r3
    9bfc:	d21e      	bcs.n	9c3c <__aeabi_ddiv+0x4c4>
    9bfe:	4298      	cmp	r0, r3
    9c00:	d900      	bls.n	9c04 <__aeabi_ddiv+0x48c>
    9c02:	e07e      	b.n	9d02 <__aeabi_ddiv+0x58a>
    9c04:	d100      	bne.n	9c08 <__aeabi_ddiv+0x490>
    9c06:	e0b5      	b.n	9d74 <__aeabi_ddiv+0x5fc>
    9c08:	1a19      	subs	r1, r3, r0
    9c0a:	4693      	mov	fp, r2
    9c0c:	e72a      	b.n	9a64 <__aeabi_ddiv+0x2ec>
    9c0e:	4589      	cmp	r9, r1
    9c10:	d800      	bhi.n	9c14 <__aeabi_ddiv+0x49c>
    9c12:	e6ad      	b.n	9970 <__aeabi_ddiv+0x1f8>
    9c14:	4648      	mov	r0, r9
    9c16:	4646      	mov	r6, r8
    9c18:	4642      	mov	r2, r8
    9c1a:	0877      	lsrs	r7, r6, #1
    9c1c:	07d3      	lsls	r3, r2, #31
    9c1e:	0846      	lsrs	r6, r0, #1
    9c20:	07c0      	lsls	r0, r0, #31
    9c22:	431e      	orrs	r6, r3
    9c24:	4681      	mov	r9, r0
    9c26:	e6aa      	b.n	997e <__aeabi_ddiv+0x206>
    9c28:	4658      	mov	r0, fp
    9c2a:	4220      	tst	r0, r4
    9c2c:	d112      	bne.n	9c54 <__aeabi_ddiv+0x4dc>
    9c2e:	4304      	orrs	r4, r0
    9c30:	0324      	lsls	r4, r4, #12
    9c32:	1c2a      	adds	r2, r5, #0
    9c34:	0b24      	lsrs	r4, r4, #12
    9c36:	4689      	mov	r9, r1
    9c38:	4d5c      	ldr	r5, [pc, #368]	; (9dac <__aeabi_ddiv+0x634>)
    9c3a:	e665      	b.n	9908 <__aeabi_ddiv+0x190>
    9c3c:	42a3      	cmp	r3, r4
    9c3e:	d1e3      	bne.n	9c08 <__aeabi_ddiv+0x490>
    9c40:	9f00      	ldr	r7, [sp, #0]
    9c42:	454f      	cmp	r7, r9
    9c44:	d9db      	bls.n	9bfe <__aeabi_ddiv+0x486>
    9c46:	1a21      	subs	r1, r4, r0
    9c48:	4693      	mov	fp, r2
    9c4a:	e70b      	b.n	9a64 <__aeabi_ddiv+0x2ec>
    9c4c:	1c17      	adds	r7, r2, #0
    9c4e:	e6dd      	b.n	9a0c <__aeabi_ddiv+0x294>
    9c50:	469b      	mov	fp, r3
    9c52:	e6bc      	b.n	99ce <__aeabi_ddiv+0x256>
    9c54:	433c      	orrs	r4, r7
    9c56:	0324      	lsls	r4, r4, #12
    9c58:	0b24      	lsrs	r4, r4, #12
    9c5a:	9a00      	ldr	r2, [sp, #0]
    9c5c:	4d53      	ldr	r5, [pc, #332]	; (9dac <__aeabi_ddiv+0x634>)
    9c5e:	e653      	b.n	9908 <__aeabi_ddiv+0x190>
    9c60:	42b2      	cmp	r2, r6
    9c62:	d859      	bhi.n	9d18 <__aeabi_ddiv+0x5a0>
    9c64:	d100      	bne.n	9c68 <__aeabi_ddiv+0x4f0>
    9c66:	e08a      	b.n	9d7e <__aeabi_ddiv+0x606>
    9c68:	1c01      	adds	r1, r0, #0
    9c6a:	e762      	b.n	9b32 <__aeabi_ddiv+0x3ba>
    9c6c:	465f      	mov	r7, fp
    9c6e:	08c9      	lsrs	r1, r1, #3
    9c70:	077b      	lsls	r3, r7, #29
    9c72:	9e03      	ldr	r6, [sp, #12]
    9c74:	430b      	orrs	r3, r1
    9c76:	027c      	lsls	r4, r7, #9
    9c78:	056d      	lsls	r5, r5, #21
    9c7a:	2201      	movs	r2, #1
    9c7c:	4699      	mov	r9, r3
    9c7e:	0b24      	lsrs	r4, r4, #12
    9c80:	0d6d      	lsrs	r5, r5, #21
    9c82:	4032      	ands	r2, r6
    9c84:	e640      	b.n	9908 <__aeabi_ddiv+0x190>
    9c86:	4b4a      	ldr	r3, [pc, #296]	; (9db0 <__aeabi_ddiv+0x638>)
    9c88:	9f04      	ldr	r7, [sp, #16]
    9c8a:	1bdb      	subs	r3, r3, r7
    9c8c:	2b38      	cmp	r3, #56	; 0x38
    9c8e:	dd10      	ble.n	9cb2 <__aeabi_ddiv+0x53a>
    9c90:	9c03      	ldr	r4, [sp, #12]
    9c92:	2201      	movs	r2, #1
    9c94:	4022      	ands	r2, r4
    9c96:	2400      	movs	r4, #0
    9c98:	2500      	movs	r5, #0
    9c9a:	46a1      	mov	r9, r4
    9c9c:	e634      	b.n	9908 <__aeabi_ddiv+0x190>
    9c9e:	2101      	movs	r1, #1
    9ca0:	4249      	negs	r1, r1
    9ca2:	e748      	b.n	9b36 <__aeabi_ddiv+0x3be>
    9ca4:	9302      	str	r3, [sp, #8]
    9ca6:	e704      	b.n	9ab2 <__aeabi_ddiv+0x33a>
    9ca8:	1c1f      	adds	r7, r3, #0
    9caa:	e721      	b.n	9af0 <__aeabi_ddiv+0x378>
    9cac:	9c01      	ldr	r4, [sp, #4]
    9cae:	9403      	str	r4, [sp, #12]
    9cb0:	e741      	b.n	9b36 <__aeabi_ddiv+0x3be>
    9cb2:	2b1f      	cmp	r3, #31
    9cb4:	dc40      	bgt.n	9d38 <__aeabi_ddiv+0x5c0>
    9cb6:	483f      	ldr	r0, [pc, #252]	; (9db4 <__aeabi_ddiv+0x63c>)
    9cb8:	9f04      	ldr	r7, [sp, #16]
    9cba:	1c0c      	adds	r4, r1, #0
    9cbc:	183a      	adds	r2, r7, r0
    9cbe:	4658      	mov	r0, fp
    9cc0:	4091      	lsls	r1, r2
    9cc2:	40dc      	lsrs	r4, r3
    9cc4:	4090      	lsls	r0, r2
    9cc6:	4320      	orrs	r0, r4
    9cc8:	1c0a      	adds	r2, r1, #0
    9cca:	1e51      	subs	r1, r2, #1
    9ccc:	418a      	sbcs	r2, r1
    9cce:	1c01      	adds	r1, r0, #0
    9cd0:	4311      	orrs	r1, r2
    9cd2:	465a      	mov	r2, fp
    9cd4:	40da      	lsrs	r2, r3
    9cd6:	1c13      	adds	r3, r2, #0
    9cd8:	0748      	lsls	r0, r1, #29
    9cda:	d009      	beq.n	9cf0 <__aeabi_ddiv+0x578>
    9cdc:	220f      	movs	r2, #15
    9cde:	400a      	ands	r2, r1
    9ce0:	2a04      	cmp	r2, #4
    9ce2:	d005      	beq.n	9cf0 <__aeabi_ddiv+0x578>
    9ce4:	1d0a      	adds	r2, r1, #4
    9ce6:	428a      	cmp	r2, r1
    9ce8:	4189      	sbcs	r1, r1
    9cea:	4249      	negs	r1, r1
    9cec:	185b      	adds	r3, r3, r1
    9cee:	1c11      	adds	r1, r2, #0
    9cf0:	021a      	lsls	r2, r3, #8
    9cf2:	d534      	bpl.n	9d5e <__aeabi_ddiv+0x5e6>
    9cf4:	9c03      	ldr	r4, [sp, #12]
    9cf6:	2201      	movs	r2, #1
    9cf8:	4022      	ands	r2, r4
    9cfa:	2400      	movs	r4, #0
    9cfc:	2501      	movs	r5, #1
    9cfe:	46a1      	mov	r9, r4
    9d00:	e602      	b.n	9908 <__aeabi_ddiv+0x190>
    9d02:	9f00      	ldr	r7, [sp, #0]
    9d04:	2102      	movs	r1, #2
    9d06:	4249      	negs	r1, r1
    9d08:	44b9      	add	r9, r7
    9d0a:	448b      	add	fp, r1
    9d0c:	45b9      	cmp	r9, r7
    9d0e:	4189      	sbcs	r1, r1
    9d10:	4249      	negs	r1, r1
    9d12:	1909      	adds	r1, r1, r4
    9d14:	18cb      	adds	r3, r1, r3
    9d16:	e6a4      	b.n	9a62 <__aeabi_ddiv+0x2ea>
    9d18:	9d00      	ldr	r5, [sp, #0]
    9d1a:	1e88      	subs	r0, r1, #2
    9d1c:	0069      	lsls	r1, r5, #1
    9d1e:	42a9      	cmp	r1, r5
    9d20:	41ad      	sbcs	r5, r5
    9d22:	426d      	negs	r5, r5
    9d24:	192c      	adds	r4, r5, r4
    9d26:	1936      	adds	r6, r6, r4
    9d28:	9100      	str	r1, [sp, #0]
    9d2a:	e73a      	b.n	9ba2 <__aeabi_ddiv+0x42a>
    9d2c:	2b00      	cmp	r3, #0
    9d2e:	d000      	beq.n	9d32 <__aeabi_ddiv+0x5ba>
    9d30:	e733      	b.n	9b9a <__aeabi_ddiv+0x422>
    9d32:	2400      	movs	r4, #0
    9d34:	9400      	str	r4, [sp, #0]
    9d36:	e737      	b.n	9ba8 <__aeabi_ddiv+0x430>
    9d38:	4a1f      	ldr	r2, [pc, #124]	; (9db8 <__aeabi_ddiv+0x640>)
    9d3a:	9c04      	ldr	r4, [sp, #16]
    9d3c:	465d      	mov	r5, fp
    9d3e:	1b12      	subs	r2, r2, r4
    9d40:	40d5      	lsrs	r5, r2
    9d42:	1c2a      	adds	r2, r5, #0
    9d44:	2b20      	cmp	r3, #32
    9d46:	d01f      	beq.n	9d88 <__aeabi_ddiv+0x610>
    9d48:	4e1c      	ldr	r6, [pc, #112]	; (9dbc <__aeabi_ddiv+0x644>)
    9d4a:	465f      	mov	r7, fp
    9d4c:	19a3      	adds	r3, r4, r6
    9d4e:	409f      	lsls	r7, r3
    9d50:	1c3b      	adds	r3, r7, #0
    9d52:	4319      	orrs	r1, r3
    9d54:	1e4b      	subs	r3, r1, #1
    9d56:	4199      	sbcs	r1, r3
    9d58:	4311      	orrs	r1, r2
    9d5a:	2300      	movs	r3, #0
    9d5c:	e7bc      	b.n	9cd8 <__aeabi_ddiv+0x560>
    9d5e:	075a      	lsls	r2, r3, #29
    9d60:	08c9      	lsrs	r1, r1, #3
    9d62:	430a      	orrs	r2, r1
    9d64:	9f03      	ldr	r7, [sp, #12]
    9d66:	4691      	mov	r9, r2
    9d68:	025b      	lsls	r3, r3, #9
    9d6a:	2201      	movs	r2, #1
    9d6c:	0b1c      	lsrs	r4, r3, #12
    9d6e:	403a      	ands	r2, r7
    9d70:	2500      	movs	r5, #0
    9d72:	e5c9      	b.n	9908 <__aeabi_ddiv+0x190>
    9d74:	454e      	cmp	r6, r9
    9d76:	d8c4      	bhi.n	9d02 <__aeabi_ddiv+0x58a>
    9d78:	4693      	mov	fp, r2
    9d7a:	2100      	movs	r1, #0
    9d7c:	e672      	b.n	9a64 <__aeabi_ddiv+0x2ec>
    9d7e:	9f00      	ldr	r7, [sp, #0]
    9d80:	429f      	cmp	r7, r3
    9d82:	d3c9      	bcc.n	9d18 <__aeabi_ddiv+0x5a0>
    9d84:	1c01      	adds	r1, r0, #0
    9d86:	e70f      	b.n	9ba8 <__aeabi_ddiv+0x430>
    9d88:	2300      	movs	r3, #0
    9d8a:	e7e2      	b.n	9d52 <__aeabi_ddiv+0x5da>
    9d8c:	2480      	movs	r4, #128	; 0x80
    9d8e:	0324      	lsls	r4, r4, #12
    9d90:	465f      	mov	r7, fp
    9d92:	433c      	orrs	r4, r7
    9d94:	0324      	lsls	r4, r4, #12
    9d96:	0b24      	lsrs	r4, r4, #12
    9d98:	9a01      	ldr	r2, [sp, #4]
    9d9a:	4689      	mov	r9, r1
    9d9c:	4d03      	ldr	r5, [pc, #12]	; (9dac <__aeabi_ddiv+0x634>)
    9d9e:	e5b3      	b.n	9908 <__aeabi_ddiv+0x190>
    9da0:	000003ff 	.word	0x000003ff
    9da4:	feffffff 	.word	0xfeffffff
    9da8:	000007fe 	.word	0x000007fe
    9dac:	000007ff 	.word	0x000007ff
    9db0:	fffffc02 	.word	0xfffffc02
    9db4:	0000041e 	.word	0x0000041e
    9db8:	fffffbe2 	.word	0xfffffbe2
    9dbc:	0000043e 	.word	0x0000043e

00009dc0 <__eqdf2>:
    9dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9dc2:	465f      	mov	r7, fp
    9dc4:	4656      	mov	r6, sl
    9dc6:	464d      	mov	r5, r9
    9dc8:	4644      	mov	r4, r8
    9dca:	b4f0      	push	{r4, r5, r6, r7}
    9dcc:	1c0d      	adds	r5, r1, #0
    9dce:	1c04      	adds	r4, r0, #0
    9dd0:	4680      	mov	r8, r0
    9dd2:	0fe8      	lsrs	r0, r5, #31
    9dd4:	4681      	mov	r9, r0
    9dd6:	0318      	lsls	r0, r3, #12
    9dd8:	030f      	lsls	r7, r1, #12
    9dda:	0b00      	lsrs	r0, r0, #12
    9ddc:	0b3f      	lsrs	r7, r7, #12
    9dde:	b083      	sub	sp, #12
    9de0:	4684      	mov	ip, r0
    9de2:	481b      	ldr	r0, [pc, #108]	; (9e50 <__eqdf2+0x90>)
    9de4:	9700      	str	r7, [sp, #0]
    9de6:	0049      	lsls	r1, r1, #1
    9de8:	005e      	lsls	r6, r3, #1
    9dea:	0fdf      	lsrs	r7, r3, #31
    9dec:	0d49      	lsrs	r1, r1, #21
    9dee:	4692      	mov	sl, r2
    9df0:	0d76      	lsrs	r6, r6, #21
    9df2:	46bb      	mov	fp, r7
    9df4:	4281      	cmp	r1, r0
    9df6:	d00c      	beq.n	9e12 <__eqdf2+0x52>
    9df8:	4815      	ldr	r0, [pc, #84]	; (9e50 <__eqdf2+0x90>)
    9dfa:	4286      	cmp	r6, r0
    9dfc:	d010      	beq.n	9e20 <__eqdf2+0x60>
    9dfe:	2001      	movs	r0, #1
    9e00:	42b1      	cmp	r1, r6
    9e02:	d015      	beq.n	9e30 <__eqdf2+0x70>
    9e04:	b003      	add	sp, #12
    9e06:	bc3c      	pop	{r2, r3, r4, r5}
    9e08:	4690      	mov	r8, r2
    9e0a:	4699      	mov	r9, r3
    9e0c:	46a2      	mov	sl, r4
    9e0e:	46ab      	mov	fp, r5
    9e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e12:	9f00      	ldr	r7, [sp, #0]
    9e14:	2001      	movs	r0, #1
    9e16:	4327      	orrs	r7, r4
    9e18:	d1f4      	bne.n	9e04 <__eqdf2+0x44>
    9e1a:	480d      	ldr	r0, [pc, #52]	; (9e50 <__eqdf2+0x90>)
    9e1c:	4286      	cmp	r6, r0
    9e1e:	d1ee      	bne.n	9dfe <__eqdf2+0x3e>
    9e20:	4660      	mov	r0, ip
    9e22:	4302      	orrs	r2, r0
    9e24:	2001      	movs	r0, #1
    9e26:	2a00      	cmp	r2, #0
    9e28:	d1ec      	bne.n	9e04 <__eqdf2+0x44>
    9e2a:	2001      	movs	r0, #1
    9e2c:	42b1      	cmp	r1, r6
    9e2e:	d1e9      	bne.n	9e04 <__eqdf2+0x44>
    9e30:	9b00      	ldr	r3, [sp, #0]
    9e32:	4563      	cmp	r3, ip
    9e34:	d1e6      	bne.n	9e04 <__eqdf2+0x44>
    9e36:	45d0      	cmp	r8, sl
    9e38:	d1e4      	bne.n	9e04 <__eqdf2+0x44>
    9e3a:	45d9      	cmp	r9, fp
    9e3c:	d006      	beq.n	9e4c <__eqdf2+0x8c>
    9e3e:	2900      	cmp	r1, #0
    9e40:	d1e0      	bne.n	9e04 <__eqdf2+0x44>
    9e42:	431c      	orrs	r4, r3
    9e44:	1c20      	adds	r0, r4, #0
    9e46:	1e44      	subs	r4, r0, #1
    9e48:	41a0      	sbcs	r0, r4
    9e4a:	e7db      	b.n	9e04 <__eqdf2+0x44>
    9e4c:	2000      	movs	r0, #0
    9e4e:	e7d9      	b.n	9e04 <__eqdf2+0x44>
    9e50:	000007ff 	.word	0x000007ff

00009e54 <__gedf2>:
    9e54:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e56:	465f      	mov	r7, fp
    9e58:	4656      	mov	r6, sl
    9e5a:	464d      	mov	r5, r9
    9e5c:	4644      	mov	r4, r8
    9e5e:	b4f0      	push	{r4, r5, r6, r7}
    9e60:	0fcd      	lsrs	r5, r1, #31
    9e62:	0fde      	lsrs	r6, r3, #31
    9e64:	46ac      	mov	ip, r5
    9e66:	031d      	lsls	r5, r3, #12
    9e68:	0b2d      	lsrs	r5, r5, #12
    9e6a:	46b1      	mov	r9, r6
    9e6c:	4e37      	ldr	r6, [pc, #220]	; (9f4c <__gedf2+0xf8>)
    9e6e:	030f      	lsls	r7, r1, #12
    9e70:	004c      	lsls	r4, r1, #1
    9e72:	46ab      	mov	fp, r5
    9e74:	005d      	lsls	r5, r3, #1
    9e76:	4680      	mov	r8, r0
    9e78:	0b3f      	lsrs	r7, r7, #12
    9e7a:	0d64      	lsrs	r4, r4, #21
    9e7c:	4692      	mov	sl, r2
    9e7e:	0d6d      	lsrs	r5, r5, #21
    9e80:	42b4      	cmp	r4, r6
    9e82:	d032      	beq.n	9eea <__gedf2+0x96>
    9e84:	4e31      	ldr	r6, [pc, #196]	; (9f4c <__gedf2+0xf8>)
    9e86:	42b5      	cmp	r5, r6
    9e88:	d035      	beq.n	9ef6 <__gedf2+0xa2>
    9e8a:	2c00      	cmp	r4, #0
    9e8c:	d10e      	bne.n	9eac <__gedf2+0x58>
    9e8e:	4338      	orrs	r0, r7
    9e90:	4241      	negs	r1, r0
    9e92:	4141      	adcs	r1, r0
    9e94:	1c08      	adds	r0, r1, #0
    9e96:	2d00      	cmp	r5, #0
    9e98:	d00b      	beq.n	9eb2 <__gedf2+0x5e>
    9e9a:	2900      	cmp	r1, #0
    9e9c:	d119      	bne.n	9ed2 <__gedf2+0x7e>
    9e9e:	45cc      	cmp	ip, r9
    9ea0:	d02d      	beq.n	9efe <__gedf2+0xaa>
    9ea2:	4665      	mov	r5, ip
    9ea4:	4268      	negs	r0, r5
    9ea6:	2301      	movs	r3, #1
    9ea8:	4318      	orrs	r0, r3
    9eaa:	e018      	b.n	9ede <__gedf2+0x8a>
    9eac:	2d00      	cmp	r5, #0
    9eae:	d1f6      	bne.n	9e9e <__gedf2+0x4a>
    9eb0:	1c28      	adds	r0, r5, #0
    9eb2:	4659      	mov	r1, fp
    9eb4:	430a      	orrs	r2, r1
    9eb6:	4253      	negs	r3, r2
    9eb8:	4153      	adcs	r3, r2
    9eba:	2800      	cmp	r0, #0
    9ebc:	d106      	bne.n	9ecc <__gedf2+0x78>
    9ebe:	2b00      	cmp	r3, #0
    9ec0:	d0ed      	beq.n	9e9e <__gedf2+0x4a>
    9ec2:	4663      	mov	r3, ip
    9ec4:	4258      	negs	r0, r3
    9ec6:	2301      	movs	r3, #1
    9ec8:	4318      	orrs	r0, r3
    9eca:	e008      	b.n	9ede <__gedf2+0x8a>
    9ecc:	2000      	movs	r0, #0
    9ece:	2b00      	cmp	r3, #0
    9ed0:	d105      	bne.n	9ede <__gedf2+0x8a>
    9ed2:	464a      	mov	r2, r9
    9ed4:	4250      	negs	r0, r2
    9ed6:	4150      	adcs	r0, r2
    9ed8:	4240      	negs	r0, r0
    9eda:	2301      	movs	r3, #1
    9edc:	4318      	orrs	r0, r3
    9ede:	bc3c      	pop	{r2, r3, r4, r5}
    9ee0:	4690      	mov	r8, r2
    9ee2:	4699      	mov	r9, r3
    9ee4:	46a2      	mov	sl, r4
    9ee6:	46ab      	mov	fp, r5
    9ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9eea:	1c3e      	adds	r6, r7, #0
    9eec:	4306      	orrs	r6, r0
    9eee:	d0c9      	beq.n	9e84 <__gedf2+0x30>
    9ef0:	2002      	movs	r0, #2
    9ef2:	4240      	negs	r0, r0
    9ef4:	e7f3      	b.n	9ede <__gedf2+0x8a>
    9ef6:	465e      	mov	r6, fp
    9ef8:	4316      	orrs	r6, r2
    9efa:	d0c6      	beq.n	9e8a <__gedf2+0x36>
    9efc:	e7f8      	b.n	9ef0 <__gedf2+0x9c>
    9efe:	42ac      	cmp	r4, r5
    9f00:	dc07      	bgt.n	9f12 <__gedf2+0xbe>
    9f02:	da0b      	bge.n	9f1c <__gedf2+0xc8>
    9f04:	4661      	mov	r1, ip
    9f06:	4248      	negs	r0, r1
    9f08:	4148      	adcs	r0, r1
    9f0a:	4240      	negs	r0, r0
    9f0c:	2301      	movs	r3, #1
    9f0e:	4318      	orrs	r0, r3
    9f10:	e7e5      	b.n	9ede <__gedf2+0x8a>
    9f12:	4666      	mov	r6, ip
    9f14:	4270      	negs	r0, r6
    9f16:	2301      	movs	r3, #1
    9f18:	4318      	orrs	r0, r3
    9f1a:	e7e0      	b.n	9ede <__gedf2+0x8a>
    9f1c:	455f      	cmp	r7, fp
    9f1e:	d80a      	bhi.n	9f36 <__gedf2+0xe2>
    9f20:	d00e      	beq.n	9f40 <__gedf2+0xec>
    9f22:	2000      	movs	r0, #0
    9f24:	455f      	cmp	r7, fp
    9f26:	d2da      	bcs.n	9ede <__gedf2+0x8a>
    9f28:	4665      	mov	r5, ip
    9f2a:	4268      	negs	r0, r5
    9f2c:	4168      	adcs	r0, r5
    9f2e:	4240      	negs	r0, r0
    9f30:	2301      	movs	r3, #1
    9f32:	4318      	orrs	r0, r3
    9f34:	e7d3      	b.n	9ede <__gedf2+0x8a>
    9f36:	4662      	mov	r2, ip
    9f38:	4250      	negs	r0, r2
    9f3a:	2301      	movs	r3, #1
    9f3c:	4318      	orrs	r0, r3
    9f3e:	e7ce      	b.n	9ede <__gedf2+0x8a>
    9f40:	45d0      	cmp	r8, sl
    9f42:	d8f8      	bhi.n	9f36 <__gedf2+0xe2>
    9f44:	2000      	movs	r0, #0
    9f46:	45d0      	cmp	r8, sl
    9f48:	d3ee      	bcc.n	9f28 <__gedf2+0xd4>
    9f4a:	e7c8      	b.n	9ede <__gedf2+0x8a>
    9f4c:	000007ff 	.word	0x000007ff

00009f50 <__ledf2>:
    9f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f52:	4656      	mov	r6, sl
    9f54:	464d      	mov	r5, r9
    9f56:	4644      	mov	r4, r8
    9f58:	465f      	mov	r7, fp
    9f5a:	b4f0      	push	{r4, r5, r6, r7}
    9f5c:	1c0d      	adds	r5, r1, #0
    9f5e:	b083      	sub	sp, #12
    9f60:	1c04      	adds	r4, r0, #0
    9f62:	9001      	str	r0, [sp, #4]
    9f64:	0fe8      	lsrs	r0, r5, #31
    9f66:	4681      	mov	r9, r0
    9f68:	0318      	lsls	r0, r3, #12
    9f6a:	030f      	lsls	r7, r1, #12
    9f6c:	0b00      	lsrs	r0, r0, #12
    9f6e:	0b3f      	lsrs	r7, r7, #12
    9f70:	4684      	mov	ip, r0
    9f72:	4835      	ldr	r0, [pc, #212]	; (a048 <__ledf2+0xf8>)
    9f74:	9700      	str	r7, [sp, #0]
    9f76:	0049      	lsls	r1, r1, #1
    9f78:	005e      	lsls	r6, r3, #1
    9f7a:	0fdf      	lsrs	r7, r3, #31
    9f7c:	0d49      	lsrs	r1, r1, #21
    9f7e:	4692      	mov	sl, r2
    9f80:	0d76      	lsrs	r6, r6, #21
    9f82:	46b8      	mov	r8, r7
    9f84:	4281      	cmp	r1, r0
    9f86:	d034      	beq.n	9ff2 <__ledf2+0xa2>
    9f88:	482f      	ldr	r0, [pc, #188]	; (a048 <__ledf2+0xf8>)
    9f8a:	4286      	cmp	r6, r0
    9f8c:	d036      	beq.n	9ffc <__ledf2+0xac>
    9f8e:	2900      	cmp	r1, #0
    9f90:	d018      	beq.n	9fc4 <__ledf2+0x74>
    9f92:	2e00      	cmp	r6, #0
    9f94:	d11f      	bne.n	9fd6 <__ledf2+0x86>
    9f96:	1c34      	adds	r4, r6, #0
    9f98:	4667      	mov	r7, ip
    9f9a:	433a      	orrs	r2, r7
    9f9c:	4253      	negs	r3, r2
    9f9e:	4153      	adcs	r3, r2
    9fa0:	2c00      	cmp	r4, #0
    9fa2:	d01f      	beq.n	9fe4 <__ledf2+0x94>
    9fa4:	2000      	movs	r0, #0
    9fa6:	2b00      	cmp	r3, #0
    9fa8:	d105      	bne.n	9fb6 <__ledf2+0x66>
    9faa:	4642      	mov	r2, r8
    9fac:	4250      	negs	r0, r2
    9fae:	4150      	adcs	r0, r2
    9fb0:	4240      	negs	r0, r0
    9fb2:	2301      	movs	r3, #1
    9fb4:	4318      	orrs	r0, r3
    9fb6:	b003      	add	sp, #12
    9fb8:	bc3c      	pop	{r2, r3, r4, r5}
    9fba:	4690      	mov	r8, r2
    9fbc:	4699      	mov	r9, r3
    9fbe:	46a2      	mov	sl, r4
    9fc0:	46ab      	mov	fp, r5
    9fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9fc4:	9800      	ldr	r0, [sp, #0]
    9fc6:	4304      	orrs	r4, r0
    9fc8:	4260      	negs	r0, r4
    9fca:	4160      	adcs	r0, r4
    9fcc:	1c04      	adds	r4, r0, #0
    9fce:	2e00      	cmp	r6, #0
    9fd0:	d0e2      	beq.n	9f98 <__ledf2+0x48>
    9fd2:	2800      	cmp	r0, #0
    9fd4:	d1e9      	bne.n	9faa <__ledf2+0x5a>
    9fd6:	45c1      	cmp	r9, r8
    9fd8:	d015      	beq.n	a006 <__ledf2+0xb6>
    9fda:	464f      	mov	r7, r9
    9fdc:	4278      	negs	r0, r7
    9fde:	2301      	movs	r3, #1
    9fe0:	4318      	orrs	r0, r3
    9fe2:	e7e8      	b.n	9fb6 <__ledf2+0x66>
    9fe4:	2b00      	cmp	r3, #0
    9fe6:	d0f6      	beq.n	9fd6 <__ledf2+0x86>
    9fe8:	464b      	mov	r3, r9
    9fea:	4258      	negs	r0, r3
    9fec:	2301      	movs	r3, #1
    9fee:	4318      	orrs	r0, r3
    9ff0:	e7e1      	b.n	9fb6 <__ledf2+0x66>
    9ff2:	9f00      	ldr	r7, [sp, #0]
    9ff4:	2002      	movs	r0, #2
    9ff6:	4327      	orrs	r7, r4
    9ff8:	d1dd      	bne.n	9fb6 <__ledf2+0x66>
    9ffa:	e7c5      	b.n	9f88 <__ledf2+0x38>
    9ffc:	4667      	mov	r7, ip
    9ffe:	2002      	movs	r0, #2
    a000:	4317      	orrs	r7, r2
    a002:	d1d8      	bne.n	9fb6 <__ledf2+0x66>
    a004:	e7c3      	b.n	9f8e <__ledf2+0x3e>
    a006:	42b1      	cmp	r1, r6
    a008:	dd04      	ble.n	a014 <__ledf2+0xc4>
    a00a:	464a      	mov	r2, r9
    a00c:	4250      	negs	r0, r2
    a00e:	2301      	movs	r3, #1
    a010:	4318      	orrs	r0, r3
    a012:	e7d0      	b.n	9fb6 <__ledf2+0x66>
    a014:	42b1      	cmp	r1, r6
    a016:	db07      	blt.n	a028 <__ledf2+0xd8>
    a018:	9800      	ldr	r0, [sp, #0]
    a01a:	4560      	cmp	r0, ip
    a01c:	d8e4      	bhi.n	9fe8 <__ledf2+0x98>
    a01e:	d00a      	beq.n	a036 <__ledf2+0xe6>
    a020:	9f00      	ldr	r7, [sp, #0]
    a022:	2000      	movs	r0, #0
    a024:	4567      	cmp	r7, ip
    a026:	d2c6      	bcs.n	9fb6 <__ledf2+0x66>
    a028:	464f      	mov	r7, r9
    a02a:	4278      	negs	r0, r7
    a02c:	4178      	adcs	r0, r7
    a02e:	4240      	negs	r0, r0
    a030:	2301      	movs	r3, #1
    a032:	4318      	orrs	r0, r3
    a034:	e7bf      	b.n	9fb6 <__ledf2+0x66>
    a036:	9a01      	ldr	r2, [sp, #4]
    a038:	4552      	cmp	r2, sl
    a03a:	d8d5      	bhi.n	9fe8 <__ledf2+0x98>
    a03c:	9a01      	ldr	r2, [sp, #4]
    a03e:	2000      	movs	r0, #0
    a040:	4552      	cmp	r2, sl
    a042:	d3f1      	bcc.n	a028 <__ledf2+0xd8>
    a044:	e7b7      	b.n	9fb6 <__ledf2+0x66>
    a046:	46c0      	nop			; (mov r8, r8)
    a048:	000007ff 	.word	0x000007ff

0000a04c <__aeabi_dmul>:
    a04c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a04e:	4656      	mov	r6, sl
    a050:	4644      	mov	r4, r8
    a052:	465f      	mov	r7, fp
    a054:	464d      	mov	r5, r9
    a056:	b4f0      	push	{r4, r5, r6, r7}
    a058:	1c1f      	adds	r7, r3, #0
    a05a:	030b      	lsls	r3, r1, #12
    a05c:	0b1b      	lsrs	r3, r3, #12
    a05e:	469a      	mov	sl, r3
    a060:	004b      	lsls	r3, r1, #1
    a062:	b087      	sub	sp, #28
    a064:	1c04      	adds	r4, r0, #0
    a066:	4680      	mov	r8, r0
    a068:	0d5b      	lsrs	r3, r3, #21
    a06a:	0fc8      	lsrs	r0, r1, #31
    a06c:	1c16      	adds	r6, r2, #0
    a06e:	9302      	str	r3, [sp, #8]
    a070:	4681      	mov	r9, r0
    a072:	2b00      	cmp	r3, #0
    a074:	d068      	beq.n	a148 <__aeabi_dmul+0xfc>
    a076:	4b69      	ldr	r3, [pc, #420]	; (a21c <__aeabi_dmul+0x1d0>)
    a078:	9902      	ldr	r1, [sp, #8]
    a07a:	4299      	cmp	r1, r3
    a07c:	d032      	beq.n	a0e4 <__aeabi_dmul+0x98>
    a07e:	2280      	movs	r2, #128	; 0x80
    a080:	4653      	mov	r3, sl
    a082:	0352      	lsls	r2, r2, #13
    a084:	431a      	orrs	r2, r3
    a086:	00d2      	lsls	r2, r2, #3
    a088:	0f63      	lsrs	r3, r4, #29
    a08a:	431a      	orrs	r2, r3
    a08c:	4692      	mov	sl, r2
    a08e:	4a64      	ldr	r2, [pc, #400]	; (a220 <__aeabi_dmul+0x1d4>)
    a090:	00e0      	lsls	r0, r4, #3
    a092:	1889      	adds	r1, r1, r2
    a094:	4680      	mov	r8, r0
    a096:	9102      	str	r1, [sp, #8]
    a098:	2400      	movs	r4, #0
    a09a:	2500      	movs	r5, #0
    a09c:	033b      	lsls	r3, r7, #12
    a09e:	0b1b      	lsrs	r3, r3, #12
    a0a0:	469b      	mov	fp, r3
    a0a2:	0078      	lsls	r0, r7, #1
    a0a4:	0ffb      	lsrs	r3, r7, #31
    a0a6:	1c32      	adds	r2, r6, #0
    a0a8:	0d40      	lsrs	r0, r0, #21
    a0aa:	9303      	str	r3, [sp, #12]
    a0ac:	d100      	bne.n	a0b0 <__aeabi_dmul+0x64>
    a0ae:	e075      	b.n	a19c <__aeabi_dmul+0x150>
    a0b0:	4b5a      	ldr	r3, [pc, #360]	; (a21c <__aeabi_dmul+0x1d0>)
    a0b2:	4298      	cmp	r0, r3
    a0b4:	d069      	beq.n	a18a <__aeabi_dmul+0x13e>
    a0b6:	2280      	movs	r2, #128	; 0x80
    a0b8:	4659      	mov	r1, fp
    a0ba:	0352      	lsls	r2, r2, #13
    a0bc:	430a      	orrs	r2, r1
    a0be:	0f73      	lsrs	r3, r6, #29
    a0c0:	00d2      	lsls	r2, r2, #3
    a0c2:	431a      	orrs	r2, r3
    a0c4:	4b56      	ldr	r3, [pc, #344]	; (a220 <__aeabi_dmul+0x1d4>)
    a0c6:	4693      	mov	fp, r2
    a0c8:	18c0      	adds	r0, r0, r3
    a0ca:	00f2      	lsls	r2, r6, #3
    a0cc:	2300      	movs	r3, #0
    a0ce:	9903      	ldr	r1, [sp, #12]
    a0d0:	464e      	mov	r6, r9
    a0d2:	4071      	eors	r1, r6
    a0d4:	431c      	orrs	r4, r3
    a0d6:	2c0f      	cmp	r4, #15
    a0d8:	d900      	bls.n	a0dc <__aeabi_dmul+0x90>
    a0da:	e0a9      	b.n	a230 <__aeabi_dmul+0x1e4>
    a0dc:	4e51      	ldr	r6, [pc, #324]	; (a224 <__aeabi_dmul+0x1d8>)
    a0de:	00a4      	lsls	r4, r4, #2
    a0e0:	5934      	ldr	r4, [r6, r4]
    a0e2:	46a7      	mov	pc, r4
    a0e4:	4653      	mov	r3, sl
    a0e6:	431c      	orrs	r4, r3
    a0e8:	d000      	beq.n	a0ec <__aeabi_dmul+0xa0>
    a0ea:	e087      	b.n	a1fc <__aeabi_dmul+0x1b0>
    a0ec:	2500      	movs	r5, #0
    a0ee:	46aa      	mov	sl, r5
    a0f0:	46a8      	mov	r8, r5
    a0f2:	2408      	movs	r4, #8
    a0f4:	2502      	movs	r5, #2
    a0f6:	e7d1      	b.n	a09c <__aeabi_dmul+0x50>
    a0f8:	4649      	mov	r1, r9
    a0fa:	2d02      	cmp	r5, #2
    a0fc:	d06c      	beq.n	a1d8 <__aeabi_dmul+0x18c>
    a0fe:	2d03      	cmp	r5, #3
    a100:	d100      	bne.n	a104 <__aeabi_dmul+0xb8>
    a102:	e217      	b.n	a534 <__aeabi_dmul+0x4e8>
    a104:	2d01      	cmp	r5, #1
    a106:	d000      	beq.n	a10a <__aeabi_dmul+0xbe>
    a108:	e158      	b.n	a3bc <__aeabi_dmul+0x370>
    a10a:	400d      	ands	r5, r1
    a10c:	b2ed      	uxtb	r5, r5
    a10e:	2400      	movs	r4, #0
    a110:	46a9      	mov	r9, r5
    a112:	2300      	movs	r3, #0
    a114:	46a0      	mov	r8, r4
    a116:	2000      	movs	r0, #0
    a118:	2100      	movs	r1, #0
    a11a:	0325      	lsls	r5, r4, #12
    a11c:	0d0a      	lsrs	r2, r1, #20
    a11e:	051c      	lsls	r4, r3, #20
    a120:	0b2d      	lsrs	r5, r5, #12
    a122:	0512      	lsls	r2, r2, #20
    a124:	4b40      	ldr	r3, [pc, #256]	; (a228 <__aeabi_dmul+0x1dc>)
    a126:	432a      	orrs	r2, r5
    a128:	4013      	ands	r3, r2
    a12a:	4323      	orrs	r3, r4
    a12c:	005b      	lsls	r3, r3, #1
    a12e:	464c      	mov	r4, r9
    a130:	085b      	lsrs	r3, r3, #1
    a132:	07e2      	lsls	r2, r4, #31
    a134:	1c19      	adds	r1, r3, #0
    a136:	4640      	mov	r0, r8
    a138:	4311      	orrs	r1, r2
    a13a:	b007      	add	sp, #28
    a13c:	bc3c      	pop	{r2, r3, r4, r5}
    a13e:	4690      	mov	r8, r2
    a140:	4699      	mov	r9, r3
    a142:	46a2      	mov	sl, r4
    a144:	46ab      	mov	fp, r5
    a146:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a148:	4653      	mov	r3, sl
    a14a:	4323      	orrs	r3, r4
    a14c:	d050      	beq.n	a1f0 <__aeabi_dmul+0x1a4>
    a14e:	4653      	mov	r3, sl
    a150:	2b00      	cmp	r3, #0
    a152:	d100      	bne.n	a156 <__aeabi_dmul+0x10a>
    a154:	e184      	b.n	a460 <__aeabi_dmul+0x414>
    a156:	4650      	mov	r0, sl
    a158:	f000 fec0 	bl	aedc <__clzsi2>
    a15c:	1e03      	subs	r3, r0, #0
    a15e:	2b27      	cmp	r3, #39	; 0x27
    a160:	dd00      	ble.n	a164 <__aeabi_dmul+0x118>
    a162:	e176      	b.n	a452 <__aeabi_dmul+0x406>
    a164:	2128      	movs	r1, #40	; 0x28
    a166:	1a0d      	subs	r5, r1, r0
    a168:	1c21      	adds	r1, r4, #0
    a16a:	3b08      	subs	r3, #8
    a16c:	4652      	mov	r2, sl
    a16e:	40e9      	lsrs	r1, r5
    a170:	409a      	lsls	r2, r3
    a172:	1c0d      	adds	r5, r1, #0
    a174:	4315      	orrs	r5, r2
    a176:	1c22      	adds	r2, r4, #0
    a178:	409a      	lsls	r2, r3
    a17a:	46aa      	mov	sl, r5
    a17c:	4690      	mov	r8, r2
    a17e:	4b2b      	ldr	r3, [pc, #172]	; (a22c <__aeabi_dmul+0x1e0>)
    a180:	2400      	movs	r4, #0
    a182:	1a1b      	subs	r3, r3, r0
    a184:	9302      	str	r3, [sp, #8]
    a186:	2500      	movs	r5, #0
    a188:	e788      	b.n	a09c <__aeabi_dmul+0x50>
    a18a:	465b      	mov	r3, fp
    a18c:	431e      	orrs	r6, r3
    a18e:	2303      	movs	r3, #3
    a190:	2e00      	cmp	r6, #0
    a192:	d19c      	bne.n	a0ce <__aeabi_dmul+0x82>
    a194:	46b3      	mov	fp, r6
    a196:	2200      	movs	r2, #0
    a198:	2302      	movs	r3, #2
    a19a:	e798      	b.n	a0ce <__aeabi_dmul+0x82>
    a19c:	465b      	mov	r3, fp
    a19e:	4333      	orrs	r3, r6
    a1a0:	d021      	beq.n	a1e6 <__aeabi_dmul+0x19a>
    a1a2:	4658      	mov	r0, fp
    a1a4:	2800      	cmp	r0, #0
    a1a6:	d100      	bne.n	a1aa <__aeabi_dmul+0x15e>
    a1a8:	e14e      	b.n	a448 <__aeabi_dmul+0x3fc>
    a1aa:	f000 fe97 	bl	aedc <__clzsi2>
    a1ae:	2827      	cmp	r0, #39	; 0x27
    a1b0:	dd00      	ble.n	a1b4 <__aeabi_dmul+0x168>
    a1b2:	e142      	b.n	a43a <__aeabi_dmul+0x3ee>
    a1b4:	2128      	movs	r1, #40	; 0x28
    a1b6:	1a0f      	subs	r7, r1, r0
    a1b8:	1c02      	adds	r2, r0, #0
    a1ba:	1c31      	adds	r1, r6, #0
    a1bc:	3a08      	subs	r2, #8
    a1be:	465b      	mov	r3, fp
    a1c0:	40f9      	lsrs	r1, r7
    a1c2:	4093      	lsls	r3, r2
    a1c4:	1c0f      	adds	r7, r1, #0
    a1c6:	431f      	orrs	r7, r3
    a1c8:	1c33      	adds	r3, r6, #0
    a1ca:	4093      	lsls	r3, r2
    a1cc:	46bb      	mov	fp, r7
    a1ce:	1c1a      	adds	r2, r3, #0
    a1d0:	4b16      	ldr	r3, [pc, #88]	; (a22c <__aeabi_dmul+0x1e0>)
    a1d2:	1a18      	subs	r0, r3, r0
    a1d4:	2300      	movs	r3, #0
    a1d6:	e77a      	b.n	a0ce <__aeabi_dmul+0x82>
    a1d8:	2301      	movs	r3, #1
    a1da:	400b      	ands	r3, r1
    a1dc:	2400      	movs	r4, #0
    a1de:	4699      	mov	r9, r3
    a1e0:	46a0      	mov	r8, r4
    a1e2:	4b0e      	ldr	r3, [pc, #56]	; (a21c <__aeabi_dmul+0x1d0>)
    a1e4:	e797      	b.n	a116 <__aeabi_dmul+0xca>
    a1e6:	2700      	movs	r7, #0
    a1e8:	46bb      	mov	fp, r7
    a1ea:	2200      	movs	r2, #0
    a1ec:	2301      	movs	r3, #1
    a1ee:	e76e      	b.n	a0ce <__aeabi_dmul+0x82>
    a1f0:	2100      	movs	r1, #0
    a1f2:	2404      	movs	r4, #4
    a1f4:	468a      	mov	sl, r1
    a1f6:	4688      	mov	r8, r1
    a1f8:	2501      	movs	r5, #1
    a1fa:	e74f      	b.n	a09c <__aeabi_dmul+0x50>
    a1fc:	240c      	movs	r4, #12
    a1fe:	2503      	movs	r5, #3
    a200:	e74c      	b.n	a09c <__aeabi_dmul+0x50>
    a202:	2500      	movs	r5, #0
    a204:	2480      	movs	r4, #128	; 0x80
    a206:	46a9      	mov	r9, r5
    a208:	0324      	lsls	r4, r4, #12
    a20a:	46a8      	mov	r8, r5
    a20c:	4b03      	ldr	r3, [pc, #12]	; (a21c <__aeabi_dmul+0x1d0>)
    a20e:	e782      	b.n	a116 <__aeabi_dmul+0xca>
    a210:	46da      	mov	sl, fp
    a212:	4690      	mov	r8, r2
    a214:	9903      	ldr	r1, [sp, #12]
    a216:	1c1d      	adds	r5, r3, #0
    a218:	e76f      	b.n	a0fa <__aeabi_dmul+0xae>
    a21a:	46c0      	nop			; (mov r8, r8)
    a21c:	000007ff 	.word	0x000007ff
    a220:	fffffc01 	.word	0xfffffc01
    a224:	0000b6e4 	.word	0x0000b6e4
    a228:	800fffff 	.word	0x800fffff
    a22c:	fffffc0d 	.word	0xfffffc0d
    a230:	9f02      	ldr	r7, [sp, #8]
    a232:	0c16      	lsrs	r6, r2, #16
    a234:	1838      	adds	r0, r7, r0
    a236:	9004      	str	r0, [sp, #16]
    a238:	4640      	mov	r0, r8
    a23a:	0c07      	lsrs	r7, r0, #16
    a23c:	0400      	lsls	r0, r0, #16
    a23e:	0c00      	lsrs	r0, r0, #16
    a240:	0412      	lsls	r2, r2, #16
    a242:	0c12      	lsrs	r2, r2, #16
    a244:	1c03      	adds	r3, r0, #0
    a246:	4353      	muls	r3, r2
    a248:	1c04      	adds	r4, r0, #0
    a24a:	1c3d      	adds	r5, r7, #0
    a24c:	4374      	muls	r4, r6
    a24e:	4355      	muls	r5, r2
    a250:	4698      	mov	r8, r3
    a252:	1c3b      	adds	r3, r7, #0
    a254:	4373      	muls	r3, r6
    a256:	1964      	adds	r4, r4, r5
    a258:	46a4      	mov	ip, r4
    a25a:	4644      	mov	r4, r8
    a25c:	9302      	str	r3, [sp, #8]
    a25e:	0c23      	lsrs	r3, r4, #16
    a260:	4463      	add	r3, ip
    a262:	429d      	cmp	r5, r3
    a264:	d904      	bls.n	a270 <__aeabi_dmul+0x224>
    a266:	9d02      	ldr	r5, [sp, #8]
    a268:	2480      	movs	r4, #128	; 0x80
    a26a:	0264      	lsls	r4, r4, #9
    a26c:	192d      	adds	r5, r5, r4
    a26e:	9502      	str	r5, [sp, #8]
    a270:	0c1d      	lsrs	r5, r3, #16
    a272:	9503      	str	r5, [sp, #12]
    a274:	4645      	mov	r5, r8
    a276:	042c      	lsls	r4, r5, #16
    a278:	041b      	lsls	r3, r3, #16
    a27a:	0c24      	lsrs	r4, r4, #16
    a27c:	191c      	adds	r4, r3, r4
    a27e:	9405      	str	r4, [sp, #20]
    a280:	465c      	mov	r4, fp
    a282:	0c23      	lsrs	r3, r4, #16
    a284:	1c05      	adds	r5, r0, #0
    a286:	4358      	muls	r0, r3
    a288:	0424      	lsls	r4, r4, #16
    a28a:	0c24      	lsrs	r4, r4, #16
    a28c:	4684      	mov	ip, r0
    a28e:	1c38      	adds	r0, r7, #0
    a290:	4360      	muls	r0, r4
    a292:	4365      	muls	r5, r4
    a294:	435f      	muls	r7, r3
    a296:	4681      	mov	r9, r0
    a298:	44cc      	add	ip, r9
    a29a:	0c28      	lsrs	r0, r5, #16
    a29c:	4460      	add	r0, ip
    a29e:	46bb      	mov	fp, r7
    a2a0:	4581      	cmp	r9, r0
    a2a2:	d902      	bls.n	a2aa <__aeabi_dmul+0x25e>
    a2a4:	2780      	movs	r7, #128	; 0x80
    a2a6:	027f      	lsls	r7, r7, #9
    a2a8:	44bb      	add	fp, r7
    a2aa:	042d      	lsls	r5, r5, #16
    a2ac:	0c07      	lsrs	r7, r0, #16
    a2ae:	0c2d      	lsrs	r5, r5, #16
    a2b0:	0400      	lsls	r0, r0, #16
    a2b2:	1940      	adds	r0, r0, r5
    a2b4:	4655      	mov	r5, sl
    a2b6:	46bc      	mov	ip, r7
    a2b8:	042f      	lsls	r7, r5, #16
    a2ba:	44e3      	add	fp, ip
    a2bc:	4684      	mov	ip, r0
    a2be:	0c28      	lsrs	r0, r5, #16
    a2c0:	0c3d      	lsrs	r5, r7, #16
    a2c2:	1c2f      	adds	r7, r5, #0
    a2c4:	4357      	muls	r7, r2
    a2c6:	46b8      	mov	r8, r7
    a2c8:	1c2f      	adds	r7, r5, #0
    a2ca:	4377      	muls	r7, r6
    a2cc:	4342      	muls	r2, r0
    a2ce:	46b9      	mov	r9, r7
    a2d0:	4647      	mov	r7, r8
    a2d2:	0c3f      	lsrs	r7, r7, #16
    a2d4:	4491      	add	r9, r2
    a2d6:	46ba      	mov	sl, r7
    a2d8:	44d1      	add	r9, sl
    a2da:	4346      	muls	r6, r0
    a2dc:	454a      	cmp	r2, r9
    a2de:	d902      	bls.n	a2e6 <__aeabi_dmul+0x29a>
    a2e0:	2280      	movs	r2, #128	; 0x80
    a2e2:	0252      	lsls	r2, r2, #9
    a2e4:	18b6      	adds	r6, r6, r2
    a2e6:	464f      	mov	r7, r9
    a2e8:	0c3a      	lsrs	r2, r7, #16
    a2ea:	18b6      	adds	r6, r6, r2
    a2ec:	043a      	lsls	r2, r7, #16
    a2ee:	4647      	mov	r7, r8
    a2f0:	043f      	lsls	r7, r7, #16
    a2f2:	0c3f      	lsrs	r7, r7, #16
    a2f4:	46b8      	mov	r8, r7
    a2f6:	1c2f      	adds	r7, r5, #0
    a2f8:	4367      	muls	r7, r4
    a2fa:	435d      	muls	r5, r3
    a2fc:	4344      	muls	r4, r0
    a2fe:	4358      	muls	r0, r3
    a300:	1965      	adds	r5, r4, r5
    a302:	9001      	str	r0, [sp, #4]
    a304:	0c38      	lsrs	r0, r7, #16
    a306:	182d      	adds	r5, r5, r0
    a308:	4442      	add	r2, r8
    a30a:	46b8      	mov	r8, r7
    a30c:	42ac      	cmp	r4, r5
    a30e:	d904      	bls.n	a31a <__aeabi_dmul+0x2ce>
    a310:	9801      	ldr	r0, [sp, #4]
    a312:	2380      	movs	r3, #128	; 0x80
    a314:	025b      	lsls	r3, r3, #9
    a316:	18c0      	adds	r0, r0, r3
    a318:	9001      	str	r0, [sp, #4]
    a31a:	9c03      	ldr	r4, [sp, #12]
    a31c:	9f02      	ldr	r7, [sp, #8]
    a31e:	1c20      	adds	r0, r4, #0
    a320:	4460      	add	r0, ip
    a322:	19c0      	adds	r0, r0, r7
    a324:	4560      	cmp	r0, ip
    a326:	41a4      	sbcs	r4, r4
    a328:	4647      	mov	r7, r8
    a32a:	4264      	negs	r4, r4
    a32c:	46a4      	mov	ip, r4
    a32e:	042b      	lsls	r3, r5, #16
    a330:	043c      	lsls	r4, r7, #16
    a332:	4699      	mov	r9, r3
    a334:	0c24      	lsrs	r4, r4, #16
    a336:	444c      	add	r4, r9
    a338:	46a0      	mov	r8, r4
    a33a:	44d8      	add	r8, fp
    a33c:	1880      	adds	r0, r0, r2
    a33e:	46c2      	mov	sl, r8
    a340:	44e2      	add	sl, ip
    a342:	4290      	cmp	r0, r2
    a344:	4192      	sbcs	r2, r2
    a346:	4657      	mov	r7, sl
    a348:	4252      	negs	r2, r2
    a34a:	4691      	mov	r9, r2
    a34c:	19f2      	adds	r2, r6, r7
    a34e:	45e2      	cmp	sl, ip
    a350:	41bf      	sbcs	r7, r7
    a352:	427f      	negs	r7, r7
    a354:	464b      	mov	r3, r9
    a356:	46bc      	mov	ip, r7
    a358:	45d8      	cmp	r8, fp
    a35a:	41bf      	sbcs	r7, r7
    a35c:	18d4      	adds	r4, r2, r3
    a35e:	427f      	negs	r7, r7
    a360:	4663      	mov	r3, ip
    a362:	431f      	orrs	r7, r3
    a364:	0c2d      	lsrs	r5, r5, #16
    a366:	197f      	adds	r7, r7, r5
    a368:	42b2      	cmp	r2, r6
    a36a:	4192      	sbcs	r2, r2
    a36c:	454c      	cmp	r4, r9
    a36e:	41ad      	sbcs	r5, r5
    a370:	4252      	negs	r2, r2
    a372:	426d      	negs	r5, r5
    a374:	4315      	orrs	r5, r2
    a376:	9e01      	ldr	r6, [sp, #4]
    a378:	197d      	adds	r5, r7, r5
    a37a:	19ab      	adds	r3, r5, r6
    a37c:	0de2      	lsrs	r2, r4, #23
    a37e:	025b      	lsls	r3, r3, #9
    a380:	9f05      	ldr	r7, [sp, #20]
    a382:	4313      	orrs	r3, r2
    a384:	0242      	lsls	r2, r0, #9
    a386:	433a      	orrs	r2, r7
    a388:	469a      	mov	sl, r3
    a38a:	1e53      	subs	r3, r2, #1
    a38c:	419a      	sbcs	r2, r3
    a38e:	0dc3      	lsrs	r3, r0, #23
    a390:	1c10      	adds	r0, r2, #0
    a392:	4318      	orrs	r0, r3
    a394:	0264      	lsls	r4, r4, #9
    a396:	4320      	orrs	r0, r4
    a398:	4680      	mov	r8, r0
    a39a:	4650      	mov	r0, sl
    a39c:	01c0      	lsls	r0, r0, #7
    a39e:	d50d      	bpl.n	a3bc <__aeabi_dmul+0x370>
    a3a0:	4645      	mov	r5, r8
    a3a2:	2201      	movs	r2, #1
    a3a4:	4656      	mov	r6, sl
    a3a6:	9c04      	ldr	r4, [sp, #16]
    a3a8:	086b      	lsrs	r3, r5, #1
    a3aa:	402a      	ands	r2, r5
    a3ac:	431a      	orrs	r2, r3
    a3ae:	07f3      	lsls	r3, r6, #31
    a3b0:	3401      	adds	r4, #1
    a3b2:	431a      	orrs	r2, r3
    a3b4:	0876      	lsrs	r6, r6, #1
    a3b6:	9404      	str	r4, [sp, #16]
    a3b8:	4690      	mov	r8, r2
    a3ba:	46b2      	mov	sl, r6
    a3bc:	9e04      	ldr	r6, [sp, #16]
    a3be:	4f63      	ldr	r7, [pc, #396]	; (a54c <__aeabi_dmul+0x500>)
    a3c0:	19f3      	adds	r3, r6, r7
    a3c2:	2b00      	cmp	r3, #0
    a3c4:	dd61      	ble.n	a48a <__aeabi_dmul+0x43e>
    a3c6:	4640      	mov	r0, r8
    a3c8:	0740      	lsls	r0, r0, #29
    a3ca:	d00b      	beq.n	a3e4 <__aeabi_dmul+0x398>
    a3cc:	220f      	movs	r2, #15
    a3ce:	4644      	mov	r4, r8
    a3d0:	4022      	ands	r2, r4
    a3d2:	2a04      	cmp	r2, #4
    a3d4:	d006      	beq.n	a3e4 <__aeabi_dmul+0x398>
    a3d6:	4642      	mov	r2, r8
    a3d8:	3204      	adds	r2, #4
    a3da:	4542      	cmp	r2, r8
    a3dc:	4180      	sbcs	r0, r0
    a3de:	4240      	negs	r0, r0
    a3e0:	4482      	add	sl, r0
    a3e2:	4690      	mov	r8, r2
    a3e4:	4655      	mov	r5, sl
    a3e6:	01ed      	lsls	r5, r5, #7
    a3e8:	d507      	bpl.n	a3fa <__aeabi_dmul+0x3ae>
    a3ea:	4b59      	ldr	r3, [pc, #356]	; (a550 <__aeabi_dmul+0x504>)
    a3ec:	4656      	mov	r6, sl
    a3ee:	9f04      	ldr	r7, [sp, #16]
    a3f0:	2080      	movs	r0, #128	; 0x80
    a3f2:	401e      	ands	r6, r3
    a3f4:	00c0      	lsls	r0, r0, #3
    a3f6:	46b2      	mov	sl, r6
    a3f8:	183b      	adds	r3, r7, r0
    a3fa:	4a56      	ldr	r2, [pc, #344]	; (a554 <__aeabi_dmul+0x508>)
    a3fc:	4293      	cmp	r3, r2
    a3fe:	dd00      	ble.n	a402 <__aeabi_dmul+0x3b6>
    a400:	e6ea      	b.n	a1d8 <__aeabi_dmul+0x18c>
    a402:	4644      	mov	r4, r8
    a404:	4655      	mov	r5, sl
    a406:	08e2      	lsrs	r2, r4, #3
    a408:	0768      	lsls	r0, r5, #29
    a40a:	4310      	orrs	r0, r2
    a40c:	2201      	movs	r2, #1
    a40e:	026c      	lsls	r4, r5, #9
    a410:	055b      	lsls	r3, r3, #21
    a412:	400a      	ands	r2, r1
    a414:	4680      	mov	r8, r0
    a416:	0b24      	lsrs	r4, r4, #12
    a418:	0d5b      	lsrs	r3, r3, #21
    a41a:	4691      	mov	r9, r2
    a41c:	e67b      	b.n	a116 <__aeabi_dmul+0xca>
    a41e:	46da      	mov	sl, fp
    a420:	4690      	mov	r8, r2
    a422:	1c1d      	adds	r5, r3, #0
    a424:	e669      	b.n	a0fa <__aeabi_dmul+0xae>
    a426:	2480      	movs	r4, #128	; 0x80
    a428:	0324      	lsls	r4, r4, #12
    a42a:	4657      	mov	r7, sl
    a42c:	4227      	tst	r7, r4
    a42e:	d11c      	bne.n	a46a <__aeabi_dmul+0x41e>
    a430:	433c      	orrs	r4, r7
    a432:	0324      	lsls	r4, r4, #12
    a434:	0b24      	lsrs	r4, r4, #12
    a436:	4b48      	ldr	r3, [pc, #288]	; (a558 <__aeabi_dmul+0x50c>)
    a438:	e66d      	b.n	a116 <__aeabi_dmul+0xca>
    a43a:	1c03      	adds	r3, r0, #0
    a43c:	3b28      	subs	r3, #40	; 0x28
    a43e:	1c31      	adds	r1, r6, #0
    a440:	4099      	lsls	r1, r3
    a442:	468b      	mov	fp, r1
    a444:	2200      	movs	r2, #0
    a446:	e6c3      	b.n	a1d0 <__aeabi_dmul+0x184>
    a448:	1c30      	adds	r0, r6, #0
    a44a:	f000 fd47 	bl	aedc <__clzsi2>
    a44e:	3020      	adds	r0, #32
    a450:	e6ad      	b.n	a1ae <__aeabi_dmul+0x162>
    a452:	3b28      	subs	r3, #40	; 0x28
    a454:	1c21      	adds	r1, r4, #0
    a456:	4099      	lsls	r1, r3
    a458:	2200      	movs	r2, #0
    a45a:	468a      	mov	sl, r1
    a45c:	4690      	mov	r8, r2
    a45e:	e68e      	b.n	a17e <__aeabi_dmul+0x132>
    a460:	1c20      	adds	r0, r4, #0
    a462:	f000 fd3b 	bl	aedc <__clzsi2>
    a466:	3020      	adds	r0, #32
    a468:	e678      	b.n	a15c <__aeabi_dmul+0x110>
    a46a:	4658      	mov	r0, fp
    a46c:	4220      	tst	r0, r4
    a46e:	d107      	bne.n	a480 <__aeabi_dmul+0x434>
    a470:	4304      	orrs	r4, r0
    a472:	9903      	ldr	r1, [sp, #12]
    a474:	0324      	lsls	r4, r4, #12
    a476:	0b24      	lsrs	r4, r4, #12
    a478:	4689      	mov	r9, r1
    a47a:	4690      	mov	r8, r2
    a47c:	4b36      	ldr	r3, [pc, #216]	; (a558 <__aeabi_dmul+0x50c>)
    a47e:	e64a      	b.n	a116 <__aeabi_dmul+0xca>
    a480:	433c      	orrs	r4, r7
    a482:	0324      	lsls	r4, r4, #12
    a484:	0b24      	lsrs	r4, r4, #12
    a486:	4b34      	ldr	r3, [pc, #208]	; (a558 <__aeabi_dmul+0x50c>)
    a488:	e645      	b.n	a116 <__aeabi_dmul+0xca>
    a48a:	4b34      	ldr	r3, [pc, #208]	; (a55c <__aeabi_dmul+0x510>)
    a48c:	9e04      	ldr	r6, [sp, #16]
    a48e:	1b9b      	subs	r3, r3, r6
    a490:	2b38      	cmp	r3, #56	; 0x38
    a492:	dd06      	ble.n	a4a2 <__aeabi_dmul+0x456>
    a494:	2301      	movs	r3, #1
    a496:	400b      	ands	r3, r1
    a498:	2400      	movs	r4, #0
    a49a:	4699      	mov	r9, r3
    a49c:	46a0      	mov	r8, r4
    a49e:	2300      	movs	r3, #0
    a4a0:	e639      	b.n	a116 <__aeabi_dmul+0xca>
    a4a2:	2b1f      	cmp	r3, #31
    a4a4:	dc25      	bgt.n	a4f2 <__aeabi_dmul+0x4a6>
    a4a6:	9c04      	ldr	r4, [sp, #16]
    a4a8:	4d2d      	ldr	r5, [pc, #180]	; (a560 <__aeabi_dmul+0x514>)
    a4aa:	4646      	mov	r6, r8
    a4ac:	1960      	adds	r0, r4, r5
    a4ae:	4652      	mov	r2, sl
    a4b0:	4644      	mov	r4, r8
    a4b2:	4086      	lsls	r6, r0
    a4b4:	40dc      	lsrs	r4, r3
    a4b6:	4082      	lsls	r2, r0
    a4b8:	4657      	mov	r7, sl
    a4ba:	1c30      	adds	r0, r6, #0
    a4bc:	4322      	orrs	r2, r4
    a4be:	40df      	lsrs	r7, r3
    a4c0:	1e44      	subs	r4, r0, #1
    a4c2:	41a0      	sbcs	r0, r4
    a4c4:	4302      	orrs	r2, r0
    a4c6:	1c3b      	adds	r3, r7, #0
    a4c8:	0754      	lsls	r4, r2, #29
    a4ca:	d009      	beq.n	a4e0 <__aeabi_dmul+0x494>
    a4cc:	200f      	movs	r0, #15
    a4ce:	4010      	ands	r0, r2
    a4d0:	2804      	cmp	r0, #4
    a4d2:	d005      	beq.n	a4e0 <__aeabi_dmul+0x494>
    a4d4:	1d10      	adds	r0, r2, #4
    a4d6:	4290      	cmp	r0, r2
    a4d8:	4192      	sbcs	r2, r2
    a4da:	4252      	negs	r2, r2
    a4dc:	189b      	adds	r3, r3, r2
    a4de:	1c02      	adds	r2, r0, #0
    a4e0:	021d      	lsls	r5, r3, #8
    a4e2:	d51a      	bpl.n	a51a <__aeabi_dmul+0x4ce>
    a4e4:	2301      	movs	r3, #1
    a4e6:	400b      	ands	r3, r1
    a4e8:	2400      	movs	r4, #0
    a4ea:	4699      	mov	r9, r3
    a4ec:	46a0      	mov	r8, r4
    a4ee:	2301      	movs	r3, #1
    a4f0:	e611      	b.n	a116 <__aeabi_dmul+0xca>
    a4f2:	481c      	ldr	r0, [pc, #112]	; (a564 <__aeabi_dmul+0x518>)
    a4f4:	9c04      	ldr	r4, [sp, #16]
    a4f6:	4655      	mov	r5, sl
    a4f8:	1b00      	subs	r0, r0, r4
    a4fa:	40c5      	lsrs	r5, r0
    a4fc:	1c28      	adds	r0, r5, #0
    a4fe:	2b20      	cmp	r3, #32
    a500:	d016      	beq.n	a530 <__aeabi_dmul+0x4e4>
    a502:	4e19      	ldr	r6, [pc, #100]	; (a568 <__aeabi_dmul+0x51c>)
    a504:	4657      	mov	r7, sl
    a506:	19a2      	adds	r2, r4, r6
    a508:	4097      	lsls	r7, r2
    a50a:	1c3a      	adds	r2, r7, #0
    a50c:	4643      	mov	r3, r8
    a50e:	431a      	orrs	r2, r3
    a510:	1e53      	subs	r3, r2, #1
    a512:	419a      	sbcs	r2, r3
    a514:	4302      	orrs	r2, r0
    a516:	2300      	movs	r3, #0
    a518:	e7d6      	b.n	a4c8 <__aeabi_dmul+0x47c>
    a51a:	0758      	lsls	r0, r3, #29
    a51c:	025b      	lsls	r3, r3, #9
    a51e:	08d2      	lsrs	r2, r2, #3
    a520:	0b1c      	lsrs	r4, r3, #12
    a522:	2301      	movs	r3, #1
    a524:	400b      	ands	r3, r1
    a526:	4310      	orrs	r0, r2
    a528:	4699      	mov	r9, r3
    a52a:	4680      	mov	r8, r0
    a52c:	2300      	movs	r3, #0
    a52e:	e5f2      	b.n	a116 <__aeabi_dmul+0xca>
    a530:	2200      	movs	r2, #0
    a532:	e7eb      	b.n	a50c <__aeabi_dmul+0x4c0>
    a534:	2480      	movs	r4, #128	; 0x80
    a536:	0324      	lsls	r4, r4, #12
    a538:	4650      	mov	r0, sl
    a53a:	2301      	movs	r3, #1
    a53c:	4304      	orrs	r4, r0
    a53e:	4019      	ands	r1, r3
    a540:	0324      	lsls	r4, r4, #12
    a542:	0b24      	lsrs	r4, r4, #12
    a544:	4689      	mov	r9, r1
    a546:	4b04      	ldr	r3, [pc, #16]	; (a558 <__aeabi_dmul+0x50c>)
    a548:	e5e5      	b.n	a116 <__aeabi_dmul+0xca>
    a54a:	46c0      	nop			; (mov r8, r8)
    a54c:	000003ff 	.word	0x000003ff
    a550:	feffffff 	.word	0xfeffffff
    a554:	000007fe 	.word	0x000007fe
    a558:	000007ff 	.word	0x000007ff
    a55c:	fffffc02 	.word	0xfffffc02
    a560:	0000041e 	.word	0x0000041e
    a564:	fffffbe2 	.word	0xfffffbe2
    a568:	0000043e 	.word	0x0000043e

0000a56c <__aeabi_dsub>:
    a56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a56e:	465f      	mov	r7, fp
    a570:	4656      	mov	r6, sl
    a572:	4644      	mov	r4, r8
    a574:	464d      	mov	r5, r9
    a576:	b4f0      	push	{r4, r5, r6, r7}
    a578:	030c      	lsls	r4, r1, #12
    a57a:	004d      	lsls	r5, r1, #1
    a57c:	0fcf      	lsrs	r7, r1, #31
    a57e:	0a61      	lsrs	r1, r4, #9
    a580:	0f44      	lsrs	r4, r0, #29
    a582:	4321      	orrs	r1, r4
    a584:	00c4      	lsls	r4, r0, #3
    a586:	0318      	lsls	r0, r3, #12
    a588:	0fde      	lsrs	r6, r3, #31
    a58a:	4680      	mov	r8, r0
    a58c:	46b4      	mov	ip, r6
    a58e:	4646      	mov	r6, r8
    a590:	0058      	lsls	r0, r3, #1
    a592:	0a76      	lsrs	r6, r6, #9
    a594:	0f53      	lsrs	r3, r2, #29
    a596:	4333      	orrs	r3, r6
    a598:	00d6      	lsls	r6, r2, #3
    a59a:	4ad1      	ldr	r2, [pc, #836]	; (a8e0 <__aeabi_dsub+0x374>)
    a59c:	0d6d      	lsrs	r5, r5, #21
    a59e:	46ba      	mov	sl, r7
    a5a0:	0d40      	lsrs	r0, r0, #21
    a5a2:	46b3      	mov	fp, r6
    a5a4:	4290      	cmp	r0, r2
    a5a6:	d100      	bne.n	a5aa <__aeabi_dsub+0x3e>
    a5a8:	e0f5      	b.n	a796 <__aeabi_dsub+0x22a>
    a5aa:	4662      	mov	r2, ip
    a5ac:	2601      	movs	r6, #1
    a5ae:	4072      	eors	r2, r6
    a5b0:	4694      	mov	ip, r2
    a5b2:	4567      	cmp	r7, ip
    a5b4:	d100      	bne.n	a5b8 <__aeabi_dsub+0x4c>
    a5b6:	e0ab      	b.n	a710 <__aeabi_dsub+0x1a4>
    a5b8:	1a2f      	subs	r7, r5, r0
    a5ba:	2f00      	cmp	r7, #0
    a5bc:	dc00      	bgt.n	a5c0 <__aeabi_dsub+0x54>
    a5be:	e111      	b.n	a7e4 <__aeabi_dsub+0x278>
    a5c0:	2800      	cmp	r0, #0
    a5c2:	d13e      	bne.n	a642 <__aeabi_dsub+0xd6>
    a5c4:	4658      	mov	r0, fp
    a5c6:	4318      	orrs	r0, r3
    a5c8:	d000      	beq.n	a5cc <__aeabi_dsub+0x60>
    a5ca:	e0f1      	b.n	a7b0 <__aeabi_dsub+0x244>
    a5cc:	0760      	lsls	r0, r4, #29
    a5ce:	d100      	bne.n	a5d2 <__aeabi_dsub+0x66>
    a5d0:	e097      	b.n	a702 <__aeabi_dsub+0x196>
    a5d2:	230f      	movs	r3, #15
    a5d4:	4023      	ands	r3, r4
    a5d6:	2b04      	cmp	r3, #4
    a5d8:	d100      	bne.n	a5dc <__aeabi_dsub+0x70>
    a5da:	e122      	b.n	a822 <__aeabi_dsub+0x2b6>
    a5dc:	1d22      	adds	r2, r4, #4
    a5de:	42a2      	cmp	r2, r4
    a5e0:	41a4      	sbcs	r4, r4
    a5e2:	4264      	negs	r4, r4
    a5e4:	2380      	movs	r3, #128	; 0x80
    a5e6:	1909      	adds	r1, r1, r4
    a5e8:	041b      	lsls	r3, r3, #16
    a5ea:	2701      	movs	r7, #1
    a5ec:	4650      	mov	r0, sl
    a5ee:	400b      	ands	r3, r1
    a5f0:	4007      	ands	r7, r0
    a5f2:	1c14      	adds	r4, r2, #0
    a5f4:	2b00      	cmp	r3, #0
    a5f6:	d100      	bne.n	a5fa <__aeabi_dsub+0x8e>
    a5f8:	e079      	b.n	a6ee <__aeabi_dsub+0x182>
    a5fa:	4bb9      	ldr	r3, [pc, #740]	; (a8e0 <__aeabi_dsub+0x374>)
    a5fc:	3501      	adds	r5, #1
    a5fe:	429d      	cmp	r5, r3
    a600:	d100      	bne.n	a604 <__aeabi_dsub+0x98>
    a602:	e10b      	b.n	a81c <__aeabi_dsub+0x2b0>
    a604:	4bb7      	ldr	r3, [pc, #732]	; (a8e4 <__aeabi_dsub+0x378>)
    a606:	08e4      	lsrs	r4, r4, #3
    a608:	4019      	ands	r1, r3
    a60a:	0748      	lsls	r0, r1, #29
    a60c:	0249      	lsls	r1, r1, #9
    a60e:	4304      	orrs	r4, r0
    a610:	0b0b      	lsrs	r3, r1, #12
    a612:	2000      	movs	r0, #0
    a614:	2100      	movs	r1, #0
    a616:	031b      	lsls	r3, r3, #12
    a618:	0b1a      	lsrs	r2, r3, #12
    a61a:	0d0b      	lsrs	r3, r1, #20
    a61c:	056d      	lsls	r5, r5, #21
    a61e:	051b      	lsls	r3, r3, #20
    a620:	4313      	orrs	r3, r2
    a622:	086a      	lsrs	r2, r5, #1
    a624:	4db0      	ldr	r5, [pc, #704]	; (a8e8 <__aeabi_dsub+0x37c>)
    a626:	07ff      	lsls	r7, r7, #31
    a628:	401d      	ands	r5, r3
    a62a:	4315      	orrs	r5, r2
    a62c:	006d      	lsls	r5, r5, #1
    a62e:	086d      	lsrs	r5, r5, #1
    a630:	1c29      	adds	r1, r5, #0
    a632:	4339      	orrs	r1, r7
    a634:	1c20      	adds	r0, r4, #0
    a636:	bc3c      	pop	{r2, r3, r4, r5}
    a638:	4690      	mov	r8, r2
    a63a:	4699      	mov	r9, r3
    a63c:	46a2      	mov	sl, r4
    a63e:	46ab      	mov	fp, r5
    a640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a642:	48a7      	ldr	r0, [pc, #668]	; (a8e0 <__aeabi_dsub+0x374>)
    a644:	4285      	cmp	r5, r0
    a646:	d0c1      	beq.n	a5cc <__aeabi_dsub+0x60>
    a648:	2080      	movs	r0, #128	; 0x80
    a64a:	0400      	lsls	r0, r0, #16
    a64c:	4303      	orrs	r3, r0
    a64e:	2f38      	cmp	r7, #56	; 0x38
    a650:	dd00      	ble.n	a654 <__aeabi_dsub+0xe8>
    a652:	e0fd      	b.n	a850 <__aeabi_dsub+0x2e4>
    a654:	2f1f      	cmp	r7, #31
    a656:	dd00      	ble.n	a65a <__aeabi_dsub+0xee>
    a658:	e131      	b.n	a8be <__aeabi_dsub+0x352>
    a65a:	2020      	movs	r0, #32
    a65c:	1bc0      	subs	r0, r0, r7
    a65e:	1c1a      	adds	r2, r3, #0
    a660:	465e      	mov	r6, fp
    a662:	4082      	lsls	r2, r0
    a664:	40fe      	lsrs	r6, r7
    a666:	4332      	orrs	r2, r6
    a668:	4694      	mov	ip, r2
    a66a:	465a      	mov	r2, fp
    a66c:	4082      	lsls	r2, r0
    a66e:	1c10      	adds	r0, r2, #0
    a670:	1e42      	subs	r2, r0, #1
    a672:	4190      	sbcs	r0, r2
    a674:	40fb      	lsrs	r3, r7
    a676:	4662      	mov	r2, ip
    a678:	4302      	orrs	r2, r0
    a67a:	1c1f      	adds	r7, r3, #0
    a67c:	1aa2      	subs	r2, r4, r2
    a67e:	4294      	cmp	r4, r2
    a680:	41a4      	sbcs	r4, r4
    a682:	4264      	negs	r4, r4
    a684:	1bc9      	subs	r1, r1, r7
    a686:	1b09      	subs	r1, r1, r4
    a688:	1c14      	adds	r4, r2, #0
    a68a:	020a      	lsls	r2, r1, #8
    a68c:	d59e      	bpl.n	a5cc <__aeabi_dsub+0x60>
    a68e:	0249      	lsls	r1, r1, #9
    a690:	0a4f      	lsrs	r7, r1, #9
    a692:	2f00      	cmp	r7, #0
    a694:	d100      	bne.n	a698 <__aeabi_dsub+0x12c>
    a696:	e0d6      	b.n	a846 <__aeabi_dsub+0x2da>
    a698:	1c38      	adds	r0, r7, #0
    a69a:	f000 fc1f 	bl	aedc <__clzsi2>
    a69e:	1c02      	adds	r2, r0, #0
    a6a0:	3a08      	subs	r2, #8
    a6a2:	2a1f      	cmp	r2, #31
    a6a4:	dd00      	ble.n	a6a8 <__aeabi_dsub+0x13c>
    a6a6:	e0c3      	b.n	a830 <__aeabi_dsub+0x2c4>
    a6a8:	2128      	movs	r1, #40	; 0x28
    a6aa:	1c23      	adds	r3, r4, #0
    a6ac:	1a09      	subs	r1, r1, r0
    a6ae:	4097      	lsls	r7, r2
    a6b0:	40cb      	lsrs	r3, r1
    a6b2:	431f      	orrs	r7, r3
    a6b4:	4094      	lsls	r4, r2
    a6b6:	4295      	cmp	r5, r2
    a6b8:	dd00      	ble.n	a6bc <__aeabi_dsub+0x150>
    a6ba:	e0c0      	b.n	a83e <__aeabi_dsub+0x2d2>
    a6bc:	1b55      	subs	r5, r2, r5
    a6be:	1c69      	adds	r1, r5, #1
    a6c0:	291f      	cmp	r1, #31
    a6c2:	dd00      	ble.n	a6c6 <__aeabi_dsub+0x15a>
    a6c4:	e0ea      	b.n	a89c <__aeabi_dsub+0x330>
    a6c6:	221f      	movs	r2, #31
    a6c8:	1b55      	subs	r5, r2, r5
    a6ca:	1c3b      	adds	r3, r7, #0
    a6cc:	1c22      	adds	r2, r4, #0
    a6ce:	40ab      	lsls	r3, r5
    a6d0:	40ca      	lsrs	r2, r1
    a6d2:	40ac      	lsls	r4, r5
    a6d4:	1e65      	subs	r5, r4, #1
    a6d6:	41ac      	sbcs	r4, r5
    a6d8:	4313      	orrs	r3, r2
    a6da:	40cf      	lsrs	r7, r1
    a6dc:	431c      	orrs	r4, r3
    a6de:	1c39      	adds	r1, r7, #0
    a6e0:	2500      	movs	r5, #0
    a6e2:	e773      	b.n	a5cc <__aeabi_dsub+0x60>
    a6e4:	2180      	movs	r1, #128	; 0x80
    a6e6:	4d7e      	ldr	r5, [pc, #504]	; (a8e0 <__aeabi_dsub+0x374>)
    a6e8:	2700      	movs	r7, #0
    a6ea:	03c9      	lsls	r1, r1, #15
    a6ec:	2400      	movs	r4, #0
    a6ee:	4b7c      	ldr	r3, [pc, #496]	; (a8e0 <__aeabi_dsub+0x374>)
    a6f0:	0748      	lsls	r0, r1, #29
    a6f2:	08e4      	lsrs	r4, r4, #3
    a6f4:	4304      	orrs	r4, r0
    a6f6:	08c9      	lsrs	r1, r1, #3
    a6f8:	429d      	cmp	r5, r3
    a6fa:	d050      	beq.n	a79e <__aeabi_dsub+0x232>
    a6fc:	0309      	lsls	r1, r1, #12
    a6fe:	0b0b      	lsrs	r3, r1, #12
    a700:	e787      	b.n	a612 <__aeabi_dsub+0xa6>
    a702:	2380      	movs	r3, #128	; 0x80
    a704:	041b      	lsls	r3, r3, #16
    a706:	2701      	movs	r7, #1
    a708:	4652      	mov	r2, sl
    a70a:	400b      	ands	r3, r1
    a70c:	4017      	ands	r7, r2
    a70e:	e771      	b.n	a5f4 <__aeabi_dsub+0x88>
    a710:	1a2a      	subs	r2, r5, r0
    a712:	4694      	mov	ip, r2
    a714:	2a00      	cmp	r2, #0
    a716:	dc00      	bgt.n	a71a <__aeabi_dsub+0x1ae>
    a718:	e0a1      	b.n	a85e <__aeabi_dsub+0x2f2>
    a71a:	2800      	cmp	r0, #0
    a71c:	d054      	beq.n	a7c8 <__aeabi_dsub+0x25c>
    a71e:	4870      	ldr	r0, [pc, #448]	; (a8e0 <__aeabi_dsub+0x374>)
    a720:	4285      	cmp	r5, r0
    a722:	d100      	bne.n	a726 <__aeabi_dsub+0x1ba>
    a724:	e752      	b.n	a5cc <__aeabi_dsub+0x60>
    a726:	2080      	movs	r0, #128	; 0x80
    a728:	0400      	lsls	r0, r0, #16
    a72a:	4303      	orrs	r3, r0
    a72c:	4660      	mov	r0, ip
    a72e:	2838      	cmp	r0, #56	; 0x38
    a730:	dd00      	ble.n	a734 <__aeabi_dsub+0x1c8>
    a732:	e10e      	b.n	a952 <__aeabi_dsub+0x3e6>
    a734:	281f      	cmp	r0, #31
    a736:	dd00      	ble.n	a73a <__aeabi_dsub+0x1ce>
    a738:	e157      	b.n	a9ea <__aeabi_dsub+0x47e>
    a73a:	4662      	mov	r2, ip
    a73c:	2020      	movs	r0, #32
    a73e:	1a80      	subs	r0, r0, r2
    a740:	1c1e      	adds	r6, r3, #0
    a742:	4086      	lsls	r6, r0
    a744:	46b1      	mov	r9, r6
    a746:	465e      	mov	r6, fp
    a748:	40d6      	lsrs	r6, r2
    a74a:	464a      	mov	r2, r9
    a74c:	4332      	orrs	r2, r6
    a74e:	465e      	mov	r6, fp
    a750:	4086      	lsls	r6, r0
    a752:	4690      	mov	r8, r2
    a754:	1c30      	adds	r0, r6, #0
    a756:	1e42      	subs	r2, r0, #1
    a758:	4190      	sbcs	r0, r2
    a75a:	4642      	mov	r2, r8
    a75c:	4302      	orrs	r2, r0
    a75e:	4660      	mov	r0, ip
    a760:	40c3      	lsrs	r3, r0
    a762:	1912      	adds	r2, r2, r4
    a764:	42a2      	cmp	r2, r4
    a766:	41a4      	sbcs	r4, r4
    a768:	4264      	negs	r4, r4
    a76a:	1859      	adds	r1, r3, r1
    a76c:	1909      	adds	r1, r1, r4
    a76e:	1c14      	adds	r4, r2, #0
    a770:	0208      	lsls	r0, r1, #8
    a772:	d400      	bmi.n	a776 <__aeabi_dsub+0x20a>
    a774:	e72a      	b.n	a5cc <__aeabi_dsub+0x60>
    a776:	4b5a      	ldr	r3, [pc, #360]	; (a8e0 <__aeabi_dsub+0x374>)
    a778:	3501      	adds	r5, #1
    a77a:	429d      	cmp	r5, r3
    a77c:	d100      	bne.n	a780 <__aeabi_dsub+0x214>
    a77e:	e131      	b.n	a9e4 <__aeabi_dsub+0x478>
    a780:	4b58      	ldr	r3, [pc, #352]	; (a8e4 <__aeabi_dsub+0x378>)
    a782:	0860      	lsrs	r0, r4, #1
    a784:	4019      	ands	r1, r3
    a786:	2301      	movs	r3, #1
    a788:	4023      	ands	r3, r4
    a78a:	1c1c      	adds	r4, r3, #0
    a78c:	4304      	orrs	r4, r0
    a78e:	07cb      	lsls	r3, r1, #31
    a790:	431c      	orrs	r4, r3
    a792:	0849      	lsrs	r1, r1, #1
    a794:	e71a      	b.n	a5cc <__aeabi_dsub+0x60>
    a796:	431e      	orrs	r6, r3
    a798:	d000      	beq.n	a79c <__aeabi_dsub+0x230>
    a79a:	e70a      	b.n	a5b2 <__aeabi_dsub+0x46>
    a79c:	e705      	b.n	a5aa <__aeabi_dsub+0x3e>
    a79e:	1c23      	adds	r3, r4, #0
    a7a0:	430b      	orrs	r3, r1
    a7a2:	d03b      	beq.n	a81c <__aeabi_dsub+0x2b0>
    a7a4:	2380      	movs	r3, #128	; 0x80
    a7a6:	031b      	lsls	r3, r3, #12
    a7a8:	430b      	orrs	r3, r1
    a7aa:	031b      	lsls	r3, r3, #12
    a7ac:	0b1b      	lsrs	r3, r3, #12
    a7ae:	e730      	b.n	a612 <__aeabi_dsub+0xa6>
    a7b0:	3f01      	subs	r7, #1
    a7b2:	2f00      	cmp	r7, #0
    a7b4:	d16d      	bne.n	a892 <__aeabi_dsub+0x326>
    a7b6:	465e      	mov	r6, fp
    a7b8:	1ba2      	subs	r2, r4, r6
    a7ba:	4294      	cmp	r4, r2
    a7bc:	41a4      	sbcs	r4, r4
    a7be:	4264      	negs	r4, r4
    a7c0:	1ac9      	subs	r1, r1, r3
    a7c2:	1b09      	subs	r1, r1, r4
    a7c4:	1c14      	adds	r4, r2, #0
    a7c6:	e760      	b.n	a68a <__aeabi_dsub+0x11e>
    a7c8:	4658      	mov	r0, fp
    a7ca:	4318      	orrs	r0, r3
    a7cc:	d100      	bne.n	a7d0 <__aeabi_dsub+0x264>
    a7ce:	e6fd      	b.n	a5cc <__aeabi_dsub+0x60>
    a7d0:	2601      	movs	r6, #1
    a7d2:	4276      	negs	r6, r6
    a7d4:	44b4      	add	ip, r6
    a7d6:	4660      	mov	r0, ip
    a7d8:	2800      	cmp	r0, #0
    a7da:	d000      	beq.n	a7de <__aeabi_dsub+0x272>
    a7dc:	e0d0      	b.n	a980 <__aeabi_dsub+0x414>
    a7de:	465e      	mov	r6, fp
    a7e0:	1932      	adds	r2, r6, r4
    a7e2:	e7bf      	b.n	a764 <__aeabi_dsub+0x1f8>
    a7e4:	2f00      	cmp	r7, #0
    a7e6:	d000      	beq.n	a7ea <__aeabi_dsub+0x27e>
    a7e8:	e080      	b.n	a8ec <__aeabi_dsub+0x380>
    a7ea:	1c68      	adds	r0, r5, #1
    a7ec:	0540      	lsls	r0, r0, #21
    a7ee:	0d40      	lsrs	r0, r0, #21
    a7f0:	2801      	cmp	r0, #1
    a7f2:	dc00      	bgt.n	a7f6 <__aeabi_dsub+0x28a>
    a7f4:	e0e8      	b.n	a9c8 <__aeabi_dsub+0x45c>
    a7f6:	465a      	mov	r2, fp
    a7f8:	1aa2      	subs	r2, r4, r2
    a7fa:	4294      	cmp	r4, r2
    a7fc:	41bf      	sbcs	r7, r7
    a7fe:	1ac8      	subs	r0, r1, r3
    a800:	427f      	negs	r7, r7
    a802:	1bc7      	subs	r7, r0, r7
    a804:	023e      	lsls	r6, r7, #8
    a806:	d400      	bmi.n	a80a <__aeabi_dsub+0x29e>
    a808:	e098      	b.n	a93c <__aeabi_dsub+0x3d0>
    a80a:	4658      	mov	r0, fp
    a80c:	1b04      	subs	r4, r0, r4
    a80e:	45a3      	cmp	fp, r4
    a810:	4192      	sbcs	r2, r2
    a812:	1a59      	subs	r1, r3, r1
    a814:	4252      	negs	r2, r2
    a816:	1a8f      	subs	r7, r1, r2
    a818:	46e2      	mov	sl, ip
    a81a:	e73a      	b.n	a692 <__aeabi_dsub+0x126>
    a81c:	2300      	movs	r3, #0
    a81e:	2400      	movs	r4, #0
    a820:	e6f7      	b.n	a612 <__aeabi_dsub+0xa6>
    a822:	2380      	movs	r3, #128	; 0x80
    a824:	041b      	lsls	r3, r3, #16
    a826:	2701      	movs	r7, #1
    a828:	4656      	mov	r6, sl
    a82a:	400b      	ands	r3, r1
    a82c:	4037      	ands	r7, r6
    a82e:	e6e1      	b.n	a5f4 <__aeabi_dsub+0x88>
    a830:	1c27      	adds	r7, r4, #0
    a832:	3828      	subs	r0, #40	; 0x28
    a834:	4087      	lsls	r7, r0
    a836:	2400      	movs	r4, #0
    a838:	4295      	cmp	r5, r2
    a83a:	dc00      	bgt.n	a83e <__aeabi_dsub+0x2d2>
    a83c:	e73e      	b.n	a6bc <__aeabi_dsub+0x150>
    a83e:	4929      	ldr	r1, [pc, #164]	; (a8e4 <__aeabi_dsub+0x378>)
    a840:	1aad      	subs	r5, r5, r2
    a842:	4039      	ands	r1, r7
    a844:	e6c2      	b.n	a5cc <__aeabi_dsub+0x60>
    a846:	1c20      	adds	r0, r4, #0
    a848:	f000 fb48 	bl	aedc <__clzsi2>
    a84c:	3020      	adds	r0, #32
    a84e:	e726      	b.n	a69e <__aeabi_dsub+0x132>
    a850:	465a      	mov	r2, fp
    a852:	431a      	orrs	r2, r3
    a854:	1e53      	subs	r3, r2, #1
    a856:	419a      	sbcs	r2, r3
    a858:	b2d2      	uxtb	r2, r2
    a85a:	2700      	movs	r7, #0
    a85c:	e70e      	b.n	a67c <__aeabi_dsub+0x110>
    a85e:	2a00      	cmp	r2, #0
    a860:	d000      	beq.n	a864 <__aeabi_dsub+0x2f8>
    a862:	e0de      	b.n	aa22 <__aeabi_dsub+0x4b6>
    a864:	1c68      	adds	r0, r5, #1
    a866:	0546      	lsls	r6, r0, #21
    a868:	0d76      	lsrs	r6, r6, #21
    a86a:	2e01      	cmp	r6, #1
    a86c:	dc00      	bgt.n	a870 <__aeabi_dsub+0x304>
    a86e:	e090      	b.n	a992 <__aeabi_dsub+0x426>
    a870:	4d1b      	ldr	r5, [pc, #108]	; (a8e0 <__aeabi_dsub+0x374>)
    a872:	42a8      	cmp	r0, r5
    a874:	d100      	bne.n	a878 <__aeabi_dsub+0x30c>
    a876:	e0f5      	b.n	aa64 <__aeabi_dsub+0x4f8>
    a878:	465e      	mov	r6, fp
    a87a:	1932      	adds	r2, r6, r4
    a87c:	42a2      	cmp	r2, r4
    a87e:	41a4      	sbcs	r4, r4
    a880:	4264      	negs	r4, r4
    a882:	1859      	adds	r1, r3, r1
    a884:	1909      	adds	r1, r1, r4
    a886:	07cc      	lsls	r4, r1, #31
    a888:	0852      	lsrs	r2, r2, #1
    a88a:	4314      	orrs	r4, r2
    a88c:	0849      	lsrs	r1, r1, #1
    a88e:	1c05      	adds	r5, r0, #0
    a890:	e69c      	b.n	a5cc <__aeabi_dsub+0x60>
    a892:	4813      	ldr	r0, [pc, #76]	; (a8e0 <__aeabi_dsub+0x374>)
    a894:	4285      	cmp	r5, r0
    a896:	d000      	beq.n	a89a <__aeabi_dsub+0x32e>
    a898:	e6d9      	b.n	a64e <__aeabi_dsub+0xe2>
    a89a:	e697      	b.n	a5cc <__aeabi_dsub+0x60>
    a89c:	1c2b      	adds	r3, r5, #0
    a89e:	3b1f      	subs	r3, #31
    a8a0:	1c3e      	adds	r6, r7, #0
    a8a2:	40de      	lsrs	r6, r3
    a8a4:	1c33      	adds	r3, r6, #0
    a8a6:	2920      	cmp	r1, #32
    a8a8:	d06f      	beq.n	a98a <__aeabi_dsub+0x41e>
    a8aa:	223f      	movs	r2, #63	; 0x3f
    a8ac:	1b55      	subs	r5, r2, r5
    a8ae:	40af      	lsls	r7, r5
    a8b0:	433c      	orrs	r4, r7
    a8b2:	1e60      	subs	r0, r4, #1
    a8b4:	4184      	sbcs	r4, r0
    a8b6:	431c      	orrs	r4, r3
    a8b8:	2100      	movs	r1, #0
    a8ba:	2500      	movs	r5, #0
    a8bc:	e686      	b.n	a5cc <__aeabi_dsub+0x60>
    a8be:	1c38      	adds	r0, r7, #0
    a8c0:	3820      	subs	r0, #32
    a8c2:	1c1e      	adds	r6, r3, #0
    a8c4:	40c6      	lsrs	r6, r0
    a8c6:	1c30      	adds	r0, r6, #0
    a8c8:	2f20      	cmp	r7, #32
    a8ca:	d060      	beq.n	a98e <__aeabi_dsub+0x422>
    a8cc:	2240      	movs	r2, #64	; 0x40
    a8ce:	1bd7      	subs	r7, r2, r7
    a8d0:	40bb      	lsls	r3, r7
    a8d2:	465a      	mov	r2, fp
    a8d4:	431a      	orrs	r2, r3
    a8d6:	1e53      	subs	r3, r2, #1
    a8d8:	419a      	sbcs	r2, r3
    a8da:	4302      	orrs	r2, r0
    a8dc:	2700      	movs	r7, #0
    a8de:	e6cd      	b.n	a67c <__aeabi_dsub+0x110>
    a8e0:	000007ff 	.word	0x000007ff
    a8e4:	ff7fffff 	.word	0xff7fffff
    a8e8:	800fffff 	.word	0x800fffff
    a8ec:	2d00      	cmp	r5, #0
    a8ee:	d037      	beq.n	a960 <__aeabi_dsub+0x3f4>
    a8f0:	4db6      	ldr	r5, [pc, #728]	; (abcc <__aeabi_dsub+0x660>)
    a8f2:	42a8      	cmp	r0, r5
    a8f4:	d100      	bne.n	a8f8 <__aeabi_dsub+0x38c>
    a8f6:	e08f      	b.n	aa18 <__aeabi_dsub+0x4ac>
    a8f8:	2580      	movs	r5, #128	; 0x80
    a8fa:	042d      	lsls	r5, r5, #16
    a8fc:	427f      	negs	r7, r7
    a8fe:	4329      	orrs	r1, r5
    a900:	2f38      	cmp	r7, #56	; 0x38
    a902:	dd00      	ble.n	a906 <__aeabi_dsub+0x39a>
    a904:	e0a8      	b.n	aa58 <__aeabi_dsub+0x4ec>
    a906:	2f1f      	cmp	r7, #31
    a908:	dd00      	ble.n	a90c <__aeabi_dsub+0x3a0>
    a90a:	e124      	b.n	ab56 <__aeabi_dsub+0x5ea>
    a90c:	2520      	movs	r5, #32
    a90e:	1bed      	subs	r5, r5, r7
    a910:	1c0e      	adds	r6, r1, #0
    a912:	40ae      	lsls	r6, r5
    a914:	46b0      	mov	r8, r6
    a916:	1c26      	adds	r6, r4, #0
    a918:	40fe      	lsrs	r6, r7
    a91a:	4642      	mov	r2, r8
    a91c:	40ac      	lsls	r4, r5
    a91e:	4316      	orrs	r6, r2
    a920:	1e65      	subs	r5, r4, #1
    a922:	41ac      	sbcs	r4, r5
    a924:	4334      	orrs	r4, r6
    a926:	40f9      	lsrs	r1, r7
    a928:	465a      	mov	r2, fp
    a92a:	1b14      	subs	r4, r2, r4
    a92c:	45a3      	cmp	fp, r4
    a92e:	4192      	sbcs	r2, r2
    a930:	1a5b      	subs	r3, r3, r1
    a932:	4252      	negs	r2, r2
    a934:	1a99      	subs	r1, r3, r2
    a936:	1c05      	adds	r5, r0, #0
    a938:	46e2      	mov	sl, ip
    a93a:	e6a6      	b.n	a68a <__aeabi_dsub+0x11e>
    a93c:	1c13      	adds	r3, r2, #0
    a93e:	433b      	orrs	r3, r7
    a940:	1c14      	adds	r4, r2, #0
    a942:	2b00      	cmp	r3, #0
    a944:	d000      	beq.n	a948 <__aeabi_dsub+0x3dc>
    a946:	e6a4      	b.n	a692 <__aeabi_dsub+0x126>
    a948:	2700      	movs	r7, #0
    a94a:	2100      	movs	r1, #0
    a94c:	2500      	movs	r5, #0
    a94e:	2400      	movs	r4, #0
    a950:	e6cd      	b.n	a6ee <__aeabi_dsub+0x182>
    a952:	465a      	mov	r2, fp
    a954:	431a      	orrs	r2, r3
    a956:	1e53      	subs	r3, r2, #1
    a958:	419a      	sbcs	r2, r3
    a95a:	b2d2      	uxtb	r2, r2
    a95c:	2300      	movs	r3, #0
    a95e:	e700      	b.n	a762 <__aeabi_dsub+0x1f6>
    a960:	1c0d      	adds	r5, r1, #0
    a962:	4325      	orrs	r5, r4
    a964:	d058      	beq.n	aa18 <__aeabi_dsub+0x4ac>
    a966:	43ff      	mvns	r7, r7
    a968:	2f00      	cmp	r7, #0
    a96a:	d151      	bne.n	aa10 <__aeabi_dsub+0x4a4>
    a96c:	465a      	mov	r2, fp
    a96e:	1b14      	subs	r4, r2, r4
    a970:	45a3      	cmp	fp, r4
    a972:	4192      	sbcs	r2, r2
    a974:	1a59      	subs	r1, r3, r1
    a976:	4252      	negs	r2, r2
    a978:	1a89      	subs	r1, r1, r2
    a97a:	1c05      	adds	r5, r0, #0
    a97c:	46e2      	mov	sl, ip
    a97e:	e684      	b.n	a68a <__aeabi_dsub+0x11e>
    a980:	4892      	ldr	r0, [pc, #584]	; (abcc <__aeabi_dsub+0x660>)
    a982:	4285      	cmp	r5, r0
    a984:	d000      	beq.n	a988 <__aeabi_dsub+0x41c>
    a986:	e6d1      	b.n	a72c <__aeabi_dsub+0x1c0>
    a988:	e620      	b.n	a5cc <__aeabi_dsub+0x60>
    a98a:	2700      	movs	r7, #0
    a98c:	e790      	b.n	a8b0 <__aeabi_dsub+0x344>
    a98e:	2300      	movs	r3, #0
    a990:	e79f      	b.n	a8d2 <__aeabi_dsub+0x366>
    a992:	1c08      	adds	r0, r1, #0
    a994:	4320      	orrs	r0, r4
    a996:	2d00      	cmp	r5, #0
    a998:	d000      	beq.n	a99c <__aeabi_dsub+0x430>
    a99a:	e0c2      	b.n	ab22 <__aeabi_dsub+0x5b6>
    a99c:	2800      	cmp	r0, #0
    a99e:	d100      	bne.n	a9a2 <__aeabi_dsub+0x436>
    a9a0:	e0ef      	b.n	ab82 <__aeabi_dsub+0x616>
    a9a2:	4658      	mov	r0, fp
    a9a4:	4318      	orrs	r0, r3
    a9a6:	d100      	bne.n	a9aa <__aeabi_dsub+0x43e>
    a9a8:	e610      	b.n	a5cc <__aeabi_dsub+0x60>
    a9aa:	4658      	mov	r0, fp
    a9ac:	1902      	adds	r2, r0, r4
    a9ae:	42a2      	cmp	r2, r4
    a9b0:	41a4      	sbcs	r4, r4
    a9b2:	4264      	negs	r4, r4
    a9b4:	1859      	adds	r1, r3, r1
    a9b6:	1909      	adds	r1, r1, r4
    a9b8:	1c14      	adds	r4, r2, #0
    a9ba:	020a      	lsls	r2, r1, #8
    a9bc:	d400      	bmi.n	a9c0 <__aeabi_dsub+0x454>
    a9be:	e605      	b.n	a5cc <__aeabi_dsub+0x60>
    a9c0:	4b83      	ldr	r3, [pc, #524]	; (abd0 <__aeabi_dsub+0x664>)
    a9c2:	2501      	movs	r5, #1
    a9c4:	4019      	ands	r1, r3
    a9c6:	e601      	b.n	a5cc <__aeabi_dsub+0x60>
    a9c8:	1c08      	adds	r0, r1, #0
    a9ca:	4320      	orrs	r0, r4
    a9cc:	2d00      	cmp	r5, #0
    a9ce:	d138      	bne.n	aa42 <__aeabi_dsub+0x4d6>
    a9d0:	2800      	cmp	r0, #0
    a9d2:	d16f      	bne.n	aab4 <__aeabi_dsub+0x548>
    a9d4:	4659      	mov	r1, fp
    a9d6:	4319      	orrs	r1, r3
    a9d8:	d003      	beq.n	a9e2 <__aeabi_dsub+0x476>
    a9da:	1c19      	adds	r1, r3, #0
    a9dc:	465c      	mov	r4, fp
    a9de:	46e2      	mov	sl, ip
    a9e0:	e5f4      	b.n	a5cc <__aeabi_dsub+0x60>
    a9e2:	2700      	movs	r7, #0
    a9e4:	2100      	movs	r1, #0
    a9e6:	2400      	movs	r4, #0
    a9e8:	e681      	b.n	a6ee <__aeabi_dsub+0x182>
    a9ea:	4660      	mov	r0, ip
    a9ec:	3820      	subs	r0, #32
    a9ee:	1c1a      	adds	r2, r3, #0
    a9f0:	40c2      	lsrs	r2, r0
    a9f2:	4666      	mov	r6, ip
    a9f4:	1c10      	adds	r0, r2, #0
    a9f6:	2e20      	cmp	r6, #32
    a9f8:	d100      	bne.n	a9fc <__aeabi_dsub+0x490>
    a9fa:	e0aa      	b.n	ab52 <__aeabi_dsub+0x5e6>
    a9fc:	2240      	movs	r2, #64	; 0x40
    a9fe:	1b92      	subs	r2, r2, r6
    aa00:	4093      	lsls	r3, r2
    aa02:	465a      	mov	r2, fp
    aa04:	431a      	orrs	r2, r3
    aa06:	1e53      	subs	r3, r2, #1
    aa08:	419a      	sbcs	r2, r3
    aa0a:	4302      	orrs	r2, r0
    aa0c:	2300      	movs	r3, #0
    aa0e:	e6a8      	b.n	a762 <__aeabi_dsub+0x1f6>
    aa10:	4d6e      	ldr	r5, [pc, #440]	; (abcc <__aeabi_dsub+0x660>)
    aa12:	42a8      	cmp	r0, r5
    aa14:	d000      	beq.n	aa18 <__aeabi_dsub+0x4ac>
    aa16:	e773      	b.n	a900 <__aeabi_dsub+0x394>
    aa18:	1c19      	adds	r1, r3, #0
    aa1a:	465c      	mov	r4, fp
    aa1c:	1c05      	adds	r5, r0, #0
    aa1e:	46e2      	mov	sl, ip
    aa20:	e5d4      	b.n	a5cc <__aeabi_dsub+0x60>
    aa22:	2d00      	cmp	r5, #0
    aa24:	d122      	bne.n	aa6c <__aeabi_dsub+0x500>
    aa26:	1c0d      	adds	r5, r1, #0
    aa28:	4325      	orrs	r5, r4
    aa2a:	d076      	beq.n	ab1a <__aeabi_dsub+0x5ae>
    aa2c:	43d5      	mvns	r5, r2
    aa2e:	2d00      	cmp	r5, #0
    aa30:	d170      	bne.n	ab14 <__aeabi_dsub+0x5a8>
    aa32:	445c      	add	r4, fp
    aa34:	455c      	cmp	r4, fp
    aa36:	4192      	sbcs	r2, r2
    aa38:	1859      	adds	r1, r3, r1
    aa3a:	4252      	negs	r2, r2
    aa3c:	1889      	adds	r1, r1, r2
    aa3e:	1c05      	adds	r5, r0, #0
    aa40:	e696      	b.n	a770 <__aeabi_dsub+0x204>
    aa42:	2800      	cmp	r0, #0
    aa44:	d14c      	bne.n	aae0 <__aeabi_dsub+0x574>
    aa46:	4659      	mov	r1, fp
    aa48:	4319      	orrs	r1, r3
    aa4a:	d100      	bne.n	aa4e <__aeabi_dsub+0x4e2>
    aa4c:	e64a      	b.n	a6e4 <__aeabi_dsub+0x178>
    aa4e:	1c19      	adds	r1, r3, #0
    aa50:	465c      	mov	r4, fp
    aa52:	46e2      	mov	sl, ip
    aa54:	4d5d      	ldr	r5, [pc, #372]	; (abcc <__aeabi_dsub+0x660>)
    aa56:	e5b9      	b.n	a5cc <__aeabi_dsub+0x60>
    aa58:	430c      	orrs	r4, r1
    aa5a:	1e61      	subs	r1, r4, #1
    aa5c:	418c      	sbcs	r4, r1
    aa5e:	b2e4      	uxtb	r4, r4
    aa60:	2100      	movs	r1, #0
    aa62:	e761      	b.n	a928 <__aeabi_dsub+0x3bc>
    aa64:	1c05      	adds	r5, r0, #0
    aa66:	2100      	movs	r1, #0
    aa68:	2400      	movs	r4, #0
    aa6a:	e640      	b.n	a6ee <__aeabi_dsub+0x182>
    aa6c:	4d57      	ldr	r5, [pc, #348]	; (abcc <__aeabi_dsub+0x660>)
    aa6e:	42a8      	cmp	r0, r5
    aa70:	d053      	beq.n	ab1a <__aeabi_dsub+0x5ae>
    aa72:	4255      	negs	r5, r2
    aa74:	2280      	movs	r2, #128	; 0x80
    aa76:	0416      	lsls	r6, r2, #16
    aa78:	4331      	orrs	r1, r6
    aa7a:	2d38      	cmp	r5, #56	; 0x38
    aa7c:	dc7b      	bgt.n	ab76 <__aeabi_dsub+0x60a>
    aa7e:	2d1f      	cmp	r5, #31
    aa80:	dd00      	ble.n	aa84 <__aeabi_dsub+0x518>
    aa82:	e08c      	b.n	ab9e <__aeabi_dsub+0x632>
    aa84:	2220      	movs	r2, #32
    aa86:	1b56      	subs	r6, r2, r5
    aa88:	1c0a      	adds	r2, r1, #0
    aa8a:	46b4      	mov	ip, r6
    aa8c:	40b2      	lsls	r2, r6
    aa8e:	1c26      	adds	r6, r4, #0
    aa90:	40ee      	lsrs	r6, r5
    aa92:	4332      	orrs	r2, r6
    aa94:	4690      	mov	r8, r2
    aa96:	4662      	mov	r2, ip
    aa98:	4094      	lsls	r4, r2
    aa9a:	1e66      	subs	r6, r4, #1
    aa9c:	41b4      	sbcs	r4, r6
    aa9e:	4642      	mov	r2, r8
    aaa0:	4314      	orrs	r4, r2
    aaa2:	40e9      	lsrs	r1, r5
    aaa4:	445c      	add	r4, fp
    aaa6:	455c      	cmp	r4, fp
    aaa8:	4192      	sbcs	r2, r2
    aaaa:	18cb      	adds	r3, r1, r3
    aaac:	4252      	negs	r2, r2
    aaae:	1899      	adds	r1, r3, r2
    aab0:	1c05      	adds	r5, r0, #0
    aab2:	e65d      	b.n	a770 <__aeabi_dsub+0x204>
    aab4:	4658      	mov	r0, fp
    aab6:	4318      	orrs	r0, r3
    aab8:	d100      	bne.n	aabc <__aeabi_dsub+0x550>
    aaba:	e587      	b.n	a5cc <__aeabi_dsub+0x60>
    aabc:	465e      	mov	r6, fp
    aabe:	1ba7      	subs	r7, r4, r6
    aac0:	42bc      	cmp	r4, r7
    aac2:	4192      	sbcs	r2, r2
    aac4:	1ac8      	subs	r0, r1, r3
    aac6:	4252      	negs	r2, r2
    aac8:	1a80      	subs	r0, r0, r2
    aaca:	0206      	lsls	r6, r0, #8
    aacc:	d560      	bpl.n	ab90 <__aeabi_dsub+0x624>
    aace:	4658      	mov	r0, fp
    aad0:	1b04      	subs	r4, r0, r4
    aad2:	45a3      	cmp	fp, r4
    aad4:	4192      	sbcs	r2, r2
    aad6:	1a59      	subs	r1, r3, r1
    aad8:	4252      	negs	r2, r2
    aada:	1a89      	subs	r1, r1, r2
    aadc:	46e2      	mov	sl, ip
    aade:	e575      	b.n	a5cc <__aeabi_dsub+0x60>
    aae0:	4658      	mov	r0, fp
    aae2:	4318      	orrs	r0, r3
    aae4:	d033      	beq.n	ab4e <__aeabi_dsub+0x5e2>
    aae6:	0748      	lsls	r0, r1, #29
    aae8:	08e4      	lsrs	r4, r4, #3
    aaea:	4304      	orrs	r4, r0
    aaec:	2080      	movs	r0, #128	; 0x80
    aaee:	08c9      	lsrs	r1, r1, #3
    aaf0:	0300      	lsls	r0, r0, #12
    aaf2:	4201      	tst	r1, r0
    aaf4:	d008      	beq.n	ab08 <__aeabi_dsub+0x59c>
    aaf6:	08dd      	lsrs	r5, r3, #3
    aaf8:	4205      	tst	r5, r0
    aafa:	d105      	bne.n	ab08 <__aeabi_dsub+0x59c>
    aafc:	4659      	mov	r1, fp
    aafe:	08ca      	lsrs	r2, r1, #3
    ab00:	075c      	lsls	r4, r3, #29
    ab02:	4314      	orrs	r4, r2
    ab04:	1c29      	adds	r1, r5, #0
    ab06:	46e2      	mov	sl, ip
    ab08:	0f63      	lsrs	r3, r4, #29
    ab0a:	00c9      	lsls	r1, r1, #3
    ab0c:	4319      	orrs	r1, r3
    ab0e:	00e4      	lsls	r4, r4, #3
    ab10:	4d2e      	ldr	r5, [pc, #184]	; (abcc <__aeabi_dsub+0x660>)
    ab12:	e55b      	b.n	a5cc <__aeabi_dsub+0x60>
    ab14:	4a2d      	ldr	r2, [pc, #180]	; (abcc <__aeabi_dsub+0x660>)
    ab16:	4290      	cmp	r0, r2
    ab18:	d1af      	bne.n	aa7a <__aeabi_dsub+0x50e>
    ab1a:	1c19      	adds	r1, r3, #0
    ab1c:	465c      	mov	r4, fp
    ab1e:	1c05      	adds	r5, r0, #0
    ab20:	e554      	b.n	a5cc <__aeabi_dsub+0x60>
    ab22:	2800      	cmp	r0, #0
    ab24:	d030      	beq.n	ab88 <__aeabi_dsub+0x61c>
    ab26:	4658      	mov	r0, fp
    ab28:	4318      	orrs	r0, r3
    ab2a:	d010      	beq.n	ab4e <__aeabi_dsub+0x5e2>
    ab2c:	2580      	movs	r5, #128	; 0x80
    ab2e:	0748      	lsls	r0, r1, #29
    ab30:	08e4      	lsrs	r4, r4, #3
    ab32:	08c9      	lsrs	r1, r1, #3
    ab34:	032d      	lsls	r5, r5, #12
    ab36:	4304      	orrs	r4, r0
    ab38:	4229      	tst	r1, r5
    ab3a:	d0e5      	beq.n	ab08 <__aeabi_dsub+0x59c>
    ab3c:	08d8      	lsrs	r0, r3, #3
    ab3e:	4228      	tst	r0, r5
    ab40:	d1e2      	bne.n	ab08 <__aeabi_dsub+0x59c>
    ab42:	465d      	mov	r5, fp
    ab44:	08ea      	lsrs	r2, r5, #3
    ab46:	075c      	lsls	r4, r3, #29
    ab48:	4314      	orrs	r4, r2
    ab4a:	1c01      	adds	r1, r0, #0
    ab4c:	e7dc      	b.n	ab08 <__aeabi_dsub+0x59c>
    ab4e:	4d1f      	ldr	r5, [pc, #124]	; (abcc <__aeabi_dsub+0x660>)
    ab50:	e53c      	b.n	a5cc <__aeabi_dsub+0x60>
    ab52:	2300      	movs	r3, #0
    ab54:	e755      	b.n	aa02 <__aeabi_dsub+0x496>
    ab56:	1c3d      	adds	r5, r7, #0
    ab58:	3d20      	subs	r5, #32
    ab5a:	1c0e      	adds	r6, r1, #0
    ab5c:	40ee      	lsrs	r6, r5
    ab5e:	1c35      	adds	r5, r6, #0
    ab60:	2f20      	cmp	r7, #32
    ab62:	d02e      	beq.n	abc2 <__aeabi_dsub+0x656>
    ab64:	2640      	movs	r6, #64	; 0x40
    ab66:	1bf7      	subs	r7, r6, r7
    ab68:	40b9      	lsls	r1, r7
    ab6a:	430c      	orrs	r4, r1
    ab6c:	1e61      	subs	r1, r4, #1
    ab6e:	418c      	sbcs	r4, r1
    ab70:	432c      	orrs	r4, r5
    ab72:	2100      	movs	r1, #0
    ab74:	e6d8      	b.n	a928 <__aeabi_dsub+0x3bc>
    ab76:	430c      	orrs	r4, r1
    ab78:	1e61      	subs	r1, r4, #1
    ab7a:	418c      	sbcs	r4, r1
    ab7c:	b2e4      	uxtb	r4, r4
    ab7e:	2100      	movs	r1, #0
    ab80:	e790      	b.n	aaa4 <__aeabi_dsub+0x538>
    ab82:	1c19      	adds	r1, r3, #0
    ab84:	465c      	mov	r4, fp
    ab86:	e521      	b.n	a5cc <__aeabi_dsub+0x60>
    ab88:	1c19      	adds	r1, r3, #0
    ab8a:	465c      	mov	r4, fp
    ab8c:	4d0f      	ldr	r5, [pc, #60]	; (abcc <__aeabi_dsub+0x660>)
    ab8e:	e51d      	b.n	a5cc <__aeabi_dsub+0x60>
    ab90:	1c03      	adds	r3, r0, #0
    ab92:	433b      	orrs	r3, r7
    ab94:	d100      	bne.n	ab98 <__aeabi_dsub+0x62c>
    ab96:	e724      	b.n	a9e2 <__aeabi_dsub+0x476>
    ab98:	1c01      	adds	r1, r0, #0
    ab9a:	1c3c      	adds	r4, r7, #0
    ab9c:	e516      	b.n	a5cc <__aeabi_dsub+0x60>
    ab9e:	2620      	movs	r6, #32
    aba0:	4276      	negs	r6, r6
    aba2:	1976      	adds	r6, r6, r5
    aba4:	1c0a      	adds	r2, r1, #0
    aba6:	40f2      	lsrs	r2, r6
    aba8:	4690      	mov	r8, r2
    abaa:	2d20      	cmp	r5, #32
    abac:	d00b      	beq.n	abc6 <__aeabi_dsub+0x65a>
    abae:	2640      	movs	r6, #64	; 0x40
    abb0:	1b75      	subs	r5, r6, r5
    abb2:	40a9      	lsls	r1, r5
    abb4:	430c      	orrs	r4, r1
    abb6:	1e61      	subs	r1, r4, #1
    abb8:	418c      	sbcs	r4, r1
    abba:	4645      	mov	r5, r8
    abbc:	432c      	orrs	r4, r5
    abbe:	2100      	movs	r1, #0
    abc0:	e770      	b.n	aaa4 <__aeabi_dsub+0x538>
    abc2:	2100      	movs	r1, #0
    abc4:	e7d1      	b.n	ab6a <__aeabi_dsub+0x5fe>
    abc6:	2100      	movs	r1, #0
    abc8:	e7f4      	b.n	abb4 <__aeabi_dsub+0x648>
    abca:	46c0      	nop			; (mov r8, r8)
    abcc:	000007ff 	.word	0x000007ff
    abd0:	ff7fffff 	.word	0xff7fffff

0000abd4 <__aeabi_d2iz>:
    abd4:	b570      	push	{r4, r5, r6, lr}
    abd6:	1c0b      	adds	r3, r1, #0
    abd8:	4c12      	ldr	r4, [pc, #72]	; (ac24 <__aeabi_d2iz+0x50>)
    abda:	0309      	lsls	r1, r1, #12
    abdc:	0b0e      	lsrs	r6, r1, #12
    abde:	0059      	lsls	r1, r3, #1
    abe0:	1c02      	adds	r2, r0, #0
    abe2:	0d49      	lsrs	r1, r1, #21
    abe4:	0fdd      	lsrs	r5, r3, #31
    abe6:	2000      	movs	r0, #0
    abe8:	42a1      	cmp	r1, r4
    abea:	dd11      	ble.n	ac10 <__aeabi_d2iz+0x3c>
    abec:	480e      	ldr	r0, [pc, #56]	; (ac28 <__aeabi_d2iz+0x54>)
    abee:	4281      	cmp	r1, r0
    abf0:	dc0f      	bgt.n	ac12 <__aeabi_d2iz+0x3e>
    abf2:	2080      	movs	r0, #128	; 0x80
    abf4:	0340      	lsls	r0, r0, #13
    abf6:	4306      	orrs	r6, r0
    abf8:	480c      	ldr	r0, [pc, #48]	; (ac2c <__aeabi_d2iz+0x58>)
    abfa:	1a40      	subs	r0, r0, r1
    abfc:	281f      	cmp	r0, #31
    abfe:	dd0b      	ble.n	ac18 <__aeabi_d2iz+0x44>
    ac00:	4a0b      	ldr	r2, [pc, #44]	; (ac30 <__aeabi_d2iz+0x5c>)
    ac02:	1a52      	subs	r2, r2, r1
    ac04:	40d6      	lsrs	r6, r2
    ac06:	1c32      	adds	r2, r6, #0
    ac08:	4250      	negs	r0, r2
    ac0a:	2d00      	cmp	r5, #0
    ac0c:	d100      	bne.n	ac10 <__aeabi_d2iz+0x3c>
    ac0e:	1c10      	adds	r0, r2, #0
    ac10:	bd70      	pop	{r4, r5, r6, pc}
    ac12:	4b08      	ldr	r3, [pc, #32]	; (ac34 <__aeabi_d2iz+0x60>)
    ac14:	18e8      	adds	r0, r5, r3
    ac16:	e7fb      	b.n	ac10 <__aeabi_d2iz+0x3c>
    ac18:	4b07      	ldr	r3, [pc, #28]	; (ac38 <__aeabi_d2iz+0x64>)
    ac1a:	40c2      	lsrs	r2, r0
    ac1c:	18c9      	adds	r1, r1, r3
    ac1e:	408e      	lsls	r6, r1
    ac20:	4332      	orrs	r2, r6
    ac22:	e7f1      	b.n	ac08 <__aeabi_d2iz+0x34>
    ac24:	000003fe 	.word	0x000003fe
    ac28:	0000041d 	.word	0x0000041d
    ac2c:	00000433 	.word	0x00000433
    ac30:	00000413 	.word	0x00000413
    ac34:	7fffffff 	.word	0x7fffffff
    ac38:	fffffbed 	.word	0xfffffbed

0000ac3c <__aeabi_i2d>:
    ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac3e:	1e04      	subs	r4, r0, #0
    ac40:	d031      	beq.n	aca6 <__aeabi_i2d+0x6a>
    ac42:	0fc7      	lsrs	r7, r0, #31
    ac44:	d000      	beq.n	ac48 <__aeabi_i2d+0xc>
    ac46:	4244      	negs	r4, r0
    ac48:	1c20      	adds	r0, r4, #0
    ac4a:	f000 f947 	bl	aedc <__clzsi2>
    ac4e:	4d18      	ldr	r5, [pc, #96]	; (acb0 <__aeabi_i2d+0x74>)
    ac50:	1a2d      	subs	r5, r5, r0
    ac52:	280a      	cmp	r0, #10
    ac54:	dd19      	ble.n	ac8a <__aeabi_i2d+0x4e>
    ac56:	380b      	subs	r0, #11
    ac58:	4084      	lsls	r4, r0
    ac5a:	0324      	lsls	r4, r4, #12
    ac5c:	056d      	lsls	r5, r5, #21
    ac5e:	0b24      	lsrs	r4, r4, #12
    ac60:	0d6d      	lsrs	r5, r5, #21
    ac62:	1c3a      	adds	r2, r7, #0
    ac64:	2600      	movs	r6, #0
    ac66:	2000      	movs	r0, #0
    ac68:	2100      	movs	r1, #0
    ac6a:	0d0b      	lsrs	r3, r1, #20
    ac6c:	0324      	lsls	r4, r4, #12
    ac6e:	0b24      	lsrs	r4, r4, #12
    ac70:	051b      	lsls	r3, r3, #20
    ac72:	4323      	orrs	r3, r4
    ac74:	4c0f      	ldr	r4, [pc, #60]	; (acb4 <__aeabi_i2d+0x78>)
    ac76:	052d      	lsls	r5, r5, #20
    ac78:	401c      	ands	r4, r3
    ac7a:	432c      	orrs	r4, r5
    ac7c:	0064      	lsls	r4, r4, #1
    ac7e:	0864      	lsrs	r4, r4, #1
    ac80:	07d3      	lsls	r3, r2, #31
    ac82:	1c21      	adds	r1, r4, #0
    ac84:	1c30      	adds	r0, r6, #0
    ac86:	4319      	orrs	r1, r3
    ac88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac8a:	1c06      	adds	r6, r0, #0
    ac8c:	3615      	adds	r6, #21
    ac8e:	1c23      	adds	r3, r4, #0
    ac90:	40b3      	lsls	r3, r6
    ac92:	1c1e      	adds	r6, r3, #0
    ac94:	230b      	movs	r3, #11
    ac96:	1a18      	subs	r0, r3, r0
    ac98:	40c4      	lsrs	r4, r0
    ac9a:	0324      	lsls	r4, r4, #12
    ac9c:	056d      	lsls	r5, r5, #21
    ac9e:	0b24      	lsrs	r4, r4, #12
    aca0:	0d6d      	lsrs	r5, r5, #21
    aca2:	1c3a      	adds	r2, r7, #0
    aca4:	e7df      	b.n	ac66 <__aeabi_i2d+0x2a>
    aca6:	2200      	movs	r2, #0
    aca8:	2500      	movs	r5, #0
    acaa:	2400      	movs	r4, #0
    acac:	2600      	movs	r6, #0
    acae:	e7da      	b.n	ac66 <__aeabi_i2d+0x2a>
    acb0:	0000041e 	.word	0x0000041e
    acb4:	800fffff 	.word	0x800fffff

0000acb8 <__aeabi_ui2d>:
    acb8:	b510      	push	{r4, lr}
    acba:	1e04      	subs	r4, r0, #0
    acbc:	d028      	beq.n	ad10 <__aeabi_ui2d+0x58>
    acbe:	f000 f90d 	bl	aedc <__clzsi2>
    acc2:	4a15      	ldr	r2, [pc, #84]	; (ad18 <__aeabi_ui2d+0x60>)
    acc4:	1a12      	subs	r2, r2, r0
    acc6:	280a      	cmp	r0, #10
    acc8:	dd15      	ble.n	acf6 <__aeabi_ui2d+0x3e>
    acca:	380b      	subs	r0, #11
    accc:	4084      	lsls	r4, r0
    acce:	0324      	lsls	r4, r4, #12
    acd0:	0552      	lsls	r2, r2, #21
    acd2:	0b24      	lsrs	r4, r4, #12
    acd4:	0d52      	lsrs	r2, r2, #21
    acd6:	2300      	movs	r3, #0
    acd8:	2000      	movs	r0, #0
    acda:	2100      	movs	r1, #0
    acdc:	0324      	lsls	r4, r4, #12
    acde:	1c18      	adds	r0, r3, #0
    ace0:	0d0b      	lsrs	r3, r1, #20
    ace2:	0b24      	lsrs	r4, r4, #12
    ace4:	051b      	lsls	r3, r3, #20
    ace6:	4323      	orrs	r3, r4
    ace8:	4c0c      	ldr	r4, [pc, #48]	; (ad1c <__aeabi_ui2d+0x64>)
    acea:	0512      	lsls	r2, r2, #20
    acec:	401c      	ands	r4, r3
    acee:	4314      	orrs	r4, r2
    acf0:	0064      	lsls	r4, r4, #1
    acf2:	0861      	lsrs	r1, r4, #1
    acf4:	bd10      	pop	{r4, pc}
    acf6:	1c03      	adds	r3, r0, #0
    acf8:	3315      	adds	r3, #21
    acfa:	1c21      	adds	r1, r4, #0
    acfc:	4099      	lsls	r1, r3
    acfe:	1c0b      	adds	r3, r1, #0
    ad00:	210b      	movs	r1, #11
    ad02:	1a08      	subs	r0, r1, r0
    ad04:	40c4      	lsrs	r4, r0
    ad06:	0324      	lsls	r4, r4, #12
    ad08:	0552      	lsls	r2, r2, #21
    ad0a:	0b24      	lsrs	r4, r4, #12
    ad0c:	0d52      	lsrs	r2, r2, #21
    ad0e:	e7e3      	b.n	acd8 <__aeabi_ui2d+0x20>
    ad10:	2200      	movs	r2, #0
    ad12:	2400      	movs	r4, #0
    ad14:	2300      	movs	r3, #0
    ad16:	e7df      	b.n	acd8 <__aeabi_ui2d+0x20>
    ad18:	0000041e 	.word	0x0000041e
    ad1c:	800fffff 	.word	0x800fffff

0000ad20 <__aeabi_f2d>:
    ad20:	0043      	lsls	r3, r0, #1
    ad22:	0e1b      	lsrs	r3, r3, #24
    ad24:	1c5a      	adds	r2, r3, #1
    ad26:	0241      	lsls	r1, r0, #9
    ad28:	b2d2      	uxtb	r2, r2
    ad2a:	b570      	push	{r4, r5, r6, lr}
    ad2c:	0a4c      	lsrs	r4, r1, #9
    ad2e:	0fc5      	lsrs	r5, r0, #31
    ad30:	2a01      	cmp	r2, #1
    ad32:	dd17      	ble.n	ad64 <__aeabi_f2d+0x44>
    ad34:	22e0      	movs	r2, #224	; 0xe0
    ad36:	0092      	lsls	r2, r2, #2
    ad38:	0764      	lsls	r4, r4, #29
    ad3a:	0b09      	lsrs	r1, r1, #12
    ad3c:	1898      	adds	r0, r3, r2
    ad3e:	2200      	movs	r2, #0
    ad40:	2300      	movs	r3, #0
    ad42:	0d1e      	lsrs	r6, r3, #20
    ad44:	1c22      	adds	r2, r4, #0
    ad46:	0534      	lsls	r4, r6, #20
    ad48:	430c      	orrs	r4, r1
    ad4a:	491b      	ldr	r1, [pc, #108]	; (adb8 <__aeabi_f2d+0x98>)
    ad4c:	0540      	lsls	r0, r0, #21
    ad4e:	0840      	lsrs	r0, r0, #1
    ad50:	4021      	ands	r1, r4
    ad52:	4301      	orrs	r1, r0
    ad54:	0049      	lsls	r1, r1, #1
    ad56:	0849      	lsrs	r1, r1, #1
    ad58:	07ed      	lsls	r5, r5, #31
    ad5a:	1c0b      	adds	r3, r1, #0
    ad5c:	432b      	orrs	r3, r5
    ad5e:	1c10      	adds	r0, r2, #0
    ad60:	1c19      	adds	r1, r3, #0
    ad62:	bd70      	pop	{r4, r5, r6, pc}
    ad64:	2b00      	cmp	r3, #0
    ad66:	d115      	bne.n	ad94 <__aeabi_f2d+0x74>
    ad68:	2c00      	cmp	r4, #0
    ad6a:	d01c      	beq.n	ada6 <__aeabi_f2d+0x86>
    ad6c:	1c20      	adds	r0, r4, #0
    ad6e:	f000 f8b5 	bl	aedc <__clzsi2>
    ad72:	280a      	cmp	r0, #10
    ad74:	dc1a      	bgt.n	adac <__aeabi_f2d+0x8c>
    ad76:	210b      	movs	r1, #11
    ad78:	1a09      	subs	r1, r1, r0
    ad7a:	1c23      	adds	r3, r4, #0
    ad7c:	40cb      	lsrs	r3, r1
    ad7e:	1c19      	adds	r1, r3, #0
    ad80:	1c03      	adds	r3, r0, #0
    ad82:	3315      	adds	r3, #21
    ad84:	409c      	lsls	r4, r3
    ad86:	4b0d      	ldr	r3, [pc, #52]	; (adbc <__aeabi_f2d+0x9c>)
    ad88:	0309      	lsls	r1, r1, #12
    ad8a:	1a18      	subs	r0, r3, r0
    ad8c:	0540      	lsls	r0, r0, #21
    ad8e:	0b09      	lsrs	r1, r1, #12
    ad90:	0d40      	lsrs	r0, r0, #21
    ad92:	e7d4      	b.n	ad3e <__aeabi_f2d+0x1e>
    ad94:	2c00      	cmp	r4, #0
    ad96:	d003      	beq.n	ada0 <__aeabi_f2d+0x80>
    ad98:	0764      	lsls	r4, r4, #29
    ad9a:	0b09      	lsrs	r1, r1, #12
    ad9c:	4808      	ldr	r0, [pc, #32]	; (adc0 <__aeabi_f2d+0xa0>)
    ad9e:	e7ce      	b.n	ad3e <__aeabi_f2d+0x1e>
    ada0:	4807      	ldr	r0, [pc, #28]	; (adc0 <__aeabi_f2d+0xa0>)
    ada2:	2100      	movs	r1, #0
    ada4:	e7cb      	b.n	ad3e <__aeabi_f2d+0x1e>
    ada6:	2000      	movs	r0, #0
    ada8:	2100      	movs	r1, #0
    adaa:	e7c8      	b.n	ad3e <__aeabi_f2d+0x1e>
    adac:	1c01      	adds	r1, r0, #0
    adae:	390b      	subs	r1, #11
    adb0:	408c      	lsls	r4, r1
    adb2:	1c21      	adds	r1, r4, #0
    adb4:	2400      	movs	r4, #0
    adb6:	e7e6      	b.n	ad86 <__aeabi_f2d+0x66>
    adb8:	800fffff 	.word	0x800fffff
    adbc:	00000389 	.word	0x00000389
    adc0:	000007ff 	.word	0x000007ff

0000adc4 <__aeabi_d2f>:
    adc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    adc6:	004b      	lsls	r3, r1, #1
    adc8:	030d      	lsls	r5, r1, #12
    adca:	0f42      	lsrs	r2, r0, #29
    adcc:	0d5b      	lsrs	r3, r3, #21
    adce:	0a6d      	lsrs	r5, r5, #9
    add0:	4315      	orrs	r5, r2
    add2:	1c5a      	adds	r2, r3, #1
    add4:	0552      	lsls	r2, r2, #21
    add6:	0fcc      	lsrs	r4, r1, #31
    add8:	00c6      	lsls	r6, r0, #3
    adda:	0d52      	lsrs	r2, r2, #21
    addc:	2a01      	cmp	r2, #1
    adde:	dd27      	ble.n	ae30 <__aeabi_d2f+0x6c>
    ade0:	4f39      	ldr	r7, [pc, #228]	; (aec8 <__aeabi_d2f+0x104>)
    ade2:	19da      	adds	r2, r3, r7
    ade4:	2afe      	cmp	r2, #254	; 0xfe
    ade6:	dc1a      	bgt.n	ae1e <__aeabi_d2f+0x5a>
    ade8:	2a00      	cmp	r2, #0
    adea:	dd35      	ble.n	ae58 <__aeabi_d2f+0x94>
    adec:	0180      	lsls	r0, r0, #6
    adee:	00ed      	lsls	r5, r5, #3
    adf0:	1e43      	subs	r3, r0, #1
    adf2:	4198      	sbcs	r0, r3
    adf4:	4328      	orrs	r0, r5
    adf6:	0f76      	lsrs	r6, r6, #29
    adf8:	4330      	orrs	r0, r6
    adfa:	0743      	lsls	r3, r0, #29
    adfc:	d004      	beq.n	ae08 <__aeabi_d2f+0x44>
    adfe:	230f      	movs	r3, #15
    ae00:	4003      	ands	r3, r0
    ae02:	2b04      	cmp	r3, #4
    ae04:	d000      	beq.n	ae08 <__aeabi_d2f+0x44>
    ae06:	3004      	adds	r0, #4
    ae08:	2180      	movs	r1, #128	; 0x80
    ae0a:	04c9      	lsls	r1, r1, #19
    ae0c:	4001      	ands	r1, r0
    ae0e:	d027      	beq.n	ae60 <__aeabi_d2f+0x9c>
    ae10:	3201      	adds	r2, #1
    ae12:	2aff      	cmp	r2, #255	; 0xff
    ae14:	d01d      	beq.n	ae52 <__aeabi_d2f+0x8e>
    ae16:	0183      	lsls	r3, r0, #6
    ae18:	0a5b      	lsrs	r3, r3, #9
    ae1a:	b2d1      	uxtb	r1, r2
    ae1c:	e001      	b.n	ae22 <__aeabi_d2f+0x5e>
    ae1e:	21ff      	movs	r1, #255	; 0xff
    ae20:	2300      	movs	r3, #0
    ae22:	0258      	lsls	r0, r3, #9
    ae24:	05c9      	lsls	r1, r1, #23
    ae26:	0a40      	lsrs	r0, r0, #9
    ae28:	07e4      	lsls	r4, r4, #31
    ae2a:	4308      	orrs	r0, r1
    ae2c:	4320      	orrs	r0, r4
    ae2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae30:	2b00      	cmp	r3, #0
    ae32:	d106      	bne.n	ae42 <__aeabi_d2f+0x7e>
    ae34:	4335      	orrs	r5, r6
    ae36:	d111      	bne.n	ae5c <__aeabi_d2f+0x98>
    ae38:	2100      	movs	r1, #0
    ae3a:	2000      	movs	r0, #0
    ae3c:	0243      	lsls	r3, r0, #9
    ae3e:	0a5b      	lsrs	r3, r3, #9
    ae40:	e7ef      	b.n	ae22 <__aeabi_d2f+0x5e>
    ae42:	432e      	orrs	r6, r5
    ae44:	d0eb      	beq.n	ae1e <__aeabi_d2f+0x5a>
    ae46:	2080      	movs	r0, #128	; 0x80
    ae48:	00ed      	lsls	r5, r5, #3
    ae4a:	0480      	lsls	r0, r0, #18
    ae4c:	4328      	orrs	r0, r5
    ae4e:	22ff      	movs	r2, #255	; 0xff
    ae50:	e7d3      	b.n	adfa <__aeabi_d2f+0x36>
    ae52:	21ff      	movs	r1, #255	; 0xff
    ae54:	2300      	movs	r3, #0
    ae56:	e7e4      	b.n	ae22 <__aeabi_d2f+0x5e>
    ae58:	3217      	adds	r2, #23
    ae5a:	da0d      	bge.n	ae78 <__aeabi_d2f+0xb4>
    ae5c:	2005      	movs	r0, #5
    ae5e:	2200      	movs	r2, #0
    ae60:	08c0      	lsrs	r0, r0, #3
    ae62:	b2d1      	uxtb	r1, r2
    ae64:	2aff      	cmp	r2, #255	; 0xff
    ae66:	d1e9      	bne.n	ae3c <__aeabi_d2f+0x78>
    ae68:	2800      	cmp	r0, #0
    ae6a:	d0d9      	beq.n	ae20 <__aeabi_d2f+0x5c>
    ae6c:	2380      	movs	r3, #128	; 0x80
    ae6e:	03db      	lsls	r3, r3, #15
    ae70:	4303      	orrs	r3, r0
    ae72:	025b      	lsls	r3, r3, #9
    ae74:	0a5b      	lsrs	r3, r3, #9
    ae76:	e7d4      	b.n	ae22 <__aeabi_d2f+0x5e>
    ae78:	2280      	movs	r2, #128	; 0x80
    ae7a:	4914      	ldr	r1, [pc, #80]	; (aecc <__aeabi_d2f+0x108>)
    ae7c:	0412      	lsls	r2, r2, #16
    ae7e:	4315      	orrs	r5, r2
    ae80:	1ac9      	subs	r1, r1, r3
    ae82:	291f      	cmp	r1, #31
    ae84:	dc0d      	bgt.n	aea2 <__aeabi_d2f+0xde>
    ae86:	4a12      	ldr	r2, [pc, #72]	; (aed0 <__aeabi_d2f+0x10c>)
    ae88:	1c37      	adds	r7, r6, #0
    ae8a:	189b      	adds	r3, r3, r2
    ae8c:	1c28      	adds	r0, r5, #0
    ae8e:	409f      	lsls	r7, r3
    ae90:	4098      	lsls	r0, r3
    ae92:	1c3b      	adds	r3, r7, #0
    ae94:	1e5a      	subs	r2, r3, #1
    ae96:	4193      	sbcs	r3, r2
    ae98:	4318      	orrs	r0, r3
    ae9a:	40ce      	lsrs	r6, r1
    ae9c:	4330      	orrs	r0, r6
    ae9e:	2200      	movs	r2, #0
    aea0:	e7ab      	b.n	adfa <__aeabi_d2f+0x36>
    aea2:	4f0c      	ldr	r7, [pc, #48]	; (aed4 <__aeabi_d2f+0x110>)
    aea4:	1c2a      	adds	r2, r5, #0
    aea6:	1aff      	subs	r7, r7, r3
    aea8:	40fa      	lsrs	r2, r7
    aeaa:	1c17      	adds	r7, r2, #0
    aeac:	2920      	cmp	r1, #32
    aeae:	d009      	beq.n	aec4 <__aeabi_d2f+0x100>
    aeb0:	4a09      	ldr	r2, [pc, #36]	; (aed8 <__aeabi_d2f+0x114>)
    aeb2:	1898      	adds	r0, r3, r2
    aeb4:	4085      	lsls	r5, r0
    aeb6:	1c28      	adds	r0, r5, #0
    aeb8:	4330      	orrs	r0, r6
    aeba:	1e46      	subs	r6, r0, #1
    aebc:	41b0      	sbcs	r0, r6
    aebe:	4338      	orrs	r0, r7
    aec0:	2200      	movs	r2, #0
    aec2:	e79a      	b.n	adfa <__aeabi_d2f+0x36>
    aec4:	2000      	movs	r0, #0
    aec6:	e7f7      	b.n	aeb8 <__aeabi_d2f+0xf4>
    aec8:	fffffc80 	.word	0xfffffc80
    aecc:	0000039e 	.word	0x0000039e
    aed0:	fffffc82 	.word	0xfffffc82
    aed4:	0000037e 	.word	0x0000037e
    aed8:	fffffca2 	.word	0xfffffca2

0000aedc <__clzsi2>:
    aedc:	211c      	movs	r1, #28
    aede:	2301      	movs	r3, #1
    aee0:	041b      	lsls	r3, r3, #16
    aee2:	4298      	cmp	r0, r3
    aee4:	d301      	bcc.n	aeea <__clzsi2+0xe>
    aee6:	0c00      	lsrs	r0, r0, #16
    aee8:	3910      	subs	r1, #16
    aeea:	0a1b      	lsrs	r3, r3, #8
    aeec:	4298      	cmp	r0, r3
    aeee:	d301      	bcc.n	aef4 <__clzsi2+0x18>
    aef0:	0a00      	lsrs	r0, r0, #8
    aef2:	3908      	subs	r1, #8
    aef4:	091b      	lsrs	r3, r3, #4
    aef6:	4298      	cmp	r0, r3
    aef8:	d301      	bcc.n	aefe <__clzsi2+0x22>
    aefa:	0900      	lsrs	r0, r0, #4
    aefc:	3904      	subs	r1, #4
    aefe:	a202      	add	r2, pc, #8	; (adr r2, af08 <__clzsi2+0x2c>)
    af00:	5c10      	ldrb	r0, [r2, r0]
    af02:	1840      	adds	r0, r0, r1
    af04:	4770      	bx	lr
    af06:	46c0      	nop			; (mov r8, r8)
    af08:	02020304 	.word	0x02020304
    af0c:	01010101 	.word	0x01010101
	...

0000af18 <inputs.13950>:
    af18:	06050400 0000002c 22732522 0000003a     ....,..."%s":...
    af28:	00006425 69766544 00006563 72746e45     %d..Device..Entr
    af38:	00736569 0000005b 0000007b 00000074     ies.[...{...t...
    af48:	66352e25 00000000 0000616c 00006e6c     %.5f....la..ln..
    af58:	66312e25 00000000 00000073 00000063     %.1f....s...c...
    af68:	00000069 00000067 00000066 0000007d     i...g...f...}...
    af78:	0000005d 482b5441 44505454 3d415441     ]...AT+HTTPDATA=
    af88:	332c6425 30303030 00000000 4e574f44     %d,30000....DOWN
    af98:	44414f4c 00000000 00004b4f 00000f58     LOAD....OK..X...
    afa8:	00000eb8 00000ec4 00000ece 00000eea     ................
    afb8:	00000ef4 00000f10 00000f1a 00000f32     ............2...
    afc8:	00000f42 00000f58 00000f4e 5454482b     B...X...N...+HTT
    afd8:	54434150 004e4f49 0a0d7325 00000000     PACTION.%s......
    afe8:	532b5441 52425041 312c333d 4f43222c     AT+SAPBR=3,1,"CO
    aff8:	5059544e 222c2245 53525047 00000022     NTYPE","GPRS"...
    b008:	532b5441 52425041 312c333d 5041222c     AT+SAPBR=3,1,"AP
    b018:	222c224e 696c6e6f 742e656e 61696c65     N","online.telia
    b028:	2265732e 00000000 482b5441 49505454     .se"....AT+HTTPI
    b038:	0054494e 482b5441 50505454 3d415241     NIT.AT+HTTPPARA=
    b048:	44494322 00312c22 482b5441 50505454     "CID",1.AT+HTTPP
    b058:	3d415241 22415522 4f46222c 0022414e     ARA="UA","FONA".
    b068:	482b5441 50505454 3d415241 4e4f4322     AT+HTTPPARA="CON
    b078:	544e4554 61222c22 696c7070 69746163     TENT","applicati
    b088:	6a2f6e6f 226e6f73 00000000 482b5441     on/json"....AT+H
    b098:	50505454 3d415241 4c525522 68222c22     TTPPARA="URL","h
    b0a8:	3a707474 72742f2f 6f637069 7475706d     ttp://tripcomput
    b0b8:	612e7265 6572757a 73626577 73657469     er.azurewebsites
    b0c8:	74656e2e 6970612f 7461642f 676f6c61     .net/api/datalog
    b0d8:	00000022 482b5441 50505454 3d415241     "...AT+HTTPPARA=
    b0e8:	4d495422 54554f45 30332c22 00000000     "TIMEOUT",30....
    b0f8:	532b5441 52425041 312c303d 00000000     AT+SAPBR=0,1....
    b108:	532b5441 52425041 312c313d 00000000     AT+SAPBR=1,1....
    b118:	305a5441 00000000 30455441 00000000     ATZ0....ATE0....
    b128:	432b5441 50535047 313d5257 00000000     AT+CGPSPWR=1....
    b138:	432b5441 50535047 303d5257 00000000     AT+CGPSPWR=0....
    b148:	432b5441 49535047 333d464e 00000032     AT+CGPSINF=32...
    b158:	5047432b 464e4953 00000000 432b5441     +CGPSINF....AT+C
    b168:	53535047 55544154 00003f53 61636f4c     GPSSTATUS?..Loca
    b178:	6e6f6974 00443320 482b5441 41505454     tion 3D.AT+HTTPA
    b188:	4f495443 00303d4e 482b5441 41505454     CTION=0.AT+HTTPA
    b198:	4f495443 00313d4e 00005441              CTION=1.AT..

0000b1a4 <DISPLAY1.16836>:
    b1a4:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

0000b1b0 <tc_interrupt_vectors.13900>:
    b1b0:	00141312 00002346 00002590 00002590     ....F#...%...%..
    b1c0:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b1d0:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b1e0:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b1f0:	00002590 0000232e 00002590 00002590     .%...#...%...%..
    b200:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b210:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b220:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b230:	00002590 0000233e 00002590 00002590     .%..>#...%...%..
    b240:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b250:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b260:	00002590 00002590 00002590 00002590     .%...%...%...%..
    b270:	00002590 00002336 00002316 0000234e     .%..6#...#..N#..
    b280:	00002326 0000231e 00000002 00000003     &#...#..........
    b290:	0000ffff 0000ffff 00000004 00000005     ................
    b2a0:	00000006 00000007 0000ffff 0000ffff     ................
    b2b0:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    b2c0:	0000ffff 0000ffff 00000008 00000009     ................
    b2d0:	0000000a 0000000b 42000800 42000c00     ...........B...B
    b2e0:	42001000 42001400 0c0b0a09 000036e0     ...B...B.....6..
    b2f0:	0000373c 0000373c 000036da 000036da     <7..<7...6...6..
    b300:	000036f6 000036e6 000036fc 0000372a     .6...6...6..*7..
    b310:	00003844 000038b0 000038b0 00003824     D8...8...8..$8..
    b320:	00003836 00003852 00003828 00003860     68..R8..(8..`8..
    b330:	000038a0 42002c00 42003000 42003400     .8...,.B.0.B.4.B
    b340:	001c1c1b 10000800 00002000 00000043     ......... ..C...

0000b350 <_global_impure_ptr>:
    b350:	20000010 00000000                       ... ....

0000b358 <tinytens>:
    b358:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    b368:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    b378:	64ac6f43 11680628                       Co.d(.h.

0000b380 <fpi.5246>:
    b380:	00000035 fffffbce 000003cb 00000001     5...............
    b390:	00000000                                ....

0000b394 <fpinan.5282>:
    b394:	00000034 fffffbce 000003cb 00000001     4...............
    b3a4:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    b3b4:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    b3c4:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    b3d4:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    b3e4:	62613938 66656463 20200000                       89abcdef.

0000b3ed <_ctype_>:
    b3ed:	20202000 20202020 28282020 20282828     .         ((((( 
    b3fd:	20202020 20202020 20202020 20202020                     
    b40d:	10108820 10101010 10101010 10101010      ...............
    b41d:	04040410 04040404 10040404 10101010     ................
    b42d:	41411010 41414141 01010101 01010101     ..AAAAAA........
    b43d:	01010101 01010101 01010101 10101010     ................
    b44d:	42421010 42424242 02020202 02020202     ..BBBBBB........
    b45d:	02020202 02020202 02020202 10101010     ................
    b46d:	00000020 00000000 00000000 00000000      ...............
	...
    b4ed:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000b4fc <__sf_fake_stdin>:
	...

0000b51c <__sf_fake_stdout>:
	...

0000b53c <__sf_fake_stderr>:
	...
    b55c:	49534f50 002e0058 00000000              POSIX.......

0000b568 <__mprec_tens>:
    b568:	00000000 3ff00000 00000000 40240000     .......?......$@
    b578:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    b588:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    b598:	00000000 412e8480 00000000 416312d0     .......A......cA
    b5a8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    b5b8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    b5c8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    b5d8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    b5e8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    b5f8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    b608:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    b618:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    b628:	79d99db4 44ea7843                       ...yCx.D

0000b630 <__mprec_bigtens>:
    b630:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    b640:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    b650:	7f73bf3c 75154fdd                       <.s..O.u

0000b658 <p05.5281>:
    b658:	00000005 00000019 0000007d 00008c24     ........}...$...
    b668:	00008c1e 00008c1e 00008c14 00008b74     ............t...
    b678:	00008b74 00008c0a 00008c14 00008b74     t...........t...
    b688:	00008c0a 00008b74 00008c14 00008b72     ....t.......r...
    b698:	00008b72 00008b72 00008cac 00009960     r...r.......`...
    b6a8:	000098fc 00009944 0000982a 00009944     ....D...*...D...
    b6b8:	00009938 00009944 0000982a 000098fc     8...D...*.......
    b6c8:	000098fc 00009938 0000982a 00009820     ....8...*... ...
    b6d8:	00009820 00009820 00009b84 0000a230      ... .......0...
    b6e8:	0000a41e 0000a41e 0000a210 0000a0fa     ................
    b6f8:	0000a0fa 0000a202 0000a210 0000a0fa     ................
    b708:	0000a202 0000a0fa 0000a210 0000a0f8     ................
    b718:	0000a0f8 0000a0f8 0000a426              ........&...

0000b724 <_init>:
    b724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b726:	46c0      	nop			; (mov r8, r8)
    b728:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b72a:	bc08      	pop	{r3}
    b72c:	469e      	mov	lr, r3
    b72e:	4770      	bx	lr

0000b730 <__init_array_start>:
    b730:	000000d9 	.word	0x000000d9

0000b734 <_fini>:
    b734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b736:	46c0      	nop			; (mov r8, r8)
    b738:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b73a:	bc08      	pop	{r3}
    b73c:	469e      	mov	lr, r3
    b73e:	4770      	bx	lr

0000b740 <__fini_array_start>:
    b740:	000000b1 	.word	0x000000b1
