============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 20 2020  05:42:27 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type          Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[7][1]/CP                                         0             0 R 
in_reg_reg[7][1]/QN       HS65_LS_DFPRQNX18       1 17.6   41  +177     177 F 
fopt21899/A                                                      +0     178   
fopt21899/Z               HS65_LS_IVX53           5 43.2   34   +38     216 R 
fopt21898/A                                                      +0     216   
fopt21898/Z               HS65_LS_BFX71          10 73.6   37   +62     278 R 
S0[5].U0/e4[1] 
  fopt20216/A                                                    +0     278   
  fopt20216/Z             HS65_LS_IVX27           4 14.1   20   +28     306 F 
  g19196/A                                                       +0     306   
  g19196/Z                HS65_LS_NOR2AX6         1  4.7   30   +69     375 F 
  g19077/A                                                       +0     375   
  g19077/Z                HS65_LS_NAND2AX21       2 18.5   38   +82     457 F 
  g19024/B                                                       +0     457   
  g19024/Z                HS65_LS_OAI12X24        2 16.1   46   +44     501 R 
  g18952/B                                                       +0     501   
  g18952/Z                HS65_LS_AOI12X17        2 11.3   39   +41     542 F 
  g19682/P                                                       +0     542   
  g19682/Z                HS65_LS_PAO2X18         2 13.0   34   +88     631 F 
  g18840/B                                                       +0     631   
  g18840/Z                HS65_LS_XNOR2X18        2 18.6   41   +90     721 F 
  g18824/A                                                       +0     721   
  g18824/Z                HS65_LS_IVX35           2 21.5   29   +34     755 R 
  g18790/B                                                       +0     755   
  g18790/Z                HS65_LS_NAND2AX14       2 11.0   37   +37     792 F 
  g18783/A                                                       +0     793   
  g18783/Z                HS65_LS_IVX9            1  7.3   36   +38     831 R 
  g18533/B                                                       +0     831   
  g18533/Z                HS65_LS_OAI12X12        2  8.7   41   +40     871 F 
  g18480/A                                                       +0     871   
  g18480/Z                HS65_LS_IVX9            1  4.9   30   +34     905 R 
  g19601/A                                                       +0     905   
  g19601/Z                HS65_LS_XNOR2X18        1 15.3   36  +104    1010 F 
  g18334/B0                                                      +0    1010   
  g18334/CO               HS65_LS_FA1X27          1 15.6   35  +103    1113 F 
  g18302/A0                                                      +0    1113   
  g18302/CO               HS65_LS_FA1X27          1 15.6   34  +102    1215 F 
  g18280/A0                                                      +0    1215   
  g18280/CO               HS65_LS_FA1X27          1 15.6   35  +101    1317 F 
  g18250/A0                                                      +0    1317   
  g18250/CO               HS65_LS_FA1X27          1  7.6   29   +94    1411 F 
  g18246/A                                                       +0    1411   
  g18246/Z                HS65_LS_IVX18           1  6.7   20   +24    1435 R 
  g18235/B0                                                      +0    1435   
  g18235/S0               HS65_LS_HA1X18          1  7.6   25   +98    1533 R 
  g18228/A                                                       +0    1534   
  g18228/Z                HS65_LS_IVX18           3 17.4   28   +31    1565 F 
  U_S_44_add_63_8/A[13] 
    g334/A                                                       +0    1565   
    g334/Z                HS65_LS_CNIVX21         1  7.3   18   +20    1585 R 
    g325/B                                                       +0    1585   
    g325/Z                HS65_LS_NAND2AX14       1  7.5   30   +27    1612 F 
    g303/A                                                       +0    1612   
    g303/Z                HS65_LS_NAND2X14        1 10.0   29   +32    1644 R 
    g301/B                                                       +0    1644   
    g301/Z                HS65_LS_NAND2X21        2 14.3   33   +36    1680 F 
    g300/C                                                       +0    1680   
    g300/Z                HS65_LS_OAI21X18        1  9.6   47   +26    1706 R 
    g298/B                                                       +0    1706   
    g298/Z                HS65_LS_NAND2AX21       1 11.9   32   +40    1746 F 
    g297/A0                                                      +0    1746   
    g297/CO               HS65_LS_FA1X18          2  8.8   34  +112    1858 F 
    g296/B                                                       +0    1858   
    g296/Z                HS65_LS_XNOR2X9         1  5.0   34   +86    1944 R 
    g294/A                                                       +0    1944   
    g294/Z                HS65_LS_IVX9            1  3.6   19   +28    1972 F 
  U_S_44_add_63_8/Z[16] 
S0[5].U0/f14[9] 
reg_f14_reg[5][9]/D  <<<  HS65_LS_DFPHQX9                        +0    1972   
reg_f14_reg[5][9]/CP      setup                             0  +158    2130 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      2230 R 
                          adjustments                          -100    2130   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[7][1]/CP
End-point    : reg_f14_reg[5][9]/D
