[
    {
        "age": null,
        "album": "",
        "author": "/u/cpldcpu",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-09T22:11:05.032040+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-09T21:55:46+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1osw0q1/bitnetmcu_with_convolutional_neural_networks/\"> <img src=\"https://external-preview.redd.it/EpHu0L9Z8IpbLvP8pSm0bHO7XFyJ5PkY7sq1ZIlFTgM.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=7db3e45d4520833d72b8bce70a2a80301bdfb493\" alt=\"BitNetMCU with Convolutional Neural Networks: Inferencing MNIST with &gt;99.5% accuracy on a low-end CH32V002 RISC-V\" title=\"BitNetMCU with Convolutional Neural Networks: Inferencing MNIST with &gt;99.5% accuracy on a low-end CH32V002 RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/cpldcpu\"> /u/cpldcpu </a> <br/> <span><a href=\"https://cpldcpu.github.io/2025/11/09/bitnetmcu-cnn-implementation/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1osw0q1/bitnetmcu_with_convolutional_neural_networks/\">[comments]</a></span> </td></tr></table>",
        "id": 4026748,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1osw0q1/bitnetmcu_with_convolutional_neural_networks",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/EpHu0L9Z8IpbLvP8pSm0bHO7XFyJ5PkY7sq1ZIlFTgM.png?width=640&crop=smart&auto=webp&s=7db3e45d4520833d72b8bce70a2a80301bdfb493",
        "title": "BitNetMCU with Convolutional Neural Networks: Inferencing MNIST with >99.5% accuracy on a low-end CH32V002 RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-09T03:46:17.101701+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-09T03:27:52+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><ol> <li>Nov., 04:00\u201305:00 Uhr (MEZ)</li> </ol> <p>RISC-V Open Hours provides the opportunity for the community to interact outside of the bounds of mailing lists, with a particular focus on RISC-V support in open source software projects and RISC-V development boards. </p> <p>Agenda - Opening, status report of HW/SW ecosystem, open conversation </p> <p><a href=\"https://community.riscv.org/events/details/risc-v-international-risc-v-open-hours-presents-risc-v-open-hours-72/\">https://community.riscv.org/events/details/risc-v-international-risc-v-open-hours-presents-risc-v-open-hours-72/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1os8u4l/riscv_international_riscv_open_hours/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1os8u4l/riscv_international_riscv_open_hours/\">[comments]</a></span>",
        "id": 4021672,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1os8u4l/riscv_international_riscv_open_hours",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V International: RISC-V Open Hours",
        "vote": 0
    }
]