

================================================================
== Vitis HLS Report for 'decode_block_1'
================================================================
* Date:           Tue Jun 18 12:24:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                     |                                          |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_DecodeHuffman_1_fu_185                           |DecodeHuffman_1                           |        ?|          ?|          ?|          ?|    ?|          ?|       no|
        |grp_buf_getv_fu_206                                  |buf_getv                                  |        3|  268435463|  15.000 ns|  1.342 sec|    3|  268435463|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219  |decode_block_1_Pipeline_VITIS_LOOP_736_1  |       65|         65|   0.325 us|   0.325 us|   65|         65|       no|
        |grp_DecodeHuffman_2_fu_226                           |DecodeHuffman_2                           |        ?|          ?|          ?|          ?|    ?|          ?|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247  |decode_block_1_Pipeline_VITIS_LOOP_322_1  |       67|         67|   0.335 us|   0.335 us|   67|         67|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257  |decode_block_1_Pipeline_VITIS_LOOP_334_1  |       69|         69|   0.345 us|   0.345 us|   69|         69|       no|
        |grp_ChenIDct_1_fu_264                                |ChenIDct_1                                |      333|        333|   1.665 us|   1.665 us|  333|        333|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272  |decode_block_1_Pipeline_VITIS_LOOP_347_1  |      130|        130|   0.650 us|   0.650 us|  130|        130|       no|
        |grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279  |decode_block_1_Pipeline_VITIS_LOOP_360_1  |      194|        194|   0.970 us|   0.970 us|  194|        194|       no|
        +-----------------------------------------------------+------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_740_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 10 
10 --> 11 15 14 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 8 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%QuantBuff = alloca i64 1"   --->   Operation 24 'alloca' 'QuantBuff' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_jinfo_dc_dhuff_tbl_ml_0_load = load i7 %p_jinfo_dc_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:715->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 25 'load' 'p_jinfo_dc_dhuff_tbl_ml_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:714->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 26 'call' 's' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 27 [1/2] (1.69ns)   --->   "%s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:714->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 27 'call' 's' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i8 %s" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 28 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln720 = icmp_eq  i8 %s, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:720->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 29 'icmp' 'icmp_ln720' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 30 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln720 = br i1 %icmp_ln720, void %if.then.i_ifconv, void %VITIS_LOOP_736_1.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:720->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 31 'br' 'br_ln720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.61ns)   --->   "%diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask" [benchmarks/chstone/jpeg/src/jpeg_decode.c:721->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 32 'call' 'diff' <Predicate = (!icmp_ln720)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.82ns)   --->   "%s_1 = add i5 %trunc_ln708, i5 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:722->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 33 'add' 's_1' <Predicate = (!icmp_ln720)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln723 = zext i5 %s_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 34 'zext' 'zext_ln723' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln723" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 35 'getelementptr' 'bit_set_mask_addr' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 36 'load' 'bit_set_mask_load' <Predicate = (!icmp_ln720)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%extend_mask_addr = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln723" [benchmarks/chstone/jpeg/src/jpeg_decode.c:724->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 37 'getelementptr' 'extend_mask_addr' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.73ns)   --->   "%extend_mask_load = load i5 %extend_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:724->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 38 'load' 'extend_mask_load' <Predicate = (!icmp_ln720)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 20> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %out_buf_read, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 40 'zext' 'zext_ln728' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln728" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 41 'getelementptr' 'HuffBuff_addr' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.29ns)   --->   "%HuffBuff_load = load i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 42 'load' 'HuffBuff_load' <Predicate = (!icmp_ln720)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 3.21>
ST_4 : Operation 43 [1/2] (3.21ns)   --->   "%diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask" [benchmarks/chstone/jpeg/src/jpeg_decode.c:721->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 43 'call' 'diff' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 44 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 45 [1/2] (0.73ns)   --->   "%extend_mask_load = load i5 %extend_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:724->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 45 'load' 'extend_mask_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 20> <ROM>
ST_4 : Operation 46 [1/2] (1.29ns)   --->   "%HuffBuff_load = load i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 46 'load' 'HuffBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 5 <SV = 4> <Delay = 3.58>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln723)   --->   "%and_ln723 = and i32 %bit_set_mask_load, i32 %diff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 47 'and' 'and_ln723' <Predicate = (!icmp_ln720)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln723 = icmp_eq  i32 %and_ln723, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 48 'icmp' 'icmp_ln723' <Predicate = (!icmp_ln720)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node diff_2)   --->   "%sext_ln724 = sext i21 %extend_mask_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:724->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 49 'sext' 'sext_ln724' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node diff_2)   --->   "%diff_1 = or i32 %sext_ln724, i32 %diff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:724->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 50 'or' 'diff_1' <Predicate = (!icmp_ln720)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.14ns) (out node of the LUT)   --->   "%diff_2 = add i32 %diff_1, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:725->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 51 'add' 'diff_2' <Predicate = (!icmp_ln720)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node diff_4)   --->   "%diff_3 = select i1 %icmp_ln723, i32 %diff_2, i32 %diff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:723->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 52 'select' 'diff_3' <Predicate = (!icmp_ln720)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.14ns) (out node of the LUT)   --->   "%diff_4 = add i32 %HuffBuff_load, i32 %diff_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:728->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 53 'add' 'diff_4' <Predicate = (!icmp_ln720)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln729 = store i32 %diff_4, i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:729->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 54 'store' 'store_ln729' <Predicate = (!icmp_ln720)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln730 = br void %VITIS_LOOP_736_1.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:730->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 55 'br' 'br_ln730' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 56 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.50ns)   --->   "%store_ln708 = store i32 1, i32 %k" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 57 'store' 'store_ln708' <Predicate = true> <Delay = 0.50>

State 6 <SV = 5> <Delay = 2.23>
ST_6 : Operation 58 [2/2] (2.23ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln740 = br void %for.cond24.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 60 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.13>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%k_4 = load i32 %k" [benchmarks/chstone/jpeg/src/jpeg_decode.c:761->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 61 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_4, i32 6, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 62 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln740 = icmp_slt  i26 %tmp_5, i26 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 63 'icmp' 'icmp_ln740' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740, void %DecodeHuffMCU.exit, void %for.body26.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 64 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_ml_0_load = load i7 %p_jinfo_ac_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:742->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 65 'load' 'p_jinfo_ac_dhuff_tbl_ml_0_load' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_8 : Operation 66 [2/2] (0.00ns)   --->   "%r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:741->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 66 'call' 'r' <Predicate = (icmp_ln740)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.69>
ST_9 : Operation 67 [1/2] (1.69ns)   --->   "%r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:741->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 67 'call' 'r' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%s_2 = trunc i8 %r" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 68 'trunc' 's_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %r, i32 4, i32 7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:748->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 69 'partselect' 'n' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.27>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln740 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 70 'specloopname' 'specloopname_ln740' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i4 %s_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 71 'zext' 'zext_ln708' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i4 %n" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 72 'zext' 'zext_ln708_2' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.80ns)   --->   "%icmp_ln750 = icmp_eq  i4 %s_2, i4 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:750->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 73 'icmp' 'icmp_ln750' <Predicate = (icmp_ln740)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln750 = br i1 %icmp_ln750, void %if.then45.i, void %if.else.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:750->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 74 'br' 'br_ln750' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.14ns)   --->   "%k_5 = add i32 %zext_ln708_2, i32 %k_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:751->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 75 'add' 'k_5' <Predicate = (icmp_ln740 & !icmp_ln750)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_5, i32 6, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:751->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 76 'partselect' 'tmp_6' <Predicate = (icmp_ln740 & !icmp_ln750)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.13ns)   --->   "%icmp_ln751 = icmp_sgt  i26 %tmp_6, i26 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:751->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 77 'icmp' 'icmp_ln751' <Predicate = (icmp_ln740 & !icmp_ln750)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln751 = br i1 %icmp_ln751, void %if.end49.i, void %DecodeHuffMCU.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:751->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 78 'br' 'br_ln751' <Predicate = (icmp_ln740 & !icmp_ln750)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.80ns)   --->   "%icmp_ln760 = icmp_eq  i4 %n, i4 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:760->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 79 'icmp' 'icmp_ln760' <Predicate = (icmp_ln740 & icmp_ln750)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln760 = br i1 %icmp_ln760, void %DecodeHuffMCU.exit, void %if.end75.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:760->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 80 'br' 'br_ln760' <Predicate = (icmp_ln740 & icmp_ln750)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.14ns)   --->   "%k_6 = add i32 %k_4, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:761->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 81 'add' 'k_6' <Predicate = (icmp_ln740 & icmp_ln750 & icmp_ln760)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.50ns)   --->   "%store_ln708 = store i32 %k_6, i32 %k" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 82 'store' 'store_ln708' <Predicate = (icmp_ln740 & icmp_ln750 & icmp_ln760)> <Delay = 0.50>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end76.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln740 & icmp_ln750 & icmp_ln760)> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index"   --->   Operation 84 'call' 'call_ln0' <Predicate = (icmp_ln750 & !icmp_ln760) | (!icmp_ln750 & icmp_ln751) | (!icmp_ln740)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 85 [2/2] (3.61ns)   --->   "%tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 85 'call' 'tmp' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.21>
ST_12 : Operation 86 [1/2] (3.21ns)   --->   "%tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 86 'call' 'tmp' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [1/1] (0.80ns)   --->   "%s_3 = add i4 %s_2, i4 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:754->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 87 'add' 's_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i4 %s_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 88 'zext' 'zext_ln755' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%bit_set_mask_addr_1 = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln755" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 89 'getelementptr' 'bit_set_mask_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [2/2] (1.29ns)   --->   "%bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 90 'load' 'bit_set_mask_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln753 = trunc i32 %k_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 91 'trunc' 'trunc_ln753' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln753, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 92 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.93ns)   --->   "%add_ln753 = add i10 %shl_ln7, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 93 'add' 'add_ln753' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln753, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 94 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln753 = zext i8 %lshr_ln3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 95 'zext' 'zext_ln753' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%HuffBuff_addr_1 = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln753" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 96 'getelementptr' 'HuffBuff_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln753 = store i32 %tmp, i8 %HuffBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:753->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 97 'store' 'store_ln753' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_13 : Operation 98 [1/2] (1.29ns)   --->   "%bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 98 'load' 'bit_set_mask_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln755)   --->   "%and_ln755 = and i32 %bit_set_mask_load_1, i32 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 99 'and' 'and_ln755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln755 = icmp_eq  i32 %and_ln755, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 100 'icmp' 'icmp_ln755' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln755 = br i1 %icmp_ln755, void %if.end69.i, void %if.then60.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:755->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 101 'br' 'br_ln755' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%extend_mask_addr_1 = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln755" [benchmarks/chstone/jpeg/src/jpeg_decode.c:756->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 102 'getelementptr' 'extend_mask_addr_1' <Predicate = (icmp_ln755)> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (0.73ns)   --->   "%extend_mask_load_1 = load i5 %extend_mask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:756->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 103 'load' 'extend_mask_load_1' <Predicate = (icmp_ln755)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 20> <ROM>

State 14 <SV = 13> <Delay = 3.16>
ST_14 : Operation 104 [1/2] (0.73ns)   --->   "%extend_mask_load_1 = load i5 %extend_mask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:756->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 104 'load' 'extend_mask_load_1' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 20> <ROM>
ST_14 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%sext_ln756 = sext i21 %extend_mask_load_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:756->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 105 'sext' 'sext_ln756' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%or_ln756 = or i32 %sext_ln756, i32 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:756->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 106 'or' 'or_ln756' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln757 = add i32 %or_ln756, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:757->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 107 'add' 'add_ln757' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (1.29ns)   --->   "%store_ln757 = store i32 %add_ln757, i8 %HuffBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:757->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 108 'store' 'store_ln757' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln758 = br void %if.end69.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:758->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 109 'br' 'br_ln758' <Predicate = (!icmp_ln750 & icmp_ln755)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (1.14ns)   --->   "%k_7 = add i32 %k_5, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:759->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 110 'add' 'k_7' <Predicate = (!icmp_ln750)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.50ns)   --->   "%store_ln708 = store i32 %k_7, i32 %k" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 111 'store' 'store_ln708' <Predicate = (!icmp_ln750)> <Delay = 0.50>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln760 = br void %if.end76.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:760->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 112 'br' 'br_ln760' <Predicate = (!icmp_ln750)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln740 = br void %for.cond24.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:740->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 113 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:781]   --->   Operation 117 'call' 'call_ln781' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:781]   --->   Operation 118 'call' 'call_ln781' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 0.00>
ST_20 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 2.23>
ST_22 : Operation 121 [2/2] (2.23ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln787 = ret" [benchmarks/chstone/jpeg/src/jpeg_decode.c:787]   --->   Operation 123 'ret' 'ret_ln787' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ out_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HuffBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_ml_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_position]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ CurHuffReadBuf]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ current_read_byte]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ bit_set_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lmask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ extend_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_ml_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zigzag_index]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_quant_tbl_quantval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
QuantBuff                      (alloca        ) [ 001111111111111111110000]
p_jinfo_dc_dhuff_tbl_ml_0_load (load          ) [ 001000000000000000000000]
s                              (call          ) [ 000110000000000000000000]
trunc_ln708                    (trunc         ) [ 000100000000000000000000]
icmp_ln720                     (icmp          ) [ 000111000000000000000000]
out_buf_read                   (read          ) [ 000011111111111111111111]
br_ln720                       (br            ) [ 000000000000000000000000]
s_1                            (add           ) [ 000000000000000000000000]
zext_ln723                     (zext          ) [ 000000000000000000000000]
bit_set_mask_addr              (getelementptr ) [ 000010000000000000000000]
extend_mask_addr               (getelementptr ) [ 000010000000000000000000]
lshr_ln                        (partselect    ) [ 000000000000000000000000]
zext_ln728                     (zext          ) [ 000000000000000000000000]
HuffBuff_addr                  (getelementptr ) [ 000011000000000000000000]
diff                           (call          ) [ 000001000000000000000000]
bit_set_mask_load              (load          ) [ 000001000000000000000000]
extend_mask_load               (load          ) [ 000001000000000000000000]
HuffBuff_load                  (load          ) [ 000001000000000000000000]
and_ln723                      (and           ) [ 000000000000000000000000]
icmp_ln723                     (icmp          ) [ 000000000000000000000000]
sext_ln724                     (sext          ) [ 000000000000000000000000]
diff_1                         (or            ) [ 000000000000000000000000]
diff_2                         (add           ) [ 000000000000000000000000]
diff_3                         (select        ) [ 000000000000000000000000]
diff_4                         (add           ) [ 000000000000000000000000]
store_ln729                    (store         ) [ 000000000000000000000000]
br_ln730                       (br            ) [ 000000000000000000000000]
k                              (alloca        ) [ 000001111111111000000000]
store_ln708                    (store         ) [ 000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000]
br_ln740                       (br            ) [ 000000000000000000000000]
k_4                            (load          ) [ 000000000110000000000000]
tmp_5                          (partselect    ) [ 000000000000000000000000]
icmp_ln740                     (icmp          ) [ 000000001111111000000000]
br_ln740                       (br            ) [ 000000000000000000000000]
p_jinfo_ac_dhuff_tbl_ml_0_load (load          ) [ 000000000100000000000000]
r                              (call          ) [ 000000000000000000000000]
s_2                            (trunc         ) [ 000000001011111000000000]
n                              (partselect    ) [ 000000001011111000000000]
specloopname_ln740             (specloopname  ) [ 000000000000000000000000]
zext_ln708                     (zext          ) [ 000000000001100000000000]
zext_ln708_2                   (zext          ) [ 000000000000000000000000]
icmp_ln750                     (icmp          ) [ 000000001111111000000000]
br_ln750                       (br            ) [ 000000000000000000000000]
k_5                            (add           ) [ 000000000001111000000000]
tmp_6                          (partselect    ) [ 000000000000000000000000]
icmp_ln751                     (icmp          ) [ 000000001111111000000000]
br_ln751                       (br            ) [ 000000000000000000000000]
icmp_ln760                     (icmp          ) [ 000000001111111000000000]
br_ln760                       (br            ) [ 000000000000000000000000]
k_6                            (add           ) [ 000000000000000000000000]
store_ln708                    (store         ) [ 000000000000000000000000]
br_ln0                         (br            ) [ 000000000000000000000000]
tmp                            (call          ) [ 000000001110011000000000]
s_3                            (add           ) [ 000000000000000000000000]
zext_ln755                     (zext          ) [ 000000000000010000000000]
bit_set_mask_addr_1            (getelementptr ) [ 000000000000010000000000]
trunc_ln753                    (trunc         ) [ 000000000000000000000000]
shl_ln7                        (bitconcatenate) [ 000000000000000000000000]
add_ln753                      (add           ) [ 000000000000000000000000]
lshr_ln3                       (partselect    ) [ 000000000000000000000000]
zext_ln753                     (zext          ) [ 000000000000000000000000]
HuffBuff_addr_1                (getelementptr ) [ 000000001110001000000000]
store_ln753                    (store         ) [ 000000000000000000000000]
bit_set_mask_load_1            (load          ) [ 000000000000000000000000]
and_ln755                      (and           ) [ 000000000000000000000000]
icmp_ln755                     (icmp          ) [ 000000001111111000000000]
br_ln755                       (br            ) [ 000000000000000000000000]
extend_mask_addr_1             (getelementptr ) [ 000000001110001000000000]
extend_mask_load_1             (load          ) [ 000000000000000000000000]
sext_ln756                     (sext          ) [ 000000000000000000000000]
or_ln756                       (or            ) [ 000000000000000000000000]
add_ln757                      (add           ) [ 000000000000000000000000]
store_ln757                    (store         ) [ 000000000000000000000000]
br_ln758                       (br            ) [ 000000000000000000000000]
k_7                            (add           ) [ 000000000000000000000000]
store_ln708                    (store         ) [ 000000000000000000000000]
br_ln760                       (br            ) [ 000000000000000000000000]
br_ln740                       (br            ) [ 000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000]
call_ln781                     (call          ) [ 000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000]
ret_ln787                      (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IDCTBuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HuffBuff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HuffBuff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_dc_dhuff_tbl_ml_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="read_position">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="CurHuffReadBuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_read_byte">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bit_set_mask">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_jinfo_dc_dhuff_tbl_maxcode">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_jinfo_dc_dhuff_tbl_valptr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_jinfo_dc_dhuff_tbl_mincode">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lmask">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lmask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="extend_mask">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extend_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_jinfo_ac_dhuff_tbl_ml_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zigzag_index">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zigzag_index"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_jinfo_quant_tbl_quantval">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DecodeHuffman.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_getv"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1_Pipeline_VITIS_LOOP_736_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DecodeHuffman.2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1_Pipeline_VITIS_LOOP_322_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1_Pipeline_VITIS_LOOP_334_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ChenIDct.1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1_Pipeline_VITIS_LOOP_347_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1_Pipeline_VITIS_LOOP_360_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="QuantBuff_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="QuantBuff/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_buf_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_buf_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bit_set_mask_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_set_mask_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit_set_mask_load/3 bit_set_mask_load_1/12 "/>
</bind>
</comp>

<comp id="135" class="1004" name="extend_mask_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="21" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extend_mask_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="extend_mask_load/3 extend_mask_load_1/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="HuffBuff_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HuffBuff_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="HuffBuff_load/3 store_ln729/5 store_ln753/13 store_ln757/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bit_set_mask_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_set_mask_addr_1/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="HuffBuff_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HuffBuff_addr_1/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="extend_mask_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="21" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="1"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extend_mask_addr_1/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_DecodeHuffman_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="0" index="4" bw="32" slack="0"/>
<pin id="191" dir="0" index="5" bw="32" slack="0"/>
<pin id="192" dir="0" index="6" bw="32" slack="0"/>
<pin id="193" dir="0" index="7" bw="11" slack="0"/>
<pin id="194" dir="0" index="8" bw="11" slack="0"/>
<pin id="195" dir="0" index="9" bw="8" slack="0"/>
<pin id="196" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_buf_getv_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="1"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="diff/3 tmp/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="3"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_DecodeHuffman_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="0"/>
<pin id="231" dir="0" index="4" bw="32" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="0"/>
<pin id="233" dir="0" index="6" bw="32" slack="0"/>
<pin id="234" dir="0" index="7" bw="11" slack="0"/>
<pin id="235" dir="0" index="8" bw="11" slack="0"/>
<pin id="236" dir="0" index="9" bw="8" slack="0"/>
<pin id="237" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="7"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="6" slack="0"/>
<pin id="253" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_ChenIDct_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="10" slack="11"/>
<pin id="269" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln781/18 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="13"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="15"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff tmp "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_jinfo_dc_dhuff_tbl_ml_0_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_dhuff_tbl_ml_0_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln708_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln720_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln720/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="s_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln723_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln723/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="lshr_ln_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="0" index="2" bw="3" slack="0"/>
<pin id="321" dir="0" index="3" bw="5" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln728_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln723_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln723/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln723_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln723/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln724_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln724/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="diff_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="21" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="diff_1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="diff_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diff_2/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="diff_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="1"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff_3/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="diff_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diff_4/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln708_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="k_4_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="3"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="26" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln740_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="26" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln740/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_jinfo_ac_dhuff_tbl_ml_0_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_ac_dhuff_tbl_ml_0_load/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="s_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s_2/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="n_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln708_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln708_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln750_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln750/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="k_5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="26" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="4" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln751_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="26" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln751/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln760_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln760/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="k_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_6/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln708_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="5"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="s_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="3"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_3/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln755_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln753_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="3"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln753/13 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln753_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="10"/>
<pin id="486" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln753/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="lshr_ln3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="0" index="2" bw="3" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln753_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln753/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="and_ln755_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln755/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln755_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln755/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln756_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="21" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln756/14 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln756_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="21" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln756/14 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln757_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="k_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="4"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln708_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="9"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/14 "/>
</bind>
</comp>

<comp id="545" class="1005" name="s_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln708_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="1"/>
<pin id="552" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln720_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln720 "/>
</bind>
</comp>

<comp id="559" class="1005" name="out_buf_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="3"/>
<pin id="561" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="out_buf_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="bit_set_mask_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="1"/>
<pin id="571" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bit_set_mask_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="extend_mask_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="1"/>
<pin id="576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="extend_mask_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="HuffBuff_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HuffBuff_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="bit_set_mask_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bit_set_mask_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="extend_mask_load_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="21" slack="1"/>
<pin id="591" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="extend_mask_load "/>
</bind>
</comp>

<comp id="594" class="1005" name="HuffBuff_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="HuffBuff_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="k_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln740_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="2"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln740 "/>
</bind>
</comp>

<comp id="617" class="1005" name="s_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="1"/>
<pin id="619" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="n_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="630" class="1005" name="zext_ln708_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln708 "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln750_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="4"/>
<pin id="637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln750 "/>
</bind>
</comp>

<comp id="639" class="1005" name="k_5_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="3"/>
<pin id="641" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="zext_ln755_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln755 "/>
</bind>
</comp>

<comp id="656" class="1005" name="bit_set_mask_addr_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="1"/>
<pin id="658" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bit_set_mask_addr_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="HuffBuff_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HuffBuff_addr_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln755_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln755 "/>
</bind>
</comp>

<comp id="670" class="1005" name="extend_mask_addr_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="extend_mask_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="185" pin=7"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="185" pin=8"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="185" pin=9"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="226" pin=9"/></net>

<net id="254"><net_src comp="94" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="262"><net_src comp="100" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="102" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="104" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="106" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="206" pin="6"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="299"><net_src comp="185" pin="10"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="185" pin="10"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="116" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="330"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="336"><net_src comp="286" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="286" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="337" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="286" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="371"><net_src comp="366" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="404"><net_src comp="226" pin="10"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="226" pin="10"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="98" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="488" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="507"><net_src comp="129" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="286" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="142" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="286" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="525" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="185" pin="10"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="553"><net_src comp="296" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="558"><net_src comp="300" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="116" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="572"><net_src comp="122" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="577"><net_src comp="135" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="582"><net_src comp="148" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="587"><net_src comp="129" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="592"><net_src comp="142" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="597"><net_src comp="155" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="602"><net_src comp="112" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="613"><net_src comp="390" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="401" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="627"><net_src comp="405" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="633"><net_src comp="415" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="638"><net_src comp="421" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="426" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="654"><net_src comp="467" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="659"><net_src comp="161" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="664"><net_src comp="169" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="669"><net_src comp="509" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="177" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IDCTBuff | {18 19 20 21 22 23 }
	Port: HuffBuff | {5 6 7 13 14 }
	Port: read_position | {1 2 3 4 8 9 11 12 }
	Port: CurHuffReadBuf | {1 2 3 4 8 9 11 12 }
	Port: current_read_byte | {1 2 3 4 8 9 11 12 }
 - Input state : 
	Port: decode_block.1 : IDCTBuff | {18 19 20 21 22 23 }
	Port: decode_block.1 : out_buf | {3 }
	Port: decode_block.1 : HuffBuff | {3 4 10 15 }
	Port: decode_block.1 : p_jinfo_dc_dhuff_tbl_ml_0 | {1 }
	Port: decode_block.1 : read_position | {1 2 3 4 8 9 11 12 }
	Port: decode_block.1 : CurHuffReadBuf | {1 2 3 4 8 9 11 12 }
	Port: decode_block.1 : current_read_byte | {1 2 3 4 8 9 11 12 }
	Port: decode_block.1 : bit_set_mask | {1 2 3 4 8 9 12 13 }
	Port: decode_block.1 : p_jinfo_dc_dhuff_tbl_maxcode | {1 2 }
	Port: decode_block.1 : p_jinfo_dc_dhuff_tbl_valptr | {1 2 }
	Port: decode_block.1 : p_jinfo_dc_dhuff_tbl_mincode | {1 2 }
	Port: decode_block.1 : p_jinfo_ac_xhuff_tbl_huffval | {1 2 8 9 }
	Port: decode_block.1 : lmask | {3 4 11 12 }
	Port: decode_block.1 : extend_mask | {3 4 13 14 }
	Port: decode_block.1 : p_jinfo_ac_dhuff_tbl_ml_0 | {8 }
	Port: decode_block.1 : p_jinfo_ac_dhuff_tbl_maxcode | {8 9 }
	Port: decode_block.1 : p_jinfo_ac_dhuff_tbl_valptr | {8 9 }
	Port: decode_block.1 : p_jinfo_ac_dhuff_tbl_mincode | {8 9 }
	Port: decode_block.1 : zigzag_index | {10 15 }
	Port: decode_block.1 : p_jinfo_quant_tbl_quantval | {16 17 }
  - Chain level:
	State 1
		s : 1
	State 2
		trunc_ln708 : 1
		icmp_ln720 : 1
	State 3
		zext_ln723 : 1
		bit_set_mask_addr : 2
		bit_set_mask_load : 3
		extend_mask_addr : 2
		extend_mask_load : 3
		zext_ln728 : 1
		HuffBuff_addr : 2
		HuffBuff_load : 3
	State 4
	State 5
		diff_1 : 1
		diff_2 : 1
		diff_3 : 2
		diff_4 : 3
		store_ln729 : 4
		store_ln708 : 1
	State 6
	State 7
	State 8
		tmp_5 : 1
		icmp_ln740 : 2
		br_ln740 : 3
		r : 1
	State 9
		s_2 : 1
		n : 1
	State 10
		br_ln750 : 1
		k_5 : 1
		tmp_6 : 2
		icmp_ln751 : 3
		br_ln751 : 4
		br_ln760 : 1
		store_ln708 : 1
	State 11
	State 12
		zext_ln755 : 1
		bit_set_mask_addr_1 : 2
		bit_set_mask_load_1 : 3
	State 13
		shl_ln7 : 1
		add_ln753 : 2
		lshr_ln3 : 3
		zext_ln753 : 4
		HuffBuff_addr_1 : 5
		store_ln753 : 6
		and_ln755 : 1
		icmp_ln755 : 1
		br_ln755 : 2
		extend_mask_load_1 : 1
	State 14
		sext_ln756 : 1
		or_ln756 : 2
		add_ln757 : 2
		store_ln757 : 3
		store_ln708 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |              grp_DecodeHuffman_1_fu_185             |    0    |   3.22  |   362   |   550   |
|          |                 grp_buf_getv_fu_206                 |    0    | 1.46429 |   333   |   941   |
|          | grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219 |    0    |    0    |    6    |    43   |
|          |              grp_DecodeHuffman_2_fu_226             |    0    |   3.22  |   373   |   570   |
|   call   | grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247 |    0    |   0.92  |    96   |    63   |
|          | grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257 |    2    |   1.38  |   299   |   111   |
|          |                grp_ChenIDct_1_fu_264                |    18   | 15.0755 |   4928  |   3857  |
|          | grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272 |    0    |   0.46  |   156   |   196   |
|          | grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279 |    0    |   0.92  |    26   |    85   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      s_1_fu_306                     |    0    |    0    |    0    |    12   |
|          |                    diff_2_fu_352                    |    0    |    0    |    0    |    39   |
|          |                    diff_4_fu_366                    |    0    |    0    |    0    |    39   |
|          |                      k_5_fu_426                     |    0    |    0    |    0    |    39   |
|    add   |                      k_6_fu_452                     |    0    |    0    |    0    |    39   |
|          |                      s_3_fu_462                     |    0    |    0    |    0    |    12   |
|          |                   add_ln753_fu_483                  |    0    |    0    |    0    |    17   |
|          |                   add_ln757_fu_525                  |    0    |    0    |    0    |    39   |
|          |                      k_7_fu_532                     |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  icmp_ln720_fu_300                  |    0    |    0    |    0    |    15   |
|          |                  icmp_ln723_fu_337                  |    0    |    0    |    0    |    39   |
|          |                  icmp_ln740_fu_390                  |    0    |    0    |    0    |    33   |
|   icmp   |                  icmp_ln750_fu_421                  |    0    |    0    |    0    |    12   |
|          |                  icmp_ln751_fu_441                  |    0    |    0    |    0    |    33   |
|          |                  icmp_ln760_fu_447                  |    0    |    0    |    0    |    12   |
|          |                  icmp_ln755_fu_509                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    and   |                   and_ln723_fu_332                  |    0    |    0    |    0    |    32   |
|          |                   and_ln755_fu_503                  |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    or    |                    diff_1_fu_346                    |    0    |    0    |    0    |    32   |
|          |                   or_ln756_fu_519                   |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                    diff_3_fu_358                    |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   read   |               out_buf_read_read_fu_116              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln708_fu_296                 |    0    |    0    |    0    |    0    |
|   trunc  |                      s_2_fu_401                     |    0    |    0    |    0    |    0    |
|          |                  trunc_ln753_fu_472                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  zext_ln723_fu_311                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln728_fu_327                  |    0    |    0    |    0    |    0    |
|   zext   |                  zext_ln708_fu_415                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln708_2_fu_418                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln755_fu_467                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln753_fu_498                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                    lshr_ln_fu_317                   |    0    |    0    |    0    |    0    |
|          |                     tmp_5_fu_380                    |    0    |    0    |    0    |    0    |
|partselect|                       n_fu_405                      |    0    |    0    |    0    |    0    |
|          |                     tmp_6_fu_431                    |    0    |    0    |    0    |    0    |
|          |                   lshr_ln3_fu_488                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  sext_ln724_fu_343                  |    0    |    0    |    0    |    0    |
|          |                  sext_ln756_fu_515                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln7_fu_475                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    20   | 26.6598 |   6579  |   7034  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|QuantBuff|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  HuffBuff_addr_1_reg_661  |    8   |
|   HuffBuff_addr_reg_579   |    8   |
|   HuffBuff_load_reg_594   |   32   |
|bit_set_mask_addr_1_reg_656|    5   |
| bit_set_mask_addr_reg_569 |    5   |
| bit_set_mask_load_reg_584 |   32   |
| extend_mask_addr_1_reg_670|    5   |
|  extend_mask_addr_reg_574 |    5   |
|  extend_mask_load_reg_589 |   21   |
|     icmp_ln720_reg_555    |    1   |
|     icmp_ln740_reg_610    |    1   |
|     icmp_ln750_reg_635    |    1   |
|     icmp_ln755_reg_666    |    1   |
|        k_5_reg_639        |   32   |
|         k_reg_599         |   32   |
|         n_reg_624         |    4   |
|    out_buf_read_reg_559   |   10   |
|          reg_286          |   32   |
|        s_2_reg_617        |    4   |
|         s_reg_545         |    8   |
|    trunc_ln708_reg_550    |    5   |
|     zext_ln708_reg_630    |    8   |
|     zext_ln755_reg_651    |   64   |
+---------------------------+--------+
|           Total           |   324  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_129  |  p0  |   4  |   5  |   20   ||    20   |
|  grp_access_fu_142  |  p0  |   4  |   5  |   20   ||    20   |
|  grp_access_fu_155  |  p0  |   4  |   8  |   32   ||    20   |
|  grp_access_fu_155  |  p1  |   3  |  32  |   96   ||    14   |
| grp_buf_getv_fu_206 |  p1  |   2  |   8  |   16   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   184  ||  2.595  ||    83   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   26   |  6579  |  7034  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   83   |    -   |
|  Register |    -   |    -   |    -   |   324  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   20   |   29   |  6903  |  7117  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
