0.6
2018.3
Dec  6 2018
23:39:36
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sim_1/new/sampling_channel_tb.v,1623230744,verilog,,,,sampling_channel_tb,,,../../../../FPGA_DSP_HomeKit.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v,1622478347,verilog,,/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v,,dual_sync_ram,,,../../../../FPGA_DSP_HomeKit.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v,1622478574,verilog,,/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v,,fifo,,,../../../../FPGA_DSP_HomeKit.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v,1623230019,verilog,,/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v,,sampling_Channel,,,../../../../FPGA_DSP_HomeKit.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v,1623842493,verilog,,/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sim_1/new/sampling_channel_tb.v,,sampling_controller,,,../../../../FPGA_DSP_HomeKit.srcs/sources_1/ip/clk_wiz_0,,,,,
