{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711650404195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711650404195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 22:26:44 2024 " "Processing started: Thu Mar 28 22:26:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711650404195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711650404195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux81 -c Mux81 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux81 -c Mux81 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711650404195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711650404655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711650404655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711650410403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711650410403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Mux_81.v(10) " "Verilog HDL Expression warning at Mux_81.v(10): truncated literal to match 2 bits" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1711650410404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Mux_81.v(11) " "Verilog HDL Expression warning at Mux_81.v(11): truncated literal to match 2 bits" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1711650410404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Mux_81.v(12) " "Verilog HDL Expression warning at Mux_81.v(12): truncated literal to match 2 bits" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1711650410404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Mux_81.v(13) " "Verilog HDL Expression warning at Mux_81.v(13): truncated literal to match 2 bits" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1711650410404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_81.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_81.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_81 " "Found entity 1: Mux_81" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711650410405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711650410405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711650410405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711650410405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711650410459 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(35) " "Verilog HDL warning at testbench.v(35): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1711650410460 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_81 Mux_81:UUT " "Elaborating entity \"Mux_81\" for hierarchy \"Mux_81:UUT\"" {  } { { "testbench.v" "UUT" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/testbench.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711650410461 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Mux_81.v(10) " "Verilog HDL Case Statement warning at Mux_81.v(10): case item expression covers a value already covered by a previous case item" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 10 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Mux_81.v(11) " "Verilog HDL Case Statement warning at Mux_81.v(11): case item expression covers a value already covered by a previous case item" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 11 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Mux_81.v(12) " "Verilog HDL Case Statement warning at Mux_81.v(12): case item expression covers a value already covered by a previous case item" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 12 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Mux_81.v(13) " "Verilog HDL Case Statement warning at Mux_81.v(13): case item expression covers a value already covered by a previous case item" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 13 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux_81.v(4) " "Verilog HDL Case Statement warning at Mux_81.v(4): incomplete case statement has no default case item" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux_81.v(4) " "Verilog HDL Always Construct warning at Mux_81.v(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out Mux_81.v(4) " "Inferred latch for \"out\" at Mux_81.v(4)" {  } { { "Mux_81.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux_81.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711650410461 "|testbench|Mux_81:UUT"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711650410490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 22:26:50 2024 " "Processing ended: Thu Mar 28 22:26:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711650410490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711650410490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711650410490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711650410490 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711650411178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711650412462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711650412462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 22:26:52 2024 " "Processing started: Thu Mar 28 22:26:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711650412462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1711650412462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Mux81 Mux81 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Mux81 Mux81" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1711650412462 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Mux81 Mux81 " "Quartus(args): --rtl_sim Mux81 Mux81" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1711650412462 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1711650412806 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1711650412877 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1711650412878 ""}
{ "Warning" "0" "" "Warning: File Mux81_run_msim_rtl_verilog.do already exists - backing up current file as Mux81_run_msim_rtl_verilog.do.bak1" {  } {  } 0 0 "Warning: File Mux81_run_msim_rtl_verilog.do already exists - backing up current file as Mux81_run_msim_rtl_verilog.do.bak1" 0 0 "Shell" 0 0 1711650413312 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/simulation/modelsim/Mux81_run_msim_rtl_verilog.do" {  } { { "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/simulation/modelsim/Mux81_run_msim_rtl_verilog.do" "0" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/simulation/modelsim/Mux81_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/simulation/modelsim/Mux81_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1711650413319 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1711650413320 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1711650413339 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1711650413339 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux81_nativelink_simulation.rpt" {  } { { "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux81_nativelink_simulation.rpt" "0" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux81_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/Mux81/Mux81_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1711650413340 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1711650413340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711650413341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 22:26:53 2024 " "Processing ended: Thu Mar 28 22:26:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711650413341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711650413341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711650413341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711650413341 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711651743618 ""}
