// Seed: 4016348592
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
    , id_6,
    input wand id_3,
    input tri id_4
);
  wire id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input uwire id_6,
    input uwire id_7
    , id_12,
    output wire id_8,
    output tri1 id_9,
    input uwire id_10
);
  assign id_8 = id_6 == id_1 ? 1'b0 < id_4 : {1'h0, id_4};
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_1,
      id_6
  );
endmodule
