Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[22:11:57.275857] Configured Lic search path (21.01-s002): 5280@14.139.1.126

Version: 21.19-s055_1, built Wed May 29 04:03:07 PDT 2024
Options: -legacy_ui 
Date:    Wed Aug 13 22:11:57 2025
Host:    vlsi33.iitb.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-2600 CPU @ 3.40GHz 8192KB) (16162816KB)
PID:     23038
OS:      CentOS Linux release 7.9.2009 (Core)


[22:11:58.226707] Periodic Lic check successful
[22:11:58.226729] Feature usage summary:
[22:11:58.226730] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (28 seconds elapsed).

WARNING: This version of the tool is 441 days old.
legacy_genus:/> source ../script/genus_script.tcl
Sourcing '../script/genus_script.tcl' (Wed Aug 13 22:12:57 IST 2025)...
  Setting attribute of root '/': 'lib_search_path' = ../../../../../../../vlsi/pdk/tsmc_gp_65_stdio/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn65gplus_200a/ 

Threads Configured:8

  Message Summary for Library all 3 libraries:
  ********************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 3
  An unsupported construct was detected in this library. [LBR-40]: 3
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn65gpluswc_ccs' and 'tcbn65gplusbc_ccs'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn65gpluswc_ccs' and 'tcbn65gplustc_ccs'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc_ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'tcbn65gplusbc_ccs.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'tcbn65gplustc_ccs.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2D0 and tcbn65gplusbc_ccs/AN2D0).  Deleting (tcbn65gplusbc_ccs/AN2D0).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2D1 and tcbn65gplusbc_ccs/AN2D1).  Deleting (tcbn65gplusbc_ccs/AN2D1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2D2 and tcbn65gplusbc_ccs/AN2D2).  Deleting (tcbn65gplusbc_ccs/AN2D2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2D4 and tcbn65gplusbc_ccs/AN2D4).  Deleting (tcbn65gplusbc_ccs/AN2D4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2D8 and tcbn65gplusbc_ccs/AN2D8).  Deleting (tcbn65gplusbc_ccs/AN2D8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN2XD1 and tcbn65gplusbc_ccs/AN2XD1).  Deleting (tcbn65gplusbc_ccs/AN2XD1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3D0 and tcbn65gplusbc_ccs/AN3D0).  Deleting (tcbn65gplusbc_ccs/AN3D0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3D1 and tcbn65gplusbc_ccs/AN3D1).  Deleting (tcbn65gplusbc_ccs/AN3D1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3D2 and tcbn65gplusbc_ccs/AN3D2).  Deleting (tcbn65gplusbc_ccs/AN3D2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3D4 and tcbn65gplusbc_ccs/AN3D4).  Deleting (tcbn65gplusbc_ccs/AN3D4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3D8 and tcbn65gplusbc_ccs/AN3D8).  Deleting (tcbn65gplusbc_ccs/AN3D8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN3XD1 and tcbn65gplusbc_ccs/AN3XD1).  Deleting (tcbn65gplusbc_ccs/AN3XD1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4D0 and tcbn65gplusbc_ccs/AN4D0).  Deleting (tcbn65gplusbc_ccs/AN4D0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4D1 and tcbn65gplusbc_ccs/AN4D1).  Deleting (tcbn65gplusbc_ccs/AN4D1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4D2 and tcbn65gplusbc_ccs/AN4D2).  Deleting (tcbn65gplusbc_ccs/AN4D2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4D4 and tcbn65gplusbc_ccs/AN4D4).  Deleting (tcbn65gplusbc_ccs/AN4D4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4D8 and tcbn65gplusbc_ccs/AN4D8).  Deleting (tcbn65gplusbc_ccs/AN4D8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AN4XD1 and tcbn65gplusbc_ccs/AN4XD1).  Deleting (tcbn65gplusbc_ccs/AN4XD1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/ANTENNA and tcbn65gplusbc_ccs/ANTENNA).  Deleting (tcbn65gplusbc_ccs/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tcbn65gpluswc_ccs/AO211D0 and tcbn65gplusbc_ccs/AO211D0).  Deleting (tcbn65gplusbc_ccs/AO211D0).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc_ccs.lib tcbn65gplusbc_ccs.lib tcbn65gplustc_ccs.lib
  Setting attribute of root '/': 'information_level' = 6
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ../code/
            Reading Verilog file '../code/fifo_1.v'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 441 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1' from file '../code/fifo_1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'r2w' from file '../code/fifo_1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'w2r' from file '../code/fifo_1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'fifo_mem' from file '../code/fifo_1.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'fifo_mem' in file '../code/fifo_1.v' on line 74.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'empty' from file '../code/fifo_1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'full' from file '../code/fifo_1.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fifo1, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fifo1, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |        0.00 | 
| hlo_clip           |       0 |       0 |        0.00 | 
--------------------------------------------------------
        Applying wireload models.
        Computing net loads.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'fifo1'

No empty modules in design 'fifo1'

  Done Checking the design.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Aug 13 2025  10:13:15 pm
  Module:                 fifo1
  Technology libraries:   tcbn65gpluswc_ccs 200
                          tcbn65gplusbc_ccs 200
                          tcbn65gplustc_ccs 200
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/fifo1/ports_in/r_en
/designs/fifo1/ports_in/rrst_n
/designs/fifo1/ports_in/w_en
  ... 9 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/fifo1/ports_out/empty
/designs/fifo1/ports_out/full
/designs/fifo1/ports_out/rdata[0]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       12
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         22

      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 44.5 ps std_slew: 12.0 ps std_load: 2.4 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rbin_reg[4]' and 'rptr_reg[4]' in 'empty' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'wbin_reg[4]' and 'wptr_reg[4]' in 'full' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-------------------------------------------
| Trick | Accepts | Rejects | Runtime (s) | 
-------------------------------------------
-------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'e1/rptr_reg[4]', 'f2/wptr_reg[4]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
---------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (s) | 
---------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |        0.00 | 
| hlo_mux_decode            |       0 |       0 |        0.00 | 
| hlo_chop_mux              |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |        0.00 | 
| hlo_mux_consolidation     |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |        0.00 | 
| hlo_inequality_transform  |       0 |       0 |        0.00 | 
| hlo_reconv_opt            |       0 |       0 |        0.00 | 
| hlo_restructure           |       0 |       0 |        0.00 | 
| hlo_common_select_muxopto |       0 |       0 |        0.00 | 
| hlo_identity_transform    |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |        0.00 | 
| hlo_mux_consolidation     |       0 |       0 |        0.00 | 
| hlo_optimize_datapath     |       0 |       0 |        0.00 | 
| hlo_datapath_recast       |       0 |       0 |        0.00 | 
| hlo_clip_mux_input        |       0 |       0 |        0.00 | 
| hlo_clip                  |       0 |       0 |        0.00 | 
---------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |       0 |       0 |        0.00 | 
-------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1':
          live_trim(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_4...
        Done timing increment_unsigned_4.
      Timing increment_unsigned_8...
        Done timing increment_unsigned_8.
      Timing increment_unsigned_12...
        Done timing increment_unsigned_12.
      Timing increment_unsigned_16...
        Done timing increment_unsigned_16.
      Timing increment_unsigned_20...
        Done timing increment_unsigned_20.
      Timing increment_unsigned_24...
        Done timing increment_unsigned_24.
      Timing increment_unsigned_28...
        Done timing increment_unsigned_28.
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in full: area: 45038000 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_3_0_c1 in full: area: 32170000 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c2 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c3 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c4 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c5 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c6 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c7 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_3_0_c7 in full: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32170000.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         45038000           32170000           32170000           32170000           32170000           32170000           32170000           32170000  
##>            WNS        +17314.10          +17356.10          +17356.10          +17356.10          +17356.10          +17356.10          +17356.10          +17356.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               45038000 (       )    17314.10 (        )          0 (        )                    0 (       )              
##> rewrite                        START               83642000 ( +85.71)    17300.60 (  -13.50)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              144765000 ( +73.08)    17300.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               45038000 (  +0.00)    17314.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               45038000 (  +0.00)    17314.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               45038000 (  +0.00)    17314.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               45038000 (  +0.00)    17314.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               45038000 (  +0.00)    17314.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 ( -10.71)    17342.10 (  +28.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 ( -10.71)    17342.10 (  +28.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               40212500 (  +0.00)    17342.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 ( -20.00)    17356.10 (  +14.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    17356.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_34...
        Done timing increment_unsigned_34.
      Timing increment_unsigned_38...
        Done timing increment_unsigned_38.
      Timing increment_unsigned_42...
        Done timing increment_unsigned_42.
      Timing increment_unsigned_46...
        Done timing increment_unsigned_46.
      Timing increment_unsigned_50...
        Done timing increment_unsigned_50.
      Timing increment_unsigned_54...
        Done timing increment_unsigned_54.
      Timing increment_unsigned_58...
        Done timing increment_unsigned_58.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in empty: area: 45038000 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in empty: area: 32170000 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c7 in empty: area: 32170000 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32170000.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         45038000           32170000           32170000           32170000           32170000           32170000           32170000           32170000  
##>            WNS        +19518.10          +19518.10          +19518.10          +19518.10          +19518.10          +19518.10          +19518.10          +19518.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               45038000 (       )    19518.10 (        )          0 (        )                    0 (       )              
##> rewrite                        START               83642000 ( +85.71)    19514.80 (   -3.30)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              144765000 ( +73.08)    19514.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               45038000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               45038000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               45038000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               45038000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               45038000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 ( -10.71)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 ( -10.71)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               40212500 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 ( -20.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32170000 (  +0.00)    19518.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1'.
      Removing temporary intermediate hierarchies under fifo1
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: fifo1, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
---------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (s) | 
---------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |        0.00 | 
| hlo_mux_reorder     |       0 |       0 |        0.00 | 
---------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.032s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        0.03 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                Message Text                                                                 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.                                                                                                         |
| CDFG-372 |Info    |    4 |Bitwidth mismatch in assignment.                                                                                                             |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in   |
|          |        |      | RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will         |
|          |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit           |
|          |        |      | assignment.                                                                                                                                 |
| CWD-19   |Info    |   24 |An implementation was inferred.                                                                                                              |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                   |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                              |
| DPOPT-3  |Info    |    2 |Implementing datapath configurations.                                                                                                        |
| DPOPT-4  |Info    |    2 |Done implementing datapath configurations.                                                                                                   |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                          |
| ELAB-2   |Info    |    5 |Elaborating Subdesign.                                                                                                                       |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                     |
| GLO-32   |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                               |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary      |
|          |        |      | outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated    |
|          |        |      | set the message attribute 'truncate' to false to see the complete list.                                                                     |
| GLO-42   |Info    |    2 |Equivalent sequential instances have been merged.                                                                                            |
|          |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the    |
|          |        |      | 'optimize_merge_seq' instance attribute to 'false'.                                                                                         |
| LBR-9    |Warning |  120 |Library cell has no output pins defined.                                                                                                     |
|          |        |      |Add the missing output pin(s)                                                                                                                |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not    |
|          |        |      | have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked   |
|          |        |      | to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you  |
|          |        |      | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for |
|          |        |      | the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)        |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                          |
| LBR-22   |Warning | 1632 |Multiply-defined library cell.                                                                                                               |
|          |        |      |Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries)                |
|          |        |      | will be retained.                                                                                                                           |
| LBR-38   |Warning |    2 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and   |
|          |        |      | nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                           |
|          |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                |
| LBR-40   |Info    |    3 |An unsupported construct was detected in this library.                                                                                       |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                            |
| LBR-41   |Info    |    3 |An output library pin lacks a function attribute.                                                                                            |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                              |
|          |        |      | (because one of its outputs does not have a valid function.                                                                                 |
| LBR-101  |Warning |   12 |Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is      |
|          |        |      | defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell  |
|          |        |      | for clock gating insertion, 'dont_use' attribute should be set to false.                                                                    |
|          |        |      |To make the cell usable, change the value of 'dont_use' attribute to false.                                                                  |
| LBR-162  |Info    |  245 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                      |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                     |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                                         |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                             |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                 |
| LBR-518  |Info    |    3 |Missing a function attribute in the output pin definition.                                                                                   |
| LBR-785  |Info    | 1632 |Stored shadowed libcells.                                                                                                                    |
|          |        |      |Before deleting duplicate libcells, their names are stored.                                                                                  |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                 |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                    |
| TUI-32   |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Mapping 'fifo1'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'e1' in module 'fifo1' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'w1' in module 'fifo1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f1' in module 'fifo1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f2' in module 'fifo1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'r1' in module 'fifo1' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo1...
            Starting partial collapsing (xors only) fifo1
            Finished partial collapsing.
            Starting partial collapsing  fifo1
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) fifo1
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                  Message Text                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                                                                          |
| GLO-51 |Info |    5 |Hierarchical instance automatically ungrouped.                                                                                                    |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the           |
|        |     |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or   |
|        |     |      | modules to 'false'.                                                                                                                              |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack:   532 ps
Target path end-point (Pin: f2_wfull_reg/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock wclk)     <<<  launch                               0 R 
(in_del_1)            ext delay                                
w_en             (u)  in port                 1  2.3           
g827/in_1                                                      
g827/z           (u)  unmapped_complex2       3  7.5           
g862/in_1                                                      
g862/z           (u)  unmapped_complex2       3  7.5           
g1956/in_1                                                     
g1956/z          (u)  unmapped_complex2       5 12.5           
g1841/in_0                                                     
g1841/z          (u)  unmapped_complex2       3  7.5           
g1731/in_1                                                     
g1731/z          (u)  unmapped_complex2       3  7.5           
g1708/in_1                                                     
g1708/z          (u)  unmapped_or2            1  2.5           
g1709/in_1                                                     
g1709/z          (u)  unmapped_nand2          5 11.5           
g1667/in_0                                                     
g1667/z          (u)  unmapped_complex2       1  2.3           
g1668/in_1                                                     
g1668/z          (u)  unmapped_nand2          3  7.5           
g1654/in_1                                                     
g1654/z          (u)  unmapped_complex2       1  2.3           
g1655/in_1                                                     
g1655/z          (u)  unmapped_nand2          1  2.5           
g1650/in_0                                                     
g1650/z          (u)  unmapped_nand2          1  2.3           
g1647/in_1                                                     
g1647/z          (u)  unmapped_complex2       1  2.3           
g2064/in_1                                                     
g2064/z          (u)  unmapped_nor2           1  2.5           
f2_wfull_reg/d   <<<  unmapped_d_flop                          
f2_wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)          capture                          20000 R 
                      uncertainty                              
---------------------------------------------------------------
Start-point  : w_en
End-point    : f2_wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 17357ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   168        100.0
Excluded from State Retention     168        100.0
    - Will not convert            168        100.0
      - Preserved                   0          0.0
      - Power intent excluded     168        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.666999000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) | 100.0(100.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) | 100.0(100.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       358      2851       634
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       566      3165       634
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1' to generic gates.
        Applying wireload models.
        Computing net loads.
##Generic Timing Info for library domain: _default_ typical gate delay: 44.5 ps std_slew: 12.0 ps std_load: 2.4 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) | 100.0(100.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) | 100.0(100.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Mapping 'fifo1'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo1...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) fifo1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:   532 ps
Target path end-point (Pin: f2_wfull_reg/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock wclk)     <<<  launch                               0 R 
(in_del_1)            ext delay                                
w_en             (u)  in port                 1  2.5           
g2432/in_1                                                     
g2432/z          (u)  unmapped_complex2       3  6.9           
g2443/in_1                                                     
g2443/z          (u)  unmapped_complex2       3  6.9           
g1956/in_1                                                     
g1956/z          (u)  unmapped_complex2       5 11.5           
g1841/in_1                                                     
g1841/z          (u)  unmapped_complex2       3  6.9           
g1731/in_1                                                     
g1731/z          (u)  unmapped_complex2       3  6.9           
g3583/in_1                                                     
g3583/z          (u)  unmapped_or2            1  2.3           
g3584/in_1                                                     
g3584/z          (u)  unmapped_nand2          5 12.5           
g3541/in_0                                                     
g3541/z          (u)  unmapped_complex2       1  2.5           
g3542/in_1                                                     
g3542/z          (u)  unmapped_nand2          3  6.9           
g3508/in_0                                                     
g3508/z          (u)  unmapped_complex2       1  2.3           
g3509/in_1                                                     
g3509/z          (u)  unmapped_nand2          1  2.5           
g3500/in_0                                                     
g3500/z          (u)  unmapped_nand2          1  2.3           
g3490/in_1                                                     
g3490/z          (u)  unmapped_complex2       1  2.3           
g2739/in_0                                                     
g2739/z          (u)  unmapped_or2            1  2.3           
g3870/in_0                                                     
g3870/z          (u)  unmapped_nor2           1  2.5           
f2_wfull_reg/d   <<<  unmapped_d_flop                          
f2_wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)          capture                          20000 R 
                      uncertainty                              
---------------------------------------------------------------
Start-point  : w_en
End-point    : f2_wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 17338ps.
 
          Restructuring (delay-based) fifo1...
          Done restructuring (delay-based) fifo1
        Optimizing component fifo1...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
(in_del_1)           ext delay                     +2000    2000 R 
w_en                 in port           1  1.0    0    +0    2000 R 
g6272/B1                                              +0    2000   
g6272/ZN             IND2D1            3  2.5   40   +25    2025 F 
g6260/A1                                              +0    2025   
g6260/ZN             IND2D1            3  2.6   43   +72    2097 F 
g6249/A1                                              +0    2097   
g6249/ZN             NR2XD0            3  3.0   73   +56    2152 R 
g6202/A1                                              +0    2152   
g6202/ZN             CKND2D1           3  2.6   47   +46    2198 F 
g6149/A1                                              +0    2198   
g6149/ZN             NR2XD0           10 14.1  259  +161    2359 R 
g6137/I                                               +0    2359   
g6137/ZN             INVD1             1  0.7   53   +33    2392 F 
g6110/I0                                              +0    2392   
g6110/ZN             MUX2ND0           5  5.1  170  +123    2515 R 
g5983/B1                                              +0    2515   
g5983/ZN             MOAI22D1          3  2.6   88   +90    2605 R 
g5935/A1                                              +0    2605   
g5935/ZN             NR2D1             1  0.7   27   +26    2631 F 
g5933/C                                               +0    2631   
g5933/ZN             AOI221D0          1  1.1  165  +147    2778 R 
g5932/B                                               +0    2778   
g5932/ZN             OAI21D1           1  0.8   54   +58    2836 F 
g5930/A1                                              +0    2836   
g5930/ZN             NR4D0             1  1.0   97   +66    2902 R 
f2_wfull_reg/D  <<<  DFCNQD1                          +0    2902   
f2_wfull_reg/CP      setup                     100   +23    2925 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               20000 R 
                     uncertainty                    -250   19750 R 
-------------------------------------------------------------------
Timing slack :   16825ps 
Start-point  : w_en
End-point    : f2_wfull_reg/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1826        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default               532    16825             20000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:   354 ps
Target path end-point (Pin: f2_wfull_reg/D (DFCNQD1/D))

     Pin               Type       Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock wclk)    <<<  launch                         0 R 
(in_del_1)           ext delay                          
w_en                 in port           1  1.0           
g6272/B1                                                
g6272/ZN             IND2D1            3  2.5           
g6260/A1                                                
g6260/ZN             IND2D1            3  2.6           
g6249/A1                                                
g6249/ZN             NR2XD0            3  3.0           
g6202/A1                                                
g6202/ZN             CKND2D1           3  2.6           
g6149/A1                                                
g6149/ZN             NR2XD0           10 14.1           
g6137/I                                                 
g6137/ZN             INVD1             1  0.7           
g6110/I0                                                
g6110/ZN             MUX2ND0           5  5.1           
g5983/B1                                                
g5983/ZN             MOAI22D1          3  2.6           
g5935/A1                                                
g5935/ZN             NR2D1             1  0.7           
g5933/C                                                 
g5933/ZN             AOI221D0          1  1.1           
g5932/B                                                 
g5932/ZN             OAI21D1           1  0.8           
g5930/A1                                                
g5930/ZN             NR4D0             1  1.0           
f2_wfull_reg/D  <<<  DFCNQD1                            
f2_wfull_reg/CP      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)         capture                    20000 R 
                     uncertainty                        
--------------------------------------------------------
Start-point  : w_en
End-point    : f2_wfull_reg/D

The global mapper estimates a slack for this path of 16825ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock wclk)         launch                                    0 R 
(in_del_1)           ext delay                     +2000    2000 R 
w_en                 in port           1  1.0    0    +0    2000 R 
g6272/B1                                              +0    2000   
g6272/ZN             IND2D1            3  2.5   40   +25    2025 F 
g6260/A1                                              +0    2025   
g6260/ZN             IND2D1            3  2.6   43   +72    2097 F 
g6249/A1                                              +0    2097   
g6249/ZN             NR2XD0            3  3.0   73   +56    2152 R 
g6202/A1                                              +0    2152   
g6202/ZN             CKND2D1           3  2.6   47   +46    2198 F 
g6149/A1                                              +0    2198   
g6149/ZN             NR2XD0           10 14.1  259  +161    2359 R 
g6137/I                                               +0    2359   
g6137/ZN             INVD1             1  0.7   53   +33    2392 F 
g6110/I0                                              +0    2392   
g6110/ZN             MUX2ND0           5  5.1  170  +123    2515 R 
g5983/B1                                              +0    2515   
g5983/ZN             MOAI22D1          3  2.6   88   +90    2605 R 
g5935/A1                                              +0    2605   
g5935/ZN             NR2D1             1  0.7   27   +26    2631 F 
g5933/C                                               +0    2631   
g5933/ZN             AOI221D0          1  1.1  165  +147    2778 R 
g5932/B                                               +0    2778   
g5932/ZN             OAI21D1           1  0.8   54   +58    2836 F 
g5930/A1                                              +0    2836   
g5930/ZN             NR4D0             1  1.0   97   +66    2902 R 
f2_wfull_reg/D  <<<  DFCNQD1                          +0    2902   
f2_wfull_reg/CP      setup                     100   +23    2925 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)         capture                               20000 R 
                     uncertainty                    -250   19750 R 
-------------------------------------------------------------------
Timing slack :   16825ps 
Start-point  : w_en
End-point    : f2_wfull_reg/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1826        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default               354    16825             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   168        100.0
Excluded from State Retention     168        100.0
    - Will not convert            168        100.0
      - Preserved                   0          0.0
      - Power intent excluded     168        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.8887770000000046
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  55.9( 57.1) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  44.1( 42.9) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1/fv_map.fv.json' for netlist 'fv/fifo1/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  42.9( 44.4) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  33.8( 33.3) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:02(00:00:02) |  23.4( 22.2) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.008463000000006105
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  42.9( 44.4) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  33.8( 33.3) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:02(00:00:02) |  23.4( 22.2) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/fifo1 ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  42.9( 44.4) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  33.8( 33.3) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:02(00:00:02) |  23.4( 22.2) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.012957999999997583
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  43.0( 44.4) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  33.8( 33.3) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:02(00:00:02) |  23.4( 22.2) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:15 (Aug13) |  634.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:03(00:00:04) |  43.0( 44.4) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:19 (Aug13) |  634.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:01:12) |  00:00:02(00:00:03) |  33.8( 33.3) |   22:13:22 (Aug13) |  944.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:02(00:00:02) |  23.4( 22.2) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:01:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:24 (Aug13) |  944.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       566      3165       634
##>M:Pre Cleanup                        0         -         -       566      3165       634
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       364      1825       944
##>M:Const Prop                         0     16824         0       364      1825       944
##>M:Cleanup                            0     16824         0       364      1825       944
##>M:MBCI                               0         -         -       364      1825       944
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1'.
        Applying wireload models.
        Computing net loads.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  1826        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1826        0         0         0        0
 simp_cc_inputs             1826        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1826        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1826        0         0         0        0
 rem_inv_qb                 1823        0         0         0        0
 io_phase                   1823        0         0         0        0
 glob_area                  1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         6  (        1 /        1 )  0.02
    seq_res_area         6  (        0 /        0 )  7.37
        io_phase         2  (        1 /        1 )  0.01
       gate_comp         4  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        14  (        4 /       14 )  0.01
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1822        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1'.
        Applying wireload models.
        Computing net loads.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo1
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: fifo1_synthesis_report_power.rep
Finished SDC export (command execution time mm:ss (real) = 00:00).

Lic Summary:
[22:17:36.417657] Cdslmd servers: cadence-c2s
[22:17:36.417683] Feature usage summary:
[22:17:36.417683] Genus_Synthesis

Normal exit.
