<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2023, Advanced Micro Devices Inc - All rights reserved

 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at

     http://www.apache.org/licenses/LICENSE-2.0


 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<ExampleDesign>

<Vendor>xilinx.com</Vendor>

<Library>design</Library>

<Name>mpsoc_axidma</Name>

<DisplayName>Zynq UltraScale+ MPSoC AXI DMA</DisplayName>

<Description>
Zynq UltraScale+ consists of a Processing System (PS), a Platform Management Unit (PMU), and AXI DMA IP in Programmable Logic (PL).
</Description>

<Version>1.0</Version>

<Design>init.tcl</Design>

<Image>Zynq-UltraScale-AXIDMA.png</Image>
<DesignType>IPI</DesignType>

</ExampleDesign>

