<HTML>
<HEAD>
<TITLE>RTW Report - IntcInterrupts.c </TITLE>
<STYLE> .LN { font-style: italic; color: #888888 } </STYLE>
<STYLE> .CT { font-style: italic; color: #117755 } </STYLE>
<STYLE> .PP { font-style: bold;   color: #992211 } </STYLE>
<STYLE> .KW { font-style: bold;   color: #112266 } </STYLE>
<STYLE> .DT { font-style: bold;   color: #112266 } </STYLE>
<SCRIPT language="JavaScript" type="text/javascript">
<!--
function rtwHilite(aBlock,aParentSID) {
 aParentSID = "";
 try {
    window.location.href="matlab: if ~isempty(which('private/rtwbindmodel')), rtwprivate rtwbindmodel 'C:\\Users\\Embed_Sys_course\\git\\lab\\lab7\\inlab2\\VirtualWall.mdl' 'C:\\Users\\Embed_Sys_course\\git\\lab\\lab7\\inlab2\\VirtualWall_rappid_rtw' '', end; rtwprivate code2model "+aBlock+" "+aParentSID+";"
 } catch (e) { 
 }
} // end rtwHilite
//-->
</SCRIPT>
</HEAD>
<BODY BGCOLOR="#eeeeee" TEXT="#1122aa" ONLOAD="if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window);} ">
<P>
<TABLE BORDER="0" CELLSPACING="0" CELLPADDING="6" WIDTH="100%" HEIGHT="100%"><TR><TD WIDTH="100%" VALIGN="top" BGCOLOR="#ffffff">
<H4>File: <A HREF="file:///C:\Users\Embed_Sys_course\git\lab\lab7\inlab2\VirtualWall_rappid_rtw\IntcInterrupts.c" TARGET="rtwreport_document_frame">C:\Users\Embed_Sys_course\git\lab\lab7\inlab2\VirtualWall_rappid_rtw\IntcInterrupts.c</A></H4>
<PRE id="RTWcode">
<SPAN><A CLASS="LN" NAME="1">    1   </A><SPAN CLASS="CT">/* target specific file */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="2">    2   </A><SPAN CLASS="CT">/**</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="3">    3   </A><SPAN CLASS="CT"> * FILE: IntcInterrupts.c</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="4">    4   </A><SPAN CLASS="CT"> *</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="5">    5   </A><SPAN CLASS="CT"> * DESCRIPTION:  Contains the implementations of the generic interrupt controller handling</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="6">    6   </A><SPAN CLASS="CT"> *   routines for the MPC55xx. The __INTCInterruptHandler__ is located at no specific</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="7">    7   </A><SPAN CLASS="CT"> *   address and is branched by the PowerPC Zen core to that location if the</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="8">    8   </A><SPAN CLASS="CT"> *   __initExternalInterrupts function has been called to setup the core to do so.</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="9">    9   </A><SPAN CLASS="CT">*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="10">   10   </A>
</SPAN><SPAN><A CLASS="LN" NAME="11">   11   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="12">   12   </A><SPAN CLASS="CT">/* By default we do not use nested interrupts, interrupts are handled in C.   */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="13">   13   </A><SPAN CLASS="CT">/* In case you want to use nested interrupts, set INTC_NESTED_INTERRUPT.      */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="14">   14   </A><SPAN CLASS="CT">/* In this case make sure all the needed registers are saved in the prolog    */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="15">   15   </A><SPAN CLASS="CT">/* and epilog of asm void INTC_INTCInterruptHandler(void)                     */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="16">   16   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="17">   17   </A>
</SPAN><SPAN><A CLASS="LN" NAME="18">   18   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">ifndef</SPAN> INTC_NESTED_INTERRUPT
</SPAN><SPAN><A CLASS="LN" NAME="19">   19   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">define</SPAN> INTC_NESTED_INTERRUPT 0
</SPAN><SPAN><A CLASS="LN" NAME="20">   20   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">endif</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="21">   21   </A>
</SPAN><SPAN><A CLASS="LN" NAME="22">   22   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="23">   23   </A><SPAN CLASS="CT">/* Includes                                                                   */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="24">   24   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="25">   25   </A>
</SPAN><SPAN><A CLASS="LN" NAME="26">   26   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">include</SPAN> <FONT COLOR="#992211">&quot;MPC5554.h&quot;</FONT>         <SPAN CLASS="CT">/* MPC55xx platform development header       */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="27">   27   </A>
</SPAN><SPAN><A CLASS="LN" NAME="28">   28   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">include</SPAN> <FONT COLOR="#992211">&quot;IntcInterrupts.h&quot;</FONT>     <SPAN CLASS="CT">/* Implement functions from this file */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="29">   29   </A>
</SPAN><SPAN><A CLASS="LN" NAME="30">   30   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="31">   31   </A><SPAN CLASS="CT">/* Inline Assembler Defines                                                   */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="32">   32   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="33">   33   </A>
</SPAN><SPAN><A CLASS="LN" NAME="34">   34   </A><SPAN CLASS="CT">/** This macro allows to use C defined address with the inline assembler */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="35">   35   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">define</SPAN> MAKE_HLI_ADDRESS(hli_name, c_expr) <SPAN CLASS="CT">/*lint -e753 */</SPAN> \
</SPAN><SPAN><A CLASS="LN" NAME="36">   36   </A>	enum <B>{</B> hli_name=<SPAN CLASS="CT">/*lint -e30*/</SPAN> \
</SPAN><SPAN><A CLASS="LN" NAME="37">   37   </A>	((int)(c_expr)) <SPAN CLASS="CT">/*lint -esym(749, hli_name) */</SPAN> \
</SPAN><SPAN><A CLASS="LN" NAME="38">   38   </A>	<B>}</B>;
</SPAN><SPAN><A CLASS="LN" NAME="39">   39   </A>
</SPAN><SPAN><A CLASS="LN" NAME="40">   40   </A><SPAN CLASS="CT">/** Address of the IACKR Interrupt Controller register. */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="41">   41   </A>MAKE_HLI_ADDRESS(INTC_IACKR, &amp;INTC.IACKR.R)
</SPAN><SPAN><A CLASS="LN" NAME="42">   42   </A><SPAN CLASS="CT">/** Address of the EOIR End-of-Interrupt Register register. */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="43">   43   </A>MAKE_HLI_ADDRESS(INTC_EOIR, &amp;INTC.EOIR.R)
</SPAN><SPAN><A CLASS="LN" NAME="44">   44   </A>
</SPAN><SPAN><A CLASS="LN" NAME="45">   45   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="46">   46   </A><SPAN CLASS="CT">/* Function Implementations                                                   */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="47">   47   </A><SPAN CLASS="CT">/*----------------------------------------------------------------------------*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="48">   48   </A>
</SPAN><SPAN><A CLASS="LN" NAME="49">   49   </A><SPAN CLASS="CT">/** This is the Interrupt Service Routine Branch Table placed in memory */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="50">   50   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">define</SPAN> <A HREF="IntcInterrupts_c.html#var_INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE" ONCLICK="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE');" TARGET="rtwreport_document_frame"><FONT COLOR="#1122aa">INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE</FONT></A> (308*4)
</SPAN><SPAN><A CLASS="LN" NAME="51">   51   </A>
</SPAN><SPAN><A CLASS="LN" NAME="52">   52   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> push <SPAN CLASS="CT">/* Save the current state */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="53">   53   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> section data_type <FONT COLOR="#1122ff">&quot;.__initialized_intc_handlertable&quot;</FONT> <FONT COLOR="#1122ff">&quot;.__uninitialized_intc_handlertable&quot;</FONT>
</SPAN><SPAN><A CLASS="LN" NAME="54">   54   </A><SPAN CLASS="CT">/* The INTC vector table will be placed in RAM.</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="55">   55   </A><SPAN CLASS="CT">   We will use the ".__uninitialized_intc_handlertable" name to do the placement in the</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="56">   56   </A><SPAN CLASS="CT">   Linker Command File (.lcf) to avoid the initialization at startup time.</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="57">   57   </A><SPAN CLASS="CT">   This will decrease the code size, but the table won't be initialized to zero.</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="58">   58   </A><SPAN CLASS="CT">*/</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="59">   59   </A>INTCInterruptFn INTCInterruptsHandlerTable[<A NAME="var_INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE">INTC_INTERRUPTS_REQUEST_VECTOR_TABLE_SIZE</A>];
</SPAN><SPAN><A CLASS="LN" NAME="60">   60   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> pop
</SPAN><SPAN><A CLASS="LN" NAME="61">   61   </A>
</SPAN><SPAN><A CLASS="LN" NAME="62">   62   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> push <SPAN CLASS="CT">/* save the current state */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="63">   63   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> section code_type <FONT COLOR="#1122ff">&quot;.__exception_handlers&quot;</FONT>
</SPAN><SPAN><A CLASS="LN" NAME="64">   64   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> force_active on
</SPAN><SPAN><A CLASS="LN" NAME="65">   65   </A>
</SPAN><SPAN><A CLASS="LN" NAME="66">   66   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> function_align 16 <SPAN CLASS="CT">/* We use 16 bytes alignment for Exception handlers */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="67">   67   </A><SPAN CLASS="CT">/** Handle the interrupt source by jumping to the ISR branch table (IACKR) */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="68">   68   </A>
</SPAN><SPAN><A CLASS="LN" NAME="69">   69   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">if</SPAN> INTC_NESTED_INTERRUPT==0
</SPAN><SPAN><A CLASS="LN" NAME="70">   70   </A>
</SPAN><SPAN><A CLASS="LN" NAME="71">   71   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> interrupt on
</SPAN><SPAN><A CLASS="LN" NAME="72">   72   </A><SPAN CLASS="DT">void</SPAN> <A NAME="fcn_INTC_INTCInterruptHandler">INTC_INTCInterruptHandler</A>(<SPAN CLASS="DT">void</SPAN>)
</SPAN><SPAN><A CLASS="LN" NAME="73">   73   </A><B>{</B>
</SPAN><SPAN><A CLASS="LN" NAME="74">   74   </A>    INTCInterruptFn *handlerFn = (INTCInterruptFn*)(*(<SPAN CLASS="DT">unsigned</SPAN> <SPAN CLASS="DT">int</SPAN>*)&amp;INTC.IACKR.R);
</SPAN><SPAN><A CLASS="LN" NAME="75">   75   </A>
</SPAN><SPAN><A CLASS="LN" NAME="76">   76   </A>    (**handlerFn)();
</SPAN><SPAN><A CLASS="LN" NAME="77">   77   </A>
</SPAN><SPAN><A CLASS="LN" NAME="78">   78   </A>    INTC.EOIR.R = 0;
</SPAN><SPAN><A CLASS="LN" NAME="79">   79   </A><B>}</B>
</SPAN><SPAN><A CLASS="LN" NAME="80">   80   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> interrupt off
</SPAN><SPAN><A CLASS="LN" NAME="81">   81   </A>
</SPAN><SPAN><A CLASS="LN" NAME="82">   82   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">else</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="83">   83   </A>
</SPAN><SPAN><A CLASS="LN" NAME="84">   84   </A>__asm <SPAN CLASS="DT">void</SPAN> <A HREF="IntcInterrupts_c.html#fcn_INTC_INTCInterruptHandler" ONCLICK="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_INTC_INTCInterruptHandler');" TARGET="rtwreport_document_frame"><FONT COLOR="#1122aa">INTC_INTCInterruptHandler</FONT></A>(<SPAN CLASS="DT">void</SPAN>)
</SPAN><SPAN><A CLASS="LN" NAME="85">   85   </A><B>{</B>
</SPAN><SPAN><A CLASS="LN" NAME="86">   86   </A>nofralloc
</SPAN><SPAN><A CLASS="LN" NAME="87">   87   </A>prologINTC:
</SPAN><SPAN><A CLASS="LN" NAME="88">   88   </A>    stwu    r1, -0x50 (r1)      <SPAN CLASS="CT">/* Create stack frame */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="89">   89   </A>    stw r0,  0x24 (r1)          <SPAN CLASS="CT">/* Store r0 working register  */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="90">   90   </A>
</SPAN><SPAN><A CLASS="LN" NAME="91">   91   </A>    <SPAN CLASS="CT">/* Save SRR0 and SRR1 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="92">   92   </A>    mfsrr1  r0                  <SPAN CLASS="CT">/* Store SRR1 (must be done before enabling EE) */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="93">   93   </A>    stw     r0,  0x10 (r1)
</SPAN><SPAN><A CLASS="LN" NAME="94">   94   </A>    mfsrr0  r0                  <SPAN CLASS="CT">/* Store SRR0 (must be done before enabling EE) */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="95">   95   </A>    stw     r0,  0x0C (r1)
</SPAN><SPAN><A CLASS="LN" NAME="96">   96   </A>
</SPAN><SPAN><A CLASS="LN" NAME="97">   97   </A>    <SPAN CLASS="CT">/* Clear request to processor; r3 contains the address of the ISR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="98">   98   </A>    stw     r3,  0x28 (r1)      <SPAN CLASS="CT">/* Store r3 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="99">   99   </A>    lis     r3, INTC_IACKR@h    <SPAN CLASS="CT">/* Read pointer into ISR Vector Table & store in r3 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="100">  100   </A>    ori     r3, r3, INTC_IACKR@l
</SPAN><SPAN><A CLASS="LN" NAME="101">  101   </A>    lwz     r3, 0x0(r3)         <SPAN CLASS="CT">/* Load INTC_IACKR, which clears request to processor */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="102">  102   </A>    lwz     r3, 0x0(r3)         <SPAN CLASS="CT">/* Read ISR address from ISR Vector Table using pointer  */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="103">  103   </A>
</SPAN><SPAN><A CLASS="LN" NAME="104">  104   </A>    <SPAN CLASS="CT">/* Enable processor recognition of interrupts */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="105">  105   </A>    wrteei  1                   <SPAN CLASS="CT">/* Set MSR[EE]=1  */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="106">  106   </A>
</SPAN><SPAN><A CLASS="LN" NAME="107">  107   </A>    <SPAN CLASS="CT">/* Save rest of context required by EABI */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="108">  108   </A>    stw     r12, 0x4C (r1)      <SPAN CLASS="CT">/* Store r12 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="109">  109   </A>    stw     r11, 0x48 (r1)      <SPAN CLASS="CT">/* Store r11 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="110">  110   </A>    stw     r10, 0x44 (r1)      <SPAN CLASS="CT">/* Store r10 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="111">  111   </A>    stw     r9,  0x40 (r1)      <SPAN CLASS="CT">/* Store r9 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="112">  112   </A>    stw     r8,  0x3C (r1)      <SPAN CLASS="CT">/* Store r8 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="113">  113   </A>    stw     r7,  0x38 (r1)      <SPAN CLASS="CT">/* Store r7 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="114">  114   </A>    stw     r6,  0x34 (r1)      <SPAN CLASS="CT">/* Store r6 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="115">  115   </A>    stw     r5,  0x30 (r1)      <SPAN CLASS="CT">/* Store r5 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="116">  116   </A>    stw     r4,  0x2C (r1)      <SPAN CLASS="CT">/* Store r4 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="117">  117   </A>    mfcr    r0                  <SPAN CLASS="CT">/* Store CR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="118">  118   </A>    stw     r0,  0x20 (r1)
</SPAN><SPAN><A CLASS="LN" NAME="119">  119   </A>    mfxer   r0                  <SPAN CLASS="CT">/* Store XER */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="120">  120   </A>    stw     r0,  0x1C (r1)
</SPAN><SPAN><A CLASS="LN" NAME="121">  121   </A>    mfctr   r0                  <SPAN CLASS="CT">/* Store CTR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="122">  122   </A>    stw     r0,  0x18 (r1)
</SPAN><SPAN><A CLASS="LN" NAME="123">  123   </A>    mflr    r0                  <SPAN CLASS="CT">/* Store LR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="124">  124   </A>    stw     r0,  0x14 (r1)
</SPAN><SPAN><A CLASS="LN" NAME="125">  125   </A>
</SPAN><SPAN><A CLASS="LN" NAME="126">  126   </A>    <SPAN CLASS="CT">/* Branch to ISR handler address from SW vector table */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="127">  127   </A>    mtlr    r3                  <SPAN CLASS="CT">/* Store ISR address to LR to use for branching later  */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="128">  128   </A>    blrl                        <SPAN CLASS="CT">/* Branch to ISR, but return here */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="129">  129   </A>
</SPAN><SPAN><A CLASS="LN" NAME="130">  130   </A>epilogINTC:
</SPAN><SPAN><A CLASS="LN" NAME="131">  131   </A>    <SPAN CLASS="CT">/* Restore context required by EABI (except working registers) */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="132">  132   </A>    lwz     r0,  0x14 (r1)      <SPAN CLASS="CT">/* Restore LR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="133">  133   </A>    mtlr    r0
</SPAN><SPAN><A CLASS="LN" NAME="134">  134   </A>    lwz     r0,  0x18 (r1)      <SPAN CLASS="CT">/* Restore CTR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="135">  135   </A>    mtctr   r0
</SPAN><SPAN><A CLASS="LN" NAME="136">  136   </A>    lwz     r0,  0x1C (r1)      <SPAN CLASS="CT">/* Restore XER */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="137">  137   </A>    mtxer   r0
</SPAN><SPAN><A CLASS="LN" NAME="138">  138   </A>    lwz     r0,  0x20 (r1)      <SPAN CLASS="CT">/* Restore CR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="139">  139   </A>    mtcrf   0xff, r0
</SPAN><SPAN><A CLASS="LN" NAME="140">  140   </A>    lwz     r5,  0x30 (r1)      <SPAN CLASS="CT">/* Restore r5 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="141">  141   </A>    lwz     r6,  0x34 (r1)      <SPAN CLASS="CT">/* Restore r6 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="142">  142   </A>    lwz     r7,  0x38 (r1)      <SPAN CLASS="CT">/* Restore r7 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="143">  143   </A>    lwz     r8,  0x3C (r1)      <SPAN CLASS="CT">/* Restore r8 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="144">  144   </A>    lwz     r9,  0x40 (r1)      <SPAN CLASS="CT">/* Restore r9 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="145">  145   </A>    lwz     r10, 0x44 (r1)      <SPAN CLASS="CT">/* Restore r10 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="146">  146   </A>    lwz     r11, 0x48 (r1)      <SPAN CLASS="CT">/* Restore r11 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="147">  147   </A>    lwz     r12, 0x4C (r1)      <SPAN CLASS="CT">/* Restore r12 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="148">  148   </A>
</SPAN><SPAN><A CLASS="LN" NAME="149">  149   </A>    <SPAN CLASS="CT">/* Disable processor recognition of interrupts */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="150">  150   </A>    wrteei  0
</SPAN><SPAN><A CLASS="LN" NAME="151">  151   </A>
</SPAN><SPAN><A CLASS="LN" NAME="152">  152   </A>    <SPAN CLASS="CT">/* Ensure interrupt flag has finished clearing */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="153">  153   </A>    mbar    0
</SPAN><SPAN><A CLASS="LN" NAME="154">  154   </A>
</SPAN><SPAN><A CLASS="LN" NAME="155">  155   </A>    <SPAN CLASS="CT">/* Write 0 to INTC_EOIR, informing INTC to lower priority */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="156">  156   </A>    li      r3, 0
</SPAN><SPAN><A CLASS="LN" NAME="157">  157   </A>    lis     r4, INTC_EOIR@h     <SPAN CLASS="CT">/* Load upper half of INTC_EOIR address to r4 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="158">  158   </A>    ori     r4, r4, INTC_EOIR@l
</SPAN><SPAN><A CLASS="LN" NAME="159">  159   </A>    stw     r3, 0(r4)           <SPAN CLASS="CT">/* Write 0 to INTC_EOIR */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="160">  160   </A>
</SPAN><SPAN><A CLASS="LN" NAME="161">  161   </A>    <SPAN CLASS="CT">/* Restore Working Registers */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="162">  162   </A>    lwz     r3,  0x28 (r1)      <SPAN CLASS="CT">/* Restore r3 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="163">  163   </A>    lwz     r4,  0x2C (r1)      <SPAN CLASS="CT">/* Restore r4 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="164">  164   </A>
</SPAN><SPAN><A CLASS="LN" NAME="165">  165   </A>    <SPAN CLASS="CT">/* Retrieve SRR0 and SRR1 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="166">  166   </A>    lwz     r0,  0x0C (r1)      <SPAN CLASS="CT">/* Restore SRR0 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="167">  167   </A>    mtsrr0  r0
</SPAN><SPAN><A CLASS="LN" NAME="168">  168   </A>    lwz     r0,  0x10 (r1)      <SPAN CLASS="CT">/* Restore SRR1 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="169">  169   </A>    mtsrr1  r0
</SPAN><SPAN><A CLASS="LN" NAME="170">  170   </A>
</SPAN><SPAN><A CLASS="LN" NAME="171">  171   </A>    <SPAN CLASS="CT">/* Restore Other Working Registers */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="172">  172   </A>    lwz     r0,  0x24 (r1)      <SPAN CLASS="CT">/* Restore r0 */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="173">  173   </A>
</SPAN><SPAN><A CLASS="LN" NAME="174">  174   </A>    <SPAN CLASS="CT">/* Restore space on stack */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="175">  175   </A>    addi    r1, r1, 0x50
</SPAN><SPAN><A CLASS="LN" NAME="176">  176   </A>
</SPAN><SPAN><A CLASS="LN" NAME="177">  177   </A>    <SPAN CLASS="CT">/* End of Interrupt */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="178">  178   </A>    rfi
</SPAN><SPAN><A CLASS="LN" NAME="179">  179   </A><B>}</B>
</SPAN><SPAN><A CLASS="LN" NAME="180">  180   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">endif</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="181">  181   </A>
</SPAN><SPAN><A CLASS="LN" NAME="182">  182   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> force_active off
</SPAN><SPAN><A CLASS="LN" NAME="183">  183   </A><FONT COLOR="#992211">#</FONT><SPAN CLASS="PP">pragma</SPAN> pop
</SPAN><SPAN><A CLASS="LN" NAME="184">  184   </A>
</SPAN><SPAN><A CLASS="LN" NAME="185">  185   </A><SPAN CLASS="CT">/**</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="186">  186   </A><SPAN CLASS="CT"> * This function can be used to install an interrupt handler for a given</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="187">  187   </A><SPAN CLASS="CT"> * interrupt vector. It will also set the Priority Status Register for the</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="188">  188   </A><SPAN CLASS="CT"> * source to the one given</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="189">  189   </A><SPAN CLASS="CT"> */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="190">  190   </A><SPAN CLASS="DT">void</SPAN> <A NAME="fcn_INTC_InstallINTCInterruptHandler">INTC_InstallINTCInterruptHandler</A>(INTCInterruptFn handlerFn, <SPAN CLASS="DT">unsigned</SPAN> <SPAN CLASS="DT">short</SPAN> vectorNum,
</SPAN><SPAN><A CLASS="LN" NAME="191">  191   </A>                                      <SPAN CLASS="DT">unsigned</SPAN> <SPAN CLASS="DT">char</SPAN> psrPriority)
</SPAN><SPAN><A CLASS="LN" NAME="192">  192   </A><B>{</B>
</SPAN><SPAN><A CLASS="LN" NAME="193">  193   </A>    <SPAN CLASS="CT">/* Set the function pointer in the ISR Handler table */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="194">  194   </A>    INTCInterruptsHandlerTable[vectorNum] = handlerFn;
</SPAN><SPAN><A CLASS="LN" NAME="195">  195   </A>    <SPAN CLASS="CT">/* Set the PSR Priority */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="196">  196   </A>    INTC.PSR[vectorNum].B.PRI = psrPriority;
</SPAN><SPAN><A CLASS="LN" NAME="197">  197   </A><B>}</B>
</SPAN><SPAN><A CLASS="LN" NAME="198">  198   </A>
</SPAN><SPAN><A CLASS="LN" NAME="199">  199   </A><SPAN CLASS="CT">/**</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="200">  200   </A><SPAN CLASS="CT"> * This function will setup the PowerPC Zen core to jump to an Interrupt Service Routine</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="201">  201   </A><SPAN CLASS="CT"> * handler. This function can be used from user_init() (no stack frame, no memory access).</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="202">  202   </A><SPAN CLASS="CT"> */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="203">  203   </A>__asm <SPAN CLASS="DT">void</SPAN> <A NAME="fcn_INTC_InitINTCInterrupts">INTC_InitINTCInterrupts</A>( <SPAN CLASS="DT">void</SPAN> )
</SPAN><SPAN><A CLASS="LN" NAME="204">  204   </A><B>{</B>
</SPAN><SPAN><A CLASS="LN" NAME="205">  205   </A>nofralloc
</SPAN><SPAN><A CLASS="LN" NAME="206">  206   </A>
</SPAN><SPAN><A CLASS="LN" NAME="207">  207   </A>    mflr    r29
</SPAN><SPAN><A CLASS="LN" NAME="208">  208   </A>
</SPAN><SPAN><A CLASS="LN" NAME="209">  209   </A>    <SPAN CLASS="CT">/* IVOR4 is for external interrupts (special purpose register #404)</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="210">  210   </A><SPAN CLASS="CT">    * This code enables the ISR handler for external interrupt code to address</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="211">  211   </A><SPAN CLASS="CT">    * INTC_INTCInterruptHandler (incl. large address by setting the IVPR value).</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="212">  212   </A><SPAN CLASS="CT">    */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="213">  213   </A>    lis     r0, <A HREF="IntcInterrupts_c.html#fcn_INTC_INTCInterruptHandler" ONCLICK="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_INTC_INTCInterruptHandler');" TARGET="rtwreport_document_frame"><FONT COLOR="#1122aa">INTC_INTCInterruptHandler</FONT></A>@h
</SPAN><SPAN><A CLASS="LN" NAME="214">  214   </A>    ori     r0, r0, <A HREF="IntcInterrupts_c.html#fcn_INTC_INTCInterruptHandler" ONCLICK="if (top) if (top.docHiliteMe) top.docHiliteMe(window, 'var_INTC_INTCInterruptHandler');" TARGET="rtwreport_document_frame"><FONT COLOR="#1122aa">INTC_INTCInterruptHandler</FONT></A>@l
</SPAN><SPAN><A CLASS="LN" NAME="215">  215   </A>    mtivor4 r0
</SPAN><SPAN><A CLASS="LN" NAME="216">  216   </A>
</SPAN><SPAN><A CLASS="LN" NAME="217">  217   </A>    <SPAN CLASS="CT">/* Enable external interrupts in the Machine State Register. Set MSR[EE]=1. */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="218">  218   </A>    wrteei  1
</SPAN><SPAN><A CLASS="LN" NAME="219">  219   </A>
</SPAN><SPAN><A CLASS="LN" NAME="220">  220   </A>    <SPAN CLASS="CT">/* Set the location of the ISR Handler Table in INTC IACKR Register */</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="221">  221   </A>    lis     r0, INTCInterruptsHandlerTable@h
</SPAN><SPAN><A CLASS="LN" NAME="222">  222   </A>    ori     r0, r0, INTCInterruptsHandlerTable@l
</SPAN><SPAN><A CLASS="LN" NAME="223">  223   </A>    lis     r3,INTC_IACKR@h
</SPAN><SPAN><A CLASS="LN" NAME="224">  224   </A>    ori     r3,r3,INTC_IACKR@l
</SPAN><SPAN><A CLASS="LN" NAME="225">  225   </A>    stw     r0, 0(r3)
</SPAN><SPAN><A CLASS="LN" NAME="226">  226   </A>
</SPAN><SPAN><A CLASS="LN" NAME="227">  227   </A>    mtlr    r29
</SPAN><SPAN><A CLASS="LN" NAME="228">  228   </A>
</SPAN><SPAN><A CLASS="LN" NAME="229">  229   </A>    blr
</SPAN><SPAN><A CLASS="LN" NAME="230">  230   </A><B>}</B>
</SPAN><SPAN><A CLASS="LN" NAME="231">  231   </A>
</SPAN><SPAN><A CLASS="LN" NAME="232">  232   </A>
</SPAN></PRE>
</TD></TR></TABLE>
</P>
</BODY>
</HTML>