[{"DBLP title": "When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network.", "DBLP authors": ["Vladimir Rybalkin", "Jonas Ney", "Menbere Kina Tekleyohannes", "Norbert Wehn"], "year": 2022, "doi": "https://doi.org/10.1145/3469661", "OA papers": [{"PaperId": "https://openalex.org/W3213445774", "PaperTitle": "When Massive GPU Parallelism Ain\u2019t Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["RybalkinVladimir", "NeyJonas", "TekleyohannesMenbere Kina", "WehnNorbert"]}]}, {"DBLP title": "Hipernetch: High-Performance FPGA Network Switch.", "DBLP authors": ["Philippos Papaphilippou", "Jiuxi Meng", "Nadeen Gebara", "Wayne Luk"], "year": 2022, "doi": "https://doi.org/10.1145/3477054", "OA papers": [{"PaperId": "https://openalex.org/W3216789966", "PaperTitle": "Hipernetch: High-Performance FPGA Network Switch", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["PapaphilippouPhilippos", "MengJiuxi", "GebaraNadeen", "LukWayne"]}]}, {"DBLP title": "Buffer Placement and Sizing for High-Performance Dataflow Circuits.", "DBLP authors": ["Lana Josipovic", "Shabnam Sheikhha", "Andrea Guerrieri", "Paolo Ienne", "Jordi Cortadella"], "year": 2022, "doi": "https://doi.org/10.1145/3477053", "OA papers": [{"PaperId": "https://openalex.org/W3211800879", "PaperTitle": "Buffer Placement and Sizing for High-Performance Dataflow Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Lana Josipovic", "Shabnam Sheikhha", "Andrea L. Guerrieri", "Paolo Ienne", "Jordi Cortadella"]}]}, {"DBLP title": "Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM.", "DBLP authors": ["Mathieu Gross", "Konrad Hohentanner", "Stefan Wiehler", "Georg Sigl"], "year": 2022, "doi": "https://doi.org/10.1145/3472959", "OA papers": [{"PaperId": "https://openalex.org/W3216159141", "PaperTitle": "Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 1.5, "Fraunhofer Institute for Applied and Integrated Security": 1.5, "Missing Link Electronics, Neu-Ulm, Germany": 1.0}, "Authors": ["Mathieu Gross", "Konrad Hohentanner", "Stefan Wiehler", "Georg Sigl"]}]}, {"DBLP title": "Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration.", "DBLP authors": ["Chen Wu", "Mingyu Wang", "Xinyuan Chu", "Kun Wang", "Lei He"], "year": 2022, "doi": "https://doi.org/10.1145/3474597", "OA papers": [{"PaperId": "https://openalex.org/W3212505503", "PaperTitle": "Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Electrical and Computer Engineering, University of California, Westwood, Los Angeles, CA": 5.0}, "Authors": ["WuChen", "WANGMingyu", "ChuXinyuan", "WangKun", "HeLei"]}]}, {"DBLP title": "Note from the TRETS EiC about the new Journal-first track in FPT'21.", "DBLP authors": ["Deming Chen"], "year": 2022, "doi": "https://doi.org/10.1145/3501280", "OA papers": [{"PaperId": "https://openalex.org/W3216207579", "PaperTitle": "Note from the TRETS EiC about the new Journal-first track in FPT\u201921", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["ChenDeming"]}]}, {"DBLP title": "Design and Evaluation of a Tunable PUF Architecture for FPGAs.", "DBLP authors": ["Franz-Josef Streit", "Paul Kr\u00fcger", "Andreas Becher", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2022, "doi": "https://doi.org/10.1145/3491237", "OA papers": [{"PaperId": "https://openalex.org/W3216491377", "PaperTitle": "Design and Evaluation of a Tunable PUF Architecture for FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["StreitFranz-Josef", "Kr\u00fcgerPaul", "BecherAndreas", "WildermannStefan", "TeichJ\u00fcrgen"]}]}, {"DBLP title": "RWRoute: An Open-source Timing-driven Router for Commercial FPGAs.", "DBLP authors": ["Yun Zhou", "Pongstorn Maidee", "Chris Lavin", "Alireza Kaviani", "Dirk Stroobandt"], "year": 2022, "doi": "https://doi.org/10.1145/3491236", "OA papers": [{"PaperId": "https://openalex.org/W3215473801", "PaperTitle": "RWRoute: An Open-source Timing-driven Router for Commercial FPGAs", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 2.0, "Xilinx (United States)": 3.0}, "Authors": ["Yun Zhou", "Pongstorn Maidee", "Christopher Lavin", "Alireza S. Kaviani", "Dirk Stroobandt"]}]}, {"DBLP title": "Rethinking Embedded Blocks for Machine Learning Applications.", "DBLP authors": ["Seyedramin Rasoulinezhad", "Esther Roorda", "Steve Wilton", "Philip H. W. Leong", "David Boland"], "year": 2022, "doi": "https://doi.org/10.1145/3491234", "OA papers": [{"PaperId": "https://openalex.org/W3217045338", "PaperTitle": "Rethinking Embedded Blocks for Machine Learning Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Sydney": 3.0, "University of British Columbia": 2.0}, "Authors": ["RasoulinezhadSeyedramin", "RoordaEsther", "WiltonSteve", "H W LeongPhilip", "BolandDavid"]}]}, {"DBLP title": "The Strong Scaling Advantage of FPGAs in HPC for N-body Simulations.", "DBLP authors": ["Johannes Menzel", "Christian Plessl", "Tobias Kenter"], "year": 2022, "doi": "https://doi.org/10.1145/3491235", "OA papers": [{"PaperId": "https://openalex.org/W3216064418", "PaperTitle": "The Strong Scaling Advantage of FPGAs in HPC for N-body Simulations", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["MenzelJohannes", "PlesslChristian", "KenterTobias"]}]}, {"DBLP title": "The Impact of Terrestrial Radiation on FPGAs in Data Centers.", "DBLP authors": ["Andrew M. Keller", "Michael J. Wirthlin"], "year": 2022, "doi": "https://doi.org/10.1145/3457198", "OA papers": [{"PaperId": "https://openalex.org/W4200101119", "PaperTitle": "The Impact of Terrestrial Radiation on FPGAs in Data Centers", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brigham Young University": 2.0}, "Authors": ["Andrew Keller", "Michael Wirthlin"]}]}, {"DBLP title": "Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs.", "DBLP authors": ["Mikhail Asiatici", "Paolo Ienne"], "year": 2022, "doi": "https://doi.org/10.1145/3466823", "OA papers": [{"PaperId": "https://openalex.org/W3216286241", "PaperTitle": "Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["AsiaticiMikhail", "IennePaolo"]}]}, {"DBLP title": "Cloud Building Block Chip for Creating FPGA and ASIC Clouds.", "DBLP authors": ["Atakan Dogan", "Kemal Ebcioglu"], "year": 2022, "doi": "https://doi.org/10.1145/3466822", "OA papers": [{"PaperId": "https://openalex.org/W3217260874", "PaperTitle": "Cloud Building Block Chip for Creating FPGA and ASIC Clouds", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Do\u011fanAtakan", "Ebcio\u011fluKemal"]}]}, {"DBLP title": "Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic Partitioning.", "DBLP authors": ["Tobias Alonso", "Lucian Petrica", "Mario Ruiz", "Jakoba Petri-Koenig", "Yaman Umuroglu", "Ioannis Stamelos", "Elias Koromilas", "Michaela Blott", "Kees A. Vissers"], "year": 2022, "doi": "https://doi.org/10.1145/3470567", "OA papers": [{"PaperId": "https://openalex.org/W4200023416", "PaperTitle": "Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic Partitioning", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Autonomous University of Madrid": 1.0, "Xilinx (Ireland)": 4.0, "Delft University of Technology": 1.0, "InAccel, US": 2.0, "Xilinx (United States)": 1.0}, "Authors": ["Tobias Alonso", "Lucian Petrica", "Mariano Ruiz", "Jakoba Petri-Koenig", "Yaman Umuroglu", "Ioannis Stamelos", "Elias Koromilas", "Michaela Blott", "Kees Vissers"]}]}, {"DBLP title": "NASCENT2: Generic Near-Storage Sort Accelerator for Data Analytics on SmartSSD.", "DBLP authors": ["Sahand Salamat", "Hui Zhang", "Yang-Seok Ki", "Tajana Rosing"], "year": 2022, "doi": "https://doi.org/10.1145/3472769", "OA papers": [{"PaperId": "https://openalex.org/W4210675237", "PaperTitle": "NASCENT2: Generic Near-Storage Sort Accelerator for Data Analytics on SmartSSD", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0, "ON Semiconductor (United States)": 1.0, "Samsung (United States)": 1.0}, "Authors": ["Sahand Salamat", "Hui Zhang", "Yang Seok Ki", "Tajana Rosing"]}]}, {"DBLP title": "BlastFunction: A Full-stack Framework Bringing FPGA Hardware Acceleration to Cloud-native Applications.", "DBLP authors": ["Andrea Damiani", "Giorgia Fiscaletti", "Marco Bacis", "Rolando Brondolin", "Marco D. Santambrogio"], "year": 2022, "doi": "https://doi.org/10.1145/3472958", "OA papers": [{"PaperId": "https://openalex.org/W4206662528", "PaperTitle": "BlastFunction: A Full-stack Framework Bringing FPGA Hardware Acceleration to Cloud-native Applications", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Andrea Damiani", "Giorgia Fiscaletti", "Bacis M", "Rolando Brondolin", "Marco D. Santambrogio"]}]}, {"DBLP title": "xDNN: Inference for Deep Convolutional Neural Networks.", "DBLP authors": ["Paolo D'Alberto", "Victor Wu", "Aaron Ng", "Rahul Nimaiyar", "Elliott Delaye", "Ashish Sirasao"], "year": 2022, "doi": "https://doi.org/10.1145/3473334", "OA papers": [{"PaperId": "https://openalex.org/W4205171991", "PaperTitle": "xDNN: Inference for Deep Convolutional Neural Networks", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xilinx (United States)": 5.0, "Meta (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Paolo D'Alberto", "Victor Chien-Chia Wu", "Aaron Ng", "Rahul Nimaiyar", "Elliott Delaye", "Ashish Sirasao"]}]}, {"DBLP title": "Deploying Multi-tenant FPGAs within Linux-based Cloud Infrastructure.", "DBLP authors": ["Joel Mandebi Mbongue", "Danielle Tchuinkou Kwadjo", "Alex Shuping", "Christophe Bobda"], "year": 2022, "doi": "https://doi.org/10.1145/3474058", "OA papers": [{"PaperId": "https://openalex.org/W3216247449", "PaperTitle": "Deploying Multi-tenant FPGAs within Linux-based Cloud Infrastructure", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Mbongue Joel Mandebi", "KwadjoDanielle Tchuinkou", "ShupingAlex", "BobdaChristophe"]}]}, {"DBLP title": "Hardware Acceleration of High-Performance Computational Flow Dynamics Using High-Bandwidth Memory-Enabled Field-Programmable Gate Arrays.", "DBLP authors": ["Tom Hogervorst", "Razvan Nane", "Giacomo Marchiori", "Tong Dong Qiu", "Markus Blatt", "Alf Birger Rustad"], "year": 2022, "doi": "https://doi.org/10.1145/3476229", "OA papers": [{"PaperId": "https://openalex.org/W4200174914", "PaperTitle": "Hardware Acceleration of High-Performance Computational Flow Dynamics Using High-Bandwidth Memory-Enabled Field-Programmable Gate Arrays", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 2.0, "Big Data Accelerate B.V., Delft, The Netherlands": 2.0, "Oslo Stock Exchange": 1.0, "Equinor (Norway)": 1.0}, "Authors": ["Tom Hogervorst", "Razvan Nane", "Giacomo Marchiori", "Tong Qiu", "Markus Blatt", "Alf Birger Rustad"]}]}, {"DBLP title": "BurstZ+: Eliminating The Communication Bottleneck of Scientific Computing Accelerators via Accelerated Compression.", "DBLP authors": ["Gongjin Sun", "Seongyoung Kang", "Sang-Woo Jun"], "year": 2022, "doi": "https://doi.org/10.1145/3476831", "OA papers": [{"PaperId": "https://openalex.org/W4210439397", "PaperTitle": "BurstZ+: Eliminating The Communication Bottleneck of Scientific Computing Accelerators via Accelerated Compression", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 2.0, "Kookmin University": 1.0}, "Authors": ["Gongjin Sun", "Seongyoung Kang", "Sang-Woo Jun"]}]}, {"DBLP title": "AIgean: An Open Framework for Deploying Machine Learning on Heterogeneous Clusters.", "DBLP authors": ["Naif Tarafdar", "Giuseppe Di Guglielmo", "Philip C. Harris", "Jeffrey D. Krupa", "Vladimir Loncar", "Dylan S. Rankin", "Nhan Tran", "Zhenbin Wu", "Qianfeng Shen", "Paul Chow"], "year": 2022, "doi": "https://doi.org/10.1145/3482854", "OA papers": [{"PaperId": "https://openalex.org/W4200489299", "PaperTitle": "<i>AIgean</i> : An Open Framework for Deploying Machine Learning on Heterogeneous Clusters", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 3.0, "Columbia University": 1.0, "The NSF AI Institute for Artificial Intelligence and Fundamental Interactions": 0.5, "Massachusetts Institute of Technology": 2.5, "European Organization for Nuclear Research": 1.0, "Fermilab": 1.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Naif Tarafdar", "Giuseppe Di Guglielmo", "Philip Harris", "Jeffrey Krupa", "Vladimir Loncar", "Dylan Rankin", "Nhan Viet Tran", "Zhenbin Wu", "Qianfeng Clark Shen", "Paul Chow"]}]}, {"DBLP title": "A Unified FPGA Virtualization Framework for General-Purpose Deep Neural Networks in the Cloud.", "DBLP authors": ["Shulin Zeng", "Guohao Dai", "Hanbo Sun", "Jun Liu", "Shiyao Li", "Guangjun Ge", "Kai Zhong", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"], "year": 2022, "doi": "https://doi.org/10.1145/3480170", "OA papers": [{"PaperId": "https://openalex.org/W4200421900", "PaperTitle": "A Unified FPGA Virtualization Framework for General-Purpose Deep Neural Networks in the Cloud", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 10.0}, "Authors": ["Shulin Zeng", "Guohao Dai", "Hanbo Sun", "Jun Liu", "Shiyao Li", "Guangjun Ge", "Kai Zhong", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Scalable Phylogeny Reconstruction with Disaggregated Near-memory Processing.", "DBLP authors": ["Nikolaos Alachiotis", "Panagiotis Skrimponis", "Manolis Pissadakis", "Dionisios N. Pnevmatikatos"], "year": 2022, "doi": "https://doi.org/10.1145/3484983", "OA papers": [{"PaperId": "https://openalex.org/W4200039529", "PaperTitle": "Scalable Phylogeny Reconstruction with Disaggregated Near-memory Processing", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Twente": 1.0, "Brooklyn College": 1.0, "Technical University of Crete": 1.0, "National Technical University of Athens": 1.0}, "Authors": ["Nikolaos Alachiotis", "Panagiotis Skrimponis", "Manolis Pissadakis", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "A Real-Time Deep Learning OFDM Receiver.", "DBLP authors": ["Stefan Brennsteiner", "Tughrul Arslan", "John Thompson", "Andrew C. McCormick"], "year": 2022, "doi": "https://doi.org/10.1145/3494049", "OA papers": [{"PaperId": "https://openalex.org/W4200348909", "PaperTitle": "A Real-Time Deep Learning OFDM Receiver", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Edinburgh": 3.0, "Alpha Data Parallel Systems Ltd., Edinburgh, UK": 1.0}, "Authors": ["Stefan Brennsteiner", "Tughrul Arslan", "John F. Thompson", "A. C. McCormick"]}]}, {"DBLP title": "Design of Distributed Reconfigurable Robotics Systems with ReconROS.", "DBLP authors": ["Christian Lienen", "Marco Platzner"], "year": 2022, "doi": "https://doi.org/10.1145/3494571", "OA papers": [{"PaperId": "https://openalex.org/W3181418547", "PaperTitle": "Design of Distributed Reconfigurable Robotics Systems with ReconROS", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Christian Lienen", "Marco Platzner"]}]}, {"DBLP title": "Approaches for FPGA Design Assurance.", "DBLP authors": ["Eli Cahill", "Brad L. Hutchings", "Jeffrey Goeders"], "year": 2022, "doi": "https://doi.org/10.1145/3491233", "OA papers": [{"PaperId": "https://openalex.org/W4200122249", "PaperTitle": "Approaches for FPGA Design Assurance", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brigham Young University": 3.0}, "Authors": ["Eli Cahill", "Brian L. Hutchings", "Jeffrey Goeders"]}]}, {"DBLP title": "Approximate Constant-Coefficient Multiplication Using Hybrid Binary-Unary Computing for FPGAs.", "DBLP authors": ["S. Rasoul Faraji", "Pierre Abillama", "Kia Bazargan"], "year": 2022, "doi": "https://doi.org/10.1145/3494570", "OA papers": [{"PaperId": "https://openalex.org/W4200415201", "PaperTitle": "Approximate Constant-Coefficient Multiplication Using Hybrid Binary-Unary Computing for FPGAs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["S. Rasoul Faraji", "Pierre Abillama", "Kia Bazargan"]}]}, {"DBLP title": "A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree.", "DBLP authors": ["Gaoming Du", "Bangyi Chen", "Zhenmin Li", "Zhenxing Tu", "Junjie Zhou", "Shenya Wang", "Qinghao Zhao", "Yongsheng Yin", "Xiaolei Wang"], "year": 2022, "doi": "https://doi.org/10.1145/3494569", "OA papers": [{"PaperId": "https://openalex.org/W4229460177", "PaperTitle": "A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hefei University of Technology": 8.0, "Chery Automobile (China)": 1.0}, "Authors": ["Gaoming Du", "Bangyi Chen", "Zhenmin Li", "Zhen-Xing Tu", "Junjie Zhou", "Shenya Wang", "Qinghao Zhao", "Yongsheng Yin", "Wenwu Wang"]}]}, {"DBLP title": "Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS.", "DBLP authors": ["Florian Dewald", "Johanna Rohde", "Christian Hochberger", "Heiko Mantel"], "year": 2022, "doi": "https://doi.org/10.1145/3501801", "OA papers": [{"PaperId": "https://openalex.org/W4210545793", "PaperTitle": "Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 3.0, "Merck (Germany)": 1.0}, "Authors": ["Florian Dewald", "Johanna Rohde", "Christian Hochberger", "Heiko Mantel"]}]}, {"DBLP title": "Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors.", "DBLP authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"], "year": 2022, "doi": "https://doi.org/10.1145/3502492", "OA papers": [{"PaperId": "https://openalex.org/W4210720283", "PaperTitle": "Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Simon Fraser University": 4.0}, "Authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"]}]}, {"DBLP title": "FPGA Architecture Exploration for DNN Acceleration.", "DBLP authors": ["Esther Roorda", "Seyedramin Rasoulinezhad", "Philip H. W. Leong", "Steven J. E. Wilton"], "year": 2022, "doi": "https://doi.org/10.1145/3503465", "OA papers": [{"PaperId": "https://openalex.org/W4229451071", "PaperTitle": "FPGA Architecture Exploration for DNN Acceleration", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Sydney": 1.0}, "Authors": ["Philip H. W. Leong"]}]}, {"DBLP title": "The Future of FPGA Acceleration in Datacenters and the Cloud.", "DBLP authors": ["Christophe Bobda", "Joel Mandebi Mbongue", "Paul Chow", "Mohammad Ewais", "Naif Tarafdar", "Juan Camilo Vega", "Ken Eguro", "Dirk Koch", "Suranga Handagala", "Miriam Leeser", "Martin C. Herbordt", "Hafsah Shahzad", "Peter Hofste", "Burkhard Ringlein", "Jakub Szefer", "Ahmed Sanaullah", "Russell Tessier"], "year": 2022, "doi": "https://doi.org/10.1145/3506713", "OA papers": [{"PaperId": "https://openalex.org/W4210258659", "PaperTitle": "The Future of FPGA Acceleration in Datacenters and the Cloud", "Year": 2022, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Florida": 2.0, "University of Toronto": 4.0, "Microsoft (United States)": 1.0, "Manchester University": 1.0, "Northeastern University": 2.0, "Boston University": 2.0, "IBM POWER Systems Performance, Burnet Rd Austin, TX": 1.0, "IBM Research - Zurich": 1.0, "Yale University": 1.0, "Red Hat (United States)": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Christophe Bobda", "Joel Mandebi Mbongue", "Paul Chow", "Mohammad Ewais", "Naif Tarafdar", "Juan Camilo Vega", "Ken Eguro", "Dirk Koch", "Suranga Handagala", "Miriam Leeser", "Martin C. Herbordt", "H. Shahzad", "Peter Hofste", "Burkhard Ringlein", "Jakub Szefer", "Ahmed Sanaullah", "Russell Tessier"]}]}, {"DBLP title": "Exploiting HBM on FPGAs for Data Processing.", "DBLP authors": ["Runbin Shi", "Kaan Kara", "Christoph Hagleitner", "Dionysios Diamantopoulos", "Dimitris Syrivelis", "Gustavo Alonso"], "year": 2022, "doi": "https://doi.org/10.1145/3491238", "OA papers": [{"PaperId": "https://openalex.org/W4210829446", "PaperTitle": "Exploiting HBM on FPGAs for Data Processing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ETH Zurich": 2.0, "Oracle Labs, Switzerland": 1.0, "IBM Research - Zurich": 2.0, "IBM Research - Ireland": 1.0}, "Authors": ["Runbin Shi", "Kaan Kara", "Christoph Hagleitner", "Dionysios Diamantopoulos", "Dimitris Syrivelis", "Gustavo Alonso"]}]}, {"DBLP title": "Detailed Placement for Dedicated LUT-Level FPGA Interconnect.", "DBLP authors": ["Stefan Nikolic", "Grace Zgheib", "Paolo Ienne"], "year": 2022, "doi": "https://doi.org/10.1145/3501802", "OA papers": [{"PaperId": "https://openalex.org/W4211189781", "PaperTitle": "Detailed Placement for Dedicated LUT-Level FPGA Interconnect", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Intel (United States)": 1.0}, "Authors": ["Stefan Nikolic", "Grace Zgheib", "Paolo Ienne"]}]}, {"DBLP title": "RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm.", "DBLP authors": ["Niansong Zhang", "Xiang Chen", "Nachiket Kapre"], "year": 2022, "doi": "https://doi.org/10.1145/3501803", "OA papers": [{"PaperId": "https://openalex.org/W4213131631", "PaperTitle": "RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sun Yat-sen University": 2.0, "University of Waterloo": 1.0}, "Authors": ["Niansong Zhang", "Xiang Chen", "Nachiket Kapre"]}]}, {"DBLP title": "Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric.", "DBLP authors": ["Gagandeep Singh", "Dionysios Diamantopoulos", "Juan G\u00f3mez-Luna", "Christoph Hagleitner", "Sander Stuijk", "Henk Corporaal", "Onur Mutlu"], "year": 2022, "doi": "https://doi.org/10.1145/3501804", "OA papers": [{"PaperId": "https://openalex.org/W4210934944", "PaperTitle": "Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 3.0, "IBM Research - Zurich": 2.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Gagandeep Singh", "Dionysios Diamantopoulos", "Juan G\u00f3mez-Luna", "Christoph Hagleitner", "Sander Stuijk", "Henk Corporaal", "Onur Mutlu"]}]}, {"DBLP title": "HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators.", "DBLP authors": ["Gurshaant Malik", "Ian Elmor Lang", "Rodolfo Pellizzoni", "Nachiket Kapre"], "year": 2022, "doi": "https://doi.org/10.1145/3507699", "OA papers": [{"PaperId": "https://openalex.org/W4213381076", "PaperTitle": "HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 4.0}, "Authors": ["Gurshaant Singh Malik", "Ian Lang", "Rodolfo Pellizzoni", "Nachiket Kapre"]}]}, {"DBLP title": "Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits.", "DBLP authors": ["Hayden Cook", "Jacob Arscott", "Brent George", "Tanner Gaskin", "Jeffrey Goeders", "Brad L. Hutchings"], "year": 2022, "doi": "https://doi.org/10.1145/3517042", "OA papers": [{"PaperId": "https://openalex.org/W4211053878", "PaperTitle": "Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brigham Young University": 6.0}, "Authors": ["Hayden Cook", "Jacob Arscott", "Brent George", "Tanner Gaskin", "Jeffrey Goeders", "Brad Hutchings"]}]}, {"DBLP title": "Introduction to Special Section on FPGA 2021.", "DBLP authors": ["Philip H. W. Leong"], "year": 2022, "doi": "https://doi.org/10.1145/3536335", "OA papers": [{"PaperId": "https://openalex.org/W4311261140", "PaperTitle": "Introduction to Special Section on FPGA 2021", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Sydney": 1.0}, "Authors": ["Philip H. W. Leong"]}]}, {"DBLP title": "Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking.", "DBLP authors": ["Alec Lu", "Zhenman Fang", "Lesley Shannon"], "year": 2022, "doi": "https://doi.org/10.1145/3517131", "OA papers": [{"PaperId": "https://openalex.org/W4210859512", "PaperTitle": "Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Alec Lu", "Zhenman Fang", "Lesley Shannon"]}]}, {"DBLP title": "ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS.", "DBLP authors": ["Xinyu Chen", "Feng Cheng", "Hongshi Tan", "Yao Chen", "Bingsheng He", "Weng-Fai Wong", "Deming Chen"], "year": 2022, "doi": "https://doi.org/10.1145/3517141", "OA papers": [{"PaperId": "https://openalex.org/W4220883019", "PaperTitle": "ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Singapore": 4.5, "City University of Hong Kong": 0.5, "Advanced Digital Sciences Center": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Michael B. McElroy", "Feng Cheng", "Hongshi Tan", "Yao Shen Chen", "Bingsheng He", "Weng-Fai Wong", "Deming Chen"]}]}, {"DBLP title": "Stratix 10 NX Architecture.", "DBLP authors": ["Martin Langhammer", "Eriko Nurvitadhi", "Sergey Gribok", "Bogdan Pasca"], "year": 2022, "doi": "https://doi.org/10.1145/3520197", "OA papers": [{"PaperId": "https://openalex.org/W4220984504", "PaperTitle": "Stratix 10 NX Architecture", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United Kingdom)": 1.0, "Intel (United States)": 2.0, "Intel Corporation, France": 1.0}, "Authors": ["Martin Langhammer", "Eriko Nurvitadhi", "Sergey Gribok", "Bogdan Pasca"]}]}, {"DBLP title": "Tensor Slices: FPGA Building Blocks For The Deep Learning Era.", "DBLP authors": ["Aman Arora", "Moinak Ghosh", "Samidh Mehta", "Vaughn Betz", "Lizy K. John"], "year": 2022, "doi": "https://doi.org/10.1145/3529650", "OA papers": [{"PaperId": "https://openalex.org/W4224010033", "PaperTitle": "Tensor Slices: FPGA Building Blocks For The Deep Learning Era", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0, "Indian Institute of Technology Kharagpur": 1.0, "Birla Institute of Technology and Science, Pilani": 1.0, "University of Toronto": 1.0}, "Authors": ["Aman Arora", "Moinak Ghosh", "Samidh Mehta", "Vaughn Betz", "Lizy K. John"]}]}, {"DBLP title": "Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS Cloud.", "DBLP authors": ["Kemal Ebcioglu", "Ismail San"], "year": 2022, "doi": "https://doi.org/10.1145/3507698", "OA papers": [{"PaperId": "https://openalex.org/W4280537328", "PaperTitle": "Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS Cloud", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pittsburgh Supercomputing Center": 1.0, "Eskisehir Technical University": 1.0}, "Authors": ["Kemal Ebcioglu", "Ismail San"]}]}, {"DBLP title": "SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.", "DBLP authors": ["Sathish Panchapakesan", "Zhenman Fang", "Jian Li"], "year": 2022, "doi": "https://doi.org/10.1145/3514253", "OA papers": [{"PaperId": "https://openalex.org/W4226340880", "PaperTitle": "SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Simon Fraser University": 2.0, "Futurewei Technologies Inc., USA": 1.0}, "Authors": ["Sathish Panchapakesan", "Zhenman Fang", "Jian Li"]}]}, {"DBLP title": "Adaptive Clock Management of HLS-generated Circuits on FPGAs.", "DBLP authors": ["Kahlan Gibson", "Esther Roorda", "Daniel Holanda Noronha", "Steven J. E. Wilton"], "year": 2022, "doi": "https://doi.org/10.1145/3520140", "OA papers": [{"PaperId": "https://openalex.org/W4281682568", "PaperTitle": "Adaptive Clock Management of HLS-generated Circuits on FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of British Columbia": 4.0}, "Authors": ["Kahlan Gibson", "Esther Roorda", "Daniel Holanda Noronha", "Steven J. E. Wilton"]}]}, {"DBLP title": "Median Filters on FPGAs for Infinite Data and Large, Rectangular Windows.", "DBLP authors": ["Krystine Dawn Sherwin", "Kevin I-Kai Wang", "Prabu Thiagaraj", "Ben Stappers", "Oliver Sinnen"], "year": 2022, "doi": "https://doi.org/10.1145/3530273", "OA papers": [{"PaperId": "https://openalex.org/W4229010545", "PaperTitle": "Median Filters on FPGAs for Infinite Data and Large, Rectangular Windows", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Auckland": 2.0, "Raman Research Institute": 1.0, "University of Manchester": 1.0}, "Authors": ["Krystine Dawn Sherwin", "Kevin K.W. Wang", "Prabu Thiagaraj", "Benjamin Stappers", "Oliver Sinnen"]}]}, {"DBLP title": "FPGA HLS Today: Successes, Challenges, and Opportunities.", "DBLP authors": ["Jason Cong", "Jason Lau", "Gai Liu", "Stephen Neuendorffer", "Peichen Pan", "Kees A. Vissers", "Zhiru Zhang"], "year": 2022, "doi": "https://doi.org/10.1145/3530775", "OA papers": [{"PaperId": "https://openalex.org/W4224265992", "PaperTitle": "FPGA HLS Today: Successes, Challenges, and Opportunities", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Los Angeles": 2.0, "Xilinx (United States)": 3.0, "Falcon Computing Solutions, Inc.": 1.0, "Cornell University": 1.0}, "Authors": ["Jason Cong", "Jason Lau", "Gai Liu", "Stephen Neuendorffer", "Peichen Pan", "Kees Vissers", "Zhiru Zhang"]}]}]