<stg><name>tpgPatternCrossHatch</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="16">
<![CDATA[
entry:5 %zext_ln1396 = zext i16 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln1396"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="16">
<![CDATA[
entry:6 %trunc_ln1396 = trunc i16 %width_read

]]></Node>
<StgValue><ssdm name="trunc_ln1396"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:7 %add_ln1396 = add i14 %trunc_ln1396, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1396"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1396, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %barWidthMinSamples_V = add i10 %trunc_ln, i10 1023

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="16">
<![CDATA[
entry:11 %zext_ln1398 = zext i16 %height_read

]]></Node>
<StgValue><ssdm name="zext_ln1398"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="16">
<![CDATA[
entry:12 %trunc_ln1398 = trunc i16 %height_read

]]></Node>
<StgValue><ssdm name="trunc_ln1398"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:13 %add_ln1398 = add i14 %trunc_ln1398, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1398"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="16">
<![CDATA[
entry:14 %zext_ln1404 = zext i16 %y_read

]]></Node>
<StgValue><ssdm name="zext_ln1404"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %icmp_ln1404 = icmp_eq  i16 %y_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1404"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16">
<![CDATA[
entry:16 %trunc_ln1404 = trunc i16 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln1404"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="16">
<![CDATA[
entry:17 %zext_ln1404_1 = zext i16 %x_read

]]></Node>
<StgValue><ssdm name="zext_ln1404_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %icmp_ln1404_1 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1404_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:19 %br_ln1404 = br i1 %icmp_ln1404, void %lor.lhs.false, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
lor.lhs.false:0 %add_ln1404 = add i17 %zext_ln1398, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1404"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
lor.lhs.false:1 %icmp_ln1404_2 = icmp_eq  i17 %zext_ln1404, i17 %add_ln1404

]]></Node>
<StgValue><ssdm name="icmp_ln1404_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false:2 %and_ln1404 = and i1 %icmp_ln1404_2, i1 %icmp_ln1404_1

]]></Node>
<StgValue><ssdm name="and_ln1404"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false:3 %br_ln1404 = br i1 %and_ln1404, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:0 %br_ln1404 = br i1 %icmp_ln1404_1, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:0 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1398, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
if.else:1 %zext_ln1542 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1542"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:2 %ret_V = add i11 %zext_ln1542, i11 2047

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10">
<![CDATA[
if.else:3 %yCount_V_2_load = load i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="yCount_V_2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="10">
<![CDATA[
if.else:4 %zext_ln1065 = zext i10 %yCount_V_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1065"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:5 %icmp_ln1065 = icmp_eq  i11 %zext_ln1065, i11 %ret_V

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:6 %and_ln1409 = and i1 %icmp_ln1065, i1 %icmp_ln1404_1

]]></Node>
<StgValue><ssdm name="and_ln1409"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:7 %br_ln1409 = br i1 %and_ln1409, void %if.else24, void %if.then22

]]></Node>
<StgValue><ssdm name="br_ln1409"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else24:0 %br_ln1414 = br i1 %icmp_ln1404_1, void %if.end, void %if.then27

]]></Node>
<StgValue><ssdm name="br_ln1414"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="icmp_ln1404_1" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then27:0 %add_ln886 = add i10 %yCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="icmp_ln1404_1" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then27:1 %store_ln886 = store i10 %add_ln886, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="icmp_ln1404_1" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then27:2 %store_ln1417 = store i1 0, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1417"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="icmp_ln1404_1" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then27:3 %br_ln1418 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln1418"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln0 = br void %if.end28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22:0 %store_ln1411 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1411"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then22:1 %store_ln1412 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.then22:2 %br_ln1413 = br void %if.end28

]]></Node>
<StgValue><ssdm name="br_ln1413"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.end28:0 %br_ln0 = br void %VITIS_LOOP_1420_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:0 %store_ln1406 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1406"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:1 %store_ln1407 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1407"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404" val="1"/>
<literal name="icmp_ln1404_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1404" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln1408 = br void %VITIS_LOOP_1420_1

]]></Node>
<StgValue><ssdm name="br_ln1408"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_1420_1:1 %sub40 = add i17 %zext_ln1396, i17 131071

]]></Node>
<StgValue><ssdm name="sub40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1420_1:2 %cmp80 = icmp_eq  i8 %color_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp80"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1420_1:4 %cmp82 = icmp_eq  i8 %color_read, i8 1

]]></Node>
<StgValue><ssdm name="cmp82"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1420_1:6 %br_ln1423 = br i1 %icmp_ln1404_1, void %if.else36, void %if.then33

]]></Node>
<StgValue><ssdm name="br_ln1423"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else36:0 %icmp_ln1428 = icmp_eq  i17 %zext_ln1404_1, i17 %sub40

]]></Node>
<StgValue><ssdm name="icmp_ln1428"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else36:1 %br_ln1428 = br i1 %icmp_ln1428, void %if.else46, void %if.then42

]]></Node>
<StgValue><ssdm name="br_ln1428"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then42:0 %store_ln1431 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1431"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then42:1 %br_ln1432 = br void %if.end69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1432"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then33:0 %store_ln1426 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1426"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
if.then33:1 %br_ln1427 = br void %if.end69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1427"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end69_ifconv:2 %select_ln1459_1 = select i1 %cmp82, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln1459_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:3 %or_ln1459 = or i1 %cmp82, i1 %trunc_ln1404

]]></Node>
<StgValue><ssdm name="or_ln1459"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end69_ifconv:4 %select_ln1459 = select i1 %or_ln1459, i2 %select_ln1459_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1459"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
if.end69_ifconv:5 %zext_ln1459 = zext i2 %select_ln1459

]]></Node>
<StgValue><ssdm name="zext_ln1459"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end69_ifconv:6 %whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1459

]]></Node>
<StgValue><ssdm name="whiYuv_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2">
<![CDATA[
if.end69_ifconv:7 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end69_ifconv:8 %blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1459

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="2">
<![CDATA[
if.end69_ifconv:9 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1420_1:0 %vHatch_load = load i1 %vHatch

]]></Node>
<StgValue><ssdm name="vHatch_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1420_1:3 %conv2_i_i15 = select i1 %cmp80, i8 255, i8 128

]]></Node>
<StgValue><ssdm name="conv2_i_i15"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1420_1:5 %conv2_i_i = select i1 %cmp80, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="conv2_i_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
if.else46:0 %xCount_V_2_load = load i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="xCount_V_2_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else46:1 %icmp_ln1073 = icmp_ult  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else46:2 %br_ln1433 = br i1 %icmp_ln1073, void %if.else54, void %if.then50

]]></Node>
<StgValue><ssdm name="br_ln1433"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else54:0 %icmp_ln1065_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="icmp_ln1065_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else54:1 %br_ln1438 = br i1 %icmp_ln1065_1, void %if.else62, void %if.then58

]]></Node>
<StgValue><ssdm name="br_ln1438"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1065_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else62:0 %sub_ln887 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="sub_ln887"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1065_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else62:1 %store_ln887 = store i10 %sub_ln887, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1065_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.else62:2 %br_ln0 = br void %if.end69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then58:0 %store_ln1440 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1440"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.then58:1 %br_ln1442 = br void %if.end69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1442"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then50:0 %add_ln886_3 = add i10 %xCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then50:1 %store_ln886 = store i10 %add_ln886_3, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1404_1" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then50:2 %br_ln1437 = br void %if.end69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1437"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end69_ifconv:0 %hHatch = phi i1 1, void %if.then33, i1 1, void %if.then42, i1 0, void %if.then50, i1 1, void %if.then58, i1 0, void %if.else62

]]></Node>
<StgValue><ssdm name="hHatch"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:1 %or_ln1449 = or i1 %vHatch_load, i1 %hHatch

]]></Node>
<StgValue><ssdm name="or_ln1449"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2">
<![CDATA[
if.end69_ifconv:7 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="2">
<![CDATA[
if.end69_ifconv:9 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:10 %sel_tmp = and i1 %or_ln1449, i1 %cmp80

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:11 %xor_ln1449 = xor i1 %or_ln1449, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1449"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:12 %sel_tmp6 = and i1 %cmp80, i1 %xor_ln1449

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end69_ifconv:13 %newSel = select i1 %sel_tmp6, i8 0, i8 %whiYuv_1_load

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69_ifconv:14 %or_cond = xor i1 %cmp80, i1 %or_ln1449

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end69_ifconv:15 %newSel9 = select i1 %sel_tmp, i8 255, i8 %blkYuv_1_load

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end69_ifconv:16 %pix_val_V = select i1 %or_cond, i8 %newSel, i8 %newSel9

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end69_ifconv:17 %pix_val_V_8 = select i1 %or_ln1449, i8 %conv2_i_i15, i8 %conv2_i_i

]]></Node>
<StgValue><ssdm name="pix_val_V_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end69_ifconv:18 %select_ln1472 = select i1 %or_ln1449, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1472"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end69_ifconv:19 %mrv = insertvalue i24 <undef>, i8 %select_ln1472

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end69_ifconv:20 %mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end69_ifconv:21 %mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_8

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="24">
<![CDATA[
if.end69_ifconv:22 %ret_ln1480 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1480"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
