Running: C:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/TBRippleCounter_isim_beh.exe -prj D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/TBRippleCounter_beh.prj work.TBRippleCounter 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/TFF.vhd" into library work
Parsing VHDL file "D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/RippleCounter.vhd" into library work
Parsing VHDL file "D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/TBRippleCounter.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity TFF [tff_default]
Compiling architecture behavioral of entity RippleCounter [ripplecounter_default]
Compiling architecture behavior of entity tbripplecounter
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/term 5/CA/lab/Computer-Architecture-Lab/3 - DFF - TFF - Ripple Counter/RippleCounter/TBRippleCounter_isim_beh.exe
Fuse Memory Usage: 29944 KB
Fuse CPU Usage: 327 ms
