###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:59 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.152
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T3[0] v |                  | 0.023 |       |   0.023 |   -0.128 | 
     | sb_1b     | in_1_3[0] v        | sb_unq2          |       |       |   0.025 |   -0.127 | 
     | sb_1b/U42 |                    | AOI22D1BWP40     | 0.023 | 0.001 |   0.025 |   -0.127 | 
     | sb_1b/U42 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.023 | 0.027 |   0.052 |   -0.100 | 
     | sb_1b/U46 |                    | AOI21D1BWP40     | 0.023 | 0.000 |   0.052 |   -0.100 | 
     | sb_1b/U46 | A1 ^ -> ZN v       | AOI21D1BWP40     | 0.024 | 0.024 |   0.076 |   -0.076 | 
     | sb_1b/U85 |                    | CKND2D1BWP40     | 0.024 | 0.000 |   0.076 |   -0.076 | 
     | sb_1b/U85 | A1 v -> ZN ^       | CKND2D1BWP40     | 0.034 | 0.027 |   0.103 |   -0.049 | 
     | sb_1b/U86 |                    | IOA21D4BWP40     | 0.034 | 0.000 |   0.103 |   -0.049 | 
     | sb_1b/U86 | B ^ -> ZN v        | IOA21D4BWP40     | 0.066 | 0.043 |   0.147 |   -0.005 | 
     | sb_1b     | out_3_3[0] v       | sb_unq2          |       |       |   0.152 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.067 | 0.005 |   0.152 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[10]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.152
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T0[10] ^ |                  | 0.027 |       |   0.024 |   -0.128 | 
     | sb_wide       | in_2_0[10] ^         | sb_unq1          |       |       |   0.025 |   -0.127 | 
     | sb_wide/U1017 |                      | AOI22D1BWP40     | 0.027 | 0.001 |   0.025 |   -0.127 | 
     | sb_wide/U1017 | B2 ^ -> ZN v         | AOI22D1BWP40     | 0.020 | 0.022 |   0.047 |   -0.106 | 
     | sb_wide/U1019 |                      | ND2D1BWP40       | 0.020 | 0.000 |   0.047 |   -0.106 | 
     | sb_wide/U1019 | A1 v -> ZN ^         | ND2D1BWP40       | 0.032 | 0.025 |   0.072 |   -0.080 | 
     | sb_wide/U1020 |                      | AO22D4BWP40      | 0.032 | 0.000 |   0.072 |   -0.080 | 
     | sb_wide/U1020 | B2 ^ -> Z ^          | AO22D4BWP40      | 0.088 | 0.078 |   0.150 |   -0.002 | 
     | sb_wide       | out_3_0[10] ^        | sb_unq1          |       |       |   0.152 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.088 | 0.002 |   0.152 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.152
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S3_T0[7] v |                  | 0.013 |        |   0.018 |   -0.134 | 
     | sb_wide      | in_3_0[7] v         | sb_unq1          |       |        |   0.017 |   -0.136 | 
     | sb_wide/U518 |                     | AOI22D0BWP40     | 0.013 | -0.001 |   0.017 |   -0.136 | 
     | sb_wide/U518 | B1 v -> ZN ^        | AOI22D0BWP40     | 0.030 |  0.028 |   0.045 |   -0.107 | 
     | sb_wide/U655 |                     | ND2D1BWP40       | 0.030 |  0.000 |   0.045 |   -0.107 | 
     | sb_wide/U655 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.032 |  0.028 |   0.073 |   -0.079 | 
     | sb_wide/U656 |                     | AO22D4BWP40      | 0.032 |  0.000 |   0.073 |   -0.079 | 
     | sb_wide/U656 | B2 v -> Z v         | AO22D4BWP40      | 0.059 |  0.075 |   0.149 |   -0.003 | 
     | sb_wide      | out_2_0[7] v        | sb_unq1          |       |        |   0.152 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.059 |  0.003 |   0.152 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[11]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.152
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                      |                  |       |        |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S2_T0[11] ^ |                  | 0.029 |        |   0.025 |   -0.127 | 
     | sb_wide       | in_2_0[11] ^         | sb_unq1          |       |        |   0.025 |   -0.127 | 
     | sb_wide/U1069 |                      | AOI22D1BWP40     | 0.029 | -0.000 |   0.025 |   -0.127 | 
     | sb_wide/U1069 | B2 ^ -> ZN v         | AOI22D1BWP40     | 0.019 |  0.022 |   0.047 |   -0.106 | 
     | sb_wide/U1071 |                      | ND2D1BWP40       | 0.019 |  0.000 |   0.047 |   -0.106 | 
     | sb_wide/U1071 | A1 v -> ZN ^         | ND2D1BWP40       | 0.032 |  0.025 |   0.072 |   -0.080 | 
     | sb_wide/U1072 |                      | AO22D4BWP40      | 0.032 |  0.000 |   0.072 |   -0.080 | 
     | sb_wide/U1072 | B2 ^ -> Z ^          | AO22D4BWP40      | 0.088 |  0.078 |   0.150 |   -0.002 | 
     | sb_wide       | out_3_0[11] ^        | sb_unq1          |       |        |   0.152 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.088 |  0.002 |   0.152 |    0.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.153
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T0[10] v |                  | 0.013 |       |   0.019 |   -0.135 | 
     | sb_wide      | in_3_0[10] v         | sb_unq1          |       |       |   0.019 |   -0.135 | 
     | sb_wide/U527 |                      | AOI22D1BWP40     | 0.013 | 0.000 |   0.019 |   -0.135 | 
     | sb_wide/U527 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.023 | 0.024 |   0.043 |   -0.110 | 
     | sb_wide/U715 |                      | ND2D1BWP40       | 0.023 | 0.000 |   0.043 |   -0.110 | 
     | sb_wide/U715 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.037 | 0.028 |   0.071 |   -0.082 | 
     | sb_wide/U716 |                      | AO22D4BWP40      | 0.037 | 0.000 |   0.071 |   -0.082 | 
     | sb_wide/U716 | B2 v -> Z v          | AO22D4BWP40      | 0.059 | 0.078 |   0.149 |   -0.004 | 
     | sb_wide      | out_2_0[10] v        | sb_unq1          |       |       |   0.153 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.059 | 0.004 |   0.153 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.154
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[4] v |                  | 0.015 |       |   0.020 |   -0.134 | 
     | sb_wide      | in_3_4[4] v         | sb_unq1          |       |       |   0.020 |   -0.134 | 
     | sb_wide/U137 |                     | AOI22D1BWP40     | 0.015 | 0.001 |   0.020 |   -0.134 | 
     | sb_wide/U137 | B1 v -> ZN ^        | AOI22D1BWP40     | 0.029 | 0.028 |   0.049 |   -0.105 | 
     | sb_wide/U139 |                     | ND2D1BWP40       | 0.029 | 0.000 |   0.049 |   -0.105 | 
     | sb_wide/U139 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.030 | 0.027 |   0.076 |   -0.078 | 
     | sb_wide/U140 |                     | AO22D4BWP40      | 0.030 | 0.000 |   0.076 |   -0.078 | 
     | sb_wide/U140 | B2 v -> Z v         | AO22D4BWP40      | 0.064 | 0.068 |   0.144 |   -0.010 | 
     | sb_wide      | out_0_4[4] v        | sb_unq1          |       |       |   0.154 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.068 | 0.010 |   0.154 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.154
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T0[13] v |                  | 0.013 |       |   0.018 |   -0.136 | 
     | sb_wide      | in_3_0[13] v         | sb_unq1          |       |       |   0.018 |   -0.136 | 
     | sb_wide/U536 |                      | AOI22D1BWP40     | 0.013 | 0.000 |   0.018 |   -0.136 | 
     | sb_wide/U536 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.025 | 0.026 |   0.044 |   -0.110 | 
     | sb_wide/U722 |                      | ND2D1BWP40       | 0.025 | 0.000 |   0.044 |   -0.110 | 
     | sb_wide/U722 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.035 | 0.029 |   0.073 |   -0.082 | 
     | sb_wide/U723 |                      | AO22D4BWP40      | 0.035 | 0.000 |   0.073 |   -0.082 | 
     | sb_wide/U723 | B2 v -> Z v          | AO22D4BWP40      | 0.059 | 0.077 |   0.150 |   -0.004 | 
     | sb_wide      | out_2_0[13] v        | sb_unq1          |       |       |   0.154 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.060 | 0.004 |   0.154 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.156
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T3[0] v |                  | 0.031 |       |   0.027 |   -0.129 | 
     | sb_1b     | in_2_3[0] v        | sb_unq2          |       |       |   0.031 |   -0.125 | 
     | sb_1b/U24 |                    | AOI22D1BWP40     | 0.031 | 0.004 |   0.031 |   -0.125 | 
     | sb_1b/U24 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.031 | 0.034 |   0.065 |   -0.091 | 
     | sb_1b/U27 |                    | AOI21D2BWP40     | 0.031 | 0.000 |   0.065 |   -0.091 | 
     | sb_1b/U27 | A1 ^ -> ZN v       | AOI21D2BWP40     | 0.024 | 0.023 |   0.087 |   -0.069 | 
     | sb_1b/U82 |                    | AO22D2BWP40      | 0.024 | 0.000 |   0.087 |   -0.069 | 
     | sb_1b/U82 | B2 v -> Z v        | AO22D2BWP40      | 0.042 | 0.068 |   0.155 |   -0.000 | 
     | sb_1b     | out_0_3[0] v       | sb_unq2          |       |       |   0.156 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.042 | 0.000 |   0.156 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.156
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T0[0] v |                  | 0.023 |       |   0.023 |   -0.133 | 
     | sb_wide      | in_0_0[0] v         | sb_unq1          |       |       |   0.024 |   -0.132 | 
     | sb_wide/U618 |                     | AOI22D0BWP40     | 0.024 | 0.001 |   0.024 |   -0.132 | 
     | sb_wide/U618 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.035 | 0.027 |   0.051 |   -0.106 | 
     | sb_wide/U619 |                     | ND2D1BWP40       | 0.035 | 0.000 |   0.051 |   -0.106 | 
     | sb_wide/U619 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.029 | 0.028 |   0.079 |   -0.077 | 
     | sb_wide/U620 |                     | AO22D4BWP40      | 0.029 | 0.000 |   0.079 |   -0.077 | 
     | sb_wide/U620 | B2 v -> Z v         | AO22D4BWP40      | 0.056 | 0.073 |   0.152 |   -0.004 | 
     | sb_wide      | out_3_0[0] v        | sb_unq1          |       |       |   0.156 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.056 | 0.004 |   0.156 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.156
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T3[0] v |                  | 0.023 |       |   0.023 |   -0.133 | 
     | sb_1b      | in_1_3[0] v        | sb_unq2          |       |       |   0.025 |   -0.132 | 
     | sb_1b/U35  |                    | AOI22D1BWP40     | 0.023 | 0.001 |   0.025 |   -0.132 | 
     | sb_1b/U35  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.030 | 0.032 |   0.056 |   -0.100 | 
     | sb_1b/U135 |                    | AOI22D2BWP40     | 0.030 | 0.000 |   0.056 |   -0.100 | 
     | sb_1b/U135 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.025 | 0.025 |   0.081 |   -0.075 | 
     | sb_1b/U136 |                    | MUX2D4BWP40      | 0.025 | 0.000 |   0.081 |   -0.075 | 
     | sb_1b/U136 | I0 v -> Z v        | MUX2D4BWP40      | 0.052 | 0.068 |   0.150 |   -0.007 | 
     | sb_1b      | out_2_3[0] v       | sb_unq2          |       |       |   0.156 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.053 | 0.007 |   0.156 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.156
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[13] v |                  | 0.020 |       |   0.022 |   -0.135 | 
     | sb_wide      | in_3_1[13] v         | sb_unq1          |       |       |   0.023 |   -0.133 | 
     | sb_wide/U482 |                      | AOI22D1BWP40     | 0.020 | 0.001 |   0.023 |   -0.133 | 
     | sb_wide/U482 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.025 | 0.027 |   0.050 |   -0.106 | 
     | sb_wide/U807 |                      | ND2D1BWP40       | 0.025 | 0.000 |   0.050 |   -0.106 | 
     | sb_wide/U807 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.034 | 0.027 |   0.077 |   -0.079 | 
     | sb_wide/U808 |                      | AO22D4BWP40      | 0.034 | 0.000 |   0.077 |   -0.079 | 
     | sb_wide/U808 | B2 v -> Z v          | AO22D4BWP40      | 0.056 | 0.075 |   0.153 |   -0.004 | 
     | sb_wide      | out_2_1[13] v        | sb_unq1          |       |       |   0.156 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.056 | 0.004 |   0.156 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[13]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.157
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T0[13] ^ |                  | 0.026 |       |   0.024 |   -0.133 | 
     | sb_wide       | in_2_0[13] ^         | sb_unq1          |       |       |   0.025 |   -0.132 | 
     | sb_wide/U1113 |                      | AOI22D1BWP40     | 0.026 | 0.001 |   0.025 |   -0.132 | 
     | sb_wide/U1113 | B2 ^ -> ZN v         | AOI22D1BWP40     | 0.021 | 0.023 |   0.048 |   -0.110 | 
     | sb_wide/U1115 |                      | ND2D1BWP40       | 0.021 | 0.000 |   0.048 |   -0.110 | 
     | sb_wide/U1115 | A1 v -> ZN ^         | ND2D1BWP40       | 0.036 | 0.028 |   0.075 |   -0.082 | 
     | sb_wide/U1116 |                      | AO22D4BWP40      | 0.036 | 0.000 |   0.075 |   -0.082 | 
     | sb_wide/U1116 | B2 ^ -> Z ^          | AO22D4BWP40      | 0.089 | 0.079 |   0.155 |   -0.002 | 
     | sb_wide       | out_3_0[13] ^        | sb_unq1          |       |       |   0.157 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.089 | 0.002 |   0.157 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[7]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.157
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S3_T4[7] ^ |                  | 0.021 |        |   0.021 |   -0.136 | 
     | sb_wide      | in_3_4[7] ^         | sb_unq1          |       |        |   0.021 |   -0.136 | 
     | sb_wide/U953 |                     | AOI22D1BWP40     | 0.021 | -0.000 |   0.021 |   -0.136 | 
     | sb_wide/U953 | B1 ^ -> ZN v        | AOI22D1BWP40     | 0.022 |  0.021 |   0.042 |   -0.116 | 
     | sb_wide/U955 |                     | ND2D1BWP40       | 0.022 |  0.000 |   0.042 |   -0.116 | 
     | sb_wide/U955 | A1 v -> ZN ^        | ND2D1BWP40       | 0.042 |  0.030 |   0.071 |   -0.086 | 
     | sb_wide/U956 |                     | AO22D4BWP40      | 0.042 |  0.000 |   0.071 |   -0.086 | 
     | sb_wide/U956 | B2 ^ -> Z ^         | AO22D4BWP40      | 0.109 |  0.077 |   0.148 |   -0.009 | 
     | sb_wide      | out_0_4[7] ^        | sb_unq1          |       |        |   0.157 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.110 |  0.009 |   0.157 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.158
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +-----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                      |                  |       |        |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T3[11] v |                  | 0.019 |        |   0.022 |   -0.135 | 
     | sb_wide       | in_3_3[11] v         | sb_unq1          |       |        |   0.022 |   -0.136 | 
     | sb_wide/U1041 |                      | AOI22D1BWP40     | 0.019 | -0.001 |   0.022 |   -0.136 | 
     | sb_wide/U1041 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.030 |  0.029 |   0.050 |   -0.107 | 
     | sb_wide/U1043 |                      | ND2D1BWP40       | 0.030 |  0.000 |   0.050 |   -0.107 | 
     | sb_wide/U1043 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.033 |  0.029 |   0.079 |   -0.078 | 
     | sb_wide/U1044 |                      | AO22D4BWP40      | 0.033 |  0.000 |   0.079 |   -0.078 | 
     | sb_wide/U1044 | B2 v -> Z v          | AO22D4BWP40      | 0.060 |  0.072 |   0.151 |   -0.006 | 
     | sb_wide       | out_0_3[11] v        | sb_unq1          |       |        |   0.158 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.062 |  0.006 |   0.158 |    0.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.158
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S3_T0[4] v |                  | 0.014 |        |   0.019 |   -0.139 | 
     | sb_wide      | in_3_0[4] v         | sb_unq1          |       |        |   0.018 |   -0.140 | 
     | sb_wide/U509 |                     | AOI22D0BWP40     | 0.014 | -0.000 |   0.018 |   -0.140 | 
     | sb_wide/U509 | B1 v -> ZN ^        | AOI22D0BWP40     | 0.031 |  0.029 |   0.047 |   -0.111 | 
     | sb_wide/U664 |                     | ND2D1BWP40       | 0.031 |  0.000 |   0.047 |   -0.111 | 
     | sb_wide/U664 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.035 |  0.029 |   0.076 |   -0.082 | 
     | sb_wide/U665 |                     | AO22D4BWP40      | 0.035 |  0.000 |   0.076 |   -0.082 | 
     | sb_wide/U665 | B2 v -> Z v         | AO22D4BWP40      | 0.059 |  0.078 |   0.154 |   -0.004 | 
     | sb_wide      | out_2_0[4] v        | sb_unq1          |       |        |   0.158 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.060 |  0.004 |   0.158 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.159
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T1[0] v |                  | 0.015 |       |   0.020 |   -0.139 | 
     | sb_1b      | in_0_1[0] v        | sb_unq2          |       |       |   0.021 |   -0.138 | 
     | sb_1b/U98  |                    | AOI22D0BWP40     | 0.015 | 0.001 |   0.021 |   -0.138 | 
     | sb_1b/U98  | B1 v -> ZN ^       | AOI22D0BWP40     | 0.036 | 0.032 |   0.053 |   -0.106 | 
     | sb_1b/U100 |                    | AOI22D1BWP40     | 0.036 | 0.000 |   0.053 |   -0.106 | 
     | sb_1b/U100 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.027 | 0.030 |   0.083 |   -0.076 | 
     | sb_1b/U101 |                    | MUX2D3BWP40      | 0.027 | 0.000 |   0.083 |   -0.076 | 
     | sb_1b/U101 | I0 v -> Z v        | MUX2D3BWP40      | 0.053 | 0.071 |   0.154 |   -0.005 | 
     | sb_1b      | out_1_1[0] v       | sb_unq2          |       |       |   0.159 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.054 | 0.005 |   0.159 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.159
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T1[0] v |                  | 0.030 |       |   0.026 |   -0.132 | 
     | sb_1b     | in_3_1[0] v        | sb_unq2          |       |       |   0.030 |   -0.128 | 
     | sb_1b/U11 |                    | AOI211D1BWP40    | 0.032 | 0.004 |   0.030 |   -0.128 | 
     | sb_1b/U11 | A1 v -> ZN ^       | AOI211D1BWP40    | 0.043 | 0.037 |   0.067 |   -0.091 | 
     | sb_1b/U39 |                    | AOI21D1BWP40     | 0.043 | 0.000 |   0.067 |   -0.091 | 
     | sb_1b/U39 | B ^ -> ZN v        | AOI21D1BWP40     | 0.024 | 0.024 |   0.091 |   -0.068 | 
     | sb_1b/U83 |                    | AO22D2BWP40      | 0.024 | 0.000 |   0.091 |   -0.068 | 
     | sb_1b/U83 | B2 v -> Z v        | AO22D2BWP40      | 0.040 | 0.067 |   0.158 |   -0.000 | 
     | sb_1b     | out_0_1[0] v       | sb_unq2          |       |       |   0.159 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.040 | 0.000 |   0.159 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.159
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +----------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                      |                  |       |        |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T0[11] v |                  | 0.026 |        |   0.024 |   -0.135 | 
     | sb_wide      | in_0_0[11] v         | sb_unq1          |       |        |   0.023 |   -0.136 | 
     | sb_wide/U727 |                      | AOI22D0BWP40     | 0.026 | -0.001 |   0.023 |   -0.136 | 
     | sb_wide/U727 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.029 |  0.025 |   0.048 |   -0.111 | 
     | sb_wide/U728 |                      | ND2D1BWP40       | 0.029 |  0.000 |   0.048 |   -0.111 | 
     | sb_wide/U728 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.034 |  0.030 |   0.078 |   -0.082 | 
     | sb_wide/U729 |                      | AO22D4BWP40      | 0.034 |  0.000 |   0.078 |   -0.082 | 
     | sb_wide/U729 | B2 v -> Z v          | AO22D4BWP40      | 0.060 |  0.078 |   0.155 |   -0.004 | 
     | sb_wide      | out_2_0[11] v        | sb_unq1          |       |        |   0.159 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.060 |  0.004 |   0.159 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.160
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T4[8] v |                  | 0.026 |        |   0.025 |   -0.135 | 
     | sb_wide      | in_0_4[8] v         | sb_unq1          |       |        |   0.022 |   -0.139 | 
     | sb_wide/U182 |                     | AOI22D0BWP40     | 0.027 | -0.003 |   0.022 |   -0.139 | 
     | sb_wide/U182 | A2 v -> ZN ^        | AOI22D0BWP40     | 0.039 |  0.032 |   0.053 |   -0.107 | 
     | sb_wide/U183 |                     | ND2D1BWP40       | 0.039 |  0.000 |   0.053 |   -0.107 | 
     | sb_wide/U183 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.031 |  0.030 |   0.083 |   -0.077 | 
     | sb_wide/U184 |                     | AO22D4BWP40      | 0.031 |  0.000 |   0.083 |   -0.077 | 
     | sb_wide/U184 | B2 v -> Z v         | AO22D4BWP40      | 0.055 |  0.074 |   0.157 |   -0.003 | 
     | sb_wide      | out_3_4[8] v        | sb_unq1          |       |        |   0.160 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.055 |  0.003 |   0.160 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.160
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T3[10] v |                  | 0.019 |       |   0.022 |   -0.138 | 
     | sb_wide       | in_3_3[10] v         | sb_unq1          |       |       |   0.023 |   -0.137 | 
     | sb_wide/U997  |                      | AOI22D1BWP40     | 0.019 | 0.001 |   0.023 |   -0.137 | 
     | sb_wide/U997  | B1 v -> ZN ^         | AOI22D1BWP40     | 0.026 | 0.028 |   0.051 |   -0.110 | 
     | sb_wide/U999  |                      | ND2D1BWP40       | 0.026 | 0.000 |   0.051 |   -0.110 | 
     | sb_wide/U999  | A1 ^ -> ZN v         | ND2D1BWP40       | 0.039 | 0.029 |   0.080 |   -0.081 | 
     | sb_wide/U1000 |                      | AO22D4BWP40      | 0.039 | 0.000 |   0.080 |   -0.081 | 
     | sb_wide/U1000 | B2 v -> Z v          | AO22D4BWP40      | 0.060 | 0.074 |   0.154 |   -0.007 | 
     | sb_wide       | out_0_3[10] v        | sb_unq1          |       |       |   0.160 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.062 | 0.007 |   0.160 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T1[0] v |                  | 0.025 |       |   0.024 |   -0.136 | 
     | sb_1b     | in_1_1[0] v        | sb_unq2          |       |       |   0.027 |   -0.133 | 
     | sb_1b/U14 |                    | AOI22D1BWP40     | 0.025 | 0.003 |   0.027 |   -0.133 | 
     | sb_1b/U14 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.039 | 0.038 |   0.065 |   -0.096 | 
     | sb_1b/U17 |                    | AOI21D3BWP40     | 0.039 | 0.000 |   0.065 |   -0.096 | 
     | sb_1b/U17 | A1 ^ -> ZN v       | AOI21D3BWP40     | 0.023 | 0.022 |   0.087 |   -0.074 | 
     | sb_1b/U64 |                    | CKND2D1BWP40     | 0.023 | 0.000 |   0.087 |   -0.074 | 
     | sb_1b/U64 | A1 v -> ZN ^       | CKND2D1BWP40     | 0.034 | 0.027 |   0.114 |   -0.047 | 
     | sb_1b/U66 |                    | IOA21D4BWP40     | 0.034 | 0.000 |   0.114 |   -0.047 | 
     | sb_1b/U66 | B ^ -> ZN v        | IOA21D4BWP40     | 0.067 | 0.041 |   0.155 |   -0.006 | 
     | sb_1b     | out_3_1[0] v       | sb_unq2          |       |       |   0.161 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.068 | 0.006 |   0.161 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                 |                    |                  |       |       |  Time   |   Time   | 
     |-----------------+--------------------+------------------+-------+-------+---------+----------| 
     |                 | in_BUS1_S1_T4[0] v |                  | 0.027 |       |   0.025 |   -0.135 | 
     | sb_1b           | in_1_4[0] v        | sb_unq2          |       |       |   0.028 |   -0.133 | 
     | sb_1b/U19       |                    | AOI22D1BWP40     | 0.027 | 0.003 |   0.028 |   -0.133 | 
     | sb_1b/U19       | B1 v -> ZN ^       | AOI22D1BWP40     | 0.024 | 0.029 |   0.057 |   -0.104 | 
     | sb_1b/U22       |                    | AOI21D1BWP40     | 0.024 | 0.000 |   0.057 |   -0.104 | 
     | sb_1b/U22       | A1 ^ -> ZN v       | AOI21D1BWP40     | 0.024 | 0.024 |   0.081 |   -0.080 | 
     | sb_1b/FE_RC_4_0 |                    | IND2D1BWP40      | 0.024 | 0.000 |   0.081 |   -0.080 | 
     | sb_1b/FE_RC_4_0 | B1 v -> ZN ^       | IND2D1BWP40      | 0.034 | 0.028 |   0.109 |   -0.052 | 
     | sb_1b/U69       |                    | IOA21D4BWP40     | 0.034 | 0.000 |   0.109 |   -0.052 | 
     | sb_1b/U69       | B ^ -> ZN v        | IOA21D4BWP40     | 0.071 | 0.044 |   0.153 |   -0.007 | 
     | sb_1b           | out_3_4[0] v       | sb_unq2          |       |       |   0.161 |    0.000 | 
     |                 |                    | pe_tile_new_unq1 | 0.072 | 0.007 |   0.161 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                  |       |        |  Time   |   Time   | 
     |------------------+--------------------+------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S3_T2[0] ^ |                  | 0.055 |        |   0.036 |   -0.125 | 
     | sb_1b            | in_3_2[0] ^        | sb_unq2          |       |        |   0.033 |   -0.127 | 
     | sb_1b/U57        |                    | AOI211D1BWP40    | 0.055 | -0.002 |   0.033 |   -0.127 | 
     | sb_1b/U57        | A1 ^ -> ZN v       | AOI211D1BWP40    | 0.019 |  0.028 |   0.062 |   -0.099 | 
     | sb_1b/U33        |                    | AOI21D2BWP40     | 0.019 |  0.000 |   0.062 |   -0.099 | 
     | sb_1b/U33        | B v -> ZN ^        | AOI21D2BWP40     | 0.037 |  0.033 |   0.095 |   -0.066 | 
     | sb_1b/FE_RC_0_0  |                    | IND2D1BWP40      | 0.037 |  0.000 |   0.095 |   -0.066 | 
     | sb_1b/FE_RC_0_0  | B1 ^ -> ZN v       | IND2D1BWP40      | 0.019 |  0.021 |   0.116 |   -0.045 | 
     | sb_1b/FE_RC_71_0 |                    | ND2D2BWP40       | 0.019 |  0.000 |   0.116 |   -0.045 | 
     | sb_1b/FE_RC_71_0 | A1 v -> ZN ^       | ND2D2BWP40       | 0.067 |  0.044 |   0.160 |   -0.000 | 
     | sb_1b            | out_0_2[0] ^       | sb_unq2          |       |        |   0.161 |    0.000 | 
     |                  |                    | pe_tile_new_unq1 | 0.067 |  0.000 |   0.161 |    0.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T2[0] v |                  | 0.016 |       |   0.020 |   -0.141 | 
     | sb_1b     | in_0_2[0] v        | sb_unq2          |       |       |   0.021 |   -0.140 | 
     | sb_1b/U93 |                    | AOI22D0BWP40     | 0.016 | 0.001 |   0.021 |   -0.140 | 
     | sb_1b/U93 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.037 | 0.033 |   0.055 |   -0.106 | 
     | sb_1b/U95 |                    | AOI22D1BWP40     | 0.037 | 0.000 |   0.055 |   -0.106 | 
     | sb_1b/U95 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.030 | 0.032 |   0.087 |   -0.074 | 
     | sb_1b/U96 |                    | MUX2D3BWP40      | 0.030 | 0.000 |   0.087 |   -0.074 | 
     | sb_1b/U96 | I0 v -> Z v        | MUX2D3BWP40      | 0.051 | 0.070 |   0.157 |   -0.004 | 
     | sb_1b     | out_1_2[0] v       | sb_unq2          |       |       |   0.161 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.051 | 0.004 |   0.161 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T0[0] v |                  | 0.023 |       |   0.023 |   -0.138 | 
     | sb_1b      | in_1_0[0] v        | sb_unq2          |       |       |   0.025 |   -0.136 | 
     | sb_1b/U50  |                    | AOI22D1BWP40     | 0.023 | 0.002 |   0.025 |   -0.136 | 
     | sb_1b/U50  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.035 | 0.034 |   0.059 |   -0.102 | 
     | sb_1b/U125 |                    | AOI22D2BWP40     | 0.035 | 0.000 |   0.059 |   -0.102 | 
     | sb_1b/U125 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.030 | 0.028 |   0.087 |   -0.074 | 
     | sb_1b/U126 |                    | MUX2D4BWP40      | 0.030 | 0.000 |   0.087 |   -0.074 | 
     | sb_1b/U126 | I0 v -> Z v        | MUX2D4BWP40      | 0.053 | 0.067 |   0.154 |   -0.007 | 
     | sb_1b      | out_2_0[0] v       | sb_unq2          |       |       |   0.161 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.054 | 0.007 |   0.161 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S2_T3[0] v |                  | 0.031 |       |   0.027 |   -0.134 | 
     | sb_1b      | in_2_3[0] v        | sb_unq2          |       |       |   0.031 |   -0.131 | 
     | sb_1b/U60  |                    | AOI22D1BWP40     | 0.031 | 0.004 |   0.031 |   -0.131 | 
     | sb_1b/U60  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.031 | 0.034 |   0.065 |   -0.097 | 
     | sb_1b/U105 |                    | AOI22D2BWP40     | 0.031 | 0.000 |   0.065 |   -0.097 | 
     | sb_1b/U105 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.023 | 0.024 |   0.089 |   -0.073 | 
     | sb_1b/U106 |                    | MUX2D3BWP40      | 0.023 | 0.000 |   0.089 |   -0.073 | 
     | sb_1b/U106 | I0 v -> Z v        | MUX2D3BWP40      | 0.053 | 0.068 |   0.156 |   -0.005 | 
     | sb_1b      | out_1_3[0] v       | sb_unq2          |       |       |   0.161 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.054 | 0.005 |   0.161 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.161
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +--------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |                               |                      |                  |       |       |  Time   |   Time   | 
     |-------------------------------+----------------------+------------------+-------+-------+---------+----------| 
     |                               | in_BUS16_S3_T1[10] ^ |                  | 0.032 |       |   0.026 |   -0.135 | 
     | sb_wide                       | in_3_1[10] ^         | sb_unq1          |       |       |   0.027 |   -0.135 | 
     | sb_wide/U473                  |                      | AOI22D1BWP40     | 0.032 | 0.000 |   0.027 |   -0.135 | 
     | sb_wide/U473                  | B1 ^ -> ZN v         | AOI22D1BWP40     | 0.021 | 0.021 |   0.048 |   -0.113 | 
     | sb_wide/U861                  |                      | ND2D1BWP40       | 0.021 | 0.000 |   0.048 |   -0.113 | 
     | sb_wide/U861                  | A1 v -> ZN ^         | ND2D1BWP40       | 0.042 | 0.030 |   0.078 |   -0.084 | 
     | sb_wide/U862                  |                      | AO22D2BWP40      | 0.042 | 0.000 |   0.078 |   -0.084 | 
     | sb_wide/U862                  | B2 ^ -> Z ^          | AO22D2BWP40      | 0.020 | 0.044 |   0.122 |   -0.039 | 
     | sb_wide                       | out_2_1[10] ^        | sb_unq1          |       |       |   0.122 |   -0.039 | 
     | FE_OCPC267_out_BUS16_S2_T1_10 |                      | CKBD10BWP40      | 0.020 | 0.000 |   0.122 |   -0.039 | 
     | FE_OCPC267_out_BUS16_S2_T1_10 | I ^ -> Z ^           | CKBD10BWP40      | 0.041 | 0.036 |   0.158 |   -0.003 | 
     |                               |                      | pe_tile_new_unq1 | 0.041 | 0.003 |   0.161 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T0[0] v |                  | 0.023 |       |   0.023 |   -0.138 | 
     | sb_1b      | in_1_0[0] v        | sb_unq2          |       |       |   0.025 |   -0.137 | 
     | sb_1b/U48  |                    | AOI22D1BWP40     | 0.023 | 0.001 |   0.025 |   -0.137 | 
     | sb_1b/U48  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.033 | 0.033 |   0.058 |   -0.104 | 
     | sb_1b/U52  |                    | AOI21D2BWP40     | 0.033 | 0.000 |   0.058 |   -0.104 | 
     | sb_1b/U52  | A1 ^ -> ZN v       | AOI21D2BWP40     | 0.029 | 0.027 |   0.085 |   -0.076 | 
     | sb_1b/U150 |                    | ND2D1BWP40       | 0.029 | 0.000 |   0.086 |   -0.076 | 
     | sb_1b/U150 | A1 v -> ZN ^       | ND2D1BWP40       | 0.032 | 0.027 |   0.113 |   -0.049 | 
     | sb_1b/U151 |                    | IOA21D4BWP40     | 0.032 | 0.000 |   0.113 |   -0.049 | 
     | sb_1b/U151 | B ^ -> ZN v        | IOA21D4BWP40     | 0.066 | 0.043 |   0.156 |   -0.006 | 
     | sb_1b      | out_3_0[0] v       | sb_unq2          |       |       |   0.162 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.067 | 0.006 |   0.162 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S3_T4[0] ^ |                  | 0.054 |        |   0.036 |   -0.126 | 
     | sb_1b     | in_3_4[0] ^        | sb_unq2          |       |        |   0.034 |   -0.128 | 
     | sb_1b/U26 |                    | AOI211D1BWP40    | 0.055 | -0.002 |   0.034 |   -0.128 | 
     | sb_1b/U26 | A1 ^ -> ZN v       | AOI211D1BWP40    | 0.017 |  0.028 |   0.062 |   -0.100 | 
     | sb_1b/U7  |                    | AOI21D2BWP40     | 0.017 |  0.000 |   0.062 |   -0.100 | 
     | sb_1b/U7  | B v -> ZN ^        | AOI21D2BWP40     | 0.045 |  0.034 |   0.096 |   -0.066 | 
     | sb_1b/U72 |                    | ND2D1BWP40       | 0.045 |  0.000 |   0.096 |   -0.066 | 
     | sb_1b/U72 | A1 ^ -> ZN v       | ND2D1BWP40       | 0.031 |  0.032 |   0.128 |   -0.034 | 
     | sb_1b/U73 |                    | IOA21D4BWP40     | 0.031 |  0.000 |   0.128 |   -0.034 | 
     | sb_1b/U73 | B v -> ZN ^        | IOA21D4BWP40     | 0.041 |  0.033 |   0.161 |   -0.001 | 
     | sb_1b     | out_0_4[0] ^       | sb_unq2          |       |        |   0.162 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.041 |  0.001 |   0.162 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T4[0] v |                  | 0.025 |        |   0.024 |   -0.138 | 
     | sb_wide      | in_0_4[0] v         | sb_unq1          |       |        |   0.023 |   -0.139 | 
     | sb_wide/U254 |                     | AOI22D0BWP40     | 0.026 | -0.001 |   0.023 |   -0.139 | 
     | sb_wide/U254 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.030 |  0.025 |   0.048 |   -0.114 | 
     | sb_wide/U255 |                     | ND2D1BWP40       | 0.030 |  0.000 |   0.048 |   -0.114 | 
     | sb_wide/U255 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.045 |  0.033 |   0.081 |   -0.081 | 
     | sb_wide/U256 |                     | AO22D4BWP40      | 0.045 |  0.000 |   0.081 |   -0.081 | 
     | sb_wide/U256 | B2 v -> Z v         | AO22D4BWP40      | 0.054 |  0.078 |   0.159 |   -0.002 | 
     | sb_wide      | out_3_4[0] v        | sb_unq1          |       |        |   0.162 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.054 |  0.002 |   0.162 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[11] v |                  | 0.019 |       |   0.022 |   -0.140 | 
     | sb_wide      | in_3_1[11] v         | sb_unq1          |       |       |   0.023 |   -0.139 | 
     | sb_wide/U476 |                      | AOI22D1BWP40     | 0.019 | 0.001 |   0.023 |   -0.139 | 
     | sb_wide/U476 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.026 | 0.028 |   0.051 |   -0.111 | 
     | sb_wide/U868 |                      | ND2D1BWP40       | 0.026 | 0.000 |   0.051 |   -0.111 | 
     | sb_wide/U868 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.040 | 0.031 |   0.082 |   -0.080 | 
     | sb_wide/U869 |                      | AO22D4BWP40      | 0.040 | 0.000 |   0.082 |   -0.080 | 
     | sb_wide/U869 | B2 v -> Z v          | AO22D4BWP40      | 0.055 | 0.077 |   0.159 |   -0.003 | 
     | sb_wide      | out_2_1[11] v        | sb_unq1          |       |       |   0.162 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.055 | 0.003 |   0.162 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[4] v |                  | 0.017 |       |   0.021 |   -0.141 | 
     | sb_wide      | in_3_1[4] v         | sb_unq1          |       |       |   0.022 |   -0.140 | 
     | sb_wide/U455 |                     | AOI22D0BWP40     | 0.017 | 0.001 |   0.022 |   -0.140 | 
     | sb_wide/U455 | B1 v -> ZN ^        | AOI22D0BWP40     | 0.033 | 0.032 |   0.054 |   -0.109 | 
     | sb_wide/U880 |                     | ND2D1BWP40       | 0.033 | 0.000 |   0.054 |   -0.109 | 
     | sb_wide/U880 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.034 | 0.030 |   0.084 |   -0.079 | 
     | sb_wide/U881 |                     | AO22D4BWP40      | 0.034 | 0.000 |   0.084 |   -0.079 | 
     | sb_wide/U881 | B2 v -> Z v         | AO22D4BWP40      | 0.056 | 0.075 |   0.159 |   -0.004 | 
     | sb_wide      | out_2_1[4] v        | sb_unq1          |       |       |   0.162 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.056 | 0.004 |   0.162 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[13]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |                               |                      |                  |       |        |  Time   |   Time   | 
     |-------------------------------+----------------------+------------------+-------+--------+---------+----------| 
     |                               | in_BUS16_S3_T3[13] ^ |                  | 0.032 |        |   0.026 |   -0.136 | 
     | sb_wide                       | in_3_3[13] ^         | sb_unq1          |       |        |   0.024 |   -0.138 | 
     | sb_wide/U1291                 |                      | AOI22D1BWP40     | 0.032 | -0.002 |   0.024 |   -0.138 | 
     | sb_wide/U1291                 | B2 ^ -> ZN v         | AOI22D1BWP40     | 0.020 |  0.023 |   0.047 |   -0.116 | 
     | sb_wide/U1293                 |                      | ND2D1BWP40       | 0.020 |  0.000 |   0.047 |   -0.116 | 
     | sb_wide/U1293                 | A1 v -> ZN ^         | ND2D1BWP40       | 0.035 |  0.026 |   0.073 |   -0.090 | 
     | sb_wide/U1294                 |                      | AO22D2BWP40      | 0.035 |  0.000 |   0.073 |   -0.090 | 
     | sb_wide/U1294                 | B2 ^ -> Z ^          | AO22D2BWP40      | 0.021 |  0.043 |   0.116 |   -0.047 | 
     | sb_wide                       | out_1_3[13] ^        | sb_unq1          |       |        |   0.116 |   -0.047 | 
     | FE_OCPC233_out_BUS16_S1_T3_13 |                      | CKBD10BWP40      | 0.021 |  0.000 |   0.116 |   -0.047 | 
     | FE_OCPC233_out_BUS16_S1_T3_13 | I ^ -> Z ^           | CKBD10BWP40      | 0.050 |  0.035 |   0.150 |   -0.012 | 
     |                               |                      | pe_tile_new_unq1 | 0.055 |  0.012 |   0.162 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.163
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[5] v |                  | 0.019 |       |   0.023 |   -0.140 | 
     | sb_wide      | in_2_1[5] v         | sb_unq1          |       |       |   0.023 |   -0.140 | 
     | sb_wide/U513 |                     | AOI22D0BWP40     | 0.019 | 0.000 |   0.023 |   -0.140 | 
     | sb_wide/U513 | B2 v -> ZN ^        | AOI22D0BWP40     | 0.035 | 0.034 |   0.057 |   -0.106 | 
     | sb_wide/U516 |                     | ND2D1BWP40       | 0.035 | 0.000 |   0.057 |   -0.106 | 
     | sb_wide/U516 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.032 | 0.028 |   0.085 |   -0.078 | 
     | sb_wide/U517 |                     | AO22D4BWP40      | 0.032 | 0.000 |   0.085 |   -0.078 | 
     | sb_wide/U517 | B2 v -> Z v         | AO22D4BWP40      | 0.055 | 0.074 |   0.159 |   -0.004 | 
     | sb_wide      | out_3_1[5] v        | sb_unq1          |       |       |   0.163 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.056 | 0.004 |   0.163 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.163
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[11] ^ |                  | 0.022 |       |   0.022 |   -0.142 | 
     | sb_wide       | in_3_4[11] ^         | sb_unq1          |       |       |   0.022 |   -0.141 | 
     | sb_wide/U1049 |                      | AOI22D1BWP40     | 0.022 | 0.001 |   0.022 |   -0.141 | 
     | sb_wide/U1049 | B1 ^ -> ZN v         | AOI22D1BWP40     | 0.023 | 0.021 |   0.043 |   -0.120 | 
     | sb_wide/U1051 |                      | ND2D1BWP40       | 0.023 | 0.000 |   0.043 |   -0.120 | 
     | sb_wide/U1051 | A1 v -> ZN ^         | ND2D1BWP40       | 0.046 | 0.032 |   0.075 |   -0.088 | 
     | sb_wide/U1052 |                      | AO22D4BWP40      | 0.046 | 0.000 |   0.075 |   -0.088 | 
     | sb_wide/U1052 | B2 ^ -> Z ^          | AO22D4BWP40      | 0.110 | 0.078 |   0.154 |   -0.010 | 
     | sb_wide       | out_0_4[11] ^        | sb_unq1          |       |       |   0.163 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.112 | 0.010 |   0.163 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[10] v |                  | 0.016 |       |   0.020 |   -0.143 | 
     | sb_wide      | in_3_4[10] v         | sb_unq1          |       |       |   0.021 |   -0.143 | 
     | sb_wide/U989 |                      | AOI22D1BWP40     | 0.016 | 0.001 |   0.021 |   -0.143 | 
     | sb_wide/U989 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.029 | 0.029 |   0.050 |   -0.114 | 
     | sb_wide/U991 |                      | ND2D1BWP40       | 0.029 | 0.000 |   0.050 |   -0.114 | 
     | sb_wide/U991 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.036 | 0.031 |   0.080 |   -0.083 | 
     | sb_wide/U992 |                      | AO22D4BWP40      | 0.036 | 0.000 |   0.080 |   -0.083 | 
     | sb_wide/U992 | B2 v -> Z v          | AO22D4BWP40      | 0.066 | 0.072 |   0.153 |   -0.011 | 
     | sb_wide      | out_0_4[10] v        | sb_unq1          |       |       |   0.164 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.070 | 0.011 |   0.164 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[7] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[7]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T3[7] ^ |                  | 0.033 |        |   0.027 |   -0.137 | 
     | sb_wide      | in_0_3[7] ^         | sb_unq1          |       |        |   0.023 |   -0.141 | 
     | sb_wide/U970 |                     | AOI22D1BWP40     | 0.033 | -0.004 |   0.023 |   -0.141 | 
     | sb_wide/U970 | A2 ^ -> ZN v        | AOI22D1BWP40     | 0.026 |  0.025 |   0.048 |   -0.115 | 
     | sb_wide/U971 |                     | ND2D2BWP40       | 0.026 |  0.000 |   0.048 |   -0.115 | 
     | sb_wide/U971 | A2 v -> ZN ^        | ND2D2BWP40       | 0.043 |  0.032 |   0.081 |   -0.083 | 
     | sb_wide/U972 |                     | AO22D4BWP40      | 0.043 |  0.000 |   0.081 |   -0.083 | 
     | sb_wide/U972 | B2 ^ -> Z ^         | AO22D4BWP40      | 0.087 |  0.081 |   0.162 |   -0.002 | 
     | sb_wide      | out_3_3[7] ^        | sb_unq1          |       |        |   0.164 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.087 |  0.002 |   0.164 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T0[0] v |                  | 0.033 |       |   0.027 |   -0.137 | 
     | sb_1b     | in_2_0[0] v        | sb_unq2          |       |       |   0.033 |   -0.131 | 
     | sb_1b/U9  |                    | AOI22D1BWP40     | 0.034 | 0.006 |   0.033 |   -0.131 | 
     | sb_1b/U9  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.025 | 0.031 |   0.064 |   -0.100 | 
     | sb_1b/U12 |                    | AOI21D1BWP40     | 0.025 | 0.000 |   0.064 |   -0.100 | 
     | sb_1b/U12 | A1 ^ -> ZN v       | AOI21D1BWP40     | 0.030 | 0.026 |   0.090 |   -0.074 | 
     | sb_1b/U77 |                    | AO22D2BWP40      | 0.030 | 0.000 |   0.090 |   -0.074 | 
     | sb_1b/U77 | B2 v -> Z v        | AO22D2BWP40      | 0.047 | 0.072 |   0.162 |   -0.002 | 
     | sb_1b     | out_0_0[0] v       | sb_unq2          |       |       |   0.164 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.047 | 0.002 |   0.164 |    0.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[10] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[10]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                      |                  |       |        |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S0_T3[10] ^ |                  | 0.031 |        |   0.026 |   -0.138 | 
     | sb_wide       | in_0_3[10] ^         | sb_unq1          |       |        |   0.020 |   -0.143 | 
     | sb_wide/U1022 |                      | AOI22D1BWP40     | 0.031 | -0.005 |   0.020 |   -0.143 | 
     | sb_wide/U1022 | A2 ^ -> ZN v         | AOI22D1BWP40     | 0.029 |  0.026 |   0.047 |   -0.117 | 
     | sb_wide/U1023 |                      | ND2D2BWP40       | 0.029 |  0.000 |   0.047 |   -0.117 | 
     | sb_wide/U1023 | A2 v -> ZN ^         | ND2D2BWP40       | 0.040 |  0.034 |   0.081 |   -0.083 | 
     | sb_wide/U1024 |                      | AO22D4BWP40      | 0.040 |  0.000 |   0.081 |   -0.083 | 
     | sb_wide/U1024 | B2 ^ -> Z ^          | AO22D4BWP40      | 0.089 |  0.080 |   0.161 |   -0.003 | 
     | sb_wide       | out_3_3[10] ^        | sb_unq1          |       |        |   0.164 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.090 |  0.003 |   0.164 |    0.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +--------------------------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                    |                     |                  |       |       |  Time   |   Time   | 
     |--------------------+---------------------+------------------+-------+-------+---------+----------| 
     |                    | in_BUS16_S2_T0[7] v |                  | 0.016 |       |   0.020 |   -0.144 | 
     | sb_wide            | in_2_0[7] v         | sb_unq1          |       |       |   0.021 |   -0.143 | 
     | sb_wide/U957       |                     | AOI22D0BWP40     | 0.016 | 0.001 |   0.021 |   -0.143 | 
     | sb_wide/U957       | B2 v -> ZN ^        | AOI22D0BWP40     | 0.037 | 0.034 |   0.054 |   -0.110 | 
     | sb_wide/U959       |                     | CKND2D1BWP40     | 0.037 | 0.000 |   0.054 |   -0.110 | 
     | sb_wide/U959       | A1 ^ -> ZN v        | CKND2D1BWP40     | 0.029 | 0.028 |   0.083 |   -0.082 | 
     | sb_wide/FE_RC_4_0  |                     | AOI22D2BWP40     | 0.029 | 0.000 |   0.083 |   -0.082 | 
     | sb_wide/FE_RC_4_0  | B2 v -> ZN ^        | AOI22D2BWP40     | 0.025 | 0.034 |   0.116 |   -0.048 | 
     | sb_wide/FE_RC_46_0 |                     | INVD3BWP40       | 0.025 | 0.000 |   0.116 |   -0.048 | 
     | sb_wide/FE_RC_46_0 | I ^ -> ZN v         | INVD3BWP40       | 0.063 | 0.046 |   0.162 |   -0.002 | 
     | sb_wide            | out_3_0[7] v        | sb_unq1          |       |       |   0.164 |    0.000 | 
     |                    |                     | pe_tile_new_unq1 | 0.063 | 0.002 |   0.164 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[13] v |                  | 0.015 |       |   0.020 |   -0.144 | 
     | sb_wide       | in_3_4[13] v         | sb_unq1          |       |       |   0.020 |   -0.144 | 
     | sb_wide/U1101 |                      | AOI22D1BWP40     | 0.015 | 0.000 |   0.020 |   -0.144 | 
     | sb_wide/U1101 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.027 | 0.028 |   0.048 |   -0.116 | 
     | sb_wide/U1103 |                      | CKND2D1BWP40     | 0.027 | 0.000 |   0.048 |   -0.116 | 
     | sb_wide/U1103 | A1 ^ -> ZN v         | CKND2D1BWP40     | 0.039 | 0.031 |   0.079 |   -0.085 | 
     | sb_wide/U1104 |                      | AO22D4BWP40      | 0.039 | 0.000 |   0.079 |   -0.085 | 
     | sb_wide/U1104 | B2 v -> Z v          | AO22D4BWP40      | 0.065 | 0.074 |   0.153 |   -0.011 | 
     | sb_wide       | out_0_4[13] v        | sb_unq1          |       |       |   0.164 |    0.000 | 
     |               |                      | pe_tile_new_unq1 | 0.069 | 0.011 |   0.164 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T1[6] v |                  | 0.026 |       |   0.025 |   -0.140 | 
     | sb_wide      | in_0_1[6] v         | sb_unq1          |       |       |   0.026 |   -0.139 | 
     | sb_wide/U465 |                     | AOI22D1BWP40     | 0.027 | 0.001 |   0.026 |   -0.139 | 
     | sb_wide/U465 | A2 v -> ZN ^        | AOI22D1BWP40     | 0.043 | 0.026 |   0.052 |   -0.112 | 
     | sb_wide/U466 |                     | ND2D1BWP40       | 0.043 | 0.000 |   0.052 |   -0.112 | 
     | sb_wide/U466 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.036 | 0.033 |   0.085 |   -0.079 | 
     | sb_wide/U467 |                     | AO22D4BWP40      | 0.036 | 0.000 |   0.085 |   -0.079 | 
     | sb_wide/U467 | B2 v -> Z v         | AO22D4BWP40      | 0.056 | 0.075 |   0.161 |   -0.004 | 
     | sb_wide      | out_3_1[6] v        | sb_unq1          |       |       |   0.165 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.056 | 0.004 |   0.165 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T2[0] v |                  | 0.024 |       |   0.024 |   -0.140 | 
     | sb_1b      | in_1_2[0] v        | sb_unq2          |       |       |   0.026 |   -0.138 | 
     | sb_1b/U40  |                    | AOI22D1BWP40     | 0.024 | 0.002 |   0.026 |   -0.138 | 
     | sb_1b/U40  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.038 | 0.037 |   0.063 |   -0.102 | 
     | sb_1b/U115 |                    | AOI22D3BWP40     | 0.038 | 0.000 |   0.063 |   -0.102 | 
     | sb_1b/U115 | A2 ^ -> ZN v       | AOI22D3BWP40     | 0.025 | 0.026 |   0.089 |   -0.076 | 
     | sb_1b/U116 |                    | MUX2D4BWP40      | 0.025 | 0.000 |   0.089 |   -0.075 | 
     | sb_1b/U116 | I0 v -> Z v        | MUX2D4BWP40      | 0.052 | 0.068 |   0.158 |   -0.007 | 
     | sb_1b      | out_2_2[0] v       | sb_unq2          |       |       |   0.165 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.054 | 0.007 |   0.165 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[1] v |                  | 0.019 |       |   0.021 |   -0.143 | 
     | sb_wide      | in_0_3[1] v         | sb_unq1          |       |       |   0.021 |   -0.143 | 
     | sb_wide/U150 |                     | AOI22D2BWP40     | 0.019 | 0.000 |   0.021 |   -0.143 | 
     | sb_wide/U150 | A2 v -> ZN ^        | AOI22D2BWP40     | 0.046 | 0.029 |   0.050 |   -0.115 | 
     | sb_wide/U151 |                     | CKND2D2BWP40     | 0.046 | 0.000 |   0.050 |   -0.115 | 
     | sb_wide/U151 | A2 ^ -> ZN v        | CKND2D2BWP40     | 0.040 | 0.035 |   0.085 |   -0.079 | 
     | sb_wide/U152 |                     | AO22D4BWP40      | 0.040 | 0.000 |   0.086 |   -0.079 | 
     | sb_wide/U152 | B2 v -> Z v         | AO22D4BWP40      | 0.053 | 0.077 |   0.162 |   -0.002 | 
     | sb_wide      | out_3_3[1] v        | sb_unq1          |       |       |   0.165 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.053 | 0.002 |   0.165 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T4[0] v |                  | 0.027 |       |   0.025 |   -0.139 | 
     | sb_1b      | in_1_4[0] v        | sb_unq2          |       |       |   0.028 |   -0.137 | 
     | sb_1b/U30  |                    | AOI22D1BWP40     | 0.027 | 0.003 |   0.028 |   -0.137 | 
     | sb_1b/U30  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.035 | 0.035 |   0.064 |   -0.101 | 
     | sb_1b/U130 |                    | AOI22D2BWP40     | 0.035 | 0.000 |   0.064 |   -0.101 | 
     | sb_1b/U130 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.025 | 0.026 |   0.089 |   -0.076 | 
     | sb_1b/U131 |                    | MUX2D4BWP40      | 0.025 | 0.000 |   0.089 |   -0.076 | 
     | sb_1b/U131 | I0 v -> Z v        | MUX2D4BWP40      | 0.056 | 0.066 |   0.155 |   -0.010 | 
     | sb_1b      | out_2_4[0] v       | sb_unq2          |       |       |   0.165 |    0.000 | 
     |            |                    | pe_tile_new_unq1 | 0.059 | 0.010 |   0.165 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[6] v |                  | 0.018 |       |   0.021 |   -0.144 | 
     | sb_wide      | in_0_3[6] v         | sb_unq1          |       |       |   0.022 |   -0.144 | 
     | sb_wide/U118 |                     | AOI22D2BWP40     | 0.018 | 0.001 |   0.022 |   -0.144 | 
     | sb_wide/U118 | A2 v -> ZN ^        | AOI22D2BWP40     | 0.047 | 0.030 |   0.051 |   -0.114 | 
     | sb_wide/U119 |                     | ND2D2BWP40       | 0.047 | 0.000 |   0.052 |   -0.113 | 
     | sb_wide/U119 | A2 ^ -> ZN v        | ND2D2BWP40       | 0.038 | 0.035 |   0.087 |   -0.078 | 
     | sb_wide/U120 |                     | AO22D4BWP40      | 0.038 | 0.000 |   0.087 |   -0.078 | 
     | sb_wide/U120 | B2 v -> Z v         | AO22D4BWP40      | 0.053 | 0.076 |   0.163 |   -0.002 | 
     | sb_wide      | out_3_3[6] v        | sb_unq1          |       |       |   0.165 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.053 | 0.002 |   0.165 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T3[0] v |                  | 0.021 |        |   0.023 |   -0.143 | 
     | sb_wide      | in_0_3[0] v         | sb_unq1          |       |        |   0.021 |   -0.144 | 
     | sb_wide/U250 |                     | AOI22D2BWP40     | 0.021 | -0.001 |   0.021 |   -0.144 | 
     | sb_wide/U250 | A1 v -> ZN ^        | AOI22D2BWP40     | 0.041 |  0.031 |   0.052 |   -0.113 | 
     | sb_wide/U251 |                     | CKND2D2BWP40     | 0.041 |  0.000 |   0.052 |   -0.113 | 
     | sb_wide/U251 | A2 ^ -> ZN v        | CKND2D2BWP40     | 0.045 |  0.031 |   0.083 |   -0.082 | 
     | sb_wide/U252 |                     | AO22D4BWP40      | 0.045 |  0.001 |   0.084 |   -0.081 | 
     | sb_wide/U252 | B2 v -> Z v         | AO22D4BWP40      | 0.053 |  0.078 |   0.163 |   -0.002 | 
     | sb_wide      | out_3_3[0] v        | sb_unq1          |       |        |   0.165 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.054 |  0.002 |   0.165 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T0[0] v |                  | 0.016 |        |   0.020 |   -0.145 | 
     | sb_1b     | in_0_0[0] v        | sb_unq2          |       |        |   0.020 |   -0.145 | 
     | sb_1b/U88 |                    | AOI22D0BWP40     | 0.016 | -0.000 |   0.020 |   -0.145 | 
     | sb_1b/U88 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.049 |  0.040 |   0.060 |   -0.105 | 
     | sb_1b/U90 |                    | AOI22D2BWP40     | 0.049 |  0.000 |   0.060 |   -0.105 | 
     | sb_1b/U90 | B1 ^ -> ZN v       | AOI22D2BWP40     | 0.024 |  0.032 |   0.092 |   -0.073 | 
     | sb_1b/U91 |                    | MUX2D3BWP40      | 0.024 |  0.000 |   0.092 |   -0.073 | 
     | sb_1b/U91 | I0 v -> Z v        | MUX2D3BWP40      | 0.054 |  0.068 |   0.160 |   -0.005 | 
     | sb_1b     | out_1_0[0] v       | sb_unq2          |       |        |   0.165 |    0.000 | 
     |           |                    | pe_tile_new_unq1 | 0.054 |  0.005 |   0.165 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.166
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[4] v |                  | 0.019 |       |   0.023 |   -0.143 | 
     | sb_wide      | in_2_1[4] v         | sb_unq1          |       |       |   0.023 |   -0.143 | 
     | sb_wide/U528 |                     | AOI22D0BWP40     | 0.019 | 0.000 |   0.023 |   -0.143 | 
     | sb_wide/U528 | B2 v -> ZN ^        | AOI22D0BWP40     | 0.035 | 0.034 |   0.057 |   -0.109 | 
     | sb_wide/U531 |                     | CKND2D1BWP40     | 0.035 | 0.000 |   0.057 |   -0.109 | 
     | sb_wide/U531 | A1 ^ -> ZN v        | CKND2D1BWP40     | 0.034 | 0.031 |   0.087 |   -0.078 | 
     | sb_wide/U532 |                     | AO22D4BWP40      | 0.034 | 0.000 |   0.087 |   -0.078 | 
     | sb_wide/U532 | B2 v -> Z v         | AO22D4BWP40      | 0.055 | 0.075 |   0.162 |   -0.004 | 
     | sb_wide      | out_3_1[4] v        | sb_unq1          |       |       |   0.166 |    0.000 | 
     |              |                     | pe_tile_new_unq1 | 0.055 | 0.004 |   0.166 |    0.000 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.166
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +----------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                      |                  |       |        |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T4[15] v |                  | 0.023 |        |   0.023 |   -0.143 | 
     | sb_wide      | in_0_4[15] v         | sb_unq1          |       |        |   0.022 |   -0.144 | 
     | sb_wide/U154 |                      | AOI22D0BWP40     | 0.024 | -0.001 |   0.022 |   -0.144 | 
     | sb_wide/U154 | A2 v -> ZN ^         | AOI22D0BWP40     | 0.049 |  0.036 |   0.058 |   -0.108 | 
     | sb_wide/U155 |                      | ND2D2BWP40       | 0.049 |  0.000 |   0.058 |   -0.108 | 
     | sb_wide/U155 | A2 ^ -> ZN v         | ND2D2BWP40       | 0.031 |  0.031 |   0.089 |   -0.077 | 
     | sb_wide/U156 |                      | AO22D4BWP40      | 0.031 |  0.000 |   0.089 |   -0.077 | 
     | sb_wide/U156 | B2 v -> Z v          | AO22D4BWP40      | 0.054 |  0.074 |   0.163 |   -0.003 | 
     | sb_wide      | out_3_4[15] v        | sb_unq1          |       |        |   0.166 |    0.000 | 
     |              |                      | pe_tile_new_unq1 | 0.054 |  0.003 |   0.166 |    0.000 | 
     +----------------------------------------------------------------------------------------------+ 

