/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [26:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [35:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [20:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_22z ? celloutsig_0_4z[8] : celloutsig_0_6z;
  assign celloutsig_0_33z = ~(celloutsig_0_30z | celloutsig_0_27z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | in_data[156]);
  assign celloutsig_1_7z = ~(_00_ | celloutsig_1_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_0z[2] | celloutsig_1_5z);
  assign celloutsig_0_41z = ~((celloutsig_0_1z | celloutsig_0_35z[5]) & celloutsig_0_17z[13]);
  assign celloutsig_1_1z = ~((in_data[161] | in_data[142]) & celloutsig_1_0z[0]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z | _01_) & celloutsig_0_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[6] | celloutsig_0_7z[19]) & celloutsig_0_3z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_10z) & celloutsig_0_4z[12]);
  assign celloutsig_0_2z = ~((in_data[34] | in_data[73]) & celloutsig_0_1z);
  assign celloutsig_1_13z = celloutsig_1_3z | ~(_02_);
  assign celloutsig_0_14z = celloutsig_0_1z | ~(_01_);
  reg [10:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 11'h000;
    else _18_ <= in_data[48:38];
  assign { _04_[10:8], _01_, _04_[6:0] } = _18_;
  reg [26:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 27'h0000000;
    else _19_ <= { in_data[186:161], celloutsig_1_1z };
  assign { _03_[26:14], _00_, _03_[12:11], _02_, _03_[9:0] } = _19_;
  assign celloutsig_0_32z = { in_data[42:40], celloutsig_0_22z } || { _04_[3:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_3z = { _04_[4:1], celloutsig_0_1z } || in_data[87:83];
  assign celloutsig_1_3z = _03_[26:23] || in_data[147:144];
  assign celloutsig_1_6z = { in_data[160:149], celloutsig_1_5z } || { _03_[25:14], _00_ };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } || { in_data[161:155], celloutsig_1_1z };
  assign celloutsig_0_5z = { _04_[10:8], _01_, _04_[6:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } || { _04_[10:8], _01_, _04_[6:0] };
  assign celloutsig_0_8z = { in_data[79:71], celloutsig_0_2z } || { celloutsig_0_7z[16:9], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = _04_[10:8] || in_data[34:32];
  assign celloutsig_0_22z = { celloutsig_0_17z[4:1], celloutsig_0_9z } || celloutsig_0_13z[15:11];
  assign celloutsig_0_35z = - in_data[79:72];
  assign celloutsig_0_4z = - { _04_[10:8], _01_, _04_[6:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = - _03_[21:18];
  assign celloutsig_0_7z = - { in_data[15:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = - celloutsig_0_11z[17:1];
  assign celloutsig_0_24z = - celloutsig_0_7z[7:2];
  assign celloutsig_1_5z = { _03_[16:14], _00_, _03_[12:11], _02_, _03_[9:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } !== { _03_[22:14], _00_, _03_[12:11], _02_, _03_[9:5], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { _03_[26:19], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z } !== in_data[159:139];
  assign celloutsig_1_18z = { _00_, _03_[12:11], _02_, celloutsig_1_13z } !== { celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_1_19z = { celloutsig_1_12z[6:5], celloutsig_1_11z, celloutsig_1_7z } !== { celloutsig_1_17z[6], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_10z = { celloutsig_0_7z[9:2], celloutsig_0_6z } !== in_data[11:3];
  assign celloutsig_0_30z = { celloutsig_0_29z[15:8], celloutsig_0_1z } !== { in_data[25:19], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_42z = { celloutsig_0_25z[30:23], celloutsig_0_41z } << { celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[126:124] << in_data[109:107];
  assign celloutsig_1_17z = { celloutsig_1_0z[1:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_15z } << in_data[187:181];
  assign celloutsig_0_18z = { _04_[8], _01_, _04_[6:4] } << celloutsig_0_4z[8:4];
  assign celloutsig_0_19z = celloutsig_0_13z[9:3] << { celloutsig_0_7z[14], celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_7z[20:2], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_21z } << { in_data[55:39], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_43z = celloutsig_0_25z[28:8] - { celloutsig_0_13z[12:10], celloutsig_0_2z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_1_12z = { _03_[20:14], celloutsig_1_3z, celloutsig_1_1z } - { celloutsig_1_11z[2:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[74:58], celloutsig_0_2z, celloutsig_0_10z } - celloutsig_0_7z[18:0];
  assign celloutsig_0_13z = { in_data[94:87], celloutsig_0_12z, _04_[10:8], _01_, _04_[6:0] } - { celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_4z[4:2], celloutsig_0_2z, celloutsig_0_2z } - { celloutsig_0_18z[4:1], celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_19z[6:2], _04_[10:8], _01_, _04_[6:0] } - { celloutsig_0_21z[3:1], _04_[10:8], _01_, _04_[6:0], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_23z[14:0], celloutsig_0_3z } - celloutsig_0_13z[19:4];
  assign { _03_[13], _03_[10] } = { _00_, _02_ };
  assign _04_[7] = _01_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
