
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003638                       # Number of seconds simulated
sim_ticks                                  3637530198                       # Number of ticks simulated
final_tick                               533208874452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68532                       # Simulator instruction rate (inst/s)
host_op_rate                                    86732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 123007                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890680                       # Number of bytes of host memory used
host_seconds                                 29571.76                       # Real time elapsed on the host
sim_insts                                  2026621611                       # Number of instructions simulated
sim_ops                                    2564825110                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       307712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::total               401536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       128000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            128000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3137                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1000                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1000                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1583492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84593662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1372360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22837474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               110386987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1583492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1372360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2955852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35188711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35188711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35188711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1583492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84593662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1372360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22837474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145575699                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8723095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087905                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536370                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206316                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1259755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194250                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299404                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792247                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087905                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493654                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037963                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        789778                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1631583                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8531526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.415075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.314388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4934545     57.84%     57.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354430      4.15%     61.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337009      3.95%     65.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314717      3.69%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          263743      3.09%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187257      2.19%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134410      1.58%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209365      2.45%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796050     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8531526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353992                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.925033                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471928                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       755815                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436849                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42281                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824650                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495845                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19962560                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10404                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824650                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3653536                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         395210                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290726                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287757                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364968                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157554                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26845216                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90206932                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90206932                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10050070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699871                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23847                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413956                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18044429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14603565                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23492                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5712889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17469136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          212                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8531526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.711718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3051718     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714076     20.09%     55.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353858     15.87%     71.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815164      9.55%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835131      9.79%     91.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381364      4.47%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242700      2.84%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67383      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70132      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8531526                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63729     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20950     19.19%     77.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24485     22.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010094     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200533      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543468     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847876      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14603565                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674127                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109164                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37871311                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23761002                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14232024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712729                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45584                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667553                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233216                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824650                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         307097                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13937                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18047893                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899913                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015184                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1842                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1445                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238784                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14362701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465530                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240863                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300070                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834540                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.646514                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14242653                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14232024                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202561                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905003                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369507                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5809484                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205439                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7706876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.588087                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.112746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3118101     40.46%     40.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048995     26.59%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849367     11.02%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431178      5.59%     83.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449298      5.83%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226108      2.93%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155496      2.02%     94.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89443      1.16%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338890      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7706876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338890                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25416506                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36922568                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 191569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872309                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872309                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64923051                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19473683                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728525                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8723095                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3228572                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2628038                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217876                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1322772                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258625                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          340933                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9725                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3382954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17614537                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3228572                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1599558                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3905566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1121995                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        502268                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1657835                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8692928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4787362     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          403215      4.64%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          403085      4.64%     64.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          502667      5.78%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156626      1.80%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          196596      2.26%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163822      1.88%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152772      1.76%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1926783     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8692928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370118                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019299                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3547469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       474623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3733584                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35416                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901829                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548198                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21008905                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1758                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901829                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3708082                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49722                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       238221                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3606051                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       189016                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20286654                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        117398                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50953                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28471151                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94523986                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94523986                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17703261                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10767830                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3767                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2010                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           519467                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1879082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9165                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       300594                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19077120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15365827                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31905                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6352506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19194483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8692928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3093214     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1804426     20.76%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1207115     13.89%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       838332      9.64%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       835597      9.61%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       401324      4.62%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       379414      4.36%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61365      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72141      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8692928                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97499     75.52%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16320     12.64%     88.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15281     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12843500     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192381      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1756      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1519021      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809169      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15365827                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761511                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129100                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008402                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39585585                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25433532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14937496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15494927                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18834                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723591                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240983                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901829                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26090                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4352                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19080904                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1879082                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974539                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1989                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254366                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15101033                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1419356                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264792                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2200968                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2157096                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            781612                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731155                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14954990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14937496                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9700788                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27375792                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712408                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354356                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10297638                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12693870                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6387064                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219499                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7791099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629278                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3072579     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2125110     27.28%     66.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       863685     11.09%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       470823      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       413070      5.30%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167640      2.15%     91.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187940      2.41%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111215      1.43%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379037      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7791099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10297638                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12693870                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1889047                       # Number of memory references committed
system.switch_cpus1.commit.loads              1155491                       # Number of loads committed
system.switch_cpus1.commit.membars               1784                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1842129                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11426973                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       262349                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379037                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26492814                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39064541                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10297638                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12693870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10297638                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847097                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847097                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180503                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180503                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67782667                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20757821                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19400027                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3584                       # number of misc regfile writes
system.l20.replacements                          2449                       # number of replacements
system.l20.tagsinuse                      4094.951681                       # Cycle average of tags in use
system.l20.total_refs                          502600                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6545                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.791444                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.412334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.629507                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1193.219342                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2852.690498                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009431                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.291313                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696458                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999744                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7984                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7985                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1651                       # number of Writeback hits
system.l20.Writeback_hits::total                 1651                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8033                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8034                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8033                       # number of overall hits
system.l20.overall_hits::total                   8034                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2404                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2404                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2404                       # number of overall misses
system.l20.overall_misses::total                 2449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6816030                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    228850111                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      235666141                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6816030                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    228850111                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       235666141                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6816030                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    228850111                       # number of overall miss cycles
system.l20.overall_miss_latency::total      235666141                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10388                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10434                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1651                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1651                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10483                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10483                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.231421                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.234713                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.230334                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.233616                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.230334                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.233616                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 95195.553661                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96229.538996                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 95195.553661                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96229.538996                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 95195.553661                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96229.538996                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 604                       # number of writebacks
system.l20.writebacks::total                      604                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2404                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2404                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2404                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6481675                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    211018736                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    217500411                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6481675                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    211018736                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    217500411                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6481675                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    211018736                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    217500411                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231421                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.234713                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.230334                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.233616                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.230334                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.233616                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144037.222222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87778.176373                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88811.927726                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144037.222222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87778.176373                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88811.927726                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144037.222222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87778.176373                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88811.927726                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           688                       # number of replacements
system.l21.tagsinuse                      4094.510645                       # Cycle average of tags in use
system.l21.total_refs                          280345                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4784                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.600543                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          115.480671                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.000059                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   341.010020                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3601.019895                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028194                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009033                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.083254                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.879155                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999636                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3352                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3353                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1039                       # number of Writeback hits
system.l21.Writeback_hits::total                 1039                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3393                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3394                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3393                       # number of overall hits
system.l21.overall_hits::total                   3394                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          649                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  688                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          649                       # number of demand (read+write) misses
system.l21.demand_misses::total                   688                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          649                       # number of overall misses
system.l21.overall_misses::total                  688                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7417610                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     57773538                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       65191148                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7417610                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     57773538                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        65191148                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7417610                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     57773538                       # number of overall miss cycles
system.l21.overall_miss_latency::total       65191148                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4001                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4041                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1039                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1039                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4042                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4082                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4042                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4082                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.162209                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.170255                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.160564                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168545                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.160564                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168545                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190195.128205                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89019.318952                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94754.575581                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190195.128205                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89019.318952                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94754.575581                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190195.128205                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89019.318952                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94754.575581                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 396                       # number of writebacks
system.l21.writebacks::total                      396                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          649                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             688                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          649                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              688                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          649                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             688                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7121634                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     52741811                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     59863445                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7121634                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     52741811                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     59863445                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7121634                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     52741811                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     59863445                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.162209                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.170255                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.160564                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168545                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.160564                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168545                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       182606                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81266.272727                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87010.821221                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       182606                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81266.272727                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87010.821221                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       182606                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81266.272727                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87010.821221                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               579.816085                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640203                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706371.725724                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.012785                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.803300                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067328                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861864                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929192                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631509                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631509                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631509                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10752696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10752696                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10752696                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10752696                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10752696                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10752696                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1631583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1631583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1631583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1631583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1631583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1631583                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 145306.702703                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 145306.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 145306.702703                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6996640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6996640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6996640                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152100.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374159                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16307.318713                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.272321                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.727679                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899501                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100499                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129428                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778467                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907895                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907895                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907895                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907895                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36927                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          178                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37105                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37105                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37105                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1522711943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1522711943                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5279198                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5279198                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1527991141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1527991141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1527991141                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1527991141                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945000                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031660                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019077                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41235.733826                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41235.733826                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29658.415730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29658.415730                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41180.195149                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41180.195149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41180.195149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41180.195149                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1651                       # number of writebacks
system.cpu0.dcache.writebacks::total             1651                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26539                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26668                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26668                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26668                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26668                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10388                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10388                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    302354855                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    302354855                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       951296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       951296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    303306151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    303306151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    303306151                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    303306151                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005366                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005366                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005366                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005366                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29106.166250                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29106.166250                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19414.204082                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19414.204082                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29060.664080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29060.664080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29060.664080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29060.664080                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.989398                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007990524                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1984233.314961                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.989398                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060880                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810880                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1657776                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1657776                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1657776                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1657776                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1657776                       # number of overall hits
system.cpu1.icache.overall_hits::total        1657776                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11506207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11506207                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11506207                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11506207                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11506207                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11506207                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1657835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1657835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1657835                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1657835                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1657835                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1657835                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195020.457627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195020.457627                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195020.457627                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195020.457627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195020.457627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195020.457627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7518658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7518658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7518658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7518658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7518658                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7518658                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187966.450000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187966.450000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187966.450000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187966.450000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187966.450000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187966.450000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4042                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148919581                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4298                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34648.576315                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.136181                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.863819                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871626                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128374                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1112444                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1112444                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       729684                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        729684                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1842128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1842128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1842128                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1842128                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7807                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7976                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7976                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7976                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7976                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    255151370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    255151370                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5729814                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5729814                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    260881184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    260881184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    260881184                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    260881184                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1120251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1120251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       729853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       729853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1850104                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1850104                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1850104                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1850104                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006969                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006969                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004311                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004311                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004311                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004311                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32682.383758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32682.383758                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33904.224852                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33904.224852                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32708.272818                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32708.272818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32708.272818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32708.272818                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu1.dcache.writebacks::total             1039                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3806                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3806                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3934                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3934                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4001                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4042                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4042                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     88869169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     88869169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       974360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       974360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     89843529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     89843529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     89843529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     89843529                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22211.739315                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22211.739315                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23764.878049                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23764.878049                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22227.493568                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22227.493568                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22227.493568                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22227.493568                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
