Running: D:\Programs\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Documents/Year 3/Term 6/Xilinx Programs/Week 2/Alu_control/Test_isim_beh.exe -prj D:/Documents/Year 3/Term 6/Xilinx Programs/Week 2/Alu_control/Test_beh.prj work.Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Documents/Year 3/Term 6/Xilinx Programs/Week 2/Alu_control/ALU_Control.vhd" into library work
Parsing VHDL file "D:/Documents/Year 3/Term 6/Xilinx Programs/Week 2/Alu_control/Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Documents/Year 3/Term 6/Xilinx Programs/Week 2/Alu_control/Test_isim_beh.exe
Fuse Memory Usage: 30924 KB
Fuse CPU Usage: 311 ms
