{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742764040784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742764040789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:07:20 2025 " "Processing started: Sun Mar 23 14:07:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742764040789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764040789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764040789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742764041949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742764041949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfogenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfogenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfoGenerator " "Found entity 1: lfoGenerator" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742764051300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdDisplay.sv(86) " "Verilog HDL information at lcdDisplay.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742764051321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcddisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742764051322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lfoGenerator " "Elaborating entity \"lfoGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742764051417 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_CSB lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_CSB used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764051424 "|lfoGenerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_SCLK lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_SCLK used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_DIN lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_DIN used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_CSB 0 lfoGenerator.sv(20) " "Net \"DAC_CSB\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_SCLK 0 lfoGenerator.sv(20) " "Net \"DAC_SCLK\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_DIN 0 lfoGenerator.sv(20) " "Net \"DAC_DIN\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[3\] lfoGenerator.sv(16) " "Output port \"GPIO_0\[3\]\" at lfoGenerator.sv(16) has no driver" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742764051426 "|lfoGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcdInst_0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcdInst_0\"" {  } { { "lfoGenerator.sv" "lcdInst_0" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742764051427 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lcdDisplay.sv(96) " "Verilog HDL warning at lcdDisplay.sv(96): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 96 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742764051428 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdDisplay.sv(109) " "Verilog HDL assignment warning at lcdDisplay.sv(109): truncated value with size 32 to match size of target (5)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742764051429 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdDisplay.sv(130) " "Verilog HDL assignment warning at lcdDisplay.sv(130): truncated value with size 32 to match size of target (5)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742764051430 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state lcdDisplay.sv(104) " "Verilog HDL Always Construct warning at lcdDisplay.sv(104): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742764051430 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "lcdDisplay.sv(104) " "SystemVerilog RTL Coding error at lcdDisplay.sv(104): always_comb construct does not infer purely combinational logic." {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 104 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1742764051431 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 lcdDisplay.sv(9) " "Net \"rst\" at lcdDisplay.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764051431 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WRITE_DATA lcdDisplay.sv(107) " "Inferred latch for \"next_state.WRITE_DATA\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051431 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READY lcdDisplay.sv(107) " "Inferred latch for \"next_state.READY\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051431 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CLEAR_DISPLAY lcdDisplay.sv(107) " "Inferred latch for \"next_state.CLEAR_DISPLAY\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051431 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ENTRY_MODE lcdDisplay.sv(107) " "Inferred latch for \"next_state.ENTRY_MODE\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051431 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DISPLAY_CONTROL lcdDisplay.sv(107) " "Inferred latch for \"next_state.DISPLAY_CONTROL\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051432 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FUNCTION_SET lcdDisplay.sv(107) " "Inferred latch for \"next_state.FUNCTION_SET\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051432 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT lcdDisplay.sv(107) " "Inferred latch for \"next_state.INIT\" at lcdDisplay.sv(107)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051433 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lcd_controller:lcdInst_0 " "Can't elaborate user hierarchy \"lcd_controller:lcdInst_0\"" {  } { { "lfoGenerator.sv" "lcdInst_0" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742764051434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/LV6/ELEX7660/lfoGenerator/output_files/lfoGenerator.map.smsg " "Generated suppressed messages file Z:/LV6/ELEX7660/lfoGenerator/output_files/lfoGenerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742764051707 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 23 14:07:31 2025 " "Processing ended: Sun Mar 23 14:07:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742764051707 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742764051707 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742764051707 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764051707 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764052694 ""}
