
Serwo_Arm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000c28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000bb4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  00800100  00800100  00000c28  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c28  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c58  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000c98  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f6f  00000000  00000000  00000d50  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000886  00000000  00000000  00001cbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000963  00000000  00000000  00002545  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001f0  00000000  00000000  00002ea8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000568  00000000  00000000  00003098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009d4  00000000  00000000  00003600  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00003fd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	aa 32       	cpi	r26, 0x2A	; 42
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 49 03 	call	0x692	; 0x692 <main>
  88:	0c 94 d8 05 	jmp	0xbb0	; 0xbb0 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <AverageOf10XYZ>:
	return 1;												/* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
	if (status == 0x20)										/* Check weather SLA+W transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
  90:	af 92       	push	r10
  92:	bf 92       	push	r11
  94:	ef 92       	push	r14
  96:	ff 92       	push	r15
  98:	0f 93       	push	r16
  9a:	1f 93       	push	r17
  9c:	cf 93       	push	r28
  9e:	df 93       	push	r29
  a0:	cd b7       	in	r28, 0x3d	; 61
  a2:	de b7       	in	r29, 0x3e	; 62
  a4:	c8 57       	subi	r28, 0x78	; 120
  a6:	d1 09       	sbc	r29, r1
  a8:	0f b6       	in	r0, 0x3f	; 63
  aa:	f8 94       	cli
  ac:	de bf       	out	0x3e, r29	; 62
  ae:	0f be       	out	0x3f, r0	; 63
  b0:	cd bf       	out	0x3d, r28	; 61
  b2:	a0 90 00 01 	lds	r10, 0x0100	; 0x800100 <_edata>
  b6:	b0 90 01 01 	lds	r11, 0x0101	; 0x800101 <_edata+0x1>
  ba:	d5 01       	movw	r26, r10
  bc:	aa 0f       	add	r26, r26
  be:	bb 1f       	adc	r27, r27
  c0:	aa 0f       	add	r26, r26
  c2:	bb 1f       	adc	r27, r27
  c4:	e1 e0       	ldi	r30, 0x01	; 1
  c6:	f0 e0       	ldi	r31, 0x00	; 0
  c8:	ec 0f       	add	r30, r28
  ca:	fd 1f       	adc	r31, r29
  cc:	ea 0f       	add	r30, r26
  ce:	fb 1f       	adc	r31, r27
  d0:	60 83       	st	Z, r22
  d2:	71 83       	std	Z+1, r23	; 0x01
  d4:	82 83       	std	Z+2, r24	; 0x02
  d6:	93 83       	std	Z+3, r25	; 0x03
  d8:	20 a7       	std	Z+40, r18	; 0x28
  da:	31 a7       	std	Z+41, r19	; 0x29
  dc:	42 a7       	std	Z+42, r20	; 0x2a
  de:	53 a7       	std	Z+43, r21	; 0x2b
  e0:	e1 e5       	ldi	r30, 0x51	; 81
  e2:	f0 e0       	ldi	r31, 0x00	; 0
  e4:	ec 0f       	add	r30, r28
  e6:	fd 1f       	adc	r31, r29
  e8:	ea 0f       	add	r30, r26
  ea:	fb 1f       	adc	r31, r27
  ec:	e0 82       	st	Z, r14
  ee:	f1 82       	std	Z+1, r15	; 0x01
  f0:	02 83       	std	Z+2, r16	; 0x02
  f2:	13 83       	std	Z+3, r17	; 0x03
  f4:	2d 81       	ldd	r18, Y+5	; 0x05
  f6:	3e 81       	ldd	r19, Y+6	; 0x06
  f8:	4f 81       	ldd	r20, Y+7	; 0x07
  fa:	58 85       	ldd	r21, Y+8	; 0x08
  fc:	69 81       	ldd	r22, Y+1	; 0x01
  fe:	7a 81       	ldd	r23, Y+2	; 0x02
 100:	8b 81       	ldd	r24, Y+3	; 0x03
 102:	9c 81       	ldd	r25, Y+4	; 0x04
 104:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 108:	29 85       	ldd	r18, Y+9	; 0x09
 10a:	3a 85       	ldd	r19, Y+10	; 0x0a
 10c:	4b 85       	ldd	r20, Y+11	; 0x0b
 10e:	5c 85       	ldd	r21, Y+12	; 0x0c
 110:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 114:	2d 85       	ldd	r18, Y+13	; 0x0d
 116:	3e 85       	ldd	r19, Y+14	; 0x0e
 118:	4f 85       	ldd	r20, Y+15	; 0x0f
 11a:	58 89       	ldd	r21, Y+16	; 0x10
 11c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 120:	29 89       	ldd	r18, Y+17	; 0x11
 122:	3a 89       	ldd	r19, Y+18	; 0x12
 124:	4b 89       	ldd	r20, Y+19	; 0x13
 126:	5c 89       	ldd	r21, Y+20	; 0x14
 128:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 12c:	2d 89       	ldd	r18, Y+21	; 0x15
 12e:	3e 89       	ldd	r19, Y+22	; 0x16
 130:	4f 89       	ldd	r20, Y+23	; 0x17
 132:	58 8d       	ldd	r21, Y+24	; 0x18
 134:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 138:	29 8d       	ldd	r18, Y+25	; 0x19
 13a:	3a 8d       	ldd	r19, Y+26	; 0x1a
 13c:	4b 8d       	ldd	r20, Y+27	; 0x1b
 13e:	5c 8d       	ldd	r21, Y+28	; 0x1c
 140:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 144:	2d 8d       	ldd	r18, Y+29	; 0x1d
 146:	3e 8d       	ldd	r19, Y+30	; 0x1e
 148:	4f 8d       	ldd	r20, Y+31	; 0x1f
 14a:	58 a1       	ldd	r21, Y+32	; 0x20
 14c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 150:	29 a1       	ldd	r18, Y+33	; 0x21
 152:	3a a1       	ldd	r19, Y+34	; 0x22
 154:	4b a1       	ldd	r20, Y+35	; 0x23
 156:	5c a1       	ldd	r21, Y+36	; 0x24
 158:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 15c:	2d a1       	ldd	r18, Y+37	; 0x25
 15e:	3e a1       	ldd	r19, Y+38	; 0x26
 160:	4f a1       	ldd	r20, Y+39	; 0x27
 162:	58 a5       	ldd	r21, Y+40	; 0x28
 164:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 168:	20 e0       	ldi	r18, 0x00	; 0
 16a:	30 e0       	ldi	r19, 0x00	; 0
 16c:	40 e2       	ldi	r20, 0x20	; 32
 16e:	51 e4       	ldi	r21, 0x41	; 65
 170:	0e 94 3c 04 	call	0x878	; 0x878 <__divsf3>
 174:	60 93 26 01 	sts	0x0126, r22	; 0x800126 <readAverageX>
 178:	70 93 27 01 	sts	0x0127, r23	; 0x800127 <readAverageX+0x1>
 17c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <readAverageX+0x2>
 180:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <readAverageX+0x3>
 184:	2d a5       	ldd	r18, Y+45	; 0x2d
 186:	3e a5       	ldd	r19, Y+46	; 0x2e
 188:	4f a5       	ldd	r20, Y+47	; 0x2f
 18a:	58 a9       	ldd	r21, Y+48	; 0x30
 18c:	69 a5       	ldd	r22, Y+41	; 0x29
 18e:	7a a5       	ldd	r23, Y+42	; 0x2a
 190:	8b a5       	ldd	r24, Y+43	; 0x2b
 192:	9c a5       	ldd	r25, Y+44	; 0x2c
 194:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 198:	29 a9       	ldd	r18, Y+49	; 0x31
 19a:	3a a9       	ldd	r19, Y+50	; 0x32
 19c:	4b a9       	ldd	r20, Y+51	; 0x33
 19e:	5c a9       	ldd	r21, Y+52	; 0x34
 1a0:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1a4:	2d a9       	ldd	r18, Y+53	; 0x35
 1a6:	3e a9       	ldd	r19, Y+54	; 0x36
 1a8:	4f a9       	ldd	r20, Y+55	; 0x37
 1aa:	58 ad       	ldd	r21, Y+56	; 0x38
 1ac:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1b0:	29 ad       	ldd	r18, Y+57	; 0x39
 1b2:	3a ad       	ldd	r19, Y+58	; 0x3a
 1b4:	4b ad       	ldd	r20, Y+59	; 0x3b
 1b6:	5c ad       	ldd	r21, Y+60	; 0x3c
 1b8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1bc:	21 96       	adiw	r28, 0x01	; 1
 1be:	2c ad       	ldd	r18, Y+60	; 0x3c
 1c0:	3d ad       	ldd	r19, Y+61	; 0x3d
 1c2:	4e ad       	ldd	r20, Y+62	; 0x3e
 1c4:	5f ad       	ldd	r21, Y+63	; 0x3f
 1c6:	21 97       	sbiw	r28, 0x01	; 1
 1c8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1cc:	25 96       	adiw	r28, 0x05	; 5
 1ce:	2c ad       	ldd	r18, Y+60	; 0x3c
 1d0:	3d ad       	ldd	r19, Y+61	; 0x3d
 1d2:	4e ad       	ldd	r20, Y+62	; 0x3e
 1d4:	5f ad       	ldd	r21, Y+63	; 0x3f
 1d6:	25 97       	sbiw	r28, 0x05	; 5
 1d8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1dc:	29 96       	adiw	r28, 0x09	; 9
 1de:	2c ad       	ldd	r18, Y+60	; 0x3c
 1e0:	3d ad       	ldd	r19, Y+61	; 0x3d
 1e2:	4e ad       	ldd	r20, Y+62	; 0x3e
 1e4:	5f ad       	ldd	r21, Y+63	; 0x3f
 1e6:	29 97       	sbiw	r28, 0x09	; 9
 1e8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1ec:	2d 96       	adiw	r28, 0x0d	; 13
 1ee:	2c ad       	ldd	r18, Y+60	; 0x3c
 1f0:	3d ad       	ldd	r19, Y+61	; 0x3d
 1f2:	4e ad       	ldd	r20, Y+62	; 0x3e
 1f4:	5f ad       	ldd	r21, Y+63	; 0x3f
 1f6:	2d 97       	sbiw	r28, 0x0d	; 13
 1f8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 1fc:	61 96       	adiw	r28, 0x11	; 17
 1fe:	2c ad       	ldd	r18, Y+60	; 0x3c
 200:	3d ad       	ldd	r19, Y+61	; 0x3d
 202:	4e ad       	ldd	r20, Y+62	; 0x3e
 204:	5f ad       	ldd	r21, Y+63	; 0x3f
 206:	61 97       	sbiw	r28, 0x11	; 17
 208:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 20c:	20 e0       	ldi	r18, 0x00	; 0
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	40 e2       	ldi	r20, 0x20	; 32
 212:	51 e4       	ldi	r21, 0x41	; 65
 214:	0e 94 3c 04 	call	0x878	; 0x878 <__divsf3>
 218:	60 93 1e 01 	sts	0x011E, r22	; 0x80011e <readAverageY>
 21c:	70 93 1f 01 	sts	0x011F, r23	; 0x80011f <readAverageY+0x1>
 220:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <readAverageY+0x2>
 224:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <readAverageY+0x3>
 228:	69 96       	adiw	r28, 0x19	; 25
 22a:	2c ad       	ldd	r18, Y+60	; 0x3c
 22c:	3d ad       	ldd	r19, Y+61	; 0x3d
 22e:	4e ad       	ldd	r20, Y+62	; 0x3e
 230:	5f ad       	ldd	r21, Y+63	; 0x3f
 232:	69 97       	sbiw	r28, 0x19	; 25
 234:	65 96       	adiw	r28, 0x15	; 21
 236:	6c ad       	ldd	r22, Y+60	; 0x3c
 238:	7d ad       	ldd	r23, Y+61	; 0x3d
 23a:	8e ad       	ldd	r24, Y+62	; 0x3e
 23c:	9f ad       	ldd	r25, Y+63	; 0x3f
 23e:	65 97       	sbiw	r28, 0x15	; 21
 240:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 244:	6d 96       	adiw	r28, 0x1d	; 29
 246:	2c ad       	ldd	r18, Y+60	; 0x3c
 248:	3d ad       	ldd	r19, Y+61	; 0x3d
 24a:	4e ad       	ldd	r20, Y+62	; 0x3e
 24c:	5f ad       	ldd	r21, Y+63	; 0x3f
 24e:	6d 97       	sbiw	r28, 0x1d	; 29
 250:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 254:	a1 96       	adiw	r28, 0x21	; 33
 256:	2c ad       	ldd	r18, Y+60	; 0x3c
 258:	3d ad       	ldd	r19, Y+61	; 0x3d
 25a:	4e ad       	ldd	r20, Y+62	; 0x3e
 25c:	5f ad       	ldd	r21, Y+63	; 0x3f
 25e:	a1 97       	sbiw	r28, 0x21	; 33
 260:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 264:	a5 96       	adiw	r28, 0x25	; 37
 266:	2c ad       	ldd	r18, Y+60	; 0x3c
 268:	3d ad       	ldd	r19, Y+61	; 0x3d
 26a:	4e ad       	ldd	r20, Y+62	; 0x3e
 26c:	5f ad       	ldd	r21, Y+63	; 0x3f
 26e:	a5 97       	sbiw	r28, 0x25	; 37
 270:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 274:	a9 96       	adiw	r28, 0x29	; 41
 276:	2c ad       	ldd	r18, Y+60	; 0x3c
 278:	3d ad       	ldd	r19, Y+61	; 0x3d
 27a:	4e ad       	ldd	r20, Y+62	; 0x3e
 27c:	5f ad       	ldd	r21, Y+63	; 0x3f
 27e:	a9 97       	sbiw	r28, 0x29	; 41
 280:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 284:	ad 96       	adiw	r28, 0x2d	; 45
 286:	2c ad       	ldd	r18, Y+60	; 0x3c
 288:	3d ad       	ldd	r19, Y+61	; 0x3d
 28a:	4e ad       	ldd	r20, Y+62	; 0x3e
 28c:	5f ad       	ldd	r21, Y+63	; 0x3f
 28e:	ad 97       	sbiw	r28, 0x2d	; 45
 290:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 294:	e1 96       	adiw	r28, 0x31	; 49
 296:	2c ad       	ldd	r18, Y+60	; 0x3c
 298:	3d ad       	ldd	r19, Y+61	; 0x3d
 29a:	4e ad       	ldd	r20, Y+62	; 0x3e
 29c:	5f ad       	ldd	r21, Y+63	; 0x3f
 29e:	e1 97       	sbiw	r28, 0x31	; 49
 2a0:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 2a4:	e5 96       	adiw	r28, 0x35	; 53
 2a6:	2c ad       	ldd	r18, Y+60	; 0x3c
 2a8:	3d ad       	ldd	r19, Y+61	; 0x3d
 2aa:	4e ad       	ldd	r20, Y+62	; 0x3e
 2ac:	5f ad       	ldd	r21, Y+63	; 0x3f
 2ae:	e5 97       	sbiw	r28, 0x35	; 53
 2b0:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 2b4:	e9 96       	adiw	r28, 0x39	; 57
 2b6:	2c ad       	ldd	r18, Y+60	; 0x3c
 2b8:	3d ad       	ldd	r19, Y+61	; 0x3d
 2ba:	4e ad       	ldd	r20, Y+62	; 0x3e
 2bc:	5f ad       	ldd	r21, Y+63	; 0x3f
 2be:	e9 97       	sbiw	r28, 0x39	; 57
 2c0:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 2c4:	20 e0       	ldi	r18, 0x00	; 0
 2c6:	30 e0       	ldi	r19, 0x00	; 0
 2c8:	40 e2       	ldi	r20, 0x20	; 32
 2ca:	51 e4       	ldi	r21, 0x41	; 65
 2cc:	0e 94 3c 04 	call	0x878	; 0x878 <__divsf3>
 2d0:	60 93 0e 01 	sts	0x010E, r22	; 0x80010e <readAverageZ>
 2d4:	70 93 0f 01 	sts	0x010F, r23	; 0x80010f <readAverageZ+0x1>
 2d8:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <readAverageZ+0x2>
 2dc:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <readAverageZ+0x3>
 2e0:	85 01       	movw	r16, r10
 2e2:	0f 5f       	subi	r16, 0xFF	; 255
 2e4:	1f 4f       	sbci	r17, 0xFF	; 255
 2e6:	0a 30       	cpi	r16, 0x0A	; 10
 2e8:	11 05       	cpc	r17, r1
 2ea:	2c f4       	brge	.+10     	; 0x2f6 <AverageOf10XYZ+0x266>
 2ec:	10 93 01 01 	sts	0x0101, r17	; 0x800101 <_edata+0x1>
 2f0:	00 93 00 01 	sts	0x0100, r16	; 0x800100 <_edata>
 2f4:	04 c0       	rjmp	.+8      	; 0x2fe <AverageOf10XYZ+0x26e>
 2f6:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
 2fa:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
 2fe:	c8 58       	subi	r28, 0x88	; 136
 300:	df 4f       	sbci	r29, 0xFF	; 255
 302:	0f b6       	in	r0, 0x3f	; 63
 304:	f8 94       	cli
 306:	de bf       	out	0x3e, r29	; 62
 308:	0f be       	out	0x3f, r0	; 63
 30a:	cd bf       	out	0x3d, r28	; 61
 30c:	df 91       	pop	r29
 30e:	cf 91       	pop	r28
 310:	1f 91       	pop	r17
 312:	0f 91       	pop	r16
 314:	ff 90       	pop	r15
 316:	ef 90       	pop	r14
 318:	bf 90       	pop	r11
 31a:	af 90       	pop	r10
 31c:	08 95       	ret

0000031e <UART_Init>:
 31e:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 322:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 326:	86 e0       	ldi	r24, 0x06	; 6
 328:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 32c:	88 e0       	ldi	r24, 0x08	; 8
 32e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 332:	08 95       	ret

00000334 <TIMER1_Init>:
 334:	e0 e8       	ldi	r30, 0x80	; 128
 336:	f0 e0       	ldi	r31, 0x00	; 0
 338:	80 81       	ld	r24, Z
 33a:	80 6a       	ori	r24, 0xA0	; 160
 33c:	80 83       	st	Z, r24
 33e:	e1 e8       	ldi	r30, 0x81	; 129
 340:	f0 e0       	ldi	r31, 0x00	; 0
 342:	80 81       	ld	r24, Z
 344:	82 61       	ori	r24, 0x12	; 18
 346:	80 83       	st	Z, r24
 348:	80 eb       	ldi	r24, 0xB0	; 176
 34a:	97 e2       	ldi	r25, 0x27	; 39
 34c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
 350:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
 354:	88 ef       	ldi	r24, 0xF8	; 248
 356:	93 e0       	ldi	r25, 0x03	; 3
 358:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
 35c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
 360:	8c ef       	ldi	r24, 0xFC	; 252
 362:	91 e0       	ldi	r25, 0x01	; 1
 364:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 368:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 36c:	08 95       	ret

0000036e <I2C_Repeated_Start>:

uint8_t I2C_Repeated_Start(char slave_read_address)			/* I2C repeated start function */
{
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
 36e:	94 ea       	ldi	r25, 0xA4	; 164
 370:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
 374:	ec eb       	ldi	r30, 0xBC	; 188
 376:	f0 e0       	ldi	r31, 0x00	; 0
 378:	90 81       	ld	r25, Z
 37a:	99 23       	and	r25, r25
 37c:	ec f7       	brge	.-6      	; 0x378 <I2C_Repeated_Start+0xa>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 37e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
 382:	98 7f       	andi	r25, 0xF8	; 248
 384:	90 31       	cpi	r25, 0x10	; 16
 386:	99 f4       	brne	.+38     	; 0x3ae <I2C_Repeated_Start+0x40>
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
 388:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 38c:	84 e8       	ldi	r24, 0x84	; 132
 38e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 392:	ec eb       	ldi	r30, 0xBC	; 188
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	80 81       	ld	r24, Z
 398:	88 23       	and	r24, r24
 39a:	ec f7       	brge	.-6      	; 0x396 <I2C_Repeated_Start+0x28>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 39c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 3a0:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
 3a2:	80 34       	cpi	r24, 0x40	; 64
 3a4:	31 f0       	breq	.+12     	; 0x3b2 <I2C_Repeated_Start+0x44>
	return 1;												/* If yes then return 1 to indicate ack received */
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
 3a6:	80 32       	cpi	r24, 0x20	; 32
 3a8:	31 f0       	breq	.+12     	; 0x3b6 <I2C_Repeated_Start+0x48>
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
 3aa:	83 e0       	ldi	r24, 0x03	; 3
 3ac:	08 95       	ret
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
 3ae:	80 e0       	ldi	r24, 0x00	; 0
 3b0:	08 95       	ret
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
	return 1;												/* If yes then return 1 to indicate ack received */
 3b2:	81 e0       	ldi	r24, 0x01	; 1
 3b4:	08 95       	ret
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
 3b6:	82 e0       	ldi	r24, 0x02	; 2
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
 3b8:	08 95       	ret

000003ba <I2C_Stop>:

void I2C_Stop()												/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);					/* Enable TWI, generate stop condition and clear interrupt flag */
 3ba:	84 e9       	ldi	r24, 0x94	; 148
 3bc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(TWCR & (1<<TWSTO));								/* Wait until stop condition execution */
 3c0:	ec eb       	ldi	r30, 0xBC	; 188
 3c2:	f0 e0       	ldi	r31, 0x00	; 0
 3c4:	80 81       	ld	r24, Z
 3c6:	84 fd       	sbrc	r24, 4
 3c8:	fd cf       	rjmp	.-6      	; 0x3c4 <I2C_Stop+0xa>
}
 3ca:	08 95       	ret

000003cc <I2C_Start_Wait>:

void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
 3cc:	bf 92       	push	r11
 3ce:	cf 92       	push	r12
 3d0:	df 92       	push	r13
 3d2:	ef 92       	push	r14
 3d4:	ff 92       	push	r15
 3d6:	0f 93       	push	r16
 3d8:	1f 93       	push	r17
 3da:	cf 93       	push	r28
 3dc:	df 93       	push	r29
 3de:	b8 2e       	mov	r11, r24
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 3e0:	cc eb       	ldi	r28, 0xBC	; 188
 3e2:	d0 e0       	ldi	r29, 0x00	; 0
 3e4:	0f 2e       	mov	r0, r31
 3e6:	f4 ea       	ldi	r31, 0xA4	; 164
 3e8:	df 2e       	mov	r13, r31
 3ea:	f0 2d       	mov	r31, r0
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 3ec:	09 eb       	ldi	r16, 0xB9	; 185
 3ee:	10 e0       	ldi	r17, 0x00	; 0
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 3f0:	0f 2e       	mov	r0, r31
 3f2:	fb eb       	ldi	r31, 0xBB	; 187
 3f4:	ef 2e       	mov	r14, r31
 3f6:	f1 2c       	mov	r15, r1
 3f8:	f0 2d       	mov	r31, r0
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 3fa:	0f 2e       	mov	r0, r31
 3fc:	f4 e8       	ldi	r31, 0x84	; 132
 3fe:	cf 2e       	mov	r12, r31
 400:	f0 2d       	mov	r31, r0
void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 402:	d8 82       	st	Y, r13
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
 404:	88 81       	ld	r24, Y
 406:	88 23       	and	r24, r24
 408:	ec f7       	brge	.-6      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 40a:	f8 01       	movw	r30, r16
 40c:	80 81       	ld	r24, Z
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
 40e:	88 7f       	andi	r24, 0xF8	; 248
 410:	88 30       	cpi	r24, 0x08	; 8
 412:	b9 f7       	brne	.-18     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 414:	f7 01       	movw	r30, r14
 416:	b0 82       	st	Z, r11
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 418:	c8 82       	st	Y, r12
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (Write operation) */
 41a:	88 81       	ld	r24, Y
 41c:	88 23       	and	r24, r24
 41e:	ec f7       	brge	.-6      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 420:	f8 01       	movw	r30, r16
 422:	80 81       	ld	r24, Z
		if (status != 0x18 )								/* Check weather SLA+W transmitted & ack received or not? */
 424:	88 7f       	andi	r24, 0xF8	; 248
 426:	88 31       	cpi	r24, 0x18	; 24
 428:	19 f0       	breq	.+6      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
		{
			I2C_Stop();										/* If not then generate stop condition */
 42a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>
			continue;										/* continue with start loop again */
 42e:	e9 cf       	rjmp	.-46     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		}
		break;												/* If yes then break loop */
	}
}
 430:	df 91       	pop	r29
 432:	cf 91       	pop	r28
 434:	1f 91       	pop	r17
 436:	0f 91       	pop	r16
 438:	ff 90       	pop	r15
 43a:	ef 90       	pop	r14
 43c:	df 90       	pop	r13
 43e:	cf 90       	pop	r12
 440:	bf 90       	pop	r11
 442:	08 95       	ret

00000444 <I2C_Write>:

uint8_t I2C_Write(char data)								/* I2C write function */
{
	uint8_t status;											/* Declare variable */
	TWDR = data;											/* Copy data in TWI data register */
 444:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 448:	84 e8       	ldi	r24, 0x84	; 132
 44a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 44e:	ec eb       	ldi	r30, 0xBC	; 188
 450:	f0 e0       	ldi	r31, 0x00	; 0
 452:	80 81       	ld	r24, Z
 454:	88 23       	and	r24, r24
 456:	ec f7       	brge	.-6      	; 0x452 <I2C_Write+0xe>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 458:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 45c:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
 45e:	88 32       	cpi	r24, 0x28	; 40
 460:	21 f0       	breq	.+8      	; 0x46a <I2C_Write+0x26>
	return 0;												/* If yes then return 0 to indicate ack received */
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
 462:	80 33       	cpi	r24, 0x30	; 48
 464:	21 f0       	breq	.+8      	; 0x46e <I2C_Write+0x2a>
	return 1;												/* If yes then return 1 to indicate nack received */
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
 466:	82 e0       	ldi	r24, 0x02	; 2
 468:	08 95       	ret
	TWDR = data;											/* Copy data in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
	return 0;												/* If yes then return 0 to indicate ack received */
 46a:	80 e0       	ldi	r24, 0x00	; 0
 46c:	08 95       	ret
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
	return 1;												/* If yes then return 1 to indicate nack received */
 46e:	81 e0       	ldi	r24, 0x01	; 1
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
}
 470:	08 95       	ret

00000472 <I2C_Read_Ack>:

char I2C_Read_Ack()										/* I2C read ack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);					/* Enable TWI, generation of ack and clear interrupt flag */
 472:	84 ec       	ldi	r24, 0xC4	; 196
 474:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 478:	ec eb       	ldi	r30, 0xBC	; 188
 47a:	f0 e0       	ldi	r31, 0x00	; 0
 47c:	80 81       	ld	r24, Z
 47e:	88 23       	and	r24, r24
 480:	ec f7       	brge	.-6      	; 0x47c <I2C_Read_Ack+0xa>
	return TWDR;											/* Return received data */
 482:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 486:	08 95       	ret

00000488 <I2C_Read_Nack>:

char I2C_Read_Nack()										/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);								/* Enable TWI and clear interrupt flag */
 488:	84 e8       	ldi	r24, 0x84	; 132
 48a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 48e:	ec eb       	ldi	r30, 0xBC	; 188
 490:	f0 e0       	ldi	r31, 0x00	; 0
 492:	80 81       	ld	r24, Z
 494:	88 23       	and	r24, r24
 496:	ec f7       	brge	.-6      	; 0x492 <I2C_Read_Nack+0xa>
	return TWDR;											/* Return received data */
 498:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 49c:	08 95       	ret

0000049e <MPU6050_Init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 49e:	2f e7       	ldi	r18, 0x7F	; 127
 4a0:	89 ea       	ldi	r24, 0xA9	; 169
 4a2:	93 e0       	ldi	r25, 0x03	; 3
 4a4:	21 50       	subi	r18, 0x01	; 1
 4a6:	80 40       	sbci	r24, 0x00	; 0
 4a8:	90 40       	sbci	r25, 0x00	; 0
 4aa:	e1 f7       	brne	.-8      	; 0x4a4 <MPU6050_Init+0x6>
 4ac:	00 c0       	rjmp	.+0      	; 0x4ae <MPU6050_Init+0x10>
 4ae:	00 00       	nop


void MPU6050_Init()										/* Gyro initialization function */
{
	_delay_ms(150);										/* Power up time >100ms */
	I2C_Start_Wait(I2C_WRITE_ADDRESS);								/* Start with device write address */
 4b0:	80 ed       	ldi	r24, 0xD0	; 208
 4b2:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(SMPLRT_DIV);								/* Write to sample rate register */
 4b6:	89 e1       	ldi	r24, 0x19	; 25
 4b8:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Write(0x07);									/* 1KHz sample rate */
 4bc:	87 e0       	ldi	r24, 0x07	; 7
 4be:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Stop();
 4c2:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>

	I2C_Start_Wait(0xD0);
 4c6:	80 ed       	ldi	r24, 0xD0	; 208
 4c8:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(PWR_MGMT_1);								/* Write to power management register */
 4cc:	8b e6       	ldi	r24, 0x6B	; 107
 4ce:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Write(0x01);									/* X axis gyroscope reference frequency */
 4d2:	81 e0       	ldi	r24, 0x01	; 1
 4d4:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Stop();
 4d8:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>

	I2C_Start_Wait(0xD0);
 4dc:	80 ed       	ldi	r24, 0xD0	; 208
 4de:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(CONFIG);									/* Write to Configuration register */
 4e2:	8a e1       	ldi	r24, 0x1A	; 26
 4e4:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Write(0x00);									/* Fs = 8KHz */
 4e8:	80 e0       	ldi	r24, 0x00	; 0
 4ea:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Stop();
 4ee:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>

	I2C_Start_Wait(0xD0);
 4f2:	80 ed       	ldi	r24, 0xD0	; 208
 4f4:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(GYRO_CONFIG);								/* Write to Gyro configuration register */
 4f8:	8b e1       	ldi	r24, 0x1B	; 27
 4fa:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Write(0x18);									/* Full scale range +/- 2000 degree/C */
 4fe:	88 e1       	ldi	r24, 0x18	; 24
 500:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Stop();
 504:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>

	I2C_Start_Wait(0xD0);
 508:	80 ed       	ldi	r24, 0xD0	; 208
 50a:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(INT_ENABLE);								/* Write to interrupt enable register */
 50e:	88 e3       	ldi	r24, 0x38	; 56
 510:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Write(0x01);
 514:	81 e0       	ldi	r24, 0x01	; 1
 516:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Stop();
 51a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>
 51e:	08 95       	ret

00000520 <MPU_Start_Loc>:
}

void MPU_Start_Loc()
{
	I2C_Start_Wait(I2C_WRITE_ADDRESS);								/* I2C start with device write address */
 520:	80 ed       	ldi	r24, 0xD0	; 208
 522:	0e 94 e6 01 	call	0x3cc	; 0x3cc <I2C_Start_Wait>
	I2C_Write(ACCEL_XOUT_H);							/* Write start location address from where to read */
 526:	8b e3       	ldi	r24, 0x3B	; 59
 528:	0e 94 22 02 	call	0x444	; 0x444 <I2C_Write>
	I2C_Repeated_Start(I2C_READ_ADDRESS);							/* I2C start with device read address */
 52c:	81 ed       	ldi	r24, 0xD1	; 209
 52e:	0e 94 b7 01 	call	0x36e	; 0x36e <I2C_Repeated_Start>
 532:	08 95       	ret

00000534 <Read_RawValue>:
}

void Read_RawValue()
{
 534:	cf 93       	push	r28
	MPU_Start_Loc();									/* Read Gyro values */
 536:	0e 94 90 02 	call	0x520	; 0x520 <MPU_Start_Loc>
	Acc_x = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 53a:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 53e:	c8 2f       	mov	r28, r24
 540:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 544:	6c 2f       	mov	r22, r28
 546:	70 e0       	ldi	r23, 0x00	; 0
 548:	76 2f       	mov	r23, r22
 54a:	66 27       	eor	r22, r22
 54c:	68 2b       	or	r22, r24
 54e:	07 2e       	mov	r0, r23
 550:	00 0c       	add	r0, r0
 552:	88 0b       	sbc	r24, r24
 554:	99 0b       	sbc	r25, r25
 556:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 55a:	60 93 1a 01 	sts	0x011A, r22	; 0x80011a <Acc_x>
 55e:	70 93 1b 01 	sts	0x011B, r23	; 0x80011b <Acc_x+0x1>
 562:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Acc_x+0x2>
 566:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <Acc_x+0x3>
	Acc_y = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 56a:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 56e:	c8 2f       	mov	r28, r24
 570:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 574:	6c 2f       	mov	r22, r28
 576:	70 e0       	ldi	r23, 0x00	; 0
 578:	76 2f       	mov	r23, r22
 57a:	66 27       	eor	r22, r22
 57c:	68 2b       	or	r22, r24
 57e:	07 2e       	mov	r0, r23
 580:	00 0c       	add	r0, r0
 582:	88 0b       	sbc	r24, r24
 584:	99 0b       	sbc	r25, r25
 586:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 58a:	60 93 12 01 	sts	0x0112, r22	; 0x800112 <Acc_y>
 58e:	70 93 13 01 	sts	0x0113, r23	; 0x800113 <Acc_y+0x1>
 592:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <Acc_y+0x2>
 596:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <Acc_y+0x3>
	Acc_z = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 59a:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 59e:	c8 2f       	mov	r28, r24
 5a0:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 5a4:	6c 2f       	mov	r22, r28
 5a6:	70 e0       	ldi	r23, 0x00	; 0
 5a8:	76 2f       	mov	r23, r22
 5aa:	66 27       	eor	r22, r22
 5ac:	68 2b       	or	r22, r24
 5ae:	07 2e       	mov	r0, r23
 5b0:	00 0c       	add	r0, r0
 5b2:	88 0b       	sbc	r24, r24
 5b4:	99 0b       	sbc	r25, r25
 5b6:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 5ba:	60 93 02 01 	sts	0x0102, r22	; 0x800102 <Acc_z>
 5be:	70 93 03 01 	sts	0x0103, r23	; 0x800103 <Acc_z+0x1>
 5c2:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Acc_z+0x2>
 5c6:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <Acc_z+0x3>
	Temperature = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 5ca:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 5ce:	c8 2f       	mov	r28, r24
 5d0:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 5d4:	6c 2f       	mov	r22, r28
 5d6:	70 e0       	ldi	r23, 0x00	; 0
 5d8:	76 2f       	mov	r23, r22
 5da:	66 27       	eor	r22, r22
 5dc:	68 2b       	or	r22, r24
 5de:	07 2e       	mov	r0, r23
 5e0:	00 0c       	add	r0, r0
 5e2:	88 0b       	sbc	r24, r24
 5e4:	99 0b       	sbc	r25, r25
 5e6:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 5ea:	60 93 0a 01 	sts	0x010A, r22	; 0x80010a <Temperature>
 5ee:	70 93 0b 01 	sts	0x010B, r23	; 0x80010b <Temperature+0x1>
 5f2:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Temperature+0x2>
 5f6:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <Temperature+0x3>
	Gyro_x = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 5fa:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 5fe:	c8 2f       	mov	r28, r24
 600:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 604:	6c 2f       	mov	r22, r28
 606:	70 e0       	ldi	r23, 0x00	; 0
 608:	76 2f       	mov	r23, r22
 60a:	66 27       	eor	r22, r22
 60c:	68 2b       	or	r22, r24
 60e:	07 2e       	mov	r0, r23
 610:	00 0c       	add	r0, r0
 612:	88 0b       	sbc	r24, r24
 614:	99 0b       	sbc	r25, r25
 616:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 61a:	60 93 06 01 	sts	0x0106, r22	; 0x800106 <Gyro_x>
 61e:	70 93 07 01 	sts	0x0107, r23	; 0x800107 <Gyro_x+0x1>
 622:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <Gyro_x+0x2>
 626:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <Gyro_x+0x3>
	Gyro_y = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 62a:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 62e:	c8 2f       	mov	r28, r24
 630:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 634:	6c 2f       	mov	r22, r28
 636:	70 e0       	ldi	r23, 0x00	; 0
 638:	76 2f       	mov	r23, r22
 63a:	66 27       	eor	r22, r22
 63c:	68 2b       	or	r22, r24
 63e:	07 2e       	mov	r0, r23
 640:	00 0c       	add	r0, r0
 642:	88 0b       	sbc	r24, r24
 644:	99 0b       	sbc	r25, r25
 646:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 64a:	60 93 22 01 	sts	0x0122, r22	; 0x800122 <Gyro_y>
 64e:	70 93 23 01 	sts	0x0123, r23	; 0x800123 <Gyro_y+0x1>
 652:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <Gyro_y+0x2>
 656:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <Gyro_y+0x3>
	Gyro_z = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Nack());
 65a:	0e 94 39 02 	call	0x472	; 0x472 <I2C_Read_Ack>
 65e:	c8 2f       	mov	r28, r24
 660:	0e 94 44 02 	call	0x488	; 0x488 <I2C_Read_Nack>
 664:	6c 2f       	mov	r22, r28
 666:	70 e0       	ldi	r23, 0x00	; 0
 668:	76 2f       	mov	r23, r22
 66a:	66 27       	eor	r22, r22
 66c:	68 2b       	or	r22, r24
 66e:	07 2e       	mov	r0, r23
 670:	00 0c       	add	r0, r0
 672:	88 0b       	sbc	r24, r24
 674:	99 0b       	sbc	r25, r25
 676:	0e 94 df 04 	call	0x9be	; 0x9be <__floatsisf>
 67a:	60 93 16 01 	sts	0x0116, r22	; 0x800116 <Gyro_z>
 67e:	70 93 17 01 	sts	0x0117, r23	; 0x800117 <Gyro_z+0x1>
 682:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <Gyro_z+0x2>
 686:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <Gyro_z+0x3>
	I2C_Stop();
 68a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Stop>
}
 68e:	cf 91       	pop	r28
 690:	08 95       	ret

00000692 <main>:
	char buffer[20], float_[10];
	float Xa,Ya,Za,t;
	float Xg=0,Yg=0,Zg=0;
	
	
	DDRB |= (1<<PORTB1) | (1<<PORTB2);
 692:	84 b1       	in	r24, 0x04	; 4
 694:	86 60       	ori	r24, 0x06	; 6
 696:	84 b9       	out	0x04, r24	; 4
}


void I2C_Init()												/* I2C initialize function */
{
	TWBR = 2;							/* Get bit rate register value by formula */
 698:	82 e0       	ldi	r24, 0x02	; 2
 69a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	
	
	DDRB |= (1<<PORTB1) | (1<<PORTB2);
	
	I2C_Init();
	UART_Init(BAUD_RATE_9600_BPS);
 69e:	84 e3       	ldi	r24, 0x34	; 52
 6a0:	90 e0       	ldi	r25, 0x00	; 0
 6a2:	0e 94 8f 01 	call	0x31e	; 0x31e <UART_Init>
	TIMER1_Init();
 6a6:	0e 94 9a 01 	call	0x334	; 0x334 <TIMER1_Init>
	MPU6050_Init();
 6aa:	0e 94 4f 02 	call	0x49e	; 0x49e <MPU6050_Init>
	sei();
 6ae:	78 94       	sei
		t = (Temperature/340.00)+36.53;					/* Convert temperature in °/c using formula */
		AverageOf10XYZ(Xa,Ya,Za);
		//dtostrf(readaverageX, 4, 3, float_ );					/* Take values in buffer to send all parameters over USART */
		//sprintf(buffer,float_);
 		//UART_SendString(buffer);
 		OCR1A=readAverageX*254+762;
 6b0:	0f 2e       	mov	r0, r31
 6b2:	f8 e8       	ldi	r31, 0x88	; 136
 6b4:	cf 2e       	mov	r12, r31
 6b6:	d1 2c       	mov	r13, r1
 6b8:	f0 2d       	mov	r31, r0
 		OCR1B=readAverageY*254+762;
 6ba:	ca e8       	ldi	r28, 0x8A	; 138
 6bc:	d0 e0       	ldi	r29, 0x00	; 0
	TIMER1_Init();
	MPU6050_Init();
	sei();
	while(1)
	{
		Read_RawValue();
 6be:	0e 94 9a 02 	call	0x534	; 0x534 <Read_RawValue>
		Xg = Gyro_x/16.4;
		Yg = Gyro_y/16.4;
		Zg = Gyro_z/16.4;

		t = (Temperature/340.00)+36.53;					/* Convert temperature in °/c using formula */
		AverageOf10XYZ(Xa,Ya,Za);
 6c2:	20 e0       	ldi	r18, 0x00	; 0
 6c4:	30 e0       	ldi	r19, 0x00	; 0
 6c6:	40 e8       	ldi	r20, 0x80	; 128
 6c8:	58 e3       	ldi	r21, 0x38	; 56
 6ca:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <Acc_z>
 6ce:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <Acc_z+0x1>
 6d2:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Acc_z+0x2>
 6d6:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <Acc_z+0x3>
 6da:	0e 94 6b 05 	call	0xad6	; 0xad6 <__mulsf3>
 6de:	2b 01       	movw	r4, r22
 6e0:	3c 01       	movw	r6, r24
 6e2:	20 e0       	ldi	r18, 0x00	; 0
 6e4:	30 e0       	ldi	r19, 0x00	; 0
 6e6:	40 e8       	ldi	r20, 0x80	; 128
 6e8:	58 e3       	ldi	r21, 0x38	; 56
 6ea:	60 91 12 01 	lds	r22, 0x0112	; 0x800112 <Acc_y>
 6ee:	70 91 13 01 	lds	r23, 0x0113	; 0x800113 <Acc_y+0x1>
 6f2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <Acc_y+0x2>
 6f6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <Acc_y+0x3>
 6fa:	0e 94 6b 05 	call	0xad6	; 0xad6 <__mulsf3>
 6fe:	9b 01       	movw	r18, r22
 700:	ac 01       	movw	r20, r24
 702:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 706:	4b 01       	movw	r8, r22
 708:	5c 01       	movw	r10, r24
 70a:	20 e0       	ldi	r18, 0x00	; 0
 70c:	30 e0       	ldi	r19, 0x00	; 0
 70e:	40 e8       	ldi	r20, 0x80	; 128
 710:	58 e3       	ldi	r21, 0x38	; 56
 712:	60 91 1a 01 	lds	r22, 0x011A	; 0x80011a <Acc_x>
 716:	70 91 1b 01 	lds	r23, 0x011B	; 0x80011b <Acc_x+0x1>
 71a:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Acc_x+0x2>
 71e:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <Acc_x+0x3>
 722:	0e 94 6b 05 	call	0xad6	; 0xad6 <__mulsf3>
 726:	9b 01       	movw	r18, r22
 728:	ac 01       	movw	r20, r24
 72a:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 72e:	83 01       	movw	r16, r6
 730:	72 01       	movw	r14, r4
 732:	a5 01       	movw	r20, r10
 734:	94 01       	movw	r18, r8
 736:	0e 94 48 00 	call	0x90	; 0x90 <AverageOf10XYZ>
		//dtostrf(readaverageX, 4, 3, float_ );					/* Take values in buffer to send all parameters over USART */
		//sprintf(buffer,float_);
 		//UART_SendString(buffer);
 		OCR1A=readAverageX*254+762;
 73a:	20 e0       	ldi	r18, 0x00	; 0
 73c:	30 e0       	ldi	r19, 0x00	; 0
 73e:	4e e7       	ldi	r20, 0x7E	; 126
 740:	53 e4       	ldi	r21, 0x43	; 67
 742:	60 91 26 01 	lds	r22, 0x0126	; 0x800126 <readAverageX>
 746:	70 91 27 01 	lds	r23, 0x0127	; 0x800127 <readAverageX+0x1>
 74a:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <readAverageX+0x2>
 74e:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <readAverageX+0x3>
 752:	0e 94 6b 05 	call	0xad6	; 0xad6 <__mulsf3>
 756:	20 e0       	ldi	r18, 0x00	; 0
 758:	30 e8       	ldi	r19, 0x80	; 128
 75a:	4e e3       	ldi	r20, 0x3E	; 62
 75c:	54 e4       	ldi	r21, 0x44	; 68
 75e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 762:	0e 94 ae 04 	call	0x95c	; 0x95c <__fixunssfsi>
 766:	f6 01       	movw	r30, r12
 768:	71 83       	std	Z+1, r23	; 0x01
 76a:	60 83       	st	Z, r22
 		OCR1B=readAverageY*254+762;
 76c:	20 e0       	ldi	r18, 0x00	; 0
 76e:	30 e0       	ldi	r19, 0x00	; 0
 770:	4e e7       	ldi	r20, 0x7E	; 126
 772:	53 e4       	ldi	r21, 0x43	; 67
 774:	60 91 1e 01 	lds	r22, 0x011E	; 0x80011e <readAverageY>
 778:	70 91 1f 01 	lds	r23, 0x011F	; 0x80011f <readAverageY+0x1>
 77c:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <readAverageY+0x2>
 780:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <readAverageY+0x3>
 784:	0e 94 6b 05 	call	0xad6	; 0xad6 <__mulsf3>
 788:	20 e0       	ldi	r18, 0x00	; 0
 78a:	30 e8       	ldi	r19, 0x80	; 128
 78c:	4e e3       	ldi	r20, 0x3E	; 62
 78e:	54 e4       	ldi	r21, 0x44	; 68
 790:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__addsf3>
 794:	0e 94 ae 04 	call	0x95c	; 0x95c <__fixunssfsi>
 798:	79 83       	std	Y+1, r23	; 0x01
 79a:	68 83       	st	Y, r22
 79c:	90 cf       	rjmp	.-224    	; 0x6be <main+0x2c>

0000079e <__subsf3>:
 79e:	50 58       	subi	r21, 0x80	; 128

000007a0 <__addsf3>:
 7a0:	bb 27       	eor	r27, r27
 7a2:	aa 27       	eor	r26, r26
 7a4:	0e 94 e7 03 	call	0x7ce	; 0x7ce <__addsf3x>
 7a8:	0c 94 31 05 	jmp	0xa62	; 0xa62 <__fp_round>
 7ac:	0e 94 23 05 	call	0xa46	; 0xa46 <__fp_pscA>
 7b0:	38 f0       	brcs	.+14     	; 0x7c0 <__addsf3+0x20>
 7b2:	0e 94 2a 05 	call	0xa54	; 0xa54 <__fp_pscB>
 7b6:	20 f0       	brcs	.+8      	; 0x7c0 <__addsf3+0x20>
 7b8:	39 f4       	brne	.+14     	; 0x7c8 <__addsf3+0x28>
 7ba:	9f 3f       	cpi	r25, 0xFF	; 255
 7bc:	19 f4       	brne	.+6      	; 0x7c4 <__addsf3+0x24>
 7be:	26 f4       	brtc	.+8      	; 0x7c8 <__addsf3+0x28>
 7c0:	0c 94 20 05 	jmp	0xa40	; 0xa40 <__fp_nan>
 7c4:	0e f4       	brtc	.+2      	; 0x7c8 <__addsf3+0x28>
 7c6:	e0 95       	com	r30
 7c8:	e7 fb       	bst	r30, 7
 7ca:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__fp_inf>

000007ce <__addsf3x>:
 7ce:	e9 2f       	mov	r30, r25
 7d0:	0e 94 42 05 	call	0xa84	; 0xa84 <__fp_split3>
 7d4:	58 f3       	brcs	.-42     	; 0x7ac <__addsf3+0xc>
 7d6:	ba 17       	cp	r27, r26
 7d8:	62 07       	cpc	r22, r18
 7da:	73 07       	cpc	r23, r19
 7dc:	84 07       	cpc	r24, r20
 7de:	95 07       	cpc	r25, r21
 7e0:	20 f0       	brcs	.+8      	; 0x7ea <__addsf3x+0x1c>
 7e2:	79 f4       	brne	.+30     	; 0x802 <__addsf3x+0x34>
 7e4:	a6 f5       	brtc	.+104    	; 0x84e <__addsf3x+0x80>
 7e6:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_zero>
 7ea:	0e f4       	brtc	.+2      	; 0x7ee <__addsf3x+0x20>
 7ec:	e0 95       	com	r30
 7ee:	0b 2e       	mov	r0, r27
 7f0:	ba 2f       	mov	r27, r26
 7f2:	a0 2d       	mov	r26, r0
 7f4:	0b 01       	movw	r0, r22
 7f6:	b9 01       	movw	r22, r18
 7f8:	90 01       	movw	r18, r0
 7fa:	0c 01       	movw	r0, r24
 7fc:	ca 01       	movw	r24, r20
 7fe:	a0 01       	movw	r20, r0
 800:	11 24       	eor	r1, r1
 802:	ff 27       	eor	r31, r31
 804:	59 1b       	sub	r21, r25
 806:	99 f0       	breq	.+38     	; 0x82e <__addsf3x+0x60>
 808:	59 3f       	cpi	r21, 0xF9	; 249
 80a:	50 f4       	brcc	.+20     	; 0x820 <__addsf3x+0x52>
 80c:	50 3e       	cpi	r21, 0xE0	; 224
 80e:	68 f1       	brcs	.+90     	; 0x86a <__addsf3x+0x9c>
 810:	1a 16       	cp	r1, r26
 812:	f0 40       	sbci	r31, 0x00	; 0
 814:	a2 2f       	mov	r26, r18
 816:	23 2f       	mov	r18, r19
 818:	34 2f       	mov	r19, r20
 81a:	44 27       	eor	r20, r20
 81c:	58 5f       	subi	r21, 0xF8	; 248
 81e:	f3 cf       	rjmp	.-26     	; 0x806 <__addsf3x+0x38>
 820:	46 95       	lsr	r20
 822:	37 95       	ror	r19
 824:	27 95       	ror	r18
 826:	a7 95       	ror	r26
 828:	f0 40       	sbci	r31, 0x00	; 0
 82a:	53 95       	inc	r21
 82c:	c9 f7       	brne	.-14     	; 0x820 <__addsf3x+0x52>
 82e:	7e f4       	brtc	.+30     	; 0x84e <__addsf3x+0x80>
 830:	1f 16       	cp	r1, r31
 832:	ba 0b       	sbc	r27, r26
 834:	62 0b       	sbc	r22, r18
 836:	73 0b       	sbc	r23, r19
 838:	84 0b       	sbc	r24, r20
 83a:	ba f0       	brmi	.+46     	; 0x86a <__addsf3x+0x9c>
 83c:	91 50       	subi	r25, 0x01	; 1
 83e:	a1 f0       	breq	.+40     	; 0x868 <__addsf3x+0x9a>
 840:	ff 0f       	add	r31, r31
 842:	bb 1f       	adc	r27, r27
 844:	66 1f       	adc	r22, r22
 846:	77 1f       	adc	r23, r23
 848:	88 1f       	adc	r24, r24
 84a:	c2 f7       	brpl	.-16     	; 0x83c <__addsf3x+0x6e>
 84c:	0e c0       	rjmp	.+28     	; 0x86a <__addsf3x+0x9c>
 84e:	ba 0f       	add	r27, r26
 850:	62 1f       	adc	r22, r18
 852:	73 1f       	adc	r23, r19
 854:	84 1f       	adc	r24, r20
 856:	48 f4       	brcc	.+18     	; 0x86a <__addsf3x+0x9c>
 858:	87 95       	ror	r24
 85a:	77 95       	ror	r23
 85c:	67 95       	ror	r22
 85e:	b7 95       	ror	r27
 860:	f7 95       	ror	r31
 862:	9e 3f       	cpi	r25, 0xFE	; 254
 864:	08 f0       	brcs	.+2      	; 0x868 <__addsf3x+0x9a>
 866:	b0 cf       	rjmp	.-160    	; 0x7c8 <__addsf3+0x28>
 868:	93 95       	inc	r25
 86a:	88 0f       	add	r24, r24
 86c:	08 f0       	brcs	.+2      	; 0x870 <__addsf3x+0xa2>
 86e:	99 27       	eor	r25, r25
 870:	ee 0f       	add	r30, r30
 872:	97 95       	ror	r25
 874:	87 95       	ror	r24
 876:	08 95       	ret

00000878 <__divsf3>:
 878:	0e 94 50 04 	call	0x8a0	; 0x8a0 <__divsf3x>
 87c:	0c 94 31 05 	jmp	0xa62	; 0xa62 <__fp_round>
 880:	0e 94 2a 05 	call	0xa54	; 0xa54 <__fp_pscB>
 884:	58 f0       	brcs	.+22     	; 0x89c <__divsf3+0x24>
 886:	0e 94 23 05 	call	0xa46	; 0xa46 <__fp_pscA>
 88a:	40 f0       	brcs	.+16     	; 0x89c <__divsf3+0x24>
 88c:	29 f4       	brne	.+10     	; 0x898 <__divsf3+0x20>
 88e:	5f 3f       	cpi	r21, 0xFF	; 255
 890:	29 f0       	breq	.+10     	; 0x89c <__divsf3+0x24>
 892:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__fp_inf>
 896:	51 11       	cpse	r21, r1
 898:	0c 94 65 05 	jmp	0xaca	; 0xaca <__fp_szero>
 89c:	0c 94 20 05 	jmp	0xa40	; 0xa40 <__fp_nan>

000008a0 <__divsf3x>:
 8a0:	0e 94 42 05 	call	0xa84	; 0xa84 <__fp_split3>
 8a4:	68 f3       	brcs	.-38     	; 0x880 <__divsf3+0x8>

000008a6 <__divsf3_pse>:
 8a6:	99 23       	and	r25, r25
 8a8:	b1 f3       	breq	.-20     	; 0x896 <__divsf3+0x1e>
 8aa:	55 23       	and	r21, r21
 8ac:	91 f3       	breq	.-28     	; 0x892 <__divsf3+0x1a>
 8ae:	95 1b       	sub	r25, r21
 8b0:	55 0b       	sbc	r21, r21
 8b2:	bb 27       	eor	r27, r27
 8b4:	aa 27       	eor	r26, r26
 8b6:	62 17       	cp	r22, r18
 8b8:	73 07       	cpc	r23, r19
 8ba:	84 07       	cpc	r24, r20
 8bc:	38 f0       	brcs	.+14     	; 0x8cc <__divsf3_pse+0x26>
 8be:	9f 5f       	subi	r25, 0xFF	; 255
 8c0:	5f 4f       	sbci	r21, 0xFF	; 255
 8c2:	22 0f       	add	r18, r18
 8c4:	33 1f       	adc	r19, r19
 8c6:	44 1f       	adc	r20, r20
 8c8:	aa 1f       	adc	r26, r26
 8ca:	a9 f3       	breq	.-22     	; 0x8b6 <__divsf3_pse+0x10>
 8cc:	35 d0       	rcall	.+106    	; 0x938 <__stack+0x39>
 8ce:	0e 2e       	mov	r0, r30
 8d0:	3a f0       	brmi	.+14     	; 0x8e0 <__divsf3_pse+0x3a>
 8d2:	e0 e8       	ldi	r30, 0x80	; 128
 8d4:	32 d0       	rcall	.+100    	; 0x93a <__stack+0x3b>
 8d6:	91 50       	subi	r25, 0x01	; 1
 8d8:	50 40       	sbci	r21, 0x00	; 0
 8da:	e6 95       	lsr	r30
 8dc:	00 1c       	adc	r0, r0
 8de:	ca f7       	brpl	.-14     	; 0x8d2 <__divsf3_pse+0x2c>
 8e0:	2b d0       	rcall	.+86     	; 0x938 <__stack+0x39>
 8e2:	fe 2f       	mov	r31, r30
 8e4:	29 d0       	rcall	.+82     	; 0x938 <__stack+0x39>
 8e6:	66 0f       	add	r22, r22
 8e8:	77 1f       	adc	r23, r23
 8ea:	88 1f       	adc	r24, r24
 8ec:	bb 1f       	adc	r27, r27
 8ee:	26 17       	cp	r18, r22
 8f0:	37 07       	cpc	r19, r23
 8f2:	48 07       	cpc	r20, r24
 8f4:	ab 07       	cpc	r26, r27
 8f6:	b0 e8       	ldi	r27, 0x80	; 128
 8f8:	09 f0       	breq	.+2      	; 0x8fc <__divsf3_pse+0x56>
 8fa:	bb 0b       	sbc	r27, r27
 8fc:	80 2d       	mov	r24, r0
 8fe:	bf 01       	movw	r22, r30
 900:	ff 27       	eor	r31, r31
 902:	93 58       	subi	r25, 0x83	; 131
 904:	5f 4f       	sbci	r21, 0xFF	; 255
 906:	3a f0       	brmi	.+14     	; 0x916 <__stack+0x17>
 908:	9e 3f       	cpi	r25, 0xFE	; 254
 90a:	51 05       	cpc	r21, r1
 90c:	78 f0       	brcs	.+30     	; 0x92c <__stack+0x2d>
 90e:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__fp_inf>
 912:	0c 94 65 05 	jmp	0xaca	; 0xaca <__fp_szero>
 916:	5f 3f       	cpi	r21, 0xFF	; 255
 918:	e4 f3       	brlt	.-8      	; 0x912 <__stack+0x13>
 91a:	98 3e       	cpi	r25, 0xE8	; 232
 91c:	d4 f3       	brlt	.-12     	; 0x912 <__stack+0x13>
 91e:	86 95       	lsr	r24
 920:	77 95       	ror	r23
 922:	67 95       	ror	r22
 924:	b7 95       	ror	r27
 926:	f7 95       	ror	r31
 928:	9f 5f       	subi	r25, 0xFF	; 255
 92a:	c9 f7       	brne	.-14     	; 0x91e <__stack+0x1f>
 92c:	88 0f       	add	r24, r24
 92e:	91 1d       	adc	r25, r1
 930:	96 95       	lsr	r25
 932:	87 95       	ror	r24
 934:	97 f9       	bld	r25, 7
 936:	08 95       	ret
 938:	e1 e0       	ldi	r30, 0x01	; 1
 93a:	66 0f       	add	r22, r22
 93c:	77 1f       	adc	r23, r23
 93e:	88 1f       	adc	r24, r24
 940:	bb 1f       	adc	r27, r27
 942:	62 17       	cp	r22, r18
 944:	73 07       	cpc	r23, r19
 946:	84 07       	cpc	r24, r20
 948:	ba 07       	cpc	r27, r26
 94a:	20 f0       	brcs	.+8      	; 0x954 <__stack+0x55>
 94c:	62 1b       	sub	r22, r18
 94e:	73 0b       	sbc	r23, r19
 950:	84 0b       	sbc	r24, r20
 952:	ba 0b       	sbc	r27, r26
 954:	ee 1f       	adc	r30, r30
 956:	88 f7       	brcc	.-30     	; 0x93a <__stack+0x3b>
 958:	e0 95       	com	r30
 95a:	08 95       	ret

0000095c <__fixunssfsi>:
 95c:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fp_splitA>
 960:	88 f0       	brcs	.+34     	; 0x984 <__fixunssfsi+0x28>
 962:	9f 57       	subi	r25, 0x7F	; 127
 964:	98 f0       	brcs	.+38     	; 0x98c <__fixunssfsi+0x30>
 966:	b9 2f       	mov	r27, r25
 968:	99 27       	eor	r25, r25
 96a:	b7 51       	subi	r27, 0x17	; 23
 96c:	b0 f0       	brcs	.+44     	; 0x99a <__fixunssfsi+0x3e>
 96e:	e1 f0       	breq	.+56     	; 0x9a8 <__fixunssfsi+0x4c>
 970:	66 0f       	add	r22, r22
 972:	77 1f       	adc	r23, r23
 974:	88 1f       	adc	r24, r24
 976:	99 1f       	adc	r25, r25
 978:	1a f0       	brmi	.+6      	; 0x980 <__fixunssfsi+0x24>
 97a:	ba 95       	dec	r27
 97c:	c9 f7       	brne	.-14     	; 0x970 <__fixunssfsi+0x14>
 97e:	14 c0       	rjmp	.+40     	; 0x9a8 <__fixunssfsi+0x4c>
 980:	b1 30       	cpi	r27, 0x01	; 1
 982:	91 f0       	breq	.+36     	; 0x9a8 <__fixunssfsi+0x4c>
 984:	0e 94 64 05 	call	0xac8	; 0xac8 <__fp_zero>
 988:	b1 e0       	ldi	r27, 0x01	; 1
 98a:	08 95       	ret
 98c:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_zero>
 990:	67 2f       	mov	r22, r23
 992:	78 2f       	mov	r23, r24
 994:	88 27       	eor	r24, r24
 996:	b8 5f       	subi	r27, 0xF8	; 248
 998:	39 f0       	breq	.+14     	; 0x9a8 <__fixunssfsi+0x4c>
 99a:	b9 3f       	cpi	r27, 0xF9	; 249
 99c:	cc f3       	brlt	.-14     	; 0x990 <__fixunssfsi+0x34>
 99e:	86 95       	lsr	r24
 9a0:	77 95       	ror	r23
 9a2:	67 95       	ror	r22
 9a4:	b3 95       	inc	r27
 9a6:	d9 f7       	brne	.-10     	; 0x99e <__fixunssfsi+0x42>
 9a8:	3e f4       	brtc	.+14     	; 0x9b8 <__fixunssfsi+0x5c>
 9aa:	90 95       	com	r25
 9ac:	80 95       	com	r24
 9ae:	70 95       	com	r23
 9b0:	61 95       	neg	r22
 9b2:	7f 4f       	sbci	r23, 0xFF	; 255
 9b4:	8f 4f       	sbci	r24, 0xFF	; 255
 9b6:	9f 4f       	sbci	r25, 0xFF	; 255
 9b8:	08 95       	ret

000009ba <__floatunsisf>:
 9ba:	e8 94       	clt
 9bc:	09 c0       	rjmp	.+18     	; 0x9d0 <__floatsisf+0x12>

000009be <__floatsisf>:
 9be:	97 fb       	bst	r25, 7
 9c0:	3e f4       	brtc	.+14     	; 0x9d0 <__floatsisf+0x12>
 9c2:	90 95       	com	r25
 9c4:	80 95       	com	r24
 9c6:	70 95       	com	r23
 9c8:	61 95       	neg	r22
 9ca:	7f 4f       	sbci	r23, 0xFF	; 255
 9cc:	8f 4f       	sbci	r24, 0xFF	; 255
 9ce:	9f 4f       	sbci	r25, 0xFF	; 255
 9d0:	99 23       	and	r25, r25
 9d2:	a9 f0       	breq	.+42     	; 0x9fe <__floatsisf+0x40>
 9d4:	f9 2f       	mov	r31, r25
 9d6:	96 e9       	ldi	r25, 0x96	; 150
 9d8:	bb 27       	eor	r27, r27
 9da:	93 95       	inc	r25
 9dc:	f6 95       	lsr	r31
 9de:	87 95       	ror	r24
 9e0:	77 95       	ror	r23
 9e2:	67 95       	ror	r22
 9e4:	b7 95       	ror	r27
 9e6:	f1 11       	cpse	r31, r1
 9e8:	f8 cf       	rjmp	.-16     	; 0x9da <__floatsisf+0x1c>
 9ea:	fa f4       	brpl	.+62     	; 0xa2a <__floatsisf+0x6c>
 9ec:	bb 0f       	add	r27, r27
 9ee:	11 f4       	brne	.+4      	; 0x9f4 <__floatsisf+0x36>
 9f0:	60 ff       	sbrs	r22, 0
 9f2:	1b c0       	rjmp	.+54     	; 0xa2a <__floatsisf+0x6c>
 9f4:	6f 5f       	subi	r22, 0xFF	; 255
 9f6:	7f 4f       	sbci	r23, 0xFF	; 255
 9f8:	8f 4f       	sbci	r24, 0xFF	; 255
 9fa:	9f 4f       	sbci	r25, 0xFF	; 255
 9fc:	16 c0       	rjmp	.+44     	; 0xa2a <__floatsisf+0x6c>
 9fe:	88 23       	and	r24, r24
 a00:	11 f0       	breq	.+4      	; 0xa06 <__floatsisf+0x48>
 a02:	96 e9       	ldi	r25, 0x96	; 150
 a04:	11 c0       	rjmp	.+34     	; 0xa28 <__floatsisf+0x6a>
 a06:	77 23       	and	r23, r23
 a08:	21 f0       	breq	.+8      	; 0xa12 <__floatsisf+0x54>
 a0a:	9e e8       	ldi	r25, 0x8E	; 142
 a0c:	87 2f       	mov	r24, r23
 a0e:	76 2f       	mov	r23, r22
 a10:	05 c0       	rjmp	.+10     	; 0xa1c <__floatsisf+0x5e>
 a12:	66 23       	and	r22, r22
 a14:	71 f0       	breq	.+28     	; 0xa32 <__floatsisf+0x74>
 a16:	96 e8       	ldi	r25, 0x86	; 134
 a18:	86 2f       	mov	r24, r22
 a1a:	70 e0       	ldi	r23, 0x00	; 0
 a1c:	60 e0       	ldi	r22, 0x00	; 0
 a1e:	2a f0       	brmi	.+10     	; 0xa2a <__floatsisf+0x6c>
 a20:	9a 95       	dec	r25
 a22:	66 0f       	add	r22, r22
 a24:	77 1f       	adc	r23, r23
 a26:	88 1f       	adc	r24, r24
 a28:	da f7       	brpl	.-10     	; 0xa20 <__floatsisf+0x62>
 a2a:	88 0f       	add	r24, r24
 a2c:	96 95       	lsr	r25
 a2e:	87 95       	ror	r24
 a30:	97 f9       	bld	r25, 7
 a32:	08 95       	ret

00000a34 <__fp_inf>:
 a34:	97 f9       	bld	r25, 7
 a36:	9f 67       	ori	r25, 0x7F	; 127
 a38:	80 e8       	ldi	r24, 0x80	; 128
 a3a:	70 e0       	ldi	r23, 0x00	; 0
 a3c:	60 e0       	ldi	r22, 0x00	; 0
 a3e:	08 95       	ret

00000a40 <__fp_nan>:
 a40:	9f ef       	ldi	r25, 0xFF	; 255
 a42:	80 ec       	ldi	r24, 0xC0	; 192
 a44:	08 95       	ret

00000a46 <__fp_pscA>:
 a46:	00 24       	eor	r0, r0
 a48:	0a 94       	dec	r0
 a4a:	16 16       	cp	r1, r22
 a4c:	17 06       	cpc	r1, r23
 a4e:	18 06       	cpc	r1, r24
 a50:	09 06       	cpc	r0, r25
 a52:	08 95       	ret

00000a54 <__fp_pscB>:
 a54:	00 24       	eor	r0, r0
 a56:	0a 94       	dec	r0
 a58:	12 16       	cp	r1, r18
 a5a:	13 06       	cpc	r1, r19
 a5c:	14 06       	cpc	r1, r20
 a5e:	05 06       	cpc	r0, r21
 a60:	08 95       	ret

00000a62 <__fp_round>:
 a62:	09 2e       	mov	r0, r25
 a64:	03 94       	inc	r0
 a66:	00 0c       	add	r0, r0
 a68:	11 f4       	brne	.+4      	; 0xa6e <__fp_round+0xc>
 a6a:	88 23       	and	r24, r24
 a6c:	52 f0       	brmi	.+20     	; 0xa82 <__fp_round+0x20>
 a6e:	bb 0f       	add	r27, r27
 a70:	40 f4       	brcc	.+16     	; 0xa82 <__fp_round+0x20>
 a72:	bf 2b       	or	r27, r31
 a74:	11 f4       	brne	.+4      	; 0xa7a <__fp_round+0x18>
 a76:	60 ff       	sbrs	r22, 0
 a78:	04 c0       	rjmp	.+8      	; 0xa82 <__fp_round+0x20>
 a7a:	6f 5f       	subi	r22, 0xFF	; 255
 a7c:	7f 4f       	sbci	r23, 0xFF	; 255
 a7e:	8f 4f       	sbci	r24, 0xFF	; 255
 a80:	9f 4f       	sbci	r25, 0xFF	; 255
 a82:	08 95       	ret

00000a84 <__fp_split3>:
 a84:	57 fd       	sbrc	r21, 7
 a86:	90 58       	subi	r25, 0x80	; 128
 a88:	44 0f       	add	r20, r20
 a8a:	55 1f       	adc	r21, r21
 a8c:	59 f0       	breq	.+22     	; 0xaa4 <__fp_splitA+0x10>
 a8e:	5f 3f       	cpi	r21, 0xFF	; 255
 a90:	71 f0       	breq	.+28     	; 0xaae <__fp_splitA+0x1a>
 a92:	47 95       	ror	r20

00000a94 <__fp_splitA>:
 a94:	88 0f       	add	r24, r24
 a96:	97 fb       	bst	r25, 7
 a98:	99 1f       	adc	r25, r25
 a9a:	61 f0       	breq	.+24     	; 0xab4 <__fp_splitA+0x20>
 a9c:	9f 3f       	cpi	r25, 0xFF	; 255
 a9e:	79 f0       	breq	.+30     	; 0xabe <__fp_splitA+0x2a>
 aa0:	87 95       	ror	r24
 aa2:	08 95       	ret
 aa4:	12 16       	cp	r1, r18
 aa6:	13 06       	cpc	r1, r19
 aa8:	14 06       	cpc	r1, r20
 aaa:	55 1f       	adc	r21, r21
 aac:	f2 cf       	rjmp	.-28     	; 0xa92 <__fp_split3+0xe>
 aae:	46 95       	lsr	r20
 ab0:	f1 df       	rcall	.-30     	; 0xa94 <__fp_splitA>
 ab2:	08 c0       	rjmp	.+16     	; 0xac4 <__fp_splitA+0x30>
 ab4:	16 16       	cp	r1, r22
 ab6:	17 06       	cpc	r1, r23
 ab8:	18 06       	cpc	r1, r24
 aba:	99 1f       	adc	r25, r25
 abc:	f1 cf       	rjmp	.-30     	; 0xaa0 <__fp_splitA+0xc>
 abe:	86 95       	lsr	r24
 ac0:	71 05       	cpc	r23, r1
 ac2:	61 05       	cpc	r22, r1
 ac4:	08 94       	sec
 ac6:	08 95       	ret

00000ac8 <__fp_zero>:
 ac8:	e8 94       	clt

00000aca <__fp_szero>:
 aca:	bb 27       	eor	r27, r27
 acc:	66 27       	eor	r22, r22
 ace:	77 27       	eor	r23, r23
 ad0:	cb 01       	movw	r24, r22
 ad2:	97 f9       	bld	r25, 7
 ad4:	08 95       	ret

00000ad6 <__mulsf3>:
 ad6:	0e 94 7e 05 	call	0xafc	; 0xafc <__mulsf3x>
 ada:	0c 94 31 05 	jmp	0xa62	; 0xa62 <__fp_round>
 ade:	0e 94 23 05 	call	0xa46	; 0xa46 <__fp_pscA>
 ae2:	38 f0       	brcs	.+14     	; 0xaf2 <__mulsf3+0x1c>
 ae4:	0e 94 2a 05 	call	0xa54	; 0xa54 <__fp_pscB>
 ae8:	20 f0       	brcs	.+8      	; 0xaf2 <__mulsf3+0x1c>
 aea:	95 23       	and	r25, r21
 aec:	11 f0       	breq	.+4      	; 0xaf2 <__mulsf3+0x1c>
 aee:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__fp_inf>
 af2:	0c 94 20 05 	jmp	0xa40	; 0xa40 <__fp_nan>
 af6:	11 24       	eor	r1, r1
 af8:	0c 94 65 05 	jmp	0xaca	; 0xaca <__fp_szero>

00000afc <__mulsf3x>:
 afc:	0e 94 42 05 	call	0xa84	; 0xa84 <__fp_split3>
 b00:	70 f3       	brcs	.-36     	; 0xade <__mulsf3+0x8>

00000b02 <__mulsf3_pse>:
 b02:	95 9f       	mul	r25, r21
 b04:	c1 f3       	breq	.-16     	; 0xaf6 <__mulsf3+0x20>
 b06:	95 0f       	add	r25, r21
 b08:	50 e0       	ldi	r21, 0x00	; 0
 b0a:	55 1f       	adc	r21, r21
 b0c:	62 9f       	mul	r22, r18
 b0e:	f0 01       	movw	r30, r0
 b10:	72 9f       	mul	r23, r18
 b12:	bb 27       	eor	r27, r27
 b14:	f0 0d       	add	r31, r0
 b16:	b1 1d       	adc	r27, r1
 b18:	63 9f       	mul	r22, r19
 b1a:	aa 27       	eor	r26, r26
 b1c:	f0 0d       	add	r31, r0
 b1e:	b1 1d       	adc	r27, r1
 b20:	aa 1f       	adc	r26, r26
 b22:	64 9f       	mul	r22, r20
 b24:	66 27       	eor	r22, r22
 b26:	b0 0d       	add	r27, r0
 b28:	a1 1d       	adc	r26, r1
 b2a:	66 1f       	adc	r22, r22
 b2c:	82 9f       	mul	r24, r18
 b2e:	22 27       	eor	r18, r18
 b30:	b0 0d       	add	r27, r0
 b32:	a1 1d       	adc	r26, r1
 b34:	62 1f       	adc	r22, r18
 b36:	73 9f       	mul	r23, r19
 b38:	b0 0d       	add	r27, r0
 b3a:	a1 1d       	adc	r26, r1
 b3c:	62 1f       	adc	r22, r18
 b3e:	83 9f       	mul	r24, r19
 b40:	a0 0d       	add	r26, r0
 b42:	61 1d       	adc	r22, r1
 b44:	22 1f       	adc	r18, r18
 b46:	74 9f       	mul	r23, r20
 b48:	33 27       	eor	r19, r19
 b4a:	a0 0d       	add	r26, r0
 b4c:	61 1d       	adc	r22, r1
 b4e:	23 1f       	adc	r18, r19
 b50:	84 9f       	mul	r24, r20
 b52:	60 0d       	add	r22, r0
 b54:	21 1d       	adc	r18, r1
 b56:	82 2f       	mov	r24, r18
 b58:	76 2f       	mov	r23, r22
 b5a:	6a 2f       	mov	r22, r26
 b5c:	11 24       	eor	r1, r1
 b5e:	9f 57       	subi	r25, 0x7F	; 127
 b60:	50 40       	sbci	r21, 0x00	; 0
 b62:	9a f0       	brmi	.+38     	; 0xb8a <__mulsf3_pse+0x88>
 b64:	f1 f0       	breq	.+60     	; 0xba2 <__mulsf3_pse+0xa0>
 b66:	88 23       	and	r24, r24
 b68:	4a f0       	brmi	.+18     	; 0xb7c <__mulsf3_pse+0x7a>
 b6a:	ee 0f       	add	r30, r30
 b6c:	ff 1f       	adc	r31, r31
 b6e:	bb 1f       	adc	r27, r27
 b70:	66 1f       	adc	r22, r22
 b72:	77 1f       	adc	r23, r23
 b74:	88 1f       	adc	r24, r24
 b76:	91 50       	subi	r25, 0x01	; 1
 b78:	50 40       	sbci	r21, 0x00	; 0
 b7a:	a9 f7       	brne	.-22     	; 0xb66 <__mulsf3_pse+0x64>
 b7c:	9e 3f       	cpi	r25, 0xFE	; 254
 b7e:	51 05       	cpc	r21, r1
 b80:	80 f0       	brcs	.+32     	; 0xba2 <__mulsf3_pse+0xa0>
 b82:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__fp_inf>
 b86:	0c 94 65 05 	jmp	0xaca	; 0xaca <__fp_szero>
 b8a:	5f 3f       	cpi	r21, 0xFF	; 255
 b8c:	e4 f3       	brlt	.-8      	; 0xb86 <__mulsf3_pse+0x84>
 b8e:	98 3e       	cpi	r25, 0xE8	; 232
 b90:	d4 f3       	brlt	.-12     	; 0xb86 <__mulsf3_pse+0x84>
 b92:	86 95       	lsr	r24
 b94:	77 95       	ror	r23
 b96:	67 95       	ror	r22
 b98:	b7 95       	ror	r27
 b9a:	f7 95       	ror	r31
 b9c:	e7 95       	ror	r30
 b9e:	9f 5f       	subi	r25, 0xFF	; 255
 ba0:	c1 f7       	brne	.-16     	; 0xb92 <__mulsf3_pse+0x90>
 ba2:	fe 2b       	or	r31, r30
 ba4:	88 0f       	add	r24, r24
 ba6:	91 1d       	adc	r25, r1
 ba8:	96 95       	lsr	r25
 baa:	87 95       	ror	r24
 bac:	97 f9       	bld	r25, 7
 bae:	08 95       	ret

00000bb0 <_exit>:
 bb0:	f8 94       	cli

00000bb2 <__stop_program>:
 bb2:	ff cf       	rjmp	.-2      	; 0xbb2 <__stop_program>
