/*
 * Copyright 2019 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Generated code from MX8M_DDR_tool
 *
 * Align with uboot version:
 * imx_v2019.04_5.4.x and above version
 * For imx_v2018.03_4.14.78_1.0.0_ga ~ imx_v2018.04_4.19.35_1.1.0_ga:
 * please replace #include <asm/arch/ddr.h> with #include <asm/arch/imx8m_ddr.h>
 */

static const
struct dram_cfg_param ddr_ddrc_cfg_1g[] = {
	/** Initialize DDRC registers **/
	{ 0x3d400304, 0x1 },
	{ 0x3d400030, 0x1 },
	{ 0x3d400000, 0xa1080020 },
	{ 0x3d400020, 0x1323 },
	{ 0x3d400024, 0x1e84800 },
	{ 0x3d400064, 0x7a00b4 },
	{ 0x3d400070, 0x7027f90 },
	{ 0x3d400074, 0x790 },
	{ 0x3d4000d0, 0xc00307a3 },
	{ 0x3d4000d4, 0xc50000 },
	{ 0x3d4000dc, 0xf4003f },
	{ 0x3d4000e0, 0x330000 },
	{ 0x3d4000e8, 0x660048 },
	{ 0x3d4000ec, 0x160048 },
	{ 0x3d400100, 0x2028222a },
	{ 0x3d400104, 0x8083f },
	{ 0x3d40010c, 0xe0e000 },
	{ 0x3d400110, 0x12040a12 },
	{ 0x3d400114, 0x2050f0f },
	{ 0x3d400118, 0x1010009 },
	{ 0x3d40011c, 0x502 },
	{ 0x3d400130, 0x20800 },
	{ 0x3d400134, 0xe100002 },
	{ 0x3d400138, 0xbc },
	{ 0x3d400144, 0xc80064 },
	{ 0x3d400180, 0x3e8001e },
	{ 0x3d400184, 0x3207a12 },
	{ 0x3d400188, 0x0 },
	{ 0x3d400190, 0x49f820e },
	{ 0x3d400194, 0x80303 },
	{ 0x3d4001b4, 0x1f0e },
	{ 0x3d4001a0, 0xe0400018 },
	{ 0x3d4001a4, 0xdf00e4 },
	{ 0x3d4001a8, 0x80000000 },
	{ 0x3d4001b0, 0x11 },
	{ 0x3d4001c0, 0x1 },
	{ 0x3d4001c4, 0x1 },
	{ 0x3d4000f4, 0x799 },
	{ 0x3d400108, 0x9121b1c },
	{ 0x3d400200, 0x1f },
	{ 0x3d400208, 0x0 },
	{ 0x3d40020c, 0x0 },
	{ 0x3d400210, 0x1f1f },
	{ 0x3d400204, 0x80808 },
	{ 0x3d400214, 0x7070707 },
	{ 0x3d400218, 0xf070707 },
	{ 0x3d40021c, 0xf0f },
	{ 0x3d400250, 0x1705 },
	{ 0x3d400254, 0x2c },
	{ 0x3d40025c, 0x4000030 },
	{ 0x3d400264, 0x900093e7 },
	{ 0x3d40026c, 0x2005574 },
	{ 0x3d400400, 0x111 },
	{ 0x3d400404, 0x72ff },
	{ 0x3d400408, 0x72ff },
	{ 0x3d400494, 0x2100e07 },
	{ 0x3d400498, 0x620096 },
	{ 0x3d40049c, 0x1100e07 },
	{ 0x3d4004a0, 0xc8012c },
	{ 0x3d402020, 0x1021 },
	{ 0x3d402024, 0x30d400 },
	{ 0x3d402050, 0x20d000 },
	{ 0x3d402064, 0xc0012 },
	{ 0x3d4020dc, 0x840000 },
	{ 0x3d4020e0, 0x330000 },
	{ 0x3d4020e8, 0x660048 },
	{ 0x3d4020ec, 0x160048 },
	{ 0x3d402100, 0xa040305 },
	{ 0x3d402104, 0x30407 },
	{ 0x3d402108, 0x203060b },
	{ 0x3d40210c, 0x505000 },
	{ 0x3d402110, 0x2040202 },
	{ 0x3d402114, 0x2030202 },
	{ 0x3d402118, 0x1010004 },
	{ 0x3d40211c, 0x302 },
	{ 0x3d402130, 0x20300 },
	{ 0x3d402134, 0xa100002 },
	{ 0x3d402138, 0x13 },
	{ 0x3d402144, 0x14000a },
	{ 0x3d402180, 0x640004 },
	{ 0x3d402190, 0x3818200 },
	{ 0x3d402194, 0x80303 },
	{ 0x3d4021b4, 0x100 },
	{ 0x3d4020f4, 0x599 },
	{ 0x3d403020, 0x1021 },
	{ 0x3d403024, 0xc3500 },
	{ 0x3d403050, 0x20d000 },
	{ 0x3d403064, 0x30005 },
	{ 0x3d4030dc, 0x840000 },
	{ 0x3d4030e0, 0x330000 },
	{ 0x3d4030e8, 0x660048 },
	{ 0x3d4030ec, 0x160048 },
	{ 0x3d403100, 0xa010102 },
	{ 0x3d403104, 0x30404 },
	{ 0x3d403108, 0x203060b },
	{ 0x3d40310c, 0x505000 },
	{ 0x3d403110, 0x2040202 },
	{ 0x3d403114, 0x2030202 },
	{ 0x3d403118, 0x1010004 },
	{ 0x3d40311c, 0x302 },
	{ 0x3d403130, 0x20300 },
	{ 0x3d403134, 0xa100002 },
	{ 0x3d403138, 0x5 },
	{ 0x3d403144, 0x50003 },
	{ 0x3d403180, 0x190004 },
	{ 0x3d403190, 0x3818200 },
	{ 0x3d403194, 0x80303 },
	{ 0x3d4031b4, 0x100 },
	{ 0x3d4030f4, 0x599 },
	{ 0x3d400028, 0x0 },
};

/* ddr timing config params */
const struct dram_timing_info dram_timing_1g = {
	.ddrc_cfg = ddr_ddrc_cfg_1g,
	.ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg_1g),
	.ddrphy_cfg = ddr_ddrphy_cfg,
	.ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
	.fsp_msg = ddr_dram_fsp_msg,
	.fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
	.ddrphy_trained_csr = ddr_ddrphy_trained_csr,
	.ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
	.ddrphy_pie = ddr_phy_pie,
	.ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
	.fsp_table = { 4000, 400, 100, },
};
