<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: README.txt File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('CodeGen_2README_8txt.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">README.txt File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afdbe4e4b4a1b7005ac421fcf90509104"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#afdbe4e4b4a1b7005ac421fcf90509104">will</a> (must) appear <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> the <a class="el" href="Target_2ARM_2README_8txt.html#a09f6d95681fd43c904d1164c81a5141d">call</a> site.If <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> collection occurs</td></tr>
<tr class="separator:afdbe4e4b4a1b7005ac421fcf90509104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52628b0664df8a8d85e31a7ec5c1dcf6"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for which would eliminate a bunch of predicates on&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a52628b0664df8a8d85e31a7ec5c1dcf6">them</a> (e.g.no side <a class="el" href="Target_2X86_2README_8txt.html#a640ea28546c37395f561765e02995b8d">effects</a>).Once <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> <a class="el" href="Target_2README_8txt.html#a2f45f7359c926f31faeaa5f5d1407c9f">is</a> in <a class="el" href="CodeGen_2README_8txt.html#a14949e3e522309706b76e17ac693fd5d">place</a></td></tr>
<tr class="separator:a52628b0664df8a8d85e31a7ec5c1dcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a3fef6e4a83d2d619d46298f2ea45ca6d"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a></td></tr>
<tr class="separator:a3fef6e4a83d2d619d46298f2ea45ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107da1a5af344dcc0a1ae58225e489a4"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a></td></tr>
<tr class="separator:a107da1a5af344dcc0a1ae58225e489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb4aba7282bba64d822fbf46a93b4e9"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling lr str&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a3bb4aba7282bba64d822fbf46a93b4e9">lr</a></td></tr>
<tr class="separator:a3bb4aba7282bba64d822fbf46a93b4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b572719b47d2cd749a70ac5587bbf7f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a></td></tr>
<tr class="separator:a2b572719b47d2cd749a70ac5587bbf7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0629dbc89f0868f62da8cbcb681b2be"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#aa0629dbc89f0868f62da8cbcb681b2be">be</a></td></tr>
<tr class="separator:aa0629dbc89f0868f62da8cbcb681b2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa864f0f6145846a80b9e27066e95dd4"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> mov <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a></td></tr>
<tr class="separator:afa864f0f6145846a80b9e27066e95dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab957938f7b4a69a97f44531b1203fe"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#afab957938f7b4a69a97f44531b1203fe">reg1037</a> = ADDri %<a class="el" href="CodeGen_2README_8txt.html#abd9dd7b33cfc6258b9e2757a8bfd7f0a">reg1039</a></td></tr>
<tr class="separator:afab957938f7b4a69a97f44531b1203fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca76931253db2c6668f0cf07d8f66ab"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a6ca76931253db2c6668f0cf07d8f66ab">reg1038</a> = ADDrs %reg1032</td></tr>
<tr class="separator:a6ca76931253db2c6668f0cf07d8f66ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9dd7b33cfc6258b9e2757a8bfd7f0a"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#abd9dd7b33cfc6258b9e2757a8bfd7f0a">reg1039</a></td></tr>
<tr class="separator:abd9dd7b33cfc6258b9e2757a8bfd7f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f68bd88f8ede3b6aa6f7b2943a2a34f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a1f68bd88f8ede3b6aa6f7b2943a2a34f">NOREG</a></td></tr>
<tr class="separator:a1f68bd88f8ede3b6aa6f7b2943a2a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c84340651b7249e408f61be003356f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a82c84340651b7249e408f61be003356f">CFG</a></td></tr>
<tr class="separator:a82c84340651b7249e408f61be003356f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09776db24cf586ec9f1e18f3bae14099"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></td></tr>
<tr class="separator:a09776db24cf586ec9f1e18f3bae14099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a3ef579811a3de9bade29fcb1bf6be"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#aa6a3ef579811a3de9bade29fcb1bf6be">mbb&lt; bb76.outer, 0x8b0c5f0 &gt;</a></td></tr>
<tr class="separator:aa6a3ef579811a3de9bade29fcb1bf6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347b3eaeb1cc29643e5e37f11fdbb3fb"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a347b3eaeb1cc29643e5e37f11fdbb3fb">However</a></td></tr>
<tr class="separator:a347b3eaeb1cc29643e5e37f11fdbb3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14949e3e522309706b76e17ac693fd5d"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a14949e3e522309706b76e17ac693fd5d">place</a></td></tr>
<tr class="separator:a14949e3e522309706b76e17ac693fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f075ce7f5d03df1840f00f6052599f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a87f075ce7f5d03df1840f00f6052599f">Consider</a></td></tr>
<tr class="separator:a87f075ce7f5d03df1840f00f6052599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb361e3080f8cb79b4e9f5bfca9256e"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a1fb361e3080f8cb79b4e9f5bfca9256e">nth_el</a> = getelementptr { <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>, [0 <a class="el" href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a> %obj] }* %array</td></tr>
<tr class="separator:a1fb361e3080f8cb79b4e9f5bfca9256e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45385c960e852e4062db8fe56b92e87"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#ac45385c960e852e4062db8fe56b92e87">i32</a></td></tr>
<tr class="separator:ac45385c960e852e4062db8fe56b92e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489ded8e3f2ea614b159957d077c823f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a489ded8e3f2ea614b159957d077c823f">old</a></td></tr>
<tr class="separator:a489ded8e3f2ea614b159957d077c823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a8ab7878b94c13f3e9503b7a819d0c"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#ae4a8ab7878b94c13f3e9503b7a819d0c">new</a></td></tr>
<tr class="separator:ae4a8ab7878b94c13f3e9503b7a819d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8345e4f72cb55ceca0ea842e27ea6807"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a8345e4f72cb55ceca0ea842e27ea6807">libcall</a></td></tr>
<tr class="separator:a8345e4f72cb55ceca0ea842e27ea6807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fe3196795ff2431bd18d85568da5d1"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the store may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a52fe3196795ff2431bd18d85568da5d1">store</a></td></tr>
<tr class="separator:a52fe3196795ff2431bd18d85568da5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37951f685ee4b1598804006ced55f8f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#ac37951f685ee4b1598804006ced55f8f">requirement</a></td></tr>
<tr class="separator:ac37951f685ee4b1598804006ced55f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6814c463558baedbc47e889874ae0f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a3b6814c463558baedbc47e889874ae0f">Still</a></td></tr>
<tr class="separator:a3b6814c463558baedbc47e889874ae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c4d97f6f46d70eeab16e5ca203b992"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a12c4d97f6f46d70eeab16e5ca203b992">copies</a></td></tr>
<tr class="separator:a12c4d97f6f46d70eeab16e5ca203b992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57663f20f882ca000f69136b6d8bc22f"><td class="memItemLeft" align="right" valign="top">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for which would eliminate a bunch of predicates on it would be even better to have tblgen synthesize the various copy insertion inspection methods in TargetInstrInfo Stack coloring&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2README_8txt.html#a57663f20f882ca000f69136b6d8bc22f">improvements</a></td></tr>
<tr class="separator:a57663f20f882ca000f69136b6d8bc22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a52628b0664df8a8d85e31a7ec5c1dcf6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for which would eliminate a bunch of predicates on them </td>
          <td>(</td>
          <td class="paramtype">e.g.no side&#160;</td>
          <td class="paramname"><em>effects</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="Target_2X86_2README_8txt_source.html#l00844">caller()</a>, and <a class="el" href="Target_2X86_2README_8txt_source.html#l00501">f2()</a>.</p>

</div>
</div>
<a class="anchor" id="afdbe4e4b4a1b7005ac421fcf90509104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point will </td>
          <td>(</td>
          <td class="paramtype">must&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a09776db24cf586ec9f1e18f3bae14099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> BB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00068">llvm::MachineSSAUpdater::AddAvailableValue()</a>, <a class="el" href="SSAUpdater_8cpp_source.html#l00058">llvm::SSAUpdater::AddAvailableValue()</a>, <a class="el" href="LoopSimplify_8cpp_source.html#l00451">AddBlockAndPredsToSet()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00780">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="Dominators_8h_source.html#l00495">llvm::DominatorTreeBase&lt; llvm::MachineBasicBlock &gt;::addNewBlock()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l01317">AddPHINodeEntriesForMappedBlock()</a>, <a class="el" href="JIT_8cpp_source.html#l00533">llvm::JIT::addPointerToBasicBlock()</a>, <a class="el" href="SCCP_8cpp_source.html#l01657">AddressIsTaken()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>, <a class="el" href="CodeMetrics_8cpp_source.html#l00025">llvm::CodeMetrics::analyzeBasicBlock()</a>, <a class="el" href="Pass_8h_source.html#l00326">llvm::BasicBlockPass::BasicBlockPass()</a>, <a class="el" href="AArch64BranchFixupPass_8cpp_source.html#l00237">BBHasFallthrough()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l01057">BBIsJumpedOver()</a>, <a class="el" href="LCSSA_8cpp_source.html#l00099">BlockDominatesAnExit()</a>, <a class="el" href="BranchProbabilityInfo_8h_source.html#l00043">llvm::BranchProbabilityInfo::BranchProbabilityInfo()</a>, <a class="el" href="SSAUpdaterImpl_8h_source.html#l00100">llvm::SSAUpdaterImpl&lt; UpdaterT &gt;::BuildBlockList()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00693">llvm::ScheduleDAGMI::buildDAGWithRegPressure()</a>, <a class="el" href="MCObjectDisassembler_8cpp_source.html#l00083">llvm::MCObjectDisassembler::buildModule()</a>, <a class="el" href="DominanceFrontier_8cpp_source.html#l00041">llvm::DominanceFrontier::calculate()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00485">llvm::AliasAnalysis::callCapturesBefore()</a>, <a class="el" href="CallGraph_8cpp_source.html#l00019">llvm::CallGraph::CallGraph()</a>, <a class="el" href="IfConversion_8cpp_source.html#l00922">canFallThroughTo()</a>, <a class="el" href="Local_8cpp_source.html#l00532">CanPropagatePredecessorsForPHIs()</a>, <a class="el" href="TailRecursionElimination_8cpp_source.html#l00137">CanTRE()</a>, <a class="el" href="LoopInfo_8h_source.html#l00527">llvm::LoopInfoBase&lt; llvm::MachineBasicBlock, llvm::MachineLoop &gt;::changeLoopFor()</a>, <a class="el" href="Local_8cpp_source.html#l01122">changeToUnreachable()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15258">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="ObjCARCOpts_8cpp_source.html#l01598">CheckForCanReleaseCFGHazard()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00466">llvm::Region::clearNodeCache()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00153">clobbersAnyYmmReg()</a>, <a class="el" href="Cloning_8h_source.html#l00065">llvm::ClonedCodeInfo::ClonedCodeInfo()</a>, <a class="el" href="CloneFunction_8cpp_source.html#l00162">llvm::CloneFunction()</a>, <a class="el" href="CloneFunction_8cpp_source.html#l00076">llvm::CloneFunctionInto()</a>, <a class="el" href="LoopUnswitch_8cpp_source.html#l00661">CloneLoop()</a>, <a class="el" href="LoopUnrollRuntime_8cpp_source.html#l00136">CloneLoopBlocks()</a>, <a class="el" href="CodeMetrics_8h_source.html#l00082">llvm::CodeMetrics::CodeMetrics()</a>, <a class="el" href="Dominators_8h_source.html#l00306">llvm::DominatorTreeBase&lt; llvm::MachineBasicBlock &gt;::compare()</a>, <a class="el" href="MCModule_8cpp_source.html#l00106">CompBBToAtom()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00305">ComputeCommonTailLength()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00776">llvm::ScheduleDAGMI::computeCyclicCriticalPath()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02181">ComputeRange()</a>, <a class="el" href="Local_8cpp_source.html#l00059">llvm::ConstantFoldTerminator()</a>, <a class="el" href="GVN_8cpp_source.html#l01268">ConstructSSAForLoadSet()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00112">llvm::Region::contains()</a>, <a class="el" href="CPPBackend_8cpp_source.html#l01086">ConvertAtomicSynchScope()</a>, <a class="el" href="lib_2ExecutionEngine_2JIT_2JIT_8h_source.html#l00097">llvm::JIT::create()</a>, <a class="el" href="AMDGPUConvertToISA_8cpp_source.html#l00044">llvm::createAMDGPUConvertToISAPass()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l00372">llvm::createARMConstantIslandPass()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="MergeFunctions_8cpp_source.html#l00727">createCast()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l00140">llvm::createCodeGenPreparePass()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00067">llvm::createCorrelatedValuePropagationPass()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00194">llvm::createDeadArgHackingPass()</a>, <a class="el" href="EarlyCSE_8cpp_source.html#l00390">llvm::createEarlyCSEPass()</a>, <a class="el" href="Mips16HardFloat_8cpp_source.html#l00417">createFPFnStub()</a>, <a class="el" href="Instructions_8cpp_source.html#l00481">createFree()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05378">llvm::createGlobalBaseRegPass()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l00146">llvm::createJumpThreadingPass()</a>, <a class="el" href="LICM_8cpp_source.html#l00199">llvm::createLICMPass()</a>, <a class="el" href="LoopInstSimplify_8cpp_source.html#l00063">llvm::createLoopInstSimplifyPass()</a>, <a class="el" href="LoopSimplify_8cpp_source.html#l00124">llvm::createLoopSimplifyPass()</a>, <a class="el" href="Instructions_8cpp_source.html#l00371">createMalloc()</a>, <a class="el" href="MipsConstantIslandPass_8cpp_source.html#l00349">llvm::createMipsConstantIslandPass()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00041">llvm::createNVPTXPrologEpilogPass()</a>, <a class="el" href="ObjCARCContract_8cpp_source.html#l00102">llvm::createObjCARCContractPass()</a>, <a class="el" href="PPCCTRLoops_8cpp_source.html#l00165">llvm::createPPCCTRLoopsVerify()</a>, <a class="el" href="PPCCodeEmitter_8cpp_source.html#l00092">llvm::createPPCJITCodeEmitterPass()</a>, <a class="el" href="MemorySanitizer_8cpp_source.html#l00305">createPrivateNonConstGlobalForString()</a>, <a class="el" href="StackProtector_8cpp_source.html#l00315">CreatePrologue()</a>, <a class="el" href="PruneEH_8cpp_source.html#l00058">llvm::createPruneEHPass()</a>, <a class="el" href="R600ExpandSpecialInstrs_8cpp_source.html#l00054">llvm::createR600ExpandSpecialInstrsPass()</a>, <a class="el" href="Sink_8cpp_source.html#l00070">llvm::createSinkingPass()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02097">cse()</a>, <a class="el" href="BasicBlockUtils_8cpp_source.html#l00036">llvm::DeleteDeadBlock()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l00264">deleteIfDeadInstruction()</a>, <a class="el" href="SCCP_8cpp_source.html#l01526">DeleteInstructionInBlock()</a>, <a class="el" href="LoopPass_8cpp_source.html#l00147">llvm::LPPassManager::deleteSimpleAnalysisValue()</a>, <a class="el" href="DemoteRegToStack_8cpp_source.html#l00024">llvm::DemoteRegToStack()</a>, <a class="el" href="DominatorInternals_8h_source.html#l00034">llvm::DFSPass()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00345">llvm::discoverAndMapSubloop()</a>, <a class="el" href="Dominators_8cpp_source.html#l00162">llvm::DominatorTree::dominates()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l00252">DominatesMergePoint()</a>, <a class="el" href="InstructionCombining_8cpp_source.html#l02319">llvm::InstCombiner::DoOneIteration()</a>, <a class="el" href="LoopInfo_8cpp_source.html#l00411">llvm::Loop::dump()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l00515">EliminateBlockCases()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00436">llvm::AArch64TargetLowering::emitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05897">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00520">llvm::AArch64TargetLowering::emitAtomicBinaryMinMax()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00612">llvm::AArch64TargetLowering::emitAtomicCmpSwap()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02128">llvm::AsmPrinter::EmitBasicBlockStart()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01383">llvm::SelectionDAGBuilder::EmitBranchForMergedCondition()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06089">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00692">llvm::AsmPrinter::EmitFunctionBody()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00335">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02675">llvm::SparcTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01323">llvm::XCoreTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01306">llvm::MSP430TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01592">llvm::HexagonTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00787">llvm::MipsTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07611">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06339">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15792">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14899">EmitMonitor()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05958">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14864">EmitPCMPSTRI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14827">EmitPCMPSTRM()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07345">emitPostSt()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00105">llvm::AMDGPUAsmPrinter::EmitProgramInfoR600()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00169">llvm::AMDGPUAsmPrinter::EmitProgramInfoSI()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01198">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00716">llvm::emitSPUpdate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14090">EmitXBegin()</a>, <a class="el" href="AsmPrinter_8h_source.html#l00280">llvm::AsmPrinter::EmitXXStructor()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00486">llvm::AArch64InstrInfo::estimateRSStackLimit()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01053">estimateRSStackSizeLimit()</a>, <a class="el" href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00275">llvm::ExecutionEngine::finalizeObject()</a>, <a class="el" href="Instructions_8h_source.html#l02679">llvm::SwitchInst::findCaseDest()</a>, <a class="el" href="DependencyAnalysis_8cpp_source.html#l00205">llvm::objcarc::FindDependencies()</a>, <a class="el" href="CFG_8cpp_source.html#l00028">llvm::FindFunctionBackedges()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00710">findGluedUser()</a>, <a class="el" href="CodeExtractor_8cpp_source.html#l00158">llvm::CodeExtractor::findInputsOutputs()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l01015">FindMostPopularDest()</a>, <a class="el" href="CodeExtractor_8cpp_source.html#l00407">FindPhiPredForUseInBlock()</a>, <a class="el" href="LoopIterator_8h_source.html#l00162">llvm::LoopBlocksTraversal::finishPostorder()</a>, <a class="el" href="TailRecursionElimination_8cpp_source.html#l00389">FirstNonDbg()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l00753">FitWeights()</a>, <a class="el" href="Mips16HardFloat_8cpp_source.html#l00360">fixupFPReturnAndCall()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l01967">llvm::FoldBranchToCommonDest()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l01608">FoldCondBranchOnPHI()</a>, <a class="el" href="BasicBlockUtils_8cpp_source.html#l00594">llvm::FoldReturnIntoUncondBranch()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l01706">FoldTwoEntryPHINode()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l04201">llvm::ScalarEvolution::forgetValue()</a>, <a class="el" href="CPPBackend_8cpp_source.html#l00201">ftostr()</a>, <a class="el" href="LLParser_8cpp_source.html#l01966">FunctionNumber()</a>, <a class="el" href="Local_8cpp_source.html#l00627">gatherIncomingValuesToPhi()</a>, <a class="el" href="Constants_8cpp_source.html#l01353">llvm::BlockAddress::get()</a>, <a class="el" href="ScalarEvolution_8h_source.html#l00620">llvm::ScalarEvolution::getAddRecExpr()</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00100">llvm::MMIAddrLabelMap::getAddrLabelSymbol()</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00125">llvm::MMIAddrLabelMap::getAddrLabelSymbolToEmit()</a>, <a class="el" href="LinkModules_8cpp_source.html#l00928">getArrayElements()</a>, <a class="el" href="BitcodeReader_8cpp_source.html#l00513">GetAttrFromCode()</a>, <a class="el" href="ValueEnumerator_8h_source.html#l00138">llvm::ValueEnumerator::getAttributeGroups()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MemoryDependenceAnalysis_8h_source.html#l00201">llvm::NonLocalDepEntry::getBB()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00313">llvm::Region::getBBNode()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l07506">llvm::ScalarEvolution::getBlockDisposition()</a>, <a class="el" href="MachineBlockPlacement_8cpp_source.html#l00270">getBlockNum()</a>, <a class="el" href="LLParser_8h_source.html#l00140">llvm::LLParser::getContext()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>, <a class="el" href="RegionInfo_8h_source.html#l00255">llvm::Region::getEntry()</a>, <a class="el" href="Support_2CFG_8h_source.html#l00260">llvm::GraphTraits&lt; BasicBlock * &gt;::getEntryNode()</a>, <a class="el" href="Support_2CFG_8h_source.html#l00273">llvm::GraphTraits&lt; const BasicBlock * &gt;::getEntryNode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00680">llvm::GraphTraits&lt; MachineBasicBlock * &gt;::getEntryNode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00693">llvm::GraphTraits&lt; const MachineBasicBlock * &gt;::getEntryNode()</a>, <a class="el" href="lib_2ExecutionEngine_2Interpreter_2Interpreter_8h_source.html#l00201">llvm::Interpreter::getFirstVarArg()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00330">getFPReg()</a>, <a class="el" href="Metadata_8cpp_source.html#l00149">getFunctionForValue()</a>, <a class="el" href="GCOVProfiling_8cpp_source.html#l00148">getFunctionName()</a>, <a class="el" href="ValueEnumerator_8cpp_source.html#l00537">llvm::ValueEnumerator::getGlobalBasicBlockID()</a>, <a class="el" href="BasicBlockUtils_8cpp_source.html#l00681">llvm::GetIfCondition()</a>, <a class="el" href="IRBuilder_8h_source.html#l00077">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00197">llvm::R600InstrInfo::getInstrLatency()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l00305">getKnownConstant()</a>, <a class="el" href="MemoryDependenceAnalysis_8cpp_source.html#l00117">GetLocation()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00759">llvm::RegionInfo::getMaxRegionExit()</a>, <a class="el" href="BranchProbabilityInfo_8cpp_source.html#l00115">getMaxWeightFor()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00057">llvm::MipsInstrInfo::GetMemOperand()</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00352">llvm::AliasAnalysis::getModRefInfo()</a>, <a class="el" href="AsmWriter_8cpp_source.html#l00055">getModuleFromVal()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00211">llvm::Region::getNameStr()</a>, <a class="el" href="IfConversion_8cpp_source.html#l00459">getNextBlock()</a>, <a class="el" href="Dominators_8h_source.html#l00635">llvm::DominatorTreeBase&lt; llvm::MachineBasicBlock &gt;::getNodeForBlock()</a>, <a class="el" href="IntervalIterator_8h_source.html#l00049">llvm::getNodeHeader()</a>, <a class="el" href="DomPrinter_8cpp_source.html#l00034">llvm::DOTGraphTraits&lt; DomTreeNode * &gt;::getNodeLabel()</a>, <a class="el" href="RegionPrinter_8cpp_source.html#l00041">llvm::DOTGraphTraits&lt; RegionNode * &gt;::getNodeLabel()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00374">llvm::DOTGraphTraits&lt; const MachineFunction * &gt;::getNodeLabel()</a>, <a class="el" href="MipsLongBranch_8cpp_source.html#l00119">getNonDebugInstr()</a>, <a class="el" href="MemoryDependenceAnalysis_8cpp_source.html#l00767">llvm::MemoryDependenceAnalysis::getNonLocalPointerDependency()</a>, <a class="el" href="PredIteratorCache_8h_source.html#l00056">llvm::PredIteratorCache::GetNumPreds()</a>, <a class="el" href="SparsePropagation_8cpp_source.html#l00052">llvm::SparseSolver::getOrInitValueState()</a>, <a class="el" href="SSAUpdater_8cpp_source.html#l00301">llvm::SSAUpdaterTraits&lt; SSAUpdater &gt;::GetPHIValue()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00346">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::GetPHIValue()</a>, <a class="el" href="Delinearization_8cpp_source.html#l00072">getPointerOperand()</a>, <a class="el" href="PredIteratorCache_8h_source.html#l00042">llvm::PredIteratorCache::GetPreds()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14252">getPseudoCMOVOpc()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06085">GetRegistersForValue()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00353">getRegsUsedByPHIs()</a>, <a class="el" href="MipsSEISelLowering_8h_source.html#l00047">llvm::MipsSETargetLowering::getRepRegClassFor()</a>, <a class="el" href="MSP430ISelLowering_8h_source.html#l00076">llvm::MSP430TargetLowering::getScalarShiftAmountTy()</a>, <a class="el" href="SystemZISelLowering_8h_source.html#l00198">llvm::SystemZTargetLowering::getScalarShiftAmountTy()</a>, <a class="el" href="IntervalIterator_8h_source.html#l00056">llvm::getSourceGraphNode()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00295">llvm::Region::getSubRegionNode()</a>, <a class="el" href="Value_8cpp_source.html#l00143">getSymTab()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l04452">getTruncatedArgReg()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l01164">getUnconditionalBrDisp()</a>, <a class="el" href="SSAUpdaterImpl_8h_source.html#l00078">llvm::SSAUpdaterImpl&lt; UpdaterT &gt;::GetValue()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l00177">HandleCallsInBlockInlinedThroughInvoke()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l00238">HandleInlinedInvoke()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l00628">hasAddressTakenAndUsed()</a>, <a class="el" href="Value_8h_source.html#l00161">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01372">InBlock()</a>, <a class="el" href="ValueEnumerator_8cpp_source.html#l00448">llvm::ValueEnumerator::incorporateFunction()</a>, <a class="el" href="ValueEnumerator_8cpp_source.html#l00527">IncorporateFunctionInfoGlobalBBIDs()</a>, <a class="el" href="DataFlowSanitizer_8cpp_source.html#l00264">INITIALIZE_PASS()</a>, <a class="el" href="GCStrategy_8cpp_source.html#l00134">INITIALIZE_PASS_BEGIN()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00510">llvm::ScheduleDAGMI::initRegPressure()</a>, <a class="el" href="Mips16HardFloat_8cpp_source.html#l00023">inlineAsmOut()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l00038">llvm::InlineFunction()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00261">llvm::yaml::ScalarTraits&lt; MCModuleYAML::OpcodeEnum &gt;::input()</a>, <a class="el" href="IRBuilder_8h_source.html#l00475">llvm::IRBuilder&lt; true, TargetFolder &gt;::Insert()</a>, <a class="el" href="InstCombine_8h_source.html#l00244">llvm::InstCombiner::InsertNewInstBefore()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l00557">InstructionDereferencesPointer()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00387">InstructionStoresToFI()</a>, <a class="el" href="PromoteMemoryToRegister_8cpp_source.html#l00059">llvm::isAllocaPromotable()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l01479">isAlwaysFoldable()</a>, <a class="el" href="LoopInfo_8cpp_source.html#l00290">llvm::Loop::isAnnotatedParallel()</a>, <a class="el" href="ThreadSanitizer_8cpp_source.html#l00308">isAtomic()</a>, <a class="el" href="SparsePropagation_8h_source.html#l00176">llvm::SparseSolver::isBlockExecutable()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l00401">isCalleeLoad()</a>, <a class="el" href="Verifier_8cpp_source.html#l01757">isContiguous()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00329">isDefLiveOut()</a>, <a class="el" href="GVN_8cpp_source.html#l00152">llvm::DenseMapInfo&lt; Expression &gt;::isEqual()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00760">llvm::X86TargetLowering::isIntegerTypeFTOL()</a>, <a class="el" href="LoopInfo_8cpp_source.html#l00179">llvm::Loop::isLCSSAForm()</a>, <a class="el" href="GVN_8cpp_source.html#l01364">isLifetimeStart()</a>, <a class="el" href="LoopInfo_8h_source.html#l00508">llvm::LoopInfoBase&lt; llvm::MachineBasicBlock, llvm::MachineLoop &gt;::isLoopHeader()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l01442">IsNonLocalValue()</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00367">llvm::ARMTargetLowering::isNoopAddrSpaceCast()</a>, <a class="el" href="GVN_8cpp_source.html#l02046">isOnlyReachableViaThisEdge()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07198">isOnlyUsedInEntryBlock()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00457">isPossibleSelfRead()</a>, <a class="el" href="CFG_8cpp_source.html#l00194">llvm::isPotentiallyReachable()</a>, <a class="el" href="CFG_8cpp_source.html#l00136">isPotentiallyReachableInner()</a>, <a class="el" href="ScalarReplAggregates_8cpp_source.html#l01175">isSafePHIToSpeculate()</a>, <a class="el" href="DependenceAnalysis_8cpp_source.html#l00282">llvm::FullDependence::isSplitable()</a>, <a class="el" href="LoopUnswitch_8cpp_source.html#l00505">isTrivialLoopExitBlockHelper()</a>, <a class="el" href="Reassociate_8cpp_source.html#l00243">isUnmovableInstruction()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00222">isUnsafeToMoveAcross()</a>, <a class="el" href="Value_8cpp_source.html#l00114">llvm::Value::isUsedInBasicBlock()</a>, <a class="el" href="Instruction_8cpp_source.html#l00401">llvm::Instruction::isUsedOutsideOfBlock()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00045">isUsedOutsideOfDefiningBlock()</a>, <a class="el" href="GVN_8cpp_source.html#l00757">IsValueFullyAvailableInBlock()</a>, <a class="el" href="Lint_8cpp_source.html#l00507">isZero()</a>, <a class="el" href="ShadowStackGC_8cpp_source.html#l00195">llvm::linkShadowStackGC()</a>, <a class="el" href="Core_8cpp_source.html#l01700">LLVMInsertBasicBlockInContext()</a>, <a class="el" href="Core_8cpp_source.html#l01884">LLVMPositionBuilder()</a>, <a class="el" href="Core_8cpp_source.html#l01896">LLVMPositionBuilderAtEnd()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00094">llvm::MipsInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>, <a class="el" href="LowerAtomic_8cpp_source.html#l00103">LowerStoreInst()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02516">lowerVECTOR_SHUFFLE_VSHF()</a>, <a class="el" href="ValueMapper_8cpp_source.html#l00027">llvm::MapValue()</a>, <a class="el" href="LowerInvoke_8cpp_source.html#l00255">MarkBlocksLiveIn()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00268">MarkIndicesSafe()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="BasicBlockUtils_8cpp_source.html#l00116">llvm::MergeBlockIntoPredecessor()</a>, <a class="el" href="SimplifyCFGPass_8cpp_source.html#l00071">mergeEmptyReturnBlocks()</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00732">Mips16WhichOp8uOr16simm()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00458">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="LoopInfo_8h_source.html#l00291">llvm::LoopBase&lt; BasicBlock, Loop &gt;::moveToHeader()</a>, <a class="el" href="PHITransAddr_8h_source.html#l00058">llvm::PHITransAddr::NeedsPHITranslationFromBlock()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00413">NumRetVals()</a>, <a class="el" href="RegionIterator_8h_source.html#l00208">llvm::RNSuccIterator&lt; FlatIt&lt; NodeType &gt; &gt;::operator*()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l00277">llvm::operator&lt;&lt;()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l00536">OptimizeCmpExpression()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00174">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="BitcodeReader_8cpp_source.html#l02038">llvm::BitcodeReader::ParseTriple()</a>, <a class="el" href="GVN_8cpp_source.html#l01802">patchAndReplaceAllUsesWith()</a>, <a class="el" href="PrologEpilogInserter_8h_source.html#l00036">llvm::PEI::PEI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00944">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="LoopSimplify_8cpp_source.html#l00495">PlaceSplitBlockCarefully()</a>, <a class="el" href="LoopIterator_8h_source.html#l00115">llvm::po_iterator_storage&lt; LoopBlocksTraversal, true &gt;::po_iterator_storage()</a>, <a class="el" href="AsmWriter_8cpp_source.html#l02162">llvm::Value::print()</a>, <a class="el" href="SparsePropagation_8cpp_source.html#l00329">llvm::SparseSolver::Print()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00318">llvm::LoopBase&lt; BlockT, LoopT &gt;::print()</a>, <a class="el" href="PromoteMemoryToRegister_8cpp_source.html#l00447">promoteSingleBlockAlloca()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, <a class="el" href="SSAUpdaterImpl_8h_source.html#l00442">llvm::SSAUpdaterImpl&lt; UpdaterT &gt;::RecordMatchingPHIs()</a>, <a class="el" href="LiveVariables_8h_source.html#l00264">llvm::LiveVariables::releaseMemory()</a>, <a class="el" href="MCObjectDisassembler_8cpp_source.html#l00176">RemoveDupsFromAddressVector()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l04058">removeUndefIntroducingPredecessor()</a>, <a class="el" href="Local_8cpp_source.html#l01243">llvm::removeUnreachableBlocks()</a>, <a class="el" href="Value_8cpp_source.html#l00303">llvm::Value::replaceAllUsesWith()</a>, <a class="el" href="Local_8cpp_source.html#l01083">llvm::replaceDbgDeclareForAlloca()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00075">llvm::Region::replaceExit()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06168">llvm::ARMTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="Local_8cpp_source.html#l00643">replaceUndefValuesInPhi()</a>, <a class="el" href="TypeFinder_8cpp_source.html#l00023">llvm::TypeFinder::run()</a>, <a class="el" href="SSAUpdater_8cpp_source.html#l00342">llvm::LoadAndStorePromoter::run()</a>, <a class="el" href="UnifyFunctionExitNodes_8cpp_source.html#l00048">llvm::UnifyFunctionExitNodes::runOnFunction()</a>, <a class="el" href="StackProtector_8cpp_source.html#l00061">llvm::StackProtector::runOnFunction()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="Inliner_8cpp_source.html#l00397">llvm::Inliner::runOnSCC()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00058">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00252">llvm::MachineModuleInfo::setCompactUnwindEncoding()</a>, <a class="el" href="Instructions_8h_source.html#l02094">llvm::PHINode::setIncomingBlock()</a>, <a class="el" href="RegionInfo_8cpp_source.html#l00751">llvm::RegionInfo::setRegionFor()</a>, <a class="el" href="SelectionDAGBuilder_8h_source.html#l00603">llvm::SelectionDAGBuilder::setUnusedArgValue()</a>, <a class="el" href="LoopRotation_8cpp_source.html#l00167">shouldSpeculateInstrs()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l02733">SimplifyBranchOnICmpChain()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l02290">SimplifyCondBranchToCondBranch()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l05430">SolveQuadraticEquation()</a>, <a class="el" href="MemoryDependenceAnalysis_8cpp_source.html#l00864">SortNonLocalDepInfoCache()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l01395">SpeculativelyExecuteBB()</a>, <a class="el" href="BasicBlockUtils_8cpp_source.html#l00442">llvm::SplitBlockPredecessors()</a>, <a class="el" href="BasicBlockUtils_8h_source.html#l00119">llvm::SplitCriticalEdge()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00356">SplitCriticalSideEffectEdges()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l03666">SwitchToLookupTable()</a>, <a class="el" href="Target_2PowerPC_2README_8txt_source.html#l00154">this()</a>, <a class="el" href="ScalarReplAggregates_8cpp_source.html#l01239">tryToMakeAllocaBePromotable()</a>, <a class="el" href="Local_8cpp_source.html#l00725">llvm::TryToSimplifyUncondBranchFromEmptyBlock()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l02626">TryToSimplifyUncondBranchWithICmpInIt()</a>, <a class="el" href="AArch64BranchFixupPass_8cpp_source.html#l00036">UnknownPadding()</a>, <a class="el" href="LoopUnroll_8cpp_source.html#l00141">llvm::UnrollLoop()</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00159">llvm::MMIAddrLabelMap::UpdateForDeletedBlock()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00598">llvm::ScheduleDAGMI::updatePressureDiffs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02620">llvm::SelectionDAGBuilder::UpdateSplitBlock()</a>, <a class="el" href="ValueEnumerator_8cpp_source.html#l00032">llvm::ValueEnumerator::ValueEnumerator()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00222">llvm::LoopBase&lt; BlockT, LoopT &gt;::verifyLoop()</a>, <a class="el" href="BitcodeWriter_8cpp_source.html#l01551">WriteFunction()</a>, <a class="el" href="BitcodeWriter_8cpp_source.html#l01816">WriteFunctionUseList()</a>, <a class="el" href="EdgeBundles_8cpp_source.html#l00078">llvm::WriteGraph()</a>, <a class="el" href="BitcodeWriter_8cpp_source.html#l00803">WriteMetadataAttachment()</a>, <a class="el" href="AliasSetTracker_8h_source.html#l00310">llvm::AliasSetTracker::~AliasSetTracker()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00078">llvm::AntiDepBreaker::~AntiDepBreaker()</a>, and <a class="el" href="MachineModuleInfo_8cpp_source.html#l00078">llvm::MMIAddrLabelMap::~MMIAddrLabelMap()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0629dbc89f0868f62da8cbcb681b2be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> be</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="LoopVectorize_8cpp_source.html#l04059">areAllUsesIn()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02097">cse()</a>, <a class="el" href="SparseBitVector_8h_source.html#l00882">llvm::dump()</a>, <a class="el" href="MCELFStreamer_8cpp_source.html#l00330">llvm::MCELFStreamer::EmitIdent()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02941">hasOutsideLoopUser()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l03557">isStridedPtr()</a>, and <a class="el" href="Target_2README_8txt_source.html#l00266">popcount()</a>.</p>

</div>
</div>
<a class="anchor" id="a82c84340651b7249e408f61be003356f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a87f075ce7f5d03df1840f00f6052599f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably Consider</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00050">50</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a12c4d97f6f46d70eeab16e5ca203b992"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for copies</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00133">133</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a347b3eaeb1cc29643e5e37f11fdbb3fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">&lt; <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a> &gt; br label bb114 <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#a112998c5cf52233b271ac576b2ca1184">ecx</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#ab2b124a2f32278f3a383d8d8bca816b9">subl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#ab2b124a2f32278f3a383d8d8bca816b9">subl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#ab2b124a2f32278f3a383d8d8bca816b9">subl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#ab2b124a2f32278f3a383d8d8bca816b9">subl</a> <a class="el" href="Target_2X86_2README_8txt.html#a112998c5cf52233b271ac576b2ca1184">ecx</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> appears <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#a74cbdc7d94b0939a18d91b65d2a046aa">bad</a> because the RA <a class="el" href="Target_2README_8txt.html#a2f45f7359c926f31faeaa5f5d1407c9f">is</a> <a class="el" href="README__ALTIVEC_8txt.html#adc521a903a50a228d4f9e5ccb3c632cf">not</a> folding the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> the <a class="el" href="Target_2ARM_2README_8txt.html#ac3302d36e5507ecfe3ed8ba03d5e320c">stack</a> <a class="el" href="README-SSE_8txt.html#a5bb85f857c34e7994807b47c7241cb2c">slot</a> <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> the <a class="el" href="Target_2X86_2README_8txt.html#a92fe7c34b42f1c35468e854c29d81917">movl</a> The <a class="el" href="Target_2Sparc_2README_8txt.html#a70a3fcaf61f8747c8c16ea386619cf64">above</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> could <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2X86_2README_8txt.html#a73e5518e0889fcbe7d169b940c506e71">ebp</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#a318ddad18e32d4f015eb27cfecd264a6">like</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> cross between remat and <a class="el" href="README-SSE_8txt.html#a7246178f42b1eaef4e9bba10a9f39323">spill</a> folding <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> has redundant subtractions <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> <a class="el" href="Target_2X86_2README_8txt.html#a7883a95866b9432ce4d83316aa287800">eax</a> from <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2ARM_2README_8txt.html#ac3302d36e5507ecfe3ed8ba03d5e320c">stack</a> <a class="el" href="README-SSE_8txt.html#a5bb85f857c34e7994807b47c7241cb2c">slot</a> However</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="ac45385c960e852e4062db8fe56b92e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00122">122</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="Target_2X86_2README_8txt_source.html#l01223">abort_gzip()</a>, <a class="el" href="HexagonVarargsCallingConvention_8h_source.html#l00029">CC_Hexagon32_VarArgs()</a>, <a class="el" href="Target_2X86_2README_8txt_source.html#l01409">f2()</a>, <a class="el" href="Target_2X86_2README_8txt_source.html#l00350">foo()</a>, and <a class="el" href="HexagonVarargsCallingConvention_8h_source.html#l00098">RetCC_Hexagon32_VarArgs()</a>.</p>

</div>
</div>
<a class="anchor" id="a57663f20f882ca000f69136b6d8bc22f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector LLVM optimizations would probably undo a front end s careful work The ocaml frametable structure supports liveness information It would be good to support it The FIXME in ComputeCommonTailLength in BranchFolding cpp needs to be revisited The check is there to work around a misuse of directives in assembly It would be good to detect collector target compatibility instead of silently doing the wrong thing It would be really nice to be able to write patterns in td files for which would eliminate a bunch of predicates on it would be even better to have tblgen synthesize the various copy insertion inspection methods in TargetInstrInfo Stack coloring improvements</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00170">170</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a8345e4f72cb55ceca0ea842e27ea6807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">We currently <a class="el" href="README-SSE_8txt.html#ad9151cca504a1763bb806798df6aefaf">generate</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> libcall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00123">123</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a3bb4aba7282bba64d822fbf46a93b4e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling lr str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> lr <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> lr str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and lr str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla lr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8h_source.html#l00623">llvm::LiveRangeUpdater::setDest()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6a3ef579811a3de9bade29fcb1bf6be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt; bb76.outer, 0x8b0c5f0 &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="afa864f0f6145846a80b9e27066e95dd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> mov <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and mov</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00058">llvm::X86_MC::GetCpuIDAndInfo()</a>, and <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00119">llvm::X86_MC::GetCpuIDAndInfoEx()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4a8ab7878b94c13f3e9503b7a819d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj* new</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00123">123</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="SmallVector_8h_source.html#l00490">llvm::SmallVectorImpl&lt; std::pair&lt; int, int64_t &gt; &gt;::erase()</a>, <a class="el" href="SmallVector_8h_source.html#l00537">llvm::SmallVectorImpl&lt; std::pair&lt; int, int64_t &gt; &gt;::insert()</a>, and <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f68bd88f8ede3b6aa6f7b2943a2a34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">We currently <a class="el" href="Target_2X86_2README_8txt.html#a7be0f11e03983f0479d6810c99eff54c">esp</a> xorpd <a class="el" href="Target_2X86_2README_8txt.html#affeca8df537e034591b261deab2f85d3">xmm0</a> <a class="el" href="Target_2X86_2README_8txt.html#affeca8df537e034591b261deab2f85d3">xmm0</a> <a class="el" href="Target_2X86_2README_8txt.html#ae7022af3b0e34d6d665e97dd6058f713">xmm1</a> <a class="el" href="Target_2X86_2README_8txt.html#ab46c1c4c9c1cd7db194c31d43b8af4ad">xmm2</a> <a class="el" href="Target_2X86_2README_8txt.html#ae7022af3b0e34d6d665e97dd6058f713">xmm1</a> jb <a class="el" href="README-SSE_8txt.html#a337fc304a02126f0f0da73e5a01ef0a8">LBB_X_2</a> <a class="el" href="Target_2X86_2README_8txt.html#ab46c1c4c9c1cd7db194c31d43b8af4ad">xmm2</a> <a class="el" href="Target_2X86_2README_8txt.html#a7be0f11e03983f0479d6810c99eff54c">esp</a> <a class="el" href="Target_2X86_2README_8txt.html#a7be0f11e03983f0479d6810c99eff54c">esp</a> <a class="el" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> Lower <a class="el" href="Target_2README_8txt.html#a1230e77849f0cb4d9440823377afa53a">memcpy</a> memset <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> series <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> SSE <a class="el" href="Target_2README_8txt.html#ab8c4221f40773151ef5a53e532537392">bit</a> <a class="el" href="Target_2ARM_2README_8txt.html#ad3a99906764c35b2694ae90fa57744a5">move</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> when <a class="el" href="Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> <a class="el" href="Target_2ARM_2README_8txt.html#a8b289547d9c9d7042cc0e8bd72f30f75">s</a> feasible <a class="el" href="CodeGen_2README_8txt.html#a3b6814c463558baedbc47e889874ae0f">Still</a> ok After <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ADD32rm IMUL32rr <a class="el" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">EDX</a> <a class="el" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">ESI</a> ADD32rr <a class="el" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">ESI</a> NOREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a1fb361e3080f8cb79b4e9f5bfca9256e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr nth_el = getelementptr { <a class="el" href="Target_2SystemZ_2README_8txt.html#a8bf533859d8bfea022769f3fbed6e17c">i32</a>, [0 <a class="el" href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a> %obj] }* %array</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00122">122</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a489ded8e3f2ea614b159957d077c823f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n old</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> %obj** %<a class="code" href="CodeGen_2README_8txt.html#a1fb361e3080f8cb79b4e9f5bfca9256e">nth_el</a></div><div class="line">        %z = div <a class="code" href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> %<a class="code" href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a></div><div class="ttc" id="CodeGen_2README_8txt_html_a1fb361e3080f8cb79b4e9f5bfca9256e"><div class="ttname"><a href="CodeGen_2README_8txt.html#a1fb361e3080f8cb79b4e9f5bfca9256e">nth_el</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info(i.e.register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr nth_el</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00122">CodeGen/README.txt:122</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a5775c44f1af915246431618090e08c0e"><div class="ttname"><a href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a></div><div class="ttdeci">=x?x:x+x x</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00798">README-SSE.txt:798</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a16107502a78fcaae694e2189573d5b37"><div class="ttname"><a href="Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a></div><div class="ttdeci">Clang compiles this i64</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00542">Target/README.txt:542</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ad6a9e04ace03e64069c0e3a87c529dcc"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a></div><div class="ttdeci">LLVM currently emits rax rax movq rax rax ret It could narrow the loads and stores to emit rax rax movq rax rax ret The trouble is that there is a TokenFactor between the store and the load</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01776">Target/X86/README.txt:1776</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00123">123</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="SparseBitVector_8h_source.html#l00207">llvm::SparseBitVectorElement&lt; ElementSize &gt;::intersectWith()</a>, <a class="el" href="SparseBitVector_8h_source.html#l00229">llvm::SparseBitVectorElement&lt; ElementSize &gt;::intersectWithComplement()</a>, <a class="el" href="SparseBitVector_8h_source.html#l00106">llvm::SparseBitVectorElement&lt; ElementSize &gt;::test_and_set()</a>, <a class="el" href="SparseBitVector_8h_source.html#l00554">llvm::SparseBitVector&lt; ElementSize &gt;::test_and_set()</a>, and <a class="el" href="SparseBitVector_8h_source.html#l00184">llvm::SparseBitVectorElement&lt; ElementSize &gt;::unionWith()</a>.</p>

</div>
</div>
<a class="anchor" id="a14949e3e522309706b76e17ac693fd5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first place</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00050">50</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="Target_2X86_2README_8txt_source.html#l00331">__builtin_ffs()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fef6e4a83d2d619d46298f2ea45ca6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling problem</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="RegAllocPBQP_8cpp_source.html#l00313">llvm::PBQPBuilderWithCoalescing::build()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b572719b47d2cd749a70ac5587bbf7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">entry mr r3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a107da1a5af344dcc0a1ae58225e489a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">entry mr <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a7f19db33352397482aa3b984e00fdb83">blr</a> <a class="el" href="Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> could <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> reduced <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> the much andc <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> <a class="el" href="Target_2X86_2README_8txt.html#a8640aeb1d1b3d42eed92377dde1b4911">f1</a> stfd <a class="el" href="README__ALTIVEC_8txt.html#a16c448341c43522396de1768d14144e9">r1</a> lwz <a class="el" href="README__ALTIVEC_8txt.html#a16c448341c43522396de1768d14144e9">r1</a> extsw <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> std <a class="el" href="README__ALTIVEC_8txt.html#a16c448341c43522396de1768d14144e9">r1</a> lfd <a class="el" href="README__ALTIVEC_8txt.html#a16c448341c43522396de1768d14144e9">r1</a> fcfid <a class="el" href="README__ALTIVEC_8txt.html#a9cb840871a802258b8f9ac9498428fdb">f0</a> frsp <a class="el" href="README__ALTIVEC_8txt.html#a9cb840871a802258b8f9ac9498428fdb">f0</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a7f19db33352397482aa3b984e00fdb83">blr</a> We could <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a> dag combine <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> turn the lwz extsw <a class="el" href="Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> an lwa when the lwz has <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> single <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> Since LWA <a class="el" href="Target_2README_8txt.html#a2f45f7359c926f31faeaa5f5d1407c9f">is</a> cracked <a class="el" href="Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> would <a class="el" href="Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> codesize win <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> slwi <a class="el" href="Target_2README_8txt.html#af9f7a898c4a757821053e38056d9383f">or</a> <a class="el" href="Target_2SystemZ_2README_8txt.html#a08795ea05be14001329eeb5ca4e86e4d">r2</a> rlwimi stw <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#a7f19db33352397482aa3b984e00fdb83">blr</a> We could collapse <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> bunch <a class="el" href="Target_2X86_2README_8txt.html#a2c20ca3b2756320fb3eec880377c9140">of</a> those ORs and ANDs and <a class="el" href="README-SSE_8txt.html#ad9151cca504a1763bb806798df6aefaf">generate</a> the <a class="el" href="Target_2README_8txt.html#a9026bda84f719fb903ddea83fc478a76">following</a> equivalent <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> rlwinm r4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00005">5</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="afab957938f7b4a69a97f44531b1203fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> reg1037 = ADDri %<a class="el" href="CodeGen_2README_8txt.html#abd9dd7b33cfc6258b9e2757a8bfd7f0a">reg1039</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00035">35</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca76931253db2c6668f0cf07d8f66ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 reg1038 = ADDrs %reg1032</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="abd9dd7b33cfc6258b9e2757a8bfd7f0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 reg1039</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00036">36</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="ac37951f685ee4b1598804006ced55f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this requirement</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00133">133</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a3b6814c463558baedbc47e889874ae0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening so may be hard to get right Only a concurrent mutator can trigger a collection at the libcall safe point So single threaded programs do not have this even with a copying collector Still</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00133">133</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

</div>
</div>
<a class="anchor" id="a52fe3196795ff2431bd18d85568da5d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Common <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> <a class="el" href="README-SSE_8txt.html#aef30e30beb8c14bd63e77e16c3926bed">allocation</a> spilling <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> <a class="el" href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="CodeGen_2README_8txt.html#afa864f0f6145846a80b9e27066e95dd4">mov</a> <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> and <a class="el" href="Target_2README_8txt.html#ab3a565d6137879762c72e84859593753">then</a> merge <a class="el" href="APInt_8cpp.html#a6e710871d1f1c7be38b5c5f22cff93c8">mul</a> and <a class="el" href="Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> str <a class="el" href="Target_2ARM_2README_8txt.html#a77e00b6dc529eeb68ba1b34bdbbd23f8">ldr</a> sxth <a class="el" href="README__ALTIVEC_8txt.html#a2b572719b47d2cd749a70ac5587bbf7f">r3</a> mla <a class="el" href="Target_2PowerPC_2README_8txt.html#a107da1a5af344dcc0a1ae58225e489a4">r4</a> It <a class="el" href="Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a> increase the likelihood the store may become dead bb27 Successors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2X86_2README_8txt.html#a0871484ec9e0d423cbce900d6ce7143e">LLVM</a> ID Predecessors according <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> mbb&lt;bb27,0x8b0a7c0&gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use local info (i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably ** array_addr i32 n y store obj obj** nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening store</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2README_8txt_source.html#l00133">133</a> of file <a class="el" href="CodeGen_2README_8txt_source.html">CodeGen/README.txt</a>.</p>

<p>Referenced by <a class="el" href="Target_2X86_2README_8txt_source.html#l01223">abort_gzip()</a>, <a class="el" href="CPPBackend_8cpp_source.html#l01086">ConvertAtomicSynchScope()</a>, <a class="el" href="LICM_8cpp_source.html#l00199">llvm::createLICMPass()</a>, <a class="el" href="LLLexer_8cpp_source.html#l00166">llvm::LLLexer::getFilename()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, and <a class="el" href="NVPTXLowerAggrCopies_8cpp_source.html#l00102">llvm::NVPTXLowerAggrCopies::runOnFunction()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:35 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
