wb_dma_ch_pri_enc/wire_pri27_out 0.678231 -0.028697 2.869592 0.513178 0.774694 0.685212 0.596862 -0.645967 1.043662 -0.522372 -1.079826 2.493053 -1.584429 -0.582603 -1.548686 0.638636 -2.539615 0.080325 -0.746662 -0.231927
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 4.743690 1.780386 1.028678 1.965748 -0.551542 1.500004 -1.990159 -1.460829 0.026775 0.801103 0.421158 2.202717 -0.465900 -1.957668 -2.948817 3.171609 0.038781 1.636956 -2.137891 1.561239
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.422467 1.052921 1.430391 -0.337503 0.041514 0.443594 1.372560 0.612301 -0.097212 -1.879706 -1.907087 0.846633 -1.038600 -1.101588 0.175033 -0.767000 -0.824871 -1.884126 -0.043110 -0.758735
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.705308 5.109171 2.267467 -1.913029 -0.454892 1.895665 -1.018397 -1.578724 -2.450964 -2.405406 -1.408619 2.569631 -1.290424 0.306793 -1.487620 2.145141 3.219632 0.978075 0.068807 1.308375
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.488812 1.060415 1.415501 -0.350058 -0.002616 0.435550 1.370614 0.653524 -0.160145 -1.913270 -1.936379 0.822873 -1.026230 -1.108682 0.236135 -0.809047 -0.753209 -1.946293 -0.055123 -0.773561
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.280373 -1.566283 1.383530 3.757637 1.104645 0.347075 1.855602 1.666945 0.383101 -2.085330 -0.049570 1.553409 -0.872304 -1.503631 -3.325270 -3.072583 -2.998118 0.411222 -1.172931 -0.179417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.783227 -2.199679 -0.011304 2.548877 0.678497 -0.625824 0.039307 0.508329 0.532841 1.301914 0.557735 2.605171 0.219589 1.000940 -2.207068 -0.322125 -1.767080 1.875223 -1.388660 0.784138
wb_dma_ch_rf/assign_1_ch_adr0 -4.758797 -2.990947 -0.102683 1.316364 -0.318681 -2.417185 1.304231 1.431189 -0.690465 2.333894 -2.008288 1.066036 4.295993 2.798087 2.723783 -0.277442 3.194637 1.134970 -2.743064 0.494820
wb_dma_ch_rf/reg_ch_busy -3.674835 1.414369 0.260244 1.047528 -3.619759 2.782436 -0.514575 -1.176092 -3.829299 -0.930564 -1.142098 -1.600864 1.217545 3.030458 -0.335151 -3.632067 -0.175812 -2.566367 -2.645894 -0.773676
wb_dma_wb_slv/always_5 1.370836 0.623476 1.020115 -3.190934 -1.952911 -2.829304 -1.690328 -2.185742 1.665935 4.780954 0.050197 -0.108080 0.346227 -0.905342 0.873231 -2.019490 1.059914 -1.536300 3.114079 2.868705
wb_dma_wb_slv/always_4 -0.774336 1.870078 2.360179 4.333224 0.895742 -1.867425 -2.076793 0.884805 -0.285556 6.263764 -3.557263 -3.897416 2.289243 -3.123525 2.099225 -0.252352 7.326767 -3.569932 -0.807444 2.561982
wb_dma_wb_slv/always_3 -1.549203 -1.265380 -1.411838 3.288131 -1.606841 0.729779 -0.422618 1.289263 0.766682 -0.752138 -1.352788 0.134674 4.741134 -2.514390 -0.107827 -3.122895 2.506871 -1.095725 -6.165538 0.922189
wb_dma_wb_slv/always_1 -3.420476 1.652976 3.886637 2.440230 -1.845325 -0.150322 -0.276683 1.538470 -3.308238 0.987900 -5.208420 -1.020417 2.434343 -3.649166 2.765494 -1.816394 3.641922 -4.023748 -2.825928 0.253474
wb_dma_ch_sel/always_44/case_1/cond -2.288327 -4.159177 1.477887 3.519199 -2.114015 -3.541554 0.860384 1.413991 -0.806495 3.524838 -0.872364 2.551631 4.289033 1.821117 -0.847866 -1.921852 3.682561 1.290423 -1.873452 1.741457
wb_dma_rf/wire_ch0_csr -1.648462 -0.230805 2.156798 -0.682939 -3.088575 0.898163 0.305290 0.018442 -3.861079 -0.782466 -3.446812 -1.938218 2.755366 0.793736 4.255048 -0.528355 2.717736 -3.489526 -2.932318 -0.486227
wb_dma_de/wire_done 1.362767 2.726941 -0.259801 -1.059997 1.623884 2.144037 -0.884268 -1.708115 -1.911855 -1.639141 -1.362013 -0.142650 -1.817171 -0.714229 1.505829 1.172799 -1.621695 -0.274387 -2.983112 0.355090
wb_dma_ch_pri_enc/wire_pri11_out 0.733716 -0.050590 2.863594 0.432642 0.801889 0.696256 0.583938 -0.718140 1.135483 -0.517802 -0.985355 2.533669 -1.608329 -0.549271 -1.628148 0.645496 -2.644472 0.134415 -0.663308 -0.236370
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.496939 2.246286 -2.010504 -0.766497 2.108025 2.669984 0.232023 -1.161703 -2.448675 -4.997866 1.081663 -3.206627 -2.452103 -1.688431 0.651445 -1.934938 -2.891859 0.343098 -1.932513 -0.124091
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.106797 -1.462537 -0.643791 1.264466 1.128442 0.838326 0.253615 -0.490073 0.440958 -1.994166 3.168725 -1.492405 -1.090312 -0.395602 -2.587474 -1.721959 -2.853372 2.437132 0.347321 -0.157538
wb_dma_de/always_13/stmt_1 -0.356385 2.047420 2.444797 -1.156731 -0.817350 2.947900 -1.616955 -2.093234 -1.797617 -1.266912 -1.168246 2.864505 0.314600 2.021313 -0.803070 2.452505 1.142234 1.637801 -2.596736 0.360641
wb_dma_de/always_4/if_1 -1.180232 1.617906 1.525697 -1.968727 1.960635 1.682216 -0.887603 -2.327282 -1.513193 -1.042167 -1.375389 0.228276 -1.583186 0.760000 1.477018 -1.148442 -2.738400 0.581843 -2.252563 0.541301
wb_dma_ch_arb/input_req 2.943950 -4.745849 0.626642 2.602071 -1.177828 -1.006827 4.278224 -1.234681 -0.954674 -2.786558 0.307317 -0.358904 -0.665729 -0.649685 -1.247026 -2.848208 -0.733434 -3.338156 -3.746857 1.822911
wb_dma_wb_mast/input_mast_din 4.209564 0.584565 -1.145827 0.791849 0.319818 0.004580 -0.322201 0.144617 0.909146 0.631713 -0.674002 -0.925555 -0.739170 -3.927194 1.460131 4.627832 0.023854 -1.823738 -1.635117 -1.005231
wb_dma_ch_pri_enc/wire_pri20_out 0.825377 -0.131963 2.874899 0.395125 0.833107 0.655588 0.578180 -0.811102 1.182926 -0.454653 -0.945033 2.535871 -1.617633 -0.528056 -1.632468 0.705735 -2.669718 0.264805 -0.725582 -0.174573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.026866 -1.443009 0.369376 -2.799097 -0.031608 -1.816210 0.121528 -2.466749 0.458772 1.869704 0.625342 0.204780 0.979179 1.848747 1.863551 -0.699521 0.584889 1.203360 -0.090103 2.441490
wb_dma_ch_rf/always_26/if_1/if_1 -0.140142 2.106726 0.956215 -0.247610 -1.695343 2.495776 -2.124183 -0.013272 -2.267178 -2.018774 -1.746143 3.686625 0.566048 0.408534 -1.626496 -0.575799 2.634826 -0.308560 -2.429403 1.145197
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.942954 0.607600 -0.900770 3.785189 2.832347 1.670952 0.245211 2.766065 -2.613884 -1.351239 -1.064830 -1.231351 -1.408641 1.541352 -0.630207 1.150107 1.654010 -0.182916 -0.708879 -1.369757
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.737451 0.446142 0.469505 -1.738245 -0.062227 -0.374933 -2.764585 -2.859429 -0.285751 3.660643 0.449940 0.145397 0.276778 1.932343 0.276731 -1.760713 0.298928 0.980867 -0.128400 3.075391
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.725287 -0.813827 -0.567116 -0.416232 0.747992 0.346053 -0.296322 -1.201236 0.406030 -0.410834 1.821835 0.303701 -1.084416 0.903837 -1.054550 0.304460 -2.334338 1.920377 0.058958 0.138770
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.914475 1.626585 0.789740 0.755759 0.632509 0.425049 0.433004 0.432282 -1.187170 -1.079052 -1.088851 -0.614787 -1.924316 0.522123 -0.668237 0.709120 2.301877 -1.637632 1.154197 -0.248178
wb_dma_ch_sel/wire_ch_sel -4.107228 -0.952651 2.265350 0.461426 -3.290335 1.464748 0.946400 -1.042433 -3.035095 -1.170084 -0.938477 -0.819798 3.913749 1.276855 0.736468 -3.013055 0.954744 -0.445070 -3.527176 0.236162
wb_dma_rf/inst_u19 0.812969 -1.521933 3.385502 -2.312655 0.772279 -1.139639 0.710428 -3.232867 1.607295 1.408312 -0.439754 2.794097 -0.657886 1.286311 0.184744 -0.040108 -2.060986 1.332176 -0.781803 2.228960
wb_dma_rf/inst_u18 0.713811 -1.518652 3.348306 -2.377611 0.794711 -1.160414 0.830361 -3.202930 1.558110 1.181993 -0.454884 2.790620 -0.708179 1.325105 0.196032 -0.093421 -2.078128 1.325565 -0.800286 2.206493
wb_dma_rf/inst_u17 0.687526 -1.393847 3.335887 -2.499425 0.771858 -1.178036 0.675976 -3.237189 1.583725 1.389936 -0.532459 2.688954 -0.728472 1.165245 0.337281 -0.127404 -2.099708 1.228908 -0.748503 2.215926
wb_dma_rf/inst_u16 0.805310 -1.610626 3.326297 -2.445089 0.778839 -1.225192 0.714843 -3.256282 1.675810 1.428310 -0.391881 2.777316 -0.672016 1.338584 0.202022 -0.073664 -2.113032 1.418408 -0.687323 2.278223
wb_dma_rf/inst_u15 0.719255 -1.567217 3.325989 -2.404340 0.718542 -1.236714 0.700654 -3.263994 1.575246 1.554186 -0.469239 2.740603 -0.537346 1.348953 0.322127 -0.050788 -1.926948 1.347579 -0.829201 2.399563
wb_dma_rf/inst_u14 0.643632 -1.535398 3.341165 -2.427697 0.785591 -1.202386 0.782653 -3.244948 1.582887 1.335860 -0.506556 2.754565 -0.595583 1.325015 0.311010 -0.092893 -2.009581 1.324833 -0.818074 2.279751
wb_dma_rf/inst_u13 0.744279 -1.538962 3.270042 -2.401605 0.692204 -1.242320 0.705247 -3.225185 1.643286 1.492621 -0.416970 2.804856 -0.647369 1.387309 0.223421 0.011641 -2.001112 1.381033 -0.664804 2.267669
wb_dma_rf/inst_u12 0.796351 -1.565175 3.212884 -2.420648 0.870793 -1.152241 0.721946 -3.250712 1.563213 1.284705 -0.342563 2.668413 -0.657409 1.314709 0.309446 -0.062692 -2.043274 1.427587 -0.865714 2.270203
wb_dma_rf/inst_u11 0.804487 -1.552996 3.302604 -2.365523 0.756454 -1.190426 0.690493 -3.277293 1.607563 1.408032 -0.392834 2.803702 -0.664345 1.371361 0.178296 -0.026149 -2.056370 1.393552 -0.774703 2.288104
wb_dma_rf/inst_u10 0.652332 -1.452124 3.397486 -2.302727 0.747717 -1.110652 0.784455 -3.156924 1.492607 1.290098 -0.592291 2.782079 -0.672918 1.268614 0.261632 -0.037110 -1.979553 1.182358 -0.862366 2.240066
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -2.760625 -0.138091 1.509310 -3.318686 4.142503 0.063450 -1.694376 -2.451079 0.153527 0.615232 -0.993741 -5.028011 -0.078830 -3.217718 5.975164 -2.476526 -3.019875 0.897252 -2.307696 0.445444
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.692740 -2.486619 0.090067 4.210990 1.687910 1.012822 -0.164160 -0.666978 3.069134 3.908525 1.245507 0.475139 -0.749038 5.514817 -3.210147 3.287612 2.559655 0.221276 -0.186567 2.023348
wb_dma/input_wb1_ack_i -0.604943 0.485481 0.566888 3.989288 0.034916 1.624874 2.555351 1.515391 -1.506106 -3.537390 -3.611379 0.975089 -1.770732 0.767333 -0.791157 -1.871664 1.349520 -2.995650 -4.512921 2.047220
wb_dma/wire_slv0_we -1.943644 -0.465412 -2.068132 3.171352 -1.720920 1.138218 -1.247344 1.387357 0.176409 -0.247559 -1.412103 -0.728979 4.974288 -2.290394 0.362471 -3.265383 2.571356 -1.336245 -6.169093 0.475004
wb_dma_ch_rf/reg_ch_sz_inf -2.050269 2.436887 -1.362161 0.173568 -0.195548 1.597079 -1.617225 0.848506 -2.174644 -0.304779 -0.921625 -1.090507 -0.128208 1.036655 0.738061 -0.377247 0.559160 -0.680162 -0.168915 -1.319600
wb_dma_ch_rf -1.825624 0.725933 -1.097099 3.816104 0.250194 2.136240 0.456616 2.488576 -3.320558 -1.149916 -2.412933 -2.121125 2.736989 0.520302 0.782509 -1.941689 4.418757 -2.708009 -4.143222 0.869081
wb_dma_ch_sel/wire_gnt_p1_d -1.470227 1.101639 1.473080 -0.341421 0.005310 0.404210 1.418293 0.670498 -0.106640 -1.959629 -1.964701 0.864325 -1.057419 -1.155279 0.235801 -0.818699 -0.809960 -1.996691 -0.061054 -0.760856
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.148869 2.702449 -0.557483 1.211576 1.087587 2.900925 -2.907981 -2.239197 -2.362371 -1.290655 1.707139 -2.004890 -0.639625 -1.874056 -1.504436 -0.651394 -0.941126 2.732253 -3.026557 1.736576
wb_dma_ch_sel/input_ch1_txsz 1.725358 1.858399 1.679467 1.801765 -0.142528 0.844721 0.906970 1.036823 0.295407 -0.825858 -2.854941 1.873185 -0.851540 -3.004744 -0.449902 2.800250 0.704541 -2.583447 -1.728796 -0.459500
wb_dma/wire_ch3_txsz 2.223042 -1.198897 1.456677 0.824581 0.768736 0.275809 -0.783959 -1.385371 1.254186 1.399965 0.951466 1.720471 -0.618622 0.540656 -1.867927 1.450235 -1.949952 2.152425 -0.649724 0.537764
wb_dma_ch_sel/assign_7_pri2 1.841407 -0.861452 -0.561088 -0.474834 0.784647 0.359894 -0.288913 -1.263759 0.444126 -0.363425 1.858008 0.329354 -1.103685 0.939802 -1.136180 0.301942 -2.425664 1.974697 0.064971 0.175781
wb_dma_ch_pri_enc/inst_u30 0.711157 -0.041702 2.878029 0.530051 0.759038 0.734329 0.570643 -0.661866 1.098584 -0.483065 -1.075135 2.545931 -1.603567 -0.563305 -1.625090 0.678119 -2.591675 0.102514 -0.748219 -0.227768
wb_dma/assign_3_dma_nd 1.989095 -1.542930 -0.603572 -3.030674 2.259058 -0.148267 -0.230904 -3.801444 0.000235 -0.674355 2.491379 -0.941226 -0.999029 1.196586 1.286537 -1.091195 -3.030092 3.141245 -1.422574 2.329594
wb_dma_ch_rf/assign_6_pointer -0.269446 -2.318330 0.741937 6.849600 3.632888 3.245049 0.327506 2.418643 -1.680152 -1.641539 0.371616 -2.090758 -2.432628 2.739918 -3.130949 1.202980 -0.790951 0.687779 -1.456265 -2.668881
wb_dma_ch_rf/wire_ch_adr0_dewe -0.152151 -0.808405 0.540349 -0.510414 -1.515808 -1.531902 0.001152 -0.148954 1.045712 2.381216 0.022263 1.467722 0.861131 1.576343 -0.358486 0.654830 1.165605 0.031759 1.532508 0.426585
wb_dma_ch_pri_enc/always_2/if_1/cond 0.750946 -0.055865 2.844027 0.427597 0.785091 0.723314 0.603998 -0.724370 1.105666 -0.510149 -0.987723 2.549518 -1.703830 -0.565439 -1.632968 0.665546 -2.741773 0.155695 -0.664025 -0.264944
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.791062 -3.198093 2.061398 2.897067 0.882399 1.477108 -0.573708 -1.030873 1.008983 1.439871 0.271971 1.170293 -1.063596 2.666701 -1.917594 2.374463 -2.122049 0.740580 -2.034523 -1.117979
wb_dma_ch_sel/input_ch0_txsz 2.622682 3.282667 -0.532968 -0.506193 0.687514 2.352323 -3.209030 -2.876942 -2.615658 0.078510 0.112301 -0.238212 -0.413036 -0.514234 0.329197 1.261731 -0.044350 2.040309 -3.577685 2.193698
wb_dma_ch_sel/always_2 2.005266 -1.574367 -0.654580 -3.058122 2.279465 -0.101780 -0.215555 -3.798050 -0.033656 -0.747057 2.525674 -0.972634 -1.030212 1.261580 1.223029 -1.096339 -3.029940 3.208002 -1.453251 2.339139
wb_dma_ch_sel/always_3 4.148715 -1.331059 -0.419186 0.847414 2.228258 0.751524 -0.110453 -2.434097 0.344873 -1.185025 2.777636 -1.795279 -0.741173 -1.987692 -0.880495 0.395494 -1.886210 2.855301 -2.629977 2.176150
wb_dma_rf/input_de_txsz_we 3.142893 3.269715 -3.023894 -2.354696 0.442206 1.317983 -2.932704 -2.091474 -1.575905 0.507536 1.139398 -1.857510 -2.041129 -0.313495 1.490782 1.850095 -2.126037 0.631559 0.045485 -0.295053
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.686766 -2.084558 0.009907 2.362216 0.642632 -0.590241 0.065383 0.372800 0.485547 1.208856 0.555545 2.528930 0.185297 0.959522 -2.083370 -0.307829 -1.721737 1.839146 -1.368135 0.830109
wb_dma_ch_sel/assign_145_req_p0 0.764565 0.507238 0.508142 -1.868139 -0.098107 -0.445971 -2.738054 -2.811022 -0.252236 3.614665 0.512392 0.154969 0.282806 1.864414 0.216179 -1.815145 0.309828 0.997369 0.063780 3.046900
wb_dma_de/always_3/if_1/if_1/cond 0.651389 0.811651 -0.127144 0.037224 -0.665535 -0.381782 -0.593256 0.155885 0.013088 0.650790 -0.071451 -0.892244 0.075560 -1.623424 -0.425273 -2.329613 1.235481 -1.705211 0.801745 1.527701
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.703619 -2.083300 0.011634 2.447330 0.689952 -0.546903 0.060376 0.402248 0.411874 1.239810 0.516837 2.501626 0.222590 0.945537 -2.087143 -0.369261 -1.730374 1.790745 -1.434067 0.883722
wb_dma_rf/always_1/case_1 -6.494454 2.003820 2.045845 4.886914 -1.656287 -0.250111 -1.233605 2.469050 -6.204391 -2.752200 -6.150557 -2.125549 -0.005305 -0.605032 2.115367 -4.736951 5.294082 -3.080945 -3.850492 -0.686067
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.900879 1.391711 1.748232 1.686118 -0.939484 0.054225 -1.764797 -0.133663 -1.667581 0.721783 -2.213262 0.267013 -1.183466 0.614190 -1.217556 -1.969767 1.851420 -2.031106 -0.248124 -0.386062
wb_dma_ch_sel/assign_99_valid/expr_1 -2.429170 -0.091336 -0.602531 0.516696 1.673921 -0.322221 -0.413076 -0.817944 -0.271109 1.030346 1.688113 -1.670840 4.547751 0.732513 0.234587 -2.468938 5.386446 4.056478 -2.005420 5.160274
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.137681 -1.480244 0.483467 -3.104472 0.036171 -1.922553 0.064652 -2.740063 0.557218 1.987140 0.731442 0.286375 0.859599 1.905194 1.915704 -0.700091 0.356969 1.382540 0.017110 2.560170
wb_dma_wb_slv/reg_slv_adr -3.534815 1.721278 4.096861 2.543219 -1.935115 -0.024016 -0.437626 1.639874 -3.352841 1.196136 -5.307425 -0.736696 2.739338 -3.691862 2.670716 -1.725012 3.869267 -3.858754 -2.926952 0.270397
wb_dma_ch_sel/assign_8_pri2 1.775662 -0.836374 -0.558839 -0.469121 0.800449 0.347177 -0.309388 -1.290691 0.428143 -0.362595 1.847527 0.291104 -1.122413 0.897670 -1.100460 0.325659 -2.396763 1.960727 0.058680 0.181346
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.093374 2.478064 -1.261164 -0.027677 -0.223622 1.550161 -1.631751 0.728274 -2.173494 -0.246416 -0.897284 -1.034591 -0.172235 1.090967 0.778104 -0.380989 0.415307 -0.651145 -0.039554 -1.357354
wb_dma_wb_mast/wire_wb_cyc_o -1.545434 1.133900 1.555706 -0.393720 0.038917 0.454480 1.471869 0.672454 -0.127640 -2.030420 -2.085844 0.881848 -1.032872 -1.163117 0.275562 -0.877421 -0.795058 -2.088563 -0.057363 -0.798666
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.182416 -0.211438 -2.089902 2.313107 0.230876 0.522758 -0.125347 1.997519 -0.611207 -0.485315 -0.510075 -0.338388 1.196696 -0.138928 -0.556231 -0.842907 1.437428 -0.714067 -2.109083 -0.274373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.702395 -0.068381 2.957648 0.456157 0.751952 0.659488 0.599757 -0.715294 1.156320 -0.461997 -1.073651 2.591154 -1.564542 -0.583804 -1.643290 0.680837 -2.642343 0.117191 -0.663078 -0.230115
wb_dma/wire_paused -1.021163 1.613704 0.711107 0.853007 0.562711 0.433510 0.501309 0.551003 -1.251202 -1.229228 -1.097491 -0.606311 -1.925450 0.503818 -0.657757 0.600793 2.204026 -1.686759 1.127579 -0.355504
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.813338 1.518116 0.233379 1.045651 -3.677394 2.898917 -0.404188 -1.173267 -4.013777 -1.041218 -1.185436 -1.689116 1.198277 3.214011 -0.339167 -3.738753 -0.079948 -2.672278 -2.727865 -0.734321
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.535521 1.113753 1.489967 -0.344890 -0.004708 0.416158 1.434101 0.661481 -0.125032 -1.971096 -2.035032 0.862329 -0.993339 -1.156070 0.248367 -0.822092 -0.747470 -1.995932 -0.046752 -0.788496
wb_dma_de/assign_67_dma_done_all 2.861126 1.698069 -1.585345 -0.753841 1.608486 1.742788 -2.254309 -2.441339 -1.804447 0.179233 0.499168 -0.942950 -0.876259 0.359144 1.327150 2.030949 -0.921634 1.653406 -3.039865 1.162955
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.159023 0.296933 1.076358 1.200782 0.604186 2.004486 3.222749 -0.890155 -0.692643 -1.713554 -0.012498 -3.484214 1.260411 1.402729 0.580209 1.689743 4.544639 -1.691706 -1.636982 1.851335
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.987717 -2.549318 -0.007991 4.002958 0.988897 -0.058303 0.513506 1.000031 0.359947 -0.296011 1.716918 0.629421 0.283480 -0.414554 -3.358618 -2.402580 -1.984946 2.177165 -1.269229 0.727978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.401865 -1.681853 0.601489 -4.227715 -1.112627 -2.811654 0.957574 -3.021199 0.186502 1.706640 0.900293 -1.225155 1.905843 -1.435330 3.097797 -2.157547 1.407371 -1.068766 0.151233 4.156399
wb_dma_ch_arb/always_2/block_1/case_1/if_1 3.091028 -4.103982 0.507849 0.031919 -0.216708 -2.815884 1.437262 -1.626172 0.557367 1.497255 2.405462 -0.610791 2.109792 -1.838268 -0.319767 -4.370266 -0.593340 0.938793 -0.853670 4.366732
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.557983 -2.107867 -0.010458 2.554508 0.624821 -0.639550 0.068072 0.572771 0.432766 1.346097 0.405504 2.589694 0.313516 0.906287 -2.089560 -0.407644 -1.545028 1.767821 -1.454618 0.835661
wb_dma_ch_sel/always_39/case_1/stmt_4 1.823061 -0.837217 -0.540688 -0.479420 0.788288 0.385479 -0.273773 -1.306589 0.453940 -0.397454 1.863199 0.345277 -1.150654 0.899180 -1.118420 0.341975 -2.420988 1.949368 0.042152 0.168353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.714982 -0.107781 2.884761 0.408588 0.785517 0.646201 0.638305 -0.752045 1.140394 -0.508387 -0.971945 2.567410 -1.671774 -0.570236 -1.609093 0.627429 -2.721551 0.185645 -0.657745 -0.219347
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.414597 -1.781696 0.542136 -4.281904 -1.090577 -2.873480 1.036103 -3.000525 0.181614 1.605011 0.964763 -1.211729 1.987477 -1.390307 3.101200 -2.223644 1.399578 -0.981438 0.191216 4.170358
wb_dma_ch_pri_enc/wire_pri14_out 0.669136 -0.050280 2.867640 0.466449 0.773363 0.648491 0.631837 -0.732050 1.089246 -0.480566 -1.070964 2.508246 -1.558735 -0.565772 -1.587572 0.621085 -2.570264 0.097694 -0.738295 -0.211096
wb_dma_ch_sel/always_39/case_1/stmt_1 1.917565 -1.598508 -0.578900 -2.967846 2.231384 -0.141591 -0.137702 -3.742482 -0.020094 -0.748297 2.443659 -0.936603 -0.949440 1.275472 1.249365 -1.103271 -2.929254 3.175054 -1.474716 2.362557
wb_dma_rf/wire_ch6_csr -0.553366 -0.033243 -1.771107 2.454931 2.183246 1.841437 0.599789 2.357131 -1.656740 -0.762384 -1.161387 -0.935350 2.535056 0.502527 1.507110 0.294667 4.118439 -0.652522 -3.394495 1.768962
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.000068 0.521721 0.643153 -2.852841 0.159383 -1.115639 -1.118788 -2.201851 0.740461 1.881303 0.248912 -0.672264 -0.597077 -0.807421 1.638023 -0.296573 -1.409327 0.259251 0.965234 0.969241
wb_dma_wb_if/input_wb_we_i 0.608616 1.152337 1.908170 -4.807199 -0.104405 -2.571251 0.000995 -2.452054 4.317213 5.137268 -2.688678 -1.158801 -0.947544 -3.626694 4.609425 1.680994 -1.433195 -5.129511 1.903905 0.219166
wb_dma_ch_sel/assign_141_req_p0 0.608541 0.675519 0.352147 -1.932817 -0.042004 -0.370451 -2.833302 -2.855891 -0.436188 3.538734 0.433890 -0.093930 0.230000 1.819748 0.407563 -1.944520 0.268027 0.901675 0.014715 3.028024
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.827838 -2.456628 0.672811 -4.420602 -0.596091 -2.619021 1.563811 -3.164214 0.200227 1.086121 1.068205 -0.466401 1.818471 -0.017625 3.486961 -0.087766 0.241381 0.547149 -0.366488 2.697775
wb_dma_ch_sel_checker 0.462508 -0.370521 2.037709 1.250655 0.029952 -0.094843 -0.518292 -0.155374 0.875609 1.782840 -0.876768 1.416471 0.454007 -0.364194 -0.782525 1.203873 0.361597 0.226834 -0.728771 0.403808
wb_dma_ch_rf/reg_ch_dis 0.565386 2.461717 2.212047 -1.131235 -1.241366 2.542034 -2.150653 -2.110000 -1.520907 -0.659998 -0.929909 2.084522 0.144136 0.574846 -1.318310 0.424838 1.639428 0.314921 -1.807290 1.612065
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.900362 -3.537712 2.010921 4.526423 1.155866 2.000675 -0.043844 -0.284691 0.837746 -0.172094 1.376777 -0.799294 -0.971725 1.291214 -3.188849 0.243589 -2.307092 0.998679 -1.806253 -1.312557
wb_dma_rf/wire_ch0_am1 -1.136195 0.390297 -0.304090 -0.575351 -0.627138 0.881742 -0.387686 1.172418 -1.135395 -3.076000 0.057606 3.253016 1.424445 0.008305 -1.359970 -0.666639 1.838969 2.033103 -1.028344 0.242140
wb_dma_ch_rf/wire_pointer_we -0.214341 -0.206402 -2.079980 2.239800 0.199601 0.531134 -0.091249 1.967525 -0.588719 -0.451261 -0.486404 -0.403982 1.178951 -0.111625 -0.480057 -0.794278 1.410957 -0.741095 -1.969092 -0.294345
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.848623 -0.046890 -0.992419 -1.661552 1.328746 0.122116 0.600123 -0.743679 1.744096 1.347839 -0.292038 -1.385146 0.229333 0.739930 2.517797 2.390045 -0.587445 -0.795878 -0.245364 -0.849192
wb_dma_wb_slv/always_3/stmt_1 -1.604289 -1.132310 -1.443661 3.298732 -1.589428 0.695780 -0.621005 1.279409 0.797863 -0.417786 -1.573495 -0.022896 4.663050 -2.460781 0.066207 -3.134149 2.468580 -1.429157 -6.254457 0.791940
wb_dma_ch_rf/always_2/if_1/if_1 1.009351 -3.443697 1.939934 4.380139 1.172126 1.973522 -0.052719 -0.321364 0.841973 -0.250500 1.527979 -0.834740 -1.001786 1.178827 -3.165246 0.162409 -2.385130 1.076481 -1.719998 -1.206365
wb_dma_pri_enc_sub/assign_1_pri_out 0.738109 -0.116659 2.877325 0.451644 0.829043 0.725071 0.672974 -0.725852 1.111384 -0.560827 -1.056754 2.560933 -1.595569 -0.559417 -1.569897 0.634551 -2.658520 0.156269 -0.821494 -0.171117
wb_dma_ch_sel/input_ch0_adr0 -0.737887 -2.162862 3.029237 1.010154 -1.263759 -3.056864 -1.753127 0.744490 1.350162 6.492899 -0.601697 1.839153 4.581772 -0.085317 0.540945 0.517662 3.725787 2.235134 0.889305 1.895242
wb_dma_ch_sel/input_ch0_adr1 0.665906 0.736993 -0.143092 0.025905 -0.589848 -0.344386 -0.504658 0.113692 0.050722 0.574802 -0.061293 -0.783080 0.057072 -1.594260 -0.430921 -2.195383 1.123285 -1.601582 0.735323 1.454125
wb_dma_wb_slv/assign_4 -0.192225 0.034420 -1.900173 2.543930 -3.366131 -0.653483 3.855837 1.365684 -2.386661 -3.553566 -2.536248 -3.943080 -0.476564 0.624942 2.440944 -2.392318 2.485052 -4.581083 -2.254977 1.451791
wb_dma_wb_mast/input_wb_data_i -0.939673 -1.134550 -1.860055 4.281325 0.116006 0.445287 -0.644662 1.791030 -2.318598 0.233263 -2.172344 -0.477964 -0.434275 0.925878 0.895683 1.027661 4.041211 -3.155617 -4.792968 -0.091336
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.980625 -2.593811 -0.119073 4.042174 1.037783 -0.103647 0.528229 1.091205 0.386776 -0.337103 1.787704 0.641993 0.190265 -0.441694 -3.440008 -2.475342 -2.176328 2.309726 -1.202426 0.636969
wb_dma_de/wire_adr1_cnt_next1 0.236295 -1.282894 1.000626 -2.006773 -0.306035 0.243810 1.862933 -0.479316 -0.048397 -4.123572 3.068257 -0.799579 2.189703 -2.910733 -0.640824 -0.962663 -0.097630 2.940074 0.598808 0.289139
wb_dma_ch_sel/inst_u2 -1.550918 1.135213 1.350951 -0.331270 -0.038521 0.421706 1.393262 0.715156 -0.226829 -1.951323 -1.960015 0.752427 -0.988455 -1.105116 0.258733 -0.860687 -0.675146 -2.015663 -0.066305 -0.789624
wb_dma_ch_sel/inst_u1 3.866258 -6.284623 1.171681 1.460631 -0.991062 -1.251068 2.876821 -1.481658 -0.322712 -1.275149 3.401893 -0.248524 3.720510 -1.272356 -1.467073 -1.243612 1.858606 1.751614 -3.221830 3.344899
wb_dma_ch_sel/inst_u0 0.700170 -0.023832 2.932953 0.383353 0.744047 0.661106 0.607318 -0.745329 1.098708 -0.503256 -1.059968 2.518994 -1.579286 -0.577724 -1.534469 0.585605 -2.589601 0.081979 -0.708567 -0.180791
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.860390 -0.099349 2.892616 0.422737 0.784739 0.657561 0.575931 -0.766746 1.189469 -0.465639 -0.944195 2.550725 -1.669941 -0.552096 -1.678310 0.676770 -2.768624 0.221318 -0.672322 -0.229196
wb_dma/wire_adr0 -2.414520 -3.959671 1.417405 3.652299 -2.030819 -3.500503 0.686884 1.607499 -0.939183 3.609838 -1.070494 2.507697 4.326329 1.754039 -0.743665 -1.933136 3.823289 1.227255 -1.981744 1.708191
wb_dma/wire_adr1 0.057013 0.129505 -0.144141 1.761269 -0.145183 0.276300 -0.058054 0.760392 0.125623 -1.025142 1.336774 -2.700970 -0.052681 -2.913712 -1.978583 -4.274326 0.471116 -1.053313 0.929367 1.215188
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.485500 -1.818237 -0.685524 -0.059012 -0.337922 -1.288285 -0.136125 -1.087270 -1.270085 1.161762 1.832016 -1.662452 1.713961 -0.978489 0.236219 -4.568262 -0.465056 0.470581 -0.773301 3.027290
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.609888 -2.055413 -0.071230 2.566832 0.656946 -0.569091 0.062840 0.523976 0.391210 1.284232 0.466342 2.518040 0.292052 0.980286 -2.068296 -0.385115 -1.612287 1.780938 -1.472524 0.819553
wb_dma_ch_rf/assign_18_pointer_we -0.175827 -0.245457 -2.259547 2.424316 0.289287 0.526399 -0.136970 2.160319 -0.600762 -0.460141 -0.486989 -0.384345 1.245894 -0.129264 -0.558865 -0.799591 1.444328 -0.707593 -2.048395 -0.352978
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.909656 -0.057320 -1.013961 -1.636354 1.338083 0.053759 0.631882 -0.716223 1.763544 1.349290 -0.253964 -1.377595 0.321064 0.740634 2.501713 2.327814 -0.549174 -0.766339 -0.216966 -0.823818
wb_dma_ch_sel/wire_req_p0 4.094764 -5.803510 -0.676428 3.164611 -1.351948 -1.343957 3.281583 -1.526218 -1.132890 -1.444576 1.832055 -1.152400 0.466601 0.134969 -1.346096 -1.962867 0.188429 -1.783029 -4.082453 2.286450
wb_dma_ch_sel/wire_req_p1 -1.485717 1.113105 1.398184 -0.278040 0.008908 0.464017 1.392733 0.722116 -0.169835 -1.922317 -1.967047 0.802723 -1.007124 -1.115074 0.244516 -0.797636 -0.708422 -2.021221 -0.057983 -0.837376
wb_dma/wire_ndnr 4.289724 -1.442016 -0.436512 0.911327 2.281715 0.738142 -0.025596 -2.501204 0.347097 -1.277627 2.846929 -1.814794 -0.670628 -2.031648 -0.885180 0.352975 -1.905543 2.855030 -2.755465 2.271741
wb_dma_de/reg_mast0_drdy_r 4.639146 -0.939510 0.281781 1.294400 -0.992590 -0.797851 -0.648010 -0.913223 1.806311 3.032826 0.837688 2.757848 0.019729 0.587391 -2.096363 4.481656 0.371242 1.199704 -0.111366 0.881697
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.665932 -0.094256 3.003694 0.572273 0.776143 0.675870 0.620156 -0.657490 1.109183 -0.482246 -1.108438 2.585077 -1.571283 -0.621033 -1.635005 0.631161 -2.548237 0.105811 -0.776205 -0.194873
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -4.562722 -2.923869 -0.011165 1.167570 -0.376996 -2.395070 1.324175 1.297802 -0.683560 2.351063 -1.924645 1.120119 4.280006 2.788785 2.654033 -0.305341 3.165631 1.151050 -2.738557 0.651512
wb_dma_ch_sel/assign_137_req_p0 0.741481 0.565631 0.440808 -1.753000 -0.047963 -0.340531 -2.720889 -2.757758 -0.366317 3.508346 0.515447 0.043176 0.235720 1.810433 0.248585 -1.792122 0.319634 0.976177 -0.069397 3.014998
wb_dma_rf/wire_pointer2 0.444272 -0.372497 2.077165 1.318145 -0.018530 -0.105893 -0.480305 -0.130536 0.849699 1.808743 -0.913679 1.464954 0.512212 -0.367996 -0.818132 1.216725 0.485679 0.173258 -0.750308 0.378198
wb_dma_rf/wire_pointer3 1.657228 -3.046535 1.981225 2.864427 0.816441 1.486986 -0.479401 -0.928484 0.904189 1.252055 0.200332 1.057733 -1.039191 2.533039 -1.869570 2.185279 -2.088794 0.638256 -1.982728 -1.090230
wb_dma_rf/wire_pointer0 0.449900 -0.813338 0.130978 5.258181 3.641914 2.177039 0.243709 2.069257 -1.348152 -1.706221 1.080052 -1.442583 -2.185840 1.038612 -3.334775 0.762519 -0.795695 1.982009 -0.403156 -1.253072
wb_dma_rf/wire_pointer1 2.245532 -1.188985 1.602193 0.825153 0.758144 0.218585 -0.812400 -1.377315 1.351212 1.482165 0.887393 1.803820 -0.605905 0.512512 -1.913862 1.523249 -1.934498 2.112872 -0.666069 0.562401
wb_dma_rf/wire_sw_pointer0 -0.535139 0.204427 -0.833448 1.181056 -0.691337 0.558801 -0.412181 1.627010 -1.429673 -1.659950 -1.113132 2.162995 0.401299 -0.137177 -0.756427 -1.145566 1.151702 -0.486738 -1.623487 -0.024127
wb_dma_de/always_21/stmt_1 4.506104 -0.848339 0.215301 1.141092 -0.963761 -0.729052 -0.658418 -0.892754 1.698650 2.898234 0.857279 2.659503 0.024476 0.588534 -1.949982 4.357282 0.372152 1.160218 -0.086993 0.864726
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.081683 0.328486 0.829149 1.163479 1.126978 1.340265 -1.277594 -2.962548 -0.290586 -1.023352 2.386002 -0.788383 -0.318501 -2.864277 -2.155993 -0.226010 -1.116723 3.281837 -3.008979 3.153394
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.666068 2.751976 1.364908 -1.641224 -0.086175 0.331761 -3.269476 -1.587908 -0.616347 3.495472 -1.593665 -0.287551 -0.287452 -0.118749 1.643020 0.412868 -0.544076 -0.239650 0.249438 -0.041873
wb_dma_ch_arb/input_advance 1.997689 -1.539069 -0.604825 -2.994024 2.235025 -0.161940 -0.223805 -3.767780 -0.038308 -0.646449 2.463992 -0.918320 -0.971976 1.200695 1.249158 -1.070737 -2.978461 3.157583 -1.455513 2.365316
wb_dma_de/always_7/stmt_1 2.505759 2.076916 -3.617135 -2.113335 1.686660 1.922959 -1.804784 -2.451146 -2.649133 -1.657236 1.428598 -2.372524 -1.445361 0.739236 2.141900 0.912159 -1.464449 1.514245 -2.344439 0.858584
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.762391 -1.483204 3.240452 -2.509706 0.798423 -1.215682 0.665084 -3.245347 1.603835 1.378142 -0.367700 2.686162 -0.738708 1.272869 0.264340 -0.075596 -2.199581 1.365769 -0.684785 2.196540
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.739124 -2.213279 -0.073140 2.584399 0.697325 -0.628397 0.074686 0.496324 0.432089 1.263071 0.497118 2.677637 0.219135 0.976653 -2.158818 -0.425728 -1.787757 1.895802 -1.500916 0.834913
wb_dma_de/always_3/if_1/cond 0.649078 0.803538 -0.138523 0.085066 -0.600970 -0.324662 -0.575370 0.098432 0.047723 0.648772 -0.066983 -0.848042 0.050648 -1.601173 -0.425372 -2.308500 1.180616 -1.660982 0.747841 1.533043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.751114 -2.515819 0.736763 -4.515941 -0.623986 -2.689139 1.567129 -3.186197 0.203861 1.231232 1.027998 -0.451345 1.943095 0.077869 3.550342 -0.127389 0.360906 0.552313 -0.336646 2.769377
wb_dma_ch_sel/assign_101_valid -2.387319 -0.004513 -0.654099 0.184946 1.799871 -0.203423 -0.335653 -0.929511 -0.175360 0.818350 1.819684 -1.644178 4.496236 0.833378 0.276051 -2.111982 5.215781 4.341233 -1.920925 5.046758
wb_dma_ch_sel/assign_98_valid -2.437778 0.051690 -0.720752 0.383582 1.794272 -0.354448 -0.349173 -0.864457 -0.207360 0.914740 1.719294 -1.696437 4.380532 0.799084 0.204503 -2.418126 5.285481 4.156867 -1.903593 5.145553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.116086 -1.474643 0.505650 -3.131324 -0.071888 -2.030895 0.007206 -2.730553 0.616023 2.166396 0.662267 0.312584 0.932642 1.948224 1.941523 -0.633977 0.490686 1.284510 0.092314 2.597852
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.189267 -1.607570 0.510850 -4.044930 -1.145786 -2.758266 0.966193 -2.890342 0.070504 1.595111 0.819373 -1.256787 1.902792 -1.379248 2.997418 -2.386494 1.579883 -1.133651 0.071962 4.151953
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.662472 -0.088112 2.829711 0.460458 0.776277 0.675913 0.605853 -0.691442 1.023087 -0.551965 -1.032779 2.449108 -1.556272 -0.580765 -1.516585 0.571292 -2.553935 0.120426 -0.785888 -0.154801
wb_dma_rf/wire_ch7_csr -0.563586 -0.029753 -1.757135 2.317026 1.931426 1.862415 0.442380 2.265595 -1.785180 -0.550706 -1.145779 -0.754722 2.590961 0.740704 1.460433 0.330664 4.101222 -0.638628 -3.380101 1.617464
wb_dma_ch_sel/reg_csr -0.177913 -1.475144 -0.120746 0.024398 1.191702 0.966807 0.027636 1.905836 -2.750637 0.952780 -3.852079 -0.254313 1.055708 1.459472 5.785343 2.861074 -0.030114 -2.743586 -3.452027 -2.260793
wb_dma_de/reg_next_state -2.466811 0.027048 2.419411 0.781285 -0.473525 1.907157 0.966194 -2.833750 -0.572269 -1.080966 -0.492655 -4.315526 -0.083542 1.284582 0.500884 0.768238 3.361701 -2.391144 -2.094203 0.427545
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.749432 -5.227253 3.750859 -0.174475 4.704691 -0.274803 -1.616618 -3.136823 2.155212 3.303282 -0.307376 -3.509860 0.602009 -0.416407 4.943292 2.332406 -3.408398 3.154068 -4.219334 -0.725746
wb_dma_de/always_11/stmt_1/expr_1 0.561422 0.798782 -0.126341 -0.041426 -0.613805 -0.338357 -0.588645 0.146559 0.062019 0.665781 -0.125012 -0.811296 0.064417 -1.583833 -0.383094 -2.292321 1.169237 -1.646463 0.820343 1.488903
wb_dma_ch_rf/input_ptr_set 2.246797 -1.224900 1.468482 0.839035 0.786880 0.259863 -0.780463 -1.384404 1.275711 1.387695 0.988170 1.720756 -0.591168 0.576108 -1.901364 1.464621 -1.965587 2.206275 -0.683982 0.572991
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.192833 0.071045 -0.108257 1.615473 -0.122707 0.176551 -0.091418 0.609002 0.246250 -0.939897 1.426429 -2.637105 -0.073201 -2.927157 -1.992638 -4.247149 0.346170 -0.922858 1.016095 1.303260
wb_dma_ch_sel/assign_12_pri3 2.375378 -1.216363 1.464000 0.660320 0.836332 0.268687 -0.790878 -1.533743 1.337854 1.328703 1.115083 1.790096 -0.753395 0.593870 -1.935684 1.512545 -2.171765 2.294054 -0.592957 0.561549
wb_dma_de/assign_65_done/expr_1/expr_1 -0.977292 1.553141 1.587631 -2.175068 2.006095 1.592670 -0.862199 -2.527291 -1.353881 -0.973733 -1.194448 0.286871 -1.653732 0.749559 1.430382 -1.084656 -2.918434 0.787859 -2.187270 0.638958
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.207350 -1.167039 1.419882 0.820856 0.778811 0.306170 -0.764322 -1.340539 1.252340 1.366894 0.890011 1.672381 -0.583016 0.486685 -1.826869 1.479947 -1.901003 2.061766 -0.677607 0.536322
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.396372 1.100888 1.444631 -0.351476 0.019150 0.432875 1.361778 0.611890 -0.082576 -1.832524 -1.909716 0.872021 -1.050988 -1.091718 0.193586 -0.757047 -0.859286 -1.881075 0.026257 -0.808986
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.829115 -2.439331 0.642297 -4.470870 -0.505907 -2.608449 1.555805 -3.187762 0.191633 1.115738 1.084444 -0.593646 1.875175 -0.098129 3.635732 -0.140666 0.224676 0.557477 -0.434021 2.773290
assert_wb_dma_ch_sel/input_valid 1.730796 -0.832698 -0.547714 -0.442197 0.755959 0.375223 -0.298365 -1.207696 0.395268 -0.401388 1.798860 0.288371 -1.067410 0.883344 -1.079873 0.317217 -2.287232 1.906356 0.067963 0.182789
wb_dma/input_wb0_stb_i 1.369191 0.590021 1.039021 -3.163723 -1.970472 -2.836880 -1.704117 -2.172319 1.735527 4.877261 0.074196 -0.018151 0.353292 -0.791561 0.832392 -1.919010 1.025212 -1.448184 3.147368 2.858300
wb_dma/wire_ch1_csr 0.067346 1.717556 -1.041437 0.432186 1.926933 2.539047 -0.962696 2.458831 -1.159385 0.423946 -1.954381 -0.140274 2.963891 0.149879 2.763985 2.288481 4.788799 -0.711874 -2.131651 1.442101
wb_dma_rf/assign_5_pause_req -3.211413 -0.349299 3.436472 1.343744 -1.904198 2.623621 1.017882 -2.375474 -2.837641 -0.563264 -2.511884 -0.335170 -1.567337 5.488335 -0.594698 -1.493946 -0.257532 -4.006028 -2.386605 -0.764440
wb_dma_de/always_12/stmt_1 -1.137677 1.761623 1.512934 -1.912465 1.988655 1.811742 -0.934838 -2.269159 -1.504957 -1.055649 -1.398829 0.307265 -1.705424 0.802461 1.347987 -1.070585 -2.821879 0.633187 -2.227921 0.456278
wb_dma_wb_if/wire_wb_ack_o 0.829656 0.986300 -1.432952 2.608406 -1.096164 0.944793 0.423714 0.928028 -1.271298 -1.345339 -1.499805 -0.271815 -1.664440 1.032719 -0.699133 -1.092978 0.924849 -1.970723 -1.942192 1.367582
wb_dma_ch_rf/always_5/if_1/block_1 -0.113447 -0.327246 -2.020880 2.241849 0.139466 0.411637 -0.115520 1.957706 -0.449632 -0.400741 -0.428655 -0.277980 1.329924 -0.257930 -0.616931 -0.878097 1.331805 -0.553296 -2.029053 -0.229862
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.696438 -1.575318 3.223049 -2.285454 0.679020 -1.217028 0.746577 -3.128100 1.547248 1.372934 -0.455919 2.730220 -0.631979 1.384753 0.217848 -0.065151 -1.948647 1.263859 -0.781545 2.213177
wb_dma_ch_arb/assign_1_gnt 2.785531 -5.502100 2.458639 0.694474 -0.872159 -1.280566 4.176279 -1.119756 -0.112006 -2.575907 1.788007 0.833791 2.958307 -2.194170 -1.075048 -1.934090 1.065846 0.239228 -3.034097 2.980347
wb_dma_rf/input_dma_err 0.827761 -1.478354 3.319565 -2.500153 0.696092 -1.260463 0.694925 -3.277648 1.662820 1.534353 -0.438089 2.766909 -0.711224 1.273446 0.292020 -0.022744 -2.092443 1.305682 -0.640837 2.260007
wb_dma/wire_wb0_addr_o 0.630341 0.759441 -0.131551 -0.007406 -0.611727 -0.330035 -0.534905 0.112249 0.076117 0.620006 -0.065176 -0.844425 0.046738 -1.581930 -0.421392 -2.270198 1.120627 -1.648659 0.772043 1.466266
wb_dma_de/assign_73_dma_busy/expr_1 -2.189103 0.920656 -0.638865 0.616653 -3.130885 2.877317 -0.660420 -1.794481 -3.339311 -1.339078 0.534589 -1.635641 0.153656 3.490678 -1.216261 -3.445410 -2.331551 -1.135539 -1.881236 -1.000282
wb_dma/input_dma_nd_i 1.972874 -1.533956 -0.653828 -3.093337 2.244934 -0.168329 -0.206517 -3.804728 -0.034287 -0.665033 2.500518 -1.001257 -0.990774 1.250086 1.260815 -1.124758 -3.057688 3.189977 -1.343158 2.330149
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.207862 1.713589 -0.744832 -0.340010 -1.744559 0.086242 -1.653111 0.667054 -1.170185 2.131413 -0.989296 0.514094 0.688923 2.709656 0.289658 0.364225 1.683675 -0.646073 1.399383 -0.973693
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.206478 1.673460 -0.718177 -0.494348 -1.703724 0.042764 -1.625100 0.592383 -1.128210 2.108569 -0.907822 0.509483 0.609968 2.713134 0.354445 0.329416 1.542927 -0.556646 1.461125 -0.967645
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.483755 1.097407 1.430837 -0.306335 -0.022039 0.428452 1.401065 0.664448 -0.174958 -1.922857 -1.949862 0.813011 -1.012802 -1.098954 0.249421 -0.823655 -0.703754 -2.000125 -0.088373 -0.783053
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.762974 -1.479857 3.266068 -2.421386 0.722910 -1.197426 0.650762 -3.257236 1.521188 1.477645 -0.427227 2.756709 -0.615060 1.410324 0.310698 -0.034552 -1.954686 1.332429 -0.776514 2.321028
wb_dma_ch_sel/assign_3_pri0 2.049918 -1.584143 -0.610219 -2.998874 2.264607 -0.126531 -0.193787 -3.802896 0.002890 -0.740505 2.547759 -0.923304 -1.066366 1.251332 1.189821 -1.043646 -3.132103 3.225987 -1.393783 2.324198
wb_dma_de/always_23/block_1/stmt_8 0.656665 0.789745 -0.143278 0.109427 -0.599949 -0.322101 -0.517412 0.187867 0.017978 0.575569 -0.129119 -0.835843 0.054701 -1.650778 -0.438397 -2.294968 1.191616 -1.741279 0.702378 1.514153
wb_dma_ch_arb/always_2/block_1/stmt_1 2.754437 -5.418451 2.432236 0.650259 -0.833935 -1.047293 4.005985 -1.192818 -0.258167 -2.666333 1.846697 0.494211 2.926764 -2.123818 -0.975542 -1.960868 1.146432 0.209297 -3.077505 2.963798
wb_dma_de/always_23/block_1/stmt_1 -2.257593 0.156158 2.474377 0.568721 -0.439672 1.917097 0.928357 -3.032184 -0.511922 -1.308943 -0.343748 -4.149679 -0.489717 1.347108 0.262686 0.682236 3.078150 -2.279009 -1.777818 0.472917
wb_dma_de/always_23/block_1/stmt_2 2.957304 1.619322 -1.515880 -0.826605 1.675555 1.737576 -2.184262 -2.491452 -1.741303 0.138355 0.561934 -0.890507 -0.910425 0.341320 1.305681 2.026678 -1.025419 1.734761 -3.056490 1.258874
wb_dma_de/always_23/block_1/stmt_4 1.977162 0.868774 0.499252 0.710218 -0.687688 1.991540 -3.133022 -2.719595 -1.845319 2.405420 -0.486477 0.561841 -0.072836 2.831002 -0.022617 2.623060 0.766480 0.821648 -3.138375 0.983937
wb_dma_de/always_23/block_1/stmt_5 3.980240 -2.247092 1.755861 -1.719589 2.732680 -0.740380 -1.084664 -3.916224 2.114517 2.381554 0.866514 -0.144607 -1.045112 -1.758404 1.822978 2.422745 -3.583424 2.096694 -2.681422 1.504532
wb_dma_de/always_23/block_1/stmt_6 1.010876 0.544363 0.677870 -2.977798 0.145982 -1.153561 -1.129079 -2.307421 0.733963 1.960815 0.273616 -0.671956 -0.563955 -0.816945 1.682808 -0.334047 -1.420146 0.272859 1.048254 1.013934
wb_dma_rf/inst_u25 0.696727 -1.510355 3.196388 -2.263697 0.767048 -1.093524 0.788244 -3.099382 1.487230 1.240132 -0.422801 2.749502 -0.691490 1.387331 0.199431 -0.101326 -2.036637 1.293762 -0.794402 2.177823
wb_dma_wb_mast/input_mast_go -1.448553 1.085442 1.447354 -0.380987 0.008501 0.420840 1.412082 0.620314 -0.123552 -1.881351 -1.933142 0.869593 -1.023203 -1.123005 0.213927 -0.792192 -0.782846 -1.937766 -0.050843 -0.785942
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.127125 2.477769 -1.240036 0.047596 -0.241064 1.531384 -1.597718 0.746280 -2.151582 -0.268336 -0.927805 -1.016093 -0.208200 1.092485 0.729626 -0.442250 0.473528 -0.673060 -0.110894 -1.342671
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.053897 5.511793 2.282534 -1.989859 -0.840035 1.630451 -1.614793 -1.764277 -2.396294 -1.789593 -1.354754 1.851664 -1.235599 -0.942568 -1.880541 0.009326 3.898524 -0.230093 0.578055 2.709298
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.526870 0.874153 1.816678 1.580817 -2.495626 1.937620 1.341127 -1.319492 -3.080725 -1.823869 -1.249366 -1.240414 -0.342269 2.509954 -1.437140 -2.346950 1.735141 -3.279523 -1.579363 0.390832
wb_dma_ch_sel/assign_151_req_p0 0.669881 0.606066 0.264624 -1.778483 -0.036799 -0.358293 -2.737756 -2.718821 -0.467398 3.452229 0.512696 -0.121875 0.251174 1.815673 0.329361 -1.944059 0.360436 0.859537 -0.064792 3.009207
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.246150 -0.451914 1.468637 -1.574314 0.496451 -0.744031 0.784714 -2.631995 1.037947 0.629129 -0.508552 2.256104 -0.829609 -0.200075 0.504298 2.255315 -0.916735 0.476634 -1.726779 2.183640
wb_dma_wb_mast/reg_mast_dout -0.957246 -0.888002 -1.924495 3.828457 0.235390 0.279554 -0.580294 1.664373 -2.355413 -0.048244 -2.070860 -0.437998 -0.565261 0.640404 0.913506 0.524742 4.108509 -3.072772 -4.504974 0.308867
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -4.649241 -3.045816 0.129702 1.213492 -0.355497 -2.454729 1.235874 1.285490 -0.550418 2.544713 -1.974622 1.174879 4.348365 2.864118 2.672987 -0.238194 3.053784 1.240022 -2.684153 0.611084
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.433861 1.086426 1.494071 -0.412589 0.046315 0.367872 1.399357 0.603233 -0.100606 -1.861333 -1.914558 0.860240 -1.039402 -1.113940 0.234304 -0.797527 -0.769497 -1.938368 -0.023073 -0.722516
wb_dma_ch_sel/assign_100_valid -2.440749 -0.063444 -0.740239 0.340421 1.668742 -0.343183 -0.271065 -0.807293 -0.253499 0.898445 1.656464 -1.565989 4.355900 0.945033 0.294599 -2.249807 5.154614 3.997956 -1.900625 4.949489
wb_dma_ch_sel/assign_131_req_p0 1.380641 -1.954550 -0.790545 -0.071352 -0.311595 -1.378330 -0.034809 -0.914034 -1.231367 1.133387 1.908179 -1.411337 1.745034 -0.774728 0.161076 -4.610151 -0.655715 0.624581 -0.648253 2.927577
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.860322 0.582520 0.480491 -2.020455 -0.074203 -0.444861 -2.853384 -2.994626 -0.275317 3.692395 0.497254 0.071875 0.224155 1.794848 0.371632 -1.795705 0.260540 0.936690 0.037966 3.112950
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.109241 -1.434579 0.499178 -3.027366 -0.054901 -1.962485 0.003961 -2.660857 0.589354 2.101013 0.622767 0.234254 0.947748 1.865239 1.912030 -0.643834 0.508448 1.221441 0.020631 2.535769
wb_dma_ch_rf/input_dma_done_all 2.961566 1.655592 -1.606267 -0.909021 1.734717 1.708464 -2.234689 -2.521105 -1.738731 0.137946 0.632937 -0.917002 -0.903090 0.370500 1.332625 2.004536 -1.080045 1.837105 -3.009482 1.247580
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.443186 -3.039637 0.619757 1.114794 2.307296 0.819235 -0.656858 -2.744954 1.162133 1.573895 -0.023882 -1.275513 -1.454362 -1.146472 2.138112 5.112542 -2.372855 -0.373824 -4.782019 -0.216547
wb_dma_pri_enc_sub/wire_pri_out 0.820510 -0.079974 2.845658 0.405218 0.779202 0.633802 0.558202 -0.795849 1.159557 -0.400042 -0.886922 2.542096 -1.641706 -0.499695 -1.629942 0.675101 -2.742804 0.267987 -0.626835 -0.222958
wb_dma_ch_rf/input_wb_rf_din -0.279838 2.788326 0.151235 3.335109 1.186771 -1.050196 -2.299473 1.642420 -0.089428 6.651960 -2.622075 -4.662338 3.836091 -3.656272 3.583760 0.965940 6.706390 -2.521314 -0.712396 2.542510
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.428032 2.655002 -0.142724 -0.996867 1.692176 2.175784 -0.783333 -1.747247 -1.888838 -1.756900 -1.339750 -0.008273 -1.912747 -0.658641 1.389308 1.201816 -1.715995 -0.151655 -3.056958 0.384598
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.749472 0.617966 0.359599 -1.622523 -0.111857 -0.284993 -2.735098 -2.707990 -0.457455 3.468271 0.419191 0.029952 0.228663 1.780974 0.236081 -1.915669 0.451860 0.767120 -0.123120 3.044158
wb_dma_ch_sel/assign_139_req_p0 0.710473 0.645917 0.360933 -1.828367 -0.107701 -0.367426 -2.804476 -2.758699 -0.353891 3.619542 0.449477 0.049117 0.163716 1.901806 0.265569 -1.843814 0.304073 0.851718 0.055072 2.949458
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.485256 1.072999 1.476750 -0.349723 0.032564 0.426045 1.456899 0.659695 -0.145297 -1.974413 -2.005704 0.851802 -1.042399 -1.169436 0.258733 -0.834268 -0.765009 -2.037943 -0.083656 -0.791130
wb_dma_ch_sel/always_38/case_1 -0.062549 5.636588 2.291753 -2.076457 -0.831286 1.648213 -1.632609 -1.799333 -2.362570 -1.896611 -1.295972 1.843412 -1.223799 -0.985219 -1.943561 0.029928 3.992833 -0.104942 0.672333 2.772888
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.195189 -0.614235 1.467562 1.304404 0.705007 1.402780 4.932172 -0.840137 -0.443764 -3.037609 0.555602 -2.744311 1.391048 2.359826 -0.339258 0.591749 5.211091 -0.965482 -1.095089 3.192618
wb_dma/constraint_wb0_cyc_o -1.424042 1.069342 1.450440 -0.406421 0.001834 0.392340 1.395728 0.583183 -0.121436 -1.872054 -1.920072 0.847622 -1.006945 -1.098550 0.207630 -0.812664 -0.794843 -1.910152 -0.017765 -0.714342
wb_dma/input_wb0_addr_i -2.423145 1.991080 2.052281 3.580493 -2.085544 0.599167 0.161980 2.083999 -3.136331 0.202767 -5.145133 -1.335278 1.437176 -2.442605 2.272958 -1.907021 4.033645 -4.157186 -3.659002 1.569733
wb_dma_de/input_mast1_drdy -1.737299 -0.524083 2.621203 1.264206 1.428589 0.976246 2.126440 0.246334 -0.451687 -2.412504 -2.377891 1.705588 0.082554 -0.283399 0.032047 -0.655832 0.312250 -0.677307 -3.198611 0.739178
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.082345 2.474317 -1.294323 0.043917 -0.230473 1.573552 -1.619919 0.763905 -2.171546 -0.246605 -0.942719 -1.020113 -0.143535 1.072692 0.753879 -0.381903 0.482375 -0.653203 -0.121670 -1.325989
wb_dma_wb_if/input_wb_ack_i 0.259332 1.275225 -2.589566 5.229355 0.804810 1.541607 0.373691 1.160401 -1.181416 -1.128854 -3.240881 -1.470523 -2.954903 1.496769 0.020160 -0.880237 4.701282 -4.672671 -5.525057 3.537536
wb_dma_ch_sel/wire_pri_out 0.804167 -0.074705 2.870794 0.397077 0.831419 0.706369 0.603976 -0.793999 1.104522 -0.538253 -0.973963 2.560357 -1.633106 -0.561394 -1.620189 0.664654 -2.705198 0.183339 -0.726372 -0.172359
wb_dma_ch_rf/assign_3_ch_am0 -0.937961 -0.031965 -1.044892 -1.702733 1.374821 0.046533 0.634397 -0.678683 1.809070 1.434873 -0.281939 -1.444801 0.261717 0.711958 2.587133 2.433970 -0.567719 -0.782866 -0.099865 -0.912370
wb_dma_rf/input_ch_sel 0.052269 -0.884956 0.281151 3.527250 -4.569021 2.748297 -0.743007 -1.008567 -2.198805 1.565106 -0.825071 0.054566 0.338370 5.116364 -1.955531 1.388816 -0.413938 -2.932113 -2.582923 -2.272998
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -5.843118 -1.710926 -1.257310 1.487953 -0.862889 -1.816815 1.415845 1.304990 -1.308243 0.719450 -2.680937 1.488599 2.055411 4.637554 1.884223 -0.475575 2.435111 0.095335 -2.706746 -0.671791
wb_dma_de/always_23/block_1/case_1 -2.576161 0.116820 2.514622 0.443137 -0.566920 1.863808 1.004216 -3.062920 -0.603569 -1.080721 -0.464679 -4.234562 -0.062159 1.445361 0.548507 0.601634 3.451561 -2.312162 -1.939266 0.648907
wb_dma/wire_pause_req -3.226600 -0.268677 3.173511 1.393206 -1.928923 2.609093 0.888879 -2.134229 -2.901145 -0.592947 -2.424499 -0.346062 -1.541733 5.269527 -0.709873 -1.684047 -0.316723 -3.945076 -2.295374 -0.868017
wb_dma_wb_if/input_mast_go -1.534078 1.138685 1.459606 -0.319367 -0.012017 0.451812 1.415958 0.680587 -0.182456 -1.965562 -2.030282 0.866382 -1.070360 -1.170171 0.190592 -0.859074 -0.796114 -2.033296 -0.008608 -0.841172
wb_dma_ch_rf/input_de_csr 4.009968 -1.946613 0.282904 3.631228 0.559380 1.941037 -0.380890 -0.371016 0.370853 0.501690 0.073431 0.555174 -1.216355 1.074638 -1.569009 4.359826 -0.892757 -0.342416 -2.928329 -1.145527
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.602865 -0.057388 3.032891 0.504487 0.759586 0.708095 0.685675 -0.664606 1.095090 -0.502455 -1.164340 2.554463 -1.524708 -0.648303 -1.539675 0.606878 -2.564179 0.034844 -0.791618 -0.217053
wb_dma_de/input_mast0_din 5.219780 -2.938115 1.130685 2.955729 -0.463392 0.006291 -0.725661 -0.693001 2.484837 3.897051 -0.599029 1.407913 -0.784750 0.073624 -0.464529 7.085004 -0.669100 -1.380377 -2.068526 -1.777705
wb_dma_pri_enc_sub/always_3 0.635455 0.005815 2.777900 0.504069 0.774382 0.698351 0.655800 -0.580364 1.003738 -0.632151 -1.064518 2.462873 -1.617690 -0.594460 -1.554033 0.589356 -2.561864 0.020416 -0.717100 -0.286575
wb_dma_pri_enc_sub/always_1 0.706179 -0.097838 3.057930 0.464381 0.759500 0.654698 0.647539 -0.707856 1.175074 -0.444557 -1.144593 2.634579 -1.591318 -0.625144 -1.578075 0.674135 -2.607868 0.124433 -0.743007 -0.171051
wb_dma_ch_sel/reg_adr0 -2.359528 -4.095831 1.446175 3.508597 -2.061744 -3.637276 0.722943 1.502524 -0.862771 3.781345 -0.998046 2.578248 4.416573 1.831367 -0.709461 -1.994617 3.866587 1.304363 -1.822650 1.795704
wb_dma_ch_sel/reg_adr1 0.059568 0.187802 -0.137918 1.713691 -0.130353 0.267409 -0.091080 0.700586 0.096567 -0.982516 1.343225 -2.714699 -0.032058 -2.942325 -1.940420 -4.257156 0.521255 -1.038555 0.946606 1.263793
wb_dma_ch_sel/assign_1_pri0 1.973804 -1.591240 -0.659138 -3.017164 2.268064 -0.155120 -0.166651 -3.779765 -0.022056 -0.759851 2.521785 -0.971711 -1.010363 1.235005 1.247605 -1.128538 -3.062910 3.200176 -1.450132 2.321747
wb_dma_ch_pri_enc/wire_pri26_out 0.701877 -0.068988 2.885473 0.518047 0.774992 0.676074 0.608529 -0.708376 1.097447 -0.500974 -1.038985 2.515641 -1.576033 -0.586633 -1.583491 0.625122 -2.605093 0.128220 -0.728301 -0.225216
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.100019 -1.491450 0.505483 -3.041844 -0.047947 -1.995737 0.018374 -2.668675 0.564391 2.137714 0.630726 0.265328 0.968694 1.923126 1.912034 -0.701217 0.480056 1.301698 0.075866 2.577855
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.090389 1.743859 1.525123 -1.976770 2.055032 1.798834 -0.960513 -2.371367 -1.539223 -1.094173 -1.321259 0.278093 -1.722613 0.789540 1.415697 -1.051702 -2.829347 0.679154 -2.303516 0.519957
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 1.708433 -0.915363 4.210418 -3.620963 -0.483951 -3.869779 -3.387426 -3.367018 2.500764 10.363001 -2.602120 -1.942198 3.334559 -4.118089 6.623404 3.228811 1.275983 -1.864957 -0.369303 1.463481
wb_dma/wire_ptr_set 2.340319 -1.191657 1.509784 0.768518 0.822854 0.297279 -0.833946 -1.479080 1.305577 1.453803 1.008876 1.774731 -0.649649 0.546313 -1.910169 1.525409 -2.061754 2.219198 -0.673495 0.573252
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.666936 -0.034050 2.797946 0.479258 0.755109 0.713306 0.642434 -0.643982 1.068205 -0.589543 -1.016687 2.509596 -1.620559 -0.593456 -1.622177 0.573549 -2.668768 0.112784 -0.650844 -0.283263
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.483243 2.694499 -0.153308 -1.252933 1.793063 2.132085 -0.804931 -1.881795 -1.872517 -1.798399 -1.285578 -0.121368 -1.970695 -0.765749 1.555015 1.182541 -1.933700 -0.152890 -3.031219 0.441754
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.126173 -1.486613 0.419424 -3.062282 0.090082 -1.909799 0.048166 -2.703698 0.574005 1.943617 0.708452 0.200069 0.857564 1.889606 1.896347 -0.686425 0.331356 1.358024 0.020771 2.491887
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.277178 -0.706091 -0.054717 -2.664451 1.545863 -0.477509 0.087159 -2.618752 -0.439468 -0.356737 0.721334 -1.228816 0.062474 0.340013 2.311207 -1.377211 -0.789471 1.342300 -1.502605 2.195362
wb_dma_de/reg_ptr_set 1.326447 3.825201 0.650148 -0.479500 -2.345256 2.029567 -3.535939 -0.990148 -1.169522 0.733486 0.737876 3.958704 1.447494 0.819102 -3.284138 3.630817 2.371099 3.856198 -0.052534 0.635811
wb_dma/wire_dma_nd 2.078783 -1.529539 -0.568768 -3.114943 2.240818 -0.164002 -0.254682 -3.864391 0.034251 -0.629653 2.507834 -0.889880 -1.035348 1.162778 1.205335 -1.063440 -3.134305 3.158080 -1.322286 2.344942
wb_dma_rf/assign_3_csr -0.879857 1.751562 0.838307 0.639682 0.668082 0.496422 0.327356 0.348560 -1.205301 -0.973810 -1.105796 -0.541595 -1.970190 0.585091 -0.608470 0.811650 2.288846 -1.558902 1.100261 -0.156863
wb_dma_rf/assign_4_dma_abort 0.655894 -1.529565 3.248884 -2.384624 0.749757 -1.159725 0.794971 -3.218623 1.474770 1.313438 -0.481677 2.700640 -0.551675 1.351609 0.362032 -0.086453 -1.880634 1.291192 -0.903430 2.333004
wb_dma_ch_sel/assign_123_valid 0.027032 -0.113910 0.572087 -2.034893 0.526138 -0.024829 -2.261615 -3.076653 -0.488407 2.962867 0.535873 0.831299 0.203133 3.496732 0.808941 0.296674 -0.807476 2.578898 -0.829639 1.620567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.976767 -1.670777 0.255839 -4.223877 0.798484 -1.378277 1.517455 -3.095659 -0.658194 -0.917531 1.063058 -1.880861 1.060549 -1.576577 4.006421 -0.765869 -0.924394 0.495642 -1.564223 2.345677
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.084912 2.535794 -1.280245 -0.032298 -0.205729 1.542917 -1.658630 0.683536 -2.193002 -0.206814 -0.922391 -1.023996 -0.223346 1.116427 0.780449 -0.415020 0.385678 -0.642249 -0.055972 -1.340044
wb_dma_rf/wire_ch4_csr -0.724641 -0.111556 -1.796876 2.506965 2.121813 1.882427 0.503577 2.469434 -1.767349 -0.639079 -1.236350 -0.915344 2.566322 0.745987 1.567159 0.223157 4.090144 -0.731886 -3.426932 1.515115
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.268619 1.655175 -0.781791 -0.438632 -1.698958 0.066204 -1.601151 0.637645 -1.181849 2.054749 -0.956844 0.364705 0.708909 2.644051 0.430024 0.235393 1.656066 -0.618030 1.365186 -0.944473
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -4.711216 -2.835088 0.026448 1.357484 -0.469459 -2.319508 1.275423 1.284057 -0.849684 2.237108 -2.143002 1.122558 4.075105 2.922321 2.589608 -0.383482 3.115249 0.948108 -2.838687 0.565061
wb_dma_ch_pri_enc/wire_pri0_out 0.657302 -0.022812 2.905844 0.494472 0.743424 0.671287 0.611634 -0.623572 1.109048 -0.523132 -1.084950 2.549963 -1.673723 -0.570464 -1.684710 0.613358 -2.691732 0.073388 -0.638057 -0.333950
wb_dma_ch_rf/assign_10_ch_enable -1.980511 -0.280315 1.342556 1.285923 0.709683 1.422053 4.576410 -0.738685 -0.448682 -2.792822 0.488712 -2.772153 1.382562 2.088619 -0.255293 0.682718 5.195212 -0.957091 -0.947754 3.216928
wb_dma_wb_slv/reg_slv_we -1.660866 -1.246414 -1.519521 3.319799 -1.621054 0.771368 -0.479678 1.282483 0.595267 -0.902015 -1.573203 0.190228 4.319362 -2.258023 0.005360 -3.146247 2.176383 -1.371264 -6.319553 0.569307
wb_dma_de/input_txsz 0.848686 3.745497 0.943040 0.735161 0.985063 3.194721 -1.544911 -1.799924 -2.351589 -2.949927 -0.178364 -1.023162 -1.598861 -2.857141 -1.300945 -1.308840 -1.634816 0.922745 -2.973337 1.133404
wb_dma_wb_if/wire_mast_dout -0.889497 -0.975191 -1.896873 4.039725 0.161978 0.437898 -0.678221 1.773849 -2.455304 -0.044302 -2.187036 -0.407714 -0.497736 0.655871 0.880801 0.694417 4.025621 -3.164475 -4.729615 0.041728
wb_dma_ch_rf/wire_ch_enable -2.186753 -0.422633 1.378091 1.102992 0.769980 1.445691 4.785461 -0.858320 -0.348742 -3.060641 0.579926 -2.651924 1.317479 2.257333 -0.397831 0.451083 4.905789 -0.873972 -0.913324 3.204569
wb_dma_rf/wire_csr_we -2.538788 -0.917758 3.115968 0.730319 -1.013348 1.126741 -2.745877 -2.072946 -1.121138 2.776394 -2.953695 1.894061 -0.925395 4.248917 0.089826 -1.986273 -2.251235 -1.348242 -2.724404 -1.277969
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.416296 1.087000 1.545302 -0.439699 0.024951 0.409989 1.414832 0.580847 -0.034551 -1.897883 -1.984500 0.947981 -1.138917 -1.127723 0.201545 -0.788711 -0.913566 -1.938396 0.009047 -0.794809
wb_dma_ch_sel_checker/input_dma_busy 0.497674 -0.366309 2.054923 1.238469 0.036933 -0.106761 -0.516024 -0.174032 0.872009 1.787362 -0.846872 1.463986 0.465695 -0.356652 -0.839802 1.200109 0.327879 0.273724 -0.700292 0.385098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.462914 1.076468 1.459500 -0.353300 -0.012813 0.421187 1.434040 0.669507 -0.131134 -1.906300 -1.952985 0.818608 -1.018462 -1.141807 0.240588 -0.825605 -0.726559 -1.965134 -0.086864 -0.773965
wb_dma_ch_rf/assign_9_ch_txsz 0.043485 5.213169 -0.301211 2.636187 0.566095 3.963984 -2.731139 -0.437451 -2.540758 -2.785153 -0.120089 -0.680960 -1.238618 -4.383595 -2.772007 -2.577150 -0.830131 0.062777 -3.040306 0.809123
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.680245 -2.038289 -0.004084 2.411536 0.669828 -0.605898 -0.020703 0.422681 0.461628 1.370608 0.434117 2.560465 0.222518 0.964882 -2.024563 -0.342724 -1.634525 1.789845 -1.405413 0.849116
wb_dma_de/assign_65_done 1.539215 2.656867 -0.222847 -1.170276 1.784350 2.176468 -0.836166 -1.908049 -1.887179 -1.757780 -1.219057 -0.098325 -1.928386 -0.606595 1.486444 1.263822 -1.797603 -0.031955 -3.098858 0.487990
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.102083 0.412752 3.486798 -1.106104 -1.153319 1.173990 -0.653572 -2.636633 0.313126 -0.594128 -0.323149 2.986043 0.499763 -0.599395 -1.942917 0.571976 1.557218 0.743956 -1.739396 2.861891
wb_dma_de/always_2/if_1/if_1 -4.011186 -1.574895 -1.503220 -0.763127 0.925324 0.347794 2.633334 1.885528 -0.567580 -2.350162 0.398153 1.224704 5.093322 1.336527 1.666490 0.178702 2.595018 2.974832 -2.459751 0.614079
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.621526 0.638048 0.337404 -1.827922 -0.095269 -0.353729 -2.773643 -2.770030 -0.460827 3.424516 0.462680 -0.020607 0.208806 1.880423 0.357153 -1.928663 0.331538 0.885740 -0.054553 2.980698
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.742114 0.647956 0.363486 -1.963216 -0.001039 -0.361171 -2.830516 -2.910033 -0.414576 3.584032 0.530654 0.027731 0.124992 1.926970 0.331770 -1.854156 0.249175 0.970394 -0.011753 3.055601
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.739668 -0.052357 2.850133 0.390767 0.777346 0.684779 0.600277 -0.737341 1.083769 -0.548735 -0.979609 2.518332 -1.633350 -0.573484 -1.618972 0.615179 -2.654906 0.162928 -0.688852 -0.215390
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.755867 -1.522593 3.232495 -2.417396 0.659927 -1.280396 0.716360 -3.209840 1.620207 1.485636 -0.402850 2.687749 -0.615511 1.310066 0.270561 -0.075936 -2.004176 1.286623 -0.621937 2.255491
wb_dma_ch_sel/assign_112_valid -0.040516 -0.091465 0.550117 -1.950726 0.468607 -0.059769 -2.313698 -3.009897 -0.541104 2.987752 0.519709 0.825068 0.274530 3.525729 0.792184 0.265424 -0.710311 2.575152 -0.800888 1.655003
wb_dma_de/always_23/block_1/case_1/block_8 4.270899 1.075905 1.351698 1.404075 -2.047616 -0.031347 -1.882139 -1.512210 0.829808 2.950018 0.368505 3.404441 0.500765 -0.338887 -3.036033 3.596740 1.407524 1.512231 -0.650951 1.921733
wb_dma_de/always_23/block_1/case_1/block_9 4.494514 0.973345 1.309898 1.413079 -1.960115 -0.005263 -1.881851 -1.507650 0.914545 2.891943 0.420233 3.439681 0.377181 -0.376445 -3.071625 3.731225 1.140645 1.572717 -0.681786 1.840444
wb_dma_ch_rf/assign_28_this_ptr_set 1.480961 -3.000514 2.027886 2.845493 0.757655 1.468445 -0.509567 -0.854156 0.863289 1.336196 0.054660 1.022731 -0.983186 2.540432 -1.786982 2.175710 -1.903871 0.489971 -2.007509 -1.125897
wb_dma_ch_rf/always_22 -0.833570 -0.047187 -0.975594 -1.571643 1.305225 0.079573 0.591644 -0.694461 1.682647 1.337428 -0.292413 -1.364368 0.244957 0.723555 2.435966 2.312781 -0.562542 -0.754130 -0.199631 -0.818284
wb_dma_de/always_23/block_1/case_1/block_1 -1.109320 0.153563 2.418823 0.195773 2.485632 1.148802 0.996481 -2.347906 0.195329 -1.409290 -0.500570 -3.662362 -0.799864 -0.179471 1.228977 2.990010 4.576092 -0.698180 -1.757422 1.282625
wb_dma_de/always_23/block_1/case_1/block_2 -2.695384 0.908955 1.623790 1.668943 -2.661817 1.840132 1.290222 -1.025505 -3.060850 -1.764989 -1.345100 -1.360164 -0.431213 2.421430 -1.289824 -2.495069 1.552033 -3.577705 -1.417667 0.028294
wb_dma_de/always_23/block_1/case_1/block_3 -1.045806 -0.753873 1.808377 -3.037686 1.684521 -0.305931 0.608260 -2.563137 -0.834794 -2.524622 -0.607442 -2.836843 1.055726 -4.306973 4.386651 0.569037 -0.448881 1.029073 -3.739106 0.033901
wb_dma_de/always_23/block_1/case_1/block_4 -1.259958 -1.448288 2.104648 -3.061945 2.135341 0.115398 1.304124 -2.750449 -0.941318 -3.153328 -0.436880 -2.173001 1.370887 -3.337617 4.789044 2.506711 -1.315239 2.389959 -4.634166 -0.868334
wb_dma_ch_rf/always_27 0.335762 2.636751 2.161975 -1.010802 -1.287298 2.628452 -2.154952 -1.953016 -1.646246 -0.681841 -1.100350 1.951802 0.291363 0.559630 -1.247808 0.338551 2.106360 0.112848 -1.861922 1.687670
wb_dma_de/always_23/block_1/case_1/block_7 4.648154 0.136687 -0.484729 4.997601 0.443002 2.016321 -1.102803 -0.658540 1.750697 3.005703 0.783149 0.710623 -0.372832 3.045735 -3.868571 4.527626 4.247542 -0.154850 -1.549340 2.807234
wb_dma/assign_4_dma_rest -0.258254 -1.945969 0.640358 2.154649 0.163646 1.290273 0.172031 0.354330 -0.200145 0.080714 -0.674322 -0.492234 -0.546099 2.072366 -0.153580 1.087755 -0.269119 -1.334303 -1.372849 -1.628546
wb_dma_ch_rf/always_23/if_1 0.111037 0.165244 -0.149447 1.613043 -0.143595 0.199012 -0.148100 0.638691 0.147805 -0.902256 1.381542 -2.704706 -0.038674 -2.932675 -1.922071 -4.298978 0.445352 -0.963908 1.072505 1.263753
wb_dma_ch_sel/reg_ndr_r 2.036405 -1.603199 -0.635482 -2.948591 2.273784 -0.068864 -0.212301 -3.732319 -0.046097 -0.753171 2.516723 -0.897493 -1.006469 1.256624 1.142699 -1.076699 -3.057790 3.204968 -1.488122 2.330884
wb_dma_de/assign_66_dma_done/expr_1 -0.213205 2.024553 2.376472 -1.085709 -0.830657 2.935706 -1.715713 -2.104822 -1.707501 -1.192078 -1.126840 2.837793 0.157010 1.985388 -0.827555 2.505049 0.991380 1.558674 -2.512721 0.282270
wb_dma_ch_sel/reg_req_r 3.812359 -0.831094 1.872278 3.286468 -1.894243 1.137105 -1.624397 -1.114605 0.592705 2.813277 -0.299532 2.805859 -0.056085 1.550016 -3.024435 4.412326 1.002243 0.125583 -1.865394 0.243144
wb_dma_ch_rf/reg_pointer_r -1.140994 0.286230 -2.346515 5.162895 2.572394 1.816904 0.185102 3.957003 -3.045644 -1.502892 -1.600581 -1.536573 0.287828 1.098679 -0.617351 -0.036758 3.037223 -0.852543 -2.905726 -0.933047
wb_dma_ch_sel/assign_105_valid 0.234777 -0.104927 0.613315 -2.107066 0.551381 -0.019474 -2.335398 -3.201864 -0.462677 3.008064 0.610877 0.879849 0.079650 3.451176 0.762022 0.390412 -0.991512 2.663800 -0.798622 1.670994
wb_dma_ch_pri_enc/wire_pri5_out 0.571518 0.011879 2.885030 0.463349 0.745964 0.703094 0.666361 -0.663343 1.024799 -0.544580 -1.167794 2.457270 -1.534276 -0.598119 -1.497108 0.575360 -2.458475 0.010399 -0.820184 -0.150207
wb_dma_ch_sel/always_39/case_1 2.042335 -1.528299 -0.555854 -3.171494 2.186267 -0.204328 -0.288445 -3.861973 0.066857 -0.545141 2.483885 -0.898832 -1.007445 1.199843 1.234847 -1.066755 -3.114417 3.205190 -1.312795 2.337186
wb_dma_ch_sel/always_6 4.299674 0.993483 1.349867 1.339317 -2.022009 -0.065056 -1.860937 -1.485941 0.936345 2.957492 0.384019 3.438905 0.485319 -0.414143 -3.012982 3.645312 1.259267 1.563762 -0.593729 1.832675
wb_dma_ch_sel/always_7 4.700823 -0.070463 -0.268032 1.639697 0.512648 0.707536 -0.703745 -0.769390 0.784196 0.645524 0.813857 1.232243 -0.844329 -1.043456 -1.607539 3.722903 -0.739111 1.122021 -1.563482 0.465440
wb_dma_ch_sel/always_4 0.826875 4.514116 1.720684 -2.870514 -1.379916 1.569708 -2.438808 -2.424435 -1.456828 -0.685712 -0.534131 2.718638 0.760192 -1.341716 -1.293735 -0.464349 2.245362 1.528669 -0.884832 3.365385
wb_dma_ch_sel/always_5 -0.595726 4.870158 2.190502 -2.015515 -0.339558 1.872361 -0.925235 -1.682356 -2.391375 -2.566450 -1.131215 2.581930 -1.254521 0.360470 -1.487618 2.192765 2.982207 1.308260 0.068176 1.247792
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -4.096943 -0.992301 2.004701 0.592505 -3.117336 1.660637 1.050614 -0.889436 -2.990188 -1.384455 -0.896118 -0.962439 3.911726 1.270823 0.728461 -2.855424 0.997631 -0.476589 -3.657502 0.112754
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 2.302384 -1.599696 0.563857 -4.136750 -1.238733 -2.841044 0.946437 -2.874426 0.147839 1.742748 0.788282 -1.237588 1.944577 -1.477709 3.054927 -2.246666 1.573049 -1.225459 0.248692 4.123001
wb_dma_ch_sel/always_1 3.858244 -0.951818 1.955124 3.371395 -1.808788 1.245065 -1.606756 -1.130136 0.621790 2.809953 -0.203737 2.881470 -0.135254 1.677408 -3.227312 4.474671 0.811909 0.273520 -1.911298 0.187095
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.250483 -1.154074 1.555624 0.827891 0.749902 0.233210 -0.802697 -1.412067 1.305741 1.491655 0.879320 1.783952 -0.608157 0.481776 -1.902249 1.499871 -1.941614 2.132900 -0.665528 0.576994
wb_dma_ch_sel/always_8 1.684562 -3.129043 1.967649 2.971299 0.886405 1.491039 -0.482971 -0.855802 0.930072 1.263507 0.278035 1.066957 -1.071928 2.562731 -1.950278 2.316204 -2.134387 0.691192 -2.013679 -1.169245
wb_dma_ch_sel/always_9 2.205067 -1.168009 1.448209 0.743777 0.753712 0.227717 -0.780663 -1.420204 1.246270 1.397400 0.958579 1.686150 -0.599399 0.539140 -1.811735 1.432406 -1.903187 2.126222 -0.606554 0.561000
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.806714 -0.139709 2.953949 0.500416 0.781827 0.657804 0.600938 -0.760359 1.146948 -0.433686 -0.982782 2.612641 -1.605901 -0.551176 -1.656187 0.678705 -2.674003 0.199899 -0.743284 -0.174048
wb_dma/wire_ch1_adr1 -0.520519 -0.700854 -0.055443 1.741750 0.439728 0.540500 0.540213 0.620263 0.089246 -1.678320 1.533171 -1.852560 -0.088867 -1.364994 -1.616771 -2.013044 -0.681822 0.671005 0.249561 -0.258399
wb_dma_ch_rf/wire_ch_txsz 0.058177 5.192474 -0.145126 2.416231 0.448297 3.772873 -2.714827 -0.534079 -2.426759 -2.650423 -0.099220 -0.729099 -1.233561 -4.498220 -2.680350 -2.647557 -0.932113 0.032186 -2.849123 0.859839
wb_dma_ch_sel/assign_99_valid -2.638056 -0.036930 -0.823287 0.586606 1.760543 -0.187941 -0.278682 -0.668313 -0.420984 0.737840 1.643074 -1.622380 4.529930 0.897474 0.268461 -2.356295 5.362973 4.111859 -2.122763 4.982723
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.116945 0.114618 -0.153959 1.529925 -0.180378 0.082107 -0.138713 0.629643 0.200355 -0.755088 1.311360 -2.506409 0.013846 -2.801874 -1.829474 -4.188231 0.498674 -1.019634 1.059268 1.318084
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.729506 -1.485872 -0.020539 1.009745 -1.252046 0.606480 2.352371 -0.888065 0.307233 -0.724442 0.027940 -3.073965 5.010616 -0.742177 2.296110 -0.034440 3.369541 -0.360564 -4.477716 2.455620
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.649463 3.710505 2.995602 -2.061474 -2.049742 -0.849068 -2.320481 -0.699962 0.231823 4.219999 -3.566896 1.089123 -0.422027 -1.206845 0.923222 -1.834356 1.000898 -3.801281 2.286518 0.924058
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.980411 -2.447564 -0.112576 3.990945 0.992081 -0.015130 0.488088 1.018625 0.289786 -0.323965 1.685766 0.655968 0.211848 -0.337800 -3.301811 -2.334813 -1.995565 2.184757 -1.298839 0.657924
wb_dma/wire_ch2_txsz 4.749574 -0.068609 -0.312277 1.706073 0.521698 0.771927 -0.664206 -0.701956 0.745955 0.612740 0.827971 1.233697 -0.820426 -1.037628 -1.662363 3.778562 -0.722261 1.117539 -1.599208 0.464297
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -1.124067 -1.215530 2.117187 -3.163200 2.020733 0.033908 1.153069 -2.815771 -0.873571 -3.086563 -0.452350 -1.922102 0.870481 -3.226355 4.461756 2.374904 -1.617808 2.314652 -4.206915 -1.008024
wb_dma_de/always_23/block_1 -2.412161 0.013189 2.455674 0.533384 -0.553747 1.957923 1.118507 -3.166462 -0.600165 -1.402606 -0.179116 -4.318386 -0.146820 1.437593 0.285918 0.387469 3.245608 -2.234891 -1.993003 0.741977
wb_dma_ch_rf/always_22/if_1 -0.819241 -0.033357 -1.017863 -1.656230 1.362239 0.109415 0.614013 -0.765876 1.735779 1.366417 -0.239826 -1.417490 0.315648 0.723874 2.483606 2.333417 -0.578885 -0.786723 -0.227020 -0.764544
wb_dma_de/wire_mast1_dout 4.397748 0.566483 -1.230195 0.816193 0.396957 0.019131 -0.293113 0.194858 0.956349 0.599119 -0.685307 -1.080237 -0.730550 -4.194771 1.648110 4.863577 0.008770 -1.934705 -1.744033 -1.053096
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.134805 -0.185067 -2.058283 2.145087 0.200832 0.474080 -0.061528 1.912484 -0.515470 -0.432308 -0.471195 -0.331300 1.081623 -0.090247 -0.475767 -0.749152 1.282574 -0.728326 -1.860255 -0.315273
wb_dma_de/always_8/stmt_1 -1.080244 1.669207 1.368958 -1.963641 1.973631 1.730391 -0.972565 -2.309921 -1.467601 -1.056774 -1.167352 0.221212 -1.735966 0.799608 1.329438 -1.092849 -2.871533 0.742927 -2.064632 0.413731
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.263049 -0.249837 -2.212453 2.382739 0.237670 0.557192 -0.141812 2.103233 -0.676656 -0.462775 -0.487693 -0.395290 1.346797 -0.175000 -0.521776 -0.872543 1.618825 -0.671558 -2.130001 -0.227371
wb_dma_ch_rf/wire_ch_done_we 1.375078 1.850479 0.346826 -1.395428 0.251279 0.730570 -0.697203 -1.776170 -0.852080 0.454254 -1.375123 1.404993 -1.144349 0.796390 1.025251 1.990784 -0.619703 -0.263781 -1.577930 0.698987
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.067463 -1.482892 0.458421 -2.956472 -0.078734 -1.974986 0.083144 -2.587060 0.521531 2.051140 0.591514 0.289373 0.960151 1.969834 1.885580 -0.633993 0.604562 1.236177 0.003538 2.528622
wb_dma_wb_slv/wire_wb_ack_o 1.053190 1.046103 -1.581495 2.931025 -1.091768 1.102163 0.556548 0.992063 -1.447603 -1.515017 -1.598884 -0.423048 -1.731666 1.032121 -0.745238 -1.061374 1.170007 -2.197693 -2.346564 1.539455
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.091706 -2.515661 -0.081480 3.868699 1.067111 -0.016214 0.436401 0.886085 0.340066 -0.280403 1.836749 0.641361 0.122271 -0.325308 -3.334597 -2.349544 -2.239994 2.336915 -1.222205 0.736400
wb_dma_de/reg_ld_desc_sel -6.123732 -1.037976 -1.135348 -2.164301 1.366985 0.032097 -0.722266 -3.624464 -2.567928 -1.649259 0.292991 -3.087937 -1.497540 5.805645 2.811985 -2.370960 -2.004398 2.951963 -2.507510 -0.916223
wb_dma_wb_mast/assign_2_mast_pt_out 1.092034 0.991896 -1.712710 2.975131 -1.140336 1.066676 0.524128 1.035431 -1.419921 -1.476524 -1.604524 -0.431330 -1.774902 1.120937 -0.803730 -1.137089 1.192003 -2.175974 -2.255858 1.624165
wb_dma_de/assign_83_wr_ack 1.407668 2.703469 -0.040149 -1.208310 1.751179 2.180339 -0.729640 -1.894279 -1.859016 -1.838152 -1.363933 -0.070271 -1.930446 -0.727939 1.554071 1.177052 -1.793487 -0.220423 -3.088031 0.464124
wb_dma/wire_dma_done_all 2.970639 1.617489 -1.607306 -0.858497 1.734803 1.743013 -2.174317 -2.520954 -1.772180 0.037256 0.660583 -0.890808 -0.977032 0.380869 1.253467 2.022310 -1.138129 1.832541 -3.011897 1.222615
assert_wb_dma_rf/input_ch0_am1 -0.454047 0.066269 -0.837988 1.074319 -0.663769 0.530710 -0.363195 1.511880 -1.390428 -1.615673 -1.005705 2.062643 0.440976 -0.087321 -0.656357 -1.115017 1.129119 -0.422177 -1.645578 0.024805
wb_dma_ch_arb/reg_state 2.830927 -5.524115 2.331324 1.098005 -0.788496 -0.985962 4.055598 -1.103665 -0.282259 -2.690519 1.827083 0.711396 2.826302 -1.988111 -1.244837 -1.791905 1.106280 0.315114 -3.392606 2.903790
wb_dma_ch_sel/input_ch0_csr -0.964574 0.926263 1.838922 -1.139573 0.816471 1.554686 -1.019716 1.105116 -3.217761 -0.618366 -3.268860 0.238735 0.755644 0.050321 3.441648 2.299646 3.065228 -1.708193 -1.682745 -0.760517
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 4.273639 0.995572 1.372849 1.334051 -1.974178 -0.085595 -1.877188 -1.492516 0.952879 3.008582 0.429504 3.443027 0.478695 -0.385990 -3.103744 3.593929 1.210608 1.625433 -0.505427 1.867123
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.817605 -0.850714 1.695705 -3.099541 1.647439 -0.364867 0.687133 -2.607812 -0.798032 -2.593002 -0.509682 -2.933601 0.949586 -4.381978 4.397900 0.425599 -0.601881 0.891428 -3.677754 0.148124
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.745625 0.646085 0.399712 -1.905452 -0.125415 -0.397729 -2.814833 -2.826925 -0.369500 3.637535 0.442243 0.043499 0.213016 1.833240 0.327886 -1.831717 0.288545 0.844575 0.023475 3.046875
wb_dma_wb_mast 1.447301 0.641853 -2.643178 4.341638 0.350835 1.452420 0.230866 0.955003 -1.351865 -0.839890 -2.341938 -2.277823 -2.231986 0.570964 0.345289 -1.376557 4.865535 -5.166502 -5.142534 3.977087
wb_dma_ch_sel/assign_124_valid 0.167925 -0.298293 0.604818 -1.834680 0.533545 -0.093167 -2.207143 -3.003572 -0.332764 3.052856 0.582250 0.982995 0.208029 3.498836 0.614786 0.403822 -0.842677 2.621962 -0.753595 1.634579
wb_dma_de/always_18/stmt_1 2.400141 1.834964 -2.263212 1.946374 1.881541 0.687228 -0.336029 0.098633 1.558559 1.366427 1.044425 -2.489324 -0.527269 0.067797 -1.666778 -1.267021 4.497726 -1.775877 0.890625 4.509654
wb_dma_ch_rf/wire_ch_csr_dewe 5.603709 -2.953925 0.584927 1.223648 2.305049 0.912038 -0.634022 -2.781265 1.104823 1.446032 0.020123 -1.133284 -1.547331 -1.053944 1.909035 5.041977 -2.346156 -0.332475 -4.772187 -0.074164
wb_dma_ch_pri_enc/input_pri2 2.287056 -1.208922 1.485088 0.792039 0.785522 0.261284 -0.808035 -1.393077 1.291836 1.419225 0.982657 1.744452 -0.648203 0.542770 -1.911252 1.470759 -2.019258 2.151833 -0.618411 0.529323
wb_dma_ch_pri_enc/input_pri3 2.215803 -1.191492 1.395983 0.770711 0.794513 0.256106 -0.770438 -1.377981 1.252067 1.374169 0.952204 1.711498 -0.634450 0.544671 -1.865297 1.427914 -1.958334 2.140770 -0.614284 0.536236
wb_dma_ch_pri_enc/input_pri0 1.821870 -0.832060 -0.600219 -0.502739 0.798751 0.331989 -0.325833 -1.293434 0.428038 -0.405834 1.914674 0.278494 -1.131730 0.919157 -1.100779 0.275489 -2.410986 1.970354 0.099395 0.170865
wb_dma_ch_pri_enc/input_pri1 0.735742 -0.050125 2.886877 0.433297 0.784857 0.668035 0.592057 -0.748688 1.109643 -0.515655 -0.995096 2.575127 -1.674505 -0.569397 -1.655201 0.608829 -2.715342 0.139354 -0.632401 -0.276600
wb_dma_wb_if/input_slv_pt_in 0.931334 0.997501 -1.525526 2.825447 -1.126687 0.986022 0.554803 0.971549 -1.361536 -1.444980 -1.641288 -0.451418 -1.716226 1.014844 -0.666841 -1.076019 1.076830 -2.246146 -2.156705 1.399694
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.203925 -0.830798 0.535332 -0.484888 -1.535895 -1.554050 -0.030056 -0.155353 1.034516 2.446073 0.008387 1.482877 0.900128 1.596588 -0.352718 0.666013 1.213493 0.047678 1.531912 0.432581
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.724514 -1.539450 3.199222 -2.468582 0.781351 -1.201746 0.723643 -3.242996 1.584974 1.350342 -0.377472 2.626654 -0.658814 1.324331 0.319794 -0.119836 -2.111260 1.348127 -0.720267 2.243666
wb_dma/wire_de_adr1_we 0.628566 0.837680 -0.138267 0.040903 -0.599324 -0.317692 -0.612237 0.123764 0.061275 0.648499 -0.083533 -0.819824 0.032945 -1.615484 -0.426440 -2.297503 1.188509 -1.673429 0.758483 1.515378
wb_dma_ch_sel/assign_6_pri1 0.628332 -0.051678 2.907726 0.555416 0.767484 0.663633 0.635242 -0.619504 1.056132 -0.547279 -1.131357 2.477655 -1.521995 -0.591194 -1.553836 0.569184 -2.522005 0.053811 -0.763109 -0.204187
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.802828 -0.852930 -0.572472 -0.467597 0.800278 0.320084 -0.268893 -1.254876 0.411108 -0.379121 1.856208 0.272200 -1.128232 0.901839 -1.089498 0.305595 -2.418337 1.948539 0.087139 0.171273
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.265719 0.580311 -1.574565 -4.231368 0.764566 0.275254 -0.828236 -3.299014 -2.259538 -0.987978 1.766021 -3.317571 -0.053174 -1.225936 3.055873 -3.013448 -1.462075 0.109573 -1.084104 2.657407
wb_dma_rf/wire_csr -1.063461 1.663704 0.841217 0.826420 0.592335 0.509657 0.507824 0.486466 -1.228260 -1.159971 -1.136920 -0.657080 -1.957465 0.616857 -0.650860 0.696626 2.359179 -1.700242 1.109157 -0.233346
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.173790 -0.793002 0.567870 -0.523679 -1.535672 -1.532366 -0.030592 -0.150334 1.061455 2.409421 -0.027302 1.506163 0.911789 1.624053 -0.366706 0.688584 1.207866 0.021311 1.521744 0.412869
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.856691 2.111153 2.757827 1.125801 -2.035087 0.454206 -0.494172 -0.787742 0.743011 1.047402 -1.554156 4.279968 -0.487542 -1.465316 -2.910294 2.848908 0.604935 -0.398029 -0.679199 1.142045
wb_dma_ch_sel/always_37/if_1 -4.124603 -1.672525 1.862272 0.736681 -3.058640 1.530982 1.509900 -0.639349 -3.044611 -1.585857 -0.730355 -0.094896 4.140246 2.256568 0.954027 -1.174732 0.257611 0.754294 -3.926706 -0.972735
wb_dma_de/always_6/if_1/cond 3.549749 4.571076 0.339679 -0.901100 -0.615638 1.801122 -4.517633 -2.838352 -1.379744 2.429353 -0.241150 0.425745 -1.093924 -1.626983 -0.442664 2.330925 -0.821147 1.181749 -1.156452 1.152526
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.933040 -0.763821 1.962948 -3.063818 1.746842 -0.298582 0.462716 -2.624051 -0.749118 -2.499658 -0.546462 -2.752469 1.002337 -4.411253 4.365409 0.601632 -0.695195 1.259845 -3.723319 0.101425
wb_dma_ch_rf/always_8/stmt_1 -3.797803 1.362174 0.058936 1.200025 -3.599746 2.907246 -0.413004 -1.067232 -4.002827 -1.137553 -1.094312 -1.697453 1.245871 3.244091 -0.364714 -3.739480 -0.066597 -2.552294 -2.769143 -0.784007
wb_dma_ch_sel/assign_108_valid 0.162280 -0.206309 0.526335 -2.054564 0.574490 -0.063595 -2.259911 -3.131968 -0.479819 2.985231 0.634664 0.847247 0.183618 3.538330 0.812619 0.318398 -0.903771 2.674752 -0.838966 1.686007
wb_dma_ch_pri_enc/wire_pri9_out 0.725264 -0.040652 2.924572 0.416690 0.799492 0.659164 0.656502 -0.711613 1.103911 -0.499472 -1.076113 2.556443 -1.562132 -0.595316 -1.535849 0.648691 -2.577205 0.144587 -0.758073 -0.182684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.634438 -2.083077 -0.026397 2.439722 0.649128 -0.620776 0.015997 0.457077 0.479523 1.291079 0.508287 2.524085 0.242255 0.986369 -2.093935 -0.356423 -1.720476 1.805323 -1.401940 0.820904
wb_dma_ch_sel/wire_pri2 2.239792 -1.179447 1.480013 0.775857 0.782028 0.243353 -0.784069 -1.380729 1.309456 1.386847 0.978948 1.756660 -0.640796 0.534376 -1.910736 1.478897 -1.981553 2.161057 -0.584301 0.525357
wb_dma_ch_sel/wire_pri3 2.181029 -1.165851 1.499017 0.820766 0.747088 0.253426 -0.760574 -1.392939 1.294098 1.409348 0.921136 1.704197 -0.606818 0.549276 -1.864322 1.480631 -1.900415 2.093481 -0.655768 0.552473
wb_dma_ch_sel/wire_pri0 2.044349 -1.546273 -0.561097 -3.038854 2.196367 -0.154263 -0.230626 -3.828099 -0.022106 -0.655448 2.478794 -0.921743 -0.982496 1.211069 1.213399 -1.029669 -3.010126 3.144969 -1.441401 2.368767
wb_dma_ch_sel/wire_pri1 0.799356 -0.068484 3.028998 0.449437 0.757593 0.645730 0.549207 -0.790316 1.160925 -0.413037 -1.001252 2.626552 -1.646397 -0.600860 -1.657143 0.708514 -2.756964 0.210464 -0.690321 -0.208835
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.335437 0.651580 0.047708 -1.781060 1.995929 1.338932 -2.374849 -3.122308 -1.414982 0.805287 0.652198 -0.624039 -0.721965 1.910028 1.233776 -0.355621 -2.192487 2.662272 -2.149576 1.293677
wb_dma_rf/input_ptr_set 2.231313 -1.163947 1.544712 0.790830 0.798791 0.225353 -0.805322 -1.411911 1.328928 1.407284 0.958664 1.763639 -0.672177 0.506971 -1.892308 1.472843 -2.033722 2.141648 -0.621342 0.532105
wb_dma_rf/always_2/if_1/if_1 -3.054982 0.237830 3.524095 1.347741 -0.308194 1.121266 -2.157537 -1.585412 -1.935757 1.789437 -3.600377 1.132225 -2.343056 4.216595 -0.321634 -1.299630 0.108216 -2.587215 -1.670257 -1.247665
wb_dma_de/assign_77_read_hold -1.495145 1.108519 1.406421 -0.318645 0.011248 0.414383 1.388950 0.672895 -0.144963 -1.915118 -1.990425 0.795290 -0.992233 -1.095038 0.259327 -0.844090 -0.727832 -2.006760 -0.081614 -0.789438
wb_dma_pri_enc_sub/input_valid -1.476403 1.099015 1.486212 -0.341536 0.030311 0.421032 1.414090 0.644996 -0.148900 -1.896417 -2.012270 0.854126 -1.014877 -1.138780 0.278997 -0.823662 -0.698017 -2.007595 -0.093552 -0.754020
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.576777 -0.009971 2.795503 0.474137 0.750992 0.701349 0.636957 -0.630918 0.988503 -0.595973 -1.074791 2.428351 -1.556100 -0.587047 -1.525219 0.557069 -2.518599 0.031679 -0.703778 -0.245963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.636500 -2.482882 -0.346673 -4.524603 1.487558 -0.963705 1.330744 -4.188581 -0.298009 -1.451221 2.856994 -1.610182 0.006463 -0.739262 2.876017 -0.484789 -3.204132 2.340354 -1.547943 2.409635
wb_dma_ch_rf/always_27/stmt_1 0.536179 2.636928 2.308731 -1.251947 -1.265946 2.531999 -2.216032 -2.150138 -1.433562 -0.593277 -0.937525 2.121070 0.081047 0.530432 -1.405051 0.296066 1.642535 0.284915 -1.585696 1.706856
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.830504 -0.229349 -2.702572 3.933907 -1.448258 0.472768 5.182417 2.233345 -5.549991 -5.270668 -3.617479 -2.572910 1.057530 -1.465839 3.682053 -1.292272 4.404475 -6.987410 -5.484110 0.752070
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 4.275000 0.891197 1.372433 1.476664 -1.970402 -0.081064 -1.827248 -1.422840 0.938866 2.948260 0.391022 3.407902 0.462801 -0.317845 -3.085038 3.638416 1.277657 1.536824 -0.592711 1.821385
wb_dma_ch_sel/wire_valid -2.119832 -0.445130 1.410684 1.067820 0.765231 1.491776 4.727432 -1.079758 -0.488151 -2.926576 0.567937 -2.780732 1.280555 2.412695 -0.270635 0.606964 5.044075 -0.934591 -1.081788 3.331010
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.496820 1.070584 1.504919 -0.362758 0.026115 0.431413 1.402311 0.615316 -0.118207 -1.901397 -1.973949 0.869975 -0.969548 -1.119032 0.266383 -0.856310 -0.722536 -1.977682 -0.067190 -0.752416
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.781270 -0.860089 -0.550537 -0.468310 0.790688 0.359108 -0.296053 -1.233363 0.438992 -0.372329 1.845142 0.306750 -1.085531 0.920623 -1.078380 0.291904 -2.365033 1.896893 0.056715 0.191290
wb_dma_de/wire_chunk_cnt_is_0_d -1.049124 1.613036 1.457152 -1.992563 2.046940 1.759486 -0.988762 -2.432200 -1.491233 -1.018754 -1.196998 0.247813 -1.637753 0.913600 1.381468 -1.063398 -2.840010 0.854055 -2.243643 0.558251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.608207 -2.147303 -0.033732 2.522450 0.619075 -0.598925 0.107142 0.503207 0.445665 1.232877 0.443336 2.566347 0.253404 0.995551 -2.107954 -0.356090 -1.649911 1.806618 -1.428622 0.788299
wb_dma_ch_sel/assign_109_valid 0.087383 -0.120035 0.543728 -2.065856 0.522319 -0.062612 -2.284923 -3.068920 -0.483079 2.966056 0.524506 0.813311 0.189791 3.452303 0.870081 0.305349 -0.805479 2.559302 -0.845773 1.665078
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.763501 -0.044794 2.795671 0.439645 0.821807 0.699094 0.604201 -0.731231 1.083574 -0.582291 -0.972663 2.504637 -1.669567 -0.550008 -1.631761 0.617272 -2.720014 0.170846 -0.680677 -0.226980
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.305501 0.708500 1.689502 -2.037788 -3.237164 -2.778596 -3.833770 -2.335338 0.939768 6.098679 -1.171807 0.748132 0.467225 -0.536398 0.173425 -4.294355 0.410280 -2.096222 1.901663 2.189284
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.333856 -1.788942 0.600577 -4.257743 -1.197653 -2.892326 1.069129 -2.983588 0.249581 1.720503 0.918686 -1.156166 1.975266 -1.411804 3.061039 -2.219668 1.436909 -1.022235 0.299332 4.064041
wb_dma_de/assign_75_mast1_dout 4.075561 0.536458 -1.125912 0.875439 0.291778 -0.008173 -0.211523 0.206290 0.863841 0.554479 -0.754900 -1.004099 -0.701444 -4.002594 1.576251 4.595617 0.029605 -1.935297 -1.724168 -1.070864
wb_dma/constraint_csr -2.088080 2.496428 -1.238289 0.014896 -0.230360 1.545949 -1.651370 0.737707 -2.145763 -0.222733 -0.907038 -1.006777 -0.201034 1.069499 0.766365 -0.404157 0.454432 -0.636963 -0.072438 -1.327910
wb_dma_ch_rf/always_5/if_1 -0.231354 -0.249093 -2.177392 2.416612 0.203838 0.526049 -0.156155 2.083639 -0.598456 -0.429880 -0.507248 -0.358548 1.394148 -0.198754 -0.561116 -0.885138 1.542784 -0.693037 -2.167813 -0.253947
wb_dma_ch_pri_enc/wire_pri21_out 0.748117 -0.055382 2.857428 0.561514 0.789090 0.737191 0.575365 -0.674376 1.059073 -0.555725 -1.003784 2.542458 -1.600281 -0.538528 -1.647452 0.632575 -2.650496 0.127911 -0.710561 -0.247218
wb_dma_ch_sel/assign_157_req_p0 0.640787 0.645895 0.388139 -1.787392 -0.075812 -0.329174 -2.733583 -2.771930 -0.456488 3.520696 0.376437 -0.032397 0.292369 1.848557 0.418226 -1.823107 0.457000 0.819883 -0.178719 3.010097
wb_dma_wb_mast/assign_1/expr_1 4.925285 1.147842 0.517774 -1.256052 -0.759989 -0.791309 1.950677 0.126930 0.657475 -1.223202 -2.100029 -1.556683 -0.663259 -8.109101 3.048402 2.071076 -0.082121 -5.744742 -1.205066 0.031939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.135355 -1.534225 0.446094 -2.921620 0.049223 -1.870492 0.096936 -2.633720 0.546921 1.952570 0.637344 0.282455 0.951593 1.987931 1.852669 -0.652065 0.518769 1.327773 -0.107414 2.558744
wb_dma_de/reg_mast1_adr -0.527426 -2.356627 1.012158 -2.298974 -3.173475 -1.445598 3.151048 -1.535455 -0.802839 -2.956321 1.387174 2.358063 1.923982 1.543442 -0.995500 0.519187 1.908132 1.000587 -0.143945 0.384949
wb_dma_ch_pri_enc/wire_pri17_out 0.714571 -0.060917 2.942370 0.398302 0.789182 0.712338 0.674959 -0.724946 1.116870 -0.627581 -1.067475 2.553159 -1.659645 -0.616886 -1.605709 0.597910 -2.711294 0.125667 -0.720309 -0.234740
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.785298 0.591298 0.366751 -1.943258 0.019617 -0.307488 -2.822520 -2.942817 -0.368825 3.487342 0.558777 0.048099 0.139079 1.903602 0.324848 -1.750990 0.138511 1.015691 -0.024119 3.017077
wb_dma_ch_sel/input_ch2_csr 0.270734 1.745392 -1.140178 0.310679 1.986418 2.557180 -1.052449 2.355702 -1.137995 0.678192 -1.872223 -0.185692 2.803645 0.367150 2.738768 2.268704 4.684450 -0.800074 -1.945634 1.536105
wb_dma_ch_rf/assign_13_ch_txsz_we 2.136171 2.553653 -0.312905 1.011825 0.944440 2.652605 -2.812719 -2.328686 -2.226330 -1.036396 1.563202 -1.784405 -0.366007 -1.843823 -1.315426 -0.556311 -0.729138 2.738062 -2.978185 1.923515
wb_dma_ch_sel/assign_130_req_p0 2.074922 0.598314 -1.796379 -4.164763 0.809725 0.379263 -0.741239 -3.134854 -2.498719 -1.248861 1.734380 -3.340420 -0.080466 -0.959435 3.161694 -2.930979 -1.508899 0.094696 -1.169059 2.422488
wb_dma_ch_arb/always_1/if_1/stmt_2 2.865271 -5.259266 2.333389 0.837621 -0.843552 -0.956319 3.973101 -1.187224 -0.433705 -2.730122 1.824579 0.643048 2.845587 -2.063398 -1.184227 -1.913158 1.261543 0.249502 -3.272546 3.098408
wb_dma_ch_sel/assign_106_valid 0.139138 -0.109522 0.633324 -2.166292 0.519139 -0.127066 -2.289520 -3.185623 -0.400554 3.072561 0.516399 0.839663 0.124792 3.408483 0.876357 0.316043 -0.929989 2.554398 -0.749350 1.643179
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.102614 2.522393 -1.257236 0.056522 -0.222679 1.573039 -1.626312 0.782549 -2.161239 -0.234986 -0.979578 -1.044237 -0.201695 1.096386 0.722610 -0.395992 0.447404 -0.681517 -0.077932 -1.390898
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.757291 -0.833977 -0.590793 -0.444313 0.765002 0.327232 -0.280619 -1.207721 0.423878 -0.415693 1.823310 0.262350 -1.123923 0.931372 -1.049166 0.249984 -2.368273 1.877618 0.119224 0.142248
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.806293 -1.562893 3.219487 -2.465333 0.748823 -1.201385 0.693470 -3.249774 1.591973 1.405268 -0.364343 2.734895 -0.655883 1.373315 0.249660 0.000623 -2.064049 1.421765 -0.744810 2.283305
wb_dma_ch_rf/always_11/if_1/if_1 0.645531 -0.532464 0.660219 -3.278423 2.294007 0.322439 1.155644 -3.099801 -0.147174 -2.651775 0.702989 -0.135395 -2.059286 0.173964 1.347136 -1.809935 -3.877045 1.336395 -1.408571 1.507551
wb_dma_wb_if/wire_slv_adr -3.715925 1.973969 4.104139 2.450158 -1.992086 0.055499 -0.552230 1.549866 -3.439857 1.116865 -5.522467 -0.763570 2.615869 -3.622725 2.728559 -1.737819 3.864767 -3.969293 -2.963485 0.185342
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.916132 -0.057945 -1.012121 -1.690600 1.352190 0.034506 0.602532 -0.685453 1.768642 1.404398 -0.243744 -1.386392 0.284955 0.756431 2.568483 2.406549 -0.584394 -0.725948 -0.139343 -0.882061
wb_dma_ch_sel/input_ch1_csr 0.402500 1.482562 -1.240953 0.470132 1.959065 2.607517 -0.897831 2.467467 -1.194868 0.429586 -1.805205 -0.078092 2.931195 0.513202 2.667573 2.400843 4.702914 -0.702480 -2.112037 1.505954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.387402 1.090907 1.456633 -0.366786 0.033608 0.412170 1.369719 0.616933 -0.083499 -1.887474 -1.937130 0.863143 -1.099240 -1.090170 0.195666 -0.764445 -0.865338 -1.908899 0.023609 -0.822270
wb_dma/wire_pt1_sel_i 5.817621 -0.608361 -0.862201 -0.944537 -0.340719 -0.988503 1.258731 -0.472491 0.652443 -0.072156 -0.150633 -1.671162 0.371006 -5.720732 3.268505 4.932000 -0.239095 -2.486578 -1.788117 -0.707247
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.871702 0.311467 0.665198 -1.993648 -0.082052 0.510636 -0.061021 -0.407139 0.146244 -1.915745 1.293708 1.631003 1.276998 0.224958 -0.909960 0.449055 0.702920 3.049142 0.568533 0.312617
wb_dma/wire_pt1_sel_o -1.100799 0.294230 -0.675179 2.070958 1.979990 1.952319 2.386127 1.715645 -3.881373 -3.712259 -1.862618 1.682492 0.802508 -0.095479 0.360608 -1.316994 2.408517 -2.875475 -2.985555 0.001682
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.990253 -1.521365 -0.642005 -2.945157 2.249118 -0.068641 -0.170019 -3.720625 -0.071139 -0.771403 2.494512 -0.947486 -0.972908 1.220361 1.163640 -1.018037 -2.991760 3.161478 -1.477994 2.287676
wb_dma_ch_pri_enc/inst_u16 0.662611 -0.060138 2.906081 0.409648 0.768078 0.678407 0.631909 -0.737448 1.090021 -0.516157 -1.053138 2.523858 -1.606219 -0.601385 -1.580477 0.605820 -2.664189 0.124331 -0.666707 -0.225637
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.703588 -0.065352 2.910519 0.439644 0.771654 0.651893 0.570863 -0.717468 1.142020 -0.422968 -1.045813 2.545044 -1.569372 -0.603621 -1.591145 0.655537 -2.585537 0.135307 -0.665624 -0.160800
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.102918 0.076840 -0.131177 1.747608 -0.112311 0.246362 -0.096609 0.663863 0.121775 -0.957027 1.354361 -2.643163 -0.050096 -2.884805 -1.902761 -4.140732 0.501113 -1.003843 0.928170 1.215157
wb_dma_ch_sel/always_48/case_1 2.765383 -5.482482 2.476057 0.911570 -0.924814 -1.055214 4.090284 -1.036454 -0.183363 -2.581036 1.745054 0.795297 2.844677 -2.063343 -1.266191 -1.855468 1.107696 0.169751 -3.097546 2.850167
wb_dma_ch_sel/input_ch7_csr -0.751792 0.075449 -1.937951 2.463538 1.917641 1.893160 0.658681 2.565240 -1.846959 -0.946535 -1.242671 -0.844635 2.566061 0.571788 1.450069 0.212211 4.194993 -0.848601 -3.444832 1.563346
assert_wb_dma_rf/input_ch0_txsz -0.672852 1.933108 -0.931581 2.181691 -0.226402 1.440508 -1.551781 0.897755 -0.747721 -0.316349 -0.104988 0.469280 0.045338 -1.618230 -1.804112 -1.424914 0.555364 -0.639952 -0.920197 -0.043608
assert_wb_dma_rf -1.087438 1.916033 -1.528714 2.872196 -0.880697 1.949529 -1.772395 1.997801 -2.044109 -1.818884 -1.021063 2.266752 0.549311 -1.768230 -2.104475 -2.381438 1.519666 -1.013716 -2.639229 0.124185
wb_dma_ch_rf/reg_ch_am0_r -0.939623 -0.069864 -0.997318 -1.647131 1.336227 0.081898 0.647824 -0.746601 1.753257 1.383211 -0.274373 -1.427088 0.329919 0.804834 2.500877 2.401289 -0.529967 -0.774490 -0.257750 -0.824447
wb_dma_ch_rf/always_4/if_1 -1.022578 0.250850 -2.294696 5.303982 2.619371 1.844456 0.047499 3.973195 -2.920875 -1.363770 -1.589167 -1.499606 0.246273 0.981082 -0.779793 0.153428 3.050010 -0.750577 -2.911721 -1.027493
wb_dma_de/always_4/if_1/if_1/stmt_1 0.298002 0.589937 0.011345 -1.692878 2.006727 1.371879 -2.286371 -3.000103 -1.393761 0.739457 0.707656 -0.591608 -0.655120 1.923285 1.181151 -0.348123 -2.078724 2.696579 -2.225830 1.330131
wb_dma_de/always_14/stmt_1/expr_1 0.759965 -1.397278 3.326323 -2.407663 0.708027 -1.194771 0.647829 -3.219397 1.545000 1.462848 -0.498356 2.728421 -0.671407 1.229783 0.271253 0.001733 -2.032529 1.232332 -0.743733 2.262082
wb_dma_de/wire_use_ed -0.353129 -4.716433 3.513360 -1.554991 4.420187 -0.593593 -1.889907 -3.443237 1.799604 4.264102 -1.595711 -2.023423 0.784025 0.739822 6.466879 4.219395 -2.877419 2.666651 -4.700383 -0.738854
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.653440 0.947122 1.717990 1.712358 -2.580013 1.919377 1.256656 -1.155852 -3.107187 -1.835366 -1.351036 -1.301775 -0.515134 2.433717 -1.387830 -2.500137 1.570296 -3.502901 -1.559280 0.128932
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.647117 -0.003706 2.914797 0.468979 0.750461 0.704989 0.674273 -0.640114 1.098593 -0.589048 -1.122860 2.538903 -1.640735 -0.625378 -1.621333 0.578502 -2.622430 0.007510 -0.696265 -0.274743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.085027 -1.438687 0.475104 -2.937224 -0.042581 -1.907469 0.083550 -2.597772 0.520245 2.029581 0.626187 0.315328 0.934555 1.976196 1.845562 -0.633755 0.548866 1.230511 -0.008977 2.512764
wb_dma_ch_sel/always_7/stmt_1/expr_1 4.665977 -0.073640 -0.318000 1.703325 0.513080 0.754022 -0.675435 -0.772378 0.731954 0.603990 0.798926 1.215391 -0.761340 -1.006623 -1.585428 3.697910 -0.718632 1.124510 -1.655468 0.464637
wb_dma_ch_sel/input_nd_i 2.042662 -1.533399 -0.576744 -3.105876 2.272021 -0.155031 -0.231661 -3.826689 0.015678 -0.699392 2.481969 -0.878838 -1.047184 1.199427 1.218966 -1.043145 -3.128890 3.203610 -1.366916 2.330698
assert_wb_dma_ch_sel/input_req_i 1.783594 -0.839682 -0.617609 -0.442439 0.791039 0.393380 -0.302979 -1.255012 0.378231 -0.452129 1.828508 0.280816 -1.115031 0.931755 -1.100360 0.268078 -2.366163 1.908548 0.036423 0.155416
wb_dma_ch_rf/reg_ch_rl -2.241424 1.630587 -0.677869 -0.453889 -1.785234 -0.007999 -1.579276 0.614371 -1.103818 2.175916 -0.944436 0.515483 0.690759 2.707755 0.378571 0.312964 1.701894 -0.637910 1.437438 -0.895822
wb_dma_de/reg_paused -0.958459 1.641587 0.787555 0.744782 0.658143 0.454359 0.468608 0.436214 -1.188034 -1.096895 -1.072269 -0.675451 -2.018650 0.628193 -0.581086 0.744172 2.262447 -1.643215 1.159696 -0.259531
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.441610 2.719016 -0.283708 -1.119718 1.759059 2.194145 -0.869654 -1.814663 -1.929188 -1.763957 -1.304993 -0.161017 -1.930501 -0.654260 1.523337 1.218814 -1.720931 -0.102930 -3.091866 0.451045
wb_dma_wb_if/wire_mast_drdy 4.348352 0.654646 -0.908432 0.549948 2.561095 0.064019 1.151496 -1.920393 2.466501 1.147000 0.566714 0.505672 -1.390598 1.297635 -0.880365 2.607579 2.448772 -0.075080 -0.939109 4.607305
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.545360 -1.553005 0.013240 -0.915536 -0.774000 -1.107039 -0.304044 -1.349389 1.392542 1.930395 1.759730 1.754064 -0.246840 2.456975 -1.379823 0.954439 -1.134488 1.856940 1.529827 0.548215
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 4.780819 -0.089905 -0.317355 1.638343 0.599664 0.781191 -0.698799 -0.840333 0.740595 0.564218 0.906769 1.229952 -0.927585 -0.993606 -1.706626 3.741307 -0.915185 1.226423 -1.614194 0.460326
wb_dma_ch_sel/assign_100_valid/expr_1 -2.397089 0.127937 -0.774976 0.683787 1.732565 -0.045610 -0.333670 -0.705182 -0.313541 0.886948 1.639713 -1.647895 4.443012 0.963942 0.127260 -2.166023 5.358810 3.958373 -2.086659 5.046697
wb_dma_wb_if/inst_u1 -1.036159 -0.251967 -1.253867 4.547448 1.261012 1.337468 2.047518 2.123982 -2.766587 -2.350180 -2.179381 -0.891096 1.297785 -0.483447 0.201710 -1.946207 4.076549 -3.517588 -3.784705 0.842149
wb_dma_wb_if/inst_u0 1.392253 0.700760 -2.571408 4.431603 0.483147 1.434234 0.291977 0.848168 -1.338292 -0.854326 -2.387817 -2.440905 -2.351363 0.588035 0.359603 -1.450286 4.920693 -5.289964 -5.169306 4.115769
wb_dma_ch_sel -1.811354 0.114768 -0.105672 2.423041 -0.009840 2.588453 1.640148 0.711238 -2.587678 -1.028086 -1.199167 -1.882126 1.778704 2.536297 0.411970 -0.734223 3.685953 -2.737672 -2.848991 1.329497
wb_dma_rf/input_de_csr_we 5.510951 -3.040581 0.600933 1.193168 2.374633 0.898670 -0.549461 -2.812221 1.101454 1.373070 0.011192 -1.239644 -1.525628 -1.067973 2.043679 5.147599 -2.375575 -0.299100 -4.911656 -0.141869
wb_dma_rf/wire_ch0_adr0 -3.232637 -0.983828 1.439267 -1.569242 0.541324 -1.743259 -1.109259 0.300499 1.139894 4.545293 -1.592554 0.304923 4.319512 1.143784 4.135642 1.990537 2.803507 2.222590 -0.382484 0.753508
wb_dma_rf/wire_ch0_adr1 -0.030517 2.778585 -0.879685 2.053174 -0.595383 1.271543 -2.254595 0.743090 -0.645679 0.526658 -0.281303 -0.289563 0.114023 -3.078601 -2.027397 -3.340061 1.733831 -2.140557 -0.456680 1.555634
wb_dma_de/always_9/stmt_1/expr_1 0.680614 2.817948 -2.977326 -1.684663 0.969813 1.535679 -1.512342 -1.221308 -3.019450 -1.254847 -0.317275 -2.590420 -0.366063 -0.023803 3.136268 0.537176 0.784548 -0.218091 -2.386806 0.703139
wb_dma_ch_sel/always_42/case_1/cond -0.116641 -0.507963 0.326689 2.937772 0.289564 2.935515 0.430570 0.456676 -1.788737 -1.243797 -2.158612 1.452463 -1.063306 3.734012 -0.469690 2.949496 0.339485 -1.606096 -3.709514 -1.688263
wb_dma_wb_slv/input_wb_cyc_i 2.871342 -0.070216 -3.484335 1.747660 -1.434839 -1.084127 1.246350 1.136111 -4.422030 -0.824608 -1.926766 -0.937037 1.720260 -1.937637 3.155430 -1.877117 4.065877 -5.228935 -2.871709 1.581807
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.530913 -2.054772 -0.145818 2.482581 0.627606 -0.667803 0.078388 0.584400 0.360828 1.283417 0.413759 2.511743 0.296219 0.936588 -1.976634 -0.424330 -1.609145 1.745380 -1.429339 0.836040
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.994325 -3.498835 2.006416 4.452370 1.202650 1.983706 0.020657 -0.270369 0.905416 -0.300475 1.473272 -0.765546 -1.057845 1.082961 -3.310355 0.192773 -2.486962 1.065315 -1.724756 -1.303083
wb_dma_de/reg_tsz_cnt 0.830493 3.799763 0.799970 0.535133 1.023496 3.109315 -1.616365 -1.812676 -2.348802 -2.818596 -0.258049 -1.145499 -1.574918 -2.831955 -1.015224 -1.296521 -1.569749 0.868493 -2.914083 1.106408
wb_dma_ch_sel/reg_ndr 2.049412 -1.543033 -0.538079 -3.006122 2.229795 -0.154167 -0.197281 -3.799723 0.015739 -0.665150 2.452964 -0.880534 -0.996391 1.228583 1.178572 -1.038651 -3.063378 3.212626 -1.399998 2.366414
wb_dma_de/assign_83_wr_ack/expr_1 1.402280 2.628973 -0.112080 -1.151094 1.693641 2.167793 -0.745393 -1.822337 -1.866125 -1.815669 -1.318380 -0.078441 -1.924515 -0.669708 1.488686 1.153512 -1.783008 -0.206747 -3.092924 0.436161
wb_dma_de/reg_de_txsz_we 3.246496 3.189806 -2.853303 -2.365599 0.415991 1.191425 -2.899421 -2.168787 -1.386571 0.606392 1.090688 -1.796969 -2.088848 -0.395386 1.438710 1.865461 -2.168482 0.584508 0.090572 -0.215625
wb_dma_ch_rf/reg_pointer_sr -0.105686 -0.282478 -2.045731 2.182330 0.207651 0.496233 -0.106764 1.945286 -0.538137 -0.394867 -0.482803 -0.338890 1.190215 -0.147705 -0.534229 -0.791131 1.294320 -0.698160 -1.944547 -0.289259
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.819122 -0.840301 -0.505368 -0.489695 0.760169 0.318335 -0.318407 -1.301818 0.477390 -0.357645 1.855731 0.346067 -1.150561 0.882997 -1.124389 0.340994 -2.486559 1.974265 0.122471 0.139109
wb_dma_rf/input_de_adr1_we 0.657193 0.811668 -0.101415 -0.065040 -0.595252 -0.372753 -0.563722 0.050231 0.095693 0.666113 -0.042484 -0.837294 0.044942 -1.610103 -0.418306 -2.282840 1.137100 -1.639317 0.800378 1.545860
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.383304 -1.380401 2.049366 -3.106317 2.047525 -0.051951 1.205992 -2.712732 -1.058547 -3.053882 -0.700487 -1.957492 1.047097 -2.991696 4.900882 2.470584 -1.440870 2.227576 -4.525309 -1.063061
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.678437 -0.066270 2.879186 0.434098 0.769161 0.663516 0.639884 -0.690854 1.055976 -0.572117 -1.049688 2.509823 -1.579181 -0.598797 -1.573464 0.587352 -2.590684 0.093081 -0.764633 -0.191239
wb_dma_ch_sel/always_43/case_1/cond 1.106109 3.511166 0.883614 0.726838 1.051991 3.057073 -1.470417 -1.769331 -2.172798 -2.852712 0.007932 -1.016554 -1.488677 -2.897191 -1.299641 -1.199674 -1.638536 1.042099 -2.911938 1.224454
wb_dma_ch_rf/reg_ch_adr0_r -4.797528 -2.986891 0.043785 1.244423 -0.407554 -2.505099 1.268646 1.322300 -0.738710 2.499540 -2.119810 1.135585 4.324436 2.942020 2.778744 -0.299862 3.239622 1.080718 -2.761507 0.604744
wb_dma_ch_pri_enc/input_valid -1.481697 1.089670 1.499524 -0.391288 0.020455 0.409393 1.428632 0.679777 -0.095562 -1.943031 -1.976524 0.890915 -1.097124 -1.169832 0.206190 -0.803267 -0.839263 -2.013546 -0.016202 -0.800054
wb_dma_ch_pri_enc/reg_pri_out1 0.729561 -0.107177 2.961644 0.455511 0.767254 0.673746 0.617895 -0.750560 1.123741 -0.430710 -1.038291 2.572961 -1.550767 -0.589768 -1.594684 0.647466 -2.613243 0.127690 -0.711716 -0.168787
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.702109 1.050726 -2.214454 1.919869 2.376357 0.926993 0.283408 0.126207 1.536222 0.683281 1.170924 -1.702209 -0.595767 1.573385 -1.222550 0.819479 3.390475 -0.195323 0.277337 2.975872
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.216686 -0.746107 0.533255 -0.464023 -1.519753 -1.505847 -0.007815 -0.094300 0.973450 2.379511 -0.030104 1.469810 0.903497 1.606705 -0.359857 0.623025 1.257352 -0.033971 1.529383 0.397822
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.394005 -1.950793 0.615935 2.167242 0.090072 1.250078 0.210103 0.428420 -0.256460 0.055860 -0.683401 -0.482317 -0.474339 2.119124 -0.167178 0.991684 -0.163614 -1.351974 -1.361394 -1.620216
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.367066 -1.679221 1.304710 3.606874 1.101518 0.260704 1.904643 1.626580 0.380487 -2.047717 0.047789 1.437945 -0.689322 -1.436757 -3.133904 -3.156873 -2.911318 0.500530 -1.136315 -0.053854
wb_dma_ch_sel/input_req_i 3.610010 -0.843214 1.847705 3.360003 -1.912031 1.181367 -1.561975 -0.978097 0.487595 2.830688 -0.342905 2.735173 0.056369 1.709687 -3.008260 4.339956 1.166011 0.061611 -1.915028 0.202547
wb_dma_rf/assign_4_dma_abort/expr_1 0.784158 -1.507005 3.329391 -2.405074 0.834827 -1.126109 0.742397 -3.289899 1.555540 1.301641 -0.439393 2.798883 -0.693481 1.307076 0.225478 -0.032805 -2.123226 1.361151 -0.884012 2.266912
wb_dma_rf/always_1/case_1/stmt_8 -3.983768 0.214240 1.459373 -0.953849 0.728163 -0.620873 -1.735063 -0.552095 -1.760904 -0.346841 -2.282937 -0.046253 -0.330665 1.470726 2.659294 -0.953098 -0.102482 2.057394 -1.402417 -0.741997
wb_dma_ch_rf/wire_ptr_inv 1.260725 -1.532709 -0.630409 1.165019 1.191413 0.840626 0.270456 -0.646420 0.518471 -2.012943 3.277124 -1.476385 -1.163568 -0.385928 -2.617788 -1.653972 -3.006042 2.560955 0.362027 -0.108591
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.048506 1.229625 4.225904 -1.998793 0.203536 -0.761843 -0.216835 -1.767704 1.518024 1.852121 -2.582474 1.718353 -1.123140 -2.302755 1.052636 0.076727 -1.808141 -1.412084 0.211372 0.597122
wb_dma_ch_sel/assign_138_req_p0 0.626064 0.661308 0.304695 -1.724446 -0.103404 -0.299267 -2.755270 -2.696280 -0.524260 3.422601 0.395537 -0.020959 0.312211 1.855517 0.351351 -1.915749 0.552752 0.845883 -0.130241 3.066903
wb_dma_rf/always_1/case_1/stmt_1 -0.998097 1.659418 0.845842 0.756578 0.605050 0.465766 0.439460 0.408273 -1.248140 -1.186997 -1.072123 -0.578111 -2.027080 0.585915 -0.695598 0.627871 2.177964 -1.602486 1.150657 -0.326654
wb_dma_rf/always_1/case_1/stmt_6 -2.785196 -0.523342 0.435861 0.262200 -3.998333 -1.913710 1.603675 0.234870 -1.944798 -1.201682 -2.426519 -2.921453 1.230162 0.039963 2.737384 -4.193257 0.783598 -3.504073 -0.510795 -0.847889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.321447 -1.654344 0.574437 -4.194836 -1.145633 -2.857278 0.964038 -2.931683 0.195484 1.736418 0.864545 -1.177132 1.899260 -1.454529 2.997758 -2.252070 1.447734 -1.098642 0.255381 4.137713
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.768976 -0.842998 -0.607847 -0.463590 0.758981 0.342021 -0.287699 -1.238160 0.434100 -0.395339 1.837495 0.284862 -1.111040 0.908684 -1.039353 0.295438 -2.355900 1.882237 0.085258 0.158727
wb_dma_ch_sel/always_43/case_1 0.909099 3.708062 0.945641 0.792683 0.930362 3.090301 -1.503774 -1.717455 -2.314359 -2.804371 -0.252483 -0.989563 -1.378060 -2.889900 -1.168301 -1.203342 -1.372946 0.838073 -3.009549 1.197762
wb_dma_ch_sel/assign_9_pri2 2.213614 -1.212022 1.474356 0.852215 0.760289 0.245079 -0.765353 -1.366176 1.277757 1.440747 0.924691 1.747216 -0.641421 0.550236 -1.939869 1.510257 -1.948793 2.091572 -0.620906 0.501324
wb_dma_pri_enc_sub/always_1/case_1 0.574251 -0.013387 2.768993 0.595220 0.724424 0.701955 0.593374 -0.581233 1.010669 -0.516733 -1.103695 2.411644 -1.495088 -0.578296 -1.538491 0.583550 -2.371858 0.011136 -0.763626 -0.217840
wb_dma_rf/always_2/if_1 -3.043622 0.392596 3.575820 1.339135 -0.281140 1.205952 -2.137939 -1.591927 -1.924420 1.751002 -3.660723 1.225690 -2.479333 4.244306 -0.387943 -1.259877 0.007044 -2.663685 -1.542045 -1.249218
wb_dma/wire_dma_abort 0.620796 -1.473307 3.239837 -2.349712 0.699295 -1.197104 0.768959 -3.023983 1.571674 1.302691 -0.503892 2.707844 -0.639274 1.226361 0.295869 -0.125472 -1.995105 1.172863 -0.664948 2.140666
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 4.350112 1.066678 1.177405 1.315817 -1.944359 -0.029196 -1.874661 -1.450140 0.810021 2.820010 0.430232 3.269242 0.433011 -0.480148 -2.940001 3.582563 1.255738 1.526335 -0.621539 1.830657
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.634423 -2.189990 -0.022148 2.523546 0.656100 -0.633902 0.117500 0.536589 0.411013 1.286414 0.475012 2.568425 0.341178 0.955774 -2.085844 -0.400049 -1.606235 1.808618 -1.492226 0.878328
wb_dma_wb_if/input_wb_stb_i 1.449162 0.561690 1.094138 -3.163522 -1.933017 -2.840093 -1.709292 -2.219364 1.730739 4.827068 0.105152 0.000958 0.331670 -0.813644 0.820999 -1.854557 0.965787 -1.419165 3.100352 2.855191
wb_dma_rf/input_de_txsz 2.560207 1.982480 -3.617832 -1.905541 1.729832 1.942372 -1.656182 -2.325402 -2.597767 -1.774476 1.469536 -2.280751 -1.544006 0.713813 1.935235 0.944747 -1.539220 1.568309 -2.353068 0.779594
wb_dma_ch_pri_enc/wire_pri3_out 0.633168 0.001791 2.801867 0.442127 0.777571 0.646133 0.632203 -0.642348 1.095647 -0.548199 -1.078878 2.502388 -1.624782 -0.589906 -1.558742 0.602884 -2.636879 0.034292 -0.614703 -0.279262
wb_dma_ch_sel/wire_gnt_p1 -1.464848 1.088640 1.453861 -0.344879 0.029390 0.401951 1.424483 0.616372 -0.125855 -1.901722 -1.954525 0.880518 -1.021726 -1.126902 0.219987 -0.785090 -0.830507 -1.924281 -0.030710 -0.758056
wb_dma_ch_sel/wire_gnt_p0 3.853383 -6.156743 0.963426 1.673971 -1.070645 -1.164656 2.888519 -1.345699 -0.621038 -1.411330 3.249559 -0.268421 3.911728 -1.263423 -1.350488 -1.313262 2.237746 1.563564 -3.527644 3.496068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.271569 -1.607133 0.514502 -3.988391 -1.119583 -2.697338 0.971146 -2.860643 0.059969 1.535782 0.870595 -1.174785 1.836058 -1.368604 2.940299 -2.159901 1.410130 -1.041205 0.094586 3.992767
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.818204 -0.825012 -0.500946 -0.469273 0.782806 0.341342 -0.300440 -1.301536 0.430073 -0.349959 1.828400 0.313772 -1.137906 0.926076 -1.113601 0.310561 -2.393953 1.930668 0.058633 0.173054
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.914658 1.638263 0.840087 0.778033 0.624608 0.493028 0.490225 0.408065 -1.180267 -1.153511 -1.093401 -0.603685 -1.935446 0.558219 -0.670201 0.709349 2.301595 -1.614354 1.079017 -0.180134
wb_dma/input_wb0_err_i 0.824548 -1.444576 3.135153 -2.391626 0.820034 -1.073489 0.650812 -3.247799 1.455350 1.318107 -0.355705 2.633302 -0.633590 1.316512 0.287065 -0.020438 -2.016291 1.370579 -0.840791 2.264618
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.577742 -2.082015 -1.580742 2.783432 -1.080805 -0.659825 2.492957 1.008943 -2.143520 -2.596385 -0.367311 1.093097 -0.010407 2.140694 -1.583890 -2.683711 0.417383 -0.996202 -2.610613 0.012471
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.746984 -2.125254 3.046314 0.784183 -1.225769 -3.095832 -1.763607 0.609451 1.407369 6.519204 -0.558254 1.768007 4.639578 -0.115631 0.680300 0.552036 3.661854 2.273424 0.960060 1.953998
wb_dma_wb_mast/wire_wb_data_o 4.232200 0.542688 -1.134738 0.760890 0.345753 -0.039467 -0.234504 0.201550 0.933035 0.603286 -0.686943 -0.971338 -0.790711 -3.998557 1.530142 4.635242 -0.041252 -1.928202 -1.626958 -1.083213
wb_dma_de/always_6/if_1/if_1/stmt_1 0.754950 2.284008 -2.152050 -0.700039 2.108514 2.672065 0.128834 -1.123219 -2.412673 -4.882011 1.080588 -3.168590 -2.528491 -1.713015 0.645284 -1.664655 -2.929703 0.316844 -1.916368 -0.253095
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.545178 1.111278 1.516835 -0.342263 -0.019071 0.432914 1.460577 0.703439 -0.157592 -1.991423 -2.042861 0.841453 -1.019864 -1.179385 0.259151 -0.832449 -0.759381 -2.031379 -0.049315 -0.780759
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.856495 -0.869606 -0.536068 -0.464863 0.789181 0.376983 -0.282919 -1.316433 0.482554 -0.370234 1.922467 0.354449 -1.168105 0.906637 -1.160993 0.333153 -2.503389 2.013594 0.070357 0.156599
wb_dma_ch_sel/always_38/case_1/cond 0.995066 4.397697 1.812696 -2.966082 -1.495656 1.415963 -2.414498 -2.578135 -1.412827 -0.624141 -0.473261 2.809623 0.741090 -1.374618 -1.371305 -0.570871 2.239979 1.540195 -0.828088 3.561295
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 4.654953 1.726998 0.875940 1.865967 -0.564695 1.419750 -1.928778 -1.437881 -0.035116 0.722668 0.529921 2.108581 -0.425091 -1.927852 -2.887926 3.009986 -0.042952 1.694413 -2.044111 1.497138
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.499214 2.066148 -3.663402 -1.933637 1.734013 1.906305 -1.744075 -2.278294 -2.636480 -1.666429 1.410757 -2.385405 -1.388141 0.686084 2.070844 0.983218 -1.320840 1.492370 -2.428634 0.787840
wb_dma_de/assign_4_use_ed -0.186551 -4.993710 3.547069 -1.812438 4.490665 -0.826454 -1.718323 -3.722915 1.879929 4.246181 -1.370710 -1.962648 0.934072 0.746004 6.547712 3.980769 -2.889068 2.948648 -4.802446 -0.312320
assert_wb_dma_wb_if/assert_a_wb_stb -0.058007 -0.322491 -1.942234 2.448358 1.832268 1.513286 1.357275 1.651734 -3.879766 -2.437920 -0.491187 1.061617 1.211470 0.580067 0.138613 -0.539385 2.756979 -1.783352 -2.276262 -0.115738
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.212005 0.904336 -1.936037 -2.943241 2.021201 1.410826 -1.774168 -2.923124 -2.243490 -0.983646 1.513895 -2.025845 -1.095673 2.282014 2.066031 -1.505365 -2.449182 2.481103 -1.591609 1.004465
wb_dma_ch_sel/assign_132_req_p0 1.579351 -1.971848 -0.612432 -0.285133 -0.266120 -1.364906 -0.146152 -1.227772 -1.184750 1.257269 2.012162 -1.426454 1.685111 -0.777374 0.126592 -4.585268 -0.880440 0.849894 -0.693322 3.029986
wb_dma_ch_rf/always_25/if_1 -1.166799 0.469811 -0.318458 -0.695032 -0.672704 0.900981 -0.393326 1.192691 -1.153242 -3.156682 0.025421 3.358701 1.484271 0.009803 -1.397887 -0.597552 1.891518 2.067881 -0.963426 0.239752
wb_dma_de/wire_rd_ack 1.564315 2.704462 -0.190143 -1.179055 1.738236 2.136264 -0.812227 -1.879210 -1.866991 -1.766324 -1.253939 -0.127117 -1.931216 -0.740148 1.545539 1.287228 -1.817848 -0.157938 -3.063239 0.446128
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.106642 -1.478551 0.457212 -3.098190 -0.039924 -2.018765 0.023282 -2.675816 0.583291 2.112892 0.654907 0.233807 0.966235 1.894366 1.945389 -0.706649 0.476666 1.289386 0.108625 2.551585
wb_dma/wire_slv0_adr -4.216452 2.673650 3.597516 2.369390 -2.284982 0.537761 -1.131114 1.616320 -4.250814 1.520005 -5.421120 -1.599398 3.370015 -3.280670 3.193109 -1.947007 4.354849 -3.885500 -3.134345 0.136296
wb_dma_rf/input_dma_busy -3.701490 1.606311 0.014593 0.936080 -3.633177 2.904190 -0.401149 -1.117844 -3.953060 -1.126390 -1.080641 -1.789155 1.184156 3.059501 -0.256373 -3.597100 -0.182521 -2.600196 -2.539497 -0.791014
wb_dma_ch_sel/assign_96_valid/expr_1 -2.013808 0.797434 2.043840 -2.042388 2.375821 1.285760 -1.088660 -1.137013 1.009116 1.974744 -0.336955 -0.765852 3.946037 1.340011 2.591164 0.921300 4.953059 2.614871 -0.895393 3.808525
wb_dma_ch_sel/always_4/stmt_1 1.136757 4.350002 1.684167 -3.034347 -1.475918 1.340477 -2.392880 -2.509218 -1.234146 -0.554115 -0.319672 2.747231 0.709097 -1.445716 -1.384986 -0.353283 2.127730 1.591839 -0.637749 3.385789
wb_dma_rf/wire_pointer2_s -0.192512 -0.201628 -2.178636 2.264825 0.201744 0.536651 -0.112771 2.079350 -0.582130 -0.436809 -0.459943 -0.378500 1.153567 -0.110688 -0.570577 -0.803686 1.338627 -0.726083 -1.950940 -0.349544
wb_dma_de/reg_chunk_dec -0.953690 1.561841 1.447734 -1.943800 2.019181 1.729904 -0.933190 -2.447621 -1.469848 -1.041263 -1.141467 0.227436 -1.663794 0.836671 1.329525 -1.072893 -2.880068 0.803941 -2.258439 0.555031
wb_dma_de/reg_chunk_cnt_is_0_r 0.336119 0.621382 0.159426 -1.686305 2.016847 1.301112 -2.366917 -3.059299 -1.365443 0.875727 0.585434 -0.593093 -0.686807 1.866407 1.229086 -0.317534 -2.133779 2.618318 -2.175066 1.333072
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.427649 1.060529 1.408766 -0.330294 -0.000908 0.397741 1.348520 0.626736 -0.148877 -1.864066 -1.929816 0.819037 -1.029058 -1.104994 0.236481 -0.802242 -0.766626 -1.949574 -0.056819 -0.784271
wb_dma/wire_wb0_cyc_o -1.496524 1.111200 1.462825 -0.297029 -0.013732 0.411411 1.437975 0.654278 -0.184989 -1.913892 -1.967057 0.811642 -0.991694 -1.103269 0.260834 -0.847723 -0.765546 -2.023834 -0.047599 -0.803223
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.637434 -2.050850 -0.047618 2.445340 0.652096 -0.641853 0.027376 0.476398 0.473714 1.296889 0.491593 2.518686 0.198601 0.887474 -2.089464 -0.429933 -1.702224 1.754151 -1.316758 0.794842
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.895233 -1.756855 0.670954 1.077455 0.018336 0.950923 4.086815 -0.869492 0.979973 -1.531580 0.663910 -2.636390 2.429525 0.311788 0.809051 1.036670 2.784257 -0.987276 -2.390815 2.311800
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.887827 -4.732739 0.890899 2.114939 -0.601581 -0.351076 3.284521 -0.526156 -1.967898 -1.294620 0.505903 -0.630993 1.812525 0.001215 0.568375 -0.639176 -0.483998 -1.113620 -3.944840 0.526176
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.124525 0.060898 -0.156732 1.724811 -0.125241 0.233576 -0.074803 0.708299 0.143187 -0.986886 1.402300 -2.538167 -0.018475 -2.906042 -2.001115 -4.133517 0.434270 -0.991115 0.989440 1.215549
wb_dma_ch_rf/reg_ch_adr1_r 0.122660 0.206072 -0.087448 1.630321 -0.113578 0.231707 -0.128088 0.646286 0.169633 -0.869877 1.308077 -2.587005 -0.065691 -2.856456 -1.938414 -4.168094 0.414311 -0.970126 1.044188 1.215212
wb_dma/input_wb0_cyc_i 5.566460 0.240986 -2.553813 -0.778630 -3.918848 -2.856470 0.936621 -0.555407 -0.648085 0.716042 -1.905123 -3.327089 0.310893 -4.411553 4.561819 -0.014361 1.907917 -5.149852 -1.989495 2.449498
wb_dma_ch_sel/always_8/stmt_1 1.589501 -3.046921 2.002691 2.896797 0.787723 1.479988 -0.485783 -0.894408 0.882820 1.271251 0.183746 1.090446 -1.021828 2.570215 -1.899015 2.248879 -2.000074 0.602694 -2.019915 -1.121821
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 4.215394 -1.927539 0.319609 3.658692 0.613178 1.947589 -0.438774 -0.431665 0.426120 0.563021 0.149770 0.684326 -1.350155 1.083516 -1.720317 4.567887 -1.055208 -0.253386 -2.902543 -1.198168
wb_dma_wb_slv -0.903339 0.097016 -1.193090 4.023101 1.101657 1.207498 1.837526 1.764693 -2.378998 -2.205862 -2.201086 -0.854981 1.268372 -0.721121 0.324166 -1.728621 4.025910 -3.391452 -3.596850 0.980132
wb_dma_de/inst_u0 -3.942144 -1.545984 -1.591975 -0.792532 0.923588 0.317618 2.643590 1.824279 -0.453071 -2.386030 0.425887 1.122007 4.966632 1.245513 1.665157 0.305471 2.618546 2.898679 -2.373576 0.518656
wb_dma_de/inst_u1 0.201400 -1.235086 0.934239 -1.818002 -0.191944 0.258943 1.792959 -0.482658 -0.147182 -3.985430 2.889119 -0.950187 2.044068 -2.822411 -0.539717 -0.926483 -0.057595 2.727744 0.368900 0.296053
wb_dma_pri_enc_sub/input_pri_in 0.845505 -0.100989 2.960209 0.427924 0.818195 0.650603 0.554940 -0.809631 1.170103 -0.414002 -1.004932 2.650437 -1.610087 -0.561021 -1.650512 0.694396 -2.731390 0.238086 -0.733743 -0.162878
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.165445 3.289943 -2.935779 -2.361053 0.346003 1.275488 -2.887719 -2.038276 -1.539270 0.503538 1.041711 -1.813179 -2.073092 -0.370209 1.494020 1.863435 -2.096937 0.459093 0.064439 -0.317925
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.651851 -2.080845 -0.051730 2.459113 0.616589 -0.667261 0.075345 0.515442 0.456775 1.331420 0.466320 2.546322 0.266107 0.953173 -2.095158 -0.404011 -1.688135 1.767377 -1.334220 0.810546
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.604441 0.696019 0.296987 -2.014423 -0.109178 -0.427332 -2.852785 -2.875912 -0.481255 3.629285 0.470850 -0.081434 0.285410 1.922945 0.493835 -1.944542 0.366231 0.893741 -0.000705 3.085172
wb_dma_ch_sel/assign_101_valid/expr_1 -2.459615 0.092577 -0.656773 0.472054 1.777116 -0.185917 -0.283538 -0.818623 -0.310707 0.779842 1.708413 -1.865999 4.481175 0.715003 0.235844 -2.344923 5.484160 3.971254 -2.026535 5.125586
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.788469 -0.831569 -0.578747 -0.483415 0.757833 0.357005 -0.303651 -1.268437 0.426660 -0.367658 1.846606 0.281698 -1.098680 0.923847 -1.088950 0.307700 -2.388350 1.929501 0.106751 0.184312
wb_dma_de/reg_de_adr1_we 0.566362 0.739104 -0.084654 -0.018936 -0.597930 -0.367203 -0.534011 0.110111 0.098834 0.640643 -0.124233 -0.783839 0.036369 -1.547497 -0.368892 -2.209179 1.101581 -1.589881 0.786478 1.447475
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.268403 0.480070 3.282780 -1.218353 -1.183328 1.099945 -0.682891 -2.708581 0.285862 -0.446419 -0.266300 2.848394 0.465126 -0.491999 -1.833381 0.564701 1.746999 0.659703 -1.705553 3.059342
wb_dma_ch_sel/always_46/case_1 -0.910786 -0.047574 -1.042226 -1.572959 1.367805 0.103040 0.632238 -0.701733 1.704560 1.317652 -0.315072 -1.438528 0.282568 0.778214 2.515262 2.368500 -0.544193 -0.804075 -0.258706 -0.853294
wb_dma_ch_rf/assign_11_ch_csr_we -1.169060 -1.497063 0.083874 1.140505 -1.223329 0.547822 2.236499 -0.809682 0.020164 -0.659429 -0.331827 -3.041410 4.926886 -0.492348 2.451683 -0.320274 3.278307 -0.503682 -4.641801 2.255508
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.339287 2.845872 -3.734406 0.530676 0.242108 2.399604 -1.848029 0.195596 -2.292310 -1.418343 0.773588 -1.269663 -1.535617 0.279592 -0.106152 2.340175 -0.675628 0.217028 -0.958829 -1.309251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.652249 -2.055050 0.031101 2.497308 0.637935 -0.599146 0.018847 0.462055 0.459549 1.331357 0.408770 2.613729 0.213890 0.942516 -2.122164 -0.359291 -1.690605 1.748813 -1.443550 0.840637
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 2.276841 -1.659348 0.549294 -4.060576 -1.213817 -2.845373 0.972541 -2.860384 0.136135 1.720885 0.771919 -1.211781 1.963466 -1.488051 3.007495 -2.290643 1.595767 -1.212969 0.186188 4.130604
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.095572 -1.477349 0.482768 -2.958169 -0.027427 -1.880181 0.082305 -2.660937 0.507089 1.975224 0.637920 0.260827 0.943925 1.947365 1.886393 -0.675149 0.510226 1.269172 -0.091397 2.547401
wb_dma/wire_de_adr0_we -0.139379 -0.786914 0.588548 -0.465911 -1.536132 -1.521127 -0.058408 -0.168631 1.074651 2.449203 -0.011852 1.513933 0.891203 1.614357 -0.389729 0.699126 1.203143 0.019961 1.543516 0.451991
wb_dma_wb_slv/wire_rf_sel 0.771343 1.411461 -1.150198 0.879503 -4.058462 -1.254100 -0.890694 -0.686120 -1.077224 1.785048 -1.948401 -1.024758 -2.268869 1.710080 -0.369626 -4.594489 1.181766 -4.636836 0.692086 2.572173
assert_wb_dma_wb_if 0.039611 -0.381127 -1.883933 2.309624 1.709811 1.406742 1.367787 1.554965 -3.844165 -2.322114 -0.516400 1.134525 1.209941 0.573641 0.230647 -0.541029 2.736192 -1.792988 -2.172251 -0.052624
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.808962 -0.877279 -0.543158 -0.463542 0.768200 0.337944 -0.305353 -1.252000 0.433902 -0.415022 1.873107 0.328740 -1.148511 0.944461 -1.109064 0.320275 -2.417249 1.979595 0.063102 0.147108
wb_dma_ch_sel/assign_120_valid 0.119088 -0.160653 0.697043 -2.133134 0.408533 -0.254327 -2.272398 -3.100411 -0.321745 3.272924 0.514479 0.987990 0.239538 3.482836 0.798288 0.365193 -0.820718 2.543712 -0.576054 1.666910
wb_dma/wire_wb1s_data_o 4.296772 0.527955 -1.206293 0.859030 0.376853 -0.002764 -0.271854 0.171093 0.913748 0.626507 -0.702900 -1.013481 -0.727642 -4.047113 1.627198 4.753306 0.079342 -1.915176 -1.727767 -1.015432
wb_dma_de/wire_adr0_cnt_next1 -3.960509 -1.653246 -1.483817 -0.850542 0.898186 0.275171 2.739974 1.801732 -0.527976 -2.341894 0.492045 1.164692 5.174580 1.351844 1.702539 0.261046 2.727122 3.016214 -2.432993 0.671781
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.777839 -0.841498 -0.538555 -0.433673 0.781145 0.358969 -0.313340 -1.273799 0.429859 -0.361683 1.838565 0.331783 -1.093383 0.919637 -1.079989 0.328070 -2.374785 1.912685 0.068304 0.174210
wb_dma/wire_pt0_sel_o 5.768947 -0.423612 -0.969746 -0.901251 -0.292182 -0.850682 1.154966 -0.431586 0.589768 -0.090076 -0.205707 -1.665394 0.340055 -5.685920 3.308549 5.099239 -0.151329 -2.482769 -1.838090 -0.723113
wb_dma/wire_pt0_sel_i -1.005694 0.335136 -0.631942 2.110159 2.110014 1.944942 2.348559 1.692633 -3.872346 -3.697174 -1.884667 1.791202 0.742406 -0.093334 0.332391 -1.225533 2.332369 -2.800941 -2.978788 -0.034211
wb_dma_ch_rf/always_11 0.553228 -0.452635 0.866909 -3.423494 2.199218 0.221443 1.153731 -3.200897 -0.101639 -2.538817 0.558730 -0.045994 -2.051684 0.101309 1.427669 -1.912813 -3.840385 1.241421 -1.388765 1.563825
wb_dma_ch_rf/always_10 0.618990 -1.429538 3.465736 -2.406001 0.646508 -1.256329 0.756076 -3.170767 1.600356 1.514768 -0.643888 2.809588 -0.563612 1.196458 0.316019 -0.080395 -1.873126 1.148033 -0.711495 2.301759
wb_dma_ch_rf/always_17 0.704991 3.793237 0.933994 0.765548 0.945425 3.174812 -1.527959 -1.660416 -2.383587 -2.959943 -0.239802 -1.168649 -1.482591 -2.942406 -1.199871 -1.481439 -1.515425 0.759541 -2.902177 1.089274
wb_dma_ch_rf/always_19 -2.025214 2.447889 -1.260470 -0.013025 -0.205992 1.576224 -1.627260 0.731600 -2.125017 -0.268085 -0.880117 -1.013398 -0.244390 1.090625 0.738523 -0.384761 0.371702 -0.601937 -0.056646 -1.330181
wb_dma_ch_rf/input_de_csr_we 5.742733 -2.955562 0.618409 1.182561 2.362944 0.887947 -0.695714 -2.857376 1.221625 1.502745 0.054261 -1.054413 -1.630865 -1.161487 1.831782 5.250795 -2.504618 -0.243502 -4.789680 -0.171381
wb_dma_ch_sel/assign_147_req_p0 0.678255 0.704677 0.371290 -1.859060 -0.055101 -0.292249 -2.813647 -2.797631 -0.380461 3.475217 0.494195 0.072386 0.118766 1.825021 0.224844 -1.838175 0.182316 0.930460 0.035876 2.921513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.335348 -1.624915 0.544361 -4.141805 -1.159819 -2.752693 0.970378 -2.916850 0.110171 1.597409 0.832752 -1.218225 1.862797 -1.474616 2.996485 -2.229334 1.452223 -1.104418 0.190009 4.070297
wb_dma_wb_if/wire_slv_dout -0.762824 1.944388 2.403747 4.272293 0.720842 -1.737350 -2.155590 0.747099 -0.412114 6.100266 -3.541895 -3.703940 2.310496 -3.227517 1.987180 -0.367914 6.923187 -3.382975 -1.032346 2.426477
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.082037 4.863703 1.669777 -0.423704 -0.321815 1.501868 -1.167220 -1.498641 -2.657665 -0.656581 -2.468552 1.112926 -2.479511 0.299671 -0.572815 1.632589 2.211980 -1.493673 -0.474112 1.060297
wb_dma/wire_pointer 1.004785 -3.610651 2.093190 4.605422 1.196769 1.996260 -0.041599 -0.283564 0.925485 -0.124630 1.415434 -0.735794 -1.052987 1.296554 -3.320566 0.336508 -2.520350 1.079697 -1.750322 -1.399513
wb_dma_de/assign_75_mast1_dout/expr_1 4.083208 0.542599 -1.083131 0.765451 0.321488 -0.055142 -0.259505 0.159462 0.911736 0.682456 -0.698126 -0.972443 -0.653666 -3.998389 1.597486 4.587722 0.016832 -1.900586 -1.637586 -0.996234
wb_dma/wire_ch3_csr 0.432908 1.579804 -1.104433 0.559897 1.967319 2.633137 -0.951566 2.423205 -1.098356 0.697700 -1.908976 -0.258203 2.989252 0.315425 2.781551 2.466936 4.852840 -0.955167 -2.169137 1.497973
wb_dma_ch_rf/assign_27_ptr_inv 1.237793 -1.455058 -0.619624 1.178798 1.145586 0.873757 0.223316 -0.622308 0.444311 -2.019878 3.266626 -1.489387 -1.191573 -0.436557 -2.598483 -1.673577 -3.005651 2.516037 0.319549 -0.081620
wb_dma_de/reg_adr1_inc 0.654179 0.801176 -0.126552 0.032386 -0.586422 -0.338783 -0.578726 0.115474 0.061077 0.638681 -0.089280 -0.808643 0.047922 -1.613237 -0.408679 -2.257339 1.146243 -1.688825 0.782656 1.507627
wb_dma_ch_sel/input_ch6_csr -0.633103 -0.024104 -1.844767 2.468812 1.970552 1.852601 0.647754 2.406663 -1.722759 -0.754928 -1.159017 -0.724749 2.649985 0.781363 1.340364 0.143736 4.291401 -0.698418 -3.380930 1.847411
wb_dma_de/input_mast0_err 0.667150 -1.531343 3.182166 -2.290694 0.735904 -1.166681 0.671751 -3.142682 1.507421 1.439423 -0.458586 2.627059 -0.556415 1.322454 0.304414 -0.058154 -1.860514 1.294010 -0.790517 2.261450
wb_dma_de/assign_68_de_txsz/expr_1 2.484307 3.686967 -2.343923 -1.864018 0.574791 2.377156 -2.945402 -2.971097 -3.235233 -1.276457 1.022481 -1.446630 -0.916339 -0.225151 0.973553 0.321332 -0.588943 1.928896 -2.703085 1.871408
wb_dma/wire_ch2_csr 0.646179 1.414153 -1.213396 0.384099 2.015673 2.376085 -0.901569 2.308957 -0.972414 0.666246 -1.761479 -0.209113 2.950229 0.129430 2.844693 2.552997 4.706729 -0.730949 -2.166592 1.569327
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.712632 -0.098370 2.872728 0.490497 0.785074 0.674021 0.594849 -0.713573 1.137443 -0.437802 -1.040813 2.507962 -1.546075 -0.611050 -1.575280 0.627181 -2.556806 0.177700 -0.726945 -0.161939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.783445 -0.825673 -0.612074 -0.453979 0.762279 0.368036 -0.296820 -1.251746 0.421984 -0.399736 1.866095 0.314030 -1.154931 0.942178 -1.085407 0.288905 -2.423442 1.958238 0.058378 0.159035
wb_dma_rf/input_ndnr 4.104868 -1.269271 -0.485064 0.858644 2.305853 0.759005 -0.086059 -2.462466 0.285375 -1.309438 2.780708 -1.993348 -0.680128 -2.101496 -0.745622 0.291965 -1.773905 2.738747 -2.730860 2.273224
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.795219 -0.830380 -0.516396 -0.471890 0.802016 0.343594 -0.302195 -1.266267 0.454500 -0.361968 1.833559 0.308524 -1.148479 0.912563 -1.107357 0.309694 -2.368784 1.951397 0.068656 0.159561
wb_dma_de/always_19/stmt_1 -0.466414 -2.303779 1.136882 -2.468419 -3.130384 -1.451078 3.047990 -1.668611 -0.734364 -2.909046 1.455673 2.451838 1.913842 1.487412 -1.034693 0.516278 1.890933 1.182904 -0.132370 0.509357
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.567042 2.669145 1.511265 -1.616782 -0.076157 0.322985 -3.288680 -1.655105 -0.498718 3.554144 -1.537988 -0.156341 -0.302569 -0.072718 1.528703 0.520572 -0.636590 -0.093184 0.225420 0.006582
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -2.539768 0.589546 5.669824 -3.034187 2.275274 -0.679518 -2.724346 -2.308044 2.689193 4.498744 -2.032324 -1.296922 1.716599 -4.585135 4.041049 2.232381 -1.551611 1.643937 -0.569555 -1.048527
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.658149 0.562108 0.440469 -1.832888 -0.117519 -0.401457 -2.740101 -2.785821 -0.387404 3.531893 0.480177 0.090867 0.268168 1.861905 0.282793 -1.879568 0.357187 0.943210 0.000981 3.038958
wb_dma_de/assign_78_mast0_go/expr_1 -1.497010 1.115807 1.366722 -0.316778 0.003678 0.450954 1.370058 0.683606 -0.172474 -1.943932 -1.953728 0.811981 -1.002230 -1.095909 0.258123 -0.826731 -0.695801 -1.987445 -0.051136 -0.782194
wb_dma/assign_6_pt1_sel_i 5.645566 -0.483812 -0.841312 -0.707158 -0.262055 -0.733373 1.172391 -0.388888 0.503907 -0.209140 -0.264183 -1.552365 0.263781 -5.602992 3.163323 5.034789 -0.188066 -2.424732 -1.969863 -0.754721
wb_dma/wire_mast1_adr -0.390296 -2.317110 1.148145 -2.504476 -3.185354 -1.461882 3.042304 -1.740109 -0.771480 -2.885262 1.520938 2.516757 1.912892 1.607967 -1.091708 0.529076 1.891992 1.216301 -0.118179 0.621169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.462082 1.090873 1.504435 -0.375495 0.043047 0.407655 1.435260 0.654987 -0.129814 -1.927497 -1.993838 0.871552 -1.063927 -1.119635 0.252626 -0.793506 -0.802405 -1.979226 -0.038543 -0.758078
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.655833 -1.518427 3.230284 -2.378770 0.728739 -1.167482 0.768681 -3.161523 1.535156 1.348544 -0.445775 2.739572 -0.626724 1.377436 0.242254 -0.102696 -1.942115 1.289318 -0.772889 2.256890
wb_dma_wb_slv/input_wb_stb_i 1.422795 0.591437 1.043259 -3.162429 -1.938934 -2.828962 -1.663948 -2.184845 1.721806 4.840973 0.085680 -0.061092 0.355992 -0.842941 0.867294 -1.905909 0.974858 -1.461149 3.114354 2.845102
wb_dma_de/reg_adr1_cnt 0.845964 -0.459061 0.909127 -1.834584 -0.668815 0.028734 1.225058 -0.429841 -0.018216 -3.351842 2.712128 -1.483081 2.046570 -4.203642 -0.951773 -2.786427 0.935233 1.249356 1.011227 1.669337
wb_dma_ch_sel/always_42/case_1/stmt_4 4.142131 -1.938639 0.166594 3.747619 0.603663 1.998239 -0.437343 -0.323111 0.277430 0.463987 0.070993 0.525218 -1.232183 1.040820 -1.578562 4.568731 -0.818612 -0.390773 -3.070630 -1.190230
wb_dma_ch_sel/always_42/case_1/stmt_2 3.288176 1.058283 1.164290 1.329520 0.557415 1.178200 0.692938 -0.131949 0.631928 -1.268067 -1.158941 2.049717 -1.794307 -2.149569 -1.348538 2.945130 -1.466646 -0.803742 -1.646043 -0.241793
wb_dma_ch_sel/always_42/case_1/stmt_3 4.822372 -0.120143 -0.260460 1.727141 0.527793 0.753591 -0.654065 -0.786142 0.797515 0.611298 0.898646 1.308406 -0.846317 -1.028549 -1.776172 3.817614 -0.786495 1.200777 -1.577391 0.486507
wb_dma_ch_sel/always_42/case_1/stmt_1 1.168892 -0.681061 -2.225036 -0.716007 0.797134 -0.274901 -1.151651 1.593354 -2.922784 2.044195 -2.012568 -0.707181 2.103493 0.454326 5.559385 2.674320 0.886022 -0.710376 -2.586520 -0.834622
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.974377 0.259278 -2.443617 5.528384 2.673883 1.870243 0.068301 4.065281 -3.040904 -1.372514 -1.649042 -1.660036 0.382384 0.997117 -0.715020 0.155131 3.439646 -0.898025 -3.112806 -0.852116
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.130924 0.473897 1.300206 -4.685065 -1.982590 -2.496402 -1.842037 -1.895271 0.081684 5.520156 0.416543 -1.981832 3.549100 -3.042437 3.978715 -1.140302 1.872253 -1.310872 2.520385 2.844625
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.447893 1.100297 1.423645 -0.391140 0.042188 0.395913 1.398770 0.625625 -0.122426 -1.908205 -1.931984 0.870917 -1.038404 -1.115328 0.260405 -0.816436 -0.806843 -1.929018 -0.029030 -0.730524
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.932746 -0.247371 5.845841 -4.159060 1.497249 -1.350500 -1.293450 -2.740931 2.144054 3.624017 -1.760800 -1.675252 2.468260 -6.019239 5.227268 2.505963 -1.551005 0.805542 -0.904265 -0.704143
wb_dma_ch_sel/always_3/stmt_1/expr_1 4.282198 -1.416687 -0.393303 0.866270 2.209300 0.642095 -0.113858 -2.491252 0.424766 -1.136649 2.882306 -1.734209 -0.723935 -2.000875 -0.971836 0.385280 -1.954900 2.915496 -2.573439 2.221817
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.628557 -2.102890 -0.075426 2.534108 0.666192 -0.558833 0.058191 0.505246 0.387131 1.193055 0.507258 2.432575 0.236829 0.977220 -2.112443 -0.359651 -1.639969 1.773831 -1.411607 0.788205
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.911383 -1.741410 0.161919 -4.092464 0.941928 -1.251730 1.616025 -3.079132 -0.720881 -1.176785 1.124591 -1.902083 1.049140 -1.474919 3.948420 -0.794133 -0.970630 0.621485 -1.788146 2.327259
wb_dma/wire_txsz 0.732615 3.787817 0.904705 0.681698 0.863408 3.047972 -1.613946 -1.674444 -2.401978 -2.695329 -0.348786 -1.100242 -1.374303 -2.886881 -1.033578 -1.273473 -1.296749 0.714665 -2.906690 1.125655
wb_dma_de/always_14/stmt_1 0.696468 -1.526806 3.192285 -2.533373 0.806605 -1.174643 0.724636 -3.292654 1.534869 1.308659 -0.379578 2.629480 -0.673122 1.342818 0.354461 -0.148960 -2.128401 1.399406 -0.782011 2.263931
wb_dma_wb_slv/reg_rf_ack 1.527685 0.561724 1.083145 -3.258664 -1.951195 -2.843470 -1.714081 -2.276356 1.768081 4.858394 0.165945 0.029106 0.325438 -0.818231 0.749668 -1.852240 0.928554 -1.336040 3.116284 2.902032
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.639520 4.579408 1.618061 -3.087280 -1.502118 1.449912 -2.456473 -2.324343 -1.452903 -0.658184 -0.511492 2.716187 0.702116 -1.276477 -1.203853 -0.519150 2.141139 1.482568 -0.507898 3.144591
wb_dma/wire_de_csr_we 5.574893 -3.082133 0.622110 1.202176 2.496098 0.940659 -0.586154 -2.802100 1.206042 1.326612 0.093023 -1.123941 -1.552798 -1.082885 1.851034 5.041989 -2.474938 -0.127229 -4.830939 -0.076457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.465321 -1.679172 0.653066 -4.304863 -1.156879 -2.896257 0.987084 -3.048911 0.257823 1.745874 0.919259 -1.165013 1.898984 -1.510154 3.028383 -2.202953 1.334651 -1.044898 0.287733 4.186490
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.572851 1.556395 -1.276010 1.138631 -4.008922 -1.081818 -0.992874 -0.500177 -1.279873 1.745095 -2.076457 -1.071465 -2.188021 1.786161 -0.425017 -4.748254 1.501921 -4.776302 0.478011 2.635766
wb_dma/wire_ch1_txsz 1.704445 1.796515 1.803495 1.819022 -0.193919 0.857643 0.973190 1.015893 0.287562 -0.824857 -2.850893 1.887632 -0.852052 -3.034202 -0.502305 2.819118 0.681281 -2.612456 -1.704073 -0.433674
wb_dma_rf/inst_u9 0.664918 -1.393356 3.270220 -2.345737 0.717971 -1.184661 0.763308 -3.125175 1.522938 1.329571 -0.519211 2.710741 -0.707900 1.245762 0.273747 -0.106497 -2.016834 1.145607 -0.748773 2.181777
wb_dma_rf/inst_u8 0.717690 -1.501150 3.246421 -2.412896 0.802785 -1.141391 0.746600 -3.227494 1.563293 1.319646 -0.385973 2.667485 -0.633071 1.282173 0.268114 -0.095394 -2.086437 1.308127 -0.783965 2.253105
wb_dma_rf/inst_u7 -0.699863 0.126202 -1.794973 2.270266 1.887414 1.928072 0.501888 2.316932 -1.774434 -0.875501 -1.141800 -0.873533 2.511110 0.585555 1.362137 0.109064 4.083854 -0.653772 -3.304608 1.653031
wb_dma_rf/inst_u6 -0.511585 -0.106847 -1.779443 2.244103 1.926610 1.663562 0.581333 2.315028 -1.641224 -0.592687 -1.175652 -0.802058 2.475516 0.576927 1.564487 0.434797 3.978709 -0.771751 -3.262364 1.460432
wb_dma_rf/inst_u5 -0.529595 0.087811 -1.710848 2.318963 1.927931 1.854278 0.505135 2.347176 -1.666367 -0.609028 -1.198682 -0.735604 2.438451 0.669991 1.330343 0.231436 4.039859 -0.766019 -3.131555 1.690009
wb_dma_rf/inst_u4 -0.830059 0.205860 -1.949871 2.012048 2.001451 1.853007 0.454844 2.275317 -1.905052 -0.773243 -1.158677 -1.053011 2.629935 0.685462 1.718193 -0.065506 4.228104 -0.659664 -3.314224 1.831781
wb_dma_rf/inst_u3 -0.710542 -0.055954 -1.545541 2.158901 1.897907 1.689610 0.477659 2.205437 -1.724335 -0.605906 -1.256469 -0.780661 2.503226 0.656933 1.645057 0.314664 3.976024 -0.632667 -3.300801 1.550737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.016773 -1.510152 0.433990 -2.963863 -0.056049 -1.908973 0.095170 -2.570923 0.482252 1.987786 0.621522 0.246240 1.039072 1.887043 1.891474 -0.677452 0.568497 1.265660 -0.044842 2.546936
wb_dma_rf/inst_u1 -0.733752 -0.047306 -1.680668 2.293033 1.960535 1.819168 0.542845 2.309448 -1.708597 -0.789145 -1.183106 -0.752827 2.475551 0.677092 1.352004 0.232426 4.004500 -0.557132 -3.321717 1.577824
wb_dma_rf/inst_u0 -1.868838 0.821205 -0.276259 3.580825 -0.145459 2.070721 0.733862 1.928758 -3.710736 -1.521872 -2.245399 -1.996490 2.156780 0.410177 1.027912 -1.777056 4.190335 -2.721782 -3.478940 1.108421
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -1.042963 -0.648014 1.822080 -3.181584 1.706353 -0.108231 0.638699 -2.650743 -0.926721 -2.832586 -0.554862 -2.766479 0.927245 -4.283901 4.300462 0.467886 -0.648744 1.058941 -3.758135 0.111778
wb_dma_inc30r/assign_2_out -1.991757 -0.398365 0.697916 -3.279031 0.404374 0.803289 1.632407 -0.220347 -1.227306 -5.920038 2.030796 -1.157850 1.963828 -2.161270 1.240808 -1.210720 -0.352101 3.830192 0.041533 -0.311211
wb_dma/wire_mast1_din 4.283494 0.594533 -1.240544 0.896939 0.318239 0.034671 -0.264537 0.257431 0.857592 0.524416 -0.716586 -1.058256 -0.695420 -4.086025 1.550387 4.722548 0.111947 -1.964684 -1.729061 -1.035899
wb_dma_ch_sel/assign_2_pri0 1.994043 -1.616488 -0.599450 -3.080060 2.302545 -0.131842 -0.131388 -3.788575 -0.012344 -0.758454 2.546936 -0.909594 -0.986471 1.299983 1.199227 -1.115350 -3.078560 3.269683 -1.412541 2.378692
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.317961 -1.756829 0.569776 -4.184058 -1.075916 -2.892698 1.058151 -2.941437 0.180323 1.638403 0.868624 -1.228235 1.954175 -1.424758 3.111101 -2.262017 1.430407 -1.027269 0.138611 4.140217
wb_dma_rf/input_de_adr0_we -0.169678 -0.776702 0.585441 -0.521728 -1.484655 -1.510160 0.012076 -0.164343 1.043084 2.420922 -0.019927 1.480588 0.873741 1.569176 -0.370515 0.623952 1.157237 0.038750 1.528939 0.432267
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.688401 -2.190876 -0.061405 2.604238 0.684253 -0.617360 0.078375 0.556246 0.452121 1.264339 0.498970 2.630003 0.228881 0.967223 -2.172284 -0.376277 -1.757549 1.829128 -1.435485 0.794463
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.959696 -1.018970 -1.910280 4.101694 0.095534 0.359300 -0.588057 1.843233 -2.504480 0.051847 -2.225333 -0.330112 -0.458978 0.796907 0.941398 0.657982 4.157883 -3.219944 -4.716568 0.087838
wb_dma_ch_sel/always_48/case_1/cond 0.742464 -0.093098 2.901174 0.484910 0.748841 0.674067 0.607194 -0.653760 1.151312 -0.479715 -1.027561 2.552634 -1.608010 -0.557287 -1.650160 0.648237 -2.645252 0.139343 -0.685445 -0.248474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.226365 -1.700782 0.421940 -4.235368 -1.106154 -2.846110 1.077553 -2.916491 0.096017 1.540560 0.981534 -1.331732 2.002232 -1.466866 3.121576 -2.346967 1.424951 -0.985933 0.188873 4.054548
wb_dma_rf/input_wb_rf_we -1.969846 -0.399322 -2.030787 2.886985 -1.635767 1.302732 -1.263853 1.310488 0.218109 -0.283609 -1.208157 -0.577147 5.030627 -1.995013 0.283855 -3.079487 2.529873 -0.981409 -5.913961 0.492951
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.766313 -0.051416 2.943294 0.446644 0.783951 0.691447 0.591430 -0.745140 1.122032 -0.463893 -1.014223 2.605263 -1.663537 -0.543621 -1.680562 0.694527 -2.700980 0.203155 -0.698245 -0.223636
wb_dma/assign_7_pt0_sel_i -1.050600 0.334470 -0.608511 2.162385 1.951330 1.936452 2.304124 1.700513 -3.884158 -3.672624 -1.815795 2.012274 0.696506 0.102245 0.045486 -1.368348 2.359048 -2.775217 -2.820685 -0.027377
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.156294 -1.451326 -0.682014 1.253647 1.127976 0.884094 0.300813 -0.575635 0.429549 -2.114434 3.285826 -1.576925 -1.150880 -0.453332 -2.570154 -1.832696 -2.944162 2.455256 0.329993 -0.099794
wb_dma_wb_mast/wire_mast_pt_out 1.007375 0.970638 -1.590392 2.895200 -1.201148 1.013874 0.533549 0.984281 -1.420855 -1.439553 -1.602293 -0.415966 -1.760461 1.094611 -0.690854 -1.132420 1.145617 -2.181212 -2.237899 1.549310
assert_wb_dma_ch_arb/input_state 0.224251 -0.749432 -0.108426 -2.648228 1.537334 -0.509402 0.085347 -2.572786 -0.419516 -0.320804 0.732756 -1.274396 0.065646 0.348538 2.319695 -1.404084 -0.733529 1.316423 -1.487823 2.175750
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.786772 -0.865570 -0.544483 -0.444195 0.769701 0.364129 -0.308350 -1.279159 0.427050 -0.354341 1.862513 0.316070 -1.099994 0.954981 -1.107126 0.323790 -2.364400 1.960611 0.033950 0.210401
wb_dma/wire_ch0_csr -0.611273 0.667793 1.837175 -1.060075 -0.064826 3.042450 -0.590116 0.171159 -3.842799 -0.850695 -2.372546 0.349767 1.947279 0.775610 2.639621 1.831217 2.293177 -1.748941 -3.235737 -0.077149
wb_dma_de/assign_69_de_adr0/expr_1 -4.736720 -2.992304 -0.100434 1.260839 -0.416068 -2.447858 1.395348 1.371698 -0.713198 2.249043 -2.006988 1.204315 4.289855 2.946685 2.632058 -0.274948 3.211123 1.189153 -2.758053 0.546817
wb_dma_wb_slv/wire_pt_sel 0.700862 -0.094581 -2.687323 3.701215 -1.388041 0.568535 5.078062 2.278583 -5.530913 -5.401596 -3.713255 -2.512680 1.093070 -1.521015 3.825883 -1.177778 4.350437 -6.849718 -5.531605 0.685965
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -2.208285 0.468955 2.996142 0.568845 1.292475 1.711034 -0.098875 -1.242096 -1.676380 0.074328 -2.725776 0.541580 -3.162563 4.511001 0.144699 1.262933 0.423153 -2.209944 -0.604838 -0.984812
wb_dma_ch_sel/wire_de_start 0.026287 5.467278 2.291364 -1.974516 -0.810113 1.631964 -1.579208 -1.768617 -2.245571 -1.835435 -1.205114 1.848549 -1.411148 -0.855190 -2.082681 0.038303 3.779462 -0.154091 0.762016 2.683319
wb_dma_wb_mast/assign_3_mast_drdy 4.608529 0.628911 -0.929663 0.303872 2.752836 0.068188 1.224212 -2.175054 2.549278 1.074165 0.812578 0.410317 -1.524756 1.207341 -0.809322 2.642769 2.221689 0.136110 -0.912611 4.703581
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.883945 1.628145 -1.665682 -0.792785 1.814773 1.903948 -2.176493 -2.528168 -1.867472 -0.098724 0.624168 -0.938787 -0.954493 0.473106 1.286005 1.937974 -1.082807 1.856732 -3.171271 1.216928
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.080391 -1.491576 0.422360 -2.984115 -0.035464 -1.935028 0.006039 -2.665865 0.503528 2.104159 0.652820 0.210073 1.007536 1.954643 1.938926 -0.683528 0.560467 1.286037 -0.074616 2.561810
wb_dma_de/always_5/stmt_1 0.352968 0.593159 0.110492 -1.711349 1.994768 1.320955 -2.277913 -3.055450 -1.371391 0.752151 0.651842 -0.541025 -0.708880 1.877239 1.187477 -0.294908 -2.133544 2.642585 -2.199342 1.331506
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.399621 1.062511 1.415752 -0.333866 0.007699 0.396267 1.375929 0.626534 -0.116426 -1.858201 -1.886312 0.859303 -0.990942 -1.100248 0.220057 -0.791709 -0.765995 -1.880853 -0.029935 -0.725709
wb_dma_de/input_mast1_err 0.717671 -1.570580 3.234913 -2.238564 0.767468 -1.137075 0.695243 -3.154155 1.558825 1.414456 -0.437133 2.731500 -0.573691 1.342786 0.172662 -0.010532 -1.953456 1.348583 -0.847163 2.246791
wb_dma_de/reg_mast0_adr 2.288729 1.757819 -2.238077 1.836682 1.795563 0.574728 -0.263112 0.143489 1.518085 1.301094 1.065838 -2.416770 -0.451896 -0.014389 -1.599407 -1.409274 4.442215 -1.725135 0.947465 4.442441
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 4.520473 -0.797208 0.158297 1.155341 -1.044116 -0.758041 -0.638871 -0.896671 1.741817 2.899081 0.849723 2.694794 0.045103 0.550938 -1.999217 4.406902 0.424701 1.149435 -0.022875 0.832818
wb_dma_ch_rf/assign_15_ch_am0_we -0.917840 -0.053091 -1.030347 -1.650146 1.304743 0.062056 0.624418 -0.713917 1.728712 1.411343 -0.252485 -1.343880 0.322499 0.760277 2.462322 2.276632 -0.548922 -0.745032 -0.157144 -0.792058
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.226679 -1.148472 1.499533 0.805546 0.767082 0.269853 -0.783070 -1.376713 1.300583 1.437490 0.898490 1.715322 -0.576150 0.525113 -1.870076 1.482404 -1.904702 2.091636 -0.660038 0.556683
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.768501 -0.843748 -0.503064 -0.430242 0.761286 0.359309 -0.289874 -1.212790 0.452074 -0.351205 1.764682 0.329708 -1.065215 0.895639 -1.083667 0.308664 -2.300356 1.870740 0.050589 0.162876
wb_dma_rf/inst_u2 -0.629537 -0.294020 -2.811087 2.806711 2.313777 1.818979 0.127142 3.309133 -1.316758 -0.450317 -1.391223 -0.752624 3.296115 0.405147 1.288219 -0.081566 4.112336 -0.680714 -4.127949 1.102835
wb_dma_ch_rf/wire_ch_adr1_dewe 0.642218 0.756824 -0.181128 0.005107 -0.625957 -0.369572 -0.550257 0.141658 0.087854 0.615888 -0.077884 -0.863177 0.044088 -1.657382 -0.412882 -2.309682 1.180561 -1.696624 0.797473 1.487613
wb_dma_ch_rf/always_17/if_1 0.785624 3.533959 0.950385 0.987178 0.982044 3.173783 -1.435431 -1.669608 -2.422755 -2.998028 -0.247844 -1.029148 -1.307652 -2.781377 -1.244943 -1.269384 -1.267040 0.869922 -3.309438 1.220975
wb_dma_de/assign_71_de_csr 4.116360 -1.910540 0.266559 3.674728 0.606666 2.005052 -0.428466 -0.364510 0.296703 0.513613 0.064054 0.539713 -1.232246 1.032507 -1.526339 4.474273 -0.868787 -0.325526 -3.021440 -1.116233
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.405459 1.021329 1.429660 -0.342709 0.027429 0.402520 1.389265 0.622506 -0.085297 -1.830973 -1.882586 0.850632 -0.984235 -1.090348 0.205259 -0.770563 -0.717253 -1.868490 -0.053401 -0.697431
wb_dma_ch_sel/always_42/case_1 -0.389766 -1.506290 -0.277207 -0.042747 1.049799 0.904745 -0.014554 2.025578 -2.922657 1.002679 -3.835904 -0.275304 1.350272 1.545425 5.877468 2.630888 0.206866 -2.769639 -3.402004 -2.231900
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.538951 -0.862563 1.796157 3.215989 -1.942729 1.105109 -1.522699 -1.076599 0.419259 2.727992 -0.334697 2.571820 0.093682 1.586218 -2.814605 4.237274 1.141813 0.064676 -1.964068 0.284661
wb_dma_ch_sel/always_6/stmt_1 4.413149 0.995321 1.361858 1.382051 -2.045623 -0.038024 -1.891843 -1.457199 0.940574 2.964514 0.384802 3.459147 0.432942 -0.444226 -3.109926 3.708107 1.218401 1.535614 -0.587605 1.785186
wb_dma_ch_rf/reg_ch_chk_sz_r -1.160994 1.820676 1.423553 -1.990611 1.998758 1.805547 -0.933157 -2.280887 -1.519336 -1.134143 -1.330030 0.208085 -1.778318 0.811420 1.402992 -1.099656 -2.892918 0.625031 -2.101795 0.354363
wb_dma_ch_sel/always_3/stmt_1 4.312871 -1.392486 -0.504053 0.886143 2.267444 0.798202 -0.045755 -2.502260 0.305770 -1.329566 2.826618 -1.800891 -0.708696 -1.993886 -0.890196 0.406560 -1.865967 2.845548 -2.766762 2.252809
wb_dma/wire_pointer2_s -0.191767 -0.259896 -2.135795 2.322646 0.184805 0.511443 -0.102543 2.021686 -0.610119 -0.461222 -0.505092 -0.432948 1.287065 -0.205909 -0.466019 -0.837345 1.500297 -0.720173 -2.089715 -0.228226
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.747994 -0.072139 2.872676 0.439011 0.778380 0.691625 0.632859 -0.719058 1.121314 -0.586533 -1.050321 2.548174 -1.643299 -0.608101 -1.575685 0.648669 -2.627441 0.129696 -0.719205 -0.203024
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.255390 1.046948 -1.803665 2.911337 -1.953831 0.760079 2.790483 1.529803 -1.933159 -3.005613 -1.834068 -2.392292 -2.349033 1.731249 0.070997 -1.156443 1.758479 -4.002208 -0.830102 0.843009
wb_dma_ch_rf/input_de_txsz 2.541376 1.960101 -3.583826 -2.031084 1.680171 1.847396 -1.706763 -2.380706 -2.573478 -1.599771 1.500704 -2.322042 -1.415183 0.696367 2.043000 0.927589 -1.426342 1.585440 -2.328396 0.839740
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.653751 -2.069283 -0.036273 2.480486 0.663165 -0.596114 0.039714 0.461982 0.383695 1.284572 0.450275 2.524767 0.246296 0.977923 -2.088329 -0.428677 -1.683747 1.779413 -1.432445 0.890686
wb_dma_wb_if/input_pt_sel_i 1.407410 -0.051239 -1.679867 2.260827 1.704545 1.496351 2.582977 1.818505 -4.262640 -3.450464 -1.883431 0.842355 1.508864 -2.764544 1.958137 1.136787 2.849091 -3.964174 -4.344844 -0.639805
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.082149 -1.458668 0.377976 -3.032772 0.053409 -1.886597 0.067517 -2.679326 0.511093 1.897078 0.690664 0.108354 0.964107 1.870081 1.995890 -0.748006 0.455011 1.317940 -0.074640 2.557377
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.273754 -1.181626 1.516746 0.798583 0.790395 0.234734 -0.803317 -1.372233 1.331503 1.438015 0.953074 1.774455 -0.622952 0.509112 -1.937758 1.523457 -2.003858 2.181199 -0.612017 0.506319
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 6.004398 1.042796 -2.539648 3.476834 2.768734 1.635405 -0.287724 -0.488887 2.074013 1.043652 1.912821 -0.542194 -1.325045 0.401222 -2.712978 4.212324 2.486157 0.846838 -1.204359 3.167160
wb_dma/wire_mast0_go -1.495279 1.081701 1.466114 -0.345869 0.019392 0.406232 1.417826 0.704991 -0.122643 -1.938772 -2.015563 0.876807 -1.013590 -1.154940 0.217375 -0.851137 -0.767896 -2.028561 -0.070992 -0.822030
wb_dma_ch_rf/always_1/stmt_1 -2.224338 1.712633 -0.718843 -0.434463 -1.763663 0.066982 -1.675461 0.647282 -1.155910 2.233879 -0.928941 0.488221 0.705487 2.731270 0.342915 0.309566 1.657634 -0.641049 1.440597 -0.964761
wb_dma_ch_rf/always_10/if_1 0.793434 -1.559921 3.247300 -2.405677 0.820690 -1.215859 0.715882 -3.244926 1.661112 1.394617 -0.321083 2.794563 -0.722835 1.393921 0.156893 -0.026569 -2.137029 1.447860 -0.726408 2.278951
wb_dma_ch_sel/assign_165_req_p1 -1.459568 1.117253 1.446763 -0.342097 0.026567 0.439530 1.360570 0.656552 -0.159419 -1.917118 -1.982729 0.824703 -1.029778 -1.094790 0.246721 -0.781440 -0.759547 -1.983716 -0.062461 -0.768118
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.212014 1.705120 1.456333 -1.914951 2.037584 1.808283 -0.829417 -2.227308 -1.536813 -1.278946 -1.331940 0.249892 -1.692544 0.772233 1.347741 -1.160685 -2.847497 0.613264 -2.249880 0.419680
wb_dma_de/always_23/block_1/case_1/block_8/if_2 4.372838 0.231589 -2.305118 0.417203 0.565112 0.842956 -0.195970 -0.705871 -0.047216 -1.163648 1.815644 -0.196824 -1.358115 -0.620290 -0.915316 2.620230 -1.285221 1.054326 -0.859685 0.099985
wb_dma_de/always_23/block_1/case_1/block_8/if_3 4.351405 0.961655 1.271956 1.373165 -1.985231 -0.024126 -1.879596 -1.474466 0.873557 2.911495 0.467077 3.363073 0.462105 -0.336612 -3.068642 3.596915 1.215075 1.597271 -0.619838 1.856717
wb_dma_de/always_23/block_1/case_1/block_8/if_1 4.891163 -0.112131 -0.370630 1.632607 0.553338 0.706815 -0.715164 -0.820577 0.803518 0.609101 0.981286 1.247203 -0.848110 -1.028445 -1.686706 3.843045 -0.869145 1.256634 -1.560394 0.461362
wb_dma_ch_sel/always_2/stmt_1 1.999862 -1.592586 -0.682739 -2.977871 2.287441 -0.123701 -0.193476 -3.738723 -0.011100 -0.773850 2.528110 -0.947519 -1.026255 1.270692 1.147685 -1.094087 -3.054701 3.196452 -1.425533 2.273545
wb_dma_ch_sel/assign_115_valid 0.116614 -0.173217 0.680266 -2.003742 0.465555 -0.182717 -2.256483 -3.019570 -0.299266 3.140488 0.506417 0.970831 0.190738 3.367618 0.770863 0.392934 -0.844536 2.563048 -0.683757 1.618670
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -4.022862 -0.969498 1.387690 -0.402123 2.652406 2.483313 0.112559 -2.327718 -1.279233 -4.157569 -2.085893 -1.812662 -2.313701 1.465628 3.024906 3.136133 -2.435880 1.019135 -5.545011 -3.903678
wb_dma/wire_de_txsz 2.428669 3.726221 -2.542914 -1.707004 0.601460 2.477803 -2.856752 -2.795338 -3.360892 -1.533919 1.017937 -1.559011 -0.940071 -0.247962 0.957128 0.308483 -0.503420 1.874383 -2.835382 1.803064
wb_dma_wb_slv/input_slv_pt_in 0.903452 1.017271 -1.659426 2.907959 -1.205303 0.979829 0.549670 1.056071 -1.463037 -1.526740 -1.663824 -0.466172 -1.727949 1.102535 -0.669042 -1.206023 1.206797 -2.230837 -2.220925 1.529764
assert_wb_dma_ch_sel/input_ch0_csr 1.784822 -0.822228 -0.540778 -0.459871 0.788873 0.338189 -0.302705 -1.289160 0.465392 -0.391994 1.876247 0.313994 -1.139352 0.893850 -1.097557 0.305442 -2.408307 1.941821 0.093332 0.167500
wb_dma_de/always_23/block_1/case_1/block_7/if_1 5.682613 2.684283 -1.436677 3.718798 1.632858 2.191365 -1.418977 -0.932515 1.292466 1.095789 1.455650 0.194844 -0.834081 -0.508084 -3.757224 3.398595 3.324881 1.167394 -1.684115 4.058679
wb_dma_ch_sel/assign_149_req_p0 0.848034 0.682543 0.499432 -1.890448 -0.023228 -0.329083 -2.897491 -2.963189 -0.378401 3.635907 0.443758 0.051379 0.157092 1.828413 0.323545 -1.798136 0.255647 0.927081 -0.085387 3.129606
wb_dma_de/wire_adr0_cnt_next -3.818856 -1.343933 -1.592469 -0.588326 0.748004 0.462445 2.543741 1.949552 -0.647780 -2.462237 0.464758 1.288329 5.070576 1.229292 1.325739 0.205996 2.892314 2.856331 -2.402575 0.690764
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.291075 0.245317 2.354591 0.182224 2.548412 1.015589 0.971529 -2.286840 0.077699 -1.516858 -0.590816 -3.758640 -0.945398 -0.210776 1.303122 2.817314 4.855371 -0.779610 -1.645909 1.355519
wb_dma_ch_rf/always_23/if_1/block_1 0.044283 0.227890 -0.101261 1.633979 -0.123257 0.242313 -0.157554 0.649349 0.136022 -0.884520 1.306497 -2.551549 -0.074552 -2.834850 -1.929784 -4.118540 0.484798 -0.970905 0.958724 1.222546
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.639418 -2.119695 -0.036023 2.560157 0.649245 -0.580084 0.104365 0.549238 0.401101 1.187299 0.439722 2.505827 0.274075 0.926241 -2.106272 -0.367692 -1.604251 1.733502 -1.479901 0.776420
wb_dma_rf/wire_ch0_txsz 1.634208 4.755712 -1.657232 1.492873 0.213870 2.956466 -4.356971 -1.276598 -2.420215 0.195645 0.392670 -0.027405 -0.465398 -2.344407 -1.680694 -0.227272 0.171116 1.192358 -2.778330 1.340018
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.363766 -1.987979 -0.718613 0.099113 -0.219562 -1.287183 -0.119286 -0.972601 -1.200559 1.179721 1.853263 -1.321738 1.656071 -0.579388 0.016129 -4.540187 -0.679556 0.751710 -0.792729 2.914119
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.378190 -1.926831 3.542417 2.538220 -1.644898 0.683420 -1.766502 -1.604414 1.067901 3.683133 -0.111557 3.230830 0.292923 3.106959 -3.344688 2.179479 0.011545 1.137460 -0.955067 0.371882
wb_dma_de/always_6/if_1/if_1 0.850629 3.827375 0.824208 0.763615 0.955790 3.166037 -1.601752 -1.683600 -2.381920 -2.836231 -0.204996 -1.134392 -1.512553 -2.933600 -1.185839 -1.284803 -1.440930 0.755565 -2.867847 1.094374
wb_dma_ch_sel/assign_128_req_p0 1.924850 0.845489 -1.900040 -3.962414 0.743674 0.511189 -0.857105 -2.973938 -2.609091 -1.289993 1.607676 -3.442909 -0.183020 -1.031016 3.061557 -3.054779 -1.368929 -0.124965 -1.097454 2.350289
wb_dma_de/assign_77_read_hold/expr_1 -1.512223 1.112172 1.447210 -0.338725 0.019280 0.435306 1.434586 0.655351 -0.172001 -1.939763 -1.999612 0.850859 -0.989909 -1.120903 0.264051 -0.827887 -0.712027 -2.000335 -0.073854 -0.765507
wb_dma_de/wire_de_adr0 -4.828118 -2.872771 -0.122141 1.333372 -0.474642 -2.403968 1.322835 1.478030 -0.787316 2.337377 -2.052908 1.199665 4.326814 2.991383 2.622591 -0.341659 3.279763 1.084484 -2.721330 0.588987
wb_dma_de/wire_de_adr1 -0.556083 -0.636655 -0.081634 1.658490 0.417546 0.507574 0.525984 0.629663 0.018977 -1.597272 1.430735 -1.811900 -0.054993 -1.264154 -1.508351 -1.969490 -0.592004 0.601793 0.221917 -0.259068
wb_dma_wb_mast/always_4 -1.422530 1.056236 1.429192 -0.346467 0.015636 0.373604 1.364442 0.652122 -0.100502 -1.817648 -1.885445 0.823136 -0.999836 -1.091668 0.221476 -0.757341 -0.734005 -1.876031 -0.019309 -0.766147
wb_dma_wb_mast/always_1 -0.947923 -0.981716 -1.824758 4.059332 0.139012 0.394209 -0.578041 1.729086 -2.311057 0.131669 -2.194255 -0.407098 -0.403412 0.802341 0.974229 0.900804 3.980854 -3.060663 -4.676427 0.001743
wb_dma_rf/wire_ch3_csr 0.259640 1.508839 -1.289296 0.438069 2.024861 2.625851 -0.918269 2.529048 -1.175627 0.431611 -1.803826 -0.237867 2.953618 0.365066 2.813718 2.314986 4.712176 -0.743119 -2.171191 1.398424
wb_dma_ch_rf/reg_ptr_valid 0.964954 -3.501641 1.888873 4.483877 1.160672 2.055696 -0.019905 -0.236818 0.790881 -0.321062 1.515065 -0.790604 -0.986590 1.182591 -3.218606 0.219985 -2.380277 1.083545 -1.798270 -1.271203
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.740881 -0.096299 2.859768 0.461907 0.788067 0.674696 0.601353 -0.692138 1.116220 -0.525432 -1.025899 2.511983 -1.553201 -0.562282 -1.583365 0.612604 -2.601613 0.136682 -0.710987 -0.206412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.276122 -1.674385 0.516648 -4.088280 -1.051307 -2.768134 1.048879 -2.860133 0.165320 1.526600 0.870379 -1.266139 1.887880 -1.478670 3.040185 -2.200936 1.391316 -1.037684 0.165292 4.014640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 2.287223 -1.700488 0.545517 -4.033704 -1.097057 -2.754239 1.032804 -2.872664 0.117701 1.633720 0.827192 -1.213149 1.925954 -1.385532 2.996185 -2.267101 1.474635 -1.112390 0.134484 4.047035
wb_dma_ch_sel/always_9/stmt_1 2.244457 -1.194618 1.494746 0.788833 0.770611 0.263496 -0.795892 -1.409822 1.275025 1.362424 0.940325 1.759152 -0.658064 0.531797 -1.903207 1.496736 -1.973924 2.102135 -0.673510 0.540694
wb_dma_rf/assign_6_csr_we/expr_1 -2.536951 -1.022753 3.185991 0.577540 -0.933431 0.975825 -2.680364 -2.178912 -0.992647 2.891177 -2.978313 1.846694 -0.912971 4.240611 0.217490 -1.981449 -2.297969 -1.353925 -2.641775 -1.234989
wb_dma_ch_sel/assign_154_req_p0 0.635782 0.655973 0.316155 -1.824636 -0.012457 -0.300083 -2.773818 -2.769264 -0.483693 3.453712 0.449188 0.005533 0.201686 1.898066 0.365020 -1.908874 0.367986 0.890605 -0.138883 3.023126
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.294594 3.232972 -2.903961 -2.447053 0.386550 1.222115 -2.890463 -2.142596 -1.412302 0.506263 1.114702 -1.743061 -2.139563 -0.319870 1.389723 1.911132 -2.209145 0.630702 0.116639 -0.314581
wb_dma/wire_ch5_csr -0.734350 0.095491 -1.794103 2.550354 2.017778 2.070978 0.489709 2.443709 -1.890639 -0.854117 -1.193170 -0.734923 2.553335 0.758539 1.283070 0.302477 4.113979 -0.590650 -3.509901 1.547414
wb_dma_ch_pri_enc/wire_pri10_out 0.750402 -0.080042 2.950489 0.435075 0.811669 0.695190 0.599720 -0.750195 1.159212 -0.517900 -1.012305 2.600825 -1.631610 -0.561959 -1.634377 0.647181 -2.657044 0.140364 -0.689599 -0.179071
wb_dma_ch_rf/assign_20_ch_done_we 1.278161 1.997757 0.038615 -1.535605 0.298145 0.807645 -0.898111 -1.814338 -1.011405 0.434260 -1.252140 1.195596 -1.064426 0.906347 1.161768 1.957132 -0.544743 -0.126306 -1.572398 0.697271
wb_dma_wb_mast/input_wb_ack_i 0.297476 1.297492 -2.465826 5.303667 0.879051 1.641943 0.420352 1.093436 -1.086406 -0.974485 -3.252258 -1.551417 -2.882073 1.647061 0.008876 -0.740937 4.723246 -4.741046 -5.463323 3.528097
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.802136 3.666746 1.036971 0.532958 1.019952 3.111211 -1.553141 -1.884900 -2.335655 -2.786812 -0.240061 -0.954619 -1.445013 -2.710488 -1.065166 -1.330231 -1.579516 0.992649 -3.030268 1.226293
wb_dma_rf/input_dma_rest -0.427354 -1.922677 0.602387 2.119523 0.132550 1.252102 0.210166 0.384084 -0.272324 0.024510 -0.715247 -0.571002 -0.437124 2.136617 -0.051999 0.959412 -0.159420 -1.398873 -1.387284 -1.645632
wb_dma_ch_sel/always_5/stmt_1 -0.679703 4.887238 2.225951 -2.015275 -0.222930 1.886922 -1.160303 -1.753100 -2.438866 -2.270889 -1.242275 2.509270 -1.148658 0.545642 -1.419759 2.047836 3.118836 1.366900 -0.086581 1.438475
wb_dma_ch_sel/always_40/case_1 0.992676 -3.487972 2.020329 4.458072 1.183049 1.990861 -0.100369 -0.282692 0.870262 -0.150471 1.404154 -0.796037 -0.996456 1.229067 -3.148612 0.355032 -2.356751 1.004524 -1.789670 -1.316882
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.617354 -0.581569 -0.073291 1.693953 0.383212 0.572334 0.506136 0.618657 -0.020577 -1.657573 1.344366 -1.893103 -0.076518 -1.310163 -1.437177 -2.021436 -0.526645 0.520053 0.207969 -0.275725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.099221 -1.431377 0.457476 -2.950447 -0.041105 -1.949128 0.011394 -2.618515 0.528334 2.094782 0.621675 0.196666 0.937913 1.848108 1.912497 -0.646903 0.524618 1.199976 -0.010604 2.539683
wb_dma/wire_de_csr 4.263548 -1.890934 0.103616 3.642178 0.647788 1.920683 -0.460459 -0.372082 0.368759 0.562515 0.186839 0.553921 -1.228617 1.005814 -1.573944 4.566736 -0.900812 -0.189851 -2.948129 -1.113455
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.192515 0.127635 2.401178 0.225773 2.427757 0.914170 0.790557 -2.216048 0.072592 -1.311354 -0.635423 -3.669846 -0.810687 -0.241643 1.388084 2.886949 4.797051 -0.699497 -1.606910 1.254682
wb_dma_ch_sel/always_37/if_1/if_1 -4.244898 -1.371373 1.951488 0.387896 -2.915985 1.525145 1.444964 -0.847339 -3.055917 -1.700207 -0.905700 -0.232694 3.778183 2.126741 1.156706 -1.302857 0.010516 0.582744 -3.865554 -0.972156
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.501285 1.122519 1.501452 -0.354945 0.028408 0.420888 1.435104 0.655667 -0.105364 -1.972142 -1.989603 0.898334 -1.075117 -1.153256 0.228308 -0.832142 -0.829564 -2.000651 -0.050911 -0.812462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.232155 -1.162469 1.461971 0.767494 0.739452 0.240196 -0.805664 -1.376617 1.249337 1.430146 0.907470 1.706001 -0.622073 0.516393 -1.828679 1.455279 -1.918713 2.105997 -0.615742 0.545724
wb_dma_de/always_23/block_1/case_1/block_9/if_2 4.292775 1.024686 1.207165 1.321289 -1.958702 -0.060616 -1.829202 -1.426332 0.861164 2.862923 0.430419 3.273427 0.417992 -0.415717 -2.992433 3.605286 1.263955 1.504834 -0.545701 1.807141
wb_dma_ch_rf/always_10/if_1/if_1 0.828547 -1.564211 3.236548 -2.399082 0.796984 -1.154386 0.739921 -3.250953 1.601855 1.339216 -0.320654 2.752705 -0.698806 1.379891 0.194351 -0.057372 -2.126500 1.415326 -0.754891 2.228842
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.825728 -0.103555 2.820492 0.404031 0.844781 0.693037 0.524196 -0.783107 1.093468 -0.442888 -0.909125 2.511929 -1.576380 -0.519747 -1.565360 0.654318 -2.673863 0.279122 -0.730960 -0.121472
wb_dma_ch_sel/input_ch3_adr0 -1.617619 -2.109806 -1.636487 2.997655 -1.057721 -0.618697 2.487038 1.128361 -2.201006 -2.569964 -0.475234 1.107476 0.025282 2.199091 -1.557676 -2.633988 0.476513 -1.005310 -2.704194 -0.031553
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.608676 -1.135368 1.828365 3.460252 -1.835414 1.137414 -1.464944 -0.969299 0.593351 2.833341 -0.320670 2.568490 0.029694 1.774922 -2.897568 4.384158 1.058590 0.040742 -1.969400 0.071123
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.334108 -1.232427 1.575811 0.807170 0.781707 0.259441 -0.817742 -1.423194 1.364239 1.462530 0.979778 1.828108 -0.676207 0.554915 -1.963382 1.570429 -2.019203 2.172816 -0.631262 0.555907
wb_dma_de/wire_de_txsz 2.399519 3.603475 -2.415027 -1.728629 0.651090 2.440281 -2.847845 -2.893155 -3.262494 -1.427869 1.071114 -1.505873 -0.932871 -0.157330 0.973531 0.285013 -0.443211 1.931719 -2.815663 1.898041
wb_dma_rf/input_de_adr1 -0.607458 -0.540945 -0.049207 1.735141 0.458162 0.640389 0.466288 0.624701 -0.016880 -1.768809 1.427324 -1.976469 -0.115677 -1.431744 -1.535037 -2.075535 -0.613890 0.552095 0.179995 -0.258550
wb_dma_rf/input_de_adr0 -5.867353 -1.452467 -1.363948 1.348459 -0.844964 -1.671121 1.389943 1.255080 -1.481563 0.480628 -2.803410 1.461211 1.853392 4.589375 1.981062 -0.497558 2.336552 -0.066544 -2.764225 -0.730046
wb_dma_de/always_2/if_1 -5.132677 -2.324562 0.622525 -0.174774 -0.489060 -1.708662 0.998452 0.813424 -0.743301 0.865869 -1.069918 2.468022 5.055939 2.978685 1.666052 0.007059 3.915751 3.376448 -2.507768 1.081410
wb_dma_ch_sel/assign_102_valid 0.015754 -0.086109 0.578741 -1.959517 0.430278 -0.064983 -2.259749 -2.948813 -0.468557 3.020826 0.508043 0.957160 0.207010 3.528165 0.743253 0.352958 -0.794767 2.546623 -0.731445 1.550309
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.375162 -2.738908 0.707170 1.175193 -0.977369 -0.321813 3.438050 -0.908894 1.196902 -1.116869 -0.088708 -2.501053 4.632945 -1.295089 2.072485 -0.294233 2.971149 -0.465515 -4.446495 2.763930
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.704011 -2.170037 -0.074961 2.498467 0.677590 -0.620749 0.071769 0.524567 0.445039 1.222004 0.571032 2.586518 0.151403 0.968130 -2.133943 -0.433067 -1.834997 1.862523 -1.398510 0.795080
wb_dma_wb_mast/assign_4_mast_err 0.650155 -1.434364 3.209784 -2.476529 0.707055 -1.227872 0.677533 -3.154707 1.547830 1.403144 -0.467452 2.608093 -0.600852 1.226116 0.371185 -0.135817 -1.978113 1.192278 -0.658538 2.217981
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 4.518621 -0.803849 0.176826 1.223508 -0.964902 -0.712108 -0.654900 -0.848971 1.737481 2.854484 0.836052 2.671825 0.010710 0.507776 -1.975733 4.388749 0.416146 1.094930 -0.081084 0.820218
wb_dma_ch_rf/always_2/if_1 0.977204 -3.490755 1.866435 4.387494 1.194604 2.005096 -0.002982 -0.277873 0.832176 -0.374707 1.559710 -0.921706 -1.053743 1.147360 -3.186068 0.152249 -2.528509 1.102251 -1.718730 -1.346637
wb_dma/input_wb1_err_i 0.795058 -1.539280 3.276091 -2.314884 0.790511 -1.137899 0.716336 -3.184414 1.594625 1.364260 -0.367846 2.794466 -0.676107 1.331378 0.170153 -0.008799 -2.110741 1.371942 -0.763556 2.203635
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.424936 -1.936848 -0.710456 -0.139826 -0.239266 -1.361663 -0.194826 -1.039397 -1.223923 1.255640 1.950369 -1.476442 1.816861 -0.753514 0.190624 -4.571894 -0.655923 0.748402 -0.720818 2.999762
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.689640 0.602394 0.388674 -1.670178 -0.078580 -0.275129 -2.779306 -2.782584 -0.405284 3.448006 0.436637 0.104526 0.210941 1.883045 0.212599 -1.824084 0.356508 0.924196 -0.153265 3.027057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.115006 -1.513682 0.443217 -3.059432 0.010290 -1.958976 0.073800 -2.711939 0.516720 2.046220 0.695924 0.209116 0.947295 1.969890 1.961009 -0.706457 0.446386 1.330965 -0.053114 2.593033
wb_dma_ch_sel/assign_121_valid 0.084924 -0.219985 0.578160 -2.033486 0.408548 -0.198138 -2.217763 -3.017501 -0.344062 3.094810 0.632637 0.923482 0.206280 3.562568 0.734761 0.312846 -0.854267 2.619247 -0.599447 1.630899
wb_dma_ch_sel/assign_4_pri1 0.313479 0.226692 0.878308 -0.800299 0.789561 0.747029 1.092691 -0.600995 0.271296 -2.264102 -0.089472 1.142016 -2.071038 -0.182097 -0.821299 -0.503510 -3.077304 -0.007526 0.004435 -0.542475
wb_dma_de/always_2/if_1/cond -0.964058 -0.402669 1.220657 -2.416772 -1.557040 -0.939205 -0.098656 -0.623555 1.119063 0.535269 1.223891 3.069839 2.002101 1.804798 -1.294554 1.073442 1.818951 3.002179 2.035761 0.709911
wb_dma_ch_rf/reg_ch_csr_r -1.308342 -0.750347 1.433265 1.631160 0.771015 1.135103 4.382926 -0.834663 0.141602 -2.256718 0.107022 -2.951497 0.768067 0.731964 0.072285 1.732258 4.316115 -1.852215 -1.565823 2.267044
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.707159 -0.020826 2.867688 0.418780 0.753747 0.693829 0.633778 -0.670039 1.083161 -0.549194 -1.077918 2.493450 -1.657612 -0.576957 -1.548488 0.622345 -2.622655 0.055490 -0.654332 -0.255633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.313385 -1.672122 0.590230 -4.208020 -1.154125 -2.811638 0.968236 -2.951339 0.151284 1.694298 0.837177 -1.235455 1.983456 -1.437123 3.103457 -2.248211 1.489641 -1.071146 0.149812 4.153693
wb_dma_wb_if/wire_slv_we -1.507715 -1.517874 -1.668335 3.130848 -1.564867 0.481102 -0.537307 1.261644 0.817694 -0.690436 -1.318219 -0.025649 4.688914 -2.421091 0.136712 -3.223985 2.399247 -1.115098 -6.235243 0.774981
wb_dma_de/assign_70_de_adr1 -0.553979 -0.586582 -0.039646 1.630515 0.401715 0.538104 0.495930 0.616264 0.049358 -1.540952 1.372388 -1.781635 -0.051265 -1.266440 -1.475311 -1.952672 -0.533187 0.591586 0.261503 -0.240744
wb_dma_ch_sel/always_38/case_1/stmt_4 4.851109 -0.035227 -0.258968 1.647941 0.557859 0.747626 -0.704097 -0.812067 0.805098 0.677716 0.857326 1.265950 -0.847383 -1.071261 -1.639070 3.860186 -0.777448 1.203045 -1.600999 0.491160
wb_dma_ch_sel/reg_ch_sel_r -4.070963 -1.310056 2.044408 0.734332 -3.100596 1.534811 1.395357 -0.828433 -3.055721 -1.443851 -0.950848 -0.119183 3.897876 2.063839 0.902348 -1.373198 0.153003 0.454999 -3.981867 -0.819644
wb_dma_ch_sel/always_38/case_1/stmt_1 1.071102 4.432981 0.913859 -1.593284 -0.935719 1.120471 -2.741696 -2.092181 -2.178574 -0.212633 0.539755 1.015231 -0.347661 0.043635 -2.200953 0.649240 4.520097 1.534593 0.974555 3.111674
wb_dma_ch_sel/always_38/case_1/stmt_3 4.830257 -0.017093 -0.374329 1.645902 0.534857 0.758402 -0.669275 -0.782770 0.764391 0.555999 0.908517 1.254092 -0.897099 -1.045076 -1.653565 3.779671 -0.831239 1.160712 -1.532259 0.434547
wb_dma_ch_sel/always_38/case_1/stmt_2 3.238246 1.007268 1.075431 1.260548 0.545364 1.123290 0.680124 -0.165879 0.598359 -1.222207 -1.059708 2.044204 -1.765082 -2.057163 -1.364033 2.896442 -1.467344 -0.749437 -1.615331 -0.225874
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.512067 1.073505 1.422327 -0.337670 -0.013420 0.406254 1.390329 0.681235 -0.151711 -1.917872 -1.949224 0.780625 -0.972800 -1.093849 0.257575 -0.835540 -0.685988 -1.946695 -0.079227 -0.766945
wb_dma_ch_pri_enc/wire_pri30_out 0.869927 -0.095617 2.981897 0.411859 0.830863 0.677336 0.593415 -0.795599 1.191631 -0.515653 -0.990695 2.640419 -1.728446 -0.610818 -1.699490 0.746728 -2.877864 0.244814 -0.640937 -0.284643
wb_dma_ch_sel/reg_ch_sel_d 2.933088 -5.544432 2.324450 0.975555 -0.885909 -1.063421 4.036170 -1.082400 -0.223791 -2.613792 1.899325 0.726674 2.762156 -2.054764 -1.346470 -2.063857 0.935956 0.202985 -3.070546 2.920564
wb_dma_ch_rf/assign_14_ch_adr0_we -4.938695 -2.950104 -0.104933 1.142115 -0.383609 -2.481691 1.343900 1.423842 -0.604412 2.511636 -2.055886 1.080645 4.375419 2.994843 2.869792 -0.240548 3.177454 1.054854 -2.599813 0.455152
wb_dma_rf/wire_ch1_csr 0.146478 1.556296 -0.969779 0.492979 1.904525 2.504425 -0.941655 2.490870 -1.081432 0.588191 -2.015706 -0.026622 2.954445 0.283199 2.724260 2.399483 4.724289 -0.785479 -2.161184 1.400630
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.193315 -1.043286 1.390021 0.419967 0.505055 0.664928 0.180679 1.600814 1.236118 -0.630978 3.506286 0.070972 5.153414 -3.187283 -2.172699 -0.844801 2.470098 4.867107 1.149220 1.793781
wb_dma_rf/wire_pause_req -3.333037 -0.418669 3.234843 1.490458 -2.028635 2.561008 1.023013 -2.138042 -2.950318 -0.649960 -2.487170 -0.349915 -1.350196 5.395391 -0.709819 -1.781586 -0.105307 -4.000255 -2.429544 -0.776946
wb_dma_ch_sel/assign_95_valid -0.010502 3.214698 0.119279 -2.738049 2.014482 0.520070 -1.120654 -0.958619 0.623181 1.487179 -0.354775 -0.633814 4.190784 -1.410973 3.060440 2.181540 6.048021 2.727442 -1.129631 4.828384
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.081658 -1.320223 -0.594693 1.103025 1.124497 0.863640 0.191516 -0.624864 0.386941 -1.955002 3.109134 -1.556615 -1.081316 -0.419690 -2.414882 -1.712356 -2.781380 2.364131 0.300031 -0.065943
wb_dma_ch_rf/reg_ch_stop 0.810388 -1.573081 3.327436 -2.339533 0.752996 -1.227283 0.733985 -3.204121 1.685582 1.412226 -0.408057 2.863086 -0.710657 1.344450 0.130436 0.031431 -2.127037 1.347691 -0.715603 2.222522
wb_dma_ch_sel/assign_146_req_p0 0.728556 0.638942 0.441939 -1.597725 -0.162644 -0.302736 -2.720875 -2.669286 -0.407146 3.507866 0.376308 0.014860 0.276331 1.737980 0.196769 -1.849457 0.478279 0.754525 -0.154250 3.047484
wb_dma_ch_sel/always_45/case_1/stmt_1 0.587084 0.795810 -0.092653 0.077680 -0.585780 -0.297886 -0.591892 0.156818 0.041499 0.627685 -0.123397 -0.798494 0.022240 -1.555796 -0.422203 -2.235169 1.165312 -1.650502 0.692491 1.441911
wb_dma_de/input_dma_abort 0.615037 -1.585542 3.253142 -2.303897 0.718825 -1.276117 0.747524 -3.101276 1.576193 1.418188 -0.455241 2.660643 -0.489100 1.326930 0.332691 -0.107700 -1.851160 1.295820 -0.718162 2.253300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.685167 -0.024908 2.769736 0.462572 0.762174 0.712058 0.608479 -0.661394 1.053596 -0.577573 -1.022802 2.460941 -1.634219 -0.542537 -1.589077 0.623963 -2.635211 0.109807 -0.650090 -0.275306
wb_dma_de/input_adr1 0.681474 0.837036 -0.087987 0.017313 -0.593817 -0.325158 -0.609630 0.108911 0.053556 0.644899 -0.098888 -0.816468 0.044858 -1.615467 -0.445161 -2.292897 1.171314 -1.669985 0.771460 1.556932
wb_dma_de/input_adr0 -2.394377 -4.136212 1.414485 3.640505 -2.209862 -3.551189 0.885763 1.596965 -0.870953 3.605250 -0.919735 2.543276 4.498721 1.809705 -0.812396 -1.965662 4.042128 1.191864 -1.876231 1.798994
wb_dma_ch_arb/reg_next_state 2.777623 -5.334082 2.432383 0.847325 -0.816126 -0.998914 3.991062 -1.069177 -0.225718 -2.725611 1.846827 0.867816 2.834907 -2.136442 -1.375439 -1.905873 1.010078 0.374144 -3.111528 2.902967
wb_dma_wb_mast/input_wb_err_i 0.708399 -1.558413 3.155648 -2.242569 0.764542 -1.180571 0.721013 -3.099031 1.557728 1.369591 -0.430848 2.657238 -0.642709 1.368699 0.243673 -0.103618 -1.982623 1.307724 -0.732729 2.212450
wb_dma_wb_if/wire_wbs_data_o 4.375726 0.520081 -1.178450 0.786423 0.433523 0.015164 -0.297812 0.188668 1.025476 0.632087 -0.679184 -1.071668 -0.780789 -4.166741 1.622933 4.853974 -0.097914 -1.914557 -1.706673 -1.080769
wb_dma_de/assign_73_dma_busy -2.008945 0.849507 -0.704374 0.593218 -2.992926 2.909184 -0.610609 -1.860025 -3.348390 -1.406666 0.712759 -1.605780 0.153924 3.605096 -1.334167 -3.343558 -2.275836 -0.974287 -1.908180 -0.852475
wb_dma_de/always_22/if_1 -2.555663 0.153948 2.429359 0.631390 -0.421865 2.008487 1.198210 -2.830425 -0.575130 -1.414673 -0.399066 -4.403502 -0.096660 1.169193 0.500700 0.620229 3.342508 -2.317659 -2.026744 0.512660
wb_dma_rf/wire_ch2_csr 0.422185 1.447873 -1.162332 0.537799 2.071601 2.504596 -0.949058 2.416802 -1.123479 0.535193 -1.811345 -0.250924 2.978920 0.272690 2.779914 2.426804 4.912905 -0.625281 -2.213134 1.571981
wb_dma_de/input_de_start 0.001834 5.574816 2.304737 -1.826347 -0.822972 1.716127 -1.499514 -1.663925 -2.395849 -1.969661 -1.247134 1.921545 -1.268154 -0.922087 -2.122293 0.112447 4.157125 -0.175055 0.587979 2.801803
wb_dma_pri_enc_sub/always_3/if_1 0.777063 -0.097653 2.983718 0.403195 0.786212 0.660158 0.614361 -0.783321 1.186620 -0.474604 -1.013044 2.623198 -1.633600 -0.562762 -1.649672 0.674810 -2.746544 0.212787 -0.683864 -0.200492
wb_dma_ch_pri_enc/wire_pri28_out 0.747420 -0.075724 2.871968 0.526085 0.799306 0.652443 0.565393 -0.717924 1.117022 -0.391676 -0.988947 2.569496 -1.581044 -0.561911 -1.629140 0.694926 -2.561514 0.173061 -0.701063 -0.187442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.313461 -1.737302 0.567405 -4.158379 -1.135751 -2.816643 1.020350 -2.955035 0.185222 1.658158 0.882288 -1.104516 1.886057 -1.359261 2.967824 -2.169722 1.379402 -1.002396 0.214140 4.020366
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.520383 -2.090828 -0.736081 -0.109318 -0.296715 -1.536470 0.097587 -0.961890 -1.205355 1.227864 1.857744 -1.395634 1.924723 -0.993518 0.309395 -4.585537 -0.589482 0.597748 -0.761803 3.051162
wb_dma_ch_rf/always_25/if_1/if_1 -1.214417 0.446068 -0.279016 -0.700041 -0.637141 0.905254 -0.392615 1.170853 -1.143633 -3.122990 0.001157 3.276095 1.465003 0.042148 -1.318400 -0.579291 1.958281 2.052414 -1.003267 0.298178
wb_dma_ch_sel/assign_98_valid/expr_1 -2.465674 -0.019535 -0.829302 0.441679 1.773833 -0.272786 -0.261889 -0.696324 -0.280516 0.896377 1.665345 -1.767499 4.617364 0.826640 0.443602 -2.198536 5.592495 4.038226 -2.044138 5.116166
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.111032 -0.038898 1.043416 1.460776 0.797857 2.023872 3.558586 -0.815259 -0.754934 -2.072701 0.040259 -3.519616 1.303493 1.410451 0.564468 1.847085 4.626240 -1.649726 -1.926836 1.800844
wb_dma_ch_sel/reg_pointer 1.057875 -3.685490 2.043473 4.405273 1.208658 1.974728 -0.066090 -0.406594 0.927301 -0.143072 1.559093 -0.833343 -1.065593 1.320753 -3.169872 0.264013 -2.575809 1.163531 -1.769024 -1.280420
wb_dma_wb_if/input_wb_err_i 0.641197 -1.475961 3.275690 -2.436305 0.675796 -1.224707 0.728044 -3.187173 1.518441 1.427196 -0.477109 2.720520 -0.558052 1.351103 0.332477 -0.077863 -1.882215 1.278865 -0.761321 2.269700
wb_dma_rf/input_de_csr 4.062531 -1.772356 0.288532 3.559922 0.588788 1.953395 -0.405491 -0.346829 0.313448 0.476164 0.021641 0.582309 -1.257856 0.902976 -1.554903 4.418982 -0.829508 -0.367687 -2.936870 -1.075137
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.337620 1.077281 1.440038 -0.381510 0.014363 0.375887 1.338956 0.588721 -0.063266 -1.805824 -1.832128 0.858756 -1.041824 -1.094248 0.185073 -0.746701 -0.840163 -1.820546 0.015449 -0.728240
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.159102 -0.307068 -2.207985 2.378747 0.187593 0.476586 -0.187668 2.092572 -0.562594 -0.405296 -0.443411 -0.292000 1.388020 -0.189272 -0.614748 -0.883619 1.494235 -0.568927 -2.143884 -0.243592
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.652998 -0.014159 2.939079 0.443130 0.795910 0.720356 0.657603 -0.658229 1.100082 -0.584470 -1.134684 2.561678 -1.632347 -0.612972 -1.592682 0.637624 -2.639236 0.047064 -0.732751 -0.234415
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.426733 1.078638 1.402511 -0.318401 0.041561 0.399980 1.417605 0.627071 -0.123017 -1.903381 -1.898604 0.839116 -0.993471 -1.128197 0.232429 -0.808304 -0.771218 -1.936249 -0.050457 -0.758418
wb_dma_ch_rf/input_de_adr0_we -0.120146 -0.792012 0.578028 -0.438973 -1.563246 -1.494979 -0.008827 -0.153451 1.026315 2.477291 -0.053469 1.577980 0.882869 1.654211 -0.404105 0.718080 1.282983 -0.007028 1.515470 0.439240
wb_dma_ch_sel/assign_161_req_p1 -1.461107 1.065868 1.448749 -0.338886 0.000679 0.407234 1.403756 0.690059 -0.128047 -1.904889 -1.939459 0.824307 -1.054715 -1.109471 0.225382 -0.798631 -0.794356 -1.969099 -0.042347 -0.811274
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.370975 -0.865492 1.672781 1.465081 0.779364 1.077322 4.302125 -0.917256 0.307003 -2.069144 0.183255 -3.041555 0.805948 0.770545 0.162854 1.785717 4.289986 -1.720737 -1.285565 2.205301
wb_dma_ch_sel/assign_129_req_p0 2.082744 0.655013 -1.819797 -4.184546 0.728059 0.322706 -0.714272 -3.180283 -2.543012 -1.196652 1.698785 -3.496522 -0.032738 -1.165961 3.345355 -3.001703 -1.330239 -0.093466 -1.179636 2.528543
wb_dma_de/wire_de_ack 3.510054 -0.921808 1.725076 3.087773 -1.860157 1.060673 -1.466100 -1.042304 0.470724 2.668499 -0.216018 2.506844 0.100401 1.491665 -2.720927 4.042514 0.987188 0.138189 -1.868387 0.240784
wb_dma_ch_arb 1.719151 -3.719784 1.546760 0.463453 -0.844343 0.082835 2.440452 -0.863058 -1.539083 -2.241444 1.511039 0.132659 2.733692 -1.191613 -0.673444 -1.860012 0.898958 0.301666 -2.871662 1.924386
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.748908 -2.223950 0.071161 2.490958 0.688294 -0.626226 0.049374 0.444113 0.579451 1.331330 0.574355 2.619040 0.257429 0.946202 -2.179976 -0.267071 -1.792027 1.943783 -1.376394 0.824221
wb_dma_pri_enc_sub/always_3/if_1/cond -1.468384 1.056724 1.444779 -0.366284 0.028314 0.409722 1.428933 0.631092 -0.158144 -1.901435 -1.950438 0.816375 -0.977747 -1.105072 0.255726 -0.837565 -0.723219 -1.947084 -0.050610 -0.753103
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.240361 -1.493834 -0.670211 1.220620 1.234796 0.917322 0.219620 -0.680893 0.498585 -2.005267 3.336920 -1.572933 -1.188565 -0.390610 -2.654840 -1.719826 -3.034547 2.560857 0.317473 -0.071596
wb_dma/wire_de_txsz_we 3.131416 3.251073 -2.925733 -2.312382 0.353048 1.206404 -2.909679 -2.038866 -1.501625 0.562803 1.031262 -1.855248 -2.033414 -0.405213 1.501667 1.858687 -2.057802 0.495136 0.111021 -0.334929
wb_dma_ch_pri_enc/wire_pri16_out 0.654587 -0.021631 3.024858 0.482278 0.788294 0.667606 0.652215 -0.678073 1.124063 -0.522657 -1.187850 2.583076 -1.634027 -0.638991 -1.607215 0.591531 -2.638452 0.010923 -0.723566 -0.234191
wb_dma_ch_pri_enc 0.744290 -0.073075 2.936520 0.377956 0.769177 0.638273 0.620831 -0.729391 1.128198 -0.511144 -1.026760 2.548182 -1.618118 -0.589385 -1.599265 0.635757 -2.675048 0.127835 -0.686305 -0.183972
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.817118 -0.834408 -0.562331 -0.480450 0.801966 0.357948 -0.283219 -1.273499 0.434850 -0.386944 1.839725 0.318063 -1.112397 0.932126 -1.086671 0.312074 -2.384849 1.935124 0.080320 0.173521
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.526590 -0.491285 0.845238 -3.325901 2.272767 0.291194 1.239518 -3.075403 -0.187170 -2.651046 0.513706 -0.104121 -1.982537 0.110351 1.493392 -1.894577 -3.722845 1.209996 -1.507651 1.547552
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.307189 -1.643901 0.513536 -4.008833 -1.131318 -2.771899 1.028614 -2.794012 0.165481 1.599819 0.809233 -1.257643 1.899921 -1.484248 2.996530 -2.207274 1.533553 -1.195442 0.227656 4.007359
wb_dma_ch_pri_enc/wire_pri7_out 0.775172 -0.103743 2.905557 0.352504 0.808299 0.621275 0.596368 -0.807357 1.193853 -0.445139 -0.968797 2.579603 -1.638682 -0.540714 -1.622529 0.639350 -2.700416 0.207378 -0.627229 -0.171710
wb_dma_ch_sel/always_6/stmt_1/expr_1 4.400756 1.203895 1.276785 1.375695 -1.986915 0.067581 -1.999438 -1.525200 0.799388 2.919071 0.404206 3.352873 0.407265 -0.455787 -3.121853 3.661400 1.298860 1.556157 -0.632067 1.867662
wb_dma_wb_if/wire_mast_err 0.686871 -1.504408 3.390880 -2.289987 0.766543 -1.141058 0.760390 -3.172964 1.584565 1.298092 -0.517062 2.847834 -0.655764 1.308991 0.226106 -0.009782 -2.033772 1.268348 -0.838070 2.241514
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.108481 2.693796 -0.437909 1.051332 0.844676 2.698156 -2.828003 -2.285257 -2.308019 -1.028152 1.484362 -1.884892 -0.368564 -1.839351 -1.246729 -0.566173 -0.591766 2.569038 -2.961323 1.850191
wb_dma_wb_if/input_wb_cyc_i 2.733939 -0.019366 -3.522187 1.609951 -1.542414 -1.034010 1.268281 1.102457 -4.365574 -0.872935 -1.950107 -1.002553 1.618115 -1.601120 3.127970 -1.828805 3.982287 -5.158929 -2.829731 1.593108
wb_dma_ch_sel/assign_97_valid -0.877387 2.010812 0.289944 -2.760234 2.226371 0.203673 -2.635587 -1.724512 0.716054 3.412096 0.958507 -1.197757 5.104136 0.396778 2.712150 0.840051 6.279935 4.715614 -0.608620 5.642699
wb_dma/wire_mast0_drdy 2.601522 2.864993 -2.130587 0.471891 2.462900 1.504333 -0.247881 -1.339156 0.606813 0.915129 -0.129028 -0.427972 -1.545614 2.350288 -0.193265 2.382451 2.777139 -0.516155 -1.010631 3.465657
wb_dma_ch_pri_enc/wire_pri8_out 0.756012 -0.082688 2.957857 0.482465 0.811015 0.670363 0.617610 -0.683394 1.137351 -0.504554 -1.058846 2.624652 -1.632975 -0.610440 -1.651269 0.661085 -2.647246 0.136184 -0.718481 -0.190207
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.615972 -0.081651 2.921874 0.539891 0.734184 0.686241 0.693151 -0.645976 1.024316 -0.577176 -1.147643 2.531301 -1.510286 -0.580905 -1.550086 0.592410 -2.499198 0.033100 -0.776378 -0.223051
wb_dma_wb_if/wire_pt_sel_o 1.241883 -0.013564 -1.589881 2.351808 1.690582 1.652496 2.606053 1.902120 -4.440434 -3.627201 -1.878840 1.186128 1.555175 -2.507523 1.709981 0.996705 2.943132 -3.890004 -4.326994 -0.633403
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.475434 1.114250 1.400297 -0.268308 -0.032100 0.413822 1.387514 0.672293 -0.180438 -1.888960 -1.911211 0.811510 -1.009917 -1.120657 0.220158 -0.793882 -0.721473 -1.972132 -0.048939 -0.810198
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.597765 -2.056913 -0.041973 2.416001 0.672467 -0.590349 0.086965 0.498352 0.420923 1.256359 0.454412 2.499086 0.233674 0.931279 -2.043763 -0.375104 -1.699473 1.748719 -1.345427 0.811625
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.699184 -0.063390 3.047205 0.453224 0.771729 0.665272 0.650846 -0.710648 1.126525 -0.506252 -1.131682 2.612913 -1.649520 -0.629168 -1.639712 0.634210 -2.681428 0.072273 -0.738379 -0.262029
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.051728 0.146058 -0.178260 1.644909 -0.177318 0.182982 -0.090397 0.707650 0.159310 -0.992635 1.352999 -2.690033 -0.017401 -3.000513 -1.905679 -4.338655 0.495204 -1.065475 1.040922 1.260087
wb_dma_ch_pri_enc/wire_pri22_out 0.774886 -0.146228 2.859537 0.518043 0.799359 0.675453 0.587668 -0.724361 1.167301 -0.424352 -0.943988 2.532037 -1.543805 -0.526833 -1.636022 0.717486 -2.613443 0.251498 -0.724927 -0.154704
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.731755 -2.101571 0.002252 2.427819 0.690920 -0.548949 0.004684 0.365762 0.457489 1.287997 0.528398 2.582864 0.185646 0.978379 -2.110489 -0.320987 -1.755069 1.888849 -1.470056 0.853716
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.099030 -1.446221 0.447480 -2.969755 -0.004804 -1.873306 0.041700 -2.643383 0.515161 1.948329 0.643456 0.193662 0.908636 1.904804 1.858982 -0.666036 0.478402 1.263376 -0.095370 2.508363
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.764673 0.588280 0.425335 -1.970975 -0.106487 -0.400098 -2.805668 -2.914169 -0.333840 3.612391 0.555744 0.014430 0.164197 1.857270 0.352312 -1.859957 0.239755 0.943647 0.035808 3.064677
wb_dma_ch_sel/assign_135_req_p0 0.810153 0.480616 0.450746 -1.880968 -0.048446 -0.428322 -2.729262 -2.898549 -0.339281 3.552576 0.566940 0.032001 0.207752 1.862293 0.259972 -1.950277 0.252630 0.981112 0.005186 3.130294
wb_dma_ch_sel/wire_gnt_p0_d 3.787898 -6.151528 1.106061 1.176342 -1.068512 -1.311139 2.818206 -1.598538 -0.510267 -1.219925 3.270651 -0.282212 3.935698 -1.272647 -1.134927 -1.222150 2.186288 1.672357 -3.304686 3.514513
wb_dma_de/assign_20_adr0_cnt_next -0.860365 -0.048633 -0.952221 -1.675109 1.355055 0.037510 0.575971 -0.739893 1.728913 1.416041 -0.293067 -1.395535 0.310758 0.726710 2.579464 2.400983 -0.582512 -0.720953 -0.188777 -0.837865
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.095202 -0.349785 -1.922242 2.433342 1.838699 1.550728 1.594295 1.700402 -4.005446 -2.682288 -0.594943 1.032750 1.132585 0.489676 0.318355 -0.512023 2.665924 -1.958757 -2.266233 -0.281673
wb_dma_ch_sel/assign_153_req_p0 0.772922 0.543508 0.452625 -1.747843 -0.019295 -0.370117 -2.752455 -2.843792 -0.368247 3.563578 0.492214 0.063162 0.256935 1.858326 0.224150 -1.881499 0.365442 0.945296 -0.095480 3.126803
wb_dma_de/assign_82_rd_ack/expr_1 1.600027 2.662606 -0.072375 -1.194126 1.740215 2.139698 -0.931264 -1.950918 -1.821025 -1.617535 -1.232503 0.014964 -1.950940 -0.598161 1.423243 1.280471 -1.911889 0.020487 -3.028734 0.497504
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.176588 1.922215 0.196631 -1.650467 0.274380 0.751395 -0.746876 -1.869475 -0.980158 0.344269 -1.243586 1.263358 -1.068727 0.877729 1.187126 1.791683 -0.678997 -0.071326 -1.579429 0.719358
wb_dma_de/reg_de_csr_we 5.585745 -3.175198 0.646333 1.264903 2.347323 0.969136 -0.590250 -2.853275 1.105505 1.383437 0.042590 -1.225384 -1.535590 -1.034097 1.911697 5.135981 -2.438826 -0.274263 -4.943556 -0.202504
wb_dma/wire_wb0_ack_o 1.050242 1.000660 -1.560112 2.742012 -1.199036 0.995630 0.632695 0.925267 -1.373569 -1.531725 -1.660009 -0.469601 -1.807489 0.973058 -0.601716 -1.129975 1.012962 -2.339557 -2.163020 1.457489
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.257831 -1.193828 1.485855 0.857522 0.798390 0.246895 -0.778215 -1.396826 1.312823 1.441886 0.936670 1.768663 -0.623212 0.551008 -1.879668 1.484546 -1.934525 2.142748 -0.680074 0.550599
wb_dma_ch_pri_enc/wire_pri23_out 0.770814 -0.083404 2.863839 0.451388 0.822925 0.687182 0.593498 -0.747621 1.129169 -0.496176 -0.957854 2.546011 -1.597889 -0.545785 -1.633950 0.663935 -2.684942 0.233039 -0.743408 -0.191503
wb_dma_ch_sel/assign_103_valid 0.101447 -0.162013 0.616630 -2.032931 0.447047 -0.162089 -2.318322 -3.116854 -0.387986 3.159492 0.581333 0.938322 0.194649 3.541934 0.780005 0.358076 -0.793889 2.642806 -0.727863 1.692227
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.206591 1.660909 -0.688982 -0.523001 -1.757242 0.005909 -1.640976 0.562896 -1.136204 2.171972 -0.931804 0.436300 0.700820 2.652122 0.425901 0.268493 1.612457 -0.573485 1.468144 -0.937844
wb_dma_rf/wire_ch1_txsz 1.550117 1.806395 1.710212 1.750459 -0.231818 0.806465 0.974896 1.035904 0.224253 -0.889963 -2.804268 1.813643 -0.742551 -3.005713 -0.408987 2.621138 0.798844 -2.608281 -1.686612 -0.409206
wb_dma_de/always_23/block_1/stmt_13 -0.174885 4.354897 1.283128 -0.109365 -3.013290 1.578571 -3.182072 0.002620 -1.379963 1.306939 -0.910370 3.717519 2.519301 0.080761 -2.264611 3.405754 4.533419 2.125639 -0.142127 0.624488
wb_dma_de/always_23/block_1/stmt_14 -6.172243 -0.560857 -1.602255 -2.001552 2.762598 1.000908 -0.650047 -3.429392 -3.176840 -3.419715 0.358267 -4.506910 -2.004539 4.286314 3.456605 -3.090931 -2.993864 2.978592 -3.552701 -1.252051
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.616827 2.098354 -0.245907 0.499981 2.131455 2.664671 -0.292287 -1.131943 -1.872910 -3.320835 -0.006995 -2.015675 -1.935260 -1.954636 0.078724 -0.950845 -2.268625 0.363863 -2.714694 0.156506
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.165543 -0.796556 0.580672 -0.498586 -1.502532 -1.516631 -0.001770 -0.148571 1.037550 2.335687 0.000890 1.456127 0.860397 1.576507 -0.341107 0.635960 1.134933 0.033982 1.510356 0.408707
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.668825 0.805582 -0.108138 0.045561 -0.589848 -0.338575 -0.567760 0.114966 0.071174 0.673120 -0.085633 -0.825946 0.037485 -1.619889 -0.414760 -2.240800 1.151487 -1.693302 0.792062 1.521453
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.250947 0.577426 0.107093 -1.596634 1.998699 1.365918 -2.280057 -3.001359 -1.396088 0.738839 0.584340 -0.572267 -0.681561 1.958569 1.159024 -0.353585 -2.031583 2.623832 -2.239383 1.305378
wb_dma_ch_rf/input_ch_sel -0.126600 -0.845476 0.406294 3.363917 -4.717875 2.653242 -0.816799 -1.086265 -2.204731 1.687278 -0.839774 0.139568 0.305147 5.280334 -1.932212 1.242368 -0.673867 -2.931476 -2.444020 -2.357091
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.608398 -0.655675 -0.066870 1.716420 0.425005 0.533739 0.517548 0.660039 0.022261 -1.658163 1.410079 -1.883437 -0.033176 -1.330397 -1.482769 -2.054930 -0.540655 0.587951 0.230780 -0.244712
wb_dma_wb_if/wire_wb_addr_o 2.307385 -0.311926 0.221423 -1.695080 -1.135530 -1.163418 0.884630 -0.563107 -0.175648 -0.044332 0.391462 -1.420258 1.014924 -3.296469 1.378626 -1.598074 0.827187 -2.162777 0.444170 1.754481
wb_dma_ch_rf/wire_ch_txsz_we 2.115042 2.698027 -0.496169 1.202065 0.986589 2.812234 -2.794952 -2.197251 -2.334847 -1.301406 1.541360 -1.966262 -0.596303 -1.869951 -1.351153 -0.603498 -0.821965 2.561625 -3.005284 1.718322
wb_dma_de/assign_70_de_adr1/expr_1 -0.534536 -0.687487 -0.074121 1.716677 0.437173 0.527655 0.550036 0.618208 0.065224 -1.652695 1.483148 -1.866395 -0.048834 -1.377565 -1.557769 -2.087047 -0.660572 0.603327 0.276087 -0.264505
wb_dma_ch_sel/assign_116_valid 0.243916 -0.131413 0.665841 -2.061403 0.526135 -0.065350 -2.339640 -3.224926 -0.412484 3.102150 0.550221 0.934179 0.186928 3.363678 0.799797 0.440571 -0.884046 2.629040 -0.859545 1.746945
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.994592 -0.021170 3.128928 0.502988 -1.758168 -0.523745 -2.092945 -2.107371 1.488757 3.844620 0.501649 3.955063 0.638146 1.093837 -3.367536 1.445340 0.134221 2.508464 0.389659 1.979987
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.900441 -0.077739 -0.932230 -1.669436 1.350354 0.010424 0.632407 -0.711304 1.796094 1.463379 -0.255326 -1.400881 0.343415 0.742985 2.518776 2.383757 -0.579358 -0.706616 -0.163038 -0.801491
wb_dma_wb_mast/wire_wb_addr_o 2.211642 -0.247373 0.213134 -1.544523 -1.107346 -1.052217 0.833627 -0.514542 -0.199925 -0.042121 0.237943 -1.429230 0.992406 -3.291962 1.342687 -1.635221 0.874181 -2.265363 0.416532 1.705785
wb_dma_ch_rf/reg_ch_csr_r2 0.552424 -0.470551 0.745052 -3.273770 2.219899 0.264907 1.167005 -3.041829 -0.160577 -2.572277 0.539023 -0.096785 -2.038486 0.152370 1.357082 -1.831598 -3.778006 1.180506 -1.397413 1.465070
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.115098 0.383647 -0.335727 -0.613292 -0.665792 0.933281 -0.466541 1.238551 -1.139703 -3.191057 0.058965 3.471642 1.385763 -0.002541 -1.519851 -0.685354 1.793561 2.123589 -1.032406 0.235482
wb_dma_ch_sel/assign_11_pri3 1.800749 -0.864201 -0.580433 -0.456147 0.787177 0.352425 -0.296515 -1.288620 0.423288 -0.402006 1.894554 0.281975 -1.133121 0.919782 -1.091654 0.272646 -2.382052 1.990019 0.088166 0.200885
wb_dma_de -2.500953 -0.056754 1.453741 1.769693 -0.382420 1.496342 1.432933 -1.100010 -0.766055 -0.475273 -0.513190 -2.701938 1.552081 1.158222 0.003058 -0.125718 3.601658 -1.563373 -2.193464 1.232910
wb_dma_wb_slv/wire_wb_data_o -2.023297 -0.716758 -0.583216 -0.486552 -2.818657 -1.844998 3.832400 0.850108 -1.401519 -2.738522 -1.226303 -3.882870 1.062394 -0.162726 3.428700 -2.105141 1.295756 -3.105711 0.591909 -0.501803
wb_dma_inc30r/always_1/stmt_1 -0.994831 -0.958520 1.187021 -2.075070 0.464142 0.536314 1.399432 1.525022 -0.460505 -3.346982 2.540182 -0.891904 5.620347 -4.114180 1.307585 -0.714100 2.124480 4.553043 0.307005 1.159115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.406213 1.108976 1.456681 -0.325692 0.034665 0.445677 1.401579 0.659567 -0.091878 -1.921181 -1.932099 0.864298 -1.102859 -1.102299 0.194595 -0.763652 -0.835353 -1.942252 0.002263 -0.818924
wb_dma_ch_sel/assign_127_req_p0 2.045007 -1.516958 -0.639904 -3.093683 2.256882 -0.181887 -0.260021 -3.820502 0.023689 -0.626169 2.533982 -0.938912 -1.042154 1.196848 1.217637 -1.081640 -3.182195 3.177504 -1.335082 2.296562
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.626919 -0.007970 3.070696 0.522669 0.737696 0.677176 0.631779 -0.674793 1.148378 -0.413825 -1.188727 2.590095 -1.528367 -0.661530 -1.570058 0.659731 -2.517523 0.019609 -0.726115 -0.228414
wb_dma_ch_sel/assign_94_valid 0.054817 5.420702 2.302601 -2.125538 -0.952771 1.377015 -1.544783 -1.745374 -2.100072 -1.581285 -1.114749 1.958811 -1.130743 -0.960305 -1.987149 0.039202 4.016057 -0.075503 0.934714 2.858542
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.883804 3.665742 0.891790 0.746151 0.911028 3.079167 -1.538358 -1.736142 -2.345673 -2.846227 -0.220326 -1.119459 -1.436194 -2.933597 -1.146323 -1.382614 -1.430115 0.820714 -3.003903 1.188055
wb_dma_ch_pri_enc/wire_pri12_out 0.675887 -0.089973 2.879116 0.425983 0.776348 0.674780 0.588371 -0.702565 1.104688 -0.479950 -1.017505 2.494821 -1.531888 -0.546013 -1.553263 0.629812 -2.562874 0.126599 -0.716622 -0.193403
wb_dma_ch_rf/always_20/if_1/block_1 -4.749405 -2.981579 0.047960 1.396607 -0.412967 -2.315233 1.310535 1.394969 -0.729677 2.252388 -1.982077 1.138721 4.239645 2.914303 2.545244 -0.327423 3.116230 1.125659 -2.759908 0.473271
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.657841 -2.032446 0.021358 2.476088 0.666675 -0.594111 0.003331 0.419595 0.409963 1.256362 0.440201 2.501196 0.227819 0.935238 -2.071151 -0.334728 -1.647351 1.733266 -1.423494 0.854954
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.914080 -0.769076 2.851122 -1.951780 2.206335 0.240799 0.693313 -3.139403 0.633728 -0.839266 -0.458796 1.300085 -1.402762 -0.244811 0.662855 -0.722253 -3.164786 1.324583 -2.281738 1.946575
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.081714 2.506078 -1.252357 -0.033572 -0.217928 1.538708 -1.673782 0.748878 -2.177366 -0.235084 -0.915634 -1.020326 -0.208113 1.077681 0.724876 -0.382963 0.378003 -0.649256 -0.056928 -1.395614
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.615769 -2.994603 1.940502 2.905439 0.805371 1.450283 -0.485347 -0.869175 0.843598 1.259939 0.182505 1.033677 -0.999687 2.515402 -1.853140 2.206457 -1.933889 0.583206 -2.009004 -1.056681
wb_dma_wb_if/input_slv_din -1.900501 -0.753042 -0.503831 -0.569506 -2.777401 -1.903751 3.808310 0.810201 -1.340119 -2.674364 -1.292139 -3.855653 1.200072 -0.436471 3.519614 -2.123744 1.332313 -3.081690 0.472820 -0.411799
wb_dma_ch_sel/assign_94_valid/expr_1 -0.042626 5.571095 2.190978 -2.054401 -0.850201 1.653568 -1.675500 -1.786675 -2.350806 -1.832597 -1.252340 1.885158 -1.170834 -0.889939 -1.944240 0.105361 3.939461 -0.027751 0.603467 2.714114
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.847368 2.849483 1.226876 -1.625148 -0.072644 0.462808 -3.269742 -1.454699 -0.728023 3.260234 -1.611224 -0.426961 -0.348092 -0.090704 1.669317 0.384263 -0.527389 -0.305735 0.227970 -0.197970
wb_dma_de/always_21 4.533069 -0.843905 0.227119 1.167673 -1.015167 -0.817788 -0.640634 -0.892044 1.764376 2.972980 0.831852 2.682524 0.059932 0.532147 -1.940774 4.398902 0.482982 1.147420 -0.079161 0.872624
wb_dma_de/always_22 -2.352562 -0.140409 2.613842 0.793182 -0.449138 1.939467 1.212119 -2.990323 -0.488368 -1.213574 -0.417512 -4.400194 0.014159 1.120827 0.438585 0.584562 3.462027 -2.518796 -2.139248 0.740317
wb_dma_de/always_23 -2.471907 0.159941 2.600036 0.625833 -0.472483 2.129936 1.163720 -3.114888 -0.686953 -1.585232 -0.391921 -4.376983 -0.306844 1.396021 0.309467 0.619789 3.433465 -2.403214 -2.106763 0.692041
wb_dma_ch_pri_enc/wire_pri1_out 0.659890 -0.002580 2.871956 0.447325 0.755862 0.681729 0.658788 -0.716018 1.070788 -0.582711 -1.081636 2.524647 -1.659048 -0.582130 -1.569877 0.591626 -2.707226 0.109767 -0.677246 -0.283426
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.382680 1.080198 1.419980 -0.385783 0.034564 0.401052 1.378518 0.616034 -0.100135 -1.874253 -1.906380 0.887789 -1.091117 -1.099033 0.196231 -0.787343 -0.834668 -1.910587 0.028686 -0.766366
wb_dma_de/assign_78_mast0_go -1.399335 1.066950 1.475754 -0.385801 0.047264 0.425170 1.357947 0.622930 -0.096951 -1.901542 -1.907320 0.847682 -1.051591 -1.132649 0.219365 -0.785566 -0.827377 -1.940201 -0.005707 -0.782984
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.655497 0.806476 -0.133537 -0.070512 -0.615639 -0.414472 -0.588769 0.116388 0.107937 0.734440 -0.077047 -0.844451 0.075183 -1.593522 -0.362561 -2.296987 1.160791 -1.666744 0.845822 1.547461
wb_dma_de/wire_dma_done -0.211237 1.973327 2.448085 -1.497357 -0.765355 2.863330 -1.641681 -2.345876 -1.692942 -1.378608 -0.872358 2.992512 0.296384 1.906918 -0.855440 2.446629 0.732865 2.064976 -2.504715 0.411369
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.905264 0.444107 0.367349 -1.694435 -0.069143 -0.424659 -2.708271 -2.789139 -0.279947 3.585493 0.574298 0.031296 0.294834 1.782208 0.210207 -1.827340 0.315901 0.980681 -0.072680 3.083654
wb_dma_rf/input_wb_rf_adr -4.168618 2.553494 3.447665 2.472624 -2.201519 0.629129 -1.026025 1.550463 -4.290790 1.290268 -5.465289 -1.571695 3.002479 -3.115594 3.141022 -1.953895 3.989043 -4.118010 -3.300419 -0.055083
wb_dma_wb_if -1.088625 -0.531369 -1.997637 4.880914 1.355621 0.947945 1.292433 2.048600 -2.930060 -1.897702 -2.031538 -0.899977 0.241760 -0.516114 0.524531 -1.165063 4.810370 -3.969203 -4.667514 0.995636
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.615713 -3.090459 0.557837 1.211716 2.369208 0.873194 -0.526541 -2.734174 1.208049 1.372584 0.082714 -1.149671 -1.494342 -1.176477 1.957869 5.123599 -2.466954 -0.240732 -4.852936 -0.157231
wb_dma_ch_pri_enc/wire_pri25_out 0.704405 -0.089951 2.772956 0.447267 0.770468 0.688159 0.628299 -0.709449 1.042328 -0.599977 -0.951328 2.480461 -1.623397 -0.520738 -1.584508 0.575375 -2.666527 0.162035 -0.721715 -0.255628
wb_dma_wb_mast/reg_mast_cyc -1.394511 1.068743 1.421353 -0.348150 0.031367 0.401886 1.374828 0.614937 -0.099989 -1.819717 -1.881099 0.813938 -1.003140 -1.070224 0.225942 -0.778312 -0.732727 -1.869211 -0.048322 -0.704453
wb_dma_ch_rf/input_wb_rf_we -1.652051 -0.188967 -2.384732 2.359261 -1.100784 1.451731 -0.139023 1.353450 0.104700 -1.243580 -0.780913 -0.951861 5.170417 -2.567533 0.903792 -1.977579 2.971542 -0.687976 -5.932766 1.168429
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -4.608704 -2.946312 -0.029724 1.229563 -0.360978 -2.420323 1.286270 1.262789 -0.765738 2.293319 -2.023077 1.170388 4.168004 2.886392 2.659350 -0.409854 3.064733 1.100680 -2.836795 0.665538
wb_dma_ch_rf/always_20 -4.531700 -2.873161 -0.068408 1.249269 -0.415568 -2.377417 1.350953 1.234837 -0.702115 2.367748 -1.978153 1.002065 4.165272 2.798914 2.691960 -0.285084 3.153080 0.898994 -2.772186 0.645658
wb_dma_de/always_6/if_1 0.807830 3.626678 1.019405 0.724487 0.989976 3.171291 -1.508797 -1.773113 -2.342044 -2.974310 -0.214299 -0.972515 -1.475014 -2.869839 -1.227872 -1.400226 -1.590336 0.944918 -3.046708 1.206563
wb_dma_wb_slv/always_4/stmt_1 -0.668550 2.034174 2.379015 4.286683 0.933538 -1.784857 -2.219258 0.764882 -0.496803 6.033031 -3.464230 -3.787065 2.125549 -3.270887 1.959513 -0.374197 7.010386 -3.303826 -0.875707 2.493271
wb_dma_de/assign_3_ptr_valid 1.024262 -3.447387 1.932827 4.330788 1.181462 1.968120 -0.120762 -0.346648 0.888165 -0.204025 1.585017 -0.836641 -0.980886 1.135771 -3.206662 0.163070 -2.419741 1.159850 -1.636819 -1.215135
wb_dma_wb_mast/input_pt_sel 4.411411 0.429110 0.655611 -1.259545 -0.301421 -0.526095 2.661010 0.135558 0.572505 -1.950982 -2.080755 -0.773574 -0.669278 -6.816480 3.501475 4.191976 -1.025346 -4.373008 -1.927594 -1.394687
wb_dma_ch_pri_enc/wire_pri15_out 0.709429 -0.092648 2.867489 0.495246 0.761668 0.659171 0.608766 -0.640358 1.109721 -0.485233 -1.065707 2.507423 -1.580344 -0.574519 -1.599409 0.646687 -2.565685 0.092304 -0.711080 -0.239934
wb_dma_wb_slv/input_wb_we_i 0.673399 1.041307 1.866240 -4.716802 -0.153314 -2.590675 0.056700 -2.398593 4.267183 5.058683 -2.625563 -1.114026 -0.850321 -3.561371 4.553203 1.730879 -1.351866 -5.045207 1.845300 0.209767
wb_dma_de/reg_tsz_cnt_is_0_r 2.543821 1.995504 -3.551191 -2.001455 1.708303 1.899060 -1.698158 -2.419204 -2.607172 -1.652552 1.419571 -2.371247 -1.394467 0.671657 2.080745 0.914287 -1.437563 1.495335 -2.435144 0.860730
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -3.020174 1.804962 1.073676 -3.056954 3.864516 1.629725 -1.757365 -2.409519 -0.291007 -2.178322 -1.811082 -1.923216 -1.143922 -1.647963 4.724873 3.057228 -2.531323 3.049656 -3.779701 -1.992924
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.759974 -0.087171 2.962752 0.411785 0.811033 0.681685 0.612616 -0.754750 1.120026 -0.525740 -1.047912 2.594715 -1.665536 -0.610632 -1.643767 0.655920 -2.707064 0.141406 -0.683784 -0.228381
wb_dma/wire_mast1_drdy -1.722312 -0.530498 2.637916 1.211805 1.322817 0.894037 2.038181 0.224008 -0.452879 -2.232706 -2.321395 1.607948 0.209774 -0.278203 0.104365 -0.643763 0.452102 -0.676659 -3.197258 0.846055
wb_dma_ch_rf/wire_ch_csr_we -0.967977 -1.556799 -0.250221 1.142996 -1.031640 0.483682 2.341485 -0.679243 0.256410 -0.712110 -0.114161 -3.244883 4.858338 -0.585281 2.534611 0.094282 3.258393 -0.327046 -4.437441 2.105901
wb_dma_ch_pri_enc/inst_u9 0.846273 -0.126100 2.895135 0.338222 0.844944 0.682487 0.586372 -0.839205 1.167674 -0.515027 -0.943134 2.597690 -1.651789 -0.563730 -1.633375 0.663277 -2.791194 0.248521 -0.684100 -0.199214
wb_dma_ch_rf/assign_8_ch_csr -1.577093 -0.421863 -0.234956 2.083866 -1.525010 1.187156 2.253145 0.661099 -2.626651 -1.348118 -1.901117 -3.295819 2.652950 1.790667 2.274633 -1.233418 3.902628 -3.408051 -3.254865 1.120559
wb_dma_ch_rf/wire_this_ptr_set 1.660424 -3.047478 2.112992 2.889332 0.806925 1.448332 -0.508740 -0.939566 0.979213 1.429086 0.107108 1.162842 -1.015015 2.546817 -1.879187 2.318367 -2.019044 0.630129 -1.965819 -1.094003
wb_dma_ch_pri_enc/inst_u5 0.829500 -0.085268 2.878854 0.391083 0.790098 0.677114 0.529206 -0.828058 1.166466 -0.455989 -0.921499 2.573997 -1.644666 -0.538803 -1.658808 0.677284 -2.760440 0.246070 -0.652574 -0.203000
wb_dma_ch_pri_enc/inst_u4 0.754987 -0.101975 2.936529 0.464936 0.757439 0.668632 0.595075 -0.699919 1.155728 -0.426944 -1.017607 2.569632 -1.586119 -0.572602 -1.618856 0.660417 -2.648450 0.181943 -0.710693 -0.187854
wb_dma_ch_pri_enc/inst_u7 0.806117 -0.091669 2.817281 0.407044 0.787155 0.691137 0.609041 -0.772739 1.108250 -0.498937 -0.916163 2.547129 -1.610278 -0.539549 -1.628055 0.649101 -2.710069 0.227852 -0.668839 -0.178282
wb_dma_ch_pri_enc/inst_u6 0.791801 -0.109307 3.052217 0.511766 0.786168 0.693005 0.597290 -0.767432 1.204807 -0.408739 -1.081444 2.690750 -1.599170 -0.597883 -1.694888 0.759781 -2.684652 0.189437 -0.762658 -0.165554
wb_dma_ch_pri_enc/inst_u1 0.724859 -0.083763 2.898002 0.435463 0.824148 0.712928 0.657761 -0.717525 1.096623 -0.571420 -1.000168 2.531200 -1.663004 -0.601475 -1.590362 0.611139 -2.691602 0.154112 -0.706216 -0.217344
wb_dma_ch_pri_enc/inst_u0 0.854344 -0.199732 2.914282 0.412931 0.817720 0.662889 0.597204 -0.842455 1.166206 -0.477555 -0.899555 2.571047 -1.639907 -0.534505 -1.667561 0.657550 -2.793591 0.254231 -0.711305 -0.190984
wb_dma_ch_pri_enc/inst_u3 0.773129 -0.128130 2.885001 0.499559 0.800561 0.673579 0.589703 -0.722064 1.093966 -0.473961 -0.975466 2.535193 -1.560945 -0.542658 -1.636430 0.636761 -2.678692 0.176228 -0.706529 -0.221085
wb_dma_ch_pri_enc/inst_u2 0.655673 -0.068510 2.893312 0.401723 0.737631 0.626112 0.588192 -0.720513 1.131608 -0.370910 -1.065700 2.491252 -1.467490 -0.601276 -1.488995 0.625767 -2.450310 0.130514 -0.732313 -0.160529
wb_dma/wire_de_start -0.117448 5.537753 2.247950 -2.072998 -0.934574 1.600128 -1.630875 -1.707992 -2.249073 -1.868575 -1.079069 1.901277 -1.084337 -0.921612 -2.056722 -0.028389 4.038032 0.008787 0.801832 2.748635
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.143287 0.556353 -1.730859 -4.322663 0.741867 0.250162 -0.771399 -3.216855 -2.339342 -1.122712 1.830180 -3.370134 -0.049608 -1.116410 3.138949 -3.030079 -1.500177 0.079574 -0.899507 2.534959
wb_dma_rf/wire_ch_stop 0.679736 -1.469132 3.253266 -2.446847 0.753074 -1.216461 0.734017 -3.207593 1.534422 1.335263 -0.435845 2.689315 -0.580621 1.330550 0.356917 -0.139558 -1.992195 1.304075 -0.772415 2.269897
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.844479 -0.830327 -0.583728 -0.464492 0.784335 0.379793 -0.280465 -1.321666 0.416783 -0.389770 1.880838 0.331470 -1.148837 0.960371 -1.105653 0.314065 -2.465045 1.958012 0.052559 0.195758
wb_dma_ch_rf/input_de_adr0 -6.033433 -1.658217 -1.274909 1.461779 -0.908829 -1.821592 1.359591 1.366959 -1.405068 0.664522 -2.761187 1.511623 2.025887 4.692487 1.965649 -0.561585 2.420175 0.110830 -2.673060 -0.757855
wb_dma_ch_rf/input_de_adr1 -0.503888 -0.653623 -0.033964 1.624377 0.440717 0.512697 0.492373 0.571203 0.065458 -1.602757 1.455024 -1.809173 -0.100671 -1.330662 -1.498932 -1.980449 -0.624630 0.633966 0.233923 -0.245625
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.466495 1.086926 1.452752 -0.318053 -0.022701 0.439671 1.395020 0.675432 -0.143411 -1.918179 -1.982446 0.825580 -1.054241 -1.097477 0.233035 -0.815734 -0.814047 -1.959371 -0.035111 -0.837786
wb_dma_wb_if/input_wbs_data_i -0.668337 -1.086530 -1.809860 4.093641 0.110251 0.529931 -0.623914 1.693825 -2.281689 0.172040 -2.115959 -0.375466 -0.371187 0.863748 0.944577 1.172728 3.811944 -2.999503 -4.719217 -0.154637
wb_dma_de/reg_tsz_dec 0.882357 2.887799 -3.021791 -1.686895 0.976210 1.536734 -1.520590 -1.239597 -3.020159 -1.217648 -0.347467 -2.631553 -0.455584 -0.212620 3.141691 0.703914 0.749411 -0.338630 -2.406384 0.643367
wb_dma_ch_sel/input_ch0_am0 -0.873748 0.016215 -0.953870 -1.581535 1.316087 0.075490 0.574756 -0.678148 1.695736 1.347780 -0.334618 -1.381753 0.273766 0.731330 2.450819 2.322622 -0.519731 -0.818550 -0.207347 -0.811524
wb_dma_ch_sel/input_ch0_am1 -0.950816 0.378734 0.687861 -2.046694 -0.114445 0.528791 -0.084190 -0.444726 0.109102 -1.938627 1.330355 1.713807 1.293119 0.199878 -1.010620 0.387046 0.728172 3.180325 0.607350 0.290724
wb_dma_ch_sel/assign_162_req_p1 -1.494878 1.148480 1.529655 -0.365499 0.000536 0.423452 1.458699 0.644332 -0.124257 -2.008616 -2.019418 0.905958 -1.096075 -1.156363 0.221346 -0.815713 -0.849779 -2.008172 -0.048516 -0.845312
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 4.362180 0.293304 -2.379716 0.507327 0.543994 0.833549 -0.196944 -0.606418 -0.067936 -1.169427 1.752943 -0.220554 -1.313180 -0.663576 -0.869264 2.625944 -1.158537 0.938680 -0.908400 0.098672
wb_dma_rf/wire_ch5_csr -0.665939 0.053723 -1.752895 2.197926 1.944221 1.793431 0.650278 2.356828 -1.771855 -0.882315 -1.134140 -0.753459 2.573700 0.439022 1.436044 0.049854 4.115297 -0.663552 -3.301007 1.712487
wb_dma_ch_rf/wire_ch_am1_we -1.071034 0.353938 -0.257804 -0.553064 -0.606934 0.852938 -0.455427 1.218210 -1.042259 -3.066518 0.100541 3.396955 1.482626 -0.055208 -1.528120 -0.647469 1.831797 2.125612 -1.005273 0.268923
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.435486 1.082215 1.445904 -0.423514 -0.009091 0.418834 1.382426 0.595866 -0.117308 -1.840768 -1.909594 0.845045 -1.030408 -1.114323 0.255490 -0.814132 -0.837174 -1.924440 -0.032221 -0.760738
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.127655 -3.484940 2.048979 4.409325 1.263538 2.018069 -0.158453 -0.429090 0.954643 -0.105274 1.540432 -0.807904 -1.129354 1.173246 -3.284325 0.358467 -2.578174 1.205082 -1.738993 -1.266276
wb_dma_inc30r/wire_out -2.671947 -2.455977 -1.008137 -0.710856 0.759200 0.244790 3.932174 1.493556 -0.807439 -3.883361 1.546117 -1.058585 5.466522 -1.464534 2.050134 -0.766794 1.928350 2.336626 -2.583340 0.694309
wb_dma_ch_pri_enc/reg_pri_out 0.801632 -0.120306 2.837281 0.380801 0.773866 0.650243 0.564568 -0.761841 1.109117 -0.497152 -0.954863 2.530239 -1.658692 -0.538094 -1.651447 0.649932 -2.736098 0.249869 -0.655527 -0.224378
wb_dma/input_wb0_we_i 0.805619 1.116460 1.913970 -4.767468 -0.088222 -2.572898 0.001336 -2.515729 4.357726 5.165339 -2.693503 -1.010365 -0.976210 -3.610149 4.518606 1.871890 -1.501227 -5.038177 1.836780 0.208367
wb_dma_de/always_2/if_1/if_1/stmt_1 -4.158639 -1.309702 -1.557785 -0.779085 0.892014 0.378360 2.655729 1.821852 -0.723147 -2.449083 0.215806 1.055473 5.020679 1.320041 1.844460 0.264623 2.817446 2.726732 -2.590167 0.566347
wb_dma_ch_rf/wire_ch_txsz_dewe 3.257782 3.277981 -2.884165 -2.428798 0.439869 1.284797 -2.973245 -2.194484 -1.467941 0.575552 1.079377 -1.750279 -2.141371 -0.370158 1.452469 1.935587 -2.212805 0.581421 0.073424 -0.276595
wb_dma_de/always_22/if_1/stmt_2 -2.573452 -0.017533 2.531788 0.698397 -0.368785 1.906832 1.070482 -3.016377 -0.549553 -1.192714 -0.402585 -4.395936 -0.164179 1.540295 0.422471 0.570709 3.346700 -2.239528 -1.985466 0.612374
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.013472 0.560815 0.702343 -2.978561 0.149634 -1.131695 -1.188154 -2.299890 0.764751 1.977981 0.271421 -0.664727 -0.583792 -0.833552 1.724809 -0.326820 -1.443650 0.229583 0.987631 0.995832
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.697369 -0.027083 2.956543 0.444506 0.767677 0.647365 0.607494 -0.682300 1.117941 -0.457245 -1.129806 2.576213 -1.572684 -0.602148 -1.578844 0.633100 -2.561430 0.087644 -0.741220 -0.197908
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.095671 0.373756 -0.368790 -0.600092 -0.624888 0.929339 -0.367581 1.222427 -1.152572 -3.183347 0.062682 3.344042 1.451479 0.054574 -1.412306 -0.636629 1.903622 2.060631 -1.063716 0.263688
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.622445 0.690808 0.268358 -1.838725 0.013011 -0.244731 -2.876285 -2.811473 -0.527208 3.451233 0.525773 -0.110125 0.192563 1.918835 0.354426 -1.945314 0.278138 0.958260 -0.130609 2.989031
wb_dma/wire_de_ack 3.585324 -0.943467 1.889618 3.336855 -1.947065 1.125328 -1.538366 -1.039846 0.487296 2.834074 -0.349935 2.648902 0.153912 1.619469 -2.863191 4.303304 1.192913 0.041620 -1.989438 0.260536
wb_dma_wb_mast/always_1/if_1 -0.881185 -0.856007 -1.884177 4.158091 0.173672 0.486986 -0.619862 1.811437 -2.441484 -0.065545 -2.169507 -0.406774 -0.445380 0.622714 0.857373 0.835942 4.140679 -3.125171 -4.747084 0.102710
wb_dma_wb_if/wire_wb_cyc_o -1.492637 1.085163 1.473906 -0.374381 0.007220 0.404213 1.395880 0.683869 -0.143078 -1.906003 -2.001332 0.846051 -1.025164 -1.137945 0.282376 -0.817806 -0.742812 -1.989333 -0.070759 -0.779954
wb_dma_ch_sel/assign_143_req_p0 0.764165 0.555004 0.371924 -1.740745 -0.083080 -0.350223 -2.746308 -2.780677 -0.331298 3.531495 0.501041 0.047554 0.187427 1.856510 0.216705 -1.821411 0.289905 0.894903 0.010102 3.001784
wb_dma_wb_mast/wire_mast_err 0.765592 -1.582289 3.234113 -2.420944 0.736794 -1.247947 0.719657 -3.225862 1.635308 1.447124 -0.359779 2.785011 -0.607346 1.418804 0.181606 -0.026535 -2.025735 1.428343 -0.688556 2.302415
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.814301 -0.862748 -0.598970 -0.465538 0.761879 0.335155 -0.284130 -1.269015 0.432529 -0.398791 1.879723 0.278731 -1.092452 0.931628 -1.100379 0.288559 -2.400717 1.947468 0.097074 0.166392
wb_dma/wire_slv0_dout -1.543550 2.960048 1.911532 4.204228 0.319308 -1.109879 -2.982335 0.819834 -1.347209 6.331186 -3.566424 -4.395071 2.801820 -2.803837 2.223822 -0.775235 7.396208 -3.440610 -1.039429 2.238511
wb_dma_ch_sel/reg_am1 -0.820749 0.356532 0.745413 -2.089479 -0.082202 0.530218 -0.120769 -0.556604 0.112781 -1.838812 1.269834 1.646757 1.209121 0.259976 -0.921735 0.459574 0.682292 3.126709 0.560397 0.356778
wb_dma_ch_sel/input_next_ch -0.089917 1.937947 2.340436 -1.330091 -0.874793 2.747575 -1.663324 -2.283169 -1.645339 -1.154152 -0.890203 2.946266 0.362795 1.985835 -0.865086 2.497276 1.041496 1.884959 -2.452113 0.535901
wb_dma_de/always_9 0.929210 2.784050 -3.047214 -1.638232 1.007162 1.538186 -1.425364 -1.179292 -2.970215 -1.287130 -0.240019 -2.624792 -0.383653 -0.175215 3.109683 0.755720 0.807921 -0.253216 -2.444718 0.678072
wb_dma_de/always_8 -1.113411 1.635380 1.466576 -2.087510 2.069530 1.683426 -0.870132 -2.393349 -1.448959 -1.092011 -1.261100 0.298497 -1.664507 0.821923 1.457635 -1.132210 -2.835280 0.766279 -2.226141 0.557836
wb_dma_wb_mast/always_1/if_1/cond -0.776399 -0.803093 -1.914057 4.011490 0.145363 0.382762 -0.614380 1.671377 -2.411965 -0.004330 -2.140063 -0.356631 -0.613211 0.758601 0.865410 0.756139 4.078177 -3.159471 -4.663775 0.222633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.381489 -1.677041 0.492228 -4.260231 -1.106599 -2.772855 1.049472 -2.939267 0.133222 1.557778 0.892970 -1.272110 1.927565 -1.487985 3.075003 -2.282467 1.503399 -1.084931 0.186741 4.142116
wb_dma_rf/always_1/case_1/stmt_12 -1.028783 0.553169 -0.643778 3.562342 2.576655 1.525010 0.197025 2.562917 -2.536399 -1.280267 -1.112464 -1.139945 -1.221542 1.388505 -0.536791 0.855260 1.528705 -0.190275 -0.784039 -1.244269
wb_dma_rf/always_1/case_1/stmt_13 -0.568352 0.179463 -0.844708 1.115273 -0.721254 0.580081 -0.408602 1.634412 -1.418363 -1.768366 -1.057712 2.177970 0.427124 -0.138603 -0.791945 -1.164577 1.112912 -0.369601 -1.638759 -0.084258
wb_dma_de/always_3 0.995040 -0.542449 0.918352 -1.881229 -0.721166 -0.040989 1.163610 -0.498491 0.086533 -3.202841 2.866293 -1.473433 2.065108 -4.266228 -1.029761 -2.965151 0.928616 1.343533 1.120484 1.803566
wb_dma_de/always_2 -5.252603 -2.426743 0.688540 -0.317472 -0.385656 -1.736508 0.958069 0.717482 -0.706201 0.758260 -0.964556 2.623382 5.100822 3.099727 1.644477 0.086833 3.776814 3.751863 -2.498667 1.025790
wb_dma_de/always_5 0.416646 0.675754 0.034438 -1.670419 2.038401 1.390104 -2.390352 -3.016371 -1.336960 0.755545 0.678441 -0.495733 -0.817313 1.942623 1.089410 -0.226813 -2.257079 2.698149 -2.066422 1.195698
wb_dma_de/always_4 -1.064153 1.649182 1.484079 -1.904579 1.980042 1.743151 -0.847426 -2.324605 -1.478296 -1.113304 -1.310782 0.230700 -1.614116 0.780757 1.354435 -1.077729 -2.712234 0.641818 -2.275926 0.532198
wb_dma_de/always_7 2.568437 1.881992 -3.626766 -2.009300 1.713349 1.824841 -1.647075 -2.355825 -2.564734 -1.695585 1.528868 -2.332442 -1.434103 0.729624 2.013397 0.901700 -1.472724 1.602432 -2.316840 0.820684
wb_dma_de/always_6 0.965768 3.694321 0.895850 0.692274 1.040607 3.171774 -1.518786 -1.776720 -2.334034 -2.939663 -0.187519 -1.028567 -1.663247 -2.866821 -1.239727 -1.269701 -1.697545 0.890388 -2.919196 1.091990
wb_dma_ch_sel/input_ch3_txsz 2.361018 -1.199630 1.528967 0.785878 0.804266 0.267716 -0.835509 -1.425223 1.362838 1.469501 0.997024 1.800993 -0.705749 0.517441 -1.966775 1.530946 -2.076486 2.197463 -0.592906 0.521355
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.108022 2.505690 -1.333716 -0.012793 -0.202250 1.573862 -1.652956 0.742501 -2.208962 -0.293183 -0.927279 -1.066240 -0.223674 1.126958 0.732287 -0.422708 0.376266 -0.627816 -0.071337 -1.388670
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.498700 1.108134 1.455536 -0.323496 0.019071 0.421411 1.423906 0.704683 -0.143917 -1.944112 -2.028560 0.831993 -1.065457 -1.151810 0.246497 -0.832543 -0.768010 -2.046143 -0.059426 -0.831226
wb_dma_ch_rf/always_11/if_1 0.551406 -0.459850 0.847012 -3.367624 2.225353 0.286377 1.201593 -3.110477 -0.133213 -2.599694 0.580330 -0.072425 -2.039630 0.140613 1.380089 -1.854709 -3.850376 1.243333 -1.393655 1.492714
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.711566 0.614811 0.411470 -1.905452 -0.087236 -0.376368 -2.791394 -2.854923 -0.365762 3.623446 0.452823 -0.007508 0.253542 1.850878 0.366362 -1.842150 0.310733 0.941360 0.018984 3.054715
wb_dma_ch_sel/always_45/case_1/cond 0.009125 0.138867 -0.136794 1.806010 -0.139280 0.296498 -0.063864 0.713052 0.064218 -1.099357 1.303334 -2.713326 -0.058784 -2.917312 -1.928937 -4.220951 0.472349 -1.022569 0.906555 1.189260
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.664948 0.818025 -0.096537 -0.042312 -0.618284 -0.382817 -0.572316 0.093279 0.078801 0.685551 -0.094440 -0.849585 0.061453 -1.682417 -0.416532 -2.331119 1.202975 -1.707827 0.825970 1.574935
wb_dma_de/assign_68_de_txsz 2.261508 3.582950 -2.344646 -1.673709 0.591533 2.442581 -2.770365 -2.802434 -3.336142 -1.509639 1.000015 -1.484492 -0.837496 -0.150102 0.884435 0.172065 -0.452898 1.876014 -2.834538 1.856684
wb_dma_de/always_23/block_1/case_1/block_10/if_2 4.455499 0.953051 1.317843 1.455355 -1.945142 -0.015422 -1.872139 -1.477613 0.910058 2.955087 0.423670 3.383327 0.420607 -0.412908 -3.075298 3.716545 1.172877 1.538156 -0.674716 1.796961
wb_dma_ch_rf/always_20/if_1 -4.698441 -3.034194 0.023396 1.243716 -0.444326 -2.524586 1.316391 1.312411 -0.675063 2.437270 -1.943476 1.167264 4.307870 2.902292 2.621562 -0.393644 3.141555 1.184616 -2.643012 0.635983
wb_dma/input_wb0s_data_i -0.943315 -0.959409 -1.931821 3.816777 0.078694 0.340252 -0.601520 1.754871 -2.412950 -0.066824 -2.002878 -0.348274 -0.391202 0.726103 0.912113 0.627030 3.861309 -2.952774 -4.438568 0.031308
wb_dma_de/reg_dma_done_d 0.854458 1.757265 1.821814 0.433796 -0.559373 2.410820 -1.828518 -2.142968 -1.768367 0.740475 -2.148328 1.473046 -1.140603 2.049867 0.049280 2.130426 -0.051121 -0.961195 -3.082931 0.240096
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.222789 -0.800261 0.569782 -0.449918 -1.514567 -1.488304 0.007130 -0.144625 1.005917 2.384569 -0.060834 1.480295 0.905635 1.581056 -0.356516 0.630461 1.203236 -0.027555 1.491971 0.433619
wb_dma_wb_slv/assign_1_rf_sel 0.732167 1.476494 -1.117308 0.893735 -4.071816 -1.325490 -1.028994 -0.592064 -1.061560 1.980640 -1.977395 -1.019291 -2.266521 1.637629 -0.420215 -4.684890 1.275230 -4.699926 0.949353 2.523008
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.600980 -3.059515 0.598008 1.036785 2.469764 0.888686 -0.666842 -2.875251 1.248175 1.456606 0.097034 -1.258879 -1.624293 -1.121205 2.025831 5.061712 -2.634762 -0.213110 -4.748427 -0.174187
wb_dma_de/always_4/if_1/if_1/cond -1.085550 1.641125 1.541800 -2.096145 2.023311 1.732862 -0.846515 -2.477311 -1.466702 -1.139045 -1.263711 0.229621 -1.694759 0.760268 1.413323 -1.150624 -2.857102 0.716476 -2.227374 0.583270
wb_dma_ch_sel/assign_376_gnt_p1 -1.516173 1.124680 1.467261 -0.390407 0.013709 0.425184 1.442757 0.618719 -0.131829 -1.931061 -2.002396 0.854075 -1.005117 -1.112480 0.268279 -0.821384 -0.753107 -1.971711 -0.055141 -0.779448
wb_dma_de/wire_wr_ack 1.495759 2.692703 -0.289699 -1.173675 1.703842 2.157130 -0.864816 -1.868961 -1.946819 -1.715432 -1.222341 -0.208059 -1.833292 -0.646829 1.574984 1.173624 -1.654081 -0.140950 -3.090039 0.518068
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 4.324002 0.283280 -2.377021 0.462500 0.518509 0.826439 -0.171115 -0.603986 -0.105135 -1.155384 1.765943 -0.233492 -1.319656 -0.671191 -0.836093 2.630123 -1.115083 0.966641 -0.864650 0.112091
wb_dma_ch_arb/always_1 2.757499 -5.634336 2.673830 0.684522 -1.006507 -1.213197 4.110176 -1.273328 -0.139654 -2.433572 1.840383 0.906905 3.029276 -1.975424 -1.205589 -1.885535 1.246154 0.345832 -3.064131 3.094760
wb_dma_ch_arb/always_2 2.752603 -5.308872 2.302001 0.907702 -0.916929 -1.062264 4.143477 -0.942445 -0.408300 -2.860385 1.770710 0.643697 2.984453 -2.320644 -1.207734 -2.087249 1.297576 0.079911 -3.178400 2.951075
wb_dma/wire_ch0_txsz 2.976314 3.439509 -0.360813 -0.670997 0.600831 2.347658 -3.415429 -3.067728 -2.348903 0.402971 0.225107 0.013092 -0.588313 -0.525188 0.044124 1.555930 -0.257199 2.168490 -3.302592 2.211083
wb_dma_de/always_19 -0.465840 -2.448431 1.090679 -2.453860 -3.162416 -1.495177 3.148736 -1.698324 -0.729703 -2.878612 1.488251 2.459419 1.900205 1.648028 -0.966740 0.560677 1.816795 1.149125 -0.181575 0.499855
wb_dma_de/always_18 2.396775 1.824283 -2.307722 1.897451 1.877298 0.643784 -0.267119 0.187912 1.632599 1.392837 1.102278 -2.518983 -0.491387 0.043987 -1.611543 -1.323623 4.550170 -1.817967 0.982884 4.497533
wb_dma_de/always_15 2.770596 1.695936 -1.626612 -0.752498 1.776400 1.838903 -2.179000 -2.369971 -1.785767 -0.099926 0.586440 -0.799757 -1.069914 0.487201 1.147686 2.017439 -1.215959 1.792824 -2.950443 1.009676
wb_dma_de/always_14 0.742961 -1.547338 3.269465 -2.420468 0.789534 -1.180950 0.778700 -3.216621 1.530114 1.286440 -0.406549 2.694115 -0.650941 1.281495 0.294758 -0.108914 -2.089926 1.361937 -0.772760 2.273068
wb_dma_de/always_11 0.630107 0.808393 -0.128647 0.053322 -0.619015 -0.323674 -0.535299 0.157905 0.070199 0.621802 -0.116328 -0.827453 0.072395 -1.645577 -0.420977 -2.307840 1.179812 -1.696577 0.733990 1.522227
wb_dma_de/always_13 -0.004949 2.004863 2.467717 -1.211528 -0.874567 2.955995 -1.867806 -2.349539 -1.672445 -1.125445 -0.879216 3.070952 0.235745 2.150991 -1.070006 2.643757 0.958836 2.017510 -2.514070 0.452901
wb_dma_de/always_12 -1.129543 1.656123 1.450592 -2.036108 2.036010 1.794158 -0.908709 -2.377850 -1.529350 -1.172545 -1.270725 0.264822 -1.734733 0.859303 1.380023 -1.115754 -2.924059 0.746969 -2.252895 0.453158
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -3.232270 2.911994 4.077339 -1.359732 -3.024294 -0.862916 -3.956901 -1.432376 -0.343704 5.270970 -4.550048 2.797426 -0.016810 0.429498 0.702556 -2.320701 -0.653589 -2.621180 0.412843 -0.787847
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.800174 0.707988 0.350244 -1.818816 -0.051964 -0.296667 -2.800851 -2.822883 -0.405549 3.502784 0.470114 0.011650 0.159979 1.796397 0.250226 -1.886998 0.318579 0.837514 -0.026379 3.011218
wb_dma_ch_pri_enc/wire_pri13_out 0.751248 -0.051312 2.888656 0.451830 0.775189 0.668858 0.632089 -0.732413 1.079124 -0.526922 -1.050672 2.502260 -1.616811 -0.577134 -1.568327 0.636978 -2.644358 0.117344 -0.715490 -0.241002
wb_dma_de/reg_read_r 2.989303 1.573003 -1.665716 -0.726890 1.735140 1.778397 -2.180827 -2.439998 -1.734693 0.077495 0.622686 -0.977260 -0.973460 0.321299 1.262771 2.078700 -1.085376 1.733317 -3.020966 1.168301
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.487039 0.317358 0.953911 -1.142568 1.952098 0.668615 0.750942 -2.537600 0.146504 -1.580230 -0.406852 0.802001 -1.764176 -1.757084 0.840516 1.559292 -2.133773 0.389338 -3.071373 1.773069
wb_dma/assign_9_slv0_pt_in 1.138913 1.029873 -1.558344 2.901514 -1.137088 0.995234 0.514522 0.959891 -1.384459 -1.451269 -1.597904 -0.365952 -1.857347 0.991225 -0.792705 -1.114997 1.019640 -2.171430 -2.183314 1.560985
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 4.320100 0.935121 1.379660 1.377406 -1.977144 -0.027437 -1.853088 -1.539557 0.925599 2.995843 0.427369 3.439497 0.471755 -0.332352 -3.075804 3.609834 1.197541 1.594275 -0.590686 1.868710
wb_dma_ch_rf/always_17/if_1/block_1 0.910474 3.818883 1.000146 0.575507 0.982429 3.132109 -1.676168 -1.864249 -2.264831 -2.700454 -0.233018 -0.844345 -1.561576 -2.789209 -1.199138 -1.182104 -1.575925 0.934784 -2.874429 1.200801
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.129922 -0.611904 1.470657 1.305820 0.774780 1.501891 4.820448 -0.909451 -0.494972 -3.060429 0.463627 -2.599290 1.179917 2.541092 -0.323354 0.838885 4.908101 -0.932692 -1.159408 3.063669
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.323421 0.574575 0.183220 -1.588958 1.939643 1.308890 -2.298613 -3.022575 -1.367256 0.966339 0.581771 -0.599531 -0.492710 1.844960 1.200448 -0.282684 -1.866466 2.592561 -2.302051 1.421649
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.894915 -0.013970 -1.015527 -1.595309 1.372269 0.096631 0.613681 -0.719765 1.739381 1.371495 -0.300431 -1.431927 0.277267 0.772673 2.536092 2.424903 -0.567937 -0.777963 -0.267837 -0.832685
wb_dma_ch_pri_enc/wire_pri2_out 0.781517 -0.111817 2.769429 0.441534 0.765140 0.689447 0.591649 -0.741189 1.095726 -0.481570 -0.951636 2.437395 -1.574229 -0.526734 -1.585482 0.666570 -2.569783 0.203300 -0.697494 -0.186153
wb_dma_de/always_11/stmt_1 0.631981 0.790660 -0.110650 0.037015 -0.592104 -0.350209 -0.567379 0.121738 0.082341 0.614482 -0.097151 -0.848417 0.016253 -1.610712 -0.448126 -2.289515 1.135036 -1.704189 0.793260 1.493073
wb_dma_ch_rf/wire_ch_adr1_we 0.066675 0.076457 -0.164526 1.669785 -0.230612 0.139938 -0.058568 0.759398 0.162460 -0.904413 1.329043 -2.573443 -0.018337 -2.856801 -1.937803 -4.280314 0.531664 -1.056543 1.088622 1.262906
wb_dma_ch_sel_checker/input_ch_sel 0.547589 -0.378488 2.021894 1.241259 0.030136 -0.052795 -0.511467 -0.191962 0.876085 1.754692 -0.820703 1.453774 0.448322 -0.347092 -0.790467 1.209062 0.346240 0.281367 -0.748784 0.392439
wb_dma_ch_sel/input_ch1_adr1 -0.597959 -0.618812 -0.065607 1.736834 0.431663 0.591534 0.523436 0.683588 0.000878 -1.731838 1.433218 -1.933568 -0.092760 -1.380499 -1.552283 -2.057570 -0.588532 0.538426 0.258338 -0.290081
wb_dma/wire_slv0_pt_in 1.008590 1.076586 -1.641058 2.828547 -1.222276 0.906928 0.577333 0.956113 -1.423568 -1.400031 -1.740461 -0.549310 -1.690377 0.987572 -0.533100 -1.195811 1.335005 -2.371287 -2.237434 1.665413
wb_dma_rf/always_2/if_1/if_1/cond -2.269942 -1.213016 3.048478 0.669050 -0.966560 0.994257 -2.944575 -2.313815 -1.070964 3.013809 -2.753071 1.944052 -0.771425 4.220431 0.061505 -2.142552 -2.370188 -1.046475 -2.965780 -1.063104
wb_dma_pri_enc_sub/reg_pri_out_d 0.712826 -0.050251 2.856096 0.431112 0.809550 0.707109 0.656096 -0.707799 1.045712 -0.651366 -1.025051 2.535813 -1.642849 -0.592191 -1.625133 0.615869 -2.670397 0.115881 -0.736199 -0.284288
wb_dma_ch_pri_enc/always_4/case_1 0.652695 -0.030684 2.842612 0.450724 0.795877 0.717457 0.681922 -0.629646 1.044876 -0.655061 -1.030491 2.488979 -1.644758 -0.568202 -1.579626 0.544503 -2.654071 0.033224 -0.692725 -0.239578
wb_dma_ch_pri_enc/wire_pri29_out 0.680367 -0.013639 2.957632 0.428913 0.747833 0.672643 0.643315 -0.684000 1.102925 -0.537746 -1.089025 2.569860 -1.632361 -0.618973 -1.586699 0.606911 -2.648733 0.074683 -0.671833 -0.240354
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 4.776659 -0.084919 -0.137192 1.791086 0.537935 0.811666 -0.697253 -0.756534 0.840759 0.670660 0.803131 1.380225 -0.872661 -1.042840 -1.777013 3.854249 -0.836437 1.181492 -1.640278 0.417810
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.864176 3.698901 0.807762 0.764251 1.050685 3.201109 -1.522143 -1.747485 -2.369836 -2.915040 -0.162345 -1.072338 -1.467050 -2.740956 -1.174063 -1.256096 -1.403572 0.915644 -3.034732 1.237512
wb_dma_de/wire_read_hold -1.423082 1.078490 1.387093 -0.361385 0.002837 0.427660 1.379444 0.656688 -0.116893 -1.883825 -1.938899 0.821885 -1.032655 -1.092075 0.246251 -0.814140 -0.785526 -1.946935 -0.053740 -0.800790
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.030140 0.141172 -0.139511 1.611853 -0.223724 0.162263 -0.088832 0.669258 0.080680 -0.910011 1.305484 -2.590158 0.043712 -2.779660 -1.861071 -4.216967 0.570666 -1.031668 0.974871 1.268940
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.763528 -0.856720 -0.559256 -0.468000 0.792164 0.341166 -0.279295 -1.234275 0.418641 -0.424570 1.866930 0.296383 -1.115375 0.921120 -1.081243 0.303478 -2.389671 1.914869 0.061327 0.179539
wb_dma_ch_rf/wire_sw_pointer 0.027660 2.310462 0.981391 -0.160246 -1.669699 2.613413 -2.183332 -0.074390 -2.253057 -2.053772 -1.721910 3.707662 0.397186 0.292067 -1.837336 -0.564870 2.555372 -0.290569 -2.380514 1.210630
wb_dma/wire_slv0_din -6.194792 0.340999 2.583932 3.509036 -0.729503 -1.514388 0.579811 1.637520 -5.415380 -2.159051 -5.591387 -4.363580 -0.673474 1.500331 3.729120 -3.196922 4.292538 -2.510097 -2.162767 -1.393225
wb_dma_ch_rf/input_dma_err 0.722978 -1.469762 3.314029 -2.422451 0.747365 -1.216902 0.723608 -3.223106 1.616817 1.397046 -0.482917 2.708083 -0.636421 1.224071 0.275292 -0.066314 -2.061450 1.270614 -0.735445 2.259006
wb_dma_ch_sel/assign_158_req_p1 -1.516815 1.123036 1.470837 -0.385182 -0.004028 0.443495 1.444593 0.683530 -0.154576 -1.947399 -2.018168 0.861038 -1.042156 -1.140388 0.254179 -0.847431 -0.769527 -2.036230 -0.036042 -0.812323
wb_dma_ch_rf/assign_17_ch_am1_we -1.223292 0.497226 -0.304978 -0.781697 -0.695601 0.938526 -0.428370 1.186142 -1.190298 -3.273231 0.108488 3.493928 1.469405 0.018488 -1.505609 -0.639516 1.829751 2.222792 -0.903837 0.190636
wb_dma_ch_rf/assign_7_pointer_s -0.265078 -0.242480 -2.222429 2.460007 0.190229 0.576767 -0.093481 2.148407 -0.715835 -0.537469 -0.582060 -0.458729 1.298909 -0.156611 -0.495808 -0.873168 1.557337 -0.825309 -2.169886 -0.323329
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.754569 -0.080883 2.872700 0.393912 0.813080 0.706015 0.613177 -0.748978 1.106309 -0.576754 -0.985569 2.565663 -1.682950 -0.585043 -1.609851 0.648866 -2.737591 0.193678 -0.689283 -0.225160
wb_dma_wb_slv/always_5/stmt_1 1.452461 0.594634 1.017003 -3.070129 -1.955128 -2.816347 -1.663168 -2.113177 1.657446 4.773171 0.065374 -0.049527 0.309234 -0.866437 0.773269 -1.856125 0.982571 -1.468706 3.073516 2.797773
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.411759 1.086735 1.466053 -0.370188 0.027335 0.419794 1.371892 0.596556 -0.102237 -1.890150 -1.884014 0.863195 -1.062318 -1.093164 0.181858 -0.782538 -0.828558 -1.920686 -0.037811 -0.765420
wb_dma_ch_rf/input_dma_rest -0.357264 -1.883031 0.609526 2.011861 0.107171 1.225623 0.178883 0.335117 -0.250808 0.004556 -0.631995 -0.532962 -0.475285 2.037316 -0.145101 0.925059 -0.173593 -1.292168 -1.298002 -1.570147
wb_dma_ch_sel/input_de_ack 3.638628 -0.864079 1.652147 3.292751 -1.828471 1.134915 -1.483455 -0.958316 0.455279 2.616503 -0.309565 2.576457 0.007164 1.530732 -2.841347 4.276392 1.079358 0.023374 -1.911329 0.156424
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.280629 -1.529644 0.464623 -4.149118 -1.057508 -2.748634 0.934976 -2.892230 0.064328 1.624837 0.767611 -1.357961 1.840867 -1.542306 3.140325 -2.284385 1.453969 -1.189829 0.131126 4.051923
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.041331 -1.562219 -0.620117 -3.047917 2.229816 -0.162061 -0.258243 -3.814031 0.048862 -0.635101 2.503161 -0.940637 -1.057570 1.214311 1.210247 -1.074367 -3.121196 3.179317 -1.310394 2.300570
wb_dma_ch_sel/reg_valid_sel -0.047055 5.559278 2.241680 -1.996686 -0.782479 1.654537 -1.694302 -1.711488 -2.224596 -1.706753 -1.306156 1.835743 -1.331039 -0.856543 -1.933455 0.143128 3.898965 -0.187551 0.776648 2.646219
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.223796 1.769298 1.515417 -2.002200 1.999465 1.751236 -1.014099 -2.360594 -1.526449 -1.006947 -1.355604 0.243082 -1.647491 0.860949 1.460638 -1.109798 -2.730078 0.680744 -2.240125 0.508752
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.873765 2.039168 -0.240306 0.377944 2.149817 2.568128 -0.409569 -1.218794 -1.686344 -3.144337 0.163493 -1.877719 -1.988074 -1.898408 0.021737 -0.727343 -2.513379 0.517675 -2.573887 0.113668
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.241438 -0.188714 -2.296356 2.448597 0.256064 0.548957 -0.119789 2.255240 -0.608876 -0.515324 -0.495953 -0.459378 1.167082 -0.095070 -0.585476 -0.783028 1.498535 -0.784513 -1.930699 -0.466508
wb_dma_wb_mast/always_4/stmt_1 -1.405033 1.095886 1.427328 -0.357002 0.014890 0.432501 1.369565 0.635975 -0.083837 -1.888190 -1.932793 0.894200 -1.079447 -1.096936 0.184971 -0.784940 -0.834753 -1.901865 0.017489 -0.778201
wb_dma_ch_sel/assign_375_gnt_p0 3.901644 -6.345009 1.102146 1.454598 -0.980617 -1.313135 2.936648 -1.493833 -0.363561 -1.280881 3.358758 -0.113451 3.795641 -1.153978 -1.393612 -1.101611 1.962605 1.759891 -3.334917 3.411901
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.433670 1.068053 1.455104 -0.368168 0.044628 0.427985 1.422188 0.597727 -0.107276 -1.929410 -1.944763 0.868707 -1.039067 -1.116028 0.245808 -0.800222 -0.817545 -1.937560 -0.055490 -0.767127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.348187 -1.677416 0.504304 -4.071727 -1.073474 -2.731461 1.036786 -2.869369 0.131342 1.473065 0.855353 -1.305411 1.875165 -1.570177 3.021421 -2.373699 1.502173 -1.185185 0.123908 4.168035
wb_dma/inst_u2 -2.585738 0.001829 1.340612 1.741703 -0.196999 1.630649 1.580789 -1.035508 -0.827116 -0.564289 -0.574092 -2.986374 1.543753 1.098797 0.324834 -0.111381 3.595678 -1.853700 -2.328549 1.250007
wb_dma/inst_u1 -1.942480 0.307687 -0.130390 2.191208 -0.203642 2.540313 1.355306 0.795839 -2.687816 -0.987915 -1.218894 -1.969819 1.898581 2.338780 0.582920 -0.781882 3.755435 -2.713845 -2.650564 1.121944
wb_dma/inst_u0 -1.829217 0.692359 -1.190658 3.715149 0.184506 2.196489 0.289585 2.463753 -3.139484 -1.179853 -2.291770 -2.057476 2.654214 0.418013 0.659752 -2.231563 4.113969 -2.771260 -4.087507 0.814233
wb_dma/inst_u4 2.914048 -0.185769 -2.145972 1.976319 1.048527 0.489147 1.871809 1.008699 -3.415442 -2.122662 -1.728551 1.548048 -0.444722 -1.323283 0.910924 -1.153835 2.023294 -4.126759 -3.327688 1.747624
wb_dma_ch_rf/assign_2_ch_adr1 -0.335397 1.994177 -0.827725 3.383285 -0.230985 1.824672 -1.774173 0.977118 -0.603370 -0.978176 1.117448 -1.816880 0.104554 -4.134910 -3.291464 -4.982312 0.952143 -1.426440 -0.510199 1.496813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.580903 -2.063122 -0.039960 2.496781 0.602636 -0.670709 0.066271 0.514959 0.406104 1.325591 0.424381 2.546473 0.311635 0.956436 -2.056605 -0.408408 -1.582188 1.731008 -1.374491 0.878694
wb_dma_de/wire_de_csr 4.176978 -1.819607 0.304366 3.674234 0.530205 1.924348 -0.447211 -0.359039 0.403985 0.578533 0.081914 0.701509 -1.250606 1.013835 -1.697784 4.529363 -0.874206 -0.275498 -2.877996 -1.103674
wb_dma_ch_sel/always_40/case_1/stmt_1 1.558708 -1.759958 1.353613 2.437901 1.140274 0.801202 -0.236260 -0.741259 1.239657 -0.283072 2.340245 -0.180097 -0.634349 -0.760282 -3.276575 -0.620444 -2.444791 2.631159 -0.390464 0.281797
wb_dma_ch_sel/always_40/case_1/stmt_2 2.178113 -1.129689 1.517355 0.765899 0.744270 0.219422 -0.798964 -1.397900 1.289279 1.435245 0.873501 1.700571 -0.568548 0.508251 -1.809757 1.441000 -1.871267 2.076993 -0.659248 0.595234
wb_dma_ch_sel/always_40/case_1/stmt_3 0.507675 -0.341571 2.028518 1.238594 0.027683 -0.089557 -0.492456 -0.173676 0.843224 1.797793 -0.883120 1.431712 0.469062 -0.355485 -0.826211 1.221454 0.391174 0.241634 -0.730475 0.383599
wb_dma_ch_sel/always_40/case_1/stmt_4 1.679701 -2.999787 2.030824 2.838549 0.793191 1.518742 -0.546589 -0.977257 0.826750 1.282624 0.156629 1.047768 -1.056401 2.601701 -1.839063 2.225982 -2.012851 0.600583 -2.064437 -1.050173
wb_dma_pri_enc_sub 0.734929 -0.089061 2.895589 0.470626 0.774206 0.688708 0.604299 -0.710292 1.147314 -0.529686 -1.006014 2.580371 -1.644954 -0.576683 -1.665293 0.650396 -2.708941 0.192909 -0.684739 -0.210332
wb_dma_ch_rf/reg_ch_am1_r -1.009893 0.365948 -0.432853 -0.602333 -0.611362 0.970563 -0.426279 1.245200 -1.224116 -3.328637 0.092555 3.483287 1.321148 0.098338 -1.492283 -0.643530 1.782197 2.130935 -1.134098 0.241614
wb_dma_de/assign_72_dma_err 0.777023 -1.542892 3.169879 -2.291083 0.691347 -1.195920 0.672455 -3.142709 1.565877 1.465161 -0.423390 2.680465 -0.598105 1.358312 0.219821 -0.011703 -1.911922 1.311624 -0.743782 2.265756
wb_dma_de/reg_ptr_adr_low 1.642032 1.116413 -2.283729 1.995637 2.366904 0.913769 0.288984 0.270491 1.517147 0.668054 1.107817 -1.716321 -0.549950 1.526426 -1.210432 0.845657 3.502351 -0.319343 0.315515 2.927760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.674991 -2.007925 -0.048719 2.414329 0.660995 -0.584262 0.039696 0.416232 0.428605 1.247122 0.506105 2.486238 0.189634 0.918383 -2.067651 -0.356364 -1.725605 1.814009 -1.364079 0.805313
wb_dma_de/reg_state -2.326197 -0.114591 2.579792 0.541616 -0.382333 1.974322 1.044411 -3.115381 -0.526878 -1.190963 -0.315080 -4.208506 -0.292757 1.469266 0.440338 0.675483 3.095684 -2.270831 -1.987826 0.549145
wb_dma_ch_rf/always_26/if_1 -0.107836 2.241738 1.076184 -0.101050 -1.742634 2.598033 -2.188655 -0.095919 -2.305800 -2.016672 -1.799042 3.753239 0.428273 0.392201 -1.826866 -0.756203 2.564765 -0.369307 -2.454013 1.182430
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -4.191661 -0.773609 1.404676 -0.248057 2.415375 2.345503 -0.085255 -2.253298 -1.444500 -4.009411 -2.195910 -1.889617 -2.367465 1.377844 2.936234 2.749520 -2.192270 0.837080 -5.349108 -3.843477
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 4.353394 0.904411 1.431200 1.403670 -2.030175 -0.071633 -1.862633 -1.495961 0.976010 2.993869 0.392491 3.484319 0.470455 -0.390111 -3.133921 3.667742 1.201409 1.593430 -0.596705 1.838635
wb_dma_ch_sel/assign_113_valid 0.048069 -0.083883 0.588554 -2.016260 0.496986 -0.036072 -2.322571 -3.057461 -0.516875 3.005457 0.525650 0.805353 0.235652 3.456939 0.806177 0.240230 -0.785601 2.556199 -0.809316 1.675102
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.135096 -0.801628 0.607690 -0.520630 -1.555320 -1.561989 -0.018903 -0.183712 1.056627 2.457415 -0.012537 1.522640 0.884790 1.626361 -0.370221 0.704889 1.194271 0.024780 1.544825 0.439504
wb_dma_inc30r/always_1 -0.808091 -0.979684 1.147628 -1.993748 0.416380 0.453741 1.444308 1.625201 -0.352300 -3.189587 2.651421 -0.912894 5.681867 -4.216164 1.271383 -0.793572 2.153319 4.475211 0.484126 1.265433
wb_dma_de/always_23/block_1/case_1/cond -2.325452 -0.106531 2.478093 0.612087 -0.367385 1.950307 1.174565 -3.068781 -0.551879 -1.335875 -0.241351 -4.350060 -0.169964 1.289217 0.404459 0.764117 3.239281 -2.269707 -2.073872 0.607015
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.150277 0.652625 -1.721504 -4.326007 0.773379 0.338955 -0.877489 -3.276577 -2.331822 -1.044757 1.847928 -3.347444 -0.174664 -1.054043 3.104743 -3.023177 -1.639156 0.140762 -0.950123 2.489793
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.379082 0.634507 0.207523 -1.716685 1.999148 1.280784 -2.367920 -3.114077 -1.264966 0.988113 0.572832 -0.473113 -0.703582 1.829183 1.179690 -0.247117 -2.140518 2.661201 -2.119870 1.331630
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.269801 -1.173492 1.419135 0.743533 0.794596 0.280153 -0.802885 -1.383243 1.270734 1.352090 0.986767 1.711495 -0.623060 0.560768 -1.867448 1.455588 -1.983943 2.163627 -0.613563 0.557254
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.032148 2.157295 -3.574239 1.123422 0.882353 2.597270 -0.366330 0.899151 -3.578047 -3.106163 -0.449839 -1.881430 0.079630 0.724489 1.436434 1.010396 1.950954 -0.383700 -3.316788 -0.308516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 3.217154 -4.199817 0.436127 0.140046 -0.135472 -2.714263 1.553153 -1.479238 0.593184 1.210067 2.490816 -0.565798 1.997260 -1.897038 -0.416020 -4.255292 -0.761781 0.919791 -0.889780 4.177005
wb_dma_ch_sel/assign_148_req_p0 0.723777 0.656688 0.396584 -1.707250 -0.008667 -0.273473 -2.736810 -2.779625 -0.441020 3.462663 0.422788 -0.035118 0.259274 1.723452 0.312841 -1.910695 0.389888 0.840155 -0.186353 3.075164
wb_dma/wire_ndr 1.968409 -1.599963 -0.596467 -2.899571 2.227234 -0.099978 -0.142735 -3.683564 -0.006197 -0.754230 2.456189 -0.832566 -1.009921 1.224838 1.140806 -1.047865 -3.017606 3.189546 -1.426608 2.270019
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.185592 -1.196986 1.565052 0.874637 0.745005 0.278526 -0.809479 -1.341398 1.301792 1.455403 0.883106 1.781588 -0.592617 0.516141 -1.921204 1.498176 -1.856986 2.088665 -0.705115 0.543253
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.629520 -0.077223 2.856876 0.481172 0.768449 0.693085 0.645545 -0.666518 1.073696 -0.566362 -1.078206 2.491740 -1.585971 -0.599811 -1.571930 0.602481 -2.564607 0.057513 -0.741027 -0.238903
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.687627 -3.039575 2.110902 2.845891 0.840231 1.429719 -0.509149 -0.953716 0.949814 1.383366 0.195383 1.154231 -1.032964 2.556748 -1.845238 2.249063 -2.025300 0.683621 -2.013925 -1.025716
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.919471 -2.434954 -0.063170 3.985421 1.003955 -0.055638 0.457720 1.051447 0.338791 -0.230816 1.646251 0.648512 0.231800 -0.409893 -3.310512 -2.395398 -2.011843 2.188747 -1.208418 0.686357
wb_dma_rf/input_dma_done_all 2.802963 1.605564 -1.573839 -0.779608 1.700150 1.691286 -2.155612 -2.420537 -1.803874 0.123347 0.515343 -0.997748 -0.832564 0.391842 1.387993 1.963760 -0.917339 1.683026 -3.100585 1.223794
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.186218 -0.250577 -2.064780 2.181427 0.194063 0.483746 -0.098489 1.965552 -0.612745 -0.430397 -0.532639 -0.381569 1.214400 -0.127507 -0.437855 -0.835989 1.395973 -0.716381 -2.005066 -0.262946
wb_dma_de/assign_66_dma_done -0.203654 1.984786 2.364049 -1.392812 -0.895589 2.764810 -1.744252 -2.234916 -1.613960 -1.090595 -0.952797 2.962836 0.276548 2.030056 -0.867390 2.513387 0.813032 1.853991 -2.321337 0.273958
wb_dma/wire_ch4_csr -0.586870 -0.025017 -1.646328 2.303923 1.899567 1.769993 0.497008 2.326766 -1.875953 -0.734144 -1.245468 -0.684396 2.653368 0.540414 1.577506 0.261035 4.167705 -0.588456 -3.479814 1.676828
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.412822 1.083679 1.516321 -0.394601 0.022865 0.429416 1.418755 0.599309 -0.095165 -1.950750 -1.924292 0.902766 -1.061264 -1.124221 0.173923 -0.808635 -0.873067 -1.946044 -0.037452 -0.788214
wb_dma_ch_sel/input_ch3_csr 0.194612 1.490671 -1.065112 0.559332 1.877773 2.516573 -0.919112 2.382831 -1.190301 0.393881 -1.858643 -0.259747 2.941837 0.289028 2.710960 2.180980 4.842380 -0.722585 -2.174615 1.523991
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.681984 -2.057844 0.118606 2.427857 0.694707 -0.610097 -0.028529 0.402434 0.460518 1.405117 0.438889 2.611536 0.215627 0.952788 -2.078567 -0.313571 -1.655736 1.798147 -1.450149 0.901822
wb_dma_de/wire_adr1_cnt_next 0.254005 -1.182852 0.990848 -1.995806 -0.201523 0.302436 1.821012 -0.518921 -0.179781 -4.128621 2.940244 -0.928622 2.099003 -2.901046 -0.515591 -0.928081 -0.044461 2.841513 0.389084 0.374560
wb_dma/wire_de_adr0 -4.775885 -2.885352 -0.049247 1.282236 -0.359834 -2.374328 1.344229 1.273335 -0.727432 2.322403 -2.078425 1.041908 4.259085 2.842047 2.758149 -0.357202 3.213192 0.994280 -2.858008 0.598215
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.781766 -0.099282 2.940693 0.447563 0.782241 0.701326 0.646808 -0.773815 1.119930 -0.510696 -1.005725 2.591419 -1.626853 -0.580709 -1.634988 0.659841 -2.699105 0.202173 -0.716272 -0.192632
wb_dma_de/reg_adr0_cnt -5.158553 -2.417759 0.578667 -0.422779 -0.393132 -1.791379 1.075672 0.737385 -0.687435 0.656621 -0.975475 2.432241 5.004719 2.961123 1.756718 -0.040968 3.696685 3.556643 -2.451959 0.998723
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.781003 -0.113390 2.957031 0.471100 0.796083 0.697035 0.634033 -0.789392 1.128135 -0.527348 -1.006914 2.603742 -1.680550 -0.566426 -1.668674 0.649863 -2.745695 0.171781 -0.722055 -0.226767
wb_dma/wire_am0 -0.817588 -0.031250 -0.989865 -1.565666 1.299335 0.092697 0.603756 -0.737178 1.634572 1.269734 -0.235278 -1.332090 0.280530 0.732211 2.358944 2.245748 -0.533164 -0.746574 -0.229833 -0.753343
wb_dma/wire_am1 -0.838013 0.281556 0.641609 -1.917178 -0.061879 0.522251 -0.026797 -0.449837 0.078350 -1.849025 1.252359 1.562470 1.241424 0.203211 -0.921209 0.391839 0.686343 3.007166 0.486542 0.311215
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.766904 0.570906 0.413148 -1.816036 -0.051291 -0.334683 -2.754188 -2.826831 -0.418428 3.510081 0.476668 0.064661 0.273754 1.834626 0.304322 -1.863715 0.397314 0.953224 -0.175806 3.142593
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.642424 0.670919 0.277625 -2.002474 -0.106038 -0.426625 -2.782632 -2.792187 -0.398610 3.554422 0.494940 -0.080812 0.160407 1.854462 0.358425 -1.956822 0.256717 0.861948 0.159115 2.958210
wb_dma_ch_rf/always_22/if_1/if_1 -0.840057 -0.029708 -0.943607 -1.620782 1.349526 0.085867 0.596555 -0.742012 1.714347 1.333781 -0.279572 -1.394435 0.236358 0.749089 2.452406 2.318704 -0.610275 -0.742156 -0.203483 -0.809680
wb_dma_de/assign_69_de_adr0 -4.726320 -3.069959 -0.063474 1.291209 -0.356930 -2.458230 1.384434 1.378219 -0.748400 2.323781 -1.985250 1.165994 4.357032 2.917440 2.723435 -0.391745 3.212168 1.186253 -2.830102 0.637813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.113766 -1.511943 0.477738 -3.091919 0.016026 -2.006599 0.063024 -2.735684 0.629498 2.069008 0.695137 0.270397 0.918638 1.981742 1.902769 -0.679616 0.438399 1.346903 0.049407 2.600864
wb_dma_de/wire_mast0_go -1.459912 1.033301 1.443578 -0.335814 0.026286 0.411088 1.365738 0.614773 -0.164958 -1.865169 -1.909497 0.817793 -0.974639 -1.081611 0.267883 -0.809192 -0.725653 -1.913446 -0.096674 -0.729575
wb_dma_wb_slv/input_slv_din -2.123794 -0.715908 -0.586750 -0.476176 -2.858584 -1.895623 3.748098 0.852074 -1.420640 -2.746957 -1.259789 -3.874046 1.112132 -0.233603 3.416369 -2.273949 1.244503 -3.084602 0.583927 -0.528817
wb_dma_de/always_3/if_1/if_1 0.838270 -0.531534 0.903416 -1.728932 -0.772048 -0.016498 1.251928 -0.403741 -0.117712 -3.364926 2.747981 -1.678268 2.089192 -4.263447 -0.982476 -3.118189 1.040901 1.146455 0.973845 1.803399
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.662588 -2.033438 -0.114399 2.538417 0.691097 -0.546287 0.029757 0.531650 0.345513 1.169406 0.481681 2.442868 0.197024 0.929661 -2.083261 -0.418140 -1.665749 1.733801 -1.442545 0.795735
wb_dma_ch_sel/always_47/case_1 -0.884754 0.312576 0.676724 -1.953863 -0.065115 0.542053 -0.054388 -0.399482 0.090080 -1.898728 1.270687 1.619737 1.251272 0.253651 -0.929934 0.366657 0.714634 3.019395 0.529166 0.322363
wb_dma_ch_sel/assign_152_req_p0 0.779111 0.712955 0.275566 -2.060384 -0.017448 -0.283133 -2.871489 -2.973005 -0.437229 3.432789 0.613869 -0.047634 0.054591 1.909428 0.342205 -1.941377 0.068520 1.014807 0.021037 3.029033
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 4.318316 0.951041 1.331774 1.505709 -2.117115 -0.140622 -1.829388 -1.367037 0.934948 3.074064 0.294692 3.447000 0.596147 -0.447127 -3.061899 3.715856 1.483244 1.449268 -0.605991 1.889089
wb_dma_de/reg_de_adr0_we -0.167785 -0.789166 0.587514 -0.488776 -1.513523 -1.521916 -0.012272 -0.164246 1.024099 2.410059 -0.037877 1.515906 0.889769 1.619025 -0.344821 0.663422 1.192778 0.002293 1.544853 0.409346
wb_dma_ch_sel/assign_114_valid 0.185571 -0.051630 0.605848 -2.134899 0.443156 -0.149272 -2.354891 -3.139603 -0.344149 3.147490 0.561083 0.868080 0.136063 3.421191 0.808915 0.390001 -0.903666 2.554067 -0.650799 1.609076
wb_dma_ch_rf/assign_4_ch_am1 -1.178124 0.454850 -0.284228 -0.547137 -0.683252 0.983716 -0.469621 1.257029 -1.162565 -3.218965 0.006994 3.555204 1.465240 0.042580 -1.621633 -0.672993 1.875213 2.135669 -1.049197 0.211390
wb_dma_de/wire_dma_done_all 2.940046 1.614364 -1.677981 -0.713942 1.737436 1.806311 -2.187947 -2.414320 -1.826833 0.002934 0.622193 -0.964233 -0.920730 0.387875 1.265030 2.008570 -1.028419 1.790891 -3.113711 1.196412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.237897 -1.621392 0.544643 -4.035388 -1.040141 -2.691736 0.987322 -2.860471 0.156680 1.541965 0.860542 -1.141844 1.835146 -1.341392 2.893178 -2.148908 1.370723 -0.953836 0.172041 3.982721
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.256558 5.386346 2.297032 -2.148885 -0.816629 1.511142 -1.589213 -1.648422 -2.098255 -1.765943 -1.227484 2.098135 -1.130826 -0.768959 -1.955716 0.253917 3.925414 0.094460 0.915127 2.526335
wb_dma_wb_slv/input_wb_data_i -0.705041 1.819500 2.241545 4.445454 0.870023 -1.767177 -2.228366 0.922568 -0.256967 6.301054 -3.461919 -3.774889 2.336324 -3.261628 1.971997 -0.091385 7.183525 -3.422770 -0.919576 2.354349
wb_dma_de/input_nd 2.007263 -1.590419 -0.632145 -2.958782 2.259835 -0.129297 -0.152505 -3.707364 0.032111 -0.767584 2.511325 -0.912657 -1.041481 1.241342 1.169201 -1.059929 -3.113290 3.173307 -1.332701 2.261254
wb_dma_ch_sel/assign_126_ch_sel -3.720171 -1.110316 1.801890 0.422234 -3.126459 1.579349 0.987099 -1.076934 -2.962583 -1.433396 -0.574761 -0.856752 3.844225 1.363598 0.579254 -2.774999 0.765141 -0.110133 -3.636286 0.218165
wb_dma/wire_mast1_err 0.753847 -1.471285 3.285617 -2.591926 0.759782 -1.290034 0.667348 -3.360202 1.618491 1.441252 -0.384799 2.686996 -0.685645 1.260580 0.369705 -0.093337 -2.155312 1.377067 -0.694303 2.288965
wb_dma_de/wire_ptr_valid 1.157133 -3.450637 1.891065 4.218560 1.227239 1.968841 -0.081056 -0.459931 0.854838 -0.306132 1.659786 -0.885691 -1.076670 1.094215 -3.199036 0.153227 -2.588068 1.257713 -1.655378 -1.205846
wb_dma/wire_ch_sel -0.110315 -0.666439 0.245071 3.381931 -4.589365 2.758607 -0.736307 -1.001472 -2.329910 1.419499 -0.874723 0.010588 0.400756 5.033201 -1.816916 1.365931 -0.329438 -2.923221 -2.598369 -2.241461
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.986541 -2.563672 -0.156184 4.064795 1.029104 -0.047382 0.543937 1.098971 0.383008 -0.399549 1.809390 0.575418 0.172859 -0.365835 -3.453921 -2.447122 -2.154691 2.231105 -1.156598 0.583715
wb_dma_de/always_12/stmt_1/expr_1 -1.155860 1.674781 1.379910 -2.060653 2.063645 1.805748 -0.965253 -2.417753 -1.561057 -1.162528 -1.209667 0.196517 -1.694272 0.962784 1.443234 -1.104035 -2.864884 0.810166 -2.233592 0.539245
wb_dma/wire_dma_req 3.767845 -0.842500 1.860349 3.262789 -1.896291 1.181368 -1.610370 -1.145127 0.502644 2.764703 -0.285154 2.664435 0.020818 1.466046 -2.908166 4.329106 1.016035 0.179803 -1.982386 0.247852
wb_dma_ch_sel/assign_136_req_p0 0.765882 0.492990 0.499361 -1.777936 -0.115979 -0.441144 -2.625458 -2.774540 -0.308633 3.514628 0.456393 0.104083 0.283354 1.769588 0.254463 -1.879173 0.438959 0.812938 -0.069660 3.143843
wb_dma_ch_rf/assign_5_sw_pointer 0.021052 2.279461 0.968039 -0.203642 -1.703724 2.615006 -2.334938 -0.144421 -2.184865 -1.976902 -1.601455 3.620267 0.284306 0.395361 -1.829216 -0.602949 2.347347 -0.226347 -2.255885 1.053328
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 4.905494 -0.109103 -0.211497 1.716699 0.567570 0.723277 -0.708253 -0.864351 0.802035 0.740740 0.857869 1.315468 -0.807442 -1.052282 -1.695248 3.879880 -0.775274 1.252462 -1.652412 0.533548
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.059654 0.282808 -0.349845 -0.581995 -0.604283 0.864187 -0.382831 1.177567 -1.046220 -3.108480 0.181966 3.311335 1.503569 0.013038 -1.446985 -0.585338 1.883382 2.139002 -0.988386 0.298905
wb_dma_ch_sel/assign_97_valid/expr_1 -0.788162 1.916365 0.186681 -2.741097 2.197134 0.228652 -2.616675 -1.763189 0.650136 3.330143 1.069819 -1.124153 5.017620 0.469365 2.589023 0.748705 6.104169 4.722972 -0.680349 5.626763
wb_dma_de/always_9/stmt_1 0.912795 2.765026 -2.970833 -1.627875 0.953987 1.486912 -1.488373 -1.189102 -2.859227 -1.177914 -0.254270 -2.531202 -0.380092 -0.164025 3.009981 0.763022 0.749700 -0.267003 -2.330814 0.662971
wb_dma_de/input_pause_req -3.275586 -0.394366 3.315715 1.610898 -1.976420 2.676503 0.953476 -2.154643 -2.962357 -0.611541 -2.535904 -0.268044 -1.394585 5.381278 -0.733830 -1.604619 -0.210400 -3.984112 -2.520068 -0.861147
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 4.305565 0.899677 1.432508 1.247302 -2.031058 -0.061668 -1.846675 -1.540783 0.970584 3.005103 0.435708 3.496414 0.393193 -0.314390 -3.092295 3.593905 1.082988 1.621649 -0.501431 1.820934
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.917635 -1.843623 0.261876 3.758103 0.515918 1.936556 -0.327404 -0.210598 0.216001 0.460797 -0.028093 0.511823 -1.069602 0.906423 -1.511631 4.329169 -0.605065 -0.481593 -3.021827 -1.116162
wb_dma_de/wire_dma_busy -2.263899 1.023681 -0.614849 0.600853 -3.027653 2.932450 -0.718751 -1.767676 -3.454480 -1.308598 0.424871 -1.619297 0.116718 3.560293 -1.134177 -3.431079 -2.194426 -1.184198 -1.954549 -0.965892
wb_dma_ch_sel/always_37/if_1/if_1/cond 4.720212 -0.055012 -0.357894 1.834239 0.496152 0.766210 -0.624574 -0.687620 0.661097 0.552957 0.812459 1.160056 -0.744623 -1.059261 -1.626733 3.727707 -0.575949 1.078106 -1.672466 0.481784
wb_dma_ch_pri_enc/always_2/if_1 0.714138 -0.041389 2.881464 0.389884 0.792993 0.703308 0.656245 -0.775674 1.087154 -0.623365 -1.013618 2.508271 -1.712883 -0.574219 -1.592485 0.556500 -2.784127 0.116201 -0.678799 -0.230886
wb_dma_de/always_6/if_1/stmt_1 1.748038 2.998425 -2.393692 -0.097961 1.004677 2.936188 -2.430084 -2.236920 -3.140191 -2.901149 2.445811 -3.222136 -1.100715 -1.345251 -0.699765 -1.654321 -1.325849 2.561144 -2.331627 1.458611
wb_dma_ch_rf/input_de_txsz_we 3.180614 3.247821 -2.909136 -2.358870 0.395774 1.292768 -2.890110 -2.021384 -1.554641 0.470408 1.046176 -1.842793 -2.037585 -0.397997 1.494607 1.835240 -2.105959 0.469876 0.026661 -0.322897
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.521428 1.089928 1.445740 -0.315959 -0.015854 0.442106 1.462701 0.690649 -0.175860 -1.951630 -2.015523 0.848752 -1.017304 -1.155040 0.253770 -0.864293 -0.689528 -2.054281 -0.087028 -0.811490
wb_dma_wb_if/input_wb_addr_i -2.561951 1.938748 2.225477 3.385068 -2.182131 0.396836 0.007266 2.056087 -3.220109 0.142420 -5.220737 -1.357558 1.235220 -2.483695 2.389804 -2.092786 3.748599 -4.017380 -3.594702 1.326918
wb_dma_ch_sel/always_7/stmt_1 4.826648 -0.035769 -0.352566 1.672635 0.528746 0.751465 -0.678265 -0.761999 0.762125 0.617360 0.902885 1.236620 -0.873647 -1.040578 -1.688355 3.844722 -0.759058 1.165243 -1.566761 0.436757
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.032490 -0.290800 1.238043 1.121476 0.647726 1.541671 4.628528 -1.077132 -0.414900 -2.873282 0.520950 -2.619478 1.143145 2.473412 -0.401481 0.578934 4.750733 -1.077214 -1.164774 3.207284
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.253102 -2.088279 1.886776 0.857210 2.391709 1.300277 0.720741 -2.205158 1.018302 -0.348392 -1.736139 -0.380526 -2.382447 -2.103102 2.183257 4.386790 -3.006613 -2.087725 -4.982584 -0.793146
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.292495 -1.768219 0.586720 -4.110946 -1.082186 -2.804743 1.020793 -2.939152 0.159421 1.618778 0.833018 -1.184190 1.964342 -1.376499 3.047837 -2.222318 1.485750 -1.033787 0.122610 4.118652
wb_dma_ch_rf/always_4/if_1/block_1 -1.067330 0.367949 -2.341225 5.444246 2.775440 1.838093 0.036413 4.098210 -3.047560 -1.284900 -1.706959 -1.710383 0.189707 1.064437 -0.657806 0.230198 3.281848 -0.910592 -2.798472 -0.997044
wb_dma_de/reg_dma_abort_r 0.711129 -1.485734 3.265323 -2.358923 0.718750 -1.200086 0.699160 -3.177090 1.534751 1.420747 -0.413783 2.700946 -0.580224 1.371328 0.272928 -0.086450 -1.963466 1.334094 -0.756873 2.232022
wb_dma_ch_sel/input_ch2_txsz 4.739655 -0.130588 -0.194567 1.641185 0.554376 0.743350 -0.664247 -0.856855 0.799805 0.610592 0.915168 1.333773 -0.891120 -0.945897 -1.741703 3.676455 -0.897772 1.294314 -1.583056 0.453682
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.563201 1.150365 1.434232 -0.249306 -0.017590 0.438375 1.421164 0.772485 -0.229919 -1.963453 -2.051529 0.771948 -0.995672 -1.167785 0.259407 -0.882225 -0.661966 -2.106667 -0.090289 -0.855421
wb_dma_ch_sel/input_ch5_csr -0.568125 0.174832 -1.807141 2.227377 1.908089 1.851226 0.520070 2.382401 -1.668593 -0.720383 -1.030116 -0.671169 2.576451 0.625220 1.236264 0.134474 4.100305 -0.596418 -3.048522 1.771392
wb_dma_ch_sel/assign_150_req_p0 0.724370 0.708917 0.218811 -1.882644 -0.048384 -0.330456 -2.851193 -2.771866 -0.377745 3.523559 0.536828 -0.071340 0.152034 1.854590 0.293739 -1.911509 0.260348 0.890567 0.068708 2.942533
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.495512 1.156919 1.477842 -0.385484 -0.000442 0.455174 1.414145 0.650280 -0.146050 -1.945761 -2.008307 0.856616 -1.040772 -1.137345 0.248915 -0.823937 -0.759316 -2.026942 -0.012640 -0.790286
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.174702 -0.756040 0.564244 -0.532930 -1.524660 -1.507110 -0.023286 -0.187969 1.011484 2.378621 0.019903 1.445973 0.882692 1.590604 -0.328510 0.644398 1.173541 0.020123 1.510009 0.426023
wb_dma_ch_sel/assign_155_req_p0 0.619213 0.759231 0.317358 -1.642515 -0.124822 -0.256667 -2.835807 -2.693815 -0.495651 3.530689 0.355415 -0.090014 0.283081 1.756235 0.335339 -1.988339 0.475439 0.683648 -0.098642 2.996020
wb_dma_ch_sel/always_43/case_1/stmt_4 2.243980 -1.208704 1.568873 0.834189 0.801587 0.275733 -0.791983 -1.394908 1.306735 1.496227 0.894384 1.791195 -0.610165 0.500601 -1.901071 1.538685 -1.892256 2.137724 -0.672389 0.600176
wb_dma_ch_sel/always_43/case_1/stmt_3 4.680074 -0.088437 -0.331018 1.712120 0.549013 0.736352 -0.632242 -0.750434 0.739263 0.567361 0.895029 1.170859 -0.815268 -0.970856 -1.632252 3.670794 -0.743043 1.166813 -1.605278 0.462864
wb_dma_ch_sel/always_43/case_1/stmt_2 1.648554 1.787062 1.698983 1.780615 -0.154075 0.831012 0.889947 1.028478 0.284348 -0.746396 -2.771579 1.840086 -0.738266 -2.889967 -0.433247 2.737438 0.744674 -2.497779 -1.682472 -0.422163
wb_dma_ch_sel/always_43/case_1/stmt_1 2.839751 3.361468 -0.386446 -0.558820 0.613401 2.324071 -3.329597 -3.044504 -2.471815 0.242381 0.154312 -0.057867 -0.495042 -0.591915 0.143240 1.391101 -0.178950 2.112844 -3.509015 2.211668
wb_dma_de/always_19/stmt_1/expr_1 -0.363805 -2.415145 1.140307 -2.520817 -3.166085 -1.594055 2.978882 -1.732826 -0.605345 -2.552953 1.482901 2.406026 1.886508 1.564775 -0.913583 0.549124 1.801408 1.116607 -0.026806 0.578918
wb_dma_ch_rf/wire_ch_err_we 0.833879 -1.530345 3.144831 -2.442586 0.795712 -1.148111 0.674664 -3.306274 1.523690 1.339488 -0.302125 2.619644 -0.683995 1.310720 0.273756 -0.076795 -2.142020 1.425164 -0.746028 2.278856
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.357047 -0.136670 0.801243 0.957564 -3.382296 1.601471 0.853595 -1.253508 -2.313794 -1.242463 -0.506571 -0.870433 0.704246 2.395815 -0.953497 -3.342817 -0.809476 -2.277457 -1.878541 -0.260861
wb_dma_rf/wire_ch1_adr1 -0.590856 -0.624822 -0.058921 1.683672 0.419436 0.565732 0.503809 0.619610 -0.000883 -1.657085 1.458040 -1.922341 -0.043084 -1.385051 -1.497421 -2.083135 -0.608794 0.578274 0.200931 -0.204789
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -1.610543 -1.312237 1.696588 1.149190 5.051857 0.934559 -1.466962 -1.372160 2.811381 3.665095 -1.073033 -4.565229 -0.328524 0.850565 3.134294 0.700169 1.170623 -0.249122 -1.601565 1.580444
assert_wb_dma_wb_if/input_pt_sel_i -0.270537 -0.231400 -2.033135 2.558244 1.686638 1.499539 1.417840 1.759083 -4.054880 -2.516246 -0.640136 0.961907 1.206608 0.609082 0.261101 -0.730868 2.951675 -1.951478 -2.318205 -0.118197
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.751136 -2.525589 0.681313 -4.443274 -0.623712 -2.706465 1.656886 -3.144826 0.155436 1.186037 1.041474 -0.516948 2.024173 0.049680 3.606921 -0.147767 0.427993 0.496209 -0.366684 2.790905
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.455824 1.109631 1.396398 -0.300459 -0.006885 0.431422 1.362409 0.663489 -0.133998 -1.905388 -1.944065 0.800663 -0.998107 -1.075325 0.208362 -0.772384 -0.714163 -1.936478 -0.040554 -0.789771
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.297736 -1.187651 1.497371 0.769796 0.785789 0.257339 -0.777277 -1.413610 1.310906 1.418108 0.954383 1.788691 -0.648173 0.526979 -1.930627 1.503923 -2.007966 2.159653 -0.643059 0.546299
wb_dma_rf/input_paused -0.954443 1.620822 0.855184 0.692361 0.590935 0.479569 0.448957 0.340158 -1.195401 -1.094215 -1.092732 -0.573894 -1.976156 0.623448 -0.670552 0.644684 2.157150 -1.592836 1.096550 -0.262470
wb_dma/wire_mast0_adr 2.229892 1.707482 -2.240223 1.864290 1.830491 0.639454 -0.243571 0.181562 1.561993 1.206313 1.108447 -2.444683 -0.543028 0.061669 -1.630937 -1.401343 4.354167 -1.733102 0.957280 4.401063
wb_dma_ch_pri_enc/inst_u8 0.647342 -0.079641 2.911205 0.576933 0.740949 0.700658 0.618841 -0.636087 1.120484 -0.503123 -1.101655 2.540764 -1.577529 -0.621981 -1.628322 0.644505 -2.511063 0.082471 -0.759522 -0.204428
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.781921 0.678153 0.393856 -1.788244 -0.086924 -0.386988 -2.819477 -2.740262 -0.345205 3.569515 0.466955 0.010006 0.189406 1.675123 0.242775 -1.875521 0.325549 0.792945 0.075817 3.013740
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.145884 2.611258 -1.353081 -0.023735 -0.211008 1.594041 -1.731511 0.750751 -2.252720 -0.230994 -0.948392 -1.064417 -0.230708 1.165693 0.788591 -0.424773 0.410016 -0.664247 -0.062873 -1.394118
wb_dma_ch_arb/always_2/block_1 2.746907 -5.438581 2.528378 0.763773 -0.769918 -1.051629 4.075198 -1.177652 -0.168383 -2.613135 1.736879 0.745208 2.886529 -2.165033 -1.109085 -1.859508 1.051902 0.250679 -3.280132 2.950085
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.774220 1.676702 -1.515709 -0.763241 1.706641 1.773289 -2.235483 -2.452164 -1.815886 0.077627 0.486812 -0.981273 -0.911192 0.370642 1.318638 1.976034 -0.969205 1.695480 -3.127338 1.169844
wb_dma_ch_sel/always_40/case_1/cond 0.946517 -3.516471 1.941440 4.394344 1.137078 1.919201 -0.016001 -0.236753 0.852931 -0.230327 1.479291 -0.760116 -0.958375 1.163624 -3.171210 0.127748 -2.336826 1.104525 -1.697292 -1.259856
wb_dma_ch_rf/assign_22_ch_err_we 0.737066 -1.620319 3.348601 -2.549740 0.769463 -1.279799 0.752620 -3.341627 1.674399 1.450606 -0.382357 2.784606 -0.611497 1.366182 0.306468 -0.112857 -2.127060 1.399738 -0.714797 2.342572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.164024 -1.725488 0.505346 -4.090297 -1.069076 -2.758857 1.005508 -2.904543 0.103217 1.598582 0.925290 -1.256317 1.945474 -1.318823 2.990095 -2.366952 1.508448 -0.980390 0.138168 4.143092
wb_dma_ch_rf/wire_pointer -0.206138 -2.336198 0.926882 6.929585 3.407018 3.285057 0.323976 2.293584 -1.603966 -1.602160 0.322742 -1.879398 -2.261824 2.551945 -3.224531 1.209549 -0.741950 0.536341 -1.754051 -2.566374
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.657529 -0.008115 2.881716 0.433649 0.769896 0.697426 0.653694 -0.684524 1.091508 -0.562808 -1.069831 2.502404 -1.636601 -0.590690 -1.564031 0.588538 -2.652892 0.087619 -0.733627 -0.246139
wb_dma_ch_pri_enc/wire_pri19_out 0.692705 -0.062322 2.783578 0.417213 0.784639 0.701281 0.604643 -0.723468 1.066174 -0.512766 -0.952102 2.416515 -1.546965 -0.555005 -1.557804 0.586133 -2.610110 0.147229 -0.737328 -0.202893
wb_dma_ch_sel/assign_5_pri1 0.263279 0.251766 0.850883 -0.790817 0.761921 0.739172 1.134408 -0.607920 0.229233 -2.246401 -0.110580 1.078049 -2.012200 -0.174730 -0.768286 -0.505236 -2.951685 -0.059989 -0.052797 -0.531765
wb_dma_rf/inst_u26 0.646764 -1.484326 3.274404 -2.391724 0.682742 -1.231025 0.682435 -3.128517 1.615284 1.482879 -0.483083 2.682687 -0.661603 1.280580 0.298647 -0.084131 -2.002392 1.219966 -0.653058 2.176839
wb_dma_rf/inst_u27 0.621908 -1.479326 3.211693 -2.404873 0.722224 -1.160775 0.775030 -3.130223 1.480940 1.237020 -0.471183 2.648069 -0.575735 1.279264 0.324380 -0.167920 -1.939291 1.234572 -0.829606 2.261662
wb_dma_de/always_23/block_1/case_1/block_10 4.349915 1.061193 1.239434 1.505188 -1.952794 0.024165 -1.872626 -1.371722 0.852151 2.866267 0.385901 3.354062 0.448175 -0.470828 -3.088422 3.634936 1.304230 1.450207 -0.646460 1.822357
wb_dma_de/always_23/block_1/case_1/block_11 4.560626 -0.853799 0.127872 1.326511 -1.000506 -0.782230 -0.669634 -0.793355 1.728799 2.990818 0.782395 2.594135 0.145637 0.516458 -1.925146 4.498037 0.667886 1.110453 -0.207507 0.883061
wb_dma_rf/inst_u22 0.768763 -1.543675 3.270525 -2.438009 0.696572 -1.238920 0.707618 -3.238764 1.646863 1.447192 -0.391562 2.790505 -0.730365 1.377934 0.177657 -0.048681 -2.165435 1.341978 -0.617018 2.178379
wb_dma_rf/inst_u23 0.753001 -1.556181 3.139194 -2.511637 0.777879 -1.201745 0.700708 -3.297903 1.504854 1.377733 -0.319123 2.572427 -0.640878 1.325540 0.353899 -0.150441 -2.070439 1.376112 -0.743117 2.292704
wb_dma_rf/inst_u20 0.728499 -1.524247 3.285180 -2.424173 0.717870 -1.213485 0.779805 -3.221941 1.581292 1.358090 -0.467126 2.764379 -0.663288 1.339996 0.245790 -0.057445 -2.011781 1.278751 -0.758678 2.289743
wb_dma_de/assign_86_de_ack 3.697284 -1.012272 1.817899 3.246046 -1.872539 1.056723 -1.533470 -1.024341 0.584943 2.784210 -0.164994 2.658449 0.078104 1.596825 -2.971648 4.300081 0.979713 0.235114 -1.796111 0.213683
wb_dma_rf/inst_u28 0.673665 -1.579888 3.234044 -2.322994 0.777237 -1.185477 0.742506 -3.164545 1.540001 1.359620 -0.422587 2.707408 -0.590214 1.338519 0.275476 -0.092104 -1.993698 1.351930 -0.816925 2.250141
wb_dma_rf/inst_u29 0.748033 -1.589121 3.254241 -2.268431 0.754223 -1.198082 0.749318 -3.187560 1.580588 1.436105 -0.422128 2.774551 -0.584985 1.427358 0.200948 0.000956 -1.899239 1.383209 -0.890164 2.290648
wb_dma_ch_sel/always_1/stmt_1 3.788066 -0.866472 1.860647 3.293575 -1.903419 1.174934 -1.634801 -1.158523 0.540678 2.952889 -0.258800 2.663943 0.038171 1.658360 -2.996626 4.412765 1.107697 0.197545 -1.949669 0.306770
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.828701 3.368111 -2.877550 0.856258 -0.442014 1.967981 -1.538212 1.157489 -2.374397 -0.825541 -0.827872 -1.305841 -0.501909 -0.530850 0.794044 2.144375 1.381681 -1.381766 -0.990950 -1.332603
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.729932 0.558568 0.485489 -1.780779 -0.127187 -0.393584 -2.680302 -2.713038 -0.300075 3.539989 0.393385 0.090342 0.248502 1.787740 0.221326 -1.794939 0.355003 0.802554 0.002370 2.984322
wb_dma_rf/inst_check_wb_dma_rf -1.030523 1.823848 -1.477833 2.847045 -0.909577 1.910235 -1.825298 1.960618 -1.999219 -1.749935 -0.983443 2.409041 0.614956 -1.745039 -2.196234 -2.442658 1.470003 -0.910548 -2.663114 0.208321
wb_dma_rf/reg_wb_rf_dout -6.420623 1.944738 1.980504 4.991045 -1.451416 -0.128424 -0.997224 2.471118 -6.339204 -3.029476 -6.176274 -2.165862 -0.173036 -0.540792 2.061042 -4.737980 5.225688 -3.079707 -3.999445 -0.686668
wb_dma/input_dma_req_i 3.534875 -0.918718 1.877464 3.180284 -1.941795 1.041865 -1.558852 -1.057870 0.514913 2.876239 -0.284955 2.688112 0.170018 1.662476 -2.865788 4.197469 1.130935 0.210680 -1.836092 0.304739
wb_dma_de/input_am1 -0.903404 0.376985 0.666266 -1.998682 -0.081393 0.528934 -0.052640 -0.385885 0.091381 -1.919254 1.281437 1.630529 1.285572 0.215885 -0.925378 0.451842 0.749013 3.046059 0.567412 0.284562
wb_dma_de/input_am0 -0.818099 -0.031084 -0.978506 -1.620702 1.363759 0.070561 0.595364 -0.733319 1.666320 1.320174 -0.269410 -1.379658 0.268127 0.696720 2.469140 2.315820 -0.601817 -0.716300 -0.218698 -0.786605
wb_dma_ch_sel/reg_next_start -0.683745 4.941540 2.307826 -2.041615 -0.332929 1.930457 -1.088980 -1.724951 -2.393172 -2.433214 -1.278800 2.771120 -1.347491 0.642400 -1.583225 2.274654 2.982015 1.335147 0.051035 1.233980
wb_dma_ch_sel/input_ch4_csr -0.561373 -0.058115 -1.867733 2.456372 2.108930 1.833698 0.457368 2.439624 -1.629614 -0.706566 -1.136644 -0.851090 2.503611 0.639528 1.421979 0.374632 4.188727 -0.595610 -3.361326 1.624152
wb_dma/wire_mast0_dout -0.801543 -1.083358 -1.803885 3.990438 0.045371 0.367401 -0.609588 1.716371 -2.253673 0.126284 -2.088269 -0.354481 -0.463527 0.845802 0.896084 0.943393 3.796036 -3.033625 -4.562460 -0.091536
wb_dma_ch_sel/assign_107_valid 0.105100 -0.073015 0.534322 -2.045807 0.580402 -0.005764 -2.346122 -3.104391 -0.480292 3.011622 0.559026 0.808677 0.117786 3.456408 0.830996 0.359707 -0.966558 2.594886 -0.793281 1.584403
wb_dma/wire_next_ch -0.178481 1.944147 2.420483 -1.286930 -0.883936 2.773304 -1.623092 -2.219652 -1.719073 -1.233323 -1.038996 2.868950 0.264657 1.977055 -0.791934 2.377563 0.949263 1.692795 -2.447679 0.438224
wb_dma_rf/wire_ch2_txsz 4.826642 -0.019268 -0.316414 1.647655 0.540479 0.782515 -0.717601 -0.804759 0.728439 0.613797 0.863033 1.227944 -0.833353 -1.020330 -1.624773 3.839544 -0.743356 1.160671 -1.624460 0.464382
wb_dma_ch_rf/wire_ch_am0 -0.805785 -0.023622 -1.013712 -1.633124 1.316822 0.102766 0.605999 -0.744831 1.743156 1.332931 -0.247739 -1.383976 0.272671 0.736544 2.447337 2.284329 -0.551540 -0.803409 -0.245718 -0.753766
wb_dma_ch_rf/wire_ch_am1 -1.176955 0.492501 -0.326837 -0.725222 -0.639931 0.962378 -0.444693 1.175331 -1.178472 -3.235052 0.066639 3.429824 1.390783 0.042801 -1.425590 -0.623652 1.877370 2.137365 -1.003842 0.241610
wb_dma/wire_ch6_csr -0.502294 0.133088 -1.785374 2.503213 2.155285 1.937793 0.538957 2.368925 -1.667689 -0.739176 -1.167806 -0.922204 2.575442 0.478031 1.456293 0.568516 4.301725 -0.618608 -3.528053 1.743357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.698013 -0.042281 2.865633 0.418459 0.799082 0.691523 0.591415 -0.724714 1.079295 -0.518562 -1.020941 2.526467 -1.599512 -0.581241 -1.572319 0.617356 -2.623881 0.135385 -0.702947 -0.224554
wb_dma_de/input_csr 2.234342 -4.449909 3.671140 -2.819220 2.043593 -1.850490 1.099077 -3.037596 1.702623 2.872660 -2.665425 -0.792370 1.347618 -1.646703 7.518805 6.152830 -1.530632 -0.410307 -4.486231 -0.495462
wb_dma_de/reg_read 1.408682 2.682374 -0.157007 -1.060259 1.713370 2.197644 -0.740927 -1.833245 -1.986571 -1.805153 -1.410042 -0.110172 -1.826053 -0.689161 1.551310 1.198055 -1.561149 -0.215074 -3.228469 0.563337
wb_dma/input_wb1_cyc_i 0.128832 -0.360176 -1.850838 2.224270 1.815260 1.450238 1.441462 1.560309 -3.868771 -2.523238 -0.545540 1.033530 1.119893 0.360977 0.317796 -0.491474 2.581977 -1.839684 -2.249486 -0.131700
wb_dma_ch_rf/wire_ch_adr0_we -4.687352 -2.886024 0.035298 1.214052 -0.386334 -2.430796 1.258572 1.259077 -0.704005 2.415706 -2.039816 1.146932 4.204291 2.926925 2.691084 -0.270955 3.144914 1.101832 -2.735222 0.608707
wb_dma_ch_sel/assign_140_req_p0 0.782472 0.577844 0.369914 -1.666494 -0.095736 -0.307163 -2.737142 -2.753294 -0.391896 3.531346 0.473844 0.021211 0.207646 1.822864 0.188407 -1.860899 0.388894 0.862071 -0.107368 3.029578
wb_dma_rf/wire_ch3_txsz 2.368334 -1.201313 1.498982 0.752626 0.824684 0.281719 -0.827707 -1.503119 1.307810 1.426889 1.008023 1.793045 -0.666463 0.584083 -1.929451 1.534289 -2.071505 2.213208 -0.672717 0.603214
wb_dma_rf/input_wb_rf_din -1.420580 2.823319 1.812164 4.315172 0.509259 -0.979107 -2.938438 0.853715 -1.386389 6.267763 -3.477319 -4.372319 2.805119 -2.806883 2.190715 -0.581938 7.281521 -3.344913 -1.219233 2.114132
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -4.673747 -2.831348 -0.025380 1.422353 -0.515014 -2.361705 1.292287 1.363068 -0.812369 2.312636 -2.103216 1.125973 4.156674 2.924664 2.536701 -0.474329 3.284710 0.902577 -2.791120 0.612838
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.627763 0.794049 -0.158136 0.106125 -0.627919 -0.320188 -0.566199 0.165713 0.006316 0.610494 -0.148060 -0.838818 0.064252 -1.624349 -0.421975 -2.282727 1.217260 -1.710253 0.703404 1.538541
wb_dma_pri_enc_sub/reg_pri_out_d1 0.724656 -0.045051 2.932920 0.456210 0.787445 0.693407 0.618131 -0.691620 1.134663 -0.508420 -1.043172 2.614217 -1.621743 -0.604573 -1.663166 0.662259 -2.662433 0.135473 -0.698138 -0.229376
wb_dma_ch_rf/always_19/if_1/block_1 -2.060474 2.447648 -1.324297 -0.019785 -0.221396 1.549813 -1.637289 0.733744 -2.189285 -0.196402 -0.896300 -1.045943 -0.153589 1.118741 0.773156 -0.424847 0.463108 -0.610792 -0.099936 -1.356022
wb_dma_ch_rf/always_2 0.929232 -3.646776 1.980620 4.459368 1.177246 2.019675 0.044957 -0.331262 0.830491 -0.366293 1.508998 -0.869645 -1.056833 1.278037 -3.219733 0.130162 -2.536862 1.041626 -1.817760 -1.359681
wb_dma_ch_rf/always_1 -2.228260 1.685930 -0.695377 -0.465142 -1.734370 0.047682 -1.623342 0.611278 -1.132010 2.128285 -0.950728 0.518945 0.684275 2.721847 0.355632 0.273100 1.661522 -0.617589 1.427551 -0.929642
wb_dma_de/input_mast0_drdy 2.687793 2.780741 -2.072156 0.644368 2.444905 1.557563 -0.289406 -1.317246 0.574012 0.913315 -0.081882 -0.376904 -1.555598 2.328317 -0.322877 2.446692 2.769620 -0.500080 -1.052450 3.415629
wb_dma_ch_rf/always_6 -1.459296 -0.904835 1.509997 1.276996 0.920146 1.214996 4.416629 -0.947369 0.333285 -2.324532 0.238399 -2.879112 0.866627 0.878467 0.228797 1.768973 4.040207 -1.568151 -1.506134 2.154552
wb_dma_ch_rf/always_5 -0.177608 -0.256722 -2.145598 2.279224 0.183459 0.460724 -0.149896 2.085824 -0.485587 -0.417810 -0.435938 -0.335384 1.233055 -0.177238 -0.621790 -0.804588 1.365005 -0.675172 -1.922297 -0.332445
wb_dma_ch_rf/always_4 -1.146683 0.185316 -2.347234 5.465865 2.680801 1.955046 0.121761 4.015628 -3.066194 -1.588032 -1.587743 -1.498954 0.300639 1.124834 -0.854101 -0.006512 3.047945 -0.756226 -3.132537 -0.963529
wb_dma_ch_rf/always_9 0.672758 -1.588735 3.165637 -2.483148 0.778918 -1.219380 0.725392 -3.218074 1.507290 1.306767 -0.326333 2.578183 -0.572146 1.324664 0.354243 -0.169037 -1.993966 1.416957 -0.800871 2.281790
wb_dma_ch_rf/always_8 -3.677371 1.533825 0.169741 0.954579 -3.606344 2.937975 -0.352465 -1.140740 -3.939422 -1.052585 -1.071527 -1.737762 1.209083 3.106170 -0.330207 -3.541195 -0.170480 -2.555231 -2.618409 -0.736227
assert_wb_dma_rf/input_wb_rf_dout -1.080239 1.928360 -1.533038 2.969798 -0.776026 2.015029 -1.796650 1.956440 -2.131936 -1.882274 -1.027745 2.347423 0.565063 -1.604425 -2.205800 -2.429609 1.595477 -0.947990 -2.807176 0.188025
wb_dma/wire_wb1_addr_o 1.658936 -1.065776 0.281642 -1.588676 -0.554969 -0.767716 1.474551 -0.578239 -0.288658 -0.765789 0.378166 -0.676820 0.970323 -1.801838 1.725542 0.577431 -0.256685 -0.676096 -0.314530 0.235151
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.703828 -0.064372 2.904547 0.481824 0.781295 0.700828 0.670704 -0.692603 1.077585 -0.541952 -1.061076 2.578680 -1.617932 -0.601513 -1.629362 0.604065 -2.662968 0.117390 -0.715107 -0.240103
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.102086 -1.455174 0.380377 -2.927152 0.039673 -1.885392 0.074546 -2.597367 0.484661 1.900001 0.627632 0.188749 0.908313 1.868350 1.853974 -0.693862 0.454024 1.233221 -0.078908 2.490208
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.417760 0.624401 1.043287 -3.060554 -1.900161 -2.805837 -1.680291 -2.129098 1.703318 4.810362 0.064278 -0.097321 0.349232 -0.930744 0.844556 -1.986311 1.017897 -1.517340 3.067728 2.858778
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.492983 -1.110035 -1.523706 3.401324 -1.383572 0.856706 -0.592581 1.284925 0.879836 -0.526083 -1.424498 -0.205865 4.564248 -2.547473 0.056365 -2.900696 2.480562 -1.379367 -6.248558 0.742380
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.137744 1.636867 2.491915 -3.210470 -1.895698 -2.258540 -0.239448 -1.379564 1.465167 2.768371 -1.945414 0.786054 -0.661340 -1.886065 1.014499 -2.684231 0.339438 -3.433141 2.808207 1.998580
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.833852 -0.883200 -0.534271 -0.435751 0.780307 0.343048 -0.309919 -1.286696 0.439970 -0.391603 1.862941 0.313270 -1.125701 0.915068 -1.095351 0.329565 -2.384390 1.974397 0.054170 0.185670
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.473464 1.097399 1.438805 -0.293169 0.014328 0.430830 1.396097 0.692815 -0.150290 -1.906735 -2.005173 0.828820 -1.025887 -1.126350 0.227408 -0.814436 -0.692658 -2.015972 -0.062356 -0.790690
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.717942 -2.199230 -0.041330 2.498129 0.669108 -0.663326 0.093070 0.529716 0.523242 1.328618 0.557032 2.629574 0.226532 0.997219 -2.192891 -0.393194 -1.807450 1.898636 -1.319402 0.814793
wb_dma_wb_slv/reg_slv_dout -0.740727 2.038193 2.366981 3.959382 0.748757 -1.772867 -2.114815 0.652602 -0.251190 6.080928 -3.393906 -3.598528 2.281479 -3.190302 1.956735 -0.315131 6.788669 -3.262754 -0.707697 2.504833
wb_dma_ch_pri_enc/always_2 0.751793 -0.031702 2.891478 0.418274 0.787780 0.675856 0.592798 -0.756726 1.117031 -0.509998 -1.017923 2.571692 -1.658442 -0.545451 -1.641867 0.656542 -2.689389 0.189322 -0.668876 -0.244283
wb_dma_ch_pri_enc/always_4 0.683507 -0.097931 2.969829 0.495710 0.781607 0.669150 0.628937 -0.679519 1.142249 -0.493424 -1.112140 2.553294 -1.562364 -0.630764 -1.607191 0.604424 -2.593067 0.059084 -0.765442 -0.206470
wb_dma/inst_u3 -1.220549 -0.617117 -1.952379 4.795234 1.176238 0.623381 1.144417 2.074664 -2.852416 -1.564950 -2.170075 -0.923398 0.319821 -0.507299 0.745455 -1.196599 4.858760 -3.959215 -4.437731 0.902131
wb_dma_wb_slv/always_1/stmt_1 -3.611549 1.639193 4.202424 2.602427 -1.854645 -0.073637 -0.198568 1.638259 -3.364280 1.022773 -5.389760 -0.958716 2.444947 -3.514940 2.691356 -1.690490 3.727355 -4.003213 -2.827709 0.058242
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.255229 -1.647755 0.562964 -4.039673 -1.216797 -2.851860 0.966562 -2.805460 0.164175 1.723444 0.831624 -1.249772 1.933180 -1.435703 2.997800 -2.279094 1.502178 -1.173946 0.244912 4.041540
wb_dma_rf/wire_ch0_am0 -0.788832 -0.020048 -1.013928 -1.567549 1.295299 0.134008 0.577848 -0.747264 1.667916 1.297857 -0.285455 -1.384453 0.249977 0.737444 2.413680 2.299638 -0.537487 -0.820265 -0.327323 -0.760963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.347801 -1.675008 0.577972 -4.184945 -1.096893 -2.805494 0.974889 -2.921064 0.257996 1.672122 0.948870 -1.206469 1.856107 -1.446457 2.954008 -2.233216 1.345219 -0.980466 0.295926 4.081034
wb_dma_wb_mast/wire_mast_drdy 4.235825 0.592076 -0.977621 0.592195 2.670416 0.141758 1.370810 -1.847662 2.380974 0.703381 0.611961 0.509155 -1.405026 1.241872 -0.889039 2.479173 2.333530 0.010037 -1.074900 4.525216
wb_dma_wb_if/wire_mast_pt_out 0.916220 0.996634 -1.523814 2.766375 -1.147389 1.015955 0.472138 0.917721 -1.382225 -1.354774 -1.632456 -0.316915 -1.709570 1.106286 -0.716570 -1.099605 1.040389 -2.037414 -2.191306 1.522525
wb_dma_ch_sel/assign_95_valid/expr_1 0.013602 3.356093 0.085594 -2.732281 2.078607 0.749423 -1.066589 -0.918931 0.688264 1.403638 -0.313376 -0.502751 4.270362 -1.378462 2.911598 2.153021 6.144613 2.730373 -1.141604 5.007018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.737146 -0.095071 2.943994 0.418722 0.774276 0.643433 0.614714 -0.736051 1.151245 -0.473413 -1.059129 2.584712 -1.630574 -0.572757 -1.643821 0.669244 -2.679364 0.174795 -0.706169 -0.229870
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.655595 -0.042673 2.738540 0.445011 0.750531 0.693552 0.654853 -0.634657 1.023920 -0.593692 -1.042339 2.428847 -1.589499 -0.588814 -1.509807 0.542935 -2.579731 0.087888 -0.721805 -0.266239
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.723179 -0.067617 2.977754 0.451196 0.754382 0.690832 0.649564 -0.695520 1.172302 -0.495334 -1.067170 2.622399 -1.628414 -0.596615 -1.628734 0.622647 -2.723080 0.150314 -0.700361 -0.252210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 3.176690 -4.137574 0.466580 -0.045808 -0.195003 -2.850193 1.535180 -1.661927 0.610209 1.328037 2.510842 -0.699443 1.991930 -1.887709 -0.373338 -4.533467 -0.680481 0.887830 -0.759778 4.392657
wb_dma/constraint_slv0_din -2.033561 1.504591 1.842620 1.610454 -0.979673 0.208377 -1.803468 -0.159856 -1.772297 0.574841 -2.268989 0.377908 -1.377342 0.745335 -1.314826 -1.985241 1.647228 -2.057879 -0.267943 -0.476782
wb_dma_de/always_4/if_1/if_1 -1.071220 1.659573 1.479113 -2.109571 1.973699 1.662182 -0.909140 -2.429520 -1.426450 -1.037271 -1.255313 0.222765 -1.674582 0.782488 1.431650 -1.130778 -2.878007 0.712037 -2.158773 0.518466
wb_dma_rf/always_2 -3.205003 0.157764 3.469780 1.744308 -0.268618 1.232961 -2.042437 -1.200952 -2.036020 1.689873 -3.732772 1.039751 -2.330572 4.150609 -0.376176 -1.320830 0.143032 -2.925465 -1.724994 -1.559169
wb_dma_rf/inst_u24 0.737634 -1.522571 3.185496 -2.467761 0.726360 -1.223069 0.652711 -3.272022 1.539081 1.439546 -0.356810 2.659436 -0.571622 1.360495 0.332322 -0.092415 -1.980181 1.393187 -0.724017 2.329481
wb_dma_rf/always_1 -6.355010 1.964362 2.016257 4.894376 -1.677826 -0.325352 -1.188250 2.573334 -6.178952 -2.705626 -6.229291 -2.059993 0.081068 -0.756902 2.149346 -4.669047 5.326262 -3.074052 -3.809746 -0.697153
wb_dma_ch_sel/always_38 0.005219 5.545087 2.140544 -2.041296 -0.836230 1.533951 -1.558380 -1.635419 -2.232256 -1.814647 -1.233210 1.818795 -1.234076 -0.994192 -1.979462 0.121558 4.104622 -0.197055 0.837121 2.714535
wb_dma_ch_sel/always_39 1.950071 -1.521799 -0.622630 -2.984955 2.265004 -0.072594 -0.199409 -3.731869 -0.032027 -0.780352 2.481599 -0.909935 -1.006532 1.213446 1.223019 -1.090549 -3.029816 3.153322 -1.442684 2.291337
wb_dma_ch_sel/always_37 -4.335704 -1.311787 2.081928 0.519973 -3.112679 1.632187 1.401393 -0.806429 -3.142253 -1.664276 -0.929533 -0.017392 3.999173 2.233080 0.988168 -1.176791 0.311225 0.670019 -3.953104 -0.917451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.068580 -1.564971 0.422473 -2.905028 0.010274 -1.926076 0.104895 -2.578221 0.528305 1.917913 0.665731 0.324983 0.961822 2.017166 1.815796 -0.681113 0.478858 1.312709 -0.042404 2.527247
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.303686 -1.221987 1.869615 -3.124591 1.986290 0.043424 1.148943 -2.775819 -1.042670 -3.099576 -0.509797 -2.125301 0.885435 -2.948281 4.682685 2.351885 -1.543901 2.144008 -4.277528 -1.082170
wb_dma_ch_sel/assign_10_pri3 1.758971 -0.822517 -0.603774 -0.449446 0.747629 0.340691 -0.249444 -1.196910 0.402309 -0.409751 1.829139 0.280563 -1.071668 0.887872 -1.084659 0.286964 -2.331456 1.889383 0.067436 0.133974
wb_dma_rf/inst_u21 0.699215 -1.557447 3.428437 -2.311585 0.689094 -1.211682 0.834310 -3.118996 1.659019 1.329284 -0.520198 2.945341 -0.694062 1.367602 0.086996 -0.021808 -2.089797 1.268717 -0.688490 2.173189
wb_dma_rf/wire_ch3_adr0 -1.441747 -2.211675 -1.630493 2.956688 -1.009738 -0.683265 2.550331 1.060154 -2.088193 -2.554079 -0.319413 1.202147 -0.103148 2.196484 -1.722255 -2.638618 0.244117 -0.904624 -2.632011 -0.033494
wb_dma_ch_rf/input_dma_busy -3.610673 1.479851 0.140507 1.052234 -3.671461 2.879287 -0.329959 -1.107215 -3.882882 -1.042144 -1.056203 -1.747312 1.296808 3.004658 -0.345472 -3.583149 -0.010212 -2.659006 -2.595603 -0.714274
wb_dma_ch_sel/assign_134_req_p0 1.297078 -1.902087 -0.885696 -0.100771 -0.321831 -1.468009 -0.114213 -0.898552 -1.316995 1.285731 1.800253 -1.459374 1.832118 -0.710114 0.291021 -4.721595 -0.540629 0.580407 -0.723380 2.990941
wb_dma/wire_wb0m_data_o -2.135178 -0.668377 -0.669048 -0.321128 -2.912638 -1.806540 3.867342 1.049592 -1.489329 -2.882334 -1.330356 -3.986328 1.127331 -0.285934 3.413496 -2.210073 1.271644 -3.252338 0.535083 -0.658740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.131525 -1.491803 0.464390 -3.041257 0.020737 -1.932806 0.076853 -2.699456 0.559421 1.991279 0.668385 0.272230 0.935939 1.963444 1.877781 -0.629218 0.492238 1.337757 -0.007350 2.560648
wb_dma_ch_rf/always_6/if_1 -1.210149 -0.813140 1.651812 1.364681 0.839685 1.223833 4.401474 -0.987292 0.327248 -2.445503 0.309468 -2.769356 0.851451 0.625902 -0.111460 1.613426 4.041077 -1.466205 -1.516955 2.396741
wb_dma -0.784653 -0.175727 -2.408119 4.660863 1.081562 1.469128 1.020080 2.838252 -4.023953 -1.530465 -2.485833 -0.933722 1.068849 0.107561 1.292987 -1.639294 4.707821 -4.376494 -4.680951 1.032641
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.823426 1.998129 -0.198073 0.341062 2.072560 2.496605 -0.326214 -1.209021 -1.688204 -3.159966 0.276334 -1.947201 -1.932935 -2.046985 -0.048174 -0.909654 -2.466127 0.553012 -2.437312 0.121800
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.121495 2.555140 -1.335827 0.021195 -0.208705 1.581837 -1.670646 0.767065 -2.228893 -0.251138 -0.963068 -1.059121 -0.195254 1.110610 0.757527 -0.435915 0.439419 -0.663623 -0.067276 -1.397214
assert_wb_dma_rf/input_wb_rf_adr -1.005536 1.781897 -1.486981 3.008105 -0.785812 1.947777 -1.780939 1.921918 -2.049842 -1.719876 -1.080418 2.212016 0.551000 -1.664593 -2.131118 -2.369574 1.598233 -1.039737 -2.812497 0.205527
wb_dma_ch_rf/always_6/if_1/if_1 -1.405956 -0.798357 1.422698 1.485128 0.659668 1.196482 4.486213 -0.824697 0.216235 -2.317060 0.146595 -2.979558 1.004184 0.739348 0.167232 1.749615 4.271048 -1.843057 -1.579024 2.210242
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.753438 -0.069303 3.031336 0.415591 0.825824 0.714429 0.642033 -0.791696 1.122867 -0.563237 -1.085924 2.602755 -1.614646 -0.573531 -1.573171 0.631263 -2.664391 0.153827 -0.766374 -0.138863
wb_dma_ch_arb/wire_gnt 2.684936 -5.662187 2.500697 0.949622 -0.859779 -1.090273 4.170285 -1.144154 -0.218224 -2.636323 1.755818 0.951338 2.935691 -1.776591 -1.273700 -1.823398 1.049933 0.400182 -3.316950 2.912870
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.720984 -1.504971 3.373222 -2.591844 0.708438 -1.306669 0.700326 -3.338702 1.677936 1.530417 -0.464059 2.782732 -0.660011 1.318925 0.330343 -0.077289 -2.049204 1.345760 -0.621230 2.301452
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.876446 1.676204 0.785853 0.767549 0.656995 0.467456 0.383504 0.412670 -1.145092 -1.010685 -1.083685 -0.577035 -1.920329 0.493847 -0.644731 0.702281 2.252051 -1.590687 1.073303 -0.138706
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.063855 -1.614329 -0.593821 -3.061177 2.293190 -0.096438 -0.196034 -3.837709 -0.007843 -0.757667 2.516645 -0.894477 -1.054562 1.259666 1.200842 -1.056212 -3.126616 3.235565 -1.456679 2.376518
wb_dma_rf/always_1/case_1/cond -6.409360 2.177756 1.977944 4.706873 -1.607882 -0.145353 -1.285023 2.401304 -6.306673 -3.000091 -6.099838 -2.058739 -0.270446 -0.453437 1.968059 -4.714029 4.988353 -2.816911 -3.668629 -0.799222
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.743491 -0.086486 2.948781 0.469959 0.807490 0.691214 0.602575 -0.758817 1.121957 -0.507400 -1.037298 2.557876 -1.589041 -0.563922 -1.611039 0.689611 -2.622833 0.141617 -0.741299 -0.161228
wb_dma_wb_slv/assign_4/expr_1 -0.204335 -0.001022 -2.008389 2.251919 -3.345910 -0.672534 3.909778 1.216699 -2.322122 -3.706206 -2.331463 -3.877397 -0.656297 0.742514 2.414874 -2.486610 2.024372 -4.419851 -1.997715 1.306653
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 4.873668 -0.070626 -0.345143 1.695402 0.538961 0.776196 -0.747133 -0.788995 0.768665 0.695042 0.864742 1.207881 -0.828092 -1.075859 -1.639035 3.857203 -0.757880 1.174913 -1.619294 0.473334
wb_dma_de/always_3/if_1/stmt_1 0.690576 0.828009 -0.080655 0.023013 -0.611534 -0.390059 -0.636448 0.092349 0.084130 0.735412 -0.080529 -0.840803 0.053870 -1.674609 -0.441188 -2.376051 1.192673 -1.741138 0.812897 1.602804
wb_dma_ch_sel/assign_104_valid 0.117316 -0.143226 0.552300 -1.956933 0.509268 -0.089931 -2.202922 -3.015344 -0.433712 2.987038 0.539480 0.841175 0.188341 3.403356 0.778098 0.356138 -0.763080 2.510336 -0.775256 1.650347
wb_dma_ch_rf/always_9/stmt_1 0.765361 -1.589059 3.255319 -2.277263 0.743723 -1.131781 0.701605 -3.167986 1.608595 1.421813 -0.369313 2.820581 -0.636490 1.402102 0.098903 0.038784 -2.066297 1.389094 -0.746271 2.207976
wb_dma_wb_if/input_mast_adr 2.311269 -0.215450 0.177665 -1.710996 -1.166470 -1.177297 0.866938 -0.562751 -0.175360 0.009170 0.303314 -1.461807 1.016006 -3.393299 1.415463 -1.565470 0.877860 -2.312410 0.498532 1.713552
assert_wb_dma_ch_arb/input_req 0.307355 -0.761745 -0.069589 -2.688295 1.533967 -0.486327 0.072147 -2.656212 -0.428331 -0.311917 0.727344 -1.277638 0.058920 0.303219 2.369790 -1.364439 -0.776323 1.315267 -1.475675 2.214900
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.627098 -2.071372 -0.050856 2.407856 0.637685 -0.653041 0.035331 0.480822 0.443068 1.302045 0.471280 2.537874 0.218149 0.970152 -2.022794 -0.411435 -1.704119 1.777713 -1.353894 0.854476
wb_dma_wb_if/input_wbm_data_i -0.787136 2.097948 2.478674 4.226885 0.791695 -1.723616 -2.290198 0.854786 -0.502134 6.128985 -3.648554 -3.673671 2.189528 -3.269243 2.002685 -0.341831 7.038942 -3.459590 -0.767162 2.351608
wb_dma_de/wire_tsz_cnt_is_0_d 1.029170 1.886570 -0.132424 0.396722 2.149990 2.533502 -0.250960 -1.259613 -1.611248 -3.252289 0.192536 -1.767266 -2.053092 -1.946814 -0.052600 -0.680415 -2.551551 0.565871 -2.617786 0.181928
wb_dma/wire_dma_err 0.708795 -1.481977 3.231645 -2.511817 0.747252 -1.181965 0.676483 -3.295555 1.517152 1.384366 -0.381642 2.611616 -0.638071 1.368006 0.326733 -0.147916 -2.023497 1.366798 -0.773481 2.300367
wb_dma_ch_sel_checker/input_ch_sel_r 0.487853 -0.385090 2.095838 1.237290 0.028544 -0.092921 -0.513675 -0.143837 0.876373 1.814697 -0.889941 1.479959 0.488073 -0.380892 -0.841434 1.199544 0.350263 0.223601 -0.695609 0.359493
wb_dma_ch_sel/assign_119_valid 0.032575 0.014822 0.493835 -2.080058 0.500587 0.009207 -2.374569 -3.060731 -0.533684 2.976843 0.520755 0.805051 0.133956 3.521010 0.851676 0.319112 -0.856730 2.565514 -0.774002 1.613378
wb_dma_inc30r/input_in -1.758586 -2.830655 -0.009793 3.194981 -0.427028 0.145738 2.485790 2.416219 -1.042418 -2.912044 2.643689 0.938774 4.939983 -1.142315 -3.291984 -3.162923 2.939916 3.491423 -1.798233 1.760931
wb_dma_ch_pri_enc/inst_u15 0.605164 -0.013499 3.001064 0.499882 0.759767 0.716616 0.650012 -0.688901 1.081668 -0.544460 -1.187060 2.539317 -1.576611 -0.651882 -1.541082 0.612927 -2.547795 0.032634 -0.773489 -0.217580
wb_dma_ch_pri_enc/inst_u14 0.721014 -0.054626 2.913908 0.514654 0.793902 0.749665 0.639166 -0.684455 1.109286 -0.614362 -1.057130 2.587342 -1.676806 -0.605101 -1.636072 0.647582 -2.709133 0.111863 -0.725787 -0.276928
wb_dma_ch_pri_enc/inst_u17 0.799442 -0.127022 2.856466 0.449348 0.805629 0.667200 0.596411 -0.733507 1.166942 -0.451508 -0.966705 2.562174 -1.581324 -0.566609 -1.627495 0.654419 -2.713991 0.251071 -0.668016 -0.183845
wb_dma_de/wire_dma_err 0.799098 -1.575204 3.180602 -2.522212 0.839328 -1.227278 0.720952 -3.265739 1.574020 1.360978 -0.276212 2.653803 -0.637049 1.354815 0.337824 -0.141183 -2.116761 1.440755 -0.724335 2.280408
wb_dma_ch_pri_enc/inst_u11 0.683657 -0.102963 2.820284 0.574007 0.744614 0.704145 0.604551 -0.636463 1.051470 -0.514780 -1.063606 2.461323 -1.507215 -0.542028 -1.570914 0.622798 -2.493559 0.085563 -0.760599 -0.202812
wb_dma_ch_pri_enc/inst_u10 0.818336 -0.072543 2.920770 0.384505 0.774445 0.648785 0.549741 -0.754953 1.174971 -0.442233 -1.008864 2.568084 -1.647347 -0.602187 -1.634728 0.687298 -2.698799 0.197325 -0.636703 -0.220522
wb_dma_ch_pri_enc/inst_u13 0.754360 -0.080349 2.951343 0.465807 0.811066 0.697609 0.615951 -0.746493 1.146385 -0.528659 -1.009832 2.597942 -1.638250 -0.584129 -1.665548 0.662904 -2.724230 0.187111 -0.727013 -0.228748
wb_dma_ch_pri_enc/inst_u12 0.717060 -0.093873 2.864968 0.510557 0.790600 0.691726 0.626832 -0.702079 1.077945 -0.529942 -1.020785 2.507244 -1.541884 -0.568970 -1.602961 0.625379 -2.565849 0.154897 -0.751933 -0.194191
wb_dma_ch_pri_enc/inst_u19 0.755897 -0.078390 2.862958 0.424082 0.789368 0.677262 0.624675 -0.745079 1.136149 -0.497397 -0.965387 2.559163 -1.621497 -0.575674 -1.626265 0.663661 -2.703891 0.169721 -0.706571 -0.225104
wb_dma_ch_pri_enc/inst_u18 0.776564 -0.076986 2.888148 0.398515 0.803597 0.686238 0.605719 -0.778995 1.120518 -0.515636 -1.048690 2.555926 -1.614082 -0.596176 -1.594231 0.652563 -2.638471 0.159020 -0.728620 -0.200055
wb_dma_ch_sel/assign_110_valid 0.166275 -0.260374 0.593022 -2.025986 0.517208 -0.125078 -2.237837 -3.115829 -0.342951 3.064496 0.671729 0.956151 0.245628 3.546718 0.717342 0.377863 -0.853261 2.683453 -0.746686 1.719877
wb_dma_rf/inst_u30 0.704726 -1.537900 3.236705 -2.361502 0.699499 -1.239005 0.728177 -3.158665 1.598667 1.371480 -0.406027 2.743713 -0.657790 1.346976 0.219190 -0.103216 -2.041843 1.336402 -0.693205 2.220266
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.882300 -0.096119 3.084323 0.542963 -1.765377 -0.519433 -1.981491 -2.053979 1.399565 3.758259 0.455843 3.916012 0.661292 1.123393 -3.304310 1.409445 0.138037 2.450098 0.298600 1.924803
wb_dma_ch_pri_enc/wire_pri6_out 0.616304 -0.038720 2.921334 0.432790 0.752313 0.675855 0.667404 -0.684979 1.059497 -0.564323 -1.096716 2.531093 -1.593459 -0.602758 -1.573609 0.600949 -2.644492 0.083844 -0.730001 -0.226899
wb_dma_rf/assign_6_csr_we -2.676143 -1.005009 3.054229 0.852397 -1.049655 1.069936 -2.773685 -1.946918 -1.147591 2.788701 -2.971540 1.886728 -0.849052 4.327971 0.049789 -2.060327 -2.175750 -1.378725 -2.744388 -1.350022
wb_dma_de/assign_82_rd_ack 1.522144 2.645668 -0.196111 -1.232693 1.741632 2.131745 -0.845697 -1.905836 -1.849942 -1.658122 -1.288411 -0.177470 -1.894553 -0.737278 1.588479 1.212307 -1.760038 -0.164073 -3.036435 0.504008
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.693054 -3.076518 1.961842 2.832808 0.857704 1.506845 -0.485542 -0.972401 0.907853 1.277315 0.249855 1.043661 -1.088236 2.654506 -1.846640 2.261040 -2.066331 0.628630 -2.021886 -1.102731
wb_dma_ch_sel/assign_96_valid -2.221060 1.078311 2.079325 -1.913434 2.515213 1.552808 -1.198554 -1.102003 0.867121 1.892809 -0.660271 -0.786358 3.902116 1.410282 2.657688 1.091485 5.190252 2.466566 -1.204441 3.739483
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.765825 -0.091235 2.831216 0.496563 0.797546 0.696037 0.627017 -0.702430 1.097200 -0.537408 -0.976598 2.494465 -1.572998 -0.547112 -1.583573 0.643825 -2.562132 0.185204 -0.790036 -0.152608
wb_dma_de/reg_next_ch -0.406706 1.967152 2.348321 -1.205968 -0.859139 2.848342 -1.594415 -2.090228 -1.769645 -1.293216 -1.109387 2.900256 0.271517 2.190144 -0.775937 2.428260 1.087013 1.641367 -2.515442 0.325279
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.430699 1.091889 1.350735 -0.316875 0.015346 0.435270 1.364018 0.677279 -0.189308 -1.851550 -1.924522 0.768028 -0.952791 -1.078887 0.282039 -0.804907 -0.671629 -1.942873 -0.063303 -0.744963
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.488758 1.080086 1.407504 -0.297841 0.021400 0.429764 1.406949 0.695694 -0.138962 -1.913978 -1.942161 0.783034 -0.962840 -1.121553 0.253485 -0.776806 -0.676377 -1.987804 -0.080411 -0.768052
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.724956 -3.033612 2.102862 2.810444 0.852728 1.463646 -0.506317 -1.034433 0.948723 1.313149 0.245013 1.218449 -1.044099 2.564931 -1.915435 2.283904 -2.145894 0.766415 -2.024816 -1.025368
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.124828 3.292604 -2.908821 -2.394660 0.404986 1.261709 -2.947726 -2.028312 -1.462864 0.569765 1.025808 -1.839276 -2.073327 -0.389191 1.527506 1.867618 -2.129659 0.508012 0.097767 -0.378309
assert_wb_dma_ch_arb 0.216670 -0.763988 -0.116972 -2.621458 1.532374 -0.495468 0.112710 -2.544687 -0.474654 -0.348227 0.672197 -1.265945 0.107759 0.375241 2.378450 -1.383191 -0.666594 1.286037 -1.528223 2.216625
wb_dma/wire_csr 0.063215 -1.537917 -0.229145 -0.077587 1.008521 0.850139 -0.132613 1.819273 -2.663150 1.248642 -3.594869 -0.166734 1.242521 1.578892 5.540710 2.771512 0.133763 -2.671688 -3.174337 -2.048296
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.498755 1.086207 1.521281 -0.424639 0.027555 0.429179 1.445017 0.627706 -0.140343 -1.941419 -1.998065 0.908483 -1.075629 -1.138783 0.215355 -0.855389 -0.834839 -1.998888 -0.024235 -0.808326
wb_dma_wb_if/input_mast_din 4.158367 0.675797 -1.333340 0.842383 0.263144 0.035345 -0.266772 0.290265 0.738128 0.487495 -0.687459 -1.032813 -0.646419 -3.990430 1.535541 4.597155 0.191162 -1.970126 -1.626704 -1.004917
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.114714 -0.764468 0.625311 -0.500499 -1.534286 -1.474731 -0.024530 -0.193693 1.039631 2.420533 -0.020534 1.555187 0.806251 1.619888 -0.394876 0.718263 1.180894 0.037580 1.482663 0.424105
wb_dma_ch_rf/reg_sw_pointer_r 0.042567 2.097161 0.936288 0.006225 -1.746938 2.479161 -2.214233 0.027405 -2.143874 -1.846057 -1.654971 3.692678 0.455119 0.293215 -1.867639 -0.713765 2.454159 -0.390608 -2.327702 1.072150
wb_dma_ch_sel/assign_142_req_p0 0.597878 0.540231 0.375990 -1.704837 -0.052766 -0.389205 -2.687729 -2.679128 -0.382058 3.498343 0.435510 0.043288 0.241489 1.937763 0.237700 -1.905961 0.314289 0.868279 0.033448 2.911026
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.232507 -1.659218 0.420846 -4.030751 -1.213185 -2.791011 1.016292 -2.791653 0.045193 1.564977 0.844891 -1.265157 1.946248 -1.458969 2.995940 -2.399778 1.598023 -1.199966 0.184824 4.091788
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.775244 -0.825417 -0.515731 -0.476117 0.779521 0.346152 -0.272152 -1.257229 0.459105 -0.359239 1.792340 0.335405 -1.114041 0.877665 -1.066852 0.289405 -2.314540 1.903968 0.063701 0.185366
wb_dma_rf -1.961650 0.668294 -1.277133 3.942502 0.295404 2.232928 0.448542 2.670604 -3.388137 -1.247356 -2.520901 -2.231098 2.775032 0.584890 0.866213 -2.158474 4.490709 -2.959058 -4.218958 0.836838
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.434528 0.808397 -0.349607 -1.413196 0.698175 0.585940 -0.059397 0.425347 -1.189913 -2.227228 -0.801279 -0.307725 0.028315 0.625261 1.867854 -0.368217 -0.209766 1.206699 -0.443267 -0.705051
wb_dma_de/reg_chunk_cnt -1.134805 1.700419 1.619575 -2.053984 1.974955 1.730935 -0.953771 -2.462595 -1.487150 -0.964232 -1.345316 0.278999 -1.651901 0.792943 1.431131 -1.078595 -2.811250 0.700501 -2.259527 0.607742
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -1.364944 -1.291315 2.036541 -3.174783 2.037081 0.024350 1.198910 -2.599255 -0.958285 -3.330281 -0.493362 -1.945425 0.956350 -3.214312 4.649027 2.556603 -1.621596 2.480889 -4.257348 -1.234518
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.694160 -0.749114 1.901384 -3.024389 1.625935 -0.281546 0.654847 -2.536388 -0.748853 -2.471569 -0.631034 -2.775842 1.207798 -4.604714 4.425851 0.698080 -0.337614 0.935023 -3.785302 0.256801
wb_dma/input_wb0m_data_i -0.528519 1.946212 2.506618 4.307035 0.919098 -1.828031 -2.203914 0.766314 -0.239318 6.351694 -3.498866 -3.790469 2.326688 -3.525239 2.030485 -0.120679 7.155934 -3.471107 -0.858034 2.526569
wb_dma_de/always_15/stmt_1 2.856979 1.751655 -1.733573 -0.588825 1.714408 1.874947 -2.196190 -2.270672 -1.920039 0.026982 0.448267 -1.023368 -0.868894 0.314359 1.370015 2.110600 -0.828794 1.566685 -3.203426 1.113883
wb_dma/wire_ch7_csr -0.752403 -0.106205 -1.695752 2.343294 1.836667 1.880683 0.678672 2.376999 -1.897576 -0.916004 -1.137282 -0.704978 2.575549 0.721829 1.308990 -0.016567 3.949970 -0.755394 -3.377127 1.620488
wb_dma/input_wb0_ack_i -0.426006 0.647619 -1.942963 4.038884 1.730418 1.193431 0.015975 0.671217 -0.933011 -0.629361 -2.054897 -1.249647 -1.842050 0.803004 0.170792 -0.103948 4.553488 -3.591956 -4.677647 2.381043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.216968 -1.680293 0.480914 -4.067101 -1.141797 -2.810909 1.092171 -2.833037 0.046782 1.512570 0.838282 -1.285620 1.989697 -1.442057 3.093591 -2.353482 1.605421 -1.165061 0.121722 4.124107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 2.242393 -1.682922 0.507971 -4.072153 -1.071035 -2.781020 0.985655 -2.872348 0.189556 1.670454 0.846220 -1.199064 1.930059 -1.336588 2.990537 -2.287216 1.513514 -1.053187 0.212041 4.124919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.218402 -1.667952 0.474374 -4.085543 -1.207782 -2.836820 1.035503 -2.791079 0.183187 1.657376 0.841388 -1.203764 1.971313 -1.412052 2.995922 -2.255890 1.544245 -1.121621 0.300214 4.047740
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.979007 0.559008 0.621984 -2.831172 0.176426 -1.040950 -1.097938 -2.227255 0.671688 1.826133 0.272941 -0.619192 -0.537788 -0.768098 1.610372 -0.300830 -1.405433 0.268305 0.917675 0.998024
wb_dma_ch_sel/assign_125_de_start -0.226984 5.709834 2.274763 -1.998020 -0.801278 1.785738 -1.696234 -1.685777 -2.401133 -1.915293 -1.342433 1.917298 -1.319854 -0.771294 -1.959195 0.115561 3.960903 -0.113810 0.654174 2.575354
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.721189 -3.008953 2.046772 2.849355 0.821447 1.428288 -0.509975 -0.966504 0.923429 1.366871 0.178231 1.101265 -1.079840 2.534999 -1.871016 2.272410 -2.089069 0.610456 -1.969308 -1.113863
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.243080 -0.211827 0.693477 1.108776 -3.276592 1.610613 0.837685 -1.094147 -2.286206 -1.135040 -0.466664 -0.877516 0.894964 2.287166 -0.893272 -3.291031 -0.691071 -2.271569 -2.013018 -0.238401
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.481564 1.074847 1.466599 -0.373589 0.006134 0.415347 1.414290 0.670560 -0.127342 -1.917680 -1.966020 0.845228 -0.997927 -1.102599 0.262510 -0.837360 -0.750320 -1.972461 -0.021088 -0.790288
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 4.419880 0.819197 1.214785 1.420866 -1.986978 -0.066880 -1.832587 -1.443403 0.962053 2.933440 0.556827 3.417840 0.440314 -0.314977 -3.118827 3.658742 1.177985 1.663932 -0.560400 1.830895
wb_dma_ch_sel/input_dma_busy 1.800087 -0.839374 -0.581486 -0.453811 0.770615 0.369393 -0.302821 -1.317854 0.407496 -0.391389 1.870092 0.310379 -1.148676 0.923445 -1.084580 0.293349 -2.400486 1.976568 0.052743 0.195104
wb_dma_inc30r -2.591604 -2.572599 -1.064142 -0.840398 0.644846 0.189868 4.063214 1.392265 -0.747819 -3.958716 1.859446 -1.176149 5.677917 -1.573027 1.922346 -0.932795 2.041389 2.460305 -2.476133 0.917937
wb_dma_ch_sel/always_45/case_1 0.099885 0.165045 -0.146594 1.569490 -0.145746 0.164374 -0.139652 0.628153 0.142785 -0.876920 1.339063 -2.636108 -0.041991 -2.908194 -1.860829 -4.228148 0.519138 -1.048086 1.030006 1.309508
wb_dma_ch_sel/assign_117_valid 0.209007 -0.123389 0.693014 -1.985548 0.551689 0.003965 -2.315748 -3.195472 -0.418165 3.075097 0.540936 0.996594 0.103479 3.485189 0.693954 0.436396 -0.887731 2.625437 -0.906614 1.679941
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 4.357845 0.980598 1.325600 1.449296 -2.058420 -0.043674 -1.860357 -1.418631 0.918380 2.983056 0.404828 3.442875 0.491198 -0.308522 -3.131251 3.653485 1.374061 1.512643 -0.608052 1.877945
wb_dma/wire_ch3_adr0 -1.557726 -2.165450 -1.653979 2.883024 -1.071349 -0.713182 2.569350 1.121732 -2.180672 -2.592026 -0.376983 1.131573 0.024466 2.135625 -1.592328 -2.765329 0.393185 -0.959259 -2.612472 0.059191
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.619648 0.803239 -0.148784 0.149012 -0.610003 -0.267582 -0.494667 0.204494 0.009681 0.508837 -0.126180 -0.842257 0.057688 -1.581527 -0.405222 -2.216439 1.187113 -1.699604 0.696229 1.402476
wb_dma_de/always_6/if_1/if_1/cond 0.812344 2.866717 -2.996697 -1.813858 0.990667 1.503123 -1.578575 -1.324804 -2.946997 -1.121266 -0.241617 -2.606949 -0.459456 -0.072053 3.143090 0.678997 0.630667 -0.223420 -2.262512 0.624920
wb_dma/wire_mast1_pt_out 0.996049 0.964684 -1.657120 2.971058 -1.073282 1.136392 0.547378 1.008108 -1.482221 -1.552965 -1.568159 -0.457398 -1.769601 1.141546 -0.754463 -1.113028 1.096653 -2.172714 -2.306060 1.460370
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.092218 -1.437016 0.388796 -2.857039 -0.013966 -1.807067 0.074977 -2.585277 0.470391 1.922340 0.637076 0.293094 0.914421 1.987658 1.802577 -0.600702 0.520976 1.238577 -0.090010 2.462310
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.179062 -0.804955 0.553358 -0.537383 -1.494412 -1.529706 -0.008231 -0.169907 1.019622 2.361283 -0.027947 1.409824 0.893302 1.567710 -0.287919 0.627162 1.205760 0.012715 1.520774 0.426320
wb_dma_ch_sel/always_48 2.861330 -5.494955 2.453607 1.023481 -0.843687 -1.052820 3.963470 -1.070756 -0.081030 -2.439753 1.900484 0.691568 2.909580 -2.105679 -1.335918 -1.818362 1.129111 0.318958 -3.050333 2.916332
wb_dma_ch_sel/always_43 0.755528 3.891164 0.895241 0.678979 1.005949 3.223801 -1.626245 -1.726187 -2.459444 -2.970653 -0.237541 -1.092523 -1.515036 -2.887585 -1.210299 -1.362493 -1.508038 0.877992 -2.959877 1.142115
wb_dma_ch_sel/always_42 -0.007147 -1.501053 -0.173319 0.008792 0.996745 0.918491 0.039121 1.850893 -2.810910 0.957846 -3.696296 -0.115430 1.157534 1.477647 5.546978 2.722182 0.011748 -2.728278 -3.356588 -2.106272
wb_dma_ch_sel/always_40 0.982123 -3.576090 1.936328 4.443508 1.157455 1.995391 -0.018047 -0.297576 0.857984 -0.269503 1.528670 -0.773907 -1.057500 1.290211 -3.245101 0.256580 -2.491684 1.102238 -1.750454 -1.336766
wb_dma_ch_sel/always_47 -0.908891 0.302611 0.637531 -2.010371 -0.082648 0.537984 -0.026330 -0.403567 0.082577 -1.914540 1.312470 1.616412 1.308695 0.210333 -0.933094 0.412659 0.729216 3.085560 0.539681 0.310681
wb_dma_ch_sel/always_46 -0.807852 0.031544 -0.987923 -1.571977 1.319359 0.154292 0.605447 -0.744510 1.706252 1.326739 -0.304696 -1.375943 0.273152 0.707465 2.439377 2.330549 -0.561923 -0.798672 -0.268662 -0.800715
wb_dma_ch_sel/always_45 0.123946 0.200592 -0.132089 1.605563 -0.155873 0.184396 -0.150459 0.586901 0.129437 -0.826448 1.273100 -2.545565 -0.067672 -2.826756 -1.829921 -4.089513 0.481217 -1.005224 0.988175 1.259234
wb_dma_ch_sel/always_44 -2.650321 -4.053089 1.357514 3.603496 -2.122807 -3.601885 0.840619 1.751893 -0.895201 3.622909 -1.077624 2.538382 4.501926 1.794091 -0.596230 -1.983502 4.015488 1.179468 -1.826862 1.625023
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.878990 0.566218 0.391135 -2.016085 -0.021240 -0.436078 -2.808404 -2.973363 -0.316241 3.599730 0.575161 0.007041 0.149709 1.816791 0.326106 -1.886660 0.144460 0.989500 -0.000442 3.095906
wb_dma_ch_rf/input_ndnr 4.241157 -1.307511 -0.394236 0.991189 2.353931 0.889826 -0.129084 -2.468413 0.303330 -1.313211 2.783988 -1.750162 -0.815654 -1.927957 -1.023777 0.405530 -1.981906 2.897504 -2.747465 2.204813
wb_dma_de/always_4/if_1/stmt_1 0.437295 0.483423 0.224333 -1.636264 2.055194 1.304116 -2.313108 -3.129309 -1.265133 0.910109 0.623502 -0.491257 -0.676933 1.827177 1.161314 -0.253508 -2.147848 2.696919 -2.278108 1.358727
wb_dma_ch_pri_enc/wire_pri4_out 0.578174 -0.015540 2.846551 0.427208 0.740920 0.733708 0.666002 -0.636899 0.975716 -0.649187 -1.155670 2.425333 -1.623189 -0.634302 -1.515230 0.537558 -2.553228 -0.037574 -0.769342 -0.272286
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.627568 0.790393 -0.105071 -0.035984 -0.619061 -0.364419 -0.575252 0.074715 0.085920 0.682410 -0.072729 -0.821625 0.064645 -1.598123 -0.411969 -2.275031 1.151051 -1.621688 0.790345 1.553107
wb_dma_ch_sel/assign_111_valid 0.045999 -0.052703 0.540655 -2.010987 0.455619 -0.078058 -2.341004 -2.999419 -0.406160 3.136850 0.503916 0.914373 0.146908 3.499713 0.772459 0.419698 -0.822764 2.574273 -0.673150 1.580363
wb_dma_wb_slv/assign_2_pt_sel 0.856708 -0.103580 -2.754901 3.698060 -1.519446 0.489014 5.149107 2.281374 -5.640385 -5.408737 -3.639728 -2.541854 1.150148 -1.697080 3.834941 -1.254524 4.371786 -7.009461 -5.423576 0.718980
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.077158 3.425294 0.312921 -2.555173 -1.533204 1.030515 -3.634095 -2.993123 -1.398519 1.099228 1.214878 1.809352 1.651546 -0.344321 -1.414857 0.063949 2.886679 3.161571 -0.704815 3.976759
wb_dma_ch_sel/assign_144_req_p0 0.911357 0.477806 0.491753 -1.795249 -0.057974 -0.408786 -2.770307 -2.963833 -0.360583 3.616195 0.521661 0.063710 0.265016 1.830971 0.256728 -1.850704 0.352356 0.960204 -0.161742 3.243920
wb_dma_de/input_pointer 1.095118 -3.680517 1.966055 4.453456 1.191699 2.005024 -0.003198 -0.362163 0.946872 -0.252689 1.575360 -0.798558 -1.070423 1.266734 -3.239073 0.265336 -2.600803 1.148078 -1.738115 -1.341920
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 4.631520 -0.818003 0.139835 1.242486 -0.959003 -0.712462 -0.712411 -0.872881 1.731152 2.953333 0.883126 2.653701 0.006749 0.521733 -1.983348 4.449412 0.403140 1.160522 -0.096731 0.821926
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.251657 -2.066696 3.606913 2.581418 -1.768201 0.561222 -1.697644 -1.592569 1.113096 3.788784 -0.178510 3.258651 0.337204 3.260917 -3.326391 2.149274 0.060969 1.064412 -0.885586 0.307718
wb_dma_ch_rf/input_wb_rf_adr 0.272223 3.366555 2.906978 -0.835514 -2.336303 1.732900 -2.211409 -1.006595 1.348576 6.000606 -1.477300 0.584415 5.449553 -6.222704 1.078583 0.662213 1.446758 -3.317092 -1.716314 1.831602
wb_dma_ch_sel/input_pointer0 1.550307 -1.787159 1.325774 2.496477 1.170524 0.767788 -0.238359 -0.707371 1.297124 -0.224938 2.331988 -0.184983 -0.650261 -0.797849 -3.330467 -0.596708 -2.487524 2.627419 -0.361762 0.239644
wb_dma_ch_sel/input_pointer1 2.249632 -1.174586 1.547671 0.813475 0.776760 0.242845 -0.792741 -1.366235 1.274115 1.464721 0.908178 1.748632 -0.618925 0.517553 -1.897597 1.470225 -1.905628 2.104649 -0.671540 0.537568
wb_dma_ch_sel/input_pointer2 0.514798 -0.352327 2.058789 1.259236 0.044665 -0.081326 -0.531449 -0.169160 0.902348 1.834093 -0.863977 1.477817 0.488846 -0.354104 -0.830310 1.235276 0.388793 0.256516 -0.702518 0.367781
wb_dma_ch_sel/input_pointer3 1.609383 -2.985061 2.066134 2.908032 0.808709 1.496849 -0.502575 -0.911838 0.878583 1.302161 0.100068 1.138333 -0.997867 2.570985 -1.842934 2.285581 -1.958595 0.557637 -2.036279 -1.074637
wb_dma_de/reg_chunk_0 -1.063081 1.772633 1.407380 -2.025026 1.979189 1.777953 -0.978733 -2.314678 -1.487422 -1.107863 -1.305751 0.213129 -1.795668 0.766747 1.387652 -1.059951 -2.951874 0.624534 -2.108278 0.414065
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.827251 -0.849975 -0.606601 -0.502791 0.787280 0.366652 -0.308541 -1.313152 0.463670 -0.392328 1.915677 0.304922 -1.155414 0.946962 -1.092872 0.319687 -2.452729 1.997038 0.115317 0.140953
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.760266 0.561094 0.436543 -1.678125 -0.056549 -0.347596 -2.678775 -2.774660 -0.363464 3.468433 0.468465 0.104967 0.205825 1.802436 0.159759 -1.858379 0.364518 0.868311 -0.131564 3.087705
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.737610 0.580021 0.459591 -1.985222 -0.034212 -0.425634 -2.775992 -2.899209 -0.305716 3.589799 0.521314 0.073149 0.165646 1.804613 0.327338 -1.861222 0.178484 0.961793 0.102215 3.059665
wb_dma_ch_sel/reg_am0 -0.845610 -0.000097 -0.990493 -1.603021 1.304694 0.084820 0.603062 -0.740647 1.697603 1.320349 -0.302403 -1.367164 0.236318 0.738964 2.462433 2.308195 -0.597099 -0.787655 -0.195259 -0.813601
wb_dma/assign_2_dma_req 3.644362 -0.904963 1.962191 3.360592 -1.984324 1.054157 -1.601670 -0.967489 0.602617 2.935760 -0.351748 2.772534 0.165561 1.564804 -3.011529 4.293427 1.230784 0.114633 -1.844140 0.259385
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.355785 -1.598246 1.272384 3.599320 1.115165 0.303070 1.918043 1.691592 0.334886 -2.205305 0.034715 1.437917 -0.814079 -1.470343 -3.226231 -3.207314 -3.013743 0.489188 -1.121806 -0.098629
wb_dma_ch_rf/wire_ch_csr -1.671214 -0.304977 -0.357196 1.939021 -1.525785 1.332155 2.315140 0.609935 -2.630660 -1.540878 -1.857679 -3.201296 2.756217 1.888932 2.216072 -1.427220 3.811055 -3.250982 -3.332414 1.265134
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.955087 -1.013301 0.595090 0.871231 0.058344 -0.568764 0.045318 1.851141 1.121877 2.597952 0.992907 0.252372 4.290705 -2.225796 0.155524 0.538481 2.531552 1.388354 0.616172 1.547861
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.496897 1.110326 1.465195 -0.383180 0.024310 0.404001 1.440455 0.616071 -0.139747 -1.892615 -1.970068 0.853623 -1.002637 -1.134014 0.267215 -0.811840 -0.697042 -1.989754 -0.080275 -0.729205
wb_dma_ch_sel/assign_118_valid 0.038709 -0.167437 0.617426 -2.102117 0.461476 -0.147807 -2.256851 -3.134743 -0.446014 3.062757 0.573977 0.804980 0.285955 3.418890 0.856244 0.260823 -0.699833 2.540599 -0.792046 1.745000
wb_dma_ch_rf/input_de_adr1_we 0.704675 0.775891 -0.123190 0.000811 -0.641908 -0.354304 -0.561368 0.079806 0.062596 0.654272 -0.065511 -0.844126 0.052464 -1.655504 -0.407899 -2.342282 1.188533 -1.671786 0.797797 1.580555
wb_dma_de/always_8/stmt_1/expr_1 -1.189949 1.712744 1.609203 -2.072623 2.042254 1.740988 -0.951977 -2.469651 -1.492042 -1.034240 -1.349641 0.354781 -1.656468 0.833566 1.445320 -1.114545 -2.872641 0.758602 -2.297038 0.585197
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.170945 -1.778396 -2.426783 3.519309 -1.979014 0.455392 -1.460501 1.181935 0.535016 0.202221 -0.474082 -0.720206 5.228245 -1.924594 0.008718 -2.729033 3.057202 -0.359865 -6.016685 0.726307
wb_dma_de/always_2/if_1/stmt_1 -2.492212 -3.954921 1.379162 3.562526 -2.167047 -3.591335 0.776289 1.673119 -0.866278 3.766608 -1.042010 2.555087 4.488836 1.764391 -0.699346 -1.997134 3.990195 1.189332 -1.772609 1.763837
wb_dma_de/assign_65_done/expr_1 1.496421 2.781494 -0.112950 -1.202729 1.668072 2.107794 -0.831005 -1.814505 -1.791188 -1.701143 -1.382488 -0.043753 -1.992988 -0.830470 1.478131 1.248259 -1.798747 -0.268555 -2.955638 0.394909
wb_dma_ch_sel/reg_de_start_r 0.691621 4.488688 1.812170 -2.919237 -1.442683 1.475808 -2.406162 -2.472252 -1.426148 -0.631982 -0.567243 2.660288 0.756353 -1.397586 -1.210705 -0.618647 2.253662 1.438910 -0.807855 3.387476
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.450824 1.090274 1.428920 -0.342330 0.005937 0.396244 1.395920 0.647919 -0.131547 -1.874833 -1.913889 0.867458 -1.002730 -1.124094 0.202561 -0.782528 -0.769502 -1.947531 -0.055387 -0.762551
wb_dma_wb_mast/assign_1 4.812018 1.206212 0.521436 -1.043047 -0.877692 -0.719735 1.991475 0.241688 0.450422 -1.407632 -2.232561 -1.425129 -0.714236 -8.011693 2.896016 1.976648 0.053462 -5.826415 -1.281831 -0.036757
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.044460 -3.595117 1.898543 4.331344 1.186055 1.955441 0.001536 -0.306781 0.900795 -0.326492 1.633461 -0.788878 -1.035837 1.192260 -3.242836 0.182948 -2.542434 1.212933 -1.654804 -1.298462
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.640682 -2.035967 0.020717 2.424835 0.614243 -0.566977 0.006406 0.408885 0.416706 1.340206 0.440064 2.537544 0.218286 0.938982 -2.055052 -0.370093 -1.633368 1.717067 -1.439907 0.851519
wb_dma_ch_rf/wire_pointer_s -0.169263 -0.244518 -2.111421 2.381119 0.209843 0.543331 -0.074181 2.079377 -0.563182 -0.480714 -0.498015 -0.360741 1.232158 -0.215437 -0.587571 -0.811224 1.437676 -0.701222 -2.003613 -0.322152
wb_dma_ch_sel/reg_ndnr 4.090435 -1.384687 -0.440902 0.994017 2.272644 0.748784 -0.045273 -2.393997 0.302353 -1.350335 2.812372 -1.883637 -0.682072 -2.005078 -0.915123 0.205253 -1.869801 2.833035 -2.728130 2.225732
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.609119 0.794293 -0.160372 0.010595 -0.620568 -0.402072 -0.562454 0.149667 0.072718 0.677225 -0.056435 -0.862026 0.083752 -1.618546 -0.423076 -2.339702 1.203895 -1.725816 0.855243 1.531901
wb_dma_ch_sel/reg_txsz 0.729063 3.560792 0.954324 0.805840 0.951393 3.083208 -1.424301 -1.635497 -2.327400 -2.948439 -0.252313 -0.998083 -1.380980 -2.822375 -1.189414 -1.367442 -1.414561 0.796068 -3.000162 1.136061
wb_dma_rf/always_1/case_1/stmt_10 -0.550628 1.891113 -0.901475 2.059713 -0.213445 1.378662 -1.502094 0.799398 -0.657478 -0.202904 -0.076008 0.342675 0.144948 -1.724808 -1.649463 -1.371509 0.689212 -0.689822 -0.957043 0.135742
wb_dma_ch_pri_enc/inst_u28 0.701511 -0.072848 2.884541 0.461737 0.747080 0.644371 0.579522 -0.725735 1.091716 -0.442846 -1.056536 2.509783 -1.514737 -0.554396 -1.569788 0.666428 -2.532784 0.140529 -0.715620 -0.177150
wb_dma_ch_pri_enc/inst_u29 0.818825 -0.098151 2.854792 0.449686 0.790101 0.687082 0.591266 -0.738016 1.108771 -0.535557 -0.961052 2.550296 -1.650209 -0.527088 -1.641367 0.659392 -2.727514 0.224009 -0.723032 -0.205547
wb_dma/wire_de_adr1 -0.515737 -0.671921 -0.024620 1.695753 0.444104 0.578662 0.499098 0.579798 0.068477 -1.632281 1.453612 -1.833845 -0.063401 -1.323528 -1.558639 -1.984451 -0.644724 0.654884 0.234879 -0.275197
wb_dma_ch_arb/always_2/block_1/case_1 2.823422 -5.649383 2.427292 1.002020 -0.843101 -1.124184 4.047517 -1.060428 -0.238191 -2.462496 1.938853 0.719751 3.118470 -2.001284 -1.248611 -1.939644 1.241955 0.399940 -3.210025 3.072236
wb_dma_de/always_18/stmt_1/expr_1 2.359293 1.776860 -2.268630 1.849342 1.809390 0.577504 -0.292132 0.158133 1.630345 1.343131 1.084754 -2.438768 -0.580127 0.020095 -1.653930 -1.301631 4.384995 -1.746376 1.038747 4.436742
wb_dma_ch_arb/always_1/if_1 2.654860 -5.258718 2.299963 0.712654 -0.853503 -1.105690 3.894176 -1.093632 -0.298098 -2.422402 1.702362 0.655044 2.962700 -2.077666 -1.003286 -1.975914 1.288266 0.229723 -3.085813 3.005165
wb_dma_ch_pri_enc/inst_u20 0.693184 -0.056064 2.900342 0.541697 0.739980 0.700725 0.620994 -0.680579 1.065889 -0.498196 -1.068527 2.540467 -1.536041 -0.568949 -1.598821 0.642953 -2.534867 0.094032 -0.779261 -0.241955
wb_dma_ch_pri_enc/inst_u21 0.819358 -0.097980 2.955978 0.405520 0.797482 0.669640 0.592773 -0.829726 1.136729 -0.468628 -1.011180 2.629935 -1.614159 -0.559336 -1.639855 0.717312 -2.705400 0.210001 -0.723337 -0.152981
wb_dma_ch_pri_enc/inst_u22 0.766501 -0.085911 2.971597 0.445943 0.784969 0.720865 0.633059 -0.723037 1.141090 -0.552480 -1.069388 2.624212 -1.669652 -0.582053 -1.648822 0.641029 -2.767676 0.125619 -0.719292 -0.259637
wb_dma_ch_pri_enc/inst_u23 0.740196 -0.092764 2.858100 0.416956 0.762131 0.667475 0.574658 -0.748904 1.144807 -0.465898 -1.031587 2.544049 -1.581378 -0.550660 -1.586724 0.650055 -2.608853 0.188835 -0.708100 -0.198075
wb_dma_ch_pri_enc/inst_u24 0.820763 -0.104434 2.918634 0.387000 0.790308 0.648883 0.576157 -0.802996 1.194085 -0.413079 -0.970176 2.621174 -1.657676 -0.552933 -1.662269 0.687258 -2.753285 0.211568 -0.667298 -0.214883
wb_dma_ch_pri_enc/inst_u25 0.779564 -0.070607 2.884978 0.464354 0.765391 0.696999 0.578390 -0.713830 1.105498 -0.509577 -1.014722 2.569625 -1.616057 -0.555157 -1.668709 0.640897 -2.655136 0.195795 -0.715508 -0.237094
wb_dma_ch_pri_enc/inst_u26 0.698692 -0.126990 2.805490 0.458803 0.766915 0.628621 0.579775 -0.697612 1.068261 -0.465900 -0.972032 2.475756 -1.539752 -0.530461 -1.522143 0.594621 -2.557158 0.153228 -0.720741 -0.163723
wb_dma_ch_pri_enc/inst_u27 0.826757 -0.098155 2.822605 0.342841 0.810566 0.630297 0.588547 -0.762919 1.140187 -0.473681 -0.947552 2.497743 -1.571701 -0.575616 -1.580599 0.651819 -2.661730 0.217452 -0.694666 -0.147416
wb_dma/wire_dma_busy -2.110889 0.805301 -0.705775 0.607537 -2.969125 2.976065 -0.491202 -1.802543 -3.324812 -1.480120 0.716748 -1.600102 0.151901 3.647291 -1.329357 -3.314934 -2.288020 -0.969241 -1.888856 -0.952643
wb_dma_ch_sel/reg_ack_o 3.901889 -0.738760 1.913758 3.297119 -1.825963 1.194313 -1.662351 -1.194455 0.557798 2.883758 -0.378697 2.712659 -0.040441 1.516716 -2.920666 4.522259 1.010077 0.083495 -1.979286 0.280706
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.765019 -0.849857 -0.577385 -0.436143 0.750827 0.330958 -0.286620 -1.233268 0.437715 -0.423466 1.787174 0.311517 -1.070223 0.883850 -1.061241 0.312360 -2.289371 1.871469 0.076297 0.166499
wb_dma_rf/reg_csr_r -3.038469 0.123556 3.509294 1.540585 -0.155181 1.315041 -1.876787 -1.441983 -2.038702 1.432986 -3.613736 1.024420 -2.337622 4.044819 -0.330761 -1.300311 0.124285 -2.724743 -1.915788 -1.262702
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.196796 -1.434185 0.508380 -3.062814 -0.028639 -1.930131 0.006493 -2.764330 0.526170 2.105502 0.641888 0.249748 0.931826 1.859382 1.908786 -0.608603 0.513730 1.316309 -0.085025 2.603220
assert_wb_dma_ch_sel 1.755583 -0.847309 -0.585960 -0.440469 0.784166 0.316204 -0.258914 -1.227725 0.425450 -0.378130 1.826232 0.298415 -1.101124 0.897070 -1.051610 0.313519 -2.350317 1.907243 0.092346 0.138026
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.612502 2.515578 2.190802 -1.059999 -1.237620 2.626257 -2.291307 -2.095912 -1.456076 -0.500651 -0.951754 2.113467 0.174181 0.639566 -1.347025 0.559722 1.777021 0.328371 -1.795348 1.670531
wb_dma_ch_sel/inst_ch2 0.496436 -0.354728 2.112625 1.245725 0.003037 -0.084624 -0.496248 -0.128355 0.923128 1.832011 -0.911560 1.458462 0.493251 -0.365411 -0.811459 1.203232 0.381759 0.240316 -0.683190 0.374241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.811319 -0.826207 -0.534422 -0.458697 0.755449 0.339954 -0.282481 -1.264942 0.424591 -0.362222 1.842207 0.320056 -1.104101 0.886218 -1.075965 0.308401 -2.369385 1.953713 0.081060 0.168894
wb_dma_ch_sel/assign_122_valid 0.046213 -0.158000 0.580022 -1.961772 0.580989 -0.034114 -2.281049 -3.057140 -0.497699 2.985994 0.520285 0.837543 0.229006 3.518179 0.820503 0.347289 -0.795407 2.653010 -0.917699 1.672070
wb_dma_rf/wire_dma_abort 0.808284 -1.528252 3.275923 -2.535586 0.708154 -1.277489 0.666764 -3.318711 1.642969 1.513857 -0.403505 2.721659 -0.598498 1.336077 0.349408 -0.023903 -2.051345 1.370301 -0.692329 2.354530
wb_dma_de/assign_67_dma_done_all/expr_1 2.873862 1.610579 -1.639004 -0.807533 1.782466 1.779351 -2.165393 -2.425001 -1.758875 -0.045845 0.626453 -0.927167 -1.000053 0.418165 1.213131 2.008322 -1.181526 1.829712 -2.994830 1.119796
wb_dma_de/always_4/if_1/cond -1.087104 1.621453 1.470171 -2.031845 2.017909 1.711854 -0.908137 -2.405168 -1.470564 -1.101212 -1.292321 0.218162 -1.711044 0.813350 1.479935 -1.096502 -2.831600 0.711819 -2.216782 0.540721
wb_dma_de/always_3/if_1/if_1/stmt_1 0.318984 -1.295143 0.970273 -1.821453 -0.158105 0.274164 1.795304 -0.514134 -0.089442 -3.876702 2.877622 -0.948897 2.021805 -2.782729 -0.527189 -0.839407 -0.181146 2.751912 0.344409 0.294472
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.748442 -1.114118 -1.476082 3.273392 -1.485560 0.765166 -0.540183 1.276325 0.769368 -0.613356 -1.561358 -0.162724 4.630439 -2.490729 0.166181 -3.059981 2.567764 -1.389642 -6.266217 0.754670
wb_dma_ch_sel/assign_156_req_p0 0.758000 0.664963 0.323071 -1.804040 -0.021732 -0.272788 -2.786562 -2.840268 -0.456898 3.394229 0.505557 -0.062168 0.146601 1.800677 0.298870 -1.873050 0.241162 0.895042 -0.136575 2.973471
assert_wb_dma_ch_arb/input_advance 0.259955 -0.744568 -0.109557 -2.566916 1.493917 -0.484294 0.126773 -2.535809 -0.450779 -0.366704 0.708775 -1.192211 0.065002 0.369099 2.231595 -1.341528 -0.710823 1.307779 -1.472601 2.172864
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.146574 -0.810807 0.561376 -0.501405 -1.530072 -1.537018 -0.001058 -0.166906 1.049459 2.434287 -0.032985 1.524187 0.885840 1.625264 -0.392112 0.669642 1.197582 0.007583 1.515117 0.449724
wb_dma_ch_rf/reg_ch_tot_sz_r 1.881318 2.942521 -2.384727 -0.009167 1.045450 2.908567 -2.343409 -2.234635 -3.062005 -2.975258 2.547986 -3.248987 -1.102610 -1.499465 -0.754142 -1.633017 -1.318081 2.571769 -2.356106 1.488541
wb_dma_ch_rf/wire_ch_adr0 -4.674564 -2.830298 -0.111616 1.196861 -0.327319 -2.330465 1.356446 1.344160 -0.677015 2.309090 -1.982770 0.986490 4.359034 2.761067 2.783381 -0.217526 3.288353 1.084321 -2.799188 0.657925
wb_dma_ch_rf/wire_ch_adr1 -0.224322 2.058686 -0.819191 3.256665 -0.254354 1.752399 -1.815513 0.954369 -0.557787 -0.858127 1.113821 -1.948853 0.124967 -4.289914 -3.240910 -5.136301 1.047099 -1.502453 -0.424102 1.621812
wb_dma/wire_ch0_adr0 -1.349011 -2.134388 1.986813 -0.412937 -0.056428 -2.729232 -1.038556 -0.137456 2.577838 7.165337 -0.737474 0.533962 4.739468 0.603157 2.648945 2.442396 3.111598 1.511126 0.247383 1.342713
wb_dma/wire_ch0_adr1 0.689238 0.762499 -0.099309 -0.056494 -0.603587 -0.409925 -0.545411 0.076738 0.118140 0.654318 -0.048060 -0.805564 0.092567 -1.612141 -0.411474 -2.313884 1.164501 -1.636243 0.848919 1.534859
wb_dma_ch_pri_enc/wire_pri24_out 0.678625 -0.047404 2.944463 0.436925 0.808117 0.679888 0.699156 -0.718080 1.102846 -0.626800 -1.079541 2.550612 -1.696371 -0.643396 -1.628513 0.598279 -2.698701 0.065393 -0.692481 -0.253134
wb_dma/input_dma_rest_i -0.333686 -2.055519 0.667423 2.223305 0.179772 1.285113 0.234271 0.355383 -0.220253 0.044332 -0.695503 -0.464015 -0.526244 2.125355 -0.149400 1.061121 -0.320037 -1.352493 -1.470598 -1.698937
wb_dma_inc30r/assign_1_out -0.860186 -0.029308 -1.030322 -1.628387 1.392929 0.125374 0.623190 -0.731813 1.720813 1.336190 -0.300197 -1.390999 0.276087 0.726866 2.530265 2.396905 -0.587829 -0.798112 -0.232331 -0.841193
wb_dma_ch_sel/assign_133_req_p0 1.335285 -1.985847 -0.729448 -0.140632 -0.331956 -1.494902 -0.074580 -0.953412 -1.149750 1.319597 1.872064 -1.423020 1.812813 -0.695032 0.245561 -4.627253 -0.488966 0.592992 -0.580824 3.026324
wb_dma_ch_rf/always_23 0.086517 0.047578 -0.140385 1.733091 -0.132390 0.216239 -0.038235 0.720041 0.174999 -1.055419 1.442903 -2.723936 -0.037039 -2.967724 -2.018147 -4.324727 0.452950 -0.971066 1.007577 1.236276
wb_dma_inc30r/reg_out_r -0.804158 -1.079632 1.122576 -2.037297 0.430089 0.473566 1.462621 1.617400 -0.335667 -3.189773 2.768482 -0.942814 5.842792 -4.178836 1.229322 -0.865583 2.194754 4.637902 0.435602 1.368437
wb_dma/wire_pointer2 0.518986 -0.343477 2.059784 1.278810 0.001547 -0.104497 -0.515024 -0.115484 0.897300 1.820490 -0.909128 1.456943 0.487476 -0.414917 -0.856587 1.215666 0.388686 0.228676 -0.727098 0.374264
wb_dma/wire_pointer3 1.659073 -2.912808 2.026820 2.728187 0.849858 1.470913 -0.538330 -1.005310 0.888863 1.318569 0.193296 1.055386 -0.988260 2.453089 -1.802477 2.211720 -2.001270 0.665707 -2.000101 -0.996403
wb_dma/wire_pointer0 1.664394 -1.799981 1.397301 2.435666 1.186327 0.783257 -0.241965 -0.751892 1.301078 -0.197471 2.340940 -0.142110 -0.633777 -0.848236 -3.303126 -0.561905 -2.520904 2.682875 -0.395115 0.292769
wb_dma/wire_pointer1 2.277364 -1.216854 1.477867 0.778891 0.818646 0.242813 -0.832094 -1.458074 1.314681 1.416482 0.990702 1.753266 -0.634488 0.557793 -1.895121 1.504083 -2.028199 2.188508 -0.608899 0.555705
wb_dma/wire_mast0_err 0.732960 -1.456135 3.266181 -2.404353 0.735075 -1.172494 0.686157 -3.225645 1.537728 1.348318 -0.443576 2.726010 -0.730102 1.303825 0.251015 -0.092121 -2.107816 1.239876 -0.681297 2.159150
wb_dma_ch_rf/always_26 0.113017 2.220097 1.102135 -0.082045 -1.754856 2.473823 -2.284364 -0.057938 -2.142453 -1.714394 -1.816384 3.748029 0.269901 0.284381 -1.785739 -0.584277 2.460939 -0.521203 -2.275296 1.054929
wb_dma_de/always_23/block_1/case_1/block_5 -4.112597 -1.016832 1.454565 -0.589095 2.658499 2.319390 0.102785 -2.426335 -1.202245 -4.183181 -1.992905 -1.769967 -2.288998 1.413255 3.041452 2.944304 -2.473819 1.246636 -5.373002 -3.729756
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.689460 0.478856 0.474215 -1.970156 -0.002962 -0.403507 -2.766865 -2.899367 -0.321537 3.596218 0.518470 0.176513 0.217906 2.003120 0.329007 -1.774737 0.235048 1.125706 -0.040753 3.020767
wb_dma_ch_rf/wire_ch_am0_we -0.874813 -0.026530 -0.991708 -1.627486 1.376723 0.134757 0.639233 -0.736848 1.713388 1.345160 -0.287657 -1.420843 0.259052 0.751597 2.550166 2.437389 -0.587228 -0.815425 -0.251396 -0.836050
wb_dma_ch_rf/always_25 -1.102748 0.373832 -0.303257 -0.491398 -0.632087 0.954913 -0.370998 1.220558 -1.131814 -3.115374 0.029244 3.319527 1.428025 0.023458 -1.472538 -0.600680 1.855822 2.015289 -1.069302 0.241453
wb_dma/wire_dma_rest -0.318325 -1.834062 0.622981 1.981643 0.111266 1.176701 0.198305 0.321031 -0.199203 0.027305 -0.655611 -0.430620 -0.475011 1.990702 -0.119511 0.945522 -0.218345 -1.290828 -1.300677 -1.522257
wb_dma_wb_mast/input_mast_adr 2.288882 -0.298155 0.175590 -1.541672 -1.080573 -1.095991 0.872107 -0.557143 -0.212975 -0.043410 0.303403 -1.408555 0.992153 -3.257243 1.301765 -1.626808 0.888563 -2.244467 0.358260 1.760664
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.568752 -2.154705 -0.222768 2.584048 0.671514 -0.623349 0.132083 0.603802 0.350578 1.163380 0.561339 2.440750 0.321388 1.023601 -2.077719 -0.481934 -1.647505 1.829519 -1.406558 0.781660
wb_dma_ch_sel/always_44/case_1 -2.283471 -3.924611 1.463481 3.514356 -2.019521 -3.530512 0.693779 1.605779 -0.868982 3.785409 -1.065779 2.529797 4.427410 1.683942 -0.639835 -1.922976 3.829576 1.176347 -1.835953 1.751662
wb_dma/wire_ch0_am0 -0.835886 0.019626 -1.022148 -1.669545 1.352378 0.166613 0.630844 -0.784529 1.761492 1.381025 -0.278757 -1.407533 0.239548 0.748828 2.517692 2.376660 -0.573282 -0.845931 -0.275205 -0.760039
wb_dma/wire_ch0_am1 -0.858903 0.301416 0.608781 -1.931001 -0.077412 0.507483 -0.011351 -0.362171 0.096213 -1.887375 1.286396 1.546827 1.240882 0.192289 -0.872336 0.433600 0.758228 2.978424 0.533661 0.304101
wb_dma_ch_rf/always_19/if_1 -2.017367 2.416742 -1.289568 0.029843 -0.223122 1.547836 -1.639787 0.722018 -2.110739 -0.195942 -0.864801 -1.004926 -0.157357 1.053053 0.754226 -0.367060 0.397955 -0.624202 -0.089985 -1.306845
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -4.792406 -2.884225 -0.136327 1.182849 -0.409330 -2.456655 1.331583 1.418572 -0.629564 2.373695 -2.049077 1.130239 4.246582 2.953271 2.756292 -0.220232 3.271899 1.020663 -2.618969 0.543597
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -1.919731 -1.590120 1.868460 0.831922 5.095477 0.801900 -1.459690 -1.548721 2.826139 3.866701 -1.193327 -4.632431 -0.103687 0.929894 3.598351 0.781086 1.052396 -0.179634 -1.813670 1.418830
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.686346 1.044799 -2.258636 2.019985 2.407585 0.925424 0.308836 0.185606 1.506115 0.656146 1.134286 -1.709717 -0.536332 1.493336 -1.294554 0.857640 3.422688 -0.265517 0.190486 2.940897
wb_dma_de/always_3/if_1 0.796464 -0.552591 0.843150 -1.832542 -0.762082 -0.045769 1.268362 -0.401256 -0.076772 -3.295955 2.760588 -1.584479 2.126072 -4.211578 -0.921092 -2.998495 0.959835 1.251735 1.074417 1.727406
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.473849 1.134426 1.474457 -0.370650 -0.009203 0.428836 1.413764 0.662686 -0.123637 -1.902875 -1.980113 0.852657 -1.024961 -1.106999 0.250822 -0.838572 -0.729856 -2.012542 -0.048600 -0.784761
wb_dma_ch_rf/assign_16_ch_adr1_we 0.108961 0.188331 -0.187733 1.906234 -0.174615 0.291596 -0.074664 0.809214 0.056834 -1.062242 1.319695 -2.662984 -0.057126 -3.002874 -2.088290 -4.306468 0.589885 -1.084070 0.939088 1.233371
wb_dma_wb_if/wire_wbm_data_o -2.040851 -0.735298 -0.591975 -0.506673 -2.934986 -1.918582 3.999533 0.914609 -1.385717 -2.924053 -1.292930 -4.016097 1.013711 -0.307359 3.525276 -2.146354 1.177257 -3.229257 0.697739 -0.611964
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.579582 0.045702 3.014030 0.550466 0.742425 0.669606 0.688069 -0.565742 1.073047 -0.541152 -1.216091 2.563602 -1.582737 -0.690859 -1.582914 0.633021 -2.521625 -0.045877 -0.723504 -0.284325
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.982687 -1.510069 -0.627354 -3.088282 2.207176 -0.175675 -0.205314 -3.766760 -0.034468 -0.645729 2.483548 -1.017560 -1.021013 1.197368 1.309998 -1.120099 -3.099665 3.096540 -1.319959 2.302539
wb_dma_ch_sel/always_48/case_1/stmt_1 4.022859 -6.095490 1.133406 1.282070 -0.991854 -1.228836 2.850204 -1.552985 -0.422146 -1.273619 3.293979 -0.355794 3.760978 -1.479757 -1.244872 -1.201098 2.079339 1.533879 -3.288283 3.473602
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.480289 1.119814 1.409479 -0.337874 0.017508 0.414936 1.400542 0.696889 -0.163323 -1.921442 -1.967276 0.855312 -1.044363 -1.130390 0.241887 -0.775601 -0.731287 -1.969635 -0.035446 -0.786424
assert_wb_dma_ch_arb/input_grant0 0.242912 -0.728076 -0.111038 -2.575296 1.487435 -0.473970 0.096394 -2.494271 -0.423663 -0.346590 0.715492 -1.252774 0.076097 0.313590 2.272749 -1.373767 -0.743574 1.287839 -1.413635 2.136545
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.400284 1.033967 1.474364 -0.399605 0.007543 0.372644 1.360204 0.584000 -0.085065 -1.838199 -1.860390 0.907742 -1.050274 -1.101921 0.216496 -0.784335 -0.843503 -1.847982 -0.014460 -0.723064
wb_dma_ch_pri_enc/wire_pri18_out 0.718139 -0.031668 2.855026 0.502326 0.781329 0.708284 0.586830 -0.657480 1.095726 -0.486006 -1.088522 2.475741 -1.531686 -0.575849 -1.577118 0.639449 -2.513236 0.109928 -0.737543 -0.212192
wb_dma_de/assign_6_adr0_cnt_next -2.432308 0.885398 -0.382594 -1.361748 0.734119 0.702888 -0.101680 0.430475 -1.291470 -2.374671 -0.862706 -0.314537 -0.091536 0.616939 1.861069 -0.342653 -0.294953 1.181191 -0.550010 -0.769070
wb_dma_ch_rf/reg_ch_err 0.694658 -1.560509 3.274083 -2.414150 0.781220 -1.205399 0.734099 -3.236367 1.566541 1.349394 -0.404702 2.702899 -0.589144 1.336284 0.288836 -0.113212 -1.991407 1.372375 -0.847400 2.348783
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.687522 -0.817390 -0.560022 -0.411397 0.754209 0.316440 -0.288973 -1.171199 0.416094 -0.395222 1.778844 0.243173 -1.046676 0.896567 -1.009771 0.262412 -2.295361 1.848284 0.042542 0.176174
wb_dma_wb_slv/input_wb_addr_i -2.339513 2.027959 2.069709 3.380873 -2.245838 0.429976 0.014013 2.118216 -3.098150 0.217785 -5.159487 -1.124219 1.383003 -2.674792 2.235799 -2.073895 3.725243 -4.111007 -3.473771 1.379525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.455494 1.120278 1.486198 -0.401675 0.038363 0.420485 1.379305 0.596782 -0.122237 -1.932186 -1.970135 0.879557 -1.093606 -1.130671 0.213893 -0.774948 -0.838879 -1.947775 -0.005520 -0.762098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.454394 1.043127 1.410828 -0.357388 0.002003 0.384598 1.372442 0.638955 -0.135639 -1.836693 -1.888533 0.811747 -0.907631 -1.053746 0.305133 -0.836026 -0.679299 -1.885545 -0.071932 -0.671176
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.512472 1.098642 1.488314 -0.365946 0.026198 0.406455 1.448277 0.670597 -0.142855 -1.922609 -1.996789 0.820578 -0.993175 -1.140384 0.291253 -0.846885 -0.729226 -1.985708 -0.113102 -0.758399
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.891353 1.762468 -1.574674 -0.881770 1.737905 1.778665 -2.279948 -2.502433 -1.757860 0.136257 0.589525 -0.874545 -1.047395 0.413851 1.234361 2.082932 -1.155275 1.751650 -2.943978 1.093826
