Running: fuse.exe -relaunch -intstyle "pa" -incremental -L "work" -L "secureip" -o "testbench.exe" --prj "C:/Users/fulop/ALU_testbench/ALU_testbench.sim/sim_1/behav/testbench.prj" -top "work.testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/fulop/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library work
Parsing VHDL file "C:/Users/fulop/ALU_testbench/ALU_testbench.srcs/sources_1/new/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable testbench.exe
Fuse Memory Usage: 36068 KB
Fuse CPU Usage: 531 ms
