dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UpDown:bQuadDec:state_0\" macrocell 2 3 0 1
set_location "\UpDown:Cnt8:CounterUDB:status_2\" macrocell 3 3 0 3
set_location "\UpDown:bQuadDec:quad_B_filt\" macrocell 2 5 0 1
set_location "\UpDown:Cnt8:CounterUDB:reload\" macrocell 3 3 0 0
set_location "\UpDown:bQuadDec:quad_A_delayed_2\" macrocell 3 4 0 1
set_location "\UpDown:bQuadDec:quad_B_delayed_2\" macrocell 3 5 0 1
set_location "\PWM2:PWMUDB:prevCompare1\" macrocell 2 5 1 3
set_location "\PWM2:PWMUDB:status_2\" macrocell 3 5 1 3
set_location "\UpDown:bQuadDec:error\" macrocell 2 5 0 3
set_location "\UpDown:Cnt8:CounterUDB:count_stored_i\" macrocell 2 3 1 2
set_location "\UpDown:bQuadDec:quad_A_delayed_1\" macrocell 3 4 0 2
set_location "Net_345" macrocell 3 4 1 1
set_location "\UpDown:Net_1251\" macrocell 2 4 1 0
set_location "\UpDown:Net_1203\" macrocell 2 3 1 0
set_location "\UpDown:Cnt8:CounterUDB:status_0\" macrocell 2 4 1 1
set_location "\UpDown:Cnt8:CounterUDB:prevCompare\" macrocell 3 5 0 2
set_location "\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\" statusicell 2 3 4 
set_location "\UpDown:bQuadDec:quad_B_delayed_1\" macrocell 3 5 0 0
set_location "\UpDown:bQuadDec:Stsreg\" statusicell 2 4 4 
set_location "\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\" datapathcell 2 3 2 
set_location "\UpDown:Cnt8:CounterUDB:overflow_reg_i\" macrocell 3 3 0 2
set_location "\PWM2:PWMUDB:prevCompare2\" macrocell 3 5 1 2
set_location "\UpDown:Net_611\" macrocell 2 5 0 2
set_location "\UpDown:bQuadDec:state_1\" macrocell 2 3 0 0
set_location "\PWM2:PWMUDB:status_1\" macrocell 3 5 1 1
set_location "\UpDown:Net_530\" macrocell 2 5 0 0
set_location "\UpDown:Cnt8:CounterUDB:count_enable\" macrocell 2 3 1 1
set_location "\UpDown:Cnt8:CounterUDB:underflow_reg_i\" macrocell 3 3 1 0
set_location "Net_276" macrocell 3 4 1 0
set_location "\UpDown:Cnt8:CounterUDB:status_3\" macrocell 3 3 1 1
set_location "\PWM2:PWMUDB:sP8:pwmdp:u0\" datapathcell 3 4 2 
set_location "\UpDown:bQuadDec:quad_A_filt\" macrocell 3 5 0 3
set_location "\UpDown:Net_1260\" macrocell 2 3 1 3
set_location "\UpDown:Net_1276\" macrocell 3 3 0 1
set_location "\PWM2:PWMUDB:genblk8:stsreg\" statusicell 3 5 4 
set_location "\UpDown:bQuadDec:quad_A_delayed_0\" macrocell 3 4 0 3
set_location "\UpDown:bQuadDec:quad_B_delayed_0\" macrocell 3 4 0 0
set_location "\UpDown:Net_1251_split\" macrocell 2 4 0 0
set_location "Net_399" macrocell 3 4 1 2
set_location "\PWM2:PWMUDB:runmode_enable\" macrocell 2 5 1 0
set_location "\PWM2:PWMUDB:status_0\" macrocell 3 5 1 0
set_location "\I2CS:I2C_FF\" i2ccell -1 -1 0
set_location "\PWM2:PWMUDB:genblk1:ctrlreg\" controlcell 2 5 6 
set_location "\UpDown:Cnt8:CounterUDB:sCTRLReg:ctrlreg\" controlcell 2 3 6 
# Note: port 12 is the logical name for port 7
set_io "scl(0)" iocell 12 4
set_io "step(0)" iocell 2 3
set_io "set_pwm(0)" iocell 0 0
set_location "\I2CS:I2C_IRQ\" interrupt -1 -1 15
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Dir_step(0)" iocell 2 4
# Note: port 12 is the logical name for port 7
set_io "sda(0)" iocell 12 5
