# RISC-CPU-Simulator 
Description of the RISC simulator (simplified MIPS version) as part of ISA project for Computer organization course, Tel Aviv University.
The simulator will simulate a RISC CPU that works in 512 Hz frequency and a few I/O devices.

This diagram illustrates the project:

       <img width="386" alt="image" src="https://user-images.githubusercontent.com/109519884/179706046-18b11dc2-dd9e-4b46-a964-6427be9194d7.png">

