FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __PIXELGEN_GLOBAL_H_INCLUDED__
#define __PIXELGEN_GLOBAL_H_INCLUDED__

/* bench 17108.3.0 c578e1599eb6 */
/* bench 17108.3.1 1adeb0ac2984 */
/* bench 17108.3.2 d289ed8ac26c */
/* bench 17108.3.3 491cf541b76f */
/* bench 17108.3.4 f06799d351e5 */
/* bench 17108.3.5 16a7b1883d6d */
#include <type_support.h>

/**
/* bench 16985.4.0 847c106def91 */
/* bench 16985.4.1 2c1d8e09b35b */
/* bench 16985.4.2 c98365713bf9 */
/* bench 16985.4.3 781a038051bb */
/* bench 16985.4.4 59681da2c5e9 */
 * Pixel-generator. ("pixelgen_global.h")
 */
/*
/* bench 11325.5.0 66e210bf26f8 */
/* bench 11325.5.1 7e7412aa2273 */
/* bench 11325.5.2 dbc2043b1a67 */
 */
typedef struct isp2401_sync_generator_cfg_s isp2401_sync_generator_cfg_t;
struct isp2401_sync_generator_cfg_s {
	u32	hblank_cycles;
	u32	vblank_cycles;
	u32	pixels_per_clock;
	u32	nr_of_frames;
	u32	pixels_per_line;
	u32	lines_per_frame;
};

typedef enum {
	PIXELGEN_TPG_MODE_RAMP = 0,
	PIXELGEN_TPG_MODE_CHBO,
	PIXELGEN_TPG_MODE_MONO,
	N_PIXELGEN_TPG_MODE
} pixelgen_tpg_mode_t;

/*
 * "pixelgen_tpg_cfg_t" duplicates parts of
 * "tpg_cfg_t" in "input_system_global.h".
 */
typedef struct pixelgen_tpg_cfg_s pixelgen_tpg_cfg_t;
struct pixelgen_tpg_cfg_s {
	pixelgen_tpg_mode_t	mode;	/* CHBO, MONO */

	struct {
		/* be used by CHBO and MON */
		u32 R1;
		u32 G1;
		u32 B1;

		/* be used by CHBO only */
		u32 R2;
		u32 G2;
		u32 B2;
/* bench 19781.5.0 a4782aff24f5 */
/* bench 19781.5.1 05c892f26fcf */
/* bench 19781.5.2 1aa5eadc30b0 */
/* bench 19781.5.3 16c268be08ab */
/* bench 19781.5.4 4fce4aa892b8 */
/* bench 19781.5.5 ed55e26cb137 */
/* bench 19781.5.6 11caf91db1bd */
/* bench 19781.5.7 32b1e345348b */
/* bench 19781.5.8 6ea931bace61 */
/* bench 19781.5.9 838217fdef63 */
/* bench 19781.5.10 2713490b9dad */
/* bench 19781.5.11 33a24f0a1506 */
/* bench 19781.5.12 ea233199396f */
/* bench 19781.5.13 d481b625910a */
/* bench 19781.5.14 20a3ac989bd2 */
	struct {
		u32	h_mask;		/* horizontal mask */
		u32	v_mask;		/* vertical mask */
		u32	hv_mask;	/* horizontal+vertical mask? */
	} mask_cfg;

	struct {
		s32	h_delta;	/* horizontal delta? */
		s32	v_delta;	/* vertical delta? */
	} delta_cfg;

	isp2401_sync_generator_cfg_t	 sync_gen_cfg;
};

/*
 * "pixelgen_prbs_cfg_t" duplicates parts of
 * prbs_cfg_t" in "input_system_global.h".
 */
typedef struct pixelgen_prbs_cfg_s pixelgen_prbs_cfg_t;
struct pixelgen_prbs_cfg_s {
	s32	seed0;
	s32	seed1;

	isp2401_sync_generator_cfg_t	sync_gen_cfg;
};

/* end of Pixel-generator: TPG. ("pixelgen_global.h") */
#endif /* __PIXELGEN_GLOBAL_H_INCLUDED__ */
