
<html><head><title>Inherited Connections in VHDL-AMS</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668926" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Inherited Connections in VHDL-AMS" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="VHDL-AMS, VHDL-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668926" />
<meta name="NextFile" content="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="xmshell_Command.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Inherited Connections in VHDL-AMS" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="xmshell_Command.html" title="xmshell_Command">xmshell_Command</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html" title="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures">Mapping_Verilog-AMS_Discipline ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Inherited Connections in VHDL-AMS</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="InheritedConnectionsinVHDLAMS-inhConnVHDL-AMS"></span><span class="confluence-anchor-link" id="InheritedConnectionsinVHDLAMS-1036866"></span>Using the AMS Designer simulator, you can define inherited connections in a VHDL-AMS entity and architecture (only on VHDL-AMS terminals) that you instantiate in a Verilog-AMS module. With inherited connections, you can inherit and use power and ground signals that you defined at a higher level of the hierarchy in a lower level of the design using net expressions. You can use these inherited connections instead of having to create explicit power and ground terminals at each level of the design hierarchy.</p>

<p>You can override VHDL-AMS inherited connections<code>&#160;netSet&#160;</code>properties in Verilog-AMS scope only. You cannot use<code>&#160;netSet&#160;</code>properties in VHDL-AMS scope. Also, you cannot use supply-sensitive attributes in VHDL-AMS scope. As a result, you cannot insert a supply-sensitive connect module at the boundary between Verilog-AMS and VHDL-AMS. Inherited connections in VHDL-AMS must be scalars only. You cannot define inherited connections that are VHDL arrays or electrical vectors.</p>

<p>In VHDL-AMS, you define inherited connections using<code><span>&#160;</span>inh_conn_prop_name<span>&#160;</span></code>and<code><span>&#160;</span>inh_conn_def_value<span>&#160;</span></code>attributes as follows:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java keyword" style="text-align: left;">package</code><span>&#160;</span><code class="java plain" style="text-align: left;">cds_inhconn_attr;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">attribute inh_conn_prop_name: string;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">attribute inh_conn_def_value: string;</code><br /><code class="java plain" style="text-align: left;">end cds_inhconn_attr;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">Use work.cds_inhconn_attr.all;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">Entity inh_conn_cell is</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">&lt;code here&gt;</code><br /><code class="java plain" style="text-align: left;">End inh_conn_cell;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">Architecture demo of inh_conn_cell is</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">terminal vdd: electrical;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">attribute inh_conn_prop_name of vdd : terminal is<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;vddProp&quot;</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">attribute inh_conn_def_value of vdd : terminal is &quot;cds_globals.\vdd!\&quot;;</code><br /><code class="java plain" style="text-align: left;">Begin</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">&lt;code here&gt;</code><br /><code class="java plain" style="text-align: left;">End demo of inh_conn_cell</code></p>
</td>
</tr>
</tbody></table></div>

<p>The<code><span>&#160;</span>vdd<span>&#160;</span></code>terminal inherits the<code><span>&#160;</span>vddProp<span>&#160;</span></code>property which has a default value of<code><span>&#160;</span>cds_globals.\vdd!\<span>&#160;</span></code>, where<code><span>&#160;</span>cds_globals<span>&#160;</span></code>is a Verilog module and<code><span>&#160;</span>vdd!<span>&#160;</span></code>is a global signal.</p>

<p>You can instantiate a VHDL-AMS entity in a Verilog-AMS module and use an explicit Verilog-AMS<code><span>&#160;</span>cds_net_set<span>&#160;</span></code>expression for an inherited connection as follows:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">module top;</code><br />&#160;<br /><code class="java spaces" style="text-align: left;">&#160;</code><code class="java plain" style="text-align: left;">electrical local_net;</code><br /><code class="java plain" style="text-align: left;">inh_conn_cell</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">(* integer cds_net_set[</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">]={</code><code class="java string" style="text-align: left;">&quot;vddProp&quot;</code><code class="java plain" style="text-align: left;">};</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">integer vdd =<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;cds_globals.\ \ vdd5v! &quot;</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">*)</code><br /><code class="java spaces" style="text-align: left;">&#160;</code><code class="java plain" style="text-align: left;">inst1();</code><br />&#160;<br /><code class="java spaces" style="text-align: left;">&#160;</code><code class="java plain" style="text-align: left;">inh_conn_cell</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">(* integer cds_net_set[</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">]={</code><code class="java string" style="text-align: left;">&quot;vddProp&quot;</code><code class="java plain" style="text-align: left;">};</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">integer vdd =<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;local_net&quot;</code><code class="java plain" style="text-align: left;">;<span>&#160;</span></code><code class="java comments" style="text-align: left;">// Overriding using a local net</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">*)</code><br /><code class="java spaces" style="text-align: left;">&#160;</code><code class="java plain" style="text-align: left;">inst2();</code><br />&#160;<br /><code class="java plain" style="text-align: left;">Endmodule</code></p>
</td>
</tr>
</tbody></table></div>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="xmshell_Command.html" id="prev" title="xmshell_Command">xmshell_Command</a></em></b><b><em><a href="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html" id="nex" title="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures">Mapping_Verilog-AMS_Discipline ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>