#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 26 12:29:43 2021
# Process ID: 8844
# Current directory: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1
# Command line: vivado.exe -log nqueens_nqueens_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nqueens_nqueens_0_0.tcl
# Log file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/nqueens_nqueens_0_0.vds
# Journal file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source nqueens_nqueens_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top nqueens_nqueens_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1467.203 ; gain = 64.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nqueens_nqueens_0_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ip/nqueens_nqueens_0_0/synth/nqueens_nqueens_0_0.vhd:81]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'nqueens' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:12' bound to instance 'U0' of component 'nqueens' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ip/nqueens_nqueens_0_0/synth/nqueens_nqueens_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'nqueens' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:40]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:152]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'nqueens_AXILiteS_s_axi' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:9' bound to instance 'nqueens_AXILiteS_s_axi_U' of component 'nqueens_AXILiteS_s_axi' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:239]
INFO: [Synth 8-638] synthesizing module 'nqueens_AXILiteS_s_axi' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:111]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'nqueens_AXILiteS_s_axi_ram' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:720' bound to instance 'int_a' of component 'nqueens_AXILiteS_s_axi_ram' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:222]
INFO: [Synth 8-638] synthesizing module 'nqueens_AXILiteS_s_axi_ram' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:743]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nqueens_AXILiteS_s_axi_ram' (1#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:743]
INFO: [Synth 8-256] done synthesizing module 'nqueens_AXILiteS_s_axi' (2#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens_AXILiteS_s_axi.vhd:111]
INFO: [Synth 8-3491] module 'counter' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:12' bound to instance 'grp_counter_fu_128' of component 'counter' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:286]
INFO: [Synth 8-638] synthesizing module 'counter' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/counter.vhd:29]
INFO: [Synth 8-3491] module 'find_0' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:12' bound to instance 'grp_find_0_fu_138' of component 'find_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:301]
INFO: [Synth 8-638] synthesizing module 'find_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'find_0' (4#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/find_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nqueens' (5#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ipshared/b23f/hdl/vhdl/nqueens.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nqueens_nqueens_0_0' (6#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ip/nqueens_nqueens_0_0/synth/nqueens_nqueens_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.066 ; gain = 140.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1548.504 ; gain = 146.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1548.504 ; gain = 146.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1548.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ip/nqueens_nqueens_0_0/constraints/nqueens_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.629 ; gain = 0.004
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.srcs/sources_1/bd/nqueens/ip/nqueens_nqueens_0_0/constraints/nqueens_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1664.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1664.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1664.629 ; gain = 262.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1664.629 ; gain = 262.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1664.629 ; gain = 262.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'nqueens_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'nqueens_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "nqueens_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'nqueens_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'nqueens_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1664.629 ; gain = 262.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nqueens_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module nqueens_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module find_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nqueens 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "U0/nqueens_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[1]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[2]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[3]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[4]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[5]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[6]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[7]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[8]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[9]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[10]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[11]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[12]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[13]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[14]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[15]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[16]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[17]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[18]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[19]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[20]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[21]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[22]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[23]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[24]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[25]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[26]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[27]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[28]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[29]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[30]' (FDRE) to 'U0/nqueens_AXILiteS_s_axi_U/int_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\nqueens_AXILiteS_s_axi_U/int_flag_reg[31] )
WARNING: [Synth 8-3332] Sequential element (nqueens_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module nqueens.
WARNING: [Synth 8-3332] Sequential element (nqueens_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module nqueens.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1664.629 ; gain = 262.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0          | nqueens_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 2270.934 ; gain = 868.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:34 . Memory (MB): peak = 2336.113 ; gain = 933.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0          | nqueens_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/nqueens_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/nqueens_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    50|
|2     |LUT1     |    97|
|3     |LUT2     |   136|
|4     |LUT3     |   251|
|5     |LUT4     |   116|
|6     |LUT5     |   167|
|7     |LUT6     |   155|
|8     |MUXF7    |     1|
|9     |RAMB36E2 |     1|
|10    |FDRE     |   640|
|11    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------------+------+
|      |Instance                     |Module                     |Cells |
+------+-----------------------------+---------------------------+------+
|1     |top                          |                           |  1619|
|2     |  U0                         |nqueens                    |  1619|
|3     |    grp_counter_fu_128       |counter                    |   499|
|4     |    grp_find_0_fu_138        |find_0                     |    51|
|5     |    nqueens_AXILiteS_s_axi_U |nqueens_AXILiteS_s_axi     |   773|
|6     |      int_a                  |nqueens_AXILiteS_s_axi_ram |   199|
+------+-----------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2337.129 ; gain = 934.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2337.129 ; gain = 818.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:46 . Memory (MB): peak = 2337.129 ; gain = 934.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2348.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2357.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:02:27 . Memory (MB): peak = 2357.629 ; gain = 1928.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2357.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/nqueens_nqueens_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP nqueens_nqueens_0_0, cache-ID = 461407d2143ea45d
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.629 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2357.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/nqueens/nqueens.runs/nqueens_nqueens_0_0_synth_1/nqueens_nqueens_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nqueens_nqueens_0_0_utilization_synth.rpt -pb nqueens_nqueens_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 26 12:32:37 2021...
