// Seed: 2267927115
`timescale 1ps / 1ps
module module_0;
  assign id_0 = 1;
  always @(id_0, posedge 1) id_0 = 1;
  logic id_3 = id_1;
  assign id_0 = 1 ? id_1 : (1 * 1);
  assign id_0 = 1;
endmodule
