module clock(
input clk_6mhz,
input rst,
input clock_en,
input digit,
input up, down,
output sec0, sec1, min0, min1, hrs0, hrs1
    );
endmodule
