#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb 24 16:03:52 2024
# Process ID: 48648
# Current directory: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 25
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48733
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.637 ; gain = 0.000 ; free physical = 1179 ; free virtual = 20255
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:31]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:12' bound to instance 'call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:550]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (1#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:77]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77' of component 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:613]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0' (2#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.vhd:81]
INFO: [Synth 8-3491] module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.vhd:12' bound to instance 'call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_139' of component 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:680]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' (3#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.vhd:134]
INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:12' bound to instance 'grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:800]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:30]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:267' bound to instance 'exp_table1_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:216]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:286]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:9' bound to instance 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:304]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:30]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom' (4#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1' (5#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.vhd:286]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:181' bound to instance 'invert_table2_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:234]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:9' bound to instance 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U' of component 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:206]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom' (6#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2' (7#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.vhd:194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U118' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:246]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1_DSP48_0' (8#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17ns_18s_26_1_1' (9#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U119' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:258]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17ns_18s_26_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17ns_18s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_17ns_18s_26_1_1_U120' of component 'myproject_mul_mul_17ns_18s_26_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' (10#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'myproject' (11#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.637 ; gain = 0.000 ; free physical = 1199 ; free virtual = 20283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.637 ; gain = 0.000 ; free physical = 1207 ; free virtual = 20291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 1207 ; free virtual = 20291
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 1076 ; free virtual = 20156
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   26 Bit       Adders := 3     
	   3 Input   25 Bit       Adders := 5     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 23    
	   2 Input   16 Bit       Adders := 33    
	   4 Input   16 Bit       Adders := 5     
	   8 Input   16 Bit       Adders := 3     
	  16 Input   16 Bit       Adders := 1     
	  25 Input   16 Bit       Adders := 1     
	  12 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 68    
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 58    
	   2 Input   10 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_117_fu_367_p2, operation Mode is: A*(B:0x1e2).
DSP Report: operator mul_ln1118_117_fu_367_p2 is absorbed into DSP mul_ln1118_117_fu_367_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_409_p2, operation Mode is: A*(B:0x1ac).
DSP Report: operator mul_ln1118_118_fu_409_p2 is absorbed into DSP mul_ln1118_118_fu_409_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_464_p2, operation Mode is: A*(B:0x3fed3).
DSP Report: operator mul_ln1118_85_fu_464_p2 is absorbed into DSP mul_ln1118_85_fu_464_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_419_p2, operation Mode is: A*(B:0x15b).
DSP Report: operator mul_ln1118_102_fu_419_p2 is absorbed into DSP mul_ln1118_102_fu_419_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_415_p2, operation Mode is: A*(B:0x3fed9).
DSP Report: operator mul_ln1118_86_fu_415_p2 is absorbed into DSP mul_ln1118_86_fu_415_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_401_p2, operation Mode is: A*(B:0x3fecb).
DSP Report: operator mul_ln1118_119_fu_401_p2 is absorbed into DSP mul_ln1118_119_fu_401_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_450_p2, operation Mode is: A*(B:0x3ff2a).
DSP Report: operator mul_ln1118_87_fu_450_p2 is absorbed into DSP mul_ln1118_87_fu_450_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_388_p2, operation Mode is: A*(B:0x3fea0).
DSP Report: operator mul_ln1118_120_fu_388_p2 is absorbed into DSP mul_ln1118_120_fu_388_p2.
DSP Report: Generating DSP mul_ln1118_fu_341_p2, operation Mode is: A*(B:0x3fe8e).
DSP Report: operator mul_ln1118_fu_341_p2 is absorbed into DSP mul_ln1118_fu_341_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_429_p2, operation Mode is: A*(B:0x173).
DSP Report: operator mul_ln1118_103_fu_429_p2 is absorbed into DSP mul_ln1118_103_fu_429_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_394_p2, operation Mode is: A*(B:0x3fe93).
DSP Report: operator mul_ln1118_121_fu_394_p2 is absorbed into DSP mul_ln1118_121_fu_394_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_451_p2, operation Mode is: A*(B:0x111).
DSP Report: operator mul_ln1118_88_fu_451_p2 is absorbed into DSP mul_ln1118_88_fu_451_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_392_p2, operation Mode is: A*(B:0x14a).
DSP Report: operator mul_ln1118_104_fu_392_p2 is absorbed into DSP mul_ln1118_104_fu_392_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_457_p2, operation Mode is: A*(B:0x18b).
DSP Report: operator mul_ln1118_122_fu_457_p2 is absorbed into DSP mul_ln1118_122_fu_457_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_447_p2, operation Mode is: A*(B:0x3fe7a).
DSP Report: operator mul_ln1118_105_fu_447_p2 is absorbed into DSP mul_ln1118_105_fu_447_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_343_p2, operation Mode is: A*(B:0x14d).
DSP Report: operator mul_ln1118_123_fu_343_p2 is absorbed into DSP mul_ln1118_123_fu_343_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_391_p2, operation Mode is: A*(B:0x162).
DSP Report: operator mul_ln1118_124_fu_391_p2 is absorbed into DSP mul_ln1118_124_fu_391_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_354_p2, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_ln1118_125_fu_354_p2 is absorbed into DSP mul_ln1118_125_fu_354_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_413_p2, operation Mode is: A*(B:0x3fe53).
DSP Report: operator mul_ln1118_126_fu_413_p2 is absorbed into DSP mul_ln1118_126_fu_413_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_361_p2, operation Mode is: A*(B:0x3fe69).
DSP Report: operator mul_ln1118_73_fu_361_p2 is absorbed into DSP mul_ln1118_73_fu_361_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_412_p2, operation Mode is: A*(B:0x150).
DSP Report: operator mul_ln1118_89_fu_412_p2 is absorbed into DSP mul_ln1118_89_fu_412_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_430_p2, operation Mode is: A*(B:0x3fedb).
DSP Report: operator mul_ln1118_90_fu_430_p2 is absorbed into DSP mul_ln1118_90_fu_430_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_454_p2, operation Mode is: A*(B:0x143).
DSP Report: operator mul_ln1118_74_fu_454_p2 is absorbed into DSP mul_ln1118_74_fu_454_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_400_p2, operation Mode is: A*(B:0x16d).
DSP Report: operator mul_ln1118_127_fu_400_p2 is absorbed into DSP mul_ln1118_127_fu_400_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_442_p2, operation Mode is: A*(B:0x3fe65).
DSP Report: operator mul_ln1118_128_fu_442_p2 is absorbed into DSP mul_ln1118_128_fu_442_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_378_p2, operation Mode is: A*(B:0x3febf).
DSP Report: operator mul_ln1118_91_fu_378_p2 is absorbed into DSP mul_ln1118_91_fu_378_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_427_p2, operation Mode is: A*(B:0x146).
DSP Report: operator mul_ln1118_129_fu_427_p2 is absorbed into DSP mul_ln1118_129_fu_427_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_438_p2, operation Mode is: A*(B:0x185).
DSP Report: operator mul_ln1118_106_fu_438_p2 is absorbed into DSP mul_ln1118_106_fu_438_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_369_p2, operation Mode is: A*(B:0xb4).
DSP Report: operator mul_ln1118_130_fu_369_p2 is absorbed into DSP mul_ln1118_130_fu_369_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_379_p2, operation Mode is: A*(B:0x3fedd).
DSP Report: operator mul_ln1118_92_fu_379_p2 is absorbed into DSP mul_ln1118_92_fu_379_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_389_p2, operation Mode is: A*(B:0x1b0).
DSP Report: operator mul_ln1118_107_fu_389_p2 is absorbed into DSP mul_ln1118_107_fu_389_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_384_p2, operation Mode is: A*(B:0x3ff24).
DSP Report: operator mul_ln1118_131_fu_384_p2 is absorbed into DSP mul_ln1118_131_fu_384_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_396_p2, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_ln1118_108_fu_396_p2 is absorbed into DSP mul_ln1118_108_fu_396_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_443_p2, operation Mode is: A*(B:0x165).
DSP Report: operator mul_ln1118_75_fu_443_p2 is absorbed into DSP mul_ln1118_75_fu_443_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_402_p2, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_ln1118_132_fu_402_p2 is absorbed into DSP mul_ln1118_132_fu_402_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_461_p2, operation Mode is: A*(B:0x3fe98).
DSP Report: operator mul_ln1118_76_fu_461_p2 is absorbed into DSP mul_ln1118_76_fu_461_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_397_p2, operation Mode is: A*(B:0x1c4).
DSP Report: operator mul_ln1118_133_fu_397_p2 is absorbed into DSP mul_ln1118_133_fu_397_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_357_p2, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_ln1118_77_fu_357_p2 is absorbed into DSP mul_ln1118_77_fu_357_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_439_p2, operation Mode is: A*(B:0x3fe71).
DSP Report: operator mul_ln1118_78_fu_439_p2 is absorbed into DSP mul_ln1118_78_fu_439_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_460_p2, operation Mode is: A*(B:0x1be).
DSP Report: operator mul_ln1118_134_fu_460_p2 is absorbed into DSP mul_ln1118_134_fu_460_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_372_p2, operation Mode is: A*(B:0x3feba).
DSP Report: operator mul_ln1118_93_fu_372_p2 is absorbed into DSP mul_ln1118_93_fu_372_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_411_p2, operation Mode is: A*(B:0x17e).
DSP Report: operator mul_ln1118_135_fu_411_p2 is absorbed into DSP mul_ln1118_135_fu_411_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_458_p2, operation Mode is: A*(B:0x166).
DSP Report: operator mul_ln1118_79_fu_458_p2 is absorbed into DSP mul_ln1118_79_fu_458_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_375_p2, operation Mode is: A*(B:0x17d).
DSP Report: operator mul_ln1118_109_fu_375_p2 is absorbed into DSP mul_ln1118_109_fu_375_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_410_p2, operation Mode is: A*(B:0x3feb3).
DSP Report: operator mul_ln1118_110_fu_410_p2 is absorbed into DSP mul_ln1118_110_fu_410_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_462_p2, operation Mode is: A*(B:0x15c).
DSP Report: operator mul_ln1118_94_fu_462_p2 is absorbed into DSP mul_ln1118_94_fu_462_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_433_p2, operation Mode is: A*(B:0x3fea4).
DSP Report: operator mul_ln1118_80_fu_433_p2 is absorbed into DSP mul_ln1118_80_fu_433_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_350_p2, operation Mode is: A*(B:0x3fe58).
DSP Report: operator mul_ln1118_136_fu_350_p2 is absorbed into DSP mul_ln1118_136_fu_350_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_428_p2, operation Mode is: A*(B:0x3fe67).
DSP Report: operator mul_ln1118_111_fu_428_p2 is absorbed into DSP mul_ln1118_111_fu_428_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_463_p2, operation Mode is: A*(B:0x156).
DSP Report: operator mul_ln1118_95_fu_463_p2 is absorbed into DSP mul_ln1118_95_fu_463_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_366_p2, operation Mode is: A*(B:0x3fe68).
DSP Report: operator mul_ln1118_81_fu_366_p2 is absorbed into DSP mul_ln1118_81_fu_366_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_417_p2, operation Mode is: A*(B:0x3fe83).
DSP Report: operator mul_ln1118_96_fu_417_p2 is absorbed into DSP mul_ln1118_96_fu_417_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_440_p2, operation Mode is: A*(B:0x3ff48).
DSP Report: operator mul_ln1118_137_fu_440_p2 is absorbed into DSP mul_ln1118_137_fu_440_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_423_p2, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_ln1118_97_fu_423_p2 is absorbed into DSP mul_ln1118_97_fu_423_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_408_p2, operation Mode is: A*(B:0x3fe99).
DSP Report: operator mul_ln1118_138_fu_408_p2 is absorbed into DSP mul_ln1118_138_fu_408_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_371_p2, operation Mode is: A*(B:0x154).
DSP Report: operator mul_ln1118_139_fu_371_p2 is absorbed into DSP mul_ln1118_139_fu_371_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_358_p2, operation Mode is: A*(B:0x16d).
DSP Report: operator mul_ln1118_112_fu_358_p2 is absorbed into DSP mul_ln1118_112_fu_358_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_353_p2, operation Mode is: A*(B:0x199).
DSP Report: operator mul_ln1118_140_fu_353_p2 is absorbed into DSP mul_ln1118_140_fu_353_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_431_p2, operation Mode is: A*(B:0x182).
DSP Report: operator mul_ln1118_113_fu_431_p2 is absorbed into DSP mul_ln1118_113_fu_431_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_368_p2, operation Mode is: A*(B:0x192).
DSP Report: operator mul_ln1118_141_fu_368_p2 is absorbed into DSP mul_ln1118_141_fu_368_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_356_p2, operation Mode is: A*(B:0x1cc).
DSP Report: operator mul_ln1118_142_fu_356_p2 is absorbed into DSP mul_ln1118_142_fu_356_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_437_p2, operation Mode is: A*(B:0x3feb4).
DSP Report: operator mul_ln1118_114_fu_437_p2 is absorbed into DSP mul_ln1118_114_fu_437_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_467_p2, operation Mode is: A*(B:0x3fe6d).
DSP Report: operator mul_ln1118_82_fu_467_p2 is absorbed into DSP mul_ln1118_82_fu_467_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_376_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_98_fu_376_p2 is absorbed into DSP mul_ln1118_98_fu_376_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_351_p2, operation Mode is: A*(B:0x158).
DSP Report: operator mul_ln1118_83_fu_351_p2 is absorbed into DSP mul_ln1118_83_fu_351_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_381_p2, operation Mode is: A*(B:0x15f).
DSP Report: operator mul_ln1118_143_fu_381_p2 is absorbed into DSP mul_ln1118_143_fu_381_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_382_p2, operation Mode is: A*(B:0x1b9).
DSP Report: operator mul_ln1118_144_fu_382_p2 is absorbed into DSP mul_ln1118_144_fu_382_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_432_p2, operation Mode is: A*(B:0x1b0).
DSP Report: operator mul_ln1118_145_fu_432_p2 is absorbed into DSP mul_ln1118_145_fu_432_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_403_p2, operation Mode is: A*(B:0x146).
DSP Report: operator mul_ln1118_115_fu_403_p2 is absorbed into DSP mul_ln1118_115_fu_403_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_387_p2, operation Mode is: A*(B:0x175).
DSP Report: operator mul_ln1118_116_fu_387_p2 is absorbed into DSP mul_ln1118_116_fu_387_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_380_p2, operation Mode is: A*(B:0x3fe93).
DSP Report: operator mul_ln1118_84_fu_380_p2 is absorbed into DSP mul_ln1118_84_fu_380_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_383_p2, operation Mode is: A*(B:0x3ff1a).
DSP Report: operator mul_ln1118_146_fu_383_p2 is absorbed into DSP mul_ln1118_146_fu_383_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_377_p2, operation Mode is: A*(B:0x13f).
DSP Report: operator mul_ln1118_99_fu_377_p2 is absorbed into DSP mul_ln1118_99_fu_377_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_466_p2, operation Mode is: A*(B:0x3fe7d).
DSP Report: operator mul_ln1118_147_fu_466_p2 is absorbed into DSP mul_ln1118_147_fu_466_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_444_p2, operation Mode is: A*(B:0x3feec).
DSP Report: operator mul_ln1118_100_fu_444_p2 is absorbed into DSP mul_ln1118_100_fu_444_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_386_p2, operation Mode is: A*(B:0x3fe70).
DSP Report: operator mul_ln1118_148_fu_386_p2 is absorbed into DSP mul_ln1118_148_fu_386_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_416_p2, operation Mode is: A*(B:0x181).
DSP Report: operator mul_ln1118_149_fu_416_p2 is absorbed into DSP mul_ln1118_149_fu_416_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_395_p2, operation Mode is: A*(B:0x3fef7).
DSP Report: operator mul_ln1118_101_fu_395_p2 is absorbed into DSP mul_ln1118_101_fu_395_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_722_p2, operation Mode is: A*(B:0x3fe59).
DSP Report: operator mul_ln1118_4_fu_722_p2 is absorbed into DSP mul_ln1118_4_fu_722_p2.
DSP Report: Generating DSP mul_ln1118_fu_736_p2, operation Mode is: A*(B:0x3fe72).
DSP Report: operator mul_ln1118_fu_736_p2 is absorbed into DSP mul_ln1118_fu_736_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_706_p2, operation Mode is: A*(B:0x3fe82).
DSP Report: operator mul_ln1118_10_fu_706_p2 is absorbed into DSP mul_ln1118_10_fu_706_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_704_p2, operation Mode is: A*(B:0x169).
DSP Report: operator mul_ln1118_9_fu_704_p2 is absorbed into DSP mul_ln1118_9_fu_704_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_701_p2, operation Mode is: A*(B:0x3fe83).
DSP Report: operator mul_ln1118_7_fu_701_p2 is absorbed into DSP mul_ln1118_7_fu_701_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_710_p2, operation Mode is: A*(B:0x197).
DSP Report: operator mul_ln1118_11_fu_710_p2 is absorbed into DSP mul_ln1118_11_fu_710_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_670_p2, operation Mode is: A*(B:0x19f).
DSP Report: operator mul_ln1118_19_fu_670_p2 is absorbed into DSP mul_ln1118_19_fu_670_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_709_p2, operation Mode is: A*(B:0x3feac).
DSP Report: operator mul_ln1118_26_fu_709_p2 is absorbed into DSP mul_ln1118_26_fu_709_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_718_p2, operation Mode is: A*(B:0x3fea2).
DSP Report: operator mul_ln1118_33_fu_718_p2 is absorbed into DSP mul_ln1118_33_fu_718_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_732_p2, operation Mode is: A*(B:0x3fe3b).
DSP Report: operator mul_ln1118_29_fu_732_p2 is absorbed into DSP mul_ln1118_29_fu_732_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_684_p2, operation Mode is: A*(B:0x3fe4b).
DSP Report: operator mul_ln1118_22_fu_684_p2 is absorbed into DSP mul_ln1118_22_fu_684_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_699_p2, operation Mode is: A*(B:0x190).
DSP Report: operator mul_ln1118_21_fu_699_p2 is absorbed into DSP mul_ln1118_21_fu_699_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_665_p2, operation Mode is: A*(B:0x3fe81).
DSP Report: operator mul_ln1118_31_fu_665_p2 is absorbed into DSP mul_ln1118_31_fu_665_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_674_p2, operation Mode is: A*(B:0x3fe4b).
DSP Report: operator mul_ln1118_41_fu_674_p2 is absorbed into DSP mul_ln1118_41_fu_674_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_666_p2, operation Mode is: A*(B:0x3ff3c).
DSP Report: operator mul_ln1118_36_fu_666_p2 is absorbed into DSP mul_ln1118_36_fu_666_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_677_p2, operation Mode is: A*(B:0x16f).
DSP Report: operator mul_ln1118_43_fu_677_p2 is absorbed into DSP mul_ln1118_43_fu_677_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_750_p2, operation Mode is: A*(B:0x3fe5b).
DSP Report: operator mul_ln1118_46_fu_750_p2 is absorbed into DSP mul_ln1118_46_fu_750_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_705_p2, operation Mode is: A*(B:0x176).
DSP Report: operator mul_ln1118_44_fu_705_p2 is absorbed into DSP mul_ln1118_44_fu_705_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_673_p2, operation Mode is: A*(B:0x3fdf4).
DSP Report: operator mul_ln1118_42_fu_673_p2 is absorbed into DSP mul_ln1118_42_fu_673_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_700_p2, operation Mode is: A*(B:0x3fe19).
DSP Report: operator mul_ln1118_39_fu_700_p2 is absorbed into DSP mul_ln1118_39_fu_700_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_746_p2, operation Mode is: A*(B:0x19d).
DSP Report: operator mul_ln1118_50_fu_746_p2 is absorbed into DSP mul_ln1118_50_fu_746_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_730_p2, operation Mode is: A*(B:0x16d).
DSP Report: operator mul_ln1118_58_fu_730_p2 is absorbed into DSP mul_ln1118_58_fu_730_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_669_p2, operation Mode is: A*(B:0x3ff3f).
DSP Report: operator mul_ln1118_47_fu_669_p2 is absorbed into DSP mul_ln1118_47_fu_669_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_756_p2, operation Mode is: A*(B:0x17f).
DSP Report: operator mul_ln1118_69_fu_756_p2 is absorbed into DSP mul_ln1118_69_fu_756_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_695_p2, operation Mode is: A*(B:0x3fe4e).
DSP Report: operator mul_ln1118_60_fu_695_p2 is absorbed into DSP mul_ln1118_60_fu_695_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_685_p2, operation Mode is: A*(B:0x3fe39).
DSP Report: operator mul_ln1118_55_fu_685_p2 is absorbed into DSP mul_ln1118_55_fu_685_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_733_p2, operation Mode is: A*(B:0x153).
DSP Report: operator mul_ln1118_45_fu_733_p2 is absorbed into DSP mul_ln1118_45_fu_733_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_745_p2, operation Mode is: A*(B:0x3fe46).
DSP Report: operator mul_ln1118_71_fu_745_p2 is absorbed into DSP mul_ln1118_71_fu_745_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_731_p2, operation Mode is: A*(B:0x143).
DSP Report: operator mul_ln1118_5_fu_731_p2 is absorbed into DSP mul_ln1118_5_fu_731_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_689_p2, operation Mode is: A*(B:0x3fea1).
DSP Report: operator mul_ln1118_14_fu_689_p2 is absorbed into DSP mul_ln1118_14_fu_689_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_758_p2, operation Mode is: A*(B:0x3fe87).
DSP Report: operator mul_ln1118_13_fu_758_p2 is absorbed into DSP mul_ln1118_13_fu_758_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_720_p2, operation Mode is: A*(B:0x10b).
DSP Report: operator mul_ln1118_12_fu_720_p2 is absorbed into DSP mul_ln1118_12_fu_720_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_671_p2, operation Mode is: A*(B:0x89).
DSP Report: operator mul_ln1118_20_fu_671_p2 is absorbed into DSP mul_ln1118_20_fu_671_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_742_p2, operation Mode is: A*(B:0x3fe90).
DSP Report: operator mul_ln1118_25_fu_742_p2 is absorbed into DSP mul_ln1118_25_fu_742_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_721_p2, operation Mode is: A*(B:0x13f).
DSP Report: operator mul_ln1118_17_fu_721_p2 is absorbed into DSP mul_ln1118_17_fu_721_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_725_p2, operation Mode is: A*(B:0x3fe8e).
DSP Report: operator mul_ln1118_28_fu_725_p2 is absorbed into DSP mul_ln1118_28_fu_725_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_759_p2, operation Mode is: A*(B:0x3fe78).
DSP Report: operator mul_ln1118_34_fu_759_p2 is absorbed into DSP mul_ln1118_34_fu_759_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_668_p2, operation Mode is: A*(B:0x14f).
DSP Report: operator mul_ln1118_27_fu_668_p2 is absorbed into DSP mul_ln1118_27_fu_668_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_754_p2, operation Mode is: A*(B:0x3fe3c).
DSP Report: operator mul_ln1118_24_fu_754_p2 is absorbed into DSP mul_ln1118_24_fu_754_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_688_p2, operation Mode is: A*(B:0x3fe72).
DSP Report: operator mul_ln1118_16_fu_688_p2 is absorbed into DSP mul_ln1118_16_fu_688_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_692_p2, operation Mode is: A*(B:0x3fec6).
DSP Report: operator mul_ln1118_37_fu_692_p2 is absorbed into DSP mul_ln1118_37_fu_692_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_697_p2, operation Mode is: A*(B:0x3fe4d).
DSP Report: operator mul_ln1118_62_fu_697_p2 is absorbed into DSP mul_ln1118_62_fu_697_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_712_p2, operation Mode is: A*(B:0x3fe81).
DSP Report: operator mul_ln1118_56_fu_712_p2 is absorbed into DSP mul_ln1118_56_fu_712_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_757_p2, operation Mode is: A*(B:0x111).
DSP Report: operator mul_ln1118_48_fu_757_p2 is absorbed into DSP mul_ln1118_48_fu_757_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_748_p2, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_ln1118_64_fu_748_p2 is absorbed into DSP mul_ln1118_64_fu_748_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_696_p2, operation Mode is: A*(B:0x14a).
DSP Report: operator mul_ln1118_68_fu_696_p2 is absorbed into DSP mul_ln1118_68_fu_696_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_752_p2, operation Mode is: A*(B:0x3fe63).
DSP Report: operator mul_ln1118_63_fu_752_p2 is absorbed into DSP mul_ln1118_63_fu_752_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_751_p2, operation Mode is: A*(B:0x3fe2f).
DSP Report: operator mul_ln1118_70_fu_751_p2 is absorbed into DSP mul_ln1118_70_fu_751_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_675_p2, operation Mode is: A*(B:0x3fe78).
DSP Report: operator mul_ln1118_67_fu_675_p2 is absorbed into DSP mul_ln1118_67_fu_675_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_693_p2, operation Mode is: A*(B:0x3fe6c).
DSP Report: operator mul_ln1118_61_fu_693_p2 is absorbed into DSP mul_ln1118_61_fu_693_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_707_p2, operation Mode is: A*(B:0x126).
DSP Report: operator mul_ln1118_30_fu_707_p2 is absorbed into DSP mul_ln1118_30_fu_707_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_667_p2, operation Mode is: A*(B:0x156).
DSP Report: operator mul_ln1118_72_fu_667_p2 is absorbed into DSP mul_ln1118_72_fu_667_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_703_p2, operation Mode is: A*(B:0x156).
DSP Report: operator mul_ln1118_3_fu_703_p2 is absorbed into DSP mul_ln1118_3_fu_703_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_738_p2, operation Mode is: A*(B:0x3fe3b).
DSP Report: operator mul_ln1118_6_fu_738_p2 is absorbed into DSP mul_ln1118_6_fu_738_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_728_p2, operation Mode is: A*(B:0x138).
DSP Report: operator mul_ln1118_8_fu_728_p2 is absorbed into DSP mul_ln1118_8_fu_728_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_716_p2, operation Mode is: A*(B:0x3fe77).
DSP Report: operator mul_ln1118_18_fu_716_p2 is absorbed into DSP mul_ln1118_18_fu_716_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_698_p2, operation Mode is: A*(B:0x15b).
DSP Report: operator mul_ln1118_32_fu_698_p2 is absorbed into DSP mul_ln1118_32_fu_698_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_690_p2, operation Mode is: A*(B:0x1bf).
DSP Report: operator mul_ln1118_35_fu_690_p2 is absorbed into DSP mul_ln1118_35_fu_690_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_744_p2, operation Mode is: A*(B:0x107).
DSP Report: operator mul_ln1118_23_fu_744_p2 is absorbed into DSP mul_ln1118_23_fu_744_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_681_p2, operation Mode is: A*(B:0x16b).
DSP Report: operator mul_ln1118_15_fu_681_p2 is absorbed into DSP mul_ln1118_15_fu_681_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_734_p2, operation Mode is: A*(B:0x193).
DSP Report: operator mul_ln1118_40_fu_734_p2 is absorbed into DSP mul_ln1118_40_fu_734_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_687_p2, operation Mode is: A*(B:0x3fe6f).
DSP Report: operator mul_ln1118_38_fu_687_p2 is absorbed into DSP mul_ln1118_38_fu_687_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_729_p2, operation Mode is: A*(B:0x199).
DSP Report: operator mul_ln1118_52_fu_729_p2 is absorbed into DSP mul_ln1118_52_fu_729_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_737_p2, operation Mode is: A*(B:0x3fe27).
DSP Report: operator mul_ln1118_51_fu_737_p2 is absorbed into DSP mul_ln1118_51_fu_737_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_715_p2, operation Mode is: A*(B:0x3fec8).
DSP Report: operator mul_ln1118_49_fu_715_p2 is absorbed into DSP mul_ln1118_49_fu_715_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_713_p2, operation Mode is: A*(B:0x1bc).
DSP Report: operator mul_ln1118_57_fu_713_p2 is absorbed into DSP mul_ln1118_57_fu_713_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_676_p2, operation Mode is: A*(B:0x16b).
DSP Report: operator mul_ln1118_65_fu_676_p2 is absorbed into DSP mul_ln1118_65_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_686_p2, operation Mode is: A*(B:0x1b2).
DSP Report: operator mul_ln1118_59_fu_686_p2 is absorbed into DSP mul_ln1118_59_fu_686_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_680_p2, operation Mode is: A*(B:0x168).
DSP Report: operator mul_ln1118_54_fu_680_p2 is absorbed into DSP mul_ln1118_54_fu_680_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_740_p2, operation Mode is: A*(B:0x1a0).
DSP Report: operator mul_ln1118_53_fu_740_p2 is absorbed into DSP mul_ln1118_53_fu_740_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_753_p2, operation Mode is: A*(B:0x3fe71).
DSP Report: operator mul_ln1118_66_fu_753_p2 is absorbed into DSP mul_ln1118_66_fu_753_p2.
DSP Report: Generating DSP myproject_mul_mul_17ns_18s_26_1_1_U118/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B.
DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U118/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U118/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U118/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U118/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_17ns_18s_26_1_1_U119/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B.
DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U119/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U119/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U119/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U119/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_17ns_18s_26_1_1_U120/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B.
DSP Report: register myproject_mul_mul_17ns_18s_26_1_1_U120/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U120/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_17ns_18s_26_1_1_U120/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_17ns_18s_26_1_1_U120/myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U/p_cvt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 904 ; free virtual = 19989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                   | RTL Object                                                                                               | Depth x Width | Implemented As | 
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------+----------------+
|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U/q0_reg | 1024x15       | Block RAM      | 
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1e2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1ac)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fed3) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x15b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fed9) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fecb) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff2a) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fea0) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe8e) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x173)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe93) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x111)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x14a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x18b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe7a) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x14d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x162)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff2b) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe53) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe69) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x150)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fedb) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x143)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x16d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe65) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3febf) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x146)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x185)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0xb4)    | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fedd) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1b0)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff24) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff65) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x165)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe9d) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe98) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1c4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff2b) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe71) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1be)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3feba) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x17e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x166)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x17d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3feb3) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x15c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fea4) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe58) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe67) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x156)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe68) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe83) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff48) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff14) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe99) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x154)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x16d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x199)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x182)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x192)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1cc)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3feb4) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe6d) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fefa) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x158)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x15f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1b9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x1b0)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x146)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x175)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe93) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3ff1a) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x13f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe7d) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3feec) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fe70) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x181)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | A*(B:0x3fef7) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe59) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe72) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe82) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x169)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe83) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x197)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x19f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3feac) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fea2) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe3b) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe4b) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x190)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe81) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe4b) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3ff3c) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x16f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe5b) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x176)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fdf4) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe19) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x19d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x16d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3ff3f) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x17f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe4e) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe39) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x153)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe46) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x143)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fea1) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe87) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x10b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x89)    | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe90) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x13f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe8e) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe78) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x14f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe3c) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe72) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fec6) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe4d) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe81) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x111)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe9d) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x14a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe63) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe2f) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe78) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe6c) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x126)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x156)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x156)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe3b) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x138)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe77) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x15b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x1bf)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x107)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x16b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x193)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe6f) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x199)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe27) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fec8) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x1bc)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x16b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x1b2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x168)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x1a0)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        | A*(B:0x3fe71) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                     | A2*B          | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                     | A2*B          | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                     | A2*B          | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 904 ; free virtual = 19996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201/exp_table1_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201/exp_table1_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201/exp_table1_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 892 ; free virtual = 19984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 906 ; free virtual = 19995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 901 ; free virtual = 19990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 893 ; free virtual = 19987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 889 ; free virtual = 19983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 894 ; free virtual = 19988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 897 ; free virtual = 19991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   584|
|3     |DSP48E1  |   152|
|4     |LUT1     |   287|
|5     |LUT2     |  1359|
|6     |LUT3     |   944|
|7     |LUT4     |   661|
|8     |LUT5     |   249|
|9     |LUT6     |   424|
|10    |RAMB18E1 |     3|
|11    |FDRE     |   277|
|12    |IBUF     |    68|
|13    |OBUF     |    54|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
|      |Instance                                                                                           |Module                                                                            |Cells |
+------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
|1     |top                                                                                                |                                                                                  |  5063|
|2     |  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |  2336|
|3     |  grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                             |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                        |  2180|
|4     |  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_201                         |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                     |   130|
|5     |    exp_table1_U                                                                                   |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1          |   115|
|6     |      softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U               |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom      |   115|
|7     |    invert_table2_U                                                                                |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2       |    10|
|8     |      softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U            |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom   |    10|
|9     |    myproject_mul_mul_17ns_18s_26_1_1_U118                                                         |myproject_mul_mul_17ns_18s_26_1_1                                                 |     2|
|10    |      myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U                                                  |myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_3                                       |     2|
|11    |    myproject_mul_mul_17ns_18s_26_1_1_U119                                                         |myproject_mul_mul_17ns_18s_26_1_1_0                                               |     1|
|12    |      myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U                                                  |myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_2                                       |     1|
|13    |    myproject_mul_mul_17ns_18s_26_1_1_U120                                                         |myproject_mul_mul_17ns_18s_26_1_1_1                                               |     1|
|14    |      myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U                                                  |myproject_mul_mul_17ns_18s_26_1_1_DSP48_0                                         |     1|
+------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 896 ; free virtual = 19990
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.664 ; gain = 6.027 ; free physical = 896 ; free virtual = 19990
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2094.672 ; gain = 6.027 ; free physical = 894 ; free virtual = 19989
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.672 ; gain = 0.000 ; free physical = 981 ; free virtual = 20075
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.676 ; gain = 0.000 ; free physical = 881 ; free virtual = 19975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2118.676 ; gain = 30.039 ; free physical = 1014 ; free virtual = 20109
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 16:04:43 2024...
