<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN">
<html>

<head>
<title>STEP1 [What is N64?] - Chapter 2 Hardware Configuration</title>
<link rel=stylesheet type="text/css" href="../../../mobile/allman.css">
<!-- Editor Notes: Ron Daring 7/20/1999, -->
</head>

<body bgcolor="#FFFFFF">
<base target="keywords">

<p><font style="font-size:12pt"><b>2-2 CPU</b></font>

<p>
The N64 CPU is a very high-speed CPU with a clock speed of 93.75 MHz. Because an integer pipeline and a floating-point pipeline are shared, integer arithmetic and floating-point arithmetic are not processed simultaneously. However, floating-point arithmetic can be executed by the hardware.

<table border="1" cellspacing="0">
    <tr>
        <td><img src="img00004.gif" width="436" height="398"> </td>
    </tr>
</table>

<p><b>Figure 2-2-1 The N64 Hardware Block (CPU)</b>
<br>
<br>
<br>
<p><b>2-2-1 CPU Features</b>
<br>
<br>
<ul>
<li>Belongs to the R4000 family of processors
<li>Is more than 100 times the speed of NES
<li>Provides an execution unit that equips the 64-bit register file for integer or floating-point arithmetic.
<li>Provides a 16K-byte instruction cache on the CPU chip.
<li>Provides a data cache that uses an 8K-byte write-back system on the CPU chip.
<li>Provides a memory management unit that uses the high-speed Translation Lookaside Buffer (TLB) to convert <a
href="../../../keywords/index/data/system.htm#virtual address"
target="keywords">virtual addresses</a> to physical addresses.</ul><br>
<br>
<p>*TLB : Translation Lookaside Buffer
<ul>
<li>This is a register for mapping virtual addresses to physical addresses.
<li>The TLB has 32 entries.  Each entry maps a virtual address onto the page of two physical addresses.
<li>Page addresses are variable (4kbyte,16kbyte,64kbyte,256kbyte,1MByte,4MByte, or 16MByte) and can be set independently in each entry.</ul><br>
<br>
<br>
<br>
<p><b>2-2-2 CPU Specifications</b>
<br>
<br>
<table border="0" cellspacing="0" cellpadding="4">
    <tr>
        <td><b>Item</b></td>  <td><b>Specification</b></td>
    </tr>
    <tr>
        <td>system clock</td>  <td>:93.75MHz</td>
    </tr>
    <tr>
        <td>bus width</td>  <td>:64bit</td>
    </tr>
    <tr>
        <td>instruction cache</td>  <td>:16kbyte</td>
    </tr>
    <tr>
        <td>data cache</td>  <td>:8kbyte</td>
    </tr>
</table>
</body>
</html>
