dependencies:
  lowrisc:ibex:fpga_xilinx_shared:0: []
  lowrisc:ibex:ibex_core:0.1:
  - lowrisc:ibex:ibex_icache:0.1
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:prim:lfsr:0.1
  - lowrisc:tool:check_tool_requirements:0.1
  lowrisc:ibex:ibex_icache:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  lowrisc:ibex:ibex_pkg:0.1: []
  lowrisc:ibex:top_artya7:0.1:
  - lowrisc:ibex:fpga_xilinx_shared:0
  - lowrisc:ibex:ibex_core:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:clock_gating:0:
  - lowrisc:prim_abstract:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:lfsr:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:ram_1p:0:
  - lowrisc:prim_abstract:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:util_memload:0: []
  lowrisc:prim_abstract:clock_gating:0:
  - lowrisc:prim_generic:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_gating:0
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:ram_1p:0:
  - lowrisc:prim_badbit:ram_1p:0
  - lowrisc:prim_generic:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_badbit:ram_1p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim_generic:ram_1p:0
  lowrisc:prim_generic:clock_gating:0: []
  lowrisc:prim_generic:ram_1p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util_memload:0
  lowrisc:prim_xilinx:clock_gating:0: []
  lowrisc:tool:check_tool_requirements:0.1: []
files:
- core: lowrisc:ibex:fpga_xilinx_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/fpga/xilinx/clkgen_xil7series.sv
- core: lowrisc:ibex:fpga_xilinx_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/ram_1p.sv
- core: lowrisc:ibex:ibex_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_yosys_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_standard_macros.svh
- core: lowrisc:prim_generic:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:util_memload:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh
- core: lowrisc:prim_xilinx:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
- core: lowrisc:tool:check_tool_requirements:0.1
  name: util/check_tool_requirements.py
- core: lowrisc:tool:check_tool_requirements:0.1
  name: tool_requirements.py
- core: lowrisc:prim_generic:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
- core: lowrisc:prim:lfsr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
- core: lowrisc:prim_abstract:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
- core: lowrisc:prim_badbit:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
- core: lowrisc:prim_abstract:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
- core: lowrisc:ibex:ibex_icache:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_fpga.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_latch.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
- core: lowrisc:ibex:top_artya7:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv
- core: lowrisc:ibex:top_artya7:0.1
  file_type: xdc
  name: ../src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc
hooks:
  pre_build: []
name: lowrisc_ibex_top_artya7_0.1
parameters:
  FPGA_XILINX:
    datatype: bool
    default: true
    description: Identifies Xilinx FPGA targets to set DSP pragmas for performance
      counters.
    paramtype: vlogdefine
  PRIM_DEFAULT_IMPL:
    datatype: str
    default: prim_pkg::ImplXilinx
    description: Primitives implementation to use, e.g. "prim_pkg::ImplGeneric".
    paramtype: vlogdefine
  SRAMInitFile:
    datatype: str
    default: ../../../../../examples/sw/led/led.vmem
    description: SRAM initialization file in vmem hex format
    paramtype: vlogparam
tool_options:
  vivado:
    part: xc7a100tcsg324-1
toplevel: top_artya7
version: 0.2.1
vpi: []
