# TCL File Generated by Component Editor 16.0
# Fri Jun 07 17:10:07 BST 2019
# DO NOT MODIFY


# 
# dut_adder "dut_adder" v1.0
# Zifan Wang 2019.06.07.17:10:07
# DUT adder
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module dut_adder
# 
set_module_property DESCRIPTION "DUT adder"
set_module_property NAME dut_adder
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Zifan Wang"
set_module_property DISPLAY_NAME dut_adder
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL my_adder
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file my_adder.v VERILOG PATH my_adder.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter WIDTH INTEGER 32
set_parameter_property WIDTH DEFAULT_VALUE 32
set_parameter_property WIDTH DISPLAY_NAME WIDTH
set_parameter_property WIDTH TYPE INTEGER
set_parameter_property WIDTH UNITS None
set_parameter_property WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point to_wrapper
# 
add_interface to_wrapper conduit end
set_interface_property to_wrapper associatedClock clock
set_interface_property to_wrapper associatedReset reset
set_interface_property to_wrapper ENABLED true
set_interface_property to_wrapper EXPORT_OF ""
set_interface_property to_wrapper PORT_NAME_MAP ""
set_interface_property to_wrapper CMSIS_SVD_VARIABLES ""
set_interface_property to_wrapper SVD_ADDRESS_GROUP ""

add_interface_port to_wrapper i_a a Input WIDTH
add_interface_port to_wrapper i_b b Input WIDTH
add_interface_port to_wrapper o_s out Output WIDTH


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1

