Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Jun 04 15:24:54 2018
| Host         : PC01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file CNT60_ALL_control_sets_placed.rpt
| Design       : CNT60_ALL
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    19 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               |                            |                1 |              3 |
|  CLK_IBUF_BUFG |               | i3/sa_count[0]_inv_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG | i0/ENABLE     | RESET_IBUF                 |                2 |              4 |
|  CLK_IBUF_BUFG | i3/p_0_in     | i3/L_tmp[7]_i_1_n_0        |                2 |              7 |
|  CLK_IBUF_BUFG |               | RESET_IBUF                 |                7 |             27 |
+----------------+---------------+----------------------------+------------------+----------------+


