--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.875(F)|    1.424(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.803(R)|    1.075(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.810(R)|    1.082(R)|clock_27mhz_IBUFG |   0.000|
button2       |   -0.705(R)|    0.977(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -1.135(R)|    1.407(R)|clock_27mhz_IBUFG |   0.000|
button_down   |   -0.579(R)|    0.851(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |   -0.129(R)|    0.401(R)|clock_27mhz_IBUFG |   0.000|
button_left   |   -0.347(R)|    0.619(R)|clock_27mhz_IBUFG |   0.000|
button_right  |   -0.426(R)|    0.698(R)|clock_27mhz_IBUFG |   0.000|
button_up     |   -0.412(R)|    0.684(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    3.982(R)|    0.820(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    3.359(R)|    0.555(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    3.094(R)|    0.333(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    2.817(R)|    0.359(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    3.513(R)|    0.059(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    3.336(R)|    0.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    4.424(R)|   -0.051(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    4.214(R)|    0.282(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.540(R)|    0.812(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |    0.490(R)|   -0.218(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.876(R)|    1.148(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.619(R)|    0.891(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -0.921(R)|    1.193(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -0.720(R)|    0.992(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -0.535(R)|    0.807(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.086(R)|    0.358(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.756(R)|   -0.216(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.212(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.042(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.242(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.312(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.329(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.122(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.808(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.040(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.711(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.400(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.807(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.722(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   12.776(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   14.879(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   12.719(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   12.092(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   12.101(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   13.082(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   12.942(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   12.656(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   12.848(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   13.128(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.821(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   10.806(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.965(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.685(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.776(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |   10.012(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |   10.078(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.132(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.854(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.662(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.149(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.997(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.618(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.228(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.759(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.871(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.828(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.254(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.167(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.487(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.872(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.854(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.706(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.080(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.949(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.144(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.479(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.316(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   11.420(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   11.424(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.326(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.325(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.337(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.338(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.301(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.230(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.472(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.478(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.016(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.018(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.557(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.085(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.117(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   14.990(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   13.659(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   14.501(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.332(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   22.226(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.815(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   22.185(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.892(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   23.016(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.409(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   19.954(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.370(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   22.552(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.170(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   22.132(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.746(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   23.058(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.441(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   22.697(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.428(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.739(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   23.397(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.657(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   22.428(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.764(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   23.409(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.387(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   22.941(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.251(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   13.744(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.098|         |   14.052|    4.893|
clock_27mhz    |    3.271|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.393|         |         |         |
clock_27mhz    |   19.055|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Sun Dec  3 22:16:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



