s1(27Aug2024:17:13:49):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s2(27Aug2024:17:19:45):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s3(27Aug2024:17:24:57):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s4(27Aug2024:18:28:06):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s5(27Aug2024:18:28:47):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s6(27Aug2024:18:29:20):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s7(27Aug2024:18:30:26):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s8(27Aug2024:18:30:53):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s9(27Aug2024:18:34:27):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s10(27Aug2024:18:36:43):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s11(27Aug2024:18:47:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s12(27Aug2024:18:50:55):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s13(27Aug2024:18:54:02):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s14(27Aug2024:18:56:51):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s15(27Aug2024:19:00:20):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s16(27Aug2024:19:14:04):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s17(27Aug2024:19:14:50):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s18(27Aug2024:19:19:04):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s19(27Aug2024:19:28:45):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s20(27Aug2024:19:38:48):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s21(27Aug2024:19:45:50):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s22(28Aug2024:13:25:49):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s23(28Aug2024:14:35:35):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s24(28Aug2024:14:36:15):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s25(28Aug2024:14:40:37):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s26(28Aug2024:15:09:36):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s27(28Aug2024:15:11:38):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s28(28Aug2024:15:13:30):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s29(28Aug2024:16:09:15):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s30(28Aug2024:16:11:04):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s31(28Aug2024:16:14:01):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s32(28Aug2024:16:21:32):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s33(28Aug2024:16:54:24):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s34(28Aug2024:17:08:24):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s35(28Aug2024:17:18:12):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s36(28Aug2024:17:18:49):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s37(28Aug2024:17:26:36):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s38(28Aug2024:17:34:24):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s39(28Aug2024:17:44:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s40(28Aug2024:18:10:51):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s41(29Aug2024:12:35:37):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s42(29Aug2024:12:51:58):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s43(29Aug2024:12:57:07):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s44(29Aug2024:13:49:34):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s45(29Aug2024:14:14:36):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s46(29Aug2024:14:14:56):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s47(29Aug2024:14:15:32):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s48(29Aug2024:14:32:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s49(29Aug2024:14:58:56):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s50(29Aug2024:15:46:00):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s51(29Aug2024:15:48:38):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s52(29Aug2024:16:00:24):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s53(30Aug2024:13:11:19):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s54(30Aug2024:13:13:11):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s55(30Aug2024:13:13:34):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s56(30Aug2024:13:14:32):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s57(30Aug2024:13:19:38):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s58(30Aug2024:13:31:34):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s59(30Aug2024:13:37:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s60(30Aug2024:13:42:46):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s61(30Aug2024:13:53:33):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s62(30Aug2024:14:29:23):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s63(30Aug2024:14:47:32):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s64(30Aug2024:16:23:29):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s65(30Aug2024:16:24:59):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s66(30Aug2024:16:41:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s67(30Aug2024:16:41:22):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s68(02Sep2024:13:36:10):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s69(02Sep2024:13:42:44):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s70(02Sep2024:13:44:24):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s71(02Sep2024:13:46:59):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s72(02Sep2024:14:03:55):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s73(02Sep2024:14:06:40):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s74(02Sep2024:14:39:06):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s75(02Sep2024:14:54:49):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s76(02Sep2024:15:29:07):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s77(02Sep2024:16:02:07):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s78(02Sep2024:16:03:09):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s79(02Sep2024:17:08:31):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s80(02Sep2024:17:19:39):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s81(02Sep2024:17:27:33):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s82(02Sep2024:17:28:26):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s83(02Sep2024:18:39:09):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s84(02Sep2024:18:40:05):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s85(02Sep2024:18:40:26):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 
s86(02Sep2024:18:48:31):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s87(02Sep2024:18:49:42):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s88(02Sep2024:18:49:51):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 
