Classic Timing Analyzer report for InfraHard
Fri Oct 18 09:54:29 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 7.212 ns                         ; Control:controle|Estado[3] ; state[3]                   ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 153.75 MHz ( period = 6.504 ns ) ; Control:controle|state[2]  ; Control:controle|Estado[2] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control:controle|Estado[1] ; Control:controle|state[3]  ; clock      ; clock    ; 25           ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 25           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 153.75 MHz ( period = 6.504 ns )               ; Control:controle|state[2]  ; Control:controle|Estado[2] ; clock      ; clock    ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; 153.85 MHz ( period = 6.500 ns )               ; Control:controle|state[4]  ; Control:controle|Estado[4] ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; 153.89 MHz ( period = 6.498 ns )               ; Control:controle|state[1]  ; Control:controle|Estado[1] ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A   ; 154.32 MHz ( period = 6.480 ns )               ; Control:controle|state[3]  ; Control:controle|Estado[3] ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Control:controle|state[0]  ; Control:controle|Estado[0] ; clock      ; clock    ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|Estado[0] ; Control:controle|state[1]  ; clock      ; clock    ; None                        ; None                      ; 1.503 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                            ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 0.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.553 ns                 ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 7.212 ns   ; Control:controle|Estado[3] ; state[6] ; clock      ;
; N/A   ; None         ; 7.212 ns   ; Control:controle|Estado[3] ; state[3] ; clock      ;
; N/A   ; None         ; 6.010 ns   ; Control:controle|Estado[2] ; state[2] ; clock      ;
; N/A   ; None         ; 5.720 ns   ; Control:controle|Estado[1] ; state[1] ; clock      ;
; N/A   ; None         ; 5.482 ns   ; Control:controle|Estado[4] ; state[5] ; clock      ;
; N/A   ; None         ; 5.275 ns   ; Control:controle|Estado[4] ; state[4] ; clock      ;
; N/A   ; None         ; 5.263 ns   ; Control:controle|Estado[0] ; state[0] ; clock      ;
+-------+--------------+------------+----------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 18 09:54:29 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Control:controle|state[0]" is a latch
    Warning: Node "Control:controle|state[4]" is a latch
    Warning: Node "Control:controle|state[1]" is a latch
    Warning: Node "Control:controle|state[2]" is a latch
    Warning: Node "Control:controle|state[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control:controle|Selector14~0" as buffer
    Info: Detected ripple clock "Control:controle|Estado[3]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[2]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[1]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[4]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[0]" as buffer
Info: Clock "clock" has Internal fmax of 153.75 MHz between source register "Control:controle|state[2]" and destination register "Control:controle|Estado[2]" (period= 6.504 ns)
    Info: + Longest register to register delay is 0.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; REG Node = 'Control:controle|state[2]'
        Info: 2: + IC(0.225 ns) + CELL(0.309 ns) = 0.534 ns; Loc. = LCFF_X21_Y1_N1; Fanout = 7; REG Node = 'Control:controle|Estado[2]'
        Info: Total cell delay = 0.309 ns ( 57.87 % )
        Info: Total interconnect delay = 0.225 ns ( 42.13 % )
    Info: - Smallest clock skew is -2.628 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N1; Fanout = 7; REG Node = 'Control:controle|Estado[2]'
            Info: Total cell delay = 1.427 ns ( 57.98 % )
            Info: Total interconnect delay = 1.034 ns ( 42.02 % )
        Info: - Longest clock path from clock "clock" to source register is 5.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.034 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle|Estado[1]'
            Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.196 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Control:controle|Selector14~0'
            Info: 4: + IC(0.929 ns) + CELL(0.000 ns) = 4.125 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'Control:controle|Selector14~0clkctrl'
            Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 5.089 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; REG Node = 'Control:controle|state[2]'
            Info: Total cell delay = 1.940 ns ( 38.12 % )
            Info: Total interconnect delay = 3.149 ns ( 61.88 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:controle|Estado[1]" and destination pin or register "Control:controle|state[3]" for clock "clock" (Hold time is 1.739 ns)
    Info: + Largest clock skew is 2.632 ns
        Info: + Longest clock path from clock "clock" to destination register is 5.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.034 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle|Estado[1]'
            Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.196 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Control:controle|Selector14~0'
            Info: 4: + IC(0.929 ns) + CELL(0.000 ns) = 4.125 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'Control:controle|Selector14~0clkctrl'
            Info: 5: + IC(0.915 ns) + CELL(0.053 ns) = 5.093 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; REG Node = 'Control:controle|state[3]'
            Info: Total cell delay = 1.940 ns ( 38.09 % )
            Info: Total interconnect delay = 3.153 ns ( 61.91 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle|Estado[1]'
            Info: Total cell delay = 1.427 ns ( 57.98 % )
            Info: Total interconnect delay = 1.034 ns ( 42.02 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle|Estado[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = 'Control:controle|WideOr22~0'
        Info: 3: + IC(0.312 ns) + CELL(0.154 ns) = 0.799 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; REG Node = 'Control:controle|state[3]'
        Info: Total cell delay = 0.487 ns ( 60.95 % )
        Info: Total interconnect delay = 0.312 ns ( 39.05 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "state[6]" through register "Control:controle|Estado[3]" is 7.212 ns
    Info: + Longest clock path from clock "clock" to source register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 8; REG Node = 'Control:controle|Estado[3]'
        Info: Total cell delay = 1.427 ns ( 57.98 % )
        Info: Total interconnect delay = 1.034 ns ( 42.02 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 8; REG Node = 'Control:controle|Estado[3]'
        Info: 2: + IC(2.669 ns) + CELL(1.988 ns) = 4.657 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'state[6]'
        Info: Total cell delay = 1.988 ns ( 42.69 % )
        Info: Total interconnect delay = 2.669 ns ( 57.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Fri Oct 18 09:54:29 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


