// Seed: 3710073832
module module_0 ();
  logic [7:0] id_2;
  assign id_1 = id_2;
  assign id_1[1] = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    output uwire id_10,
    output uwire id_11,
    input tri1 id_12,
    output wire id_13,
    input tri0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input uwire id_17,
    output supply0 id_18
);
  assign id_3 = -id_12;
  module_0();
endmodule
