<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Variable Data Types - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-systemverilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

  <main>
  <h1>üî§ What Are Variable Data Types in SystemVerilog?</h1>
  <p>In SystemVerilog, variable data types define the kind of value a variable can hold ‚Äî its size, range, numeric type, and behavior during operations.</p>

  <h2>üåó Types of Numeric Variables</h2>
  <ol>
    <li><strong>Fixed-Point Variables (Integer Types)</strong><br>Used for bit-precise hardware modeling. These are stored as binary integers with a fixed number of bits.</li>
    <li><strong>Floating-Point Variables</strong><br>Used for high-precision, real-valued math. These variables support fractions and large/small numbers in scientific notation.</li>
  </ol>

  <h2>üßÆ 1. Fixed-Point Variables</h2>
  <p>These are 2-state variables, meaning they store only 0 or 1 ‚Äî no x (unknown) or z (high-impedance). They are highly suitable for RTL modeling and arithmetic.</p>

  <h3>üîπ Types of Fixed-Point Variables</h3>
  <table>
    <tr><th>Data Type</th><th>Size</th><th>Signed/Unsigned</th><th>Value Range</th></tr>
    <tr><td>byte</td><td>8 bits</td><td>Signed</td><td>-128 to 127</td></tr>
    <tr><td>shortint</td><td>16 bits</td><td>Signed</td><td>-32,768 to 32,767</td></tr>
    <tr><td>int</td><td>32 bits</td><td>Signed</td><td>-2,147,483,648 to 2,147,483,647</td></tr>
    <tr><td>longint</td><td>64 bits</td><td>Signed</td><td>-9,223,372,036,854,775,808 to 9,223,372,036,854,775,807</td></tr>
    <tr><td>byte</td><td>8 bits</td><td>Unsigned</td><td>0 to 255</td></tr>
    <tr><td>shortint</td><td>16 bits</td><td>Unsigned</td><td>0 to 65,535</td></tr>
    <tr><td>int</td><td>32 bits</td><td>Unsigned</td><td>0 to 4,294,967,295</td></tr>
    <tr><td>longint</td><td>64 bits</td><td>Unsigned</td><td>0 to 18,446,744,073,709,551,615</td></tr>
  </table>

  <h3>üß† How Are Ranges Calculated?</h3>
  <img src="range.png" alt="Range Explanation" class="range-img" />

  <h3>üîÅ Signed vs Unsigned Behavior</h3>
  <p><strong>‚úÖ Signed</strong><br>Can represent positive and negative values. Uses two‚Äôs complement internally.</p>
  <p><strong>‚úÖ Unsigned</strong><br>Represents only non-negative values.</p>

  <h3>üß™ Example:</h3>
  <pre><code class="language-systemverilog">
bit [7:0] a = 8'b11111111;           // Unsigned: 255
logic signed [7:0] b = 8'b11111111;  // Signed: -1
</code></pre>

  <h3>‚ûï Signed vs Unsigned Arithmetic</h3>
  <p><strong>‚ùå Problem:</strong></p>
  <pre><code class="language-systemverilog">
logic signed [7:0] x = -5;
logic [7:0] y = 10;

logic signed [7:0] z = x + y;  // Might misinterpret y
</code></pre>

  <p><strong>‚úÖ Solution:</strong></p>
  <pre><code class="language-systemverilog">
z = x + signed'(y);  // Cast y to signed
</code></pre>

  <h3>üßæ Declaring Signed and Unsigned</h3>
  <table>
    <tr><th>Data Type</th><th>Signed Declaration</th><th>Unsigned Declaration</th></tr>
    <tr><td>byte</td><td>byte signed a;</td><td>byte unsigned a;</td></tr>
    <tr><td>shortint</td><td>shortint signed a;</td><td>shortint unsigned a;</td></tr>
    <tr><td>int</td><td>int signed a;</td><td>int unsigned a;</td></tr>
    <tr><td>longint</td><td>longint signed a;</td><td>longint unsigned a;</td></tr>
    <tr><td>logic</td><td>logic signed [7:0] a;</td><td>logic [7:0] a;</td></tr>
  </table>

  <h3>üì§ Sign Extension in Assignments</h3>
  <p>SystemVerilog extends smaller values to larger ones based on sign:</p>
  <ul>
    <li><strong>Signed ‚Üí larger signed:</strong> retains sign via sign extension</li>
    <li><strong>Signed ‚Üí larger unsigned:</strong> misinterpreted</li>
    <li><strong>Unsigned ‚Üí larger signed:</strong> padded with 0s</li>
  </ul>

  <h3>üß™ Example:</h3>
  <pre><code class="language-systemverilog">
logic signed [3:0] a = -5;  // binary: 1011
logic signed [7:0] b = a;   // b = 11111011 (-5)
logic [7:0] c = a;          // c = 00001011 (incorrect if you expect -5)
</code></pre>

  <p><strong>‚úÖ Fix:</strong></p>
  <pre><code class="language-systemverilog">
logic [7:0] c = signed'(a);
</code></pre>

  <h3>‚öñÔ∏è Comparing Signed and Unsigned</h3>
  <p><strong>‚ùå Incorrect:</strong></p>
  <pre><code class="language-systemverilog">
logic signed [7:0] a = -1;
logic [7:0] b = 200;

if (a < b)  // May evaluate wrong
</code></pre>

  <p><strong>‚úÖ Correct:</strong></p>
  <pre><code class="language-systemverilog">
if (signed'(b) > a)
</code></pre>

  <h2>üî¨ 2. Floating-Point Variables</h2>
  <p>Used when high-precision real number math is required. Not synthesizable ‚Äî simulation only.</p>

  <p><strong>‚úÖ Type:</strong> <code>real</code></p>
  <table>
    <tr><th>Data Type</th><th>Size</th><th>Approximate Range</th></tr>
    <tr><td>real</td><td>64 bits</td><td>~ ¬±1.7 √ó 10¬≥‚Å∞‚Å∏</td></tr>
  </table>

  <h3>üß™ Example:</h3>
  <pre><code class="language-systemverilog">
real pi = 3.1415926535;
</code></pre>
</main>


  <script>
    document.addEventListener("DOMContentLoaded", () => {
      const theme = localStorage.getItem("theme");
      if (theme === "dark") {
        document.body.classList.add("dark");
      }
    });

    function toggleTheme() {
      document.body.classList.toggle("dark");
      const isDark = document.body.classList.contains("dark");
      localStorage.setItem("theme", isDark ? "dark" : "light");
    }
  </script>

  <!-- Navigation Links -->
  <!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svissues.html" style="text-decoration: none; color: var(--link);">
      ‚Üê Back to Logic Issues
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svoverflowunderflow.html" style="text-decoration: none; color: var(--link);">
      Next: Overflow and Underflow in Signed and Unsigned Data Types ‚Üí
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ‚Ü© Return to System Verilog Home
    </a>
  </div>
</div>


</body>
</html>