{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572742153221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572742153225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 20:49:13 2019 " "Processing started: Sat Nov 02 20:49:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572742153225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572742153225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_johnson_cntr -c four_bit_johnson_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_johnson_cntr -c four_bit_johnson_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572742153225 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572742153385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572742153735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572742153735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_johnson_cntr.v 3 3 " "Found 3 design units, including 3 entities, in source file four_bit_johnson_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_johnson_cntr " "Found entity 1: four_bit_johnson_cntr" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572742161564 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572742161564 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_by_eight_dec " "Found entity 3: four_by_eight_dec" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572742161564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572742161564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_johnson_cntr " "Elaborating entity \"four_bit_johnson_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572742161595 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "four_bit_johnson_cntr.v(15) " "Verilog HDL Case Statement information at four_bit_johnson_cntr.v(15): all case item expressions in this case statement are onehot" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1572742161599 "|four_bit_johnson_cntr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "count four_bit_johnson_cntr.v(4) " "Output port \"count\" at four_bit_johnson_cntr.v(4) has no driver" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572742161599 "|four_bit_johnson_cntr"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count\[0\] GND " "Pin \"count\[0\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[1\] GND " "Pin \"count\[1\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[2\] GND " "Pin \"count\[2\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[3\] GND " "Pin \"count\[3\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[4\] GND " "Pin \"count\[4\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[5\] GND " "Pin \"count\[5\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[6\] GND " "Pin \"count\[6\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[7\] GND " "Pin \"count\[7\]\" is stuck at GND" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572742162022 "|four_bit_johnson_cntr|count[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572742162022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572742162031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572742162194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572742162194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572742162249 "|four_bit_johnson_cntr|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstn " "No output dependent on input pin \"rstn\"" {  } { { "four_bit_johnson_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_johnson_cntr/four_bit_johnson_cntr.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572742162249 "|four_bit_johnson_cntr|rstn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572742162249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572742162250 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572742162250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572742162250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572742162286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 20:49:22 2019 " "Processing ended: Sat Nov 02 20:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572742162286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572742162286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572742162286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572742162286 ""}
