Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 14:01:32 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.599        0.000                      0                   17        0.191        0.000                      0                   17        2.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.599        0.000                      0                   17        0.191        0.000                      0                   17        2.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.547ns (35.398%)  route 2.823ns (64.602%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 10.032 - 6.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     4.799 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.428     5.227    Xn_reg_n_0_[5][1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.126     5.353 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.656     6.009    Y[2]_i_19_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.304     6.313 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.648     6.961    Y[2]_i_9_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.304     7.265 r  Y[2]_i_3/O
                         net (fo=3, routed)           0.477     7.741    Y[2]_i_3_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.275     8.016 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.615     8.632    Y[4]_i_8_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.105     8.737 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     8.737    Y0[3]
    SLICE_X0Y110         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459    10.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308    10.339    
                         clock uncertainty           -0.035    10.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.032    10.336    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.463ns (35.583%)  route 2.649ns (64.417%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 10.032 - 6.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     4.799 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.428     5.227    Xn_reg_n_0_[5][1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.126     5.353 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.656     6.009    Y[2]_i_19_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.304     6.313 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.648     6.961    Y[2]_i_9_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.304     7.265 r  Y[2]_i_3/O
                         net (fo=3, routed)           0.477     7.741    Y[2]_i_3_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.296     8.037 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.441     8.478    Y0[2]
    SLICE_X0Y110         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459    10.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308    10.339    
                         clock uncertainty           -0.035    10.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.202    10.102    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.547ns (37.339%)  route 2.596ns (62.661%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 10.032 - 6.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     4.799 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.428     5.227    Xn_reg_n_0_[5][1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.126     5.353 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.656     6.009    Y[2]_i_19_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.304     6.313 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.648     6.961    Y[2]_i_9_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.304     7.265 r  Y[2]_i_3/O
                         net (fo=3, routed)           0.477     7.741    Y[2]_i_3_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.275     8.016 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.388     8.404    Y[4]_i_8_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.105     8.509 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.509    Y0[4]
    SLICE_X0Y110         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459    10.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308    10.339    
                         clock uncertainty           -0.035    10.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.030    10.334    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.251ns (38.928%)  route 1.963ns (61.073%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 10.033 - 6.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     4.799 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.428     5.227    Xn_reg_n_0_[5][1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.126     5.353 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.656     6.009    Y[2]_i_19_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.304     6.313 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.648     6.961    Y[2]_i_9_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.283     7.244 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.232     7.475    Y[1]_i_2_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.105     7.580 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.580    Y0[1]
    SLICE_X0Y109         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460    10.033    CLK_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308    10.340    
                         clock uncertainty           -0.035    10.305    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.032    10.337    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.748ns (36.016%)  route 1.329ns (63.984%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 10.032 - 6.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.433     4.800 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.351     5.152    Xn_reg[4]__0[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.105     5.257 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.459     5.716    Y[1]_i_5_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.105     5.821 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.518     6.339    Y[0]_i_2_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.105     6.444 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.444    Y0[0]
    SLICE_X0Y110         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459    10.032    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308    10.339    
                         clock uncertainty           -0.035    10.304    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.032    10.336    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.433ns (44.192%)  route 0.547ns (55.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 10.032 - 6.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.433     4.800 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.547     5.347    Xn_reg[4]__0[1]
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.459    10.032    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism              0.308    10.339    
                         clock uncertainty           -0.035    10.304    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)       -0.015    10.289    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.379ns (39.051%)  route 0.592ns (60.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 10.033 - 6.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.592     5.338    Xn_reg[3]__0[0]
    SLICE_X2Y109         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460    10.033    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism              0.308    10.340    
                         clock uncertainty           -0.035    10.305    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)       -0.015    10.290    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.379ns (41.318%)  route 0.538ns (58.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 10.034 - 6.000 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.538     5.284    Xn_reg[1]__0[2]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461    10.034    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.308    10.341    
                         clock uncertainty           -0.035    10.306    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.047    10.259    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.379ns (42.498%)  route 0.513ns (57.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 10.033 - 6.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.513     5.259    Xn_reg[1]__0[1]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460    10.033    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism              0.308    10.340    
                         clock uncertainty           -0.035    10.305    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.047    10.258    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.379ns (45.475%)  route 0.454ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 10.033 - 6.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.454     5.201    Xn_reg[2]__0[1]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    L22                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     6.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460    10.033    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.335    10.367    
                         clock uncertainty           -0.035    10.332    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.059    10.273    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         10.273    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  5.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.763%)  route 0.137ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.137     1.836    Xn_reg[1]__0[0]
    SLICE_X1Y108         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.710%)  route 0.122ns (46.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.122     1.822    Xn_reg[3]__0[2]
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.052     1.627    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.758%)  route 0.120ns (39.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.120     1.819    Xn_reg[1]__0[0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    Y0[0]
    SLICE_X0Y110         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.512     1.571    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092     1.663    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.683%)  route 0.147ns (47.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.147     1.871    Xn_reg[4]__0[0]
    SLICE_X3Y110         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.070     1.644    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.307%)  route 0.138ns (45.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.138     1.861    Xn_reg[4]__0[2]
    SLICE_X2Y109         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.052     1.627    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.290%)  route 0.192ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.192     1.893    Xn_reg[3]__0[1]
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.059     1.634    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.813%)  route 0.188ns (57.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.188     1.889    Xn_reg[2]__0[2]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.066     1.625    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.663%)  route 0.197ns (58.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.197     1.898    Xn_reg[2]__0[1]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.066     1.625    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.499%)  route 0.199ns (58.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.199     1.899    Xn_reg[2]__0[0]
    SLICE_X1Y108         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.066     1.625    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.620%)  route 0.234ns (62.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.234     1.934    Xn_reg[1]__0[1]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         6.000       4.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y110   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y109   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y110   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y108   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y108   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y107   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y108   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y108   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y109   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y108   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y108   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y108   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y108   Xn_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y109   Xn_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y108   Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y108   Xn_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y109   Xn_reg[5][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y109   Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y110   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y110   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y110   Xn_reg[5][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y110   Xn_reg[5][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y110   Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y110   Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y110   Y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y110   Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y110   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y109   Xn_reg[1][1]/C



