Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CloclSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CloclSystem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CloclSystem"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : CloclSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "BCDCounterx6.v" in library work
Compiling verilog file "BCDCounterx10.v" in library work
Module <BCDCounterx6> compiled
Compiling verilog file "counter60.v" in library work
Module <BCDCounterx10> compiled
Compiling verilog file "counter24.v" in library work
Module <counter60> compiled
Compiling verilog file "PoseDecode.v" in library work
Module <counter24> compiled
Compiling verilog file "Mix6to1.v" in library work
Module <PoseDecode> compiled
Compiling verilog file "BCD7SEG.v" in library work
Module <Mix6to1> compiled
Compiling verilog file "AlarmSet.v" in library work
Module <BCD7SEG> compiled
Compiling verilog file "HourAlarm.v" in library work
Module <AlarmSet> compiled
Compiling verilog file "DigitalScan.v" in library work
Module <HourAlarm> compiled
Compiling verilog file "Day24or12.v" in library work
Module <DigitalScan> compiled
Compiling verilog file "ClockAndSet.v" in library work
Module <Day24or12> compiled
Compiling verilog file "ClockAlarm.v" in library work
Module <ClockAndSet> compiled
Compiling verilog file "ClkDivider.v" in library work
Module <ClockAlarm> compiled
WARNING:HDLCompilers:298 - "ClkDivider.v" line 43 Too many digits specified in decimal constant
Compiling verilog file "CloclSystem.v" in library work
Module <ClkDivider> compiled
Module <CloclSystem> compiled
No errors in compilation
Analysis of file <"CloclSystem.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CloclSystem> in library <work>.

Analyzing hierarchy for module <ClkDivider> in library <work>.

Analyzing hierarchy for module <ClockAndSet> in library <work>.

Analyzing hierarchy for module <ClockAlarm> in library <work>.

Analyzing hierarchy for module <Day24or12> in library <work>.

Analyzing hierarchy for module <HourAlarm> in library <work>.

Analyzing hierarchy for module <DigitalScan> in library <work>.

Analyzing hierarchy for module <counter60> in library <work>.

Analyzing hierarchy for module <counter24> in library <work>.

Analyzing hierarchy for module <AlarmSet> in library <work>.

Analyzing hierarchy for module <BCDCounterx6> in library <work>.

Analyzing hierarchy for module <Mix6to1> in library <work>.

Analyzing hierarchy for module <PoseDecode> in library <work>.

Analyzing hierarchy for module <BCD7SEG> in library <work>.

Analyzing hierarchy for module <BCDCounterx10> in library <work>.

Analyzing hierarchy for module <counter60> in library <work>.

Analyzing hierarchy for module <counter24> in library <work>.

Analyzing hierarchy for module <BCDCounterx10> in library <work>.

Analyzing hierarchy for module <BCDCounterx6> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CloclSystem>.
Module <CloclSystem> is correct for synthesis.
 
Analyzing module <ClkDivider> in library <work>.
Module <ClkDivider> is correct for synthesis.
 
Analyzing module <ClockAndSet> in library <work>.
Module <ClockAndSet> is correct for synthesis.
 
Analyzing module <counter60> in library <work>.
Module <counter60> is correct for synthesis.
 
Analyzing module <BCDCounterx10> in library <work>.
Module <BCDCounterx10> is correct for synthesis.
 
Analyzing module <BCDCounterx6> in library <work>.
Module <BCDCounterx6> is correct for synthesis.
 
Analyzing module <counter24> in library <work>.
Module <counter24> is correct for synthesis.
 
Analyzing module <ClockAlarm> in library <work>.
Module <ClockAlarm> is correct for synthesis.
 
Analyzing module <AlarmSet> in library <work>.
Module <AlarmSet> is correct for synthesis.
 
Analyzing module <Day24or12> in library <work>.
Module <Day24or12> is correct for synthesis.
 
Analyzing module <HourAlarm> in library <work>.
Module <HourAlarm> is correct for synthesis.
 
Analyzing module <DigitalScan> in library <work>.
Module <DigitalScan> is correct for synthesis.
 
Analyzing module <Mix6to1> in library <work>.
Module <Mix6to1> is correct for synthesis.
 
Analyzing module <PoseDecode> in library <work>.
Module <PoseDecode> is correct for synthesis.
 
Analyzing module <BCD7SEG> in library <work>.
Module <BCD7SEG> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClkDivider>.
    Related source file is "ClkDivider.v".
    Found 1-bit register for signal <clk_2hz>.
    Found 1-bit register for signal <clk_1k>.
    Found 1-bit register for signal <clk_1hz>.
    Found 33-bit up counter for signal <count1hz>.
    Found 33-bit up counter for signal <count1k>.
    Found 33-bit up counter for signal <count2hz>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <ClkDivider> synthesized.


Synthesizing Unit <Day24or12>.
    Related source file is "Day24or12.v".
    Found 4-bit subtractor for signal <$sub0000> created at line 33.
    Found 4-bit subtractor for signal <$sub0001> created at line 33.
    Found 4-bit subtractor for signal <$sub0002> created at line 34.
    Found 4-bit subtractor for signal <$sub0003> created at line 34.
    Found 4-bit comparator less for signal <borr$cmp_lt0000> created at line 32.
    Found 4-bit comparator greater for signal <modify$cmp_gt0000> created at line 31.
    Found 4-bit comparator greater for signal <modify$cmp_gt0001> created at line 31.
    Found 4-bit adder for signal <sub0000$addsub0000> created at line 33.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <Day24or12> synthesized.


Synthesizing Unit <HourAlarm>.
    Related source file is "HourAlarm.v".
    Found 4-bit subtractor for signal <$sub0000> created at line 36.
    Found 4-bit subtractor for signal <$sub0001> created at line 36.
    Found 4-bit subtractor for signal <$sub0002> created at line 37.
    Found 4-bit subtractor for signal <$sub0003> created at line 37.
    Found 1-bit register for signal <blink_en>.
    Found 4-bit comparator less for signal <borr$cmp_lt0000> created at line 35.
    Found 8-bit down counter for signal <last>.
    Found 8-bit adder carry out for signal <last$addsub0000> created at line 58.
    Found 4x4-bit multiplier for signal <last$mult0000> created at line 58.
    Found 8-bit subtractor for signal <last$sub0000> created at line 58.
    Found 4-bit comparator greater for signal <modify$cmp_gt0000> created at line 34.
    Found 4-bit comparator greater for signal <modify$cmp_gt0001> created at line 34.
    Found 4-bit adder for signal <sub0000$addsub0000> created at line 36.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
Unit <HourAlarm> synthesized.


Synthesizing Unit <counter24>.
    Related source file is "counter24.v".
    Found 4-bit up counter for signal <bcd_hr>.
    Found 4-bit register for signal <bcd_lr>.
    Found 4-bit adder for signal <bcd_lr$addsub0000> created at line 56.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter24> synthesized.


Synthesizing Unit <BCDCounterx10>.
    Related source file is "BCDCounterx10.v".
    Found 4-bit up counter for signal <bcd10>.
    Summary:
	inferred   1 Counter(s).
Unit <BCDCounterx10> synthesized.


Synthesizing Unit <BCDCounterx6>.
    Related source file is "BCDCounterx6.v".
    Found 4-bit up counter for signal <bcd6>.
    Summary:
	inferred   1 Counter(s).
Unit <BCDCounterx6> synthesized.


Synthesizing Unit <Mix6to1>.
    Related source file is "Mix6to1.v".
Unit <Mix6to1> synthesized.


Synthesizing Unit <PoseDecode>.
    Related source file is "PoseDecode.v".
Unit <PoseDecode> synthesized.


Synthesizing Unit <BCD7SEG>.
    Related source file is "BCD7SEG.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD7SEG> synthesized.


Synthesizing Unit <DigitalScan>.
    Related source file is "DigitalScan.v".
WARNING:Xst:646 - Signal <up> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <DigitalScan> synthesized.


Synthesizing Unit <counter60>.
    Related source file is "counter60.v".
Unit <counter60> synthesized.


Synthesizing Unit <ClockAndSet>.
    Related source file is "ClockAndSet.v".
Unit <ClockAndSet> synthesized.


Synthesizing Unit <AlarmSet>.
    Related source file is "AlarmSet.v".
WARNING:Xst:646 - Signal <up_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <AlarmSet> synthesized.


Synthesizing Unit <ClockAlarm>.
    Related source file is "ClockAlarm.v".
    Found 8-bit comparator equal for signal <eq$cmp_eq0000> created at line 34.
    Found 8-bit comparator equal for signal <eq$cmp_eq0001> created at line 34.
    Summary:
	inferred   2 Comparator(s).
Unit <ClockAlarm> synthesized.


Synthesizing Unit <CloclSystem>.
    Related source file is "CloclSystem.v".
Unit <CloclSystem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 14
 4-bit adder                                           : 4
 4-bit subtractor                                      : 8
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
# Counters                                             : 13
 33-bit up counter                                     : 3
 4-bit up counter                                      : 9
 8-bit down counter                                    : 1
# Registers                                            : 6
 1-bit register                                        : 4
 4-bit register                                        : 2
# Comparators                                          : 8
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 14
 4-bit adder                                           : 4
 4-bit subtractor                                      : 8
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
# Counters                                             : 13
 33-bit up counter                                     : 3
 4-bit up counter                                      : 9
 8-bit down counter                                    : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 8
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CloclSystem> ...

Optimizing unit <ClkDivider> ...

Optimizing unit <Day24or12> ...

Optimizing unit <HourAlarm> ...

Optimizing unit <ClockAndSet> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CloclSystem, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 155
 Flip-Flops                                            : 155

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CloclSystem.ngr
Top Level Output File Name         : CloclSystem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 730
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 97
#      LUT2                        : 111
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 46
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 166
#      LUT4_D                      : 6
#      LUT4_L                      : 3
#      MUXCY                       : 136
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 114
# FlipFlops/Latches                : 155
#      FDC                         : 99
#      FDCE                        : 56
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 9
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      248  out of    960    25%  
 Number of Slice Flip Flops:            155  out of   1920     8%  
 Number of 4 input LUTs:                463  out of   1920    24%  
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of     83    42%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
udiv/clk_1hz1                      | BUFG                     | 49    |
udiv/clk_1k                        | NONE(uscan/ucount/bcd6_0)| 4     |
clk_50m                            | BUFGP                    | 102   |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+-----------------------------------+-------+
Control Signal                             | Buffer(FF name)                   | Load  |
-------------------------------------------+-----------------------------------+-------+
cr_inv(uration/cr_inv1_INV_0:O)            | NONE(ualarm/calarm/ahour/bcd_hr_0)| 147   |
uclock/_and0000_inv(uclock/_and0000_inv1:O)| NONE(uclock/csecond/c10/bcd10_0)  | 8     |
-------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.483ns (Maximum Frequency: 87.085MHz)
   Minimum input arrival time before clock: 11.825ns
   Maximum output required time after clock: 17.103ns
   Maximum combinational path delay: 17.955ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'udiv/clk_1hz1'
  Clock period: 11.483ns (frequency: 87.085MHz)
  Total number of paths / destination ports: 10241 / 86
-------------------------------------------------------------------------
Delay:               11.483ns (Levels of Logic = 9)
  Source:            uclock/chour/bcd_lr_3 (FF)
  Destination:       uration/last_5 (FF)
  Source Clock:      udiv/clk_1hz1 rising
  Destination Clock: udiv/clk_1hz1 rising

  Data Path: uclock/chour/bcd_lr_3 to uration/last_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.175  uclock/chour/bcd_lr_3 (uclock/chour/bcd_lr_3)
     LUT4:I0->O            1   0.704   0.424  uration/hour_out_tmp_and0001_SW0 (N33)
     LUT4_D:I3->O          6   0.704   0.673  uration/hour_out_tmp_and0001 (uration/hour_out_tmp_and0001)
     LUT4_D:I3->O          7   0.704   0.787  uration/hour_out_tmp<4>1 (uration/hour_out_tmp<4>)
     LUT2:I1->O            1   0.704   0.000  uration/Madd_last_addsub0000_lut<1> (uration/Madd_last_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  uration/Madd_last_addsub0000_cy<1> (uration/Madd_last_addsub0000_cy<1>)
     XORCY:CI->O           7   0.804   0.743  uration/Madd_last_addsub0000_xor<2> (uration/last_addsub0000<2>)
     LUT4:I2->O            2   0.704   0.451  uration/Mcount_last_eqn_411 (uration/N5)
     LUT4_L:I3->LO         1   0.704   0.135  uration/Mcount_last_eqn_5_SW1 (N25)
     LUT4:I2->O            1   0.704   0.000  uration/Mcount_last_eqn_5 (uration/Mcount_last_eqn_5)
     FDCE:D                    0.308          uration/last_5
    ----------------------------------------
    Total                     11.483ns (7.095ns logic, 4.388ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'udiv/clk_1k'
  Clock period: 3.283ns (frequency: 304.570MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            uscan/ucount/bcd6_0 (FF)
  Destination:       uscan/ucount/bcd6_0 (FF)
  Source Clock:      udiv/clk_1k rising
  Destination Clock: udiv/clk_1k rising

  Data Path: uscan/ucount/bcd6_0 to uscan/ucount/bcd6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.260  uscan/ucount/bcd6_0 (uscan/ucount/bcd6_0)
     INV:I->O              1   0.704   0.420  uscan/ucount/Mcount_bcd6_xor<0>11_INV_0 (uscan/ucount/Mcount_bcd6)
     FDCE:D                    0.308          uscan/ucount/bcd6_0
    ----------------------------------------
    Total                      3.283ns (1.603ns logic, 1.680ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50m'
  Clock period: 6.466ns (frequency: 154.655MHz)
  Total number of paths / destination ports: 5052 / 105
-------------------------------------------------------------------------
Delay:               6.466ns (Levels of Logic = 34)
  Source:            udiv/count1k_1 (FF)
  Destination:       udiv/count1k_32 (FF)
  Source Clock:      clk_50m rising
  Destination Clock: clk_50m rising

  Data Path: udiv/count1k_1 to udiv/count1k_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  udiv/count1k_1 (udiv/count1k_1)
     LUT1:I0->O            1   0.704   0.000  udiv/Mcount_count1k_cy<1>_rt (udiv/Mcount_count1k_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  udiv/Mcount_count1k_cy<1> (udiv/Mcount_count1k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<2> (udiv/Mcount_count1k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<3> (udiv/Mcount_count1k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<4> (udiv/Mcount_count1k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<5> (udiv/Mcount_count1k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<6> (udiv/Mcount_count1k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<7> (udiv/Mcount_count1k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<8> (udiv/Mcount_count1k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<9> (udiv/Mcount_count1k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<10> (udiv/Mcount_count1k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<11> (udiv/Mcount_count1k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<12> (udiv/Mcount_count1k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<13> (udiv/Mcount_count1k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<14> (udiv/Mcount_count1k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<15> (udiv/Mcount_count1k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<16> (udiv/Mcount_count1k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<17> (udiv/Mcount_count1k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<18> (udiv/Mcount_count1k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<19> (udiv/Mcount_count1k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<20> (udiv/Mcount_count1k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<21> (udiv/Mcount_count1k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<22> (udiv/Mcount_count1k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<23> (udiv/Mcount_count1k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<24> (udiv/Mcount_count1k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<25> (udiv/Mcount_count1k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<26> (udiv/Mcount_count1k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<27> (udiv/Mcount_count1k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<28> (udiv/Mcount_count1k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<29> (udiv/Mcount_count1k_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  udiv/Mcount_count1k_cy<30> (udiv/Mcount_count1k_cy<30>)
     MUXCY:CI->O           0   0.059   0.000  udiv/Mcount_count1k_cy<31> (udiv/Mcount_count1k_cy<31>)
     XORCY:CI->O           1   0.804   0.499  udiv/Mcount_count1k_xor<32> (udiv/Result<32>1)
     LUT2:I1->O            1   0.704   0.000  udiv/Mcount_count1k_eqn_321 (udiv/Mcount_count1k_eqn_32)
     FDC:D                     0.308          udiv/count1k_32
    ----------------------------------------
    Total                      6.466ns (5.345ns logic, 1.121ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'udiv/clk_1hz1'
  Total number of paths / destination ports: 1065 / 50
-------------------------------------------------------------------------
Offset:              11.825ns (Levels of Logic = 10)
  Source:            day_set (PAD)
  Destination:       uration/last_5 (FF)
  Destination Clock: udiv/clk_1hz1 rising

  Data Path: day_set to uration/last_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  day_set_IBUF (day_set_IBUF)
     LUT4:I0->O            2   0.704   0.482  uration/hour_out_tmp_and0000_SW0 (N201)
     LUT4:I2->O            4   0.704   0.622  uration/hour_out_tmp_and0000 (uration/hour_out_tmp_and0000)
     LUT4_D:I2->O          7   0.704   0.787  uration/hour_out_tmp<4>1 (uration/hour_out_tmp<4>)
     LUT2:I1->O            1   0.704   0.000  uration/Madd_last_addsub0000_lut<1> (uration/Madd_last_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  uration/Madd_last_addsub0000_cy<1> (uration/Madd_last_addsub0000_cy<1>)
     XORCY:CI->O           7   0.804   0.743  uration/Madd_last_addsub0000_xor<2> (uration/last_addsub0000<2>)
     LUT4:I2->O            2   0.704   0.451  uration/Mcount_last_eqn_411 (uration/N5)
     LUT4_L:I3->LO         1   0.704   0.135  uration/Mcount_last_eqn_5_SW1 (N25)
     LUT4:I2->O            1   0.704   0.000  uration/Mcount_last_eqn_5 (uration/Mcount_last_eqn_5)
     FDCE:D                    0.308          uration/last_5
    ----------------------------------------
    Total                     11.825ns (7.722ns logic, 4.103ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'udiv/clk_1k'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.593ns (Levels of Logic = 1)
  Source:            en (PAD)
  Destination:       uscan/ucount/bcd6_0 (FF)
  Destination Clock: udiv/clk_1k rising

  Data Path: en to uscan/ucount/bcd6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.820  en_IBUF (en_IBUF)
     FDCE:CE                   0.555          uscan/ucount/bcd6_0
    ----------------------------------------
    Total                      2.593ns (1.773ns logic, 0.820ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'udiv/clk_1hz1'
  Total number of paths / destination ports: 2659 / 17
-------------------------------------------------------------------------
Offset:              17.103ns (Levels of Logic = 11)
  Source:            uclock/chour/bcd_lr_2 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      udiv/clk_1hz1 rising

  Data Path: uclock/chour/bcd_lr_2 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.591   1.052  uclock/chour/bcd_lr_2 (uclock/chour/bcd_lr_2)
     LUT4:I2->O            6   0.704   0.844  _AUX_1<18>1 (output_hour<2>)
     LUT3:I0->O            5   0.704   0.712  udaysel/hour_out<7>11 (udaysel/N01)
     LUT4:I1->O            7   0.704   0.743  udaysel/hour_out_and0000 (udaysel/hour_out_and0000)
     LUT4:I2->O            1   0.704   0.455  uscan/umix/bcd<3>121_SW0 (N79)
     LUT4:I2->O            1   0.704   0.455  uscan/umix/bcd<3>121 (uscan/umix/bcd<3>121)
     LUT3:I2->O            1   0.704   0.424  uscan/umix/bcd<3>209_SW0 (N67)
     LUT4:I3->O            1   0.704   0.595  uscan/umix/bcd<3>209 (uscan/umix/bcd<3>209)
     LUT3:I0->O            1   0.704   0.000  uscan/umix/bcd<3>253_G (N92)
     MUXF5:I1->O           7   0.321   0.883  uscan/umix/bcd<3>253 (uscan/bcd_data<3>)
     LUT4:I0->O            1   0.704   0.420  uscan/useg/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     17.103ns (10.520ns logic, 6.583ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50m'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.800ns (Levels of Logic = 4)
  Source:            udiv/clk_2hz (FF)
  Destination:       alarm (PAD)
  Source Clock:      clk_50m rising

  Data Path: udiv/clk_2hz to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  udiv/clk_2hz (udiv/clk_2hz)
     MUXF5:S->O            1   0.739   0.424  alarm265_f5 (alarm265)
     LUT4:I3->O            1   0.704   0.499  alarm289 (alarm289)
     LUT4:I1->O            1   0.704   0.420  alarm341 (alarm_OBUF)
     OBUF:I->O                 3.272          alarm_OBUF (alarm)
    ----------------------------------------
    Total                      7.800ns (6.010ns logic, 1.790ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'udiv/clk_1k'
  Total number of paths / destination ports: 304 / 13
-------------------------------------------------------------------------
Offset:              10.736ns (Levels of Logic = 6)
  Source:            uscan/ucount/bcd6_0 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      udiv/clk_1k rising

  Data Path: uscan/ucount/bcd6_0 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.435  uscan/ucount/bcd6_0 (uscan/ucount/bcd6_0)
     LUT3:I0->O            1   0.704   0.000  uscan/umix/bcd<0>103_F (N93)
     MUXF5:I0->O           1   0.321   0.499  uscan/umix/bcd<0>103 (uscan/umix/bcd<0>103)
     LUT4:I1->O            1   0.704   0.595  uscan/umix/bcd<0>143 (uscan/umix/bcd<0>143)
     LUT3:I0->O            7   0.704   0.787  uscan/umix/bcd<0>168 (uscan/bcd_data<0>)
     LUT4:I1->O            1   0.704   0.420  uscan/useg/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                     10.736ns (7.000ns logic, 3.736ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2641 / 17
-------------------------------------------------------------------------
Delay:               17.955ns (Levels of Logic = 12)
  Source:            alarm_set_select<0> (PAD)
  Destination:       seg<5> (PAD)

  Data Path: alarm_set_select<0> to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.218   1.277  alarm_set_select_0_IBUF (alarm_set_select_0_IBUF)
     LUT4:I0->O            6   0.704   0.844  _AUX_1<18>1 (output_hour<2>)
     LUT3:I0->O            5   0.704   0.712  udaysel/hour_out<7>11 (udaysel/N01)
     LUT4:I1->O            7   0.704   0.743  udaysel/hour_out_and0000 (udaysel/hour_out_and0000)
     LUT4:I2->O            1   0.704   0.455  uscan/umix/bcd<3>121_SW0 (N79)
     LUT4:I2->O            1   0.704   0.455  uscan/umix/bcd<3>121 (uscan/umix/bcd<3>121)
     LUT3:I2->O            1   0.704   0.424  uscan/umix/bcd<3>209_SW0 (N67)
     LUT4:I3->O            1   0.704   0.595  uscan/umix/bcd<3>209 (uscan/umix/bcd<3>209)
     LUT3:I0->O            1   0.704   0.000  uscan/umix/bcd<3>253_G (N92)
     MUXF5:I1->O           7   0.321   0.883  uscan/umix/bcd<3>253 (uscan/bcd_data<3>)
     LUT4:I0->O            1   0.704   0.420  uscan/useg/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     17.955ns (11.147ns logic, 6.808ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 

Total memory usage is 263688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

