

================================================================
== Vitis HLS Report for 'base_iteration'
================================================================
* Date:           Fri Oct 17 17:43:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 0" [LU.cpp:16]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 4" [LU.cpp:20]   --->   Operation 22 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:16]   --->   Operation 23 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%A_load_18 = load i4 %A_addr_18" [LU.cpp:20]   --->   Operation 24 'load' 'A_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 8" [LU.cpp:20]   --->   Operation 25 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 12" [LU.cpp:20]   --->   Operation 26 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:16]   --->   Operation 27 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%A_load_18 = load i4 %A_addr_18" [LU.cpp:20]   --->   Operation 28 'load' 'A_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%A_load_19 = load i4 %A_addr_19" [LU.cpp:20]   --->   Operation 29 'load' 'A_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%A_load_20 = load i4 %A_addr_20" [LU.cpp:20]   --->   Operation 30 'load' 'A_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 31 [16/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 31 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%A_load_19 = load i4 %A_addr_19" [LU.cpp:20]   --->   Operation 32 'load' 'A_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%A_load_20 = load i4 %A_addr_20" [LU.cpp:20]   --->   Operation 33 'load' 'A_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 34 [15/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 34 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [16/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 35 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 36 [14/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 36 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [15/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 37 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [16/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 38 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 39 [13/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 39 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [14/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 40 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [15/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 41 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 42 [12/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 42 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [13/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 43 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [14/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 44 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 45 [11/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 45 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [12/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 46 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [13/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 47 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 48 [10/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 48 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [11/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 49 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [12/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 50 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 51 [9/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 51 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [10/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 52 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [11/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 53 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 54 [8/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 54 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [9/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 55 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [10/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 56 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 57 [7/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 57 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [8/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 58 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [9/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 59 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 60 [6/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 60 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [7/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 61 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [8/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 62 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 63 [5/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 63 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 64 [6/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 64 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [7/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 65 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 66 [4/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 66 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [5/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 67 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [6/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 68 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 3" [LU.cpp:16]   --->   Operation 69 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [2/2] (2.32ns)   --->   "%A_load_17 = load i4 %A_addr_17" [LU.cpp:16]   --->   Operation 70 'load' 'A_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 71 [3/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 71 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [4/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 72 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [5/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 73 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 74 [1/2] (2.32ns)   --->   "%A_load_17 = load i4 %A_addr_17" [LU.cpp:16]   --->   Operation 74 'load' 'A_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 75 [2/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 75 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 76 [3/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 76 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [4/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 77 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 78 [1/16] (6.07ns)   --->   "%L_s = fdiv i32 %A_load_18, i32 %A_load" [LU.cpp:20]   --->   Operation 78 'fdiv' 'L_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [2/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 79 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [3/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 80 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 1" [LU.cpp:16]   --->   Operation 81 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 2" [LU.cpp:16]   --->   Operation 82 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [2/2] (2.32ns)   --->   "%A_load_15 = load i4 %A_addr_15" [LU.cpp:16]   --->   Operation 83 'load' 'A_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 84 [2/2] (2.32ns)   --->   "%A_load_16 = load i4 %A_addr_16" [LU.cpp:16]   --->   Operation 84 'load' 'A_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 85 [1/16] (6.07ns)   --->   "%L_1 = fdiv i32 %A_load_19, i32 %A_load" [LU.cpp:20]   --->   Operation 85 'fdiv' 'L_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 86 [2/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 86 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 87 [1/2] (2.32ns)   --->   "%A_load_15 = load i4 %A_addr_15" [LU.cpp:16]   --->   Operation 87 'load' 'A_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 88 [1/2] (2.32ns)   --->   "%A_load_16 = load i4 %A_addr_16" [LU.cpp:16]   --->   Operation 88 'load' 'A_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 89 [1/16] (6.07ns)   --->   "%L_2 = fdiv i32 %A_load_20, i32 %A_load" [LU.cpp:20]   --->   Operation 89 'fdiv' 'L_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%newret = insertvalue i224 <undef>, i32 %L_s" [LU.cpp:20]   --->   Operation 90 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i224 %newret, i32 %L_1" [LU.cpp:20]   --->   Operation 91 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i224 %newret2, i32 %L_2" [LU.cpp:20]   --->   Operation 92 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i224 %newret4, i32 %A_load" [LU.cpp:20]   --->   Operation 93 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i224 %newret6, i32 %A_load_15" [LU.cpp:20]   --->   Operation 94 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i224 %newret8, i32 %A_load_16" [LU.cpp:20]   --->   Operation 95 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i224 %newret10, i32 %A_load_17" [LU.cpp:20]   --->   Operation 96 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i224 %newret12" [LU.cpp:20]   --->   Operation 97 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_addr    (getelementptr) [ 001000000000000000000]
A_addr_18 (getelementptr) [ 001000000000000000000]
A_addr_19 (getelementptr) [ 000100000000000000000]
A_addr_20 (getelementptr) [ 000100000000000000000]
A_load    (load         ) [ 011111111111111111111]
A_load_18 (load         ) [ 011111111111111111100]
A_load_19 (load         ) [ 011111111111111111110]
A_load_20 (load         ) [ 011111111111111111111]
A_addr_17 (getelementptr) [ 010000000000000001000]
A_load_17 (load         ) [ 001110000000000000111]
L_s       (fdiv         ) [ 000110000000000000011]
A_addr_15 (getelementptr) [ 000010000000000000001]
A_addr_16 (getelementptr) [ 000010000000000000001]
L_1       (fdiv         ) [ 000010000000000000001]
A_load_15 (load         ) [ 000000000000000000000]
A_load_16 (load         ) [ 000000000000000000000]
L_2       (fdiv         ) [ 000000000000000000000]
newret    (insertvalue  ) [ 000000000000000000000]
newret2   (insertvalue  ) [ 000000000000000000000]
newret4   (insertvalue  ) [ 000000000000000000000]
newret6   (insertvalue  ) [ 000000000000000000000]
newret8   (insertvalue  ) [ 000000000000000000000]
newret10  (insertvalue  ) [ 000000000000000000000]
newret12  (insertvalue  ) [ 000000000000000000000]
ret_ln20  (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="A_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="1" slack="0"/>
<pin id="22" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="A_addr_18_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_18/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_access_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="37" dir="0" index="2" bw="0" slack="0"/>
<pin id="39" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="40" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="41" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="3" bw="32" slack="0"/>
<pin id="42" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_18/1 A_load_19/2 A_load_20/2 A_load_17/16 A_load_15/19 A_load_16/19 "/>
</bind>
</comp>

<comp id="45" class="1004" name="A_addr_19_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="5" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_19/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="A_addr_20_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_20/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="A_addr_17_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_17/16 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_addr_15_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_15/19 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_addr_16_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_16/19 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="L_s/3 L_1/4 L_2/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="newret_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="224" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2"/>
<pin id="97" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/20 "/>
</bind>
</comp>

<comp id="99" class="1004" name="newret2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="224" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/20 "/>
</bind>
</comp>

<comp id="104" class="1004" name="newret4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="224" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/20 "/>
</bind>
</comp>

<comp id="110" class="1004" name="newret6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="224" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="18"/>
<pin id="113" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/20 "/>
</bind>
</comp>

<comp id="115" class="1004" name="newret8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="224" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/20 "/>
</bind>
</comp>

<comp id="121" class="1004" name="newret10_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="224" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/20 "/>
</bind>
</comp>

<comp id="127" class="1004" name="newret12_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="224" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="3"/>
<pin id="130" dir="1" index="2" bw="224" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret12/20 "/>
</bind>
</comp>

<comp id="132" class="1005" name="A_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="A_addr_18_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_18 "/>
</bind>
</comp>

<comp id="142" class="1005" name="A_addr_19_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_19 "/>
</bind>
</comp>

<comp id="147" class="1005" name="A_addr_20_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_20 "/>
</bind>
</comp>

<comp id="152" class="1005" name="A_load_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="A_load_18_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_18 "/>
</bind>
</comp>

<comp id="163" class="1005" name="A_load_19_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_19 "/>
</bind>
</comp>

<comp id="168" class="1005" name="A_load_20_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load_20 "/>
</bind>
</comp>

<comp id="173" class="1005" name="A_addr_17_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_17 "/>
</bind>
</comp>

<comp id="178" class="1005" name="A_load_17_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="3"/>
<pin id="180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="A_load_17 "/>
</bind>
</comp>

<comp id="183" class="1005" name="L_s_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="L_s "/>
</bind>
</comp>

<comp id="188" class="1005" name="A_addr_15_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_15 "/>
</bind>
</comp>

<comp id="193" class="1005" name="A_addr_16_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_16 "/>
</bind>
</comp>

<comp id="198" class="1005" name="L_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="43"><net_src comp="18" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="44"><net_src comp="26" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="61"><net_src comp="45" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="62"><net_src comp="53" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="71"><net_src comp="63" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="89"><net_src comp="80" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="99" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="90" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="34" pin="7"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="34" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="18" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="140"><net_src comp="26" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="145"><net_src comp="45" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="150"><net_src comp="53" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="155"><net_src comp="34" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="161"><net_src comp="34" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="166"><net_src comp="34" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="171"><net_src comp="34" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="176"><net_src comp="63" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="181"><net_src comp="34" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="186"><net_src comp="90" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="191"><net_src comp="72" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="196"><net_src comp="80" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="201"><net_src comp="90" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: base_iteration : A | {1 2 3 16 17 19 20 }
  - Chain level:
	State 1
		A_load : 1
		A_load_18 : 1
	State 2
		A_load_19 : 1
		A_load_20 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		A_load_17 : 1
	State 17
	State 18
	State 19
		A_load_15 : 1
		A_load_16 : 1
	State 20
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		newret10 : 5
		newret12 : 6
		ret_ln20 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|
| Operation| Functional Unit |
|----------|-----------------|
|   fdiv   |    grp_fu_90    |
|----------|-----------------|
|          |   newret_fu_94  |
|          |  newret2_fu_99  |
|          |  newret4_fu_104 |
|insertvalue|  newret6_fu_110 |
|          |  newret8_fu_115 |
|          | newret10_fu_121 |
|          | newret12_fu_127 |
|----------|-----------------|
|   Total  |                 |
|----------|-----------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|A_addr_15_reg_188|    4   |
|A_addr_16_reg_193|    4   |
|A_addr_17_reg_173|    4   |
|A_addr_18_reg_137|    4   |
|A_addr_19_reg_142|    4   |
|A_addr_20_reg_147|    4   |
|  A_addr_reg_132 |    4   |
|A_load_17_reg_178|   32   |
|A_load_18_reg_158|   32   |
|A_load_19_reg_163|   32   |
|A_load_20_reg_168|   32   |
|  A_load_reg_152 |   32   |
|   L_1_reg_198   |   32   |
|   L_s_reg_183   |   32   |
+-----------------+--------+
|      Total      |   252  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_34 |  p0  |   8  |   4  |   32   ||    42   |
| grp_access_fu_34 |  p2  |   6  |   0  |    0   ||    31   |
|     grp_fu_90    |  p0  |   3  |  32  |   96   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  6.0763 ||    87   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   87   |
|  Register |    -   |   252  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   252  |   87   |
+-----------+--------+--------+--------+
