 
# Yosys synthesis script for rams_sp_re_prio_we_rst_512x16_block
# Read source files
read -vlog2k ./../../../../../yosys/install/share/yosys/rapidsilicon/genesis3/cell_sim_blackbox.v
verific -vlog-incdir ./../../../../../RTL_Benchmark/Verilog/yosys_validation/EDA-1459/
verific -vlog-libdir ./../../../../../RTL_Benchmark/Verilog/yosys_validation/EDA-1459/
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ./../../../../../RTL_Benchmark/Verilog/yosys_validation/EDA-1459/rams_sp_re_prio_we_rst_512x16_block.sv
verific -import rams_sp_re_prio_we_rst_512x16_block


# Technology mapping
hierarchy -top rams_sp_re_prio_we_rst_512x16_block



plugin -i synth-rs

synth_rs  -tech genesis3 -de -goal delay     -max_device_dsp 154 -max_device_bram 154    -de_max_threads -1   

write_verilog -noexpr -nodec -v rams_sp_re_prio_we_rst_512x16_block_post_synth.v
write_blif rams_sp_re_prio_we_rst_512x16_block_post_synth.blif

  