// Seed: 2016181276
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    output supply1 id_4
);
  id_6(
      .id_0(id_2),
      .id_1('h0),
      .id_2(""),
      .id_3(id_3),
      .id_4({1{id_1}} | id_0),
      .id_5(id_0),
      .id_6(1 == id_1),
      .id_7(id_2),
      .id_8(id_2),
      .id_9(1),
      .id_10(id_1 == 1'b0),
      .id_11(1),
      .id_12(""),
      .id_13(1),
      .id_14(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
    , id_11,
    input  wire  id_2,
    input  uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    output wand  id_7,
    output wand  id_8,
    output uwire id_9
);
  always @((1 & 1 == 1 & id_2 * !id_1 ? 1 : (1'h0 == {1'b0})) or posedge 1) begin
    for (id_5 = 1; 1; id_7 = 1) #1;
  end
  wire id_12;
  assign id_11 = id_6;
  wire id_13, id_14;
  module_0(
      id_3, id_11, id_6, id_9, id_5
  );
  wire id_15;
endmodule
