{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385432385633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385432385648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 18:19:45 2013 " "Processing started: Mon Nov 25 18:19:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385432385648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385432385648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385432385648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385432386163 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 MyMain.v(48) " "Verilog HDL Expression warning at MyMain.v(48): truncated literal to match 4 bits" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MyMain.v(146) " "Verilog HDL information at MyMain.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymain.v 3 3 " "Found 3 design units, including 3 entities, in source file mymain.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyMain " "Found entity 1: MyMain" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432386241 ""} { "Info" "ISGN_ENTITY_NAME" "2 Keyboard " "Found entity 2: Keyboard" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432386241 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGADriver " "Found entity 3: VGADriver" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432386241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Display MyMain.v(19) " "Verilog HDL Implicit Net warning at MyMain.v(19): created implicit net for \"Display\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KeyData MyMain.v(19) " "Verilog HDL Implicit Net warning at MyMain.v(19): created implicit net for \"KeyData\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "keydata packed MyMain.v(34) " "Verilog HDL Port Declaration warning at MyMain.v(34): data type declaration for \"keydata\" declares packed dimensions but the port declaration declaration does not" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "keydata MyMain.v(31) " "HDL info at MyMain.v(31): see declaration for object \"keydata\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432386241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyMain " "Elaborating entity \"MyMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385432386335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:KBD " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:KBD\"" {  } { { "MyMain.v" "KBD" { Text "N:/MyMain/MyMain.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385432386382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 21 MyMain.v(47) " "Verilog HDL assignment warning at MyMain.v(47): truncated value with size 22 to match size of target (21)" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385432386382 "|MyMain|Keyboard:KBD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyMain.v(71) " "Verilog HDL assignment warning at MyMain.v(71): truncated value with size 32 to match size of target (11)" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385432386382 "|MyMain|Keyboard:KBD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver VGADriver:VGAD " "Elaborating entity \"VGADriver\" for hierarchy \"VGADriver:VGAD\"" {  } { { "MyMain.v" "VGAD" { Text "N:/MyMain/MyMain.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385432386428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1385432387832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1385432388347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/MyMain/output_files/MyMain.map.smsg " "Generated suppressed messages file N:/MyMain/output_files/MyMain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385432388956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385432389470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432389470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "719 " "Implemented 719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385432389798 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385432389798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "700 " "Implemented 700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385432389798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385432389798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385432389907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 18:19:49 2013 " "Processing ended: Mon Nov 25 18:19:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385432389907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385432389907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385432389907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385432389907 ""}
