

================================================================
== Vitis HLS Report for 'fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1'
================================================================
* Date:           Tue May 20 14:35:40 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.842 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    626|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_112_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln350_fu_143_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_137_p2       |         +|   0|  0|  71|          64|          64|
    |and_ln350_fu_187_p2     |       and|   0|  0|  64|          64|          64|
    |ap_condition_262        |       and|   0|  0|   2|           1|           1|
    |icmp_ln349_fu_106_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln350_27_fu_198_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln350_fu_157_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_61_fu_153_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_63_fu_192_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_83_fu_170_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_fu_148_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 558|         523|         523|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_252   |   9|          2|    4|          8|
    |carry_reg_87             |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_0_load_reg_238             |  64|   0|   64|          0|
    |c_1_load_reg_252             |  64|   0|   64|          0|
    |carry_reg_87                 |   1|   0|    1|          0|
    |i_fu_44                      |   4|   0|    4|          0|
    |icmp_ln349_reg_219           |   1|   0|    1|          0|
    |tempReg_reg_243              |  64|   0|   64|          0|
    |zext_ln350_reg_223           |   3|   0|   32|         29|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  235|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1|  return value|
|c_0_address0  |  out|    3|   ap_memory|                                               c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                               c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                               c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                                               c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                               c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                               c_1|         array|
|t1_address0   |  out|    3|   ap_memory|                                                t1|         array|
|t1_ce0        |  out|    1|   ap_memory|                                                t1|         array|
|t1_we0        |  out|    1|   ap_memory|                                                t1|         array|
|t1_d0         |  out|   64|   ap_memory|                                                t1|         array|
+--------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 7 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_252 = load i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 9 'load' 'i_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i_252, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 10 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i_252, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 11 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i.split, void %for.inc.i.i38.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 12 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i_252" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 13 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 14 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 15 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 16 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 17 'load' 'c_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 18 'load' 'c_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 19 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i.split" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 20 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 22 'load' 'c_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln350_57 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 23 'zext' 'zext_ln350_57' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%tempReg = add i64 %c_0_load, i64 %zext_ln350_57" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 24 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 25 'load' 'c_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 26 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 27 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %c_1_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 28 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 29 'getelementptr' 't1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 30 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_63)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 31 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_63)   --->   "%xor_ln350_61 = xor i64 %c_1_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 32 'xor' 'xor_ln350_61' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_63)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_61" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 33 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_27)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 34 'bitselect' 'bit_sel' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_27)   --->   "%xor_ln350_83 = xor i1 %bit_sel, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 35 'xor' 'xor_ln350_83' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_27)   --->   "%trunc_ln350_42 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 36 'trunc' 'trunc_ln350_42' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_27)   --->   "%xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_83, i63 %trunc_ln350_42" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 37 'bitconcatenate' 'xor_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_27)   --->   "%and_ln350 = and i64 %c_0_load, i64 %xor_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 38 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_63 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 39 'xor' 'xor_ln350_63' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_27 = or i64 %xor_ln350_63, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 40 'or' 'or_ln350_27' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_27, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 42 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
store_ln347           (store            ) [ 0000]
br_ln0                (br               ) [ 0111]
i_252                 (load             ) [ 0000]
icmp_ln349            (icmp             ) [ 0111]
add_ln349             (add              ) [ 0000]
br_ln349              (br               ) [ 0000]
trunc_ln350           (trunc            ) [ 0000]
zext_ln350            (zext             ) [ 0111]
c_0_addr              (getelementptr    ) [ 0010]
c_1_addr              (getelementptr    ) [ 0010]
store_ln347           (store            ) [ 0000]
carry                 (phi              ) [ 0010]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
c_0_load              (load             ) [ 0101]
zext_ln350_57         (zext             ) [ 0000]
tempReg               (add              ) [ 0101]
c_1_load              (load             ) [ 0101]
specpipeline_ln347    (specpipeline     ) [ 0000]
specloopname_ln349    (specloopname     ) [ 0000]
add_ln350             (add              ) [ 0000]
t1_addr               (getelementptr    ) [ 0000]
store_ln350           (store            ) [ 0000]
xor_ln350             (xor              ) [ 0000]
xor_ln350_61          (xor              ) [ 0000]
or_ln350              (or               ) [ 0000]
bit_sel               (bitselect        ) [ 0000]
xor_ln350_83          (xor              ) [ 0000]
trunc_ln350_42        (trunc            ) [ 0000]
xor_ln350_s           (bitconcatenate   ) [ 0000]
and_ln350             (and              ) [ 0000]
xor_ln350_63          (xor              ) [ 0000]
or_ln350_27           (or               ) [ 0000]
tmp                   (bitselect        ) [ 0111]
br_ln349              (br               ) [ 0111]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="c_0_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="c_1_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="3" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_0_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="t1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="2"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t1_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln350_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="carry_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="carry_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln347_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_252_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_252/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln349_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln349_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln350_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln350_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln347_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln350_57_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_57/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tempReg_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln350_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xor_ln350_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln350_61_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="1"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_61/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln350_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bit_sel_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln350_83_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_83/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln350_42_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_42/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xor_ln350_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="63" slack="0"/>
<pin id="183" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_s/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln350_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln350_63_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_63/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln350_27_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_27/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln349_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="223" class="1005" name="zext_ln350_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln350 "/>
</bind>
</comp>

<comp id="228" class="1005" name="c_0_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="c_1_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="c_0_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_0_load "/>
</bind>
</comp>

<comp id="243" class="1005" name="tempReg_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="252" class="1005" name="c_1_load_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_1_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="48" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="132"><net_src comp="112" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="91" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="62" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="170" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="157" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="143" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="187" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="44" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="122" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="231"><net_src comp="48" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="236"><net_src comp="55" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="241"><net_src comp="62" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="246"><net_src comp="137" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="255"><net_src comp="68" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="261"><net_src comp="204" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="91" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {}
	Port: c_1 | {}
	Port: t1 | {3 }
 - Input state : 
	Port: fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1 : c_0 | {1 2 }
	Port: fp2mul503_mont.72.73.1_Pipeline_VITIS_LOOP_349_1 : c_1 | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i_252 : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		zext_ln350 : 3
		c_0_addr : 4
		c_1_addr : 4
		c_0_load : 5
		c_1_load : 5
		store_ln347 : 3
	State 2
		zext_ln350_57 : 1
		tempReg : 2
	State 3
		store_ln350 : 1
		xor_ln350 : 1
		or_ln350 : 1
		xor_ln350_83 : 1
		xor_ln350_s : 1
		and_ln350 : 2
		xor_ln350_63 : 1
		or_ln350_27 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln350_fu_148   |    0    |    64   |
|    xor   |  xor_ln350_61_fu_153  |    0    |    64   |
|          |  xor_ln350_83_fu_170  |    0    |    2    |
|          |  xor_ln350_63_fu_192  |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |    add_ln349_fu_112   |    0    |    13   |
|    add   |     tempReg_fu_137    |    0    |    71   |
|          |    add_ln350_fu_143   |    0    |    71   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln350_fu_157    |    0    |    64   |
|          |   or_ln350_27_fu_198  |    0    |    64   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln350_fu_187   |    0    |    64   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_106   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln350_fu_118  |    0    |    0    |
|          | trunc_ln350_42_fu_176 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln350_fu_122   |    0    |    0    |
|          |  zext_ln350_57_fu_133 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     bit_sel_fu_163    |    0    |    0    |
|          |       tmp_fu_204      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   xor_ln350_s_fu_179  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   554   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| c_0_addr_reg_228 |    3   |
| c_0_load_reg_238 |   64   |
| c_1_addr_reg_233 |    3   |
| c_1_load_reg_252 |   64   |
|   carry_reg_87   |    1   |
|     i_reg_212    |    4   |
|icmp_ln349_reg_219|    1   |
|  tempReg_reg_243 |   64   |
|    tmp_reg_258   |    1   |
|zext_ln350_reg_223|   32   |
+------------------+--------+
|       Total      |   237  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_68 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   237  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   237  |   572  |
+-----------+--------+--------+--------+
