# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/15f0/hdl/fast_ip_scanner_v1_0_M00_AXI.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/15f0/hdl/fast_ip_scanner_v1_0_S00_AXI.v" \

sv xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/15f0/hdl/fifo.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/15f0/hdl/scan_core_fifo.sv" \

verilog xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/15f0/hdl/fast_ip_scanner_v1_0.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_fast_ip_scanner_0_0/sim/design_1_fast_ip_scanner_0_0.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/4cce/src/sha256_core.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/4cce/src/sha256_k_constants.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/4cce/src/sha256_v1_0_S00_AXI.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/4cce/src/sha256_w_mem.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ipshared/4cce/hdl/sha256_v1_0.v" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_sha256_scannable_0_0/sim/design_1_sha256_scannable_0_0.v" \

sv xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2_pkg.sv" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2.sv" \

verilog xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../fpga_experiments.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../fpga_experiments.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/home/nasm/Tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../fpga_experiments.srcs/sim_1/new/tb_sha256_scan.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
