{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519227685645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519227685652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:41:25 2018 " "Processing started: Wed Feb 21 12:41:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519227685652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227685652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227685653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519227687557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519227687557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong/synthesis/pong.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pong/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_irq_mapper " "Found entity 1: pong_irq_mapper" {  } { { "pong/synthesis/submodules/pong_irq_mapper.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0 " "Found entity 1: pong_mm_interconnect_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pong_mm_interconnect_0_rsp_mux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706991 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227706991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227706991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux " "Found entity 1: pong_mm_interconnect_0_rsp_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux_002 " "Found entity 1: pong_mm_interconnect_0_rsp_demux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux " "Found entity 1: pong_mm_interconnect_0_rsp_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux_002 " "Found entity 1: pong_mm_interconnect_0_cmd_mux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux " "Found entity 1: pong_mm_interconnect_0_cmd_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pong_mm_interconnect_0_cmd_demux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux " "Found entity 1: pong_mm_interconnect_0_cmd_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_014_default_decode " "Found entity 1: pong_mm_interconnect_0_router_014_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707244 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_014 " "Found entity 2: pong_mm_interconnect_0_router_014" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_004_default_decode " "Found entity 1: pong_mm_interconnect_0_router_004_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707279 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_004 " "Found entity 2: pong_mm_interconnect_0_router_004" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_002_default_decode " "Found entity 1: pong_mm_interconnect_0_router_002_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707312 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_002 " "Found entity 2: pong_mm_interconnect_0_router_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_001_default_decode " "Found entity 1: pong_mm_interconnect_0_router_001_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707378 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_001 " "Found entity 2: pong_mm_interconnect_0_router_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519227707412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_default_decode " "Found entity 1: pong_mm_interconnect_0_router_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707412 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router " "Found entity 2: pong_mm_interconnect_0_router" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pong/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pong/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pong/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pong/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pong/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_custom_instruction_master_multi_xconnect " "Found entity 1: pong_nios_custom_instruction_master_multi_xconnect" {  } { { "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "pong/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_resto " "Found entity 1: CI_resto" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_resto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 resto " "Found entity 1: resto" {  } { { "pong/synthesis/submodules/resto.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/resto.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file pong/synthesis/submodules/pong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_register_bank_a_module " "Found entity 1: pong_nios_register_bank_a_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_nios_register_bank_b_module " "Found entity 2: pong_nios_register_bank_b_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_nios_nios2_oci_debug " "Found entity 3: pong_nios_nios2_oci_debug" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_nios_ociram_sp_ram_module " "Found entity 4: pong_nios_ociram_sp_ram_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_nios_nios2_ocimem " "Found entity 5: pong_nios_nios2_ocimem" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "6 pong_nios_nios2_avalon_reg " "Found entity 6: pong_nios_nios2_avalon_reg" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "7 pong_nios_nios2_oci_break " "Found entity 7: pong_nios_nios2_oci_break" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "8 pong_nios_nios2_oci_xbrk " "Found entity 8: pong_nios_nios2_oci_xbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "9 pong_nios_nios2_oci_dbrk " "Found entity 9: pong_nios_nios2_oci_dbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "10 pong_nios_nios2_oci_itrace " "Found entity 10: pong_nios_nios2_oci_itrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "11 pong_nios_nios2_oci_td_mode " "Found entity 11: pong_nios_nios2_oci_td_mode" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "12 pong_nios_nios2_oci_dtrace " "Found entity 12: pong_nios_nios2_oci_dtrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "13 pong_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: pong_nios_nios2_oci_compute_input_tm_cnt" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "14 pong_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: pong_nios_nios2_oci_fifo_wrptr_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "15 pong_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: pong_nios_nios2_oci_fifo_cnt_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "16 pong_nios_nios2_oci_fifo " "Found entity 16: pong_nios_nios2_oci_fifo" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "17 pong_nios_nios2_oci_pib " "Found entity 17: pong_nios_nios2_oci_pib" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "18 pong_nios_nios2_oci_im " "Found entity 18: pong_nios_nios2_oci_im" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "19 pong_nios_nios2_performance_monitors " "Found entity 19: pong_nios_nios2_performance_monitors" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "20 pong_nios_nios2_oci " "Found entity 20: pong_nios_nios2_oci" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""} { "Info" "ISGN_ENTITY_NAME" "21 pong_nios " "Found entity 21: pong_nios" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_sysclk " "Found entity 1: pong_nios_jtag_debug_module_sysclk" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227707994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227707994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_tck " "Found entity 1: pong_nios_jtag_debug_module_tck" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_wrapper " "Found entity 1: pong_nios_jtag_debug_module_wrapper" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_oci_test_bench " "Found entity 1: pong_nios_oci_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_oci_test_bench.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_test_bench " "Found entity 1: pong_nios_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_test_bench.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_multiplicacao " "Found entity 1: CI_multiplicacao" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_multiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "pong/synthesis/submodules/multiplicacao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/multiplicacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_memoria " "Found entity 1: pong_memoria" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708212 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(69) " "Verilog HDL Expression warning at LCD.v(69): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/LCD.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519227708246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(83) " "Verilog HDL Expression warning at LCD.v(83): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/LCD.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519227708246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/LCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pong/synthesis/submodules/pong_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_jtag_uart_sim_scfifo_w " "Found entity 1: pong_jtag_uart_sim_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708300 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_jtag_uart_scfifo_w " "Found entity 2: pong_jtag_uart_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708300 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_jtag_uart_sim_scfifo_r " "Found entity 3: pong_jtag_uart_sim_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708300 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_jtag_uart_scfifo_r " "Found entity 4: pong_jtag_uart_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708300 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_jtag_uart " "Found entity 5: pong_jtag_uart" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_divisao " "Found entity 1: CI_divisao" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_divisao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao " "Found entity 1: divisao" {  } { { "pong/synthesis/submodules/divisao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/divisao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_busy " "Found entity 1: pong_busy" {  } { { "pong/synthesis/submodules/pong_busy.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_barra_d_y.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_barra_d_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_barra_d_y " "Found entity 1: pong_barra_d_y" {  } { { "pong/synthesis/submodules/pong_barra_d_y.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_barra_d_y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_aleatorio.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_aleatorio.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_aleatorio " "Found entity 1: pong_aleatorio" {  } { { "pong/synthesis/submodules/pong_aleatorio.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_aleatorio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227708423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519227708423 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1617) " "Verilog HDL or VHDL warning at pong_nios.v(1617): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519227708478 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1619) " "Verilog HDL or VHDL warning at pong_nios.v(1619): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519227708478 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1777) " "Verilog HDL or VHDL warning at pong_nios.v(1777): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519227708479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(2607) " "Verilog HDL or VHDL warning at pong_nios.v(2607): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_nios.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519227708493 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pong_t.v(67) " "Verilog HDL Declaration warning at pong_t.v(67): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pong_t.v" "" { Text "C:/Users/camil/Git/Pong/pong_t.v" 67 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1519227709637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_t.v 4 4 " "Using design file pong_t.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sicro " "Found entity 1: sicro" {  } { { "sicro.v" "" { Text "C:/Users/camil/Git/Pong/sicro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227709646 ""} { "Info" "ISGN_ENTITY_NAME" "2 AD " "Found entity 2: AD" {  } { { "AD.v" "" { Text "C:/Users/camil/Git/Pong/AD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227709646 ""} { "Info" "ISGN_ENTITY_NAME" "3 RandomNumber " "Found entity 3: RandomNumber" {  } { { "RandomNumber.v" "" { Text "C:/Users/camil/Git/Pong/RandomNumber.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227709646 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_t " "Found entity 4: pong_t" {  } { { "pong_t.v" "" { Text "C:/Users/camil/Git/Pong/pong_t.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519227709646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519227709646 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RanNum pong_t.v(67) " "Verilog HDL Implicit Net warning at pong_t.v(67): created implicit net for \"RanNum\"" {  } { { "pong_t.v" "" { Text "C:/Users/camil/Git/Pong/pong_t.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227709647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_t " "Elaborating entity \"pong_t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519227709670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong pong:u0 " "Elaborating entity \"pong\" for hierarchy \"pong:u0\"" {  } { { "pong_t.v" "u0" { Text "C:/Users/camil/Git/Pong/pong_t.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227709999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_aleatorio pong:u0\|pong_aleatorio:aleatorio " "Elaborating entity \"pong_aleatorio\" for hierarchy \"pong:u0\|pong_aleatorio:aleatorio\"" {  } { { "pong/synthesis/pong.v" "aleatorio" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227710413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_barra_d_y pong:u0\|pong_barra_d_y:barra_d_y " "Elaborating entity \"pong_barra_d_y\" for hierarchy \"pong:u0\|pong_barra_d_y:barra_d_y\"" {  } { { "pong/synthesis/pong.v" "barra_d_y" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227710647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_busy pong:u0\|pong_busy:busy " "Elaborating entity \"pong_busy\" for hierarchy \"pong:u0\|pong_busy:busy\"" {  } { { "pong/synthesis/pong.v" "busy" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227710808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_divisao pong:u0\|CI_divisao:div " "Elaborating entity \"CI_divisao\" for hierarchy \"pong:u0\|CI_divisao:div\"" {  } { { "pong/synthesis/pong.v" "div" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227710973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(35) " "Verilog HDL assignment warning at CI_divisao.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_divisao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519227710978 "|pong_t|pong:u0|CI_divisao:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(37) " "Verilog HDL assignment warning at CI_divisao.v(37): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_divisao.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519227710978 "|pong_t|pong:u0|CI_divisao:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao pong:u0\|CI_divisao:div\|divisao:div " "Elaborating entity \"divisao\" for hierarchy \"pong:u0\|CI_divisao:div\|divisao:div\"" {  } { { "pong/synthesis/submodules/CI_divisao.v" "div" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/CI_divisao.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227711167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart pong:u0\|pong_jtag_uart:jtag_uart " "Elaborating entity \"pong_jtag_uart\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\"" {  } { { "pong/synthesis/pong.v" "jtag_uart" { Text "C:/Users/camil/Git/Pong/pong/synthesis/pong.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227711599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart_scfifo_w pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w " "Elaborating entity \"pong_jtag_uart_scfifo_w\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "the_pong_jtag_uart_scfifo_w" { Text "C:/Users/camil/Git/Pong/pong/synthesis/submodules/pong_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519227711699 ""}
