-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity colStreamToColSumSca_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    select_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    select_V_empty_n : IN STD_LOGIC;
    select_V_read : OUT STD_LOGIC;
    colStream0_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
    colStream0_V_V_empty_n : IN STD_LOGIC;
    colStream0_V_V_read : OUT STD_LOGIC;
    colStream1_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
    colStream1_V_V_empty_n : IN STD_LOGIC;
    colStream1_V_V_read : OUT STD_LOGIC;
    outStream_V_V_din : OUT STD_LOGIC_VECTOR (335 downto 0);
    outStream_V_V_full_n : IN STD_LOGIC;
    outStream_V_V_write : OUT STD_LOGIC;
    refZeroCntStream_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    refZeroCntStream_V_V_full_n : IN STD_LOGIC;
    refZeroCntStream_V_V_write : OUT STD_LOGIC;
    tagColValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
    tagColValidCntStream_V_V_full_n : IN STD_LOGIC;
    tagColValidCntStream_V_V_write : OUT STD_LOGIC;
    refTagValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
    refTagValidCntStream_V_V_full_n : IN STD_LOGIC;
    refTagValidCntStream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of colStreamToColSumSca_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_V_blk_n : STD_LOGIC;
    signal select_V_read_read_fu_38_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_V_read_reg_60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_colStreamToColSumSca_5_fu_44_ap_start : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_ap_done : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_ap_idle : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_ap_ready : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_colStream0_V_V_read : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_colStream1_V_V_read : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_write : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_outStream_V_V_din : STD_LOGIC_VECTOR (335 downto 0);
    signal grp_colStreamToColSumSca_5_fu_44_outStream_V_V_write : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_din : STD_LOGIC_VECTOR (125 downto 0);
    signal grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_write : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_din : STD_LOGIC_VECTOR (125 downto 0);
    signal grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_write : STD_LOGIC;
    signal grp_colStreamToColSumSca_5_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);

    component colStreamToColSumSca_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        colStream0_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
        colStream0_V_V_empty_n : IN STD_LOGIC;
        colStream0_V_V_read : OUT STD_LOGIC;
        colStream1_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
        colStream1_V_V_empty_n : IN STD_LOGIC;
        colStream1_V_V_read : OUT STD_LOGIC;
        refZeroCntStream_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        refZeroCntStream_V_V_full_n : IN STD_LOGIC;
        refZeroCntStream_V_V_write : OUT STD_LOGIC;
        outStream_V_V_din : OUT STD_LOGIC_VECTOR (335 downto 0);
        outStream_V_V_full_n : IN STD_LOGIC;
        outStream_V_V_write : OUT STD_LOGIC;
        tagColValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
        tagColValidCntStream_V_V_full_n : IN STD_LOGIC;
        tagColValidCntStream_V_V_write : OUT STD_LOGIC;
        refTagValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
        refTagValidCntStream_V_V_full_n : IN STD_LOGIC;
        refTagValidCntStream_V_V_write : OUT STD_LOGIC );
    end component;



begin
    grp_colStreamToColSumSca_5_fu_44 : component colStreamToColSumSca_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_colStreamToColSumSca_5_fu_44_ap_start,
        ap_done => grp_colStreamToColSumSca_5_fu_44_ap_done,
        ap_idle => grp_colStreamToColSumSca_5_fu_44_ap_idle,
        ap_ready => grp_colStreamToColSumSca_5_fu_44_ap_ready,
        colStream0_V_V_dout => colStream0_V_V_dout,
        colStream0_V_V_empty_n => colStream0_V_V_empty_n,
        colStream0_V_V_read => grp_colStreamToColSumSca_5_fu_44_colStream0_V_V_read,
        colStream1_V_V_dout => colStream1_V_V_dout,
        colStream1_V_V_empty_n => colStream1_V_V_empty_n,
        colStream1_V_V_read => grp_colStreamToColSumSca_5_fu_44_colStream1_V_V_read,
        refZeroCntStream_V_V_din => grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_din,
        refZeroCntStream_V_V_full_n => refZeroCntStream_V_V_full_n,
        refZeroCntStream_V_V_write => grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_write,
        outStream_V_V_din => grp_colStreamToColSumSca_5_fu_44_outStream_V_V_din,
        outStream_V_V_full_n => outStream_V_V_full_n,
        outStream_V_V_write => grp_colStreamToColSumSca_5_fu_44_outStream_V_V_write,
        tagColValidCntStream_V_V_din => grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_din,
        tagColValidCntStream_V_V_full_n => tagColValidCntStream_V_V_full_n,
        tagColValidCntStream_V_V_write => grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_write,
        refTagValidCntStream_V_V_din => grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_din,
        refTagValidCntStream_V_V_full_n => refTagValidCntStream_V_V_full_n,
        refTagValidCntStream_V_V_write => grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_colStreamToColSumSca_5_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_colStreamToColSumSca_5_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_read_read_fu_38_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_colStreamToColSumSca_5_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_colStreamToColSumSca_5_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_colStreamToColSumSca_5_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                select_V_read_reg_60 <= select_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, select_V_empty_n, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, select_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call0_assign_proc : process(ap_start, ap_done_reg, select_V_empty_n)
    begin
                ap_block_state1_ignore_call0 <= ((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((select_V_read_reg_60 = ap_const_lv1_1) and (grp_colStreamToColSumSca_5_fu_44_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    colStream0_V_V_read_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_colStream0_V_V_read, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            colStream0_V_V_read <= grp_colStreamToColSumSca_5_fu_44_colStream0_V_V_read;
        else 
            colStream0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    colStream1_V_V_read_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_colStream1_V_V_read, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            colStream1_V_V_read <= grp_colStreamToColSumSca_5_fu_44_colStream1_V_V_read;
        else 
            colStream1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_colStreamToColSumSca_5_fu_44_ap_start <= grp_colStreamToColSumSca_5_fu_44_ap_start_reg;
    outStream_V_V_din <= grp_colStreamToColSumSca_5_fu_44_outStream_V_V_din;

    outStream_V_V_write_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_outStream_V_V_write, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_V_V_write <= grp_colStreamToColSumSca_5_fu_44_outStream_V_V_write;
        else 
            outStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    refTagValidCntStream_V_V_din <= grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_din;

    refTagValidCntStream_V_V_write_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_write, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            refTagValidCntStream_V_V_write <= grp_colStreamToColSumSca_5_fu_44_refTagValidCntStream_V_V_write;
        else 
            refTagValidCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    refZeroCntStream_V_V_din <= grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_din;

    refZeroCntStream_V_V_write_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_write, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            refZeroCntStream_V_V_write <= grp_colStreamToColSumSca_5_fu_44_refZeroCntStream_V_V_write;
        else 
            refZeroCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    select_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_blk_n <= select_V_empty_n;
        else 
            select_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    select_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_read <= ap_const_logic_1;
        else 
            select_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_V_read_read_fu_38_p2 <= select_V_dout;
    tagColValidCntStream_V_V_din <= grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_din;

    tagColValidCntStream_V_V_write_assign_proc : process(select_V_read_reg_60, grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_write, ap_CS_fsm_state2)
    begin
        if (((select_V_read_reg_60 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tagColValidCntStream_V_V_write <= grp_colStreamToColSumSca_5_fu_44_tagColValidCntStream_V_V_write;
        else 
            tagColValidCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
