
*** Running vivado
    with args -log Lab9_design_1_fir_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab9_design_1_fir_top_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Lab9_design_1_fir_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 1412.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE520/Lab9/Part_2/sp22-e520-lab-assignment9-sw-kg323/hardware/fir_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top Lab9_design_1_fir_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1412.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab9_design_1_fir_top_0_0' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ip/Lab9_design_1_fir_top_0_0/synth/Lab9_design_1_fir_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fir_top' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:65]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_ram' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:29]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_ram' (1#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg' (2#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_shift_reg.v:65]
INFO: [Synth 8-6157] synthesizing module 'fir_c' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c_rom' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:9]
INFO: [Synth 8-3876] $readmem data file './fir_c_rom.dat' is read successfully [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_rom' (3#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c' (4#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_c.v:43]
INFO: [Synth 8-6155] done synthesizing module 'fir' (5#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_io_if' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:215]
INFO: [Synth 8-6155] done synthesizing module 'fir_io_if' (6#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_io_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_ap_rst_if' [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_ap_rst_if' (7#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_top' (8#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Lab9_design_1_fir_top_0_0' (9#1) [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ip/Lab9_design_1_fir_top_0_0/synth/Lab9_design_1_fir_top_0_0.v:57]
WARNING: [Synth 8-7129] Port AWADDR[15] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[14] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[13] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[12] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[11] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[10] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[9] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[8] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[7] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[6] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[5] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[15] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[14] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[13] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[12] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[11] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[10] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[9] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[8] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[7] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[6] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[5] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_c is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_shift_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1412.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 1412.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 1412.293 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1412.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.062 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:03:35 . Memory (MB): peak = 1465.062 ; gain = 52.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:03:38 . Memory (MB): peak = 1465.062 ; gain = 52.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:03:39 . Memory (MB): peak = 1465.062 ; gain = 52.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_1_cast8_reg_334_reg' and it is trimmed from '37' to '31' bits. [c:/ECE520/Lab9/Part_2/lab/lab.gen/sources_1/bd/Lab9_design_1/ipshared/93be/fir_ip.srcs/sources_1/imports/verilog/fir.v:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_io_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_io_if'
INFO: [Synth 8-3971] The signal "fir_shift_reg_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_io_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'fir_io_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:03:53 . Memory (MB): peak = 1465.062 ; gain = 52.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---RAMs : 
	              800 Bit	(50 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/fir_U/acc_3_fu_230_p2, operation Mode is: (P or C)+(A''*B2 or 0).
DSP Report: register inst/fir_U/shift_reg_load_1_reg_324_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/acc_3_fu_230_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/c_load_reg_329_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/acc_1_reg_124_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/acc_3_fu_230_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/tmp_s_fu_220_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
INFO: [Synth 8-3917] design Lab9_design_1_fir_top_0_0 has port s_axi_fir_io_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Lab9_design_1_fir_top_0_0 has port s_axi_fir_io_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design Lab9_design_1_fir_top_0_0 has port s_axi_fir_io_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Lab9_design_1_fir_top_0_0 has port s_axi_fir_io_RRESP[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[15] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[14] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[13] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[12] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[11] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[10] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[9] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[8] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[7] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[6] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[5] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[31] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[30] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[29] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[28] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[27] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[26] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[25] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[24] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[23] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[22] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[21] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[20] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[19] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[18] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[17] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[16] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[3] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[2] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[15] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[14] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[13] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[12] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[11] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[10] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[9] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[8] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[7] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[6] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[5] in module Lab9_design_1_fir_top_0_0 is either unconnected or has no load
INFO: [Synth 8-3971] The signal "Lab9_design_1_fir_top_0_0/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:04:46 . Memory (MB): peak = 1465.062 ; gain = 52.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------+------------+---------------+----------------+
|Module Name               | RTL Object | Depth x Width | Implemented As | 
+--------------------------+------------+---------------+----------------+
|fir_c_rom                 | ram        | 64x13         | LUT            | 
|Lab9_design_1_fir_top_0_0 | p_0_out    | 64x13         | LUT            | 
+--------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Lab9_design_1_fir_top_0_0 | inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg | 50 x 16(NO_CHANGE)     | W |   | 50 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (P or C)+(A''*B2 or 0) | 16     | 16     | 37     | -      | 37     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:07:14 . Memory (MB): peak = 1470.625 ; gain = 58.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:07:27 . Memory (MB): peak = 1470.773 ; gain = 58.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Lab9_design_1_fir_top_0_0 | inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg | 50 x 16(NO_CHANGE)     | W |   | 50 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:07:35 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:07:52 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:07:52 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:07:53 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:07:53 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:08:02 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:08:02 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    17|
|2     |DSP48E1  |     1|
|3     |LUT1     |     3|
|4     |LUT2     |    61|
|5     |LUT3     |    26|
|6     |LUT4     |    42|
|7     |LUT5     |    30|
|8     |LUT6     |    29|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    93|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:08:03 . Memory (MB): peak = 1499.379 ; gain = 87.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:06:19 . Memory (MB): peak = 1499.379 ; gain = 34.316
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:08:10 . Memory (MB): peak = 1499.379 ; gain = 87.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1507.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b4707ec2
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:10:48 . Memory (MB): peak = 1517.855 ; gain = 105.562
INFO: [Common 17-1381] The checkpoint 'C:/ECE520/Lab9/Part_2/lab/lab.runs/Lab9_design_1_fir_top_0_0_synth_1/Lab9_design_1_fir_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1517.855 ; gain = 0.000
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP Lab9_design_1_fir_top_0_0: Unable to create cache entry directory: c:/ECE520/Lab9/Part_2/lab/lab.cache/ip/2021.2/e/a/ea52ef7b26a1cf20
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/ECE520/Lab9/Part_2/lab/lab.runs/Lab9_design_1_fir_top_0_0_synth_1/Lab9_design_1_fir_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab9_design_1_fir_top_0_0_utilization_synth.rpt -pb Lab9_design_1_fir_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 21:15:22 2022...
