
freertos_rms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b144  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800b258  0800b258  0001b258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7a4  0800b7a4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7a4  0800b7a4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7a4  0800b7a4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7a4  0800b7a4  0001b7a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7a8  0800b7a8  0001b7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b7ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c5c  200001e8  0800b994  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e44  0800b994  00021e44  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY
 13 .debug_info   000199de  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003920  00000000  00000000  00039c32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001810  00000000  00000000  0003d558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012d5  00000000  00000000  0003ed68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a761  00000000  00000000  0004003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b7bc  00000000  00000000  0005a79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009942d  00000000  00000000  00075f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007808  00000000  00000000  0010f388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00116b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b23c 	.word	0x0800b23c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b23c 	.word	0x0800b23c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 ff99 	bl	8001e88 <HAL_Delay>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af02      	add	r7, sp, #8
 8000f64:	6078      	str	r0, [r7, #4]
 8000f66:	460b      	mov	r3, r1
 8000f68:	70fb      	strb	r3, [r7, #3]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000f6e:	78fb      	ldrb	r3, [r7, #3]
 8000f70:	f023 030f 	bic.w	r3, r3, #15
 8000f74:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	011b      	lsls	r3, r3, #4
 8000f7a:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	7adb      	ldrb	r3, [r3, #11]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d007      	beq.n	8000f94 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
 8000f86:	f043 0308 	orr.w	r3, r3, #8
 8000f8a:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000f94:	78bb      	ldrb	r3, [r7, #2]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d108      	bne.n	8000fac <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000fa2:	7bbb      	ldrb	r3, [r7, #14]
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	e00a      	b.n	8000fc2 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000fac:	78bb      	ldrb	r3, [r7, #2]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d107      	bne.n	8000fc2 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	f023 0301 	bic.w	r3, r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8000fba:	7bbb      	ldrb	r3, [r7, #14]
 8000fbc:	f023 0301 	bic.w	r3, r3, #1
 8000fc0:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8000fcc:	2001      	movs	r0, #1
 8000fce:	f7ff ffb9 	bl	8000f44 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 8000fd6:	7bbb      	ldrb	r3, [r7, #14]
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff ffaf 	bl	8000f44 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	791b      	ldrb	r3, [r3, #4]
 8000ff2:	b299      	uxth	r1, r3
 8000ff4:	f107 0208 	add.w	r2, r7, #8
 8000ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2304      	movs	r3, #4
 8001000:	f001 fbc0 	bl	8002784 <HAL_I2C_Master_Transmit>
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	4611      	mov	r1, r2
 8001018:	461a      	mov	r2, r3
 800101a:	460b      	mov	r3, r1
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	4613      	mov	r3, r2
 8001020:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	79fa      	ldrb	r2, [r7, #7]
 800102c:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	79ba      	ldrb	r2, [r7, #6]
 8001032:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	7e3a      	ldrb	r2, [r7, #24]
 8001038:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2228      	movs	r2, #40	; 0x28
 800103e:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2206      	movs	r2, #6
 8001044:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	220c      	movs	r2, #12
 800104a:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2214      	movs	r2, #20
 8001050:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2208      	movs	r2, #8
 8001056:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001058:	2032      	movs	r0, #50	; 0x32
 800105a:	f7ff ff73 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800105e:	2200      	movs	r2, #0
 8001060:	2133      	movs	r1, #51	; 0x33
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff ff7b 	bl	8000f5e <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001068:	2200      	movs	r2, #0
 800106a:	2133      	movs	r1, #51	; 0x33
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f7ff ff76 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001072:	2005      	movs	r0, #5
 8001074:	f7ff ff66 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001078:	2200      	movs	r2, #0
 800107a:	2132      	movs	r1, #50	; 0x32
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f7ff ff6e 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001082:	2005      	movs	r0, #5
 8001084:	f7ff ff5e 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001088:	2200      	movs	r2, #0
 800108a:	2120      	movs	r1, #32
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff66 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001092:	2005      	movs	r0, #5
 8001094:	f7ff ff56 	bl	8000f44 <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	79db      	ldrb	r3, [r3, #7]
 800109c:	2200      	movs	r2, #0
 800109e:	4619      	mov	r1, r3
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f7ff ff5c 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	7a1b      	ldrb	r3, [r3, #8]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff ff55 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	7a5b      	ldrb	r3, [r3, #9]
 80010b8:	2200      	movs	r2, #0
 80010ba:	4619      	mov	r1, r3
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f7ff ff4e 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	7a9b      	ldrb	r3, [r3, #10]
 80010c6:	2200      	movs	r2, #0
 80010c8:	4619      	mov	r1, r3
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f7ff ff47 	bl	8000f5e <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2101      	movs	r1, #1
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f7ff ff42 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80010da:	2200      	movs	r2, #0
 80010dc:	2102      	movs	r1, #2
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f7ff ff3d 	bl	8000f5e <CLCD_WriteI2C>
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	70fb      	strb	r3, [r7, #3]
 80010f8:	4613      	mov	r3, r2
 80010fa:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	795b      	ldrb	r3, [r3, #5]
 8001104:	78fa      	ldrb	r2, [r7, #3]
 8001106:	429a      	cmp	r2, r3
 8001108:	d303      	bcc.n	8001112 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	795b      	ldrb	r3, [r3, #5]
 800110e:	3b01      	subs	r3, #1
 8001110:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	799b      	ldrb	r3, [r3, #6]
 8001116:	78ba      	ldrb	r2, [r7, #2]
 8001118:	429a      	cmp	r2, r3
 800111a:	d303      	bcc.n	8001124 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	799b      	ldrb	r3, [r3, #6]
 8001120:	3b01      	subs	r3, #1
 8001122:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 8001124:	78bb      	ldrb	r3, [r7, #2]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d102      	bne.n	8001130 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 800112a:	78fb      	ldrb	r3, [r7, #3]
 800112c:	73fb      	strb	r3, [r7, #15]
 800112e:	e013      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001130:	78bb      	ldrb	r3, [r7, #2]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d103      	bne.n	800113e <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8001136:	78fb      	ldrb	r3, [r7, #3]
 8001138:	3340      	adds	r3, #64	; 0x40
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e00c      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 800113e:	78bb      	ldrb	r3, [r7, #2]
 8001140:	2b02      	cmp	r3, #2
 8001142:	d103      	bne.n	800114c <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8001144:	78fb      	ldrb	r3, [r7, #3]
 8001146:	3314      	adds	r3, #20
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	e005      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 800114c:	78bb      	ldrb	r3, [r7, #2]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d102      	bne.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 8001152:	78fb      	ldrb	r3, [r7, #3]
 8001154:	3354      	adds	r3, #84	; 0x54
 8001156:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2200      	movs	r2, #0
 8001162:	4619      	mov	r1, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fefa 	bl	8000f5e <CLCD_WriteI2C>
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	2201      	movs	r2, #1
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff feea 	bl	8000f5e <CLCD_WriteI2C>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 800119c:	e007      	b.n	80011ae <CLCD_I2C_WriteString+0x1c>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	603a      	str	r2, [r7, #0]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ffe2 	bl	8001172 <CLCD_I2C_WriteChar>
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1f3      	bne.n	800119e <CLCD_I2C_WriteString+0xc>
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  if(huart->Instance == USART1){
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a29      	ldr	r2, [pc, #164]	; (8001274 <HAL_UART_RxCpltCallback+0xb4>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d14c      	bne.n	800126c <HAL_UART_RxCpltCallback+0xac>
	 // rxData[sizeof(rxData) - 1] = '\0';
	if ((rxData[0] == 't') && (rxData[1] == 'e') && (rxData[2] == 'm') && (rxData[3] == 'p'))
 80011d2:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b74      	cmp	r3, #116	; 0x74
 80011d8:	d112      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011da:	4b27      	ldr	r3, [pc, #156]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011dc:	785b      	ldrb	r3, [r3, #1]
 80011de:	2b65      	cmp	r3, #101	; 0x65
 80011e0:	d10e      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011e2:	4b25      	ldr	r3, [pc, #148]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011e4:	789b      	ldrb	r3, [r3, #2]
 80011e6:	2b6d      	cmp	r3, #109	; 0x6d
 80011e8:	d10a      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011ea:	4b23      	ldr	r3, [pc, #140]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011ec:	78db      	ldrb	r3, [r3, #3]
 80011ee:	2b70      	cmp	r3, #112	; 0x70
 80011f0:	d106      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
	{
		DisplayMode = DISPLAY_TEMP;
 80011f2:	4b22      	ldr	r3, [pc, #136]	; (800127c <HAL_UART_RxCpltCallback+0xbc>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_TEMP\r\n\n");
 80011f8:	4821      	ldr	r0, [pc, #132]	; (8001280 <HAL_UART_RxCpltCallback+0xc0>)
 80011fa:	f007 fecb 	bl	8008f94 <puts>
 80011fe:	e030      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
	}
	else if ((rxData[0] == 'h') && (rxData[1] == 'u') && (rxData[2] == 'm') && (rxData[3] == 'i'))
 8001200:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b68      	cmp	r3, #104	; 0x68
 8001206:	d112      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 800120a:	785b      	ldrb	r3, [r3, #1]
 800120c:	2b75      	cmp	r3, #117	; 0x75
 800120e:	d10e      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001212:	789b      	ldrb	r3, [r3, #2]
 8001214:	2b6d      	cmp	r3, #109	; 0x6d
 8001216:	d10a      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001218:	4b17      	ldr	r3, [pc, #92]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 800121a:	78db      	ldrb	r3, [r3, #3]
 800121c:	2b69      	cmp	r3, #105	; 0x69
 800121e:	d106      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
	{
		DisplayMode = DISPLAY_HUMID;
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <HAL_UART_RxCpltCallback+0xbc>)
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_HUMI\r\n\n");
 8001226:	4817      	ldr	r0, [pc, #92]	; (8001284 <HAL_UART_RxCpltCallback+0xc4>)
 8001228:	f007 feb4 	bl	8008f94 <puts>
 800122c:	e019      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
	}
	else if ((rxData[0] == 'b') && (rxData[1] == 'o') && (rxData[2] == 't') && (rxData[3] == 'h'))
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b62      	cmp	r3, #98	; 0x62
 8001234:	d112      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001238:	785b      	ldrb	r3, [r3, #1]
 800123a:	2b6f      	cmp	r3, #111	; 0x6f
 800123c:	d10e      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001240:	789b      	ldrb	r3, [r3, #2]
 8001242:	2b74      	cmp	r3, #116	; 0x74
 8001244:	d10a      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001248:	78db      	ldrb	r3, [r3, #3]
 800124a:	2b68      	cmp	r3, #104	; 0x68
 800124c:	d106      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
	{
		DisplayMode = DISPLAY_ALL;
 800124e:	4b0b      	ldr	r3, [pc, #44]	; (800127c <HAL_UART_RxCpltCallback+0xbc>)
 8001250:	2202      	movs	r2, #2
 8001252:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_ALL\r\n\n");
 8001254:	480c      	ldr	r0, [pc, #48]	; (8001288 <HAL_UART_RxCpltCallback+0xc8>)
 8001256:	f007 fe9d 	bl	8008f94 <puts>
 800125a:	e002      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
	}
	else
	{
		printf("Error Command Syntax\r\n\n");
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <HAL_UART_RxCpltCallback+0xcc>)
 800125e:	f007 fe99 	bl	8008f94 <puts>
	}
	HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData) - 1);
 8001262:	2204      	movs	r2, #4
 8001264:	4904      	ldr	r1, [pc, #16]	; (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001266:	480a      	ldr	r0, [pc, #40]	; (8001290 <HAL_UART_RxCpltCallback+0xd0>)
 8001268:	f003 f8d5 	bl	8004416 <HAL_UART_Receive_IT>
  }
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40013800 	.word	0x40013800
 8001278:	20000310 	.word	0x20000310
 800127c:	20000000 	.word	0x20000000
 8001280:	0800b280 	.word	0x0800b280
 8001284:	0800b2a8 	.word	0x0800b2a8
 8001288:	0800b2d0 	.word	0x0800b2d0
 800128c:	0800b2f8 	.word	0x0800b2f8
 8001290:	200002ac 	.word	0x200002ac

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129a:	f000 fdc3 	bl	8001e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129e:	f000 f863 	bl	8001368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a2:	f000 f92d 	bl	8001500 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012a6:	f000 f8a5 	bl	80013f4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80012aa:	f000 f8d1 	bl	8001450 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80012ae:	f000 f8fd 	bl	80014ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  CLCD_I2C_Init(&LCD1, &hi2c2, 0X4e, 20, 4);
 80012b2:	2304      	movs	r3, #4
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2314      	movs	r3, #20
 80012b8:	224e      	movs	r2, #78	; 0x4e
 80012ba:	491b      	ldr	r1, [pc, #108]	; (8001328 <main+0x94>)
 80012bc:	481b      	ldr	r0, [pc, #108]	; (800132c <main+0x98>)
 80012be:	f7ff fea5 	bl	800100c <CLCD_I2C_Init>
  CLCD_I2C_SetCursor(&LCD1,0,0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	4819      	ldr	r0, [pc, #100]	; (800132c <main+0x98>)
 80012c8:	f7ff ff10 	bl	80010ec <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1,"Start");
 80012cc:	4918      	ldr	r1, [pc, #96]	; (8001330 <main+0x9c>)
 80012ce:	4817      	ldr	r0, [pc, #92]	; (800132c <main+0x98>)
 80012d0:	f7ff ff5f 	bl	8001192 <CLCD_I2C_WriteString>
  HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData) - 1);
 80012d4:	2204      	movs	r2, #4
 80012d6:	4917      	ldr	r1, [pc, #92]	; (8001334 <main+0xa0>)
 80012d8:	4817      	ldr	r0, [pc, #92]	; (8001338 <main+0xa4>)
 80012da:	f003 f89c 	bl	8004416 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012de:	f003 fe6d 	bl	8004fbc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of bin_sem */
  bin_semHandle = osSemaphoreNew(1, 1, &bin_sem_attributes);
 80012e2:	4a16      	ldr	r2, [pc, #88]	; (800133c <main+0xa8>)
 80012e4:	2101      	movs	r1, #1
 80012e6:	2001      	movs	r0, #1
 80012e8:	f003 ff6f 	bl	80051ca <osSemaphoreNew>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4a14      	ldr	r2, [pc, #80]	; (8001340 <main+0xac>)
 80012f0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of measure */
  measureHandle = osThreadNew(measure_task, NULL, &measure_attributes);
 80012f2:	4a14      	ldr	r2, [pc, #80]	; (8001344 <main+0xb0>)
 80012f4:	2100      	movs	r1, #0
 80012f6:	4814      	ldr	r0, [pc, #80]	; (8001348 <main+0xb4>)
 80012f8:	f003 fea8 	bl	800504c <osThreadNew>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a13      	ldr	r2, [pc, #76]	; (800134c <main+0xb8>)
 8001300:	6013      	str	r3, [r2, #0]

  /* creation of write_clcd */
  write_clcdHandle = osThreadNew(write_clcd_task, NULL, &write_clcd_attributes);
 8001302:	4a13      	ldr	r2, [pc, #76]	; (8001350 <main+0xbc>)
 8001304:	2100      	movs	r1, #0
 8001306:	4813      	ldr	r0, [pc, #76]	; (8001354 <main+0xc0>)
 8001308:	f003 fea0 	bl	800504c <osThreadNew>
 800130c:	4603      	mov	r3, r0
 800130e:	4a12      	ldr	r2, [pc, #72]	; (8001358 <main+0xc4>)
 8001310:	6013      	str	r3, [r2, #0]

  /* creation of send_uart */
  send_uartHandle = osThreadNew(send_uart_task, NULL, &send_uart_attributes);
 8001312:	4a12      	ldr	r2, [pc, #72]	; (800135c <main+0xc8>)
 8001314:	2100      	movs	r1, #0
 8001316:	4812      	ldr	r0, [pc, #72]	; (8001360 <main+0xcc>)
 8001318:	f003 fe98 	bl	800504c <osThreadNew>
 800131c:	4603      	mov	r3, r0
 800131e:	4a11      	ldr	r2, [pc, #68]	; (8001364 <main+0xd0>)
 8001320:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001322:	f003 fe6d 	bl	8005000 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001326:	e7fe      	b.n	8001326 <main+0x92>
 8001328:	20000258 	.word	0x20000258
 800132c:	20000320 	.word	0x20000320
 8001330:	0800b310 	.word	0x0800b310
 8001334:	20000310 	.word	0x20000310
 8001338:	200002ac 	.word	0x200002ac
 800133c:	0800b3fc 	.word	0x0800b3fc
 8001340:	20000300 	.word	0x20000300
 8001344:	0800b390 	.word	0x0800b390
 8001348:	0800155d 	.word	0x0800155d
 800134c:	200002f4 	.word	0x200002f4
 8001350:	0800b3b4 	.word	0x0800b3b4
 8001354:	080016cd 	.word	0x080016cd
 8001358:	200002f8 	.word	0x200002f8
 800135c:	0800b3d8 	.word	0x0800b3d8
 8001360:	08001825 	.word	0x08001825
 8001364:	200002fc 	.word	0x200002fc

08001368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b090      	sub	sp, #64	; 0x40
 800136c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136e:	f107 0318 	add.w	r3, r7, #24
 8001372:	2228      	movs	r2, #40	; 0x28
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f007 ff0c 	bl	8009194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
 8001388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800138e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139c:	2302      	movs	r3, #2
 800139e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ac:	f107 0318 	add.w	r3, r7, #24
 80013b0:	4618      	mov	r0, r3
 80013b2:	f002 f8d7 	bl	8003564 <HAL_RCC_OscConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013bc:	f000 faac 	bl	8001918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013c0:	230f      	movs	r3, #15
 80013c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c4:	2302      	movs	r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2102      	movs	r1, #2
 80013da:	4618      	mov	r0, r3
 80013dc:	f002 fb44 	bl	8003a68 <HAL_RCC_ClockConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013e6:	f000 fa97 	bl	8001918 <Error_Handler>
  }
}
 80013ea:	bf00      	nop
 80013ec:	3740      	adds	r7, #64	; 0x40
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_I2C1_Init+0x50>)
 80013fa:	4a13      	ldr	r2, [pc, #76]	; (8001448 <MX_I2C1_Init+0x54>)
 80013fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_I2C1_Init+0x50>)
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_I2C1_Init+0x58>)
 8001402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_I2C1_Init+0x50>)
 8001412:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001416:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <MX_I2C1_Init+0x50>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_I2C1_Init+0x50>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_I2C1_Init+0x50>)
 8001432:	f001 f863 	bl	80024fc <HAL_I2C_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800143c:	f000 fa6c 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000204 	.word	0x20000204
 8001448:	40005400 	.word	0x40005400
 800144c:	000186a0 	.word	0x000186a0

08001450 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */
  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <MX_I2C2_Init+0x54>)
 8001458:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_I2C2_Init+0x50>)
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <MX_I2C2_Init+0x58>)
 800145e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_I2C2_Init+0x50>)
 800146e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001472:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_I2C2_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800148c:	4804      	ldr	r0, [pc, #16]	; (80014a0 <MX_I2C2_Init+0x50>)
 800148e:	f001 f835 	bl	80024fc <HAL_I2C_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001498:	f000 fa3e 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000258 	.word	0x20000258
 80014a4:	40005800 	.word	0x40005800
 80014a8:	000186a0 	.word	0x000186a0

080014ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_USART1_UART_Init+0x50>)
 80014b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014d2:	220c      	movs	r2, #12
 80014d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	; (80014f8 <MX_USART1_UART_Init+0x4c>)
 80014e4:	f002 febc 	bl	8004260 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014ee:	f000 fa13 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200002ac 	.word	0x200002ac
 80014fc:	40013800 	.word	0x40013800

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	4b14      	ldr	r3, [pc, #80]	; (8001558 <MX_GPIO_Init+0x58>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	4a13      	ldr	r2, [pc, #76]	; (8001558 <MX_GPIO_Init+0x58>)
 800150c:	f043 0320 	orr.w	r3, r3, #32
 8001510:	6193      	str	r3, [r2, #24]
 8001512:	4b11      	ldr	r3, [pc, #68]	; (8001558 <MX_GPIO_Init+0x58>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	f003 0320 	and.w	r3, r3, #32
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	4b0e      	ldr	r3, [pc, #56]	; (8001558 <MX_GPIO_Init+0x58>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	4a0d      	ldr	r2, [pc, #52]	; (8001558 <MX_GPIO_Init+0x58>)
 8001524:	f043 0308 	orr.w	r3, r3, #8
 8001528:	6193      	str	r3, [r2, #24]
 800152a:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <MX_GPIO_Init+0x58>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	4b08      	ldr	r3, [pc, #32]	; (8001558 <MX_GPIO_Init+0x58>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	4a07      	ldr	r2, [pc, #28]	; (8001558 <MX_GPIO_Init+0x58>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	6193      	str	r3, [r2, #24]
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <MX_GPIO_Init+0x58>)
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0304 	and.w	r3, r3, #4
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800154e:	bf00      	nop
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	40021000 	.word	0x40021000

0800155c <measure_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_measure_task */
void measure_task(void *argument)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af02      	add	r7, sp, #8
 8001562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
  for(;;)
  {
	a++;
 8001564:	4b49      	ldr	r3, [pc, #292]	; (800168c <measure_task+0x130>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	3301      	adds	r3, #1
 800156a:	4a48      	ldr	r2, [pc, #288]	; (800168c <measure_task+0x130>)
 800156c:	6013      	str	r3, [r2, #0]
	start_time_SHTC3 = HAL_GetTick();
 800156e:	f000 fc81 	bl	8001e74 <HAL_GetTick>
 8001572:	4603      	mov	r3, r0
 8001574:	4a46      	ldr	r2, [pc, #280]	; (8001690 <measure_task+0x134>)
 8001576:	6013      	str	r3, [r2, #0]
	uint16_t hex_ther;
	uint16_t hex_moisture;
	HAL_I2C_Master_Transmit(&hi2c1,SHTC3_ADDRESS, wakeup_cmd ,2, 500);
 8001578:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2302      	movs	r3, #2
 8001580:	4a44      	ldr	r2, [pc, #272]	; (8001694 <measure_task+0x138>)
 8001582:	21e0      	movs	r1, #224	; 0xe0
 8001584:	4844      	ldr	r0, [pc, #272]	; (8001698 <measure_task+0x13c>)
 8001586:	f001 f8fd 	bl	8002784 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 800158a:	2001      	movs	r0, #1
 800158c:	f000 fc7c 	bl	8001e88 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1,SHTC3_ADDRESS, measure_cmd ,2, 500);
 8001590:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	2302      	movs	r3, #2
 8001598:	4a40      	ldr	r2, [pc, #256]	; (800169c <measure_task+0x140>)
 800159a:	21e0      	movs	r1, #224	; 0xe0
 800159c:	483e      	ldr	r0, [pc, #248]	; (8001698 <measure_task+0x13c>)
 800159e:	f001 f8f1 	bl	8002784 <HAL_I2C_Master_Transmit>
	HAL_Delay(15);
 80015a2:	200f      	movs	r0, #15
 80015a4:	f000 fc70 	bl	8001e88 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1,SHTC3_ADDRESS, rev_buffer ,6,500);
 80015a8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	2306      	movs	r3, #6
 80015b0:	4a3b      	ldr	r2, [pc, #236]	; (80016a0 <measure_task+0x144>)
 80015b2:	21e0      	movs	r1, #224	; 0xe0
 80015b4:	4838      	ldr	r0, [pc, #224]	; (8001698 <measure_task+0x13c>)
 80015b6:	f001 f9e3 	bl	8002980 <HAL_I2C_Master_Receive>
	HAL_I2C_Master_Transmit(&hi2c1,SHTC3_ADDRESS, sleep_cmd ,2, 500);
 80015ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2302      	movs	r3, #2
 80015c2:	4a38      	ldr	r2, [pc, #224]	; (80016a4 <measure_task+0x148>)
 80015c4:	21e0      	movs	r1, #224	; 0xe0
 80015c6:	4834      	ldr	r0, [pc, #208]	; (8001698 <measure_task+0x13c>)
 80015c8:	f001 f8dc 	bl	8002784 <HAL_I2C_Master_Transmit>
	hex_ther = (rev_buffer[0]<<8)|rev_buffer[1];
 80015cc:	4b34      	ldr	r3, [pc, #208]	; (80016a0 <measure_task+0x144>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	021b      	lsls	r3, r3, #8
 80015d2:	b21a      	sxth	r2, r3
 80015d4:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <measure_task+0x144>)
 80015d6:	785b      	ldrb	r3, [r3, #1]
 80015d8:	b21b      	sxth	r3, r3
 80015da:	4313      	orrs	r3, r2
 80015dc:	b21b      	sxth	r3, r3
 80015de:	81fb      	strh	r3, [r7, #14]
	hex_moisture = (rev_buffer[3]<<8)|rev_buffer[4];
 80015e0:	4b2f      	ldr	r3, [pc, #188]	; (80016a0 <measure_task+0x144>)
 80015e2:	78db      	ldrb	r3, [r3, #3]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	b21a      	sxth	r2, r3
 80015e8:	4b2d      	ldr	r3, [pc, #180]	; (80016a0 <measure_task+0x144>)
 80015ea:	791b      	ldrb	r3, [r3, #4]
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	4313      	orrs	r3, r2
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	81bb      	strh	r3, [r7, #12]
	if (osSemaphoreAcquire(bin_semHandle, osWaitForever) == osOK) {
 80015f4:	4b2c      	ldr	r3, [pc, #176]	; (80016a8 <measure_task+0x14c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f04f 31ff 	mov.w	r1, #4294967295
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 fe6d 	bl	80052dc <osSemaphoreAcquire>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d12d      	bne.n	8001664 <measure_task+0x108>
		temperature = -45.0f + 175.0f * (float)hex_ther / 65535.0f;
 8001608:	89fb      	ldrh	r3, [r7, #14]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff faf2 	bl	8000bf4 <__aeabi_ui2f>
 8001610:	4603      	mov	r3, r0
 8001612:	4926      	ldr	r1, [pc, #152]	; (80016ac <measure_task+0x150>)
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fb45 	bl	8000ca4 <__aeabi_fmul>
 800161a:	4603      	mov	r3, r0
 800161c:	4924      	ldr	r1, [pc, #144]	; (80016b0 <measure_task+0x154>)
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fbf4 	bl	8000e0c <__aeabi_fdiv>
 8001624:	4603      	mov	r3, r0
 8001626:	4923      	ldr	r1, [pc, #140]	; (80016b4 <measure_task+0x158>)
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fa31 	bl	8000a90 <__aeabi_fsub>
 800162e:	4603      	mov	r3, r0
 8001630:	461a      	mov	r2, r3
 8001632:	4b21      	ldr	r3, [pc, #132]	; (80016b8 <measure_task+0x15c>)
 8001634:	601a      	str	r2, [r3, #0]
		humidity = 100.0f * (float)hex_moisture / 65535.0f;
 8001636:	89bb      	ldrh	r3, [r7, #12]
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fadb 	bl	8000bf4 <__aeabi_ui2f>
 800163e:	4603      	mov	r3, r0
 8001640:	491e      	ldr	r1, [pc, #120]	; (80016bc <measure_task+0x160>)
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fb2e 	bl	8000ca4 <__aeabi_fmul>
 8001648:	4603      	mov	r3, r0
 800164a:	4919      	ldr	r1, [pc, #100]	; (80016b0 <measure_task+0x154>)
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fbdd 	bl	8000e0c <__aeabi_fdiv>
 8001652:	4603      	mov	r3, r0
 8001654:	461a      	mov	r2, r3
 8001656:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <measure_task+0x164>)
 8001658:	601a      	str	r2, [r3, #0]
		// Release Semaphore
		osSemaphoreRelease(bin_semHandle);
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <measure_task+0x14c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f003 fe8e 	bl	8005380 <osSemaphoreRelease>
	}
	end_time_SHTC3 = HAL_GetTick();
 8001664:	f000 fc06 	bl	8001e74 <HAL_GetTick>
 8001668:	4603      	mov	r3, r0
 800166a:	4a16      	ldr	r2, [pc, #88]	; (80016c4 <measure_task+0x168>)
 800166c:	6013      	str	r3, [r2, #0]
	elapsed_time_SHTC3 = -(start_time_SHTC3 - end_time_SHTC3);
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <measure_task+0x168>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	4b07      	ldr	r3, [pc, #28]	; (8001690 <measure_task+0x134>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	4a13      	ldr	r2, [pc, #76]	; (80016c8 <measure_task+0x16c>)
 800167a:	6013      	str	r3, [r2, #0]
	osDelayUntil(start_time_SHTC3+250);
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <measure_task+0x134>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	33fa      	adds	r3, #250	; 0xfa
 8001682:	4618      	mov	r0, r3
 8001684:	f003 fd74 	bl	8005170 <osDelayUntil>
  {
 8001688:	e76c      	b.n	8001564 <measure_task+0x8>
 800168a:	bf00      	nop
 800168c:	20000304 	.word	0x20000304
 8001690:	20000334 	.word	0x20000334
 8001694:	20000004 	.word	0x20000004
 8001698:	20000204 	.word	0x20000204
 800169c:	20000008 	.word	0x20000008
 80016a0:	2000032c 	.word	0x2000032c
 80016a4:	2000000c 	.word	0x2000000c
 80016a8:	20000300 	.word	0x20000300
 80016ac:	432f0000 	.word	0x432f0000
 80016b0:	477fff00 	.word	0x477fff00
 80016b4:	42340000 	.word	0x42340000
 80016b8:	20000318 	.word	0x20000318
 80016bc:	42c80000 	.word	0x42c80000
 80016c0:	2000031c 	.word	0x2000031c
 80016c4:	20000338 	.word	0x20000338
 80016c8:	2000033c 	.word	0x2000033c

080016cc <write_clcd_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_write_clcd_task */
void write_clcd_task(void *argument)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	; 0x30
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN write_clcd_task */
  /* Infinite loop */
  for(;;)
  {
	c++;
 80016d4:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <write_clcd_task+0x128>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	3301      	adds	r3, #1
 80016da:	4a46      	ldr	r2, [pc, #280]	; (80017f4 <write_clcd_task+0x128>)
 80016dc:	6013      	str	r3, [r2, #0]
	start_time_CLCD = HAL_GetTick();
 80016de:	f000 fbc9 	bl	8001e74 <HAL_GetTick>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4a44      	ldr	r2, [pc, #272]	; (80017f8 <write_clcd_task+0x12c>)
 80016e6:	6013      	str	r3, [r2, #0]
	char lcd_line1[17];
	char lcd_line2[17];
	if (osSemaphoreAcquire(bin_semHandle, osWaitForever) == osOK) {
 80016e8:	4b44      	ldr	r3, [pc, #272]	; (80017fc <write_clcd_task+0x130>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 fdf3 	bl	80052dc <osSemaphoreAcquire>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d14f      	bne.n	800179c <write_clcd_task+0xd0>
		switch(DisplayMode){
 80016fc:	4b40      	ldr	r3, [pc, #256]	; (8001800 <write_clcd_task+0x134>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d006      	beq.n	8001714 <write_clcd_task+0x48>
 8001706:	2b02      	cmp	r3, #2
 8001708:	dc43      	bgt.n	8001792 <write_clcd_task+0xc6>
 800170a:	2b00      	cmp	r3, #0
 800170c:	d02e      	beq.n	800176c <write_clcd_task+0xa0>
 800170e:	2b01      	cmp	r3, #1
 8001710:	d019      	beq.n	8001746 <write_clcd_task+0x7a>
 8001712:	e03e      	b.n	8001792 <write_clcd_task+0xc6>
			case DISPLAY_ALL:
				sprintf(lcd_line2, "Humidity: %.2f%%", humidity);
 8001714:	4b3b      	ldr	r3, [pc, #236]	; (8001804 <write_clcd_task+0x138>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe fe85 	bl	8000428 <__aeabi_f2d>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	f107 0008 	add.w	r0, r7, #8
 8001726:	4938      	ldr	r1, [pc, #224]	; (8001808 <write_clcd_task+0x13c>)
 8001728:	f007 fc3c 	bl	8008fa4 <siprintf>
				sprintf(lcd_line1, "Temp: %.2f C   ",temperature);
 800172c:	4b37      	ldr	r3, [pc, #220]	; (800180c <write_clcd_task+0x140>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fe79 	bl	8000428 <__aeabi_f2d>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	f107 001c 	add.w	r0, r7, #28
 800173e:	4934      	ldr	r1, [pc, #208]	; (8001810 <write_clcd_task+0x144>)
 8001740:	f007 fc30 	bl	8008fa4 <siprintf>
				break;
 8001744:	e025      	b.n	8001792 <write_clcd_task+0xc6>
			case DISPLAY_HUMID:
				sprintf(lcd_line1, "Humidity: %.2f%%", humidity);
 8001746:	4b2f      	ldr	r3, [pc, #188]	; (8001804 <write_clcd_task+0x138>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe fe6c 	bl	8000428 <__aeabi_f2d>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	f107 001c 	add.w	r0, r7, #28
 8001758:	492b      	ldr	r1, [pc, #172]	; (8001808 <write_clcd_task+0x13c>)
 800175a:	f007 fc23 	bl	8008fa4 <siprintf>
				sprintf(lcd_line2, "                ");
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	492c      	ldr	r1, [pc, #176]	; (8001814 <write_clcd_task+0x148>)
 8001764:	4618      	mov	r0, r3
 8001766:	f007 fc1d 	bl	8008fa4 <siprintf>
				break;
 800176a:	e012      	b.n	8001792 <write_clcd_task+0xc6>
			case DISPLAY_TEMP:
				sprintf(lcd_line1, "Temp: %.2f C   ",temperature);
 800176c:	4b27      	ldr	r3, [pc, #156]	; (800180c <write_clcd_task+0x140>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fe59 	bl	8000428 <__aeabi_f2d>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	f107 001c 	add.w	r0, r7, #28
 800177e:	4924      	ldr	r1, [pc, #144]	; (8001810 <write_clcd_task+0x144>)
 8001780:	f007 fc10 	bl	8008fa4 <siprintf>
				sprintf(lcd_line2, "                ");
 8001784:	f107 0308 	add.w	r3, r7, #8
 8001788:	4922      	ldr	r1, [pc, #136]	; (8001814 <write_clcd_task+0x148>)
 800178a:	4618      	mov	r0, r3
 800178c:	f007 fc0a 	bl	8008fa4 <siprintf>
				break;
 8001790:	bf00      	nop
		}
		// Release Semaphore
		osSemaphoreRelease(bin_semHandle);
 8001792:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <write_clcd_task+0x130>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f003 fdf2 	bl	8005380 <osSemaphoreRelease>
	}
	CLCD_I2C_SetCursor(&LCD1,0,0);
 800179c:	2200      	movs	r2, #0
 800179e:	2100      	movs	r1, #0
 80017a0:	481d      	ldr	r0, [pc, #116]	; (8001818 <write_clcd_task+0x14c>)
 80017a2:	f7ff fca3 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_line1);
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	4619      	mov	r1, r3
 80017ac:	481a      	ldr	r0, [pc, #104]	; (8001818 <write_clcd_task+0x14c>)
 80017ae:	f7ff fcf0 	bl	8001192 <CLCD_I2C_WriteString>
	CLCD_I2C_SetCursor(&LCD1,0,1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	2100      	movs	r1, #0
 80017b6:	4818      	ldr	r0, [pc, #96]	; (8001818 <write_clcd_task+0x14c>)
 80017b8:	f7ff fc98 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_line2);
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	4619      	mov	r1, r3
 80017c2:	4815      	ldr	r0, [pc, #84]	; (8001818 <write_clcd_task+0x14c>)
 80017c4:	f7ff fce5 	bl	8001192 <CLCD_I2C_WriteString>
	end_time_CLCD = HAL_GetTick();
 80017c8:	f000 fb54 	bl	8001e74 <HAL_GetTick>
 80017cc:	4603      	mov	r3, r0
 80017ce:	4a13      	ldr	r2, [pc, #76]	; (800181c <write_clcd_task+0x150>)
 80017d0:	6013      	str	r3, [r2, #0]
	elapsed_time_CLCD = -(start_time_CLCD - end_time_CLCD);
 80017d2:	4b12      	ldr	r3, [pc, #72]	; (800181c <write_clcd_task+0x150>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <write_clcd_task+0x12c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	4a10      	ldr	r2, [pc, #64]	; (8001820 <write_clcd_task+0x154>)
 80017de:	6013      	str	r3, [r2, #0]
	osDelayUntil(start_time_CLCD+5000);
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <write_clcd_task+0x12c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80017e8:	3308      	adds	r3, #8
 80017ea:	4618      	mov	r0, r3
 80017ec:	f003 fcc0 	bl	8005170 <osDelayUntil>
  {
 80017f0:	e770      	b.n	80016d4 <write_clcd_task+0x8>
 80017f2:	bf00      	nop
 80017f4:	2000030c 	.word	0x2000030c
 80017f8:	20000340 	.word	0x20000340
 80017fc:	20000300 	.word	0x20000300
 8001800:	20000000 	.word	0x20000000
 8001804:	2000031c 	.word	0x2000031c
 8001808:	0800b318 	.word	0x0800b318
 800180c:	20000318 	.word	0x20000318
 8001810:	0800b32c 	.word	0x0800b32c
 8001814:	0800b33c 	.word	0x0800b33c
 8001818:	20000320 	.word	0x20000320
 800181c:	20000344 	.word	0x20000344
 8001820:	20000348 	.word	0x20000348

08001824 <send_uart_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_send_uart_task */
void send_uart_task(void *argument)
{
 8001824:	b5b0      	push	{r4, r5, r7, lr}
 8001826:	b094      	sub	sp, #80	; 0x50
 8001828:	af02      	add	r7, sp, #8
 800182a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN send_uart_task */
  /* Infinite loop */
  for(;;)
  {
	b++;
 800182c:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <send_uart_task+0xac>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	3301      	adds	r3, #1
 8001832:	4a27      	ldr	r2, [pc, #156]	; (80018d0 <send_uart_task+0xac>)
 8001834:	6013      	str	r3, [r2, #0]
	start_time_UART = HAL_GetTick();
 8001836:	f000 fb1d 	bl	8001e74 <HAL_GetTick>
 800183a:	4603      	mov	r3, r0
 800183c:	4a25      	ldr	r2, [pc, #148]	; (80018d4 <send_uart_task+0xb0>)
 800183e:	6013      	str	r3, [r2, #0]
	if (osSemaphoreAcquire(bin_semHandle, osWaitForever) == osOK) {
 8001840:	4b25      	ldr	r3, [pc, #148]	; (80018d8 <send_uart_task+0xb4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f04f 31ff 	mov.w	r1, #4294967295
 8001848:	4618      	mov	r0, r3
 800184a:	f003 fd47 	bl	80052dc <osSemaphoreAcquire>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d129      	bne.n	80018a8 <send_uart_task+0x84>
	char data[64];
		sprintf(data, "Temperature: %.2f C, Humidity: %.2f%%\r\n", temperature, humidity);
 8001854:	4b21      	ldr	r3, [pc, #132]	; (80018dc <send_uart_task+0xb8>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fde5 	bl	8000428 <__aeabi_f2d>
 800185e:	4604      	mov	r4, r0
 8001860:	460d      	mov	r5, r1
 8001862:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <send_uart_task+0xbc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fdde 	bl	8000428 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	f107 0008 	add.w	r0, r7, #8
 8001874:	e9cd 2300 	strd	r2, r3, [sp]
 8001878:	4622      	mov	r2, r4
 800187a:	462b      	mov	r3, r5
 800187c:	4919      	ldr	r1, [pc, #100]	; (80018e4 <send_uart_task+0xc0>)
 800187e:	f007 fb91 	bl	8008fa4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fc62 	bl	8000150 <strlen>
 800188c:	4603      	mov	r3, r0
 800188e:	b29a      	uxth	r2, r3
 8001890:	f107 0108 	add.w	r1, r7, #8
 8001894:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001898:	4813      	ldr	r0, [pc, #76]	; (80018e8 <send_uart_task+0xc4>)
 800189a:	f002 fd31 	bl	8004300 <HAL_UART_Transmit>

		// Release Semaphore
		osSemaphoreRelease(bin_semHandle);
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <send_uart_task+0xb4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fd6c 	bl	8005380 <osSemaphoreRelease>
	}
	end_time_UART = HAL_GetTick();
 80018a8:	f000 fae4 	bl	8001e74 <HAL_GetTick>
 80018ac:	4603      	mov	r3, r0
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <send_uart_task+0xc8>)
 80018b0:	6013      	str	r3, [r2, #0]
	elapsed_time_UART = -(start_time_UART - end_time_UART);
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <send_uart_task+0xc8>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <send_uart_task+0xb0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <send_uart_task+0xcc>)
 80018be:	6013      	str	r3, [r2, #0]
	osDelayUntil(start_time_UART+1000);
 80018c0:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <send_uart_task+0xb0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80018c8:	4618      	mov	r0, r3
 80018ca:	f003 fc51 	bl	8005170 <osDelayUntil>
	b++;
 80018ce:	e7ad      	b.n	800182c <send_uart_task+0x8>
 80018d0:	20000308 	.word	0x20000308
 80018d4:	2000034c 	.word	0x2000034c
 80018d8:	20000300 	.word	0x20000300
 80018dc:	20000318 	.word	0x20000318
 80018e0:	2000031c 	.word	0x2000031c
 80018e4:	0800b350 	.word	0x0800b350
 80018e8:	200002ac 	.word	0x200002ac
 80018ec:	20000350 	.word	0x20000350
 80018f0:	20000354 	.word	0x20000354

080018f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a04      	ldr	r2, [pc, #16]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d101      	bne.n	800190a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001906:	f000 faa3 	bl	8001e50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40012c00 	.word	0x40012c00

08001918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800191c:	b672      	cpsid	i
}
 800191e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001920:	e7fe      	b.n	8001920 <Error_Handler+0x8>
	...

08001924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <HAL_MspInit+0x68>)
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	4a17      	ldr	r2, [pc, #92]	; (800198c <HAL_MspInit+0x68>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6193      	str	r3, [r2, #24]
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <HAL_MspInit+0x68>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_MspInit+0x68>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	4a11      	ldr	r2, [pc, #68]	; (800198c <HAL_MspInit+0x68>)
 8001948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800194c:	61d3      	str	r3, [r2, #28]
 800194e:	4b0f      	ldr	r3, [pc, #60]	; (800198c <HAL_MspInit+0x68>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	210f      	movs	r1, #15
 800195e:	f06f 0001 	mvn.w	r0, #1
 8001962:	f000 fb6a 	bl	800203a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_MspInit+0x6c>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	4a04      	ldr	r2, [pc, #16]	; (8001990 <HAL_MspInit+0x6c>)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	40010000 	.word	0x40010000

08001994 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a2b      	ldr	r2, [pc, #172]	; (8001a5c <HAL_I2C_MspInit+0xc8>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d124      	bne.n	80019fe <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b4:	4b2a      	ldr	r3, [pc, #168]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a29      	ldr	r2, [pc, #164]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019ba:	f043 0308 	orr.w	r3, r3, #8
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b27      	ldr	r3, [pc, #156]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SHTC3_SCL_Pin|SHTC3_SDA_Pin;
 80019cc:	23c0      	movs	r3, #192	; 0xc0
 80019ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019d0:	2312      	movs	r3, #18
 80019d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d8:	f107 0318 	add.w	r3, r7, #24
 80019dc:	4619      	mov	r1, r3
 80019de:	4821      	ldr	r0, [pc, #132]	; (8001a64 <HAL_I2C_MspInit+0xd0>)
 80019e0:	f000 fc08 	bl	80021f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019e4:	4b1e      	ldr	r3, [pc, #120]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	4a1d      	ldr	r2, [pc, #116]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019ee:	61d3      	str	r3, [r2, #28]
 80019f0:	4b1b      	ldr	r3, [pc, #108]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80019fc:	e029      	b.n	8001a52 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a19      	ldr	r2, [pc, #100]	; (8001a68 <HAL_I2C_MspInit+0xd4>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d124      	bne.n	8001a52 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a08:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a0e:	f043 0308 	orr.w	r3, r3, #8
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0308 	and.w	r3, r3, #8
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001a20:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a26:	2312      	movs	r3, #18
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2e:	f107 0318 	add.w	r3, r7, #24
 8001a32:	4619      	mov	r1, r3
 8001a34:	480b      	ldr	r0, [pc, #44]	; (8001a64 <HAL_I2C_MspInit+0xd0>)
 8001a36:	f000 fbdd 	bl	80021f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a3a:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4a08      	ldr	r2, [pc, #32]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a44:	61d3      	str	r3, [r2, #28]
 8001a46:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <HAL_I2C_MspInit+0xcc>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
}
 8001a52:	bf00      	nop
 8001a54:	3728      	adds	r7, #40	; 0x28
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40005400 	.word	0x40005400
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40010c00 	.word	0x40010c00
 8001a68:	40005800 	.word	0x40005800

08001a6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b088      	sub	sp, #32
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a20      	ldr	r2, [pc, #128]	; (8001b08 <HAL_UART_MspInit+0x9c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d139      	bne.n	8001b00 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a1e      	ldr	r2, [pc, #120]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa4:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a18      	ldr	r2, [pc, #96]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001aaa:	f043 0304 	orr.w	r3, r3, #4
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <HAL_UART_MspInit+0xa0>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001abc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ac0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aca:	f107 0310 	add.w	r3, r7, #16
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480f      	ldr	r0, [pc, #60]	; (8001b10 <HAL_UART_MspInit+0xa4>)
 8001ad2:	f000 fb8f 	bl	80021f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ada:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4809      	ldr	r0, [pc, #36]	; (8001b10 <HAL_UART_MspInit+0xa4>)
 8001aec:	f000 fb82 	bl	80021f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2105      	movs	r1, #5
 8001af4:	2025      	movs	r0, #37	; 0x25
 8001af6:	f000 faa0 	bl	800203a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001afa:	2025      	movs	r0, #37	; 0x25
 8001afc:	f000 fab9 	bl	8002072 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b00:	bf00      	nop
 8001b02:	3720      	adds	r7, #32
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40013800 	.word	0x40013800
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010800 	.word	0x40010800

08001b14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08c      	sub	sp, #48	; 0x30
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b24:	2300      	movs	r3, #0
 8001b26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <HAL_InitTick+0xd0>)
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	4a2d      	ldr	r2, [pc, #180]	; (8001be4 <HAL_InitTick+0xd0>)
 8001b30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b34:	6193      	str	r3, [r2, #24]
 8001b36:	4b2b      	ldr	r3, [pc, #172]	; (8001be4 <HAL_InitTick+0xd0>)
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b42:	f107 020c 	add.w	r2, r7, #12
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f002 f8fb 	bl	8003d48 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b52:	f002 f8e5 	bl	8003d20 <HAL_RCC_GetPCLK2Freq>
 8001b56:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	4a23      	ldr	r2, [pc, #140]	; (8001be8 <HAL_InitTick+0xd4>)
 8001b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b60:	0c9b      	lsrs	r3, r3, #18
 8001b62:	3b01      	subs	r3, #1
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b66:	4b21      	ldr	r3, [pc, #132]	; (8001bec <HAL_InitTick+0xd8>)
 8001b68:	4a21      	ldr	r2, [pc, #132]	; (8001bf0 <HAL_InitTick+0xdc>)
 8001b6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	; (8001bec <HAL_InitTick+0xd8>)
 8001b6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b72:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b74:	4a1d      	ldr	r2, [pc, #116]	; (8001bec <HAL_InitTick+0xd8>)
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b7a:	4b1c      	ldr	r3, [pc, #112]	; (8001bec <HAL_InitTick+0xd8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b80:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <HAL_InitTick+0xd8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <HAL_InitTick+0xd8>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001b8c:	4817      	ldr	r0, [pc, #92]	; (8001bec <HAL_InitTick+0xd8>)
 8001b8e:	f002 f929 	bl	8003de4 <HAL_TIM_Base_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001b98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d11b      	bne.n	8001bd8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ba0:	4812      	ldr	r0, [pc, #72]	; (8001bec <HAL_InitTick+0xd8>)
 8001ba2:	f002 f977 	bl	8003e94 <HAL_TIM_Base_Start_IT>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001bac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d111      	bne.n	8001bd8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001bb4:	2019      	movs	r0, #25
 8001bb6:	f000 fa5c 	bl	8002072 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b0f      	cmp	r3, #15
 8001bbe:	d808      	bhi.n	8001bd2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	2019      	movs	r0, #25
 8001bc6:	f000 fa38 	bl	800203a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_InitTick+0xe0>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	e002      	b.n	8001bd8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3730      	adds	r7, #48	; 0x30
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40021000 	.word	0x40021000
 8001be8:	431bde83 	.word	0x431bde83
 8001bec:	20000358 	.word	0x20000358
 8001bf0:	40012c00 	.word	0x40012c00
 8001bf4:	20000014 	.word	0x20000014

08001bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bfc:	e7fe      	b.n	8001bfc <NMI_Handler+0x4>

08001bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c02:	e7fe      	b.n	8001c02 <HardFault_Handler+0x4>

08001c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <MemManage_Handler+0x4>

08001c0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c0e:	e7fe      	b.n	8001c0e <BusFault_Handler+0x4>

08001c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <UsageFault_Handler+0x4>

08001c16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
	...

08001c24 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <TIM1_UP_IRQHandler+0x10>)
 8001c2a:	f002 f985 	bl	8003f38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000358 	.word	0x20000358

08001c38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <USART1_IRQHandler+0x10>)
 8001c3e:	f002 fc0f 	bl	8004460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200002ac 	.word	0x200002ac

08001c4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return 1;
 8001c50:	2301      	movs	r3, #1
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <_kill>:

int _kill(int pid, int sig)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c64:	f007 fae8 	bl	8009238 <__errno>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2216      	movs	r2, #22
 8001c6c:	601a      	str	r2, [r3, #0]
  return -1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <_exit>:

void _exit (int status)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c82:	f04f 31ff 	mov.w	r1, #4294967295
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffe7 	bl	8001c5a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c8c:	e7fe      	b.n	8001c8c <_exit+0x12>

08001c8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b086      	sub	sp, #24
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	e00a      	b.n	8001cb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ca0:	f3af 8000 	nop.w
 8001ca4:	4601      	mov	r1, r0
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	1c5a      	adds	r2, r3, #1
 8001caa:	60ba      	str	r2, [r7, #8]
 8001cac:	b2ca      	uxtb	r2, r1
 8001cae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	dbf0      	blt.n	8001ca0 <_read+0x12>
  }

  return len;
 8001cbe:	687b      	ldr	r3, [r7, #4]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	e009      	b.n	8001cee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	1c5a      	adds	r2, r3, #1
 8001cde:	60ba      	str	r2, [r7, #8]
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	3301      	adds	r3, #1
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	dbf1      	blt.n	8001cda <_write+0x12>
  }
  return len;
 8001cf6:	687b      	ldr	r3, [r7, #4]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_close>:

int _close(int file)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d26:	605a      	str	r2, [r3, #4]
  return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <_isatty>:

int _isatty(int file)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d68:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <_sbrk+0x5c>)
 8001d6a:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <_sbrk+0x60>)
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <_sbrk+0x64>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <_sbrk+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d207      	bcs.n	8001da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d90:	f007 fa52 	bl	8009238 <__errno>
 8001d94:	4603      	mov	r3, r0
 8001d96:	220c      	movs	r2, #12
 8001d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e009      	b.n	8001db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <_sbrk+0x64>)
 8001db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db2:	68fb      	ldr	r3, [r7, #12]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20005000 	.word	0x20005000
 8001dc0:	00000400 	.word	0x00000400
 8001dc4:	200003a0 	.word	0x200003a0
 8001dc8:	20001e48 	.word	0x20001e48

08001dcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dd8:	f7ff fff8 	bl	8001dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ddc:	480b      	ldr	r0, [pc, #44]	; (8001e0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dde:	490c      	ldr	r1, [pc, #48]	; (8001e10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001de0:	4a0c      	ldr	r2, [pc, #48]	; (8001e14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001de4:	e002      	b.n	8001dec <LoopCopyDataInit>

08001de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dea:	3304      	adds	r3, #4

08001dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001df0:	d3f9      	bcc.n	8001de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001df2:	4a09      	ldr	r2, [pc, #36]	; (8001e18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001df4:	4c09      	ldr	r4, [pc, #36]	; (8001e1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df8:	e001      	b.n	8001dfe <LoopFillZerobss>

08001dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dfc:	3204      	adds	r2, #4

08001dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e00:	d3fb      	bcc.n	8001dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e02:	f007 fa1f 	bl	8009244 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e06:	f7ff fa45 	bl	8001294 <main>
  bx lr
 8001e0a:	4770      	bx	lr
  ldr r0, =_sdata
 8001e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e10:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001e14:	0800b7ac 	.word	0x0800b7ac
  ldr r2, =_sbss
 8001e18:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001e1c:	20001e44 	.word	0x20001e44

08001e20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC1_2_IRQHandler>
	...

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <HAL_Init+0x28>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <HAL_Init+0x28>)
 8001e2e:	f043 0310 	orr.w	r3, r3, #16
 8001e32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e34:	2003      	movs	r0, #3
 8001e36:	f000 f8f5 	bl	8002024 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e3a:	200f      	movs	r0, #15
 8001e3c:	f7ff fe6a 	bl	8001b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e40:	f7ff fd70 	bl	8001924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40022000 	.word	0x40022000

08001e50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e54:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <HAL_IncTick+0x1c>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_IncTick+0x20>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a03      	ldr	r2, [pc, #12]	; (8001e70 <HAL_IncTick+0x20>)
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr
 8001e6c:	20000018 	.word	0x20000018
 8001e70:	200003a4 	.word	0x200003a4

08001e74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;
 8001e78:	4b02      	ldr	r3, [pc, #8]	; (8001e84 <HAL_GetTick+0x10>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	200003a4 	.word	0x200003a4

08001e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff fff0 	bl	8001e74 <HAL_GetTick>
 8001e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea0:	d005      	beq.n	8001eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_Delay+0x44>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eae:	bf00      	nop
 8001eb0:	f7ff ffe0 	bl	8001e74 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d8f7      	bhi.n	8001eb0 <HAL_Delay+0x28>
  {
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000018 	.word	0x20000018

08001ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	; (8001f14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eec:	4013      	ands	r3, r2
 8001eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f02:	4a04      	ldr	r2, [pc, #16]	; (8001f14 <__NVIC_SetPriorityGrouping+0x44>)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	60d3      	str	r3, [r2, #12]
}
 8001f08:	bf00      	nop
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bc80      	pop	{r7}
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f1c:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <__NVIC_GetPriorityGrouping+0x18>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	0a1b      	lsrs	r3, r3, #8
 8001f22:	f003 0307 	and.w	r3, r3, #7
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	db0b      	blt.n	8001f5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f003 021f 	and.w	r2, r3, #31
 8001f4c:	4906      	ldr	r1, [pc, #24]	; (8001f68 <__NVIC_EnableIRQ+0x34>)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	095b      	lsrs	r3, r3, #5
 8001f54:	2001      	movs	r0, #1
 8001f56:	fa00 f202 	lsl.w	r2, r0, r2
 8001f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	e000e100 	.word	0xe000e100

08001f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	6039      	str	r1, [r7, #0]
 8001f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	db0a      	blt.n	8001f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	490c      	ldr	r1, [pc, #48]	; (8001fb8 <__NVIC_SetPriority+0x4c>)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	0112      	lsls	r2, r2, #4
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	440b      	add	r3, r1
 8001f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f94:	e00a      	b.n	8001fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	4908      	ldr	r1, [pc, #32]	; (8001fbc <__NVIC_SetPriority+0x50>)
 8001f9c:	79fb      	ldrb	r3, [r7, #7]
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	3b04      	subs	r3, #4
 8001fa4:	0112      	lsls	r2, r2, #4
 8001fa6:	b2d2      	uxtb	r2, r2
 8001fa8:	440b      	add	r3, r1
 8001faa:	761a      	strb	r2, [r3, #24]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	e000e100 	.word	0xe000e100
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b089      	sub	sp, #36	; 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f1c3 0307 	rsb	r3, r3, #7
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	bf28      	it	cs
 8001fde:	2304      	movcs	r3, #4
 8001fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	2b06      	cmp	r3, #6
 8001fe8:	d902      	bls.n	8001ff0 <NVIC_EncodePriority+0x30>
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3b03      	subs	r3, #3
 8001fee:	e000      	b.n	8001ff2 <NVIC_EncodePriority+0x32>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43da      	mvns	r2, r3
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	401a      	ands	r2, r3
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002008:	f04f 31ff 	mov.w	r1, #4294967295
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	fa01 f303 	lsl.w	r3, r1, r3
 8002012:	43d9      	mvns	r1, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	4313      	orrs	r3, r2
         );
}
 800201a:	4618      	mov	r0, r3
 800201c:	3724      	adds	r7, #36	; 0x24
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ff4f 	bl	8001ed0 <__NVIC_SetPriorityGrouping>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800203a:	b580      	push	{r7, lr}
 800203c:	b086      	sub	sp, #24
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
 8002046:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800204c:	f7ff ff64 	bl	8001f18 <__NVIC_GetPriorityGrouping>
 8002050:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff ffb2 	bl	8001fc0 <NVIC_EncodePriority>
 800205c:	4602      	mov	r2, r0
 800205e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002062:	4611      	mov	r1, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff81 	bl	8001f6c <__NVIC_SetPriority>
}
 800206a:	bf00      	nop
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	4603      	mov	r3, r0
 800207a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800207c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ff57 	bl	8001f34 <__NVIC_EnableIRQ>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d008      	beq.n	80020b8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2204      	movs	r2, #4
 80020aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e020      	b.n	80020fa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 020e 	bic.w	r2, r2, #14
 80020c6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e0:	2101      	movs	r1, #1
 80020e2:	fa01 f202 	lsl.w	r2, r1, r2
 80020e6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d005      	beq.n	8002128 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2204      	movs	r2, #4
 8002120:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	73fb      	strb	r3, [r7, #15]
 8002126:	e051      	b.n	80021cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 020e 	bic.w	r2, r2, #14
 8002136:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0201 	bic.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a22      	ldr	r2, [pc, #136]	; (80021d8 <HAL_DMA_Abort_IT+0xd4>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d029      	beq.n	80021a6 <HAL_DMA_Abort_IT+0xa2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a21      	ldr	r2, [pc, #132]	; (80021dc <HAL_DMA_Abort_IT+0xd8>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d022      	beq.n	80021a2 <HAL_DMA_Abort_IT+0x9e>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1f      	ldr	r2, [pc, #124]	; (80021e0 <HAL_DMA_Abort_IT+0xdc>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d01a      	beq.n	800219c <HAL_DMA_Abort_IT+0x98>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a1e      	ldr	r2, [pc, #120]	; (80021e4 <HAL_DMA_Abort_IT+0xe0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d012      	beq.n	8002196 <HAL_DMA_Abort_IT+0x92>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a1c      	ldr	r2, [pc, #112]	; (80021e8 <HAL_DMA_Abort_IT+0xe4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00a      	beq.n	8002190 <HAL_DMA_Abort_IT+0x8c>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1b      	ldr	r2, [pc, #108]	; (80021ec <HAL_DMA_Abort_IT+0xe8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d102      	bne.n	800218a <HAL_DMA_Abort_IT+0x86>
 8002184:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002188:	e00e      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 800218a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800218e:	e00b      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 8002190:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002194:	e008      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 8002196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800219a:	e005      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 800219c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021a0:	e002      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 80021a2:	2310      	movs	r3, #16
 80021a4:	e000      	b.n	80021a8 <HAL_DMA_Abort_IT+0xa4>
 80021a6:	2301      	movs	r3, #1
 80021a8:	4a11      	ldr	r2, [pc, #68]	; (80021f0 <HAL_DMA_Abort_IT+0xec>)
 80021aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	4798      	blx	r3
    } 
  }
  return status;
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40020008 	.word	0x40020008
 80021dc:	4002001c 	.word	0x4002001c
 80021e0:	40020030 	.word	0x40020030
 80021e4:	40020044 	.word	0x40020044
 80021e8:	40020058 	.word	0x40020058
 80021ec:	4002006c 	.word	0x4002006c
 80021f0:	40020000 	.word	0x40020000

080021f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b08b      	sub	sp, #44	; 0x2c
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021fe:	2300      	movs	r3, #0
 8002200:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002206:	e169      	b.n	80024dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002208:	2201      	movs	r2, #1
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	69fa      	ldr	r2, [r7, #28]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	429a      	cmp	r2, r3
 8002222:	f040 8158 	bne.w	80024d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4a9a      	ldr	r2, [pc, #616]	; (8002494 <HAL_GPIO_Init+0x2a0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d05e      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
 8002230:	4a98      	ldr	r2, [pc, #608]	; (8002494 <HAL_GPIO_Init+0x2a0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d875      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 8002236:	4a98      	ldr	r2, [pc, #608]	; (8002498 <HAL_GPIO_Init+0x2a4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d058      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
 800223c:	4a96      	ldr	r2, [pc, #600]	; (8002498 <HAL_GPIO_Init+0x2a4>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d86f      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 8002242:	4a96      	ldr	r2, [pc, #600]	; (800249c <HAL_GPIO_Init+0x2a8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d052      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
 8002248:	4a94      	ldr	r2, [pc, #592]	; (800249c <HAL_GPIO_Init+0x2a8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d869      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 800224e:	4a94      	ldr	r2, [pc, #592]	; (80024a0 <HAL_GPIO_Init+0x2ac>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d04c      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
 8002254:	4a92      	ldr	r2, [pc, #584]	; (80024a0 <HAL_GPIO_Init+0x2ac>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d863      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 800225a:	4a92      	ldr	r2, [pc, #584]	; (80024a4 <HAL_GPIO_Init+0x2b0>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d046      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
 8002260:	4a90      	ldr	r2, [pc, #576]	; (80024a4 <HAL_GPIO_Init+0x2b0>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d85d      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 8002266:	2b12      	cmp	r3, #18
 8002268:	d82a      	bhi.n	80022c0 <HAL_GPIO_Init+0xcc>
 800226a:	2b12      	cmp	r3, #18
 800226c:	d859      	bhi.n	8002322 <HAL_GPIO_Init+0x12e>
 800226e:	a201      	add	r2, pc, #4	; (adr r2, 8002274 <HAL_GPIO_Init+0x80>)
 8002270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002274:	080022ef 	.word	0x080022ef
 8002278:	080022c9 	.word	0x080022c9
 800227c:	080022db 	.word	0x080022db
 8002280:	0800231d 	.word	0x0800231d
 8002284:	08002323 	.word	0x08002323
 8002288:	08002323 	.word	0x08002323
 800228c:	08002323 	.word	0x08002323
 8002290:	08002323 	.word	0x08002323
 8002294:	08002323 	.word	0x08002323
 8002298:	08002323 	.word	0x08002323
 800229c:	08002323 	.word	0x08002323
 80022a0:	08002323 	.word	0x08002323
 80022a4:	08002323 	.word	0x08002323
 80022a8:	08002323 	.word	0x08002323
 80022ac:	08002323 	.word	0x08002323
 80022b0:	08002323 	.word	0x08002323
 80022b4:	08002323 	.word	0x08002323
 80022b8:	080022d1 	.word	0x080022d1
 80022bc:	080022e5 	.word	0x080022e5
 80022c0:	4a79      	ldr	r2, [pc, #484]	; (80024a8 <HAL_GPIO_Init+0x2b4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d013      	beq.n	80022ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022c6:	e02c      	b.n	8002322 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	623b      	str	r3, [r7, #32]
          break;
 80022ce:	e029      	b.n	8002324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	3304      	adds	r3, #4
 80022d6:	623b      	str	r3, [r7, #32]
          break;
 80022d8:	e024      	b.n	8002324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	3308      	adds	r3, #8
 80022e0:	623b      	str	r3, [r7, #32]
          break;
 80022e2:	e01f      	b.n	8002324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	330c      	adds	r3, #12
 80022ea:	623b      	str	r3, [r7, #32]
          break;
 80022ec:	e01a      	b.n	8002324 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d102      	bne.n	80022fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022f6:	2304      	movs	r3, #4
 80022f8:	623b      	str	r3, [r7, #32]
          break;
 80022fa:	e013      	b.n	8002324 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d105      	bne.n	8002310 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002304:	2308      	movs	r3, #8
 8002306:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69fa      	ldr	r2, [r7, #28]
 800230c:	611a      	str	r2, [r3, #16]
          break;
 800230e:	e009      	b.n	8002324 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002310:	2308      	movs	r3, #8
 8002312:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69fa      	ldr	r2, [r7, #28]
 8002318:	615a      	str	r2, [r3, #20]
          break;
 800231a:	e003      	b.n	8002324 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800231c:	2300      	movs	r3, #0
 800231e:	623b      	str	r3, [r7, #32]
          break;
 8002320:	e000      	b.n	8002324 <HAL_GPIO_Init+0x130>
          break;
 8002322:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	2bff      	cmp	r3, #255	; 0xff
 8002328:	d801      	bhi.n	800232e <HAL_GPIO_Init+0x13a>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	e001      	b.n	8002332 <HAL_GPIO_Init+0x13e>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3304      	adds	r3, #4
 8002332:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	2bff      	cmp	r3, #255	; 0xff
 8002338:	d802      	bhi.n	8002340 <HAL_GPIO_Init+0x14c>
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	e002      	b.n	8002346 <HAL_GPIO_Init+0x152>
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	3b08      	subs	r3, #8
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	210f      	movs	r1, #15
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	401a      	ands	r2, r3
 8002358:	6a39      	ldr	r1, [r7, #32]
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	fa01 f303 	lsl.w	r3, r1, r3
 8002360:	431a      	orrs	r2, r3
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 80b1 	beq.w	80024d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002374:	4b4d      	ldr	r3, [pc, #308]	; (80024ac <HAL_GPIO_Init+0x2b8>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	4a4c      	ldr	r2, [pc, #304]	; (80024ac <HAL_GPIO_Init+0x2b8>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	6193      	str	r3, [r2, #24]
 8002380:	4b4a      	ldr	r3, [pc, #296]	; (80024ac <HAL_GPIO_Init+0x2b8>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800238c:	4a48      	ldr	r2, [pc, #288]	; (80024b0 <HAL_GPIO_Init+0x2bc>)
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	089b      	lsrs	r3, r3, #2
 8002392:	3302      	adds	r3, #2
 8002394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002398:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	f003 0303 	and.w	r3, r3, #3
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	220f      	movs	r2, #15
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4013      	ands	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a40      	ldr	r2, [pc, #256]	; (80024b4 <HAL_GPIO_Init+0x2c0>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d013      	beq.n	80023e0 <HAL_GPIO_Init+0x1ec>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a3f      	ldr	r2, [pc, #252]	; (80024b8 <HAL_GPIO_Init+0x2c4>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d00d      	beq.n	80023dc <HAL_GPIO_Init+0x1e8>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a3e      	ldr	r2, [pc, #248]	; (80024bc <HAL_GPIO_Init+0x2c8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d007      	beq.n	80023d8 <HAL_GPIO_Init+0x1e4>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a3d      	ldr	r2, [pc, #244]	; (80024c0 <HAL_GPIO_Init+0x2cc>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d101      	bne.n	80023d4 <HAL_GPIO_Init+0x1e0>
 80023d0:	2303      	movs	r3, #3
 80023d2:	e006      	b.n	80023e2 <HAL_GPIO_Init+0x1ee>
 80023d4:	2304      	movs	r3, #4
 80023d6:	e004      	b.n	80023e2 <HAL_GPIO_Init+0x1ee>
 80023d8:	2302      	movs	r3, #2
 80023da:	e002      	b.n	80023e2 <HAL_GPIO_Init+0x1ee>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <HAL_GPIO_Init+0x1ee>
 80023e0:	2300      	movs	r3, #0
 80023e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e4:	f002 0203 	and.w	r2, r2, #3
 80023e8:	0092      	lsls	r2, r2, #2
 80023ea:	4093      	lsls	r3, r2
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023f2:	492f      	ldr	r1, [pc, #188]	; (80024b0 <HAL_GPIO_Init+0x2bc>)
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	3302      	adds	r3, #2
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d006      	beq.n	800241a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800240c:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	492c      	ldr	r1, [pc, #176]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	608b      	str	r3, [r1, #8]
 8002418:	e006      	b.n	8002428 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800241a:	4b2a      	ldr	r3, [pc, #168]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	43db      	mvns	r3, r3
 8002422:	4928      	ldr	r1, [pc, #160]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002424:	4013      	ands	r3, r2
 8002426:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d006      	beq.n	8002442 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002434:	4b23      	ldr	r3, [pc, #140]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	4922      	ldr	r1, [pc, #136]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	60cb      	str	r3, [r1, #12]
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002442:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	43db      	mvns	r3, r3
 800244a:	491e      	ldr	r1, [pc, #120]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800244c:	4013      	ands	r3, r2
 800244e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d006      	beq.n	800246a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	4918      	ldr	r1, [pc, #96]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
 8002468:	e006      	b.n	8002478 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800246a:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	43db      	mvns	r3, r3
 8002472:	4914      	ldr	r1, [pc, #80]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002474:	4013      	ands	r3, r2
 8002476:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d021      	beq.n	80024c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	490e      	ldr	r1, [pc, #56]	; (80024c4 <HAL_GPIO_Init+0x2d0>)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
 8002490:	e021      	b.n	80024d6 <HAL_GPIO_Init+0x2e2>
 8002492:	bf00      	nop
 8002494:	10320000 	.word	0x10320000
 8002498:	10310000 	.word	0x10310000
 800249c:	10220000 	.word	0x10220000
 80024a0:	10210000 	.word	0x10210000
 80024a4:	10120000 	.word	0x10120000
 80024a8:	10110000 	.word	0x10110000
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40010000 	.word	0x40010000
 80024b4:	40010800 	.word	0x40010800
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40011000 	.word	0x40011000
 80024c0:	40011400 	.word	0x40011400
 80024c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_GPIO_Init+0x304>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	4909      	ldr	r1, [pc, #36]	; (80024f8 <HAL_GPIO_Init+0x304>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d8:	3301      	adds	r3, #1
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e2:	fa22 f303 	lsr.w	r3, r2, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f47f ae8e 	bne.w	8002208 <HAL_GPIO_Init+0x14>
  }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	372c      	adds	r7, #44	; 0x2c
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr
 80024f8:	40010400 	.word	0x40010400

080024fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e12b      	b.n	8002766 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff fa36 	bl	8001994 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2224      	movs	r2, #36	; 0x24
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0201 	bic.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800254e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800255e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002560:	f001 fbca 	bl	8003cf8 <HAL_RCC_GetPCLK1Freq>
 8002564:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4a81      	ldr	r2, [pc, #516]	; (8002770 <HAL_I2C_Init+0x274>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d807      	bhi.n	8002580 <HAL_I2C_Init+0x84>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a80      	ldr	r2, [pc, #512]	; (8002774 <HAL_I2C_Init+0x278>)
 8002574:	4293      	cmp	r3, r2
 8002576:	bf94      	ite	ls
 8002578:	2301      	movls	r3, #1
 800257a:	2300      	movhi	r3, #0
 800257c:	b2db      	uxtb	r3, r3
 800257e:	e006      	b.n	800258e <HAL_I2C_Init+0x92>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4a7d      	ldr	r2, [pc, #500]	; (8002778 <HAL_I2C_Init+0x27c>)
 8002584:	4293      	cmp	r3, r2
 8002586:	bf94      	ite	ls
 8002588:	2301      	movls	r3, #1
 800258a:	2300      	movhi	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e0e7      	b.n	8002766 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4a78      	ldr	r2, [pc, #480]	; (800277c <HAL_I2C_Init+0x280>)
 800259a:	fba2 2303 	umull	r2, r3, r2, r3
 800259e:	0c9b      	lsrs	r3, r3, #18
 80025a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	4a6a      	ldr	r2, [pc, #424]	; (8002770 <HAL_I2C_Init+0x274>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d802      	bhi.n	80025d0 <HAL_I2C_Init+0xd4>
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	3301      	adds	r3, #1
 80025ce:	e009      	b.n	80025e4 <HAL_I2C_Init+0xe8>
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	4a69      	ldr	r2, [pc, #420]	; (8002780 <HAL_I2C_Init+0x284>)
 80025dc:	fba2 2303 	umull	r2, r3, r2, r3
 80025e0:	099b      	lsrs	r3, r3, #6
 80025e2:	3301      	adds	r3, #1
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6812      	ldr	r2, [r2, #0]
 80025e8:	430b      	orrs	r3, r1
 80025ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	495c      	ldr	r1, [pc, #368]	; (8002770 <HAL_I2C_Init+0x274>)
 8002600:	428b      	cmp	r3, r1
 8002602:	d819      	bhi.n	8002638 <HAL_I2C_Init+0x13c>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1e59      	subs	r1, r3, #1
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002612:	1c59      	adds	r1, r3, #1
 8002614:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002618:	400b      	ands	r3, r1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00a      	beq.n	8002634 <HAL_I2C_Init+0x138>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	1e59      	subs	r1, r3, #1
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	fbb1 f3f3 	udiv	r3, r1, r3
 800262c:	3301      	adds	r3, #1
 800262e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002632:	e051      	b.n	80026d8 <HAL_I2C_Init+0x1dc>
 8002634:	2304      	movs	r3, #4
 8002636:	e04f      	b.n	80026d8 <HAL_I2C_Init+0x1dc>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d111      	bne.n	8002664 <HAL_I2C_Init+0x168>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1e58      	subs	r0, r3, #1
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6859      	ldr	r1, [r3, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	440b      	add	r3, r1
 800264e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002652:	3301      	adds	r3, #1
 8002654:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002658:	2b00      	cmp	r3, #0
 800265a:	bf0c      	ite	eq
 800265c:	2301      	moveq	r3, #1
 800265e:	2300      	movne	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	e012      	b.n	800268a <HAL_I2C_Init+0x18e>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1e58      	subs	r0, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6859      	ldr	r1, [r3, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	0099      	lsls	r1, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	fbb0 f3f3 	udiv	r3, r0, r3
 800267a:	3301      	adds	r3, #1
 800267c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf0c      	ite	eq
 8002684:	2301      	moveq	r3, #1
 8002686:	2300      	movne	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_I2C_Init+0x196>
 800268e:	2301      	movs	r3, #1
 8002690:	e022      	b.n	80026d8 <HAL_I2C_Init+0x1dc>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10e      	bne.n	80026b8 <HAL_I2C_Init+0x1bc>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1e58      	subs	r0, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6859      	ldr	r1, [r3, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	440b      	add	r3, r1
 80026a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ac:	3301      	adds	r3, #1
 80026ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026b6:	e00f      	b.n	80026d8 <HAL_I2C_Init+0x1dc>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	1e58      	subs	r0, r3, #1
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	460b      	mov	r3, r1
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	0099      	lsls	r1, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ce:	3301      	adds	r3, #1
 80026d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	6809      	ldr	r1, [r1, #0]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69da      	ldr	r2, [r3, #28]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002706:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6911      	ldr	r1, [r2, #16]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68d2      	ldr	r2, [r2, #12]
 8002712:	4311      	orrs	r1, r2
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	6812      	ldr	r2, [r2, #0]
 8002718:	430b      	orrs	r3, r1
 800271a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0201 	orr.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2220      	movs	r2, #32
 8002752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	000186a0 	.word	0x000186a0
 8002774:	001e847f 	.word	0x001e847f
 8002778:	003d08ff 	.word	0x003d08ff
 800277c:	431bde83 	.word	0x431bde83
 8002780:	10624dd3 	.word	0x10624dd3

08002784 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af02      	add	r7, sp, #8
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	607a      	str	r2, [r7, #4]
 800278e:	461a      	mov	r2, r3
 8002790:	460b      	mov	r3, r1
 8002792:	817b      	strh	r3, [r7, #10]
 8002794:	4613      	mov	r3, r2
 8002796:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff fb6c 	bl	8001e74 <HAL_GetTick>
 800279c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b20      	cmp	r3, #32
 80027a8:	f040 80e0 	bne.w	800296c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2319      	movs	r3, #25
 80027b2:	2201      	movs	r2, #1
 80027b4:	4970      	ldr	r1, [pc, #448]	; (8002978 <HAL_I2C_Master_Transmit+0x1f4>)
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f000 fc9e 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027c2:	2302      	movs	r3, #2
 80027c4:	e0d3      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d101      	bne.n	80027d4 <HAL_I2C_Master_Transmit+0x50>
 80027d0:	2302      	movs	r3, #2
 80027d2:	e0cc      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d007      	beq.n	80027fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f042 0201 	orr.w	r2, r2, #1
 80027f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002808:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2221      	movs	r2, #33	; 0x21
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2210      	movs	r2, #16
 8002816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	893a      	ldrh	r2, [r7, #8]
 800282a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	4a50      	ldr	r2, [pc, #320]	; (800297c <HAL_I2C_Master_Transmit+0x1f8>)
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800283c:	8979      	ldrh	r1, [r7, #10]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	6a3a      	ldr	r2, [r7, #32]
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 fb08 	bl	8002e58 <I2C_MasterRequestWrite>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e08d      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002868:	e066      	b.n	8002938 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	6a39      	ldr	r1, [r7, #32]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 fd5c 	bl	800332c <I2C_WaitOnTXEFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00d      	beq.n	8002896 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	2b04      	cmp	r3, #4
 8002880:	d107      	bne.n	8002892 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002890:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e06b      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289a:	781a      	ldrb	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	3b01      	subs	r3, #1
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	d11b      	bne.n	800290c <HAL_I2C_Master_Transmit+0x188>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d017      	beq.n	800290c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	781a      	ldrb	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002904:	3b01      	subs	r3, #1
 8002906:	b29a      	uxth	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	6a39      	ldr	r1, [r7, #32]
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f000 fd53 	bl	80033bc <I2C_WaitOnBTFFlagUntilTimeout>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00d      	beq.n	8002938 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	2b04      	cmp	r3, #4
 8002922:	d107      	bne.n	8002934 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002932:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e01a      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293c:	2b00      	cmp	r3, #0
 800293e:	d194      	bne.n	800286a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	e000      	b.n	800296e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800296c:	2302      	movs	r3, #2
  }
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	00100002 	.word	0x00100002
 800297c:	ffff0000 	.word	0xffff0000

08002980 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08c      	sub	sp, #48	; 0x30
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	607a      	str	r2, [r7, #4]
 800298a:	461a      	mov	r2, r3
 800298c:	460b      	mov	r3, r1
 800298e:	817b      	strh	r3, [r7, #10]
 8002990:	4613      	mov	r3, r2
 8002992:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002998:	f7ff fa6c 	bl	8001e74 <HAL_GetTick>
 800299c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b20      	cmp	r3, #32
 80029a8:	f040 824b 	bne.w	8002e42 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	2319      	movs	r3, #25
 80029b2:	2201      	movs	r2, #1
 80029b4:	497f      	ldr	r1, [pc, #508]	; (8002bb4 <HAL_I2C_Master_Receive+0x234>)
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 fb9e 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
 80029c4:	e23e      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d101      	bne.n	80029d4 <HAL_I2C_Master_Receive+0x54>
 80029d0:	2302      	movs	r3, #2
 80029d2:	e237      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d007      	beq.n	80029fa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0201 	orr.w	r2, r2, #1
 80029f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2222      	movs	r2, #34	; 0x22
 8002a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2210      	movs	r2, #16
 8002a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	893a      	ldrh	r2, [r7, #8]
 8002a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	4a5f      	ldr	r2, [pc, #380]	; (8002bb8 <HAL_I2C_Master_Receive+0x238>)
 8002a3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a3c:	8979      	ldrh	r1, [r7, #10]
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 fa8a 	bl	8002f5c <I2C_MasterRequestRead>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e1f8      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d113      	bne.n	8002a82 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61fb      	str	r3, [r7, #28]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	61fb      	str	r3, [r7, #28]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	e1cc      	b.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d11e      	bne.n	8002ac8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a9a:	b672      	cpsid	i
}
 8002a9c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	61bb      	str	r3, [r7, #24]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	61bb      	str	r3, [r7, #24]
 8002ab2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ac4:	b662      	cpsie	i
}
 8002ac6:	e035      	b.n	8002b34 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d11e      	bne.n	8002b0e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ade:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ae0:	b672      	cpsid	i
}
 8002ae2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002b0a:	b662      	cpsie	i
}
 8002b0c:	e012      	b.n	8002b34 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b1e:	2300      	movs	r3, #0
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002b34:	e172      	b.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	f200 811f 	bhi.w	8002d7e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d123      	bne.n	8002b90 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 fc7d 	bl	800344c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e173      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	691a      	ldr	r2, [r3, #16]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b8e:	e145      	b.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d152      	bne.n	8002c3e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	4906      	ldr	r1, [pc, #24]	; (8002bbc <HAL_I2C_Master_Receive+0x23c>)
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 faa8 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d008      	beq.n	8002bc0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e148      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
 8002bb2:	bf00      	nop
 8002bb4:	00100002 	.word	0x00100002
 8002bb8:	ffff0000 	.word	0xffff0000
 8002bbc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002bc0:	b672      	cpsid	i
}
 8002bc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002c06:	b662      	cpsie	i
}
 8002c08:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	691a      	ldr	r2, [r3, #16]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c3c:	e0ee      	b.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c44:	2200      	movs	r2, #0
 8002c46:	4981      	ldr	r1, [pc, #516]	; (8002e4c <HAL_I2C_Master_Receive+0x4cc>)
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 fa55 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0f5      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c66:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c68:	b672      	cpsid	i
}
 8002c6a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	691a      	ldr	r2, [r3, #16]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c9e:	4b6c      	ldr	r3, [pc, #432]	; (8002e50 <HAL_I2C_Master_Receive+0x4d0>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	08db      	lsrs	r3, r3, #3
 8002ca4:	4a6b      	ldr	r2, [pc, #428]	; (8002e54 <HAL_I2C_Master_Receive+0x4d4>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	0a1a      	lsrs	r2, r3, #8
 8002cac:	4613      	mov	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4413      	add	r3, r2
 8002cb2:	00da      	lsls	r2, r3, #3
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d118      	bne.n	8002cf6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	f043 0220 	orr.w	r2, r3, #32
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002ce6:	b662      	cpsie	i
}
 8002ce8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0a6      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d1d9      	bne.n	8002cb8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	b2d2      	uxtb	r2, r2
 8002d20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d30:	3b01      	subs	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002d46:	b662      	cpsie	i
}
 8002d48:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	b2d2      	uxtb	r2, r2
 8002d56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d7c:	e04e      	b.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 fb62 	bl	800344c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e058      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	691a      	ldr	r2, [r3, #16]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	b2d2      	uxtb	r2, r2
 8002d9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	f003 0304 	and.w	r3, r3, #4
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d124      	bne.n	8002e1c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d107      	bne.n	8002dea <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	691a      	ldr	r2, [r3, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e06:	3b01      	subs	r3, #1
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f47f ae88 	bne.w	8002b36 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	e000      	b.n	8002e44 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002e42:	2302      	movs	r3, #2
  }
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3728      	adds	r7, #40	; 0x28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	00010004 	.word	0x00010004
 8002e50:	20000010 	.word	0x20000010
 8002e54:	14f8b589 	.word	0x14f8b589

08002e58 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af02      	add	r7, sp, #8
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	607a      	str	r2, [r7, #4]
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	460b      	mov	r3, r1
 8002e66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b08      	cmp	r3, #8
 8002e72:	d006      	beq.n	8002e82 <I2C_MasterRequestWrite+0x2a>
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d003      	beq.n	8002e82 <I2C_MasterRequestWrite+0x2a>
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e80:	d108      	bne.n	8002e94 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	e00b      	b.n	8002eac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e98:	2b12      	cmp	r3, #18
 8002e9a:	d107      	bne.n	8002eac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eaa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 f91d 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00d      	beq.n	8002ee0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ece:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ed2:	d103      	bne.n	8002edc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002eda:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e035      	b.n	8002f4c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ee8:	d108      	bne.n	8002efc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ef8:	611a      	str	r2, [r3, #16]
 8002efa:	e01b      	b.n	8002f34 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002efc:	897b      	ldrh	r3, [r7, #10]
 8002efe:	11db      	asrs	r3, r3, #7
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	f003 0306 	and.w	r3, r3, #6
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	f063 030f 	orn	r3, r3, #15
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	490e      	ldr	r1, [pc, #56]	; (8002f54 <I2C_MasterRequestWrite+0xfc>)
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f966 	bl	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e010      	b.n	8002f4c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f2a:	897b      	ldrh	r3, [r7, #10]
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	4907      	ldr	r1, [pc, #28]	; (8002f58 <I2C_MasterRequestWrite+0x100>)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f956 	bl	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	00010008 	.word	0x00010008
 8002f58:	00010002 	.word	0x00010002

08002f5c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	607a      	str	r2, [r7, #4]
 8002f66:	603b      	str	r3, [r7, #0]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f70:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f80:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d006      	beq.n	8002f96 <I2C_MasterRequestRead+0x3a>
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d003      	beq.n	8002f96 <I2C_MasterRequestRead+0x3a>
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f94:	d108      	bne.n	8002fa8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	e00b      	b.n	8002fc0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fac:	2b11      	cmp	r3, #17
 8002fae:	d107      	bne.n	8002fc0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 f893 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00d      	beq.n	8002ff4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fe6:	d103      	bne.n	8002ff0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e079      	b.n	80030e8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ffc:	d108      	bne.n	8003010 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ffe:	897b      	ldrh	r3, [r7, #10]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	f043 0301 	orr.w	r3, r3, #1
 8003006:	b2da      	uxtb	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	611a      	str	r2, [r3, #16]
 800300e:	e05f      	b.n	80030d0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003010:	897b      	ldrh	r3, [r7, #10]
 8003012:	11db      	asrs	r3, r3, #7
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f003 0306 	and.w	r3, r3, #6
 800301a:	b2db      	uxtb	r3, r3
 800301c:	f063 030f 	orn	r3, r3, #15
 8003020:	b2da      	uxtb	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	4930      	ldr	r1, [pc, #192]	; (80030f0 <I2C_MasterRequestRead+0x194>)
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 f8dc 	bl	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e054      	b.n	80030e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800303e:	897b      	ldrh	r3, [r7, #10]
 8003040:	b2da      	uxtb	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	4929      	ldr	r1, [pc, #164]	; (80030f4 <I2C_MasterRequestRead+0x198>)
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 f8cc 	bl	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e044      	b.n	80030e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305e:	2300      	movs	r3, #0
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	613b      	str	r3, [r7, #16]
 8003072:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003082:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 f831 	bl	80030f8 <I2C_WaitOnFlagUntilTimeout>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00d      	beq.n	80030b8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030aa:	d103      	bne.n	80030b4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e017      	b.n	80030e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80030b8:	897b      	ldrh	r3, [r7, #10]
 80030ba:	11db      	asrs	r3, r3, #7
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	f003 0306 	and.w	r3, r3, #6
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	f063 030e 	orn	r3, r3, #14
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	4907      	ldr	r1, [pc, #28]	; (80030f4 <I2C_MasterRequestRead+0x198>)
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 f888 	bl	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	00010008 	.word	0x00010008
 80030f4:	00010002 	.word	0x00010002

080030f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	603b      	str	r3, [r7, #0]
 8003104:	4613      	mov	r3, r2
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003108:	e048      	b.n	800319c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d044      	beq.n	800319c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003112:	f7fe feaf 	bl	8001e74 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d302      	bcc.n	8003128 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d139      	bne.n	800319c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	0c1b      	lsrs	r3, r3, #16
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b01      	cmp	r3, #1
 8003130:	d10d      	bne.n	800314e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	43da      	mvns	r2, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	4013      	ands	r3, r2
 800313e:	b29b      	uxth	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	bf0c      	ite	eq
 8003144:	2301      	moveq	r3, #1
 8003146:	2300      	movne	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	461a      	mov	r2, r3
 800314c:	e00c      	b.n	8003168 <I2C_WaitOnFlagUntilTimeout+0x70>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	43da      	mvns	r2, r3
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	4013      	ands	r3, r2
 800315a:	b29b      	uxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	bf0c      	ite	eq
 8003160:	2301      	moveq	r3, #1
 8003162:	2300      	movne	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	461a      	mov	r2, r3
 8003168:	79fb      	ldrb	r3, [r7, #7]
 800316a:	429a      	cmp	r2, r3
 800316c:	d116      	bne.n	800319c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2220      	movs	r2, #32
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f043 0220 	orr.w	r2, r3, #32
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e023      	b.n	80031e4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	0c1b      	lsrs	r3, r3, #16
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d10d      	bne.n	80031c2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	43da      	mvns	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4013      	ands	r3, r2
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	e00c      	b.n	80031dc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	43da      	mvns	r2, r3
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	4013      	ands	r3, r2
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	461a      	mov	r2, r3
 80031dc:	79fb      	ldrb	r3, [r7, #7]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d093      	beq.n	800310a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031fa:	e071      	b.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800320a:	d123      	bne.n	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800321a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003224:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003240:	f043 0204 	orr.w	r2, r3, #4
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e067      	b.n	8003324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325a:	d041      	beq.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325c:	f7fe fe0a 	bl	8001e74 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	429a      	cmp	r2, r3
 800326a:	d302      	bcc.n	8003272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d136      	bne.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	0c1b      	lsrs	r3, r3, #16
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b01      	cmp	r3, #1
 800327a:	d10c      	bne.n	8003296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	43da      	mvns	r2, r3
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4013      	ands	r3, r2
 8003288:	b29b      	uxth	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	e00b      	b.n	80032ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	43da      	mvns	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	4013      	ands	r3, r2
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	bf14      	ite	ne
 80032a8:	2301      	movne	r3, #1
 80032aa:	2300      	moveq	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d016      	beq.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f043 0220 	orr.w	r2, r3, #32
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e021      	b.n	8003324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	0c1b      	lsrs	r3, r3, #16
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d10c      	bne.n	8003304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	43da      	mvns	r2, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	4013      	ands	r3, r2
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf14      	ite	ne
 80032fc:	2301      	movne	r3, #1
 80032fe:	2300      	moveq	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	e00b      	b.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	43da      	mvns	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	4013      	ands	r3, r2
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	bf14      	ite	ne
 8003316:	2301      	movne	r3, #1
 8003318:	2300      	moveq	r3, #0
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	f47f af6d 	bne.w	80031fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003338:	e034      	b.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f8e3 	bl	8003506 <I2C_IsAcknowledgeFailed>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e034      	b.n	80033b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003350:	d028      	beq.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003352:	f7fe fd8f 	bl	8001e74 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	429a      	cmp	r2, r3
 8003360:	d302      	bcc.n	8003368 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d11d      	bne.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003372:	2b80      	cmp	r3, #128	; 0x80
 8003374:	d016      	beq.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e007      	b.n	80033b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ae:	2b80      	cmp	r3, #128	; 0x80
 80033b0:	d1c3      	bne.n	800333a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033c8:	e034      	b.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 f89b 	bl	8003506 <I2C_IsAcknowledgeFailed>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e034      	b.n	8003444 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e0:	d028      	beq.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e2:	f7fe fd47 	bl	8001e74 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d302      	bcc.n	80033f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d11d      	bne.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b04      	cmp	r3, #4
 8003404:	d016      	beq.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003420:	f043 0220 	orr.w	r2, r3, #32
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e007      	b.n	8003444 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	2b04      	cmp	r3, #4
 8003440:	d1c3      	bne.n	80033ca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003458:	e049      	b.n	80034ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b10      	cmp	r3, #16
 8003466:	d119      	bne.n	800349c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f06f 0210 	mvn.w	r2, #16
 8003470:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e030      	b.n	80034fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349c:	f7fe fcea 	bl	8001e74 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d302      	bcc.n	80034b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d11d      	bne.n	80034ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034bc:	2b40      	cmp	r3, #64	; 0x40
 80034be:	d016      	beq.n	80034ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2220      	movs	r2, #32
 80034ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	f043 0220 	orr.w	r2, r3, #32
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e007      	b.n	80034fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f8:	2b40      	cmp	r3, #64	; 0x40
 80034fa:	d1ae      	bne.n	800345a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800351c:	d11b      	bne.n	8003556 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003526:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f043 0204 	orr.w	r2, r3, #4
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
	...

08003564 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e272      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8087 	beq.w	8003692 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003584:	4b92      	ldr	r3, [pc, #584]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 030c 	and.w	r3, r3, #12
 800358c:	2b04      	cmp	r3, #4
 800358e:	d00c      	beq.n	80035aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003590:	4b8f      	ldr	r3, [pc, #572]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 030c 	and.w	r3, r3, #12
 8003598:	2b08      	cmp	r3, #8
 800359a:	d112      	bne.n	80035c2 <HAL_RCC_OscConfig+0x5e>
 800359c:	4b8c      	ldr	r3, [pc, #560]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035a8:	d10b      	bne.n	80035c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035aa:	4b89      	ldr	r3, [pc, #548]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d06c      	beq.n	8003690 <HAL_RCC_OscConfig+0x12c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d168      	bne.n	8003690 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e24c      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ca:	d106      	bne.n	80035da <HAL_RCC_OscConfig+0x76>
 80035cc:	4b80      	ldr	r3, [pc, #512]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a7f      	ldr	r2, [pc, #508]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	e02e      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0x98>
 80035e2:	4b7b      	ldr	r3, [pc, #492]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7a      	ldr	r2, [pc, #488]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	4b78      	ldr	r3, [pc, #480]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a77      	ldr	r2, [pc, #476]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	e01d      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003604:	d10c      	bne.n	8003620 <HAL_RCC_OscConfig+0xbc>
 8003606:	4b72      	ldr	r3, [pc, #456]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a71      	ldr	r2, [pc, #452]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800360c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b6f      	ldr	r3, [pc, #444]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a6e      	ldr	r2, [pc, #440]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	e00b      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 8003620:	4b6b      	ldr	r3, [pc, #428]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a6a      	ldr	r2, [pc, #424]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800362a:	6013      	str	r3, [r2, #0]
 800362c:	4b68      	ldr	r3, [pc, #416]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a67      	ldr	r2, [pc, #412]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003632:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003636:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d013      	beq.n	8003668 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003640:	f7fe fc18 	bl	8001e74 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003648:	f7fe fc14 	bl	8001e74 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b64      	cmp	r3, #100	; 0x64
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e200      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365a:	4b5d      	ldr	r3, [pc, #372]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f0      	beq.n	8003648 <HAL_RCC_OscConfig+0xe4>
 8003666:	e014      	b.n	8003692 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe fc04 	bl	8001e74 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003670:	f7fe fc00 	bl	8001e74 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	; 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e1ec      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003682:	4b53      	ldr	r3, [pc, #332]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x10c>
 800368e:	e000      	b.n	8003692 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d063      	beq.n	8003766 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800369e:	4b4c      	ldr	r3, [pc, #304]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00b      	beq.n	80036c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036aa:	4b49      	ldr	r3, [pc, #292]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d11c      	bne.n	80036f0 <HAL_RCC_OscConfig+0x18c>
 80036b6:	4b46      	ldr	r3, [pc, #280]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d116      	bne.n	80036f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036c2:	4b43      	ldr	r3, [pc, #268]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <HAL_RCC_OscConfig+0x176>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d001      	beq.n	80036da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e1c0      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036da:	4b3d      	ldr	r3, [pc, #244]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	4939      	ldr	r1, [pc, #228]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	e03a      	b.n	8003766 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d020      	beq.n	800373a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036f8:	4b36      	ldr	r3, [pc, #216]	; (80037d4 <HAL_RCC_OscConfig+0x270>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fe:	f7fe fbb9 	bl	8001e74 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003706:	f7fe fbb5 	bl	8001e74 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e1a1      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003718:	4b2d      	ldr	r3, [pc, #180]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0f0      	beq.n	8003706 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003724:	4b2a      	ldr	r3, [pc, #168]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4927      	ldr	r1, [pc, #156]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003734:	4313      	orrs	r3, r2
 8003736:	600b      	str	r3, [r1, #0]
 8003738:	e015      	b.n	8003766 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800373a:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <HAL_RCC_OscConfig+0x270>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fb98 	bl	8001e74 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003748:	f7fe fb94 	bl	8001e74 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e180      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375a:	4b1d      	ldr	r3, [pc, #116]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d03a      	beq.n	80037e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d019      	beq.n	80037ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377a:	4b17      	ldr	r3, [pc, #92]	; (80037d8 <HAL_RCC_OscConfig+0x274>)
 800377c:	2201      	movs	r2, #1
 800377e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003780:	f7fe fb78 	bl	8001e74 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003788:	f7fe fb74 	bl	8001e74 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e160      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800379c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037a6:	2001      	movs	r0, #1
 80037a8:	f000 fafe 	bl	8003da8 <RCC_Delay>
 80037ac:	e01c      	b.n	80037e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ae:	4b0a      	ldr	r3, [pc, #40]	; (80037d8 <HAL_RCC_OscConfig+0x274>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b4:	f7fe fb5e 	bl	8001e74 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ba:	e00f      	b.n	80037dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037bc:	f7fe fb5a 	bl	8001e74 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d908      	bls.n	80037dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e146      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000
 80037d4:	42420000 	.word	0x42420000
 80037d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037dc:	4b92      	ldr	r3, [pc, #584]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1e9      	bne.n	80037bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80a6 	beq.w	8003942 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fa:	4b8b      	ldr	r3, [pc, #556]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10d      	bne.n	8003822 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003806:	4b88      	ldr	r3, [pc, #544]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	4a87      	ldr	r2, [pc, #540]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003810:	61d3      	str	r3, [r2, #28]
 8003812:	4b85      	ldr	r3, [pc, #532]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800381e:	2301      	movs	r3, #1
 8003820:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003822:	4b82      	ldr	r3, [pc, #520]	; (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382a:	2b00      	cmp	r3, #0
 800382c:	d118      	bne.n	8003860 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800382e:	4b7f      	ldr	r3, [pc, #508]	; (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a7e      	ldr	r2, [pc, #504]	; (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383a:	f7fe fb1b 	bl	8001e74 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003842:	f7fe fb17 	bl	8001e74 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b64      	cmp	r3, #100	; 0x64
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e103      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003854:	4b75      	ldr	r3, [pc, #468]	; (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0f0      	beq.n	8003842 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d106      	bne.n	8003876 <HAL_RCC_OscConfig+0x312>
 8003868:	4b6f      	ldr	r3, [pc, #444]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	4a6e      	ldr	r2, [pc, #440]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	6213      	str	r3, [r2, #32]
 8003874:	e02d      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10c      	bne.n	8003898 <HAL_RCC_OscConfig+0x334>
 800387e:	4b6a      	ldr	r3, [pc, #424]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	4a69      	ldr	r2, [pc, #420]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	6213      	str	r3, [r2, #32]
 800388a:	4b67      	ldr	r3, [pc, #412]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	4a66      	ldr	r2, [pc, #408]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	f023 0304 	bic.w	r3, r3, #4
 8003894:	6213      	str	r3, [r2, #32]
 8003896:	e01c      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	2b05      	cmp	r3, #5
 800389e:	d10c      	bne.n	80038ba <HAL_RCC_OscConfig+0x356>
 80038a0:	4b61      	ldr	r3, [pc, #388]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	4a60      	ldr	r2, [pc, #384]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038a6:	f043 0304 	orr.w	r3, r3, #4
 80038aa:	6213      	str	r3, [r2, #32]
 80038ac:	4b5e      	ldr	r3, [pc, #376]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	4a5d      	ldr	r2, [pc, #372]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	6213      	str	r3, [r2, #32]
 80038b8:	e00b      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 80038ba:	4b5b      	ldr	r3, [pc, #364]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	4a5a      	ldr	r2, [pc, #360]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	f023 0301 	bic.w	r3, r3, #1
 80038c4:	6213      	str	r3, [r2, #32]
 80038c6:	4b58      	ldr	r3, [pc, #352]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	4a57      	ldr	r2, [pc, #348]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	f023 0304 	bic.w	r3, r3, #4
 80038d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d015      	beq.n	8003906 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038da:	f7fe facb 	bl	8001e74 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e0:	e00a      	b.n	80038f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e2:	f7fe fac7 	bl	8001e74 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e0b1      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f8:	4b4b      	ldr	r3, [pc, #300]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ee      	beq.n	80038e2 <HAL_RCC_OscConfig+0x37e>
 8003904:	e014      	b.n	8003930 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003906:	f7fe fab5 	bl	8001e74 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390c:	e00a      	b.n	8003924 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390e:	f7fe fab1 	bl	8001e74 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	f241 3288 	movw	r2, #5000	; 0x1388
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e09b      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003924:	4b40      	ldr	r3, [pc, #256]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1ee      	bne.n	800390e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003930:	7dfb      	ldrb	r3, [r7, #23]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d105      	bne.n	8003942 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003936:	4b3c      	ldr	r3, [pc, #240]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	4a3b      	ldr	r2, [pc, #236]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800393c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003940:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 8087 	beq.w	8003a5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800394c:	4b36      	ldr	r3, [pc, #216]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f003 030c 	and.w	r3, r3, #12
 8003954:	2b08      	cmp	r3, #8
 8003956:	d061      	beq.n	8003a1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	2b02      	cmp	r3, #2
 800395e:	d146      	bne.n	80039ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003960:	4b33      	ldr	r3, [pc, #204]	; (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7fe fa85 	bl	8001e74 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396e:	f7fe fa81 	bl	8001e74 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e06d      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003980:	4b29      	ldr	r3, [pc, #164]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1f0      	bne.n	800396e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003994:	d108      	bne.n	80039a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003996:	4b24      	ldr	r3, [pc, #144]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	4921      	ldr	r1, [pc, #132]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a8:	4b1f      	ldr	r3, [pc, #124]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a19      	ldr	r1, [r3, #32]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	430b      	orrs	r3, r1
 80039ba:	491b      	ldr	r1, [pc, #108]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039c0:	4b1b      	ldr	r3, [pc, #108]	; (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7fe fa55 	bl	8001e74 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ce:	f7fe fa51 	bl	8001e74 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e03d      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x46a>
 80039ec:	e035      	b.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ee:	4b10      	ldr	r3, [pc, #64]	; (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7fe fa3e 	bl	8001e74 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fc:	f7fe fa3a 	bl	8001e74 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e026      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a0e:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f0      	bne.n	80039fc <HAL_RCC_OscConfig+0x498>
 8003a1a:	e01e      	b.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d107      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e019      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a34:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_RCC_OscConfig+0x500>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d106      	bne.n	8003a56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d001      	beq.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000

08003a68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e0d0      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a7c:	4b6a      	ldr	r3, [pc, #424]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d910      	bls.n	8003aac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8a:	4b67      	ldr	r3, [pc, #412]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 0207 	bic.w	r2, r3, #7
 8003a92:	4965      	ldr	r1, [pc, #404]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a9a:	4b63      	ldr	r3, [pc, #396]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d001      	beq.n	8003aac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e0b8      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d020      	beq.n	8003afa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac4:	4b59      	ldr	r3, [pc, #356]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4a58      	ldr	r2, [pc, #352]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ace:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003adc:	4b53      	ldr	r3, [pc, #332]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	4a52      	ldr	r2, [pc, #328]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ae6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae8:	4b50      	ldr	r3, [pc, #320]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	494d      	ldr	r1, [pc, #308]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d040      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d107      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0e:	4b47      	ldr	r3, [pc, #284]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d115      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e07f      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d107      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b26:	4b41      	ldr	r3, [pc, #260]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e073      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b36:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e06b      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b46:	4b39      	ldr	r3, [pc, #228]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f023 0203 	bic.w	r2, r3, #3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	4936      	ldr	r1, [pc, #216]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b58:	f7fe f98c 	bl	8001e74 <HAL_GetTick>
 8003b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5e:	e00a      	b.n	8003b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b60:	f7fe f988 	bl	8001e74 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e053      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b76:	4b2d      	ldr	r3, [pc, #180]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 020c 	and.w	r2, r3, #12
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d1eb      	bne.n	8003b60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b88:	4b27      	ldr	r3, [pc, #156]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d210      	bcs.n	8003bb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b96:	4b24      	ldr	r3, [pc, #144]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 0207 	bic.w	r2, r3, #7
 8003b9e:	4922      	ldr	r1, [pc, #136]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba6:	4b20      	ldr	r3, [pc, #128]	; (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d001      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e032      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc4:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	4916      	ldr	r1, [pc, #88]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d009      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003be2:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	490e      	ldr	r1, [pc, #56]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bf6:	f000 f821 	bl	8003c3c <HAL_RCC_GetSysClockFreq>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	; (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	490a      	ldr	r1, [pc, #40]	; (8003c30 <HAL_RCC_ClockConfig+0x1c8>)
 8003c08:	5ccb      	ldrb	r3, [r1, r3]
 8003c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c0e:	4a09      	ldr	r2, [pc, #36]	; (8003c34 <HAL_RCC_ClockConfig+0x1cc>)
 8003c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c12:	4b09      	ldr	r3, [pc, #36]	; (8003c38 <HAL_RCC_ClockConfig+0x1d0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fd ff7c 	bl	8001b14 <HAL_InitTick>

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40022000 	.word	0x40022000
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	0800b40c 	.word	0x0800b40c
 8003c34:	20000010 	.word	0x20000010
 8003c38:	20000014 	.word	0x20000014

08003c3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	2300      	movs	r3, #0
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c56:	4b1e      	ldr	r3, [pc, #120]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d002      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x30>
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_GetSysClockFreq+0x36>
 8003c6a:	e027      	b.n	8003cbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c6c:	4b19      	ldr	r3, [pc, #100]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c6e:	613b      	str	r3, [r7, #16]
      break;
 8003c70:	e027      	b.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	0c9b      	lsrs	r3, r3, #18
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	4a17      	ldr	r2, [pc, #92]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c7c:	5cd3      	ldrb	r3, [r2, r3]
 8003c7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d010      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c8a:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	0c5b      	lsrs	r3, r3, #17
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	4a11      	ldr	r2, [pc, #68]	; (8003cdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a0d      	ldr	r2, [pc, #52]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c9e:	fb03 f202 	mul.w	r2, r3, r2
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	e004      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a0c      	ldr	r2, [pc, #48]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	613b      	str	r3, [r7, #16]
      break;
 8003cba:	e002      	b.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cbc:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cbe:	613b      	str	r3, [r7, #16]
      break;
 8003cc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cc2:	693b      	ldr	r3, [r7, #16]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	371c      	adds	r7, #28
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bc80      	pop	{r7}
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	007a1200 	.word	0x007a1200
 8003cd8:	0800b424 	.word	0x0800b424
 8003cdc:	0800b434 	.word	0x0800b434
 8003ce0:	003d0900 	.word	0x003d0900

08003ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ce8:	4b02      	ldr	r3, [pc, #8]	; (8003cf4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr
 8003cf4:	20000010 	.word	0x20000010

08003cf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cfc:	f7ff fff2 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d00:	4602      	mov	r2, r0
 8003d02:	4b05      	ldr	r3, [pc, #20]	; (8003d18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	0a1b      	lsrs	r3, r3, #8
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	4903      	ldr	r1, [pc, #12]	; (8003d1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d0e:	5ccb      	ldrb	r3, [r1, r3]
 8003d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	0800b41c 	.word	0x0800b41c

08003d20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d24:	f7ff ffde 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	0adb      	lsrs	r3, r3, #11
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	4903      	ldr	r1, [pc, #12]	; (8003d44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d36:	5ccb      	ldrb	r3, [r1, r3]
 8003d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40021000 	.word	0x40021000
 8003d44:	0800b41c 	.word	0x0800b41c

08003d48 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	220f      	movs	r2, #15
 8003d56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d58:	4b11      	ldr	r3, [pc, #68]	; (8003da0 <HAL_RCC_GetClockConfig+0x58>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0203 	and.w	r2, r3, #3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d64:	4b0e      	ldr	r3, [pc, #56]	; (8003da0 <HAL_RCC_GetClockConfig+0x58>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d70:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <HAL_RCC_GetClockConfig+0x58>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d7c:	4b08      	ldr	r3, [pc, #32]	; (8003da0 <HAL_RCC_GetClockConfig+0x58>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	08db      	lsrs	r3, r3, #3
 8003d82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d8a:	4b06      	ldr	r3, [pc, #24]	; (8003da4 <HAL_RCC_GetClockConfig+0x5c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0207 	and.w	r2, r3, #7
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	40021000 	.word	0x40021000
 8003da4:	40022000 	.word	0x40022000

08003da8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003db0:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <RCC_Delay+0x34>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a0a      	ldr	r2, [pc, #40]	; (8003de0 <RCC_Delay+0x38>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0a5b      	lsrs	r3, r3, #9
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	fb02 f303 	mul.w	r3, r2, r3
 8003dc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dc4:	bf00      	nop
  }
  while (Delay --);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	1e5a      	subs	r2, r3, #1
 8003dca:	60fa      	str	r2, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1f9      	bne.n	8003dc4 <RCC_Delay+0x1c>
}
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr
 8003ddc:	20000010 	.word	0x20000010
 8003de0:	10624dd3 	.word	0x10624dd3

08003de4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e041      	b.n	8003e7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f839 	bl	8003e82 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	3304      	adds	r3, #4
 8003e20:	4619      	mov	r1, r3
 8003e22:	4610      	mov	r0, r2
 8003e24:	f000 f99c 	bl	8004160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr

08003e94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d001      	beq.n	8003eac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e03a      	b.n	8003f22 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a18      	ldr	r2, [pc, #96]	; (8003f2c <HAL_TIM_Base_Start_IT+0x98>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00e      	beq.n	8003eec <HAL_TIM_Base_Start_IT+0x58>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed6:	d009      	beq.n	8003eec <HAL_TIM_Base_Start_IT+0x58>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a14      	ldr	r2, [pc, #80]	; (8003f30 <HAL_TIM_Base_Start_IT+0x9c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d004      	beq.n	8003eec <HAL_TIM_Base_Start_IT+0x58>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a13      	ldr	r2, [pc, #76]	; (8003f34 <HAL_TIM_Base_Start_IT+0xa0>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d111      	bne.n	8003f10 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b06      	cmp	r3, #6
 8003efc:	d010      	beq.n	8003f20 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 0201 	orr.w	r2, r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f0e:	e007      	b.n	8003f20 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0201 	orr.w	r2, r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bc80      	pop	{r7}
 8003f2a:	4770      	bx	lr
 8003f2c:	40012c00 	.word	0x40012c00
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40000800 	.word	0x40000800

08003f38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d020      	beq.n	8003f9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01b      	beq.n	8003f9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f06f 0202 	mvn.w	r2, #2
 8003f6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	f003 0303 	and.w	r3, r3, #3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f8d1 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8003f88:	e005      	b.n	8003f96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f000 f8c4 	bl	8004118 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 f8d3 	bl	800413c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d020      	beq.n	8003fe8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01b      	beq.n	8003fe8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f06f 0204 	mvn.w	r2, #4
 8003fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f8ab 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8003fd4:	e005      	b.n	8003fe2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 f89e 	bl	8004118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f000 f8ad 	bl	800413c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d020      	beq.n	8004034 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f003 0308 	and.w	r3, r3, #8
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d01b      	beq.n	8004034 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f06f 0208 	mvn.w	r2, #8
 8004004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2204      	movs	r2, #4
 800400a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f885 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8004020:	e005      	b.n	800402e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f878 	bl	8004118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f887 	bl	800413c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	2b00      	cmp	r3, #0
 800403c:	d020      	beq.n	8004080 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	2b00      	cmp	r3, #0
 8004046:	d01b      	beq.n	8004080 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0210 	mvn.w	r2, #16
 8004050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2208      	movs	r2, #8
 8004056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	69db      	ldr	r3, [r3, #28]
 800405e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f85f 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 800406c:	e005      	b.n	800407a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f852 	bl	8004118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f861 	bl	800413c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00c      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f06f 0201 	mvn.w	r2, #1
 800409c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fd fc28 	bl	80018f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00c      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d007      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f8c3 	bl	800424e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00c      	beq.n	80040ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f831 	bl	800414e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00c      	beq.n	8004110 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d007      	beq.n	8004110 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0220 	mvn.w	r2, #32
 8004108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f896 	bl	800423c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004110:	bf00      	nop
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	bc80      	pop	{r7}
 8004128:	4770      	bx	lr

0800412a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr

0800413c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr

0800414e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800414e:	b480      	push	{r7}
 8004150:	b083      	sub	sp, #12
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a2f      	ldr	r2, [pc, #188]	; (8004230 <TIM_Base_SetConfig+0xd0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d00b      	beq.n	8004190 <TIM_Base_SetConfig+0x30>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800417e:	d007      	beq.n	8004190 <TIM_Base_SetConfig+0x30>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a2c      	ldr	r2, [pc, #176]	; (8004234 <TIM_Base_SetConfig+0xd4>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d003      	beq.n	8004190 <TIM_Base_SetConfig+0x30>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a2b      	ldr	r2, [pc, #172]	; (8004238 <TIM_Base_SetConfig+0xd8>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d108      	bne.n	80041a2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a22      	ldr	r2, [pc, #136]	; (8004230 <TIM_Base_SetConfig+0xd0>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <TIM_Base_SetConfig+0x62>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b0:	d007      	beq.n	80041c2 <TIM_Base_SetConfig+0x62>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a1f      	ldr	r2, [pc, #124]	; (8004234 <TIM_Base_SetConfig+0xd4>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d003      	beq.n	80041c2 <TIM_Base_SetConfig+0x62>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a1e      	ldr	r2, [pc, #120]	; (8004238 <TIM_Base_SetConfig+0xd8>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d108      	bne.n	80041d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a0d      	ldr	r2, [pc, #52]	; (8004230 <TIM_Base_SetConfig+0xd0>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d103      	bne.n	8004208 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	691a      	ldr	r2, [r3, #16]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d005      	beq.n	8004226 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f023 0201 	bic.w	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	611a      	str	r2, [r3, #16]
  }
}
 8004226:	bf00      	nop
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr
 8004230:	40012c00 	.word	0x40012c00
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800

0800423c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr

0800424e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	bc80      	pop	{r7}
 800425e:	4770      	bx	lr

08004260 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e042      	b.n	80042f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fd fbf0 	bl	8001a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2224      	movs	r2, #36	; 0x24
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68da      	ldr	r2, [r3, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fdb7 	bl	8004e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695a      	ldr	r2, [r3, #20]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3708      	adds	r7, #8
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	; 0x28
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	4613      	mov	r3, r2
 800430e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b20      	cmp	r3, #32
 800431e:	d175      	bne.n	800440c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_UART_Transmit+0x2c>
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e06e      	b.n	800440e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2221      	movs	r2, #33	; 0x21
 800433a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800433e:	f7fd fd99 	bl	8001e74 <HAL_GetTick>
 8004342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004358:	d108      	bne.n	800436c <HAL_UART_Transmit+0x6c>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d104      	bne.n	800436c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004362:	2300      	movs	r3, #0
 8004364:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	e003      	b.n	8004374 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004370:	2300      	movs	r3, #0
 8004372:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004374:	e02e      	b.n	80043d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2200      	movs	r2, #0
 800437e:	2180      	movs	r1, #128	; 0x80
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 fb1c 	bl	80049be <UART_WaitOnFlagUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e03a      	b.n	800440e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10b      	bne.n	80043b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	3302      	adds	r3, #2
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	e007      	b.n	80043c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	781a      	ldrb	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	3301      	adds	r3, #1
 80043c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1cb      	bne.n	8004376 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2200      	movs	r2, #0
 80043e6:	2140      	movs	r1, #64	; 0x40
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 fae8 	bl	80049be <UART_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d005      	beq.n	8004400 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e006      	b.n	800440e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004408:	2300      	movs	r3, #0
 800440a:	e000      	b.n	800440e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800440c:	2302      	movs	r3, #2
  }
}
 800440e:	4618      	mov	r0, r3
 8004410:	3720      	adds	r7, #32
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	4613      	mov	r3, r2
 8004422:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b20      	cmp	r3, #32
 800442e:	d112      	bne.n	8004456 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <HAL_UART_Receive_IT+0x26>
 8004436:	88fb      	ldrh	r3, [r7, #6]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e00b      	b.n	8004458 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004446:	88fb      	ldrh	r3, [r7, #6]
 8004448:	461a      	mov	r2, r3
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 fb0f 	bl	8004a70 <UART_Start_Receive_IT>
 8004452:	4603      	mov	r3, r0
 8004454:	e000      	b.n	8004458 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004456:	2302      	movs	r3, #2
  }
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b0ba      	sub	sp, #232	; 0xe8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004486:	2300      	movs	r3, #0
 8004488:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800448c:	2300      	movs	r3, #0
 800448e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800449e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10f      	bne.n	80044c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <HAL_UART_IRQHandler+0x66>
 80044b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044b6:	f003 0320 	and.w	r3, r3, #32
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fbec 	bl	8004c9c <UART_Receive_IT>
      return;
 80044c4:	e25b      	b.n	800497e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80044c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 80de 	beq.w	800468c <HAL_UART_IRQHandler+0x22c>
 80044d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d106      	bne.n	80044ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80044dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 80d1 	beq.w	800468c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80044ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <HAL_UART_IRQHandler+0xae>
 80044f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	f043 0201 	orr.w	r2, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800450e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00b      	beq.n	8004532 <HAL_UART_IRQHandler+0xd2>
 800451a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d005      	beq.n	8004532 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452a:	f043 0202 	orr.w	r2, r3, #2
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00b      	beq.n	8004556 <HAL_UART_IRQHandler+0xf6>
 800453e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d005      	beq.n	8004556 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454e:	f043 0204 	orr.w	r2, r3, #4
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d011      	beq.n	8004586 <HAL_UART_IRQHandler+0x126>
 8004562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b00      	cmp	r3, #0
 800456c:	d105      	bne.n	800457a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800456e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457e:	f043 0208 	orr.w	r2, r3, #8
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	2b00      	cmp	r3, #0
 800458c:	f000 81f2 	beq.w	8004974 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	2b00      	cmp	r3, #0
 800459a:	d008      	beq.n	80045ae <HAL_UART_IRQHandler+0x14e>
 800459c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fb77 	bl	8004c9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	bf14      	ite	ne
 80045bc:	2301      	movne	r3, #1
 80045be:	2300      	moveq	r3, #0
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d103      	bne.n	80045da <HAL_UART_IRQHandler+0x17a>
 80045d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d04f      	beq.n	800467a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fa81 	bl	8004ae2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d041      	beq.n	8004672 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3314      	adds	r3, #20
 80045f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80045fc:	e853 3f00 	ldrex	r3, [r3]
 8004600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004604:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004608:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800460c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	3314      	adds	r3, #20
 8004616:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800461a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800461e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004622:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004626:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004632:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1d9      	bne.n	80045ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800463e:	2b00      	cmp	r3, #0
 8004640:	d013      	beq.n	800466a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004646:	4a7e      	ldr	r2, [pc, #504]	; (8004840 <HAL_UART_IRQHandler+0x3e0>)
 8004648:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800464e:	4618      	mov	r0, r3
 8004650:	f7fd fd58 	bl	8002104 <HAL_DMA_Abort_IT>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d016      	beq.n	8004688 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800465e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004664:	4610      	mov	r0, r2
 8004666:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004668:	e00e      	b.n	8004688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f993 	bl	8004996 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004670:	e00a      	b.n	8004688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f98f 	bl	8004996 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004678:	e006      	b.n	8004688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f98b 	bl	8004996 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004686:	e175      	b.n	8004974 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004688:	bf00      	nop
    return;
 800468a:	e173      	b.n	8004974 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	2b01      	cmp	r3, #1
 8004692:	f040 814f 	bne.w	8004934 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800469a:	f003 0310 	and.w	r3, r3, #16
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 8148 	beq.w	8004934 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80046a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a8:	f003 0310 	and.w	r3, r3, #16
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f000 8141 	beq.w	8004934 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 80b6 	beq.w	8004844 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80046e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 8145 	beq.w	8004978 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80046f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80046f6:	429a      	cmp	r2, r3
 80046f8:	f080 813e 	bcs.w	8004978 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004702:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b20      	cmp	r3, #32
 800470c:	f000 8088 	beq.w	8004820 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	330c      	adds	r3, #12
 8004716:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800471e:	e853 3f00 	ldrex	r3, [r3]
 8004722:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004726:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800472a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800472e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	330c      	adds	r3, #12
 8004738:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800473c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004740:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004748:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800474c:	e841 2300 	strex	r3, r2, [r1]
 8004750:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004754:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1d9      	bne.n	8004710 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	3314      	adds	r3, #20
 8004762:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800476c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	3314      	adds	r3, #20
 800477c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004780:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004784:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004788:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800478c:	e841 2300 	strex	r3, r2, [r1]
 8004790:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004792:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e1      	bne.n	800475c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3314      	adds	r3, #20
 800479e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80047a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3314      	adds	r3, #20
 80047b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80047bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80047be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80047c2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80047ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e3      	bne.n	8004798 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2220      	movs	r2, #32
 80047d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	330c      	adds	r3, #12
 80047e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047e8:	e853 3f00 	ldrex	r3, [r3]
 80047ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80047ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047f0:	f023 0310 	bic.w	r3, r3, #16
 80047f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	330c      	adds	r3, #12
 80047fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004802:	65ba      	str	r2, [r7, #88]	; 0x58
 8004804:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004806:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004808:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800480a:	e841 2300 	strex	r3, r2, [r1]
 800480e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004810:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1e3      	bne.n	80047de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481a:	4618      	mov	r0, r3
 800481c:	f7fd fc37 	bl	800208e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800482e:	b29b      	uxth	r3, r3
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	b29b      	uxth	r3, r3
 8004834:	4619      	mov	r1, r3
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f8b6 	bl	80049a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800483c:	e09c      	b.n	8004978 <HAL_UART_IRQHandler+0x518>
 800483e:	bf00      	nop
 8004840:	08004ba7 	.word	0x08004ba7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800484c:	b29b      	uxth	r3, r3
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004858:	b29b      	uxth	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	f000 808e 	beq.w	800497c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004860:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 8089 	beq.w	800497c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	330c      	adds	r3, #12
 8004870:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004874:	e853 3f00 	ldrex	r3, [r3]
 8004878:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800487a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800487c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004880:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	330c      	adds	r3, #12
 800488a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800488e:	647a      	str	r2, [r7, #68]	; 0x44
 8004890:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004892:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004894:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004896:	e841 2300 	strex	r3, r2, [r1]
 800489a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800489c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1e3      	bne.n	800486a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3314      	adds	r3, #20
 80048a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	623b      	str	r3, [r7, #32]
   return(result);
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f023 0301 	bic.w	r3, r3, #1
 80048b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3314      	adds	r3, #20
 80048c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80048c6:	633a      	str	r2, [r7, #48]	; 0x30
 80048c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048ce:	e841 2300 	strex	r3, r2, [r1]
 80048d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1e3      	bne.n	80048a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	330c      	adds	r3, #12
 80048ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	e853 3f00 	ldrex	r3, [r3]
 80048f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0310 	bic.w	r3, r3, #16
 80048fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	330c      	adds	r3, #12
 8004908:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800490c:	61fa      	str	r2, [r7, #28]
 800490e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004910:	69b9      	ldr	r1, [r7, #24]
 8004912:	69fa      	ldr	r2, [r7, #28]
 8004914:	e841 2300 	strex	r3, r2, [r1]
 8004918:	617b      	str	r3, [r7, #20]
   return(result);
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1e3      	bne.n	80048e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004926:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800492a:	4619      	mov	r1, r3
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 f83b 	bl	80049a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004932:	e023      	b.n	800497c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800493c:	2b00      	cmp	r3, #0
 800493e:	d009      	beq.n	8004954 <HAL_UART_IRQHandler+0x4f4>
 8004940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f93e 	bl	8004bce <UART_Transmit_IT>
    return;
 8004952:	e014      	b.n	800497e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00e      	beq.n	800497e <HAL_UART_IRQHandler+0x51e>
 8004960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f97d 	bl	8004c6c <UART_EndTransmit_IT>
    return;
 8004972:	e004      	b.n	800497e <HAL_UART_IRQHandler+0x51e>
    return;
 8004974:	bf00      	nop
 8004976:	e002      	b.n	800497e <HAL_UART_IRQHandler+0x51e>
      return;
 8004978:	bf00      	nop
 800497a:	e000      	b.n	800497e <HAL_UART_IRQHandler+0x51e>
      return;
 800497c:	bf00      	nop
  }
}
 800497e:	37e8      	adds	r7, #232	; 0xe8
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr

08004996 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004996:	b480      	push	{r7}
 8004998:	b083      	sub	sp, #12
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr

080049a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b086      	sub	sp, #24
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	60f8      	str	r0, [r7, #12]
 80049c6:	60b9      	str	r1, [r7, #8]
 80049c8:	603b      	str	r3, [r7, #0]
 80049ca:	4613      	mov	r3, r2
 80049cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ce:	e03b      	b.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d6:	d037      	beq.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d8:	f7fd fa4c 	bl	8001e74 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	6a3a      	ldr	r2, [r7, #32]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d302      	bcc.n	80049ee <UART_WaitOnFlagUntilTimeout+0x30>
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e03a      	b.n	8004a68 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d023      	beq.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2b80      	cmp	r3, #128	; 0x80
 8004a04:	d020      	beq.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b40      	cmp	r3, #64	; 0x40
 8004a0a:	d01d      	beq.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b08      	cmp	r3, #8
 8004a18:	d116      	bne.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	617b      	str	r3, [r7, #20]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 f856 	bl	8004ae2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2208      	movs	r2, #8
 8004a3a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e00f      	b.n	8004a68 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	4013      	ands	r3, r2
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	bf0c      	ite	eq
 8004a58:	2301      	moveq	r3, #1
 8004a5a:	2300      	movne	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	461a      	mov	r2, r3
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d0b4      	beq.n	80049d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	88fa      	ldrh	r2, [r7, #6]
 8004a88:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	88fa      	ldrh	r2, [r7, #6]
 8004a8e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2222      	movs	r2, #34	; 0x22
 8004a9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d007      	beq.n	8004ab6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ab4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695a      	ldr	r2, [r3, #20]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f042 0201 	orr.w	r2, r2, #1
 8004ac4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f042 0220 	orr.w	r2, r2, #32
 8004ad4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr

08004ae2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b095      	sub	sp, #84	; 0x54
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	330c      	adds	r3, #12
 8004af0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	330c      	adds	r3, #12
 8004b08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b0a:	643a      	str	r2, [r7, #64]	; 0x40
 8004b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e5      	bne.n	8004aea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3314      	adds	r3, #20
 8004b24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	f023 0301 	bic.w	r3, r3, #1
 8004b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3314      	adds	r3, #20
 8004b3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b46:	e841 2300 	strex	r3, r2, [r1]
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e5      	bne.n	8004b1e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d119      	bne.n	8004b8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	330c      	adds	r3, #12
 8004b60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	e853 3f00 	ldrex	r3, [r3]
 8004b68:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f023 0310 	bic.w	r3, r3, #16
 8004b70:	647b      	str	r3, [r7, #68]	; 0x44
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	330c      	adds	r3, #12
 8004b78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b7a:	61ba      	str	r2, [r7, #24]
 8004b7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7e:	6979      	ldr	r1, [r7, #20]
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	e841 2300 	strex	r3, r2, [r1]
 8004b86:	613b      	str	r3, [r7, #16]
   return(result);
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1e5      	bne.n	8004b5a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004b9c:	bf00      	nop
 8004b9e:	3754      	adds	r7, #84	; 0x54
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bc80      	pop	{r7}
 8004ba4:	4770      	bx	lr

08004ba6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f7ff fee8 	bl	8004996 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bc6:	bf00      	nop
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b085      	sub	sp, #20
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b21      	cmp	r3, #33	; 0x21
 8004be0:	d13e      	bne.n	8004c60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bea:	d114      	bne.n	8004c16 <UART_Transmit_IT+0x48>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d110      	bne.n	8004c16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	1c9a      	adds	r2, r3, #2
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	621a      	str	r2, [r3, #32]
 8004c14:	e008      	b.n	8004c28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	1c59      	adds	r1, r3, #1
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6211      	str	r1, [r2, #32]
 8004c20:	781a      	ldrb	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	4619      	mov	r1, r3
 8004c36:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10f      	bne.n	8004c5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68da      	ldr	r2, [r3, #12]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	e000      	b.n	8004c62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c60:	2302      	movs	r3, #2
  }
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr

08004c6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2220      	movs	r2, #32
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7ff fe79 	bl	8004984 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3708      	adds	r7, #8
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08c      	sub	sp, #48	; 0x30
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b22      	cmp	r3, #34	; 0x22
 8004cae:	f040 80ae 	bne.w	8004e0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cba:	d117      	bne.n	8004cec <UART_Receive_IT+0x50>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d113      	bne.n	8004cec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ccc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	1c9a      	adds	r2, r3, #2
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	629a      	str	r2, [r3, #40]	; 0x28
 8004cea:	e026      	b.n	8004d3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfe:	d007      	beq.n	8004d10 <UART_Receive_IT+0x74>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <UART_Receive_IT+0x82>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d106      	bne.n	8004d1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1a:	701a      	strb	r2, [r3, #0]
 8004d1c:	e008      	b.n	8004d30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	4619      	mov	r1, r3
 8004d48:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d15d      	bne.n	8004e0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0220 	bic.w	r2, r2, #32
 8004d5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d135      	bne.n	8004e00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	330c      	adds	r3, #12
 8004da0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	e853 3f00 	ldrex	r3, [r3]
 8004da8:	613b      	str	r3, [r7, #16]
   return(result);
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f023 0310 	bic.w	r3, r3, #16
 8004db0:	627b      	str	r3, [r7, #36]	; 0x24
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	330c      	adds	r3, #12
 8004db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dba:	623a      	str	r2, [r7, #32]
 8004dbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	69f9      	ldr	r1, [r7, #28]
 8004dc0:	6a3a      	ldr	r2, [r7, #32]
 8004dc2:	e841 2300 	strex	r3, r2, [r1]
 8004dc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1e5      	bne.n	8004d9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0310 	and.w	r3, r3, #16
 8004dd8:	2b10      	cmp	r3, #16
 8004dda:	d10a      	bne.n	8004df2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004df6:	4619      	mov	r1, r3
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7ff fdd5 	bl	80049a8 <HAL_UARTEx_RxEventCallback>
 8004dfe:	e002      	b.n	8004e06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f7fc f9dd 	bl	80011c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e06:	2300      	movs	r3, #0
 8004e08:	e002      	b.n	8004e10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	e000      	b.n	8004e10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e0e:	2302      	movs	r3, #2
  }
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3730      	adds	r7, #48	; 0x30
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004e52:	f023 030c 	bic.w	r3, r3, #12
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	68b9      	ldr	r1, [r7, #8]
 8004e5c:	430b      	orrs	r3, r1
 8004e5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	699a      	ldr	r2, [r3, #24]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a2c      	ldr	r2, [pc, #176]	; (8004f2c <UART_SetConfig+0x114>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d103      	bne.n	8004e88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e80:	f7fe ff4e 	bl	8003d20 <HAL_RCC_GetPCLK2Freq>
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	e002      	b.n	8004e8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e88:	f7fe ff36 	bl	8003cf8 <HAL_RCC_GetPCLK1Freq>
 8004e8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	009a      	lsls	r2, r3, #2
 8004e98:	441a      	add	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea4:	4a22      	ldr	r2, [pc, #136]	; (8004f30 <UART_SetConfig+0x118>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	0119      	lsls	r1, r3, #4
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4413      	add	r3, r2
 8004eb6:	009a      	lsls	r2, r3, #2
 8004eb8:	441a      	add	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ec4:	4b1a      	ldr	r3, [pc, #104]	; (8004f30 <UART_SetConfig+0x118>)
 8004ec6:	fba3 0302 	umull	r0, r3, r3, r2
 8004eca:	095b      	lsrs	r3, r3, #5
 8004ecc:	2064      	movs	r0, #100	; 0x64
 8004ece:	fb00 f303 	mul.w	r3, r0, r3
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	3332      	adds	r3, #50	; 0x32
 8004ed8:	4a15      	ldr	r2, [pc, #84]	; (8004f30 <UART_SetConfig+0x118>)
 8004eda:	fba2 2303 	umull	r2, r3, r2, r3
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ee4:	4419      	add	r1, r3
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	009a      	lsls	r2, r3, #2
 8004ef0:	441a      	add	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004efc:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <UART_SetConfig+0x118>)
 8004efe:	fba3 0302 	umull	r0, r3, r3, r2
 8004f02:	095b      	lsrs	r3, r3, #5
 8004f04:	2064      	movs	r0, #100	; 0x64
 8004f06:	fb00 f303 	mul.w	r3, r0, r3
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	3332      	adds	r3, #50	; 0x32
 8004f10:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <UART_SetConfig+0x118>)
 8004f12:	fba2 2303 	umull	r2, r3, r2, r3
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	f003 020f 	and.w	r2, r3, #15
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	440a      	add	r2, r1
 8004f22:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	40013800 	.word	0x40013800
 8004f30:	51eb851f 	.word	0x51eb851f

08004f34 <__NVIC_SetPriority>:
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	6039      	str	r1, [r7, #0]
 8004f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	db0a      	blt.n	8004f5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	490c      	ldr	r1, [pc, #48]	; (8004f80 <__NVIC_SetPriority+0x4c>)
 8004f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f52:	0112      	lsls	r2, r2, #4
 8004f54:	b2d2      	uxtb	r2, r2
 8004f56:	440b      	add	r3, r1
 8004f58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004f5c:	e00a      	b.n	8004f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	4908      	ldr	r1, [pc, #32]	; (8004f84 <__NVIC_SetPriority+0x50>)
 8004f64:	79fb      	ldrb	r3, [r7, #7]
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	3b04      	subs	r3, #4
 8004f6c:	0112      	lsls	r2, r2, #4
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	440b      	add	r3, r1
 8004f72:	761a      	strb	r2, [r3, #24]
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bc80      	pop	{r7}
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	e000e100 	.word	0xe000e100
 8004f84:	e000ed00 	.word	0xe000ed00

08004f88 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004f8c:	4b05      	ldr	r3, [pc, #20]	; (8004fa4 <SysTick_Handler+0x1c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004f90:	f002 f98a 	bl	80072a8 <xTaskGetSchedulerState>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d001      	beq.n	8004f9e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004f9a:	f003 f81d 	bl	8007fd8 <xPortSysTickHandler>
  }
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	e000e010 	.word	0xe000e010

08004fa8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004fac:	2100      	movs	r1, #0
 8004fae:	f06f 0004 	mvn.w	r0, #4
 8004fb2:	f7ff ffbf 	bl	8004f34 <__NVIC_SetPriority>
#endif
}
 8004fb6:	bf00      	nop
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fc2:	f3ef 8305 	mrs	r3, IPSR
 8004fc6:	603b      	str	r3, [r7, #0]
  return(result);
 8004fc8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004fce:	f06f 0305 	mvn.w	r3, #5
 8004fd2:	607b      	str	r3, [r7, #4]
 8004fd4:	e00c      	b.n	8004ff0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004fd6:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <osKernelInitialize+0x40>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d105      	bne.n	8004fea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004fde:	4b07      	ldr	r3, [pc, #28]	; (8004ffc <osKernelInitialize+0x40>)
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	607b      	str	r3, [r7, #4]
 8004fe8:	e002      	b.n	8004ff0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004fea:	f04f 33ff 	mov.w	r3, #4294967295
 8004fee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ff0:	687b      	ldr	r3, [r7, #4]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr
 8004ffc:	200003a8 	.word	0x200003a8

08005000 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005006:	f3ef 8305 	mrs	r3, IPSR
 800500a:	603b      	str	r3, [r7, #0]
  return(result);
 800500c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005012:	f06f 0305 	mvn.w	r3, #5
 8005016:	607b      	str	r3, [r7, #4]
 8005018:	e010      	b.n	800503c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800501a:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <osKernelStart+0x48>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d109      	bne.n	8005036 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005022:	f7ff ffc1 	bl	8004fa8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <osKernelStart+0x48>)
 8005028:	2202      	movs	r2, #2
 800502a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800502c:	f001 fcf8 	bl	8006a20 <vTaskStartScheduler>
      stat = osOK;
 8005030:	2300      	movs	r3, #0
 8005032:	607b      	str	r3, [r7, #4]
 8005034:	e002      	b.n	800503c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005036:	f04f 33ff 	mov.w	r3, #4294967295
 800503a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800503c:	687b      	ldr	r3, [r7, #4]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	200003a8 	.word	0x200003a8

0800504c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800504c:	b580      	push	{r7, lr}
 800504e:	b08e      	sub	sp, #56	; 0x38
 8005050:	af04      	add	r7, sp, #16
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005058:	2300      	movs	r3, #0
 800505a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800505c:	f3ef 8305 	mrs	r3, IPSR
 8005060:	617b      	str	r3, [r7, #20]
  return(result);
 8005062:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005064:	2b00      	cmp	r3, #0
 8005066:	d17e      	bne.n	8005166 <osThreadNew+0x11a>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d07b      	beq.n	8005166 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800506e:	2380      	movs	r3, #128	; 0x80
 8005070:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005072:	2318      	movs	r3, #24
 8005074:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005076:	2300      	movs	r3, #0
 8005078:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800507a:	f04f 33ff 	mov.w	r3, #4294967295
 800507e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d045      	beq.n	8005112 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <osThreadNew+0x48>
        name = attr->name;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <osThreadNew+0x6e>
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	2b38      	cmp	r3, #56	; 0x38
 80050ac:	d805      	bhi.n	80050ba <osThreadNew+0x6e>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <osThreadNew+0x72>
        return (NULL);
 80050ba:	2300      	movs	r3, #0
 80050bc:	e054      	b.n	8005168 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	089b      	lsrs	r3, r3, #2
 80050cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00e      	beq.n	80050f4 <osThreadNew+0xa8>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	2b5b      	cmp	r3, #91	; 0x5b
 80050dc:	d90a      	bls.n	80050f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d006      	beq.n	80050f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <osThreadNew+0xa8>
        mem = 1;
 80050ee:	2301      	movs	r3, #1
 80050f0:	61bb      	str	r3, [r7, #24]
 80050f2:	e010      	b.n	8005116 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10c      	bne.n	8005116 <osThreadNew+0xca>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d108      	bne.n	8005116 <osThreadNew+0xca>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d104      	bne.n	8005116 <osThreadNew+0xca>
          mem = 0;
 800510c:	2300      	movs	r3, #0
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	e001      	b.n	8005116 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d110      	bne.n	800513e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005124:	9202      	str	r2, [sp, #8]
 8005126:	9301      	str	r3, [sp, #4]
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6a3a      	ldr	r2, [r7, #32]
 8005130:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f001 fa54 	bl	80065e0 <xTaskCreateStatic>
 8005138:	4603      	mov	r3, r0
 800513a:	613b      	str	r3, [r7, #16]
 800513c:	e013      	b.n	8005166 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d110      	bne.n	8005166 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	b29a      	uxth	r2, r3
 8005148:	f107 0310 	add.w	r3, r7, #16
 800514c:	9301      	str	r3, [sp, #4]
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f001 fa9f 	bl	800669a <xTaskCreate>
 800515c:	4603      	mov	r3, r0
 800515e:	2b01      	cmp	r3, #1
 8005160:	d001      	beq.n	8005166 <osThreadNew+0x11a>
            hTask = NULL;
 8005162:	2300      	movs	r3, #0
 8005164:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005166:	693b      	ldr	r3, [r7, #16]
}
 8005168:	4618      	mov	r0, r3
 800516a:	3728      	adds	r7, #40	; 0x28
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005178:	f3ef 8305 	mrs	r3, IPSR
 800517c:	60fb      	str	r3, [r7, #12]
  return(result);
 800517e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <osDelayUntil+0x1c>
    stat = osErrorISR;
 8005184:	f06f 0305 	mvn.w	r3, #5
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	e019      	b.n	80051c0 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800518c:	2300      	movs	r3, #0
 800518e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8005190:	f001 fd58 	bl	8006c44 <xTaskGetTickCount>
 8005194:	4603      	mov	r3, r0
 8005196:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d009      	beq.n	80051ba <osDelayUntil+0x4a>
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	db06      	blt.n	80051ba <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80051ac:	f107 0308 	add.w	r3, r7, #8
 80051b0:	6939      	ldr	r1, [r7, #16]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f001 fbb6 	bl	8006924 <vTaskDelayUntil>
 80051b8:	e002      	b.n	80051c0 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80051ba:	f06f 0303 	mvn.w	r3, #3
 80051be:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80051c0:	697b      	ldr	r3, [r7, #20]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3718      	adds	r7, #24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b08a      	sub	sp, #40	; 0x28
 80051ce:	af02      	add	r7, sp, #8
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051da:	f3ef 8305 	mrs	r3, IPSR
 80051de:	613b      	str	r3, [r7, #16]
  return(result);
 80051e0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d175      	bne.n	80052d2 <osSemaphoreNew+0x108>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d072      	beq.n	80052d2 <osSemaphoreNew+0x108>
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d86e      	bhi.n	80052d2 <osSemaphoreNew+0x108>
    mem = -1;
 80051f4:	f04f 33ff 	mov.w	r3, #4294967295
 80051f8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d006      	beq.n	8005216 <osSemaphoreNew+0x4c>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	2b4f      	cmp	r3, #79	; 0x4f
 800520e:	d902      	bls.n	8005216 <osSemaphoreNew+0x4c>
        mem = 1;
 8005210:	2301      	movs	r3, #1
 8005212:	61bb      	str	r3, [r7, #24]
 8005214:	e00c      	b.n	8005230 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d108      	bne.n	8005230 <osSemaphoreNew+0x66>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d104      	bne.n	8005230 <osSemaphoreNew+0x66>
          mem = 0;
 8005226:	2300      	movs	r3, #0
 8005228:	61bb      	str	r3, [r7, #24]
 800522a:	e001      	b.n	8005230 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800522c:	2300      	movs	r3, #0
 800522e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005236:	d04c      	beq.n	80052d2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d128      	bne.n	8005290 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d10a      	bne.n	800525a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2203      	movs	r2, #3
 800524a:	9200      	str	r2, [sp, #0]
 800524c:	2200      	movs	r2, #0
 800524e:	2100      	movs	r1, #0
 8005250:	2001      	movs	r0, #1
 8005252:	f000 fa23 	bl	800569c <xQueueGenericCreateStatic>
 8005256:	61f8      	str	r0, [r7, #28]
 8005258:	e005      	b.n	8005266 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800525a:	2203      	movs	r2, #3
 800525c:	2100      	movs	r1, #0
 800525e:	2001      	movs	r0, #1
 8005260:	f000 fa94 	bl	800578c <xQueueGenericCreate>
 8005264:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d022      	beq.n	80052b2 <osSemaphoreNew+0xe8>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d01f      	beq.n	80052b2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005272:	2300      	movs	r3, #0
 8005274:	2200      	movs	r2, #0
 8005276:	2100      	movs	r1, #0
 8005278:	69f8      	ldr	r0, [r7, #28]
 800527a:	f000 fb4f 	bl	800591c <xQueueGenericSend>
 800527e:	4603      	mov	r3, r0
 8005280:	2b01      	cmp	r3, #1
 8005282:	d016      	beq.n	80052b2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005284:	69f8      	ldr	r0, [r7, #28]
 8005286:	f000 ffdb 	bl	8006240 <vQueueDelete>
            hSemaphore = NULL;
 800528a:	2300      	movs	r3, #0
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	e010      	b.n	80052b2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d108      	bne.n	80052a8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	461a      	mov	r2, r3
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 fad1 	bl	8005846 <xQueueCreateCountingSemaphoreStatic>
 80052a4:	61f8      	str	r0, [r7, #28]
 80052a6:	e004      	b.n	80052b2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80052a8:	68b9      	ldr	r1, [r7, #8]
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 fb02 	bl	80058b4 <xQueueCreateCountingSemaphore>
 80052b0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00c      	beq.n	80052d2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <osSemaphoreNew+0xfc>
          name = attr->name;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	617b      	str	r3, [r7, #20]
 80052c4:	e001      	b.n	80052ca <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80052ca:	6979      	ldr	r1, [r7, #20]
 80052cc:	69f8      	ldr	r0, [r7, #28]
 80052ce:	f001 f901 	bl	80064d4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80052d2:	69fb      	ldr	r3, [r7, #28]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3720      	adds	r7, #32
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d103      	bne.n	80052fc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80052f4:	f06f 0303 	mvn.w	r3, #3
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	e039      	b.n	8005370 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052fc:	f3ef 8305 	mrs	r3, IPSR
 8005300:	60fb      	str	r3, [r7, #12]
  return(result);
 8005302:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005304:	2b00      	cmp	r3, #0
 8005306:	d022      	beq.n	800534e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800530e:	f06f 0303 	mvn.w	r3, #3
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	e02c      	b.n	8005370 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005316:	2300      	movs	r3, #0
 8005318:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800531a:	f107 0308 	add.w	r3, r7, #8
 800531e:	461a      	mov	r2, r3
 8005320:	2100      	movs	r1, #0
 8005322:	6938      	ldr	r0, [r7, #16]
 8005324:	f000 ff0c 	bl	8006140 <xQueueReceiveFromISR>
 8005328:	4603      	mov	r3, r0
 800532a:	2b01      	cmp	r3, #1
 800532c:	d003      	beq.n	8005336 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800532e:	f06f 0302 	mvn.w	r3, #2
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	e01c      	b.n	8005370 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d019      	beq.n	8005370 <osSemaphoreAcquire+0x94>
 800533c:	4b0f      	ldr	r3, [pc, #60]	; (800537c <osSemaphoreAcquire+0xa0>)
 800533e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	e010      	b.n	8005370 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800534e:	6839      	ldr	r1, [r7, #0]
 8005350:	6938      	ldr	r0, [r7, #16]
 8005352:	f000 fde9 	bl	8005f28 <xQueueSemaphoreTake>
 8005356:	4603      	mov	r3, r0
 8005358:	2b01      	cmp	r3, #1
 800535a:	d009      	beq.n	8005370 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8005362:	f06f 0301 	mvn.w	r3, #1
 8005366:	617b      	str	r3, [r7, #20]
 8005368:	e002      	b.n	8005370 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800536a:	f06f 0302 	mvn.w	r3, #2
 800536e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005370:	697b      	ldr	r3, [r7, #20]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	e000ed04 	.word	0xe000ed04

08005380 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800538c:	2300      	movs	r3, #0
 800538e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d103      	bne.n	800539e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005396:	f06f 0303 	mvn.w	r3, #3
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	e02c      	b.n	80053f8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800539e:	f3ef 8305 	mrs	r3, IPSR
 80053a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80053a4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d01a      	beq.n	80053e0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80053ae:	f107 0308 	add.w	r3, r7, #8
 80053b2:	4619      	mov	r1, r3
 80053b4:	6938      	ldr	r0, [r7, #16]
 80053b6:	f000 fc4a 	bl	8005c4e <xQueueGiveFromISR>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d003      	beq.n	80053c8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80053c0:	f06f 0302 	mvn.w	r3, #2
 80053c4:	617b      	str	r3, [r7, #20]
 80053c6:	e017      	b.n	80053f8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d014      	beq.n	80053f8 <osSemaphoreRelease+0x78>
 80053ce:	4b0d      	ldr	r3, [pc, #52]	; (8005404 <osSemaphoreRelease+0x84>)
 80053d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	e00b      	b.n	80053f8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80053e0:	2300      	movs	r3, #0
 80053e2:	2200      	movs	r2, #0
 80053e4:	2100      	movs	r1, #0
 80053e6:	6938      	ldr	r0, [r7, #16]
 80053e8:	f000 fa98 	bl	800591c <xQueueGenericSend>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d002      	beq.n	80053f8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80053f2:	f06f 0302 	mvn.w	r3, #2
 80053f6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80053f8:	697b      	ldr	r3, [r7, #20]
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	e000ed04 	.word	0xe000ed04

08005408 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4a06      	ldr	r2, [pc, #24]	; (8005430 <vApplicationGetIdleTaskMemory+0x28>)
 8005418:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	4a05      	ldr	r2, [pc, #20]	; (8005434 <vApplicationGetIdleTaskMemory+0x2c>)
 800541e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2280      	movs	r2, #128	; 0x80
 8005424:	601a      	str	r2, [r3, #0]
}
 8005426:	bf00      	nop
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	bc80      	pop	{r7}
 800542e:	4770      	bx	lr
 8005430:	200003ac 	.word	0x200003ac
 8005434:	20000408 	.word	0x20000408

08005438 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	4a07      	ldr	r2, [pc, #28]	; (8005464 <vApplicationGetTimerTaskMemory+0x2c>)
 8005448:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	4a06      	ldr	r2, [pc, #24]	; (8005468 <vApplicationGetTimerTaskMemory+0x30>)
 800544e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005456:	601a      	str	r2, [r3, #0]
}
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	bc80      	pop	{r7}
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	20000608 	.word	0x20000608
 8005468:	20000664 	.word	0x20000664

0800546c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f103 0208 	add.w	r2, r3, #8
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f04f 32ff 	mov.w	r2, #4294967295
 8005484:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f103 0208 	add.w	r2, r3, #8
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f103 0208 	add.w	r2, r3, #8
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bc80      	pop	{r7}
 80054a8:	4770      	bx	lr

080054aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	bc80      	pop	{r7}
 80054c0:	4770      	bx	lr

080054c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054c2:	b480      	push	{r7}
 80054c4:	b085      	sub	sp, #20
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	683a      	ldr	r2, [r7, #0]
 80054ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	601a      	str	r2, [r3, #0]
}
 80054fe:	bf00      	nop
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr

08005508 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d103      	bne.n	8005528 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	e00c      	b.n	8005542 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3308      	adds	r3, #8
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	e002      	b.n	8005536 <vListInsert+0x2e>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	429a      	cmp	r2, r3
 8005540:	d2f6      	bcs.n	8005530 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	601a      	str	r2, [r3, #0]
}
 800556e:	bf00      	nop
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6892      	ldr	r2, [r2, #8]
 800558e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6852      	ldr	r2, [r2, #4]
 8005598:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d103      	bne.n	80055ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	1e5a      	subs	r2, r3, #1
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr
	...

080055cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10a      	bne.n	80055f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80055f2:	bf00      	nop
 80055f4:	e7fe      	b.n	80055f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80055f6:	f002 fc71 	bl	8007edc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005602:	68f9      	ldr	r1, [r7, #12]
 8005604:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005606:	fb01 f303 	mul.w	r3, r1, r3
 800560a:	441a      	add	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005626:	3b01      	subs	r3, #1
 8005628:	68f9      	ldr	r1, [r7, #12]
 800562a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800562c:	fb01 f303 	mul.w	r3, r1, r3
 8005630:	441a      	add	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	22ff      	movs	r2, #255	; 0xff
 800563a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	22ff      	movs	r2, #255	; 0xff
 8005642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d114      	bne.n	8005676 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01a      	beq.n	800568a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	3310      	adds	r3, #16
 8005658:	4618      	mov	r0, r3
 800565a:	f001 fc67 	bl	8006f2c <xTaskRemoveFromEventList>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d012      	beq.n	800568a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005664:	4b0c      	ldr	r3, [pc, #48]	; (8005698 <xQueueGenericReset+0xcc>)
 8005666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800566a:	601a      	str	r2, [r3, #0]
 800566c:	f3bf 8f4f 	dsb	sy
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	e009      	b.n	800568a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	3310      	adds	r3, #16
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fef6 	bl	800546c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	3324      	adds	r3, #36	; 0x24
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff fef1 	bl	800546c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800568a:	f002 fc57 	bl	8007f3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800568e:	2301      	movs	r3, #1
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08e      	sub	sp, #56	; 0x38
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10a      	bne.n	80056c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80056b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80056c2:	bf00      	nop
 80056c4:	e7fe      	b.n	80056c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10a      	bne.n	80056e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80056de:	bf00      	nop
 80056e0:	e7fe      	b.n	80056e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <xQueueGenericCreateStatic+0x52>
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <xQueueGenericCreateStatic+0x56>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e000      	b.n	80056f4 <xQueueGenericCreateStatic+0x58>
 80056f2:	2300      	movs	r3, #0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10a      	bne.n	800570e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80056f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fc:	f383 8811 	msr	BASEPRI, r3
 8005700:	f3bf 8f6f 	isb	sy
 8005704:	f3bf 8f4f 	dsb	sy
 8005708:	623b      	str	r3, [r7, #32]
}
 800570a:	bf00      	nop
 800570c:	e7fe      	b.n	800570c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d102      	bne.n	800571a <xQueueGenericCreateStatic+0x7e>
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <xQueueGenericCreateStatic+0x82>
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <xQueueGenericCreateStatic+0x84>
 800571e:	2300      	movs	r3, #0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	61fb      	str	r3, [r7, #28]
}
 8005736:	bf00      	nop
 8005738:	e7fe      	b.n	8005738 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800573a:	2350      	movs	r3, #80	; 0x50
 800573c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	2b50      	cmp	r3, #80	; 0x50
 8005742:	d00a      	beq.n	800575a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	61bb      	str	r3, [r7, #24]
}
 8005756:	bf00      	nop
 8005758:	e7fe      	b.n	8005758 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800575a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00d      	beq.n	8005782 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800576e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	4613      	mov	r3, r2
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f83f 	bl	8005800 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005784:	4618      	mov	r0, r3
 8005786:	3730      	adds	r7, #48	; 0x30
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08a      	sub	sp, #40	; 0x28
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	4613      	mov	r3, r2
 8005798:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10a      	bne.n	80057b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80057a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a4:	f383 8811 	msr	BASEPRI, r3
 80057a8:	f3bf 8f6f 	isb	sy
 80057ac:	f3bf 8f4f 	dsb	sy
 80057b0:	613b      	str	r3, [r7, #16]
}
 80057b2:	bf00      	nop
 80057b4:	e7fe      	b.n	80057b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	fb02 f303 	mul.w	r3, r2, r3
 80057be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	3350      	adds	r3, #80	; 0x50
 80057c4:	4618      	mov	r0, r3
 80057c6:	f002 fc89 	bl	80080dc <pvPortMalloc>
 80057ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d011      	beq.n	80057f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	3350      	adds	r3, #80	; 0x50
 80057da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80057e4:	79fa      	ldrb	r2, [r7, #7]
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	4613      	mov	r3, r2
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	68b9      	ldr	r1, [r7, #8]
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 f805 	bl	8005800 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80057f6:	69bb      	ldr	r3, [r7, #24]
	}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3720      	adds	r7, #32
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d103      	bne.n	800581c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e002      	b.n	8005822 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800582e:	2101      	movs	r1, #1
 8005830:	69b8      	ldr	r0, [r7, #24]
 8005832:	f7ff fecb 	bl	80055cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800583e:	bf00      	nop
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005846:	b580      	push	{r7, lr}
 8005848:	b08a      	sub	sp, #40	; 0x28
 800584a:	af02      	add	r7, sp, #8
 800584c:	60f8      	str	r0, [r7, #12]
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10a      	bne.n	800586e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8005858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585c:	f383 8811 	msr	BASEPRI, r3
 8005860:	f3bf 8f6f 	isb	sy
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	61bb      	str	r3, [r7, #24]
}
 800586a:	bf00      	nop
 800586c:	e7fe      	b.n	800586c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	429a      	cmp	r2, r3
 8005874:	d90a      	bls.n	800588c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	617b      	str	r3, [r7, #20]
}
 8005888:	bf00      	nop
 800588a:	e7fe      	b.n	800588a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800588c:	2302      	movs	r3, #2
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	2100      	movs	r1, #0
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7ff ff00 	bl	800569c <xQueueGenericCreateStatic>
 800589c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80058aa:	69fb      	ldr	r3, [r7, #28]
	}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3720      	adds	r7, #32
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80058c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
 80058d4:	613b      	str	r3, [r7, #16]
}
 80058d6:	bf00      	nop
 80058d8:	e7fe      	b.n	80058d8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d90a      	bls.n	80058f8 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	60fb      	str	r3, [r7, #12]
}
 80058f4:	bf00      	nop
 80058f6:	e7fe      	b.n	80058f6 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80058f8:	2202      	movs	r2, #2
 80058fa:	2100      	movs	r1, #0
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7ff ff45 	bl	800578c <xQueueGenericCreate>
 8005902:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005910:	697b      	ldr	r3, [r7, #20]
	}
 8005912:	4618      	mov	r0, r3
 8005914:	3718      	adds	r7, #24
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b08e      	sub	sp, #56	; 0x38
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800592a:	2300      	movs	r3, #0
 800592c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10a      	bne.n	800594e <xQueueGenericSend+0x32>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800594a:	bf00      	nop
 800594c:	e7fe      	b.n	800594c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d103      	bne.n	800595c <xQueueGenericSend+0x40>
 8005954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005958:	2b00      	cmp	r3, #0
 800595a:	d101      	bne.n	8005960 <xQueueGenericSend+0x44>
 800595c:	2301      	movs	r3, #1
 800595e:	e000      	b.n	8005962 <xQueueGenericSend+0x46>
 8005960:	2300      	movs	r3, #0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <xQueueGenericSend+0x60>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005978:	bf00      	nop
 800597a:	e7fe      	b.n	800597a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b02      	cmp	r3, #2
 8005980:	d103      	bne.n	800598a <xQueueGenericSend+0x6e>
 8005982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005986:	2b01      	cmp	r3, #1
 8005988:	d101      	bne.n	800598e <xQueueGenericSend+0x72>
 800598a:	2301      	movs	r3, #1
 800598c:	e000      	b.n	8005990 <xQueueGenericSend+0x74>
 800598e:	2300      	movs	r3, #0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10a      	bne.n	80059aa <xQueueGenericSend+0x8e>
	__asm volatile
 8005994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	623b      	str	r3, [r7, #32]
}
 80059a6:	bf00      	nop
 80059a8:	e7fe      	b.n	80059a8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059aa:	f001 fc7d 	bl	80072a8 <xTaskGetSchedulerState>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d102      	bne.n	80059ba <xQueueGenericSend+0x9e>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d101      	bne.n	80059be <xQueueGenericSend+0xa2>
 80059ba:	2301      	movs	r3, #1
 80059bc:	e000      	b.n	80059c0 <xQueueGenericSend+0xa4>
 80059be:	2300      	movs	r3, #0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10a      	bne.n	80059da <xQueueGenericSend+0xbe>
	__asm volatile
 80059c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	61fb      	str	r3, [r7, #28]
}
 80059d6:	bf00      	nop
 80059d8:	e7fe      	b.n	80059d8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059da:	f002 fa7f 	bl	8007edc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d302      	bcc.n	80059f0 <xQueueGenericSend+0xd4>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d129      	bne.n	8005a44 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059f0:	683a      	ldr	r2, [r7, #0]
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059f6:	f000 fc5d 	bl	80062b4 <prvCopyDataToQueue>
 80059fa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d010      	beq.n	8005a26 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a06:	3324      	adds	r3, #36	; 0x24
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f001 fa8f 	bl	8006f2c <xTaskRemoveFromEventList>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d013      	beq.n	8005a3c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005a14:	4b3f      	ldr	r3, [pc, #252]	; (8005b14 <xQueueGenericSend+0x1f8>)
 8005a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	f3bf 8f6f 	isb	sy
 8005a24:	e00a      	b.n	8005a3c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d007      	beq.n	8005a3c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005a2c:	4b39      	ldr	r3, [pc, #228]	; (8005b14 <xQueueGenericSend+0x1f8>)
 8005a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005a3c:	f002 fa7e 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e063      	b.n	8005b0c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d103      	bne.n	8005a52 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a4a:	f002 fa77 	bl	8007f3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e05c      	b.n	8005b0c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d106      	bne.n	8005a66 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a58:	f107 0314 	add.w	r3, r7, #20
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f001 fac9 	bl	8006ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a62:	2301      	movs	r3, #1
 8005a64:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a66:	f002 fa69 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a6a:	f001 f83f 	bl	8006aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a6e:	f002 fa35 	bl	8007edc <vPortEnterCritical>
 8005a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a78:	b25b      	sxtb	r3, r3
 8005a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7e:	d103      	bne.n	8005a88 <xQueueGenericSend+0x16c>
 8005a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a8e:	b25b      	sxtb	r3, r3
 8005a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a94:	d103      	bne.n	8005a9e <xQueueGenericSend+0x182>
 8005a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a9e:	f002 fa4d 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005aa2:	1d3a      	adds	r2, r7, #4
 8005aa4:	f107 0314 	add.w	r3, r7, #20
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f001 fab8 	bl	8007020 <xTaskCheckForTimeOut>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d124      	bne.n	8005b00 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005ab6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ab8:	f000 fcf4 	bl	80064a4 <prvIsQueueFull>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d018      	beq.n	8005af4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac4:	3310      	adds	r3, #16
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	4611      	mov	r1, r2
 8005aca:	4618      	mov	r0, r3
 8005acc:	f001 f9de 	bl	8006e8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ad2:	f000 fc7f 	bl	80063d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005ad6:	f001 f817 	bl	8006b08 <xTaskResumeAll>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f47f af7c 	bne.w	80059da <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005ae2:	4b0c      	ldr	r3, [pc, #48]	; (8005b14 <xQueueGenericSend+0x1f8>)
 8005ae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	f3bf 8f4f 	dsb	sy
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	e772      	b.n	80059da <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005af4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005af6:	f000 fc6d 	bl	80063d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005afa:	f001 f805 	bl	8006b08 <xTaskResumeAll>
 8005afe:	e76c      	b.n	80059da <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b02:	f000 fc67 	bl	80063d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b06:	f000 ffff 	bl	8006b08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005b0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3738      	adds	r7, #56	; 0x38
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	e000ed04 	.word	0xe000ed04

08005b18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b090      	sub	sp, #64	; 0x40
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005b42:	bf00      	nop
 8005b44:	e7fe      	b.n	8005b44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d103      	bne.n	8005b54 <xQueueGenericSendFromISR+0x3c>
 8005b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <xQueueGenericSendFromISR+0x40>
 8005b54:	2301      	movs	r3, #1
 8005b56:	e000      	b.n	8005b5a <xQueueGenericSendFromISR+0x42>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10a      	bne.n	8005b74 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b70:	bf00      	nop
 8005b72:	e7fe      	b.n	8005b72 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d103      	bne.n	8005b82 <xQueueGenericSendFromISR+0x6a>
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d101      	bne.n	8005b86 <xQueueGenericSendFromISR+0x6e>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e000      	b.n	8005b88 <xQueueGenericSendFromISR+0x70>
 8005b86:	2300      	movs	r3, #0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10a      	bne.n	8005ba2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	623b      	str	r3, [r7, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	e7fe      	b.n	8005ba0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ba2:	f002 fa5d 	bl	8008060 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005ba6:	f3ef 8211 	mrs	r2, BASEPRI
 8005baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	61fa      	str	r2, [r7, #28]
 8005bbc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005bc0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d302      	bcc.n	8005bd4 <xQueueGenericSendFromISR+0xbc>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d12f      	bne.n	8005c34 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	68b9      	ldr	r1, [r7, #8]
 8005be8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005bea:	f000 fb63 	bl	80062b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005bee:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf6:	d112      	bne.n	8005c1e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d016      	beq.n	8005c2e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c02:	3324      	adds	r3, #36	; 0x24
 8005c04:	4618      	mov	r0, r3
 8005c06:	f001 f991 	bl	8006f2c <xTaskRemoveFromEventList>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00e      	beq.n	8005c2e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00b      	beq.n	8005c2e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	e007      	b.n	8005c2e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005c1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005c22:	3301      	adds	r3, #1
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	b25a      	sxtb	r2, r3
 8005c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005c32:	e001      	b.n	8005c38 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005c34:	2300      	movs	r3, #0
 8005c36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c3a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c42:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3740      	adds	r7, #64	; 0x40
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b08e      	sub	sp, #56	; 0x38
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10a      	bne.n	8005c78 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c66:	f383 8811 	msr	BASEPRI, r3
 8005c6a:	f3bf 8f6f 	isb	sy
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	623b      	str	r3, [r7, #32]
}
 8005c74:	bf00      	nop
 8005c76:	e7fe      	b.n	8005c76 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00a      	beq.n	8005c96 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	61fb      	str	r3, [r7, #28]
}
 8005c92:	bf00      	nop
 8005c94:	e7fe      	b.n	8005c94 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d103      	bne.n	8005ca6 <xQueueGiveFromISR+0x58>
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d101      	bne.n	8005caa <xQueueGiveFromISR+0x5c>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e000      	b.n	8005cac <xQueueGiveFromISR+0x5e>
 8005caa:	2300      	movs	r3, #0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10a      	bne.n	8005cc6 <xQueueGiveFromISR+0x78>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	61bb      	str	r3, [r7, #24]
}
 8005cc2:	bf00      	nop
 8005cc4:	e7fe      	b.n	8005cc4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cc6:	f002 f9cb 	bl	8008060 <vPortValidateInterruptPriority>
	__asm volatile
 8005cca:	f3ef 8211 	mrs	r2, BASEPRI
 8005cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	617a      	str	r2, [r7, #20]
 8005ce0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005ce2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d22b      	bcs.n	8005d4e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d06:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d10:	d112      	bne.n	8005d38 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d016      	beq.n	8005d48 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1c:	3324      	adds	r3, #36	; 0x24
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f001 f904 	bl	8006f2c <xTaskRemoveFromEventList>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00e      	beq.n	8005d48 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00b      	beq.n	8005d48 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	2201      	movs	r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	e007      	b.n	8005d48 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005d38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	b25a      	sxtb	r2, r3
 8005d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8005d4c:	e001      	b.n	8005d52 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	637b      	str	r3, [r7, #52]	; 0x34
 8005d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d54:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f383 8811 	msr	BASEPRI, r3
}
 8005d5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3738      	adds	r7, #56	; 0x38
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08c      	sub	sp, #48	; 0x30
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d74:	2300      	movs	r3, #0
 8005d76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10a      	bne.n	8005d98 <xQueueReceive+0x30>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	623b      	str	r3, [r7, #32]
}
 8005d94:	bf00      	nop
 8005d96:	e7fe      	b.n	8005d96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <xQueueReceive+0x3e>
 8005d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d101      	bne.n	8005daa <xQueueReceive+0x42>
 8005da6:	2301      	movs	r3, #1
 8005da8:	e000      	b.n	8005dac <xQueueReceive+0x44>
 8005daa:	2300      	movs	r3, #0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10a      	bne.n	8005dc6 <xQueueReceive+0x5e>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	61fb      	str	r3, [r7, #28]
}
 8005dc2:	bf00      	nop
 8005dc4:	e7fe      	b.n	8005dc4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dc6:	f001 fa6f 	bl	80072a8 <xTaskGetSchedulerState>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d102      	bne.n	8005dd6 <xQueueReceive+0x6e>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <xQueueReceive+0x72>
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e000      	b.n	8005ddc <xQueueReceive+0x74>
 8005dda:	2300      	movs	r3, #0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d10a      	bne.n	8005df6 <xQueueReceive+0x8e>
	__asm volatile
 8005de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de4:	f383 8811 	msr	BASEPRI, r3
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	61bb      	str	r3, [r7, #24]
}
 8005df2:	bf00      	nop
 8005df4:	e7fe      	b.n	8005df4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005df6:	f002 f871 	bl	8007edc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d01f      	beq.n	8005e46 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005e06:	68b9      	ldr	r1, [r7, #8]
 8005e08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e0a:	f000 fabd 	bl	8006388 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e10:	1e5a      	subs	r2, r3, #1
 8005e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e14:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00f      	beq.n	8005e3e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e20:	3310      	adds	r3, #16
 8005e22:	4618      	mov	r0, r3
 8005e24:	f001 f882 	bl	8006f2c <xTaskRemoveFromEventList>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d007      	beq.n	8005e3e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e2e:	4b3d      	ldr	r3, [pc, #244]	; (8005f24 <xQueueReceive+0x1bc>)
 8005e30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	f3bf 8f4f 	dsb	sy
 8005e3a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e3e:	f002 f87d 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e069      	b.n	8005f1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d103      	bne.n	8005e54 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e4c:	f002 f876 	bl	8007f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e50:	2300      	movs	r3, #0
 8005e52:	e062      	b.n	8005f1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d106      	bne.n	8005e68 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e5a:	f107 0310 	add.w	r3, r7, #16
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f001 f8c8 	bl	8006ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e64:	2301      	movs	r3, #1
 8005e66:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e68:	f002 f868 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e6c:	f000 fe3e 	bl	8006aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e70:	f002 f834 	bl	8007edc <vPortEnterCritical>
 8005e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e7a:	b25b      	sxtb	r3, r3
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d103      	bne.n	8005e8a <xQueueReceive+0x122>
 8005e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e90:	b25b      	sxtb	r3, r3
 8005e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e96:	d103      	bne.n	8005ea0 <xQueueReceive+0x138>
 8005e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ea0:	f002 f84c 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ea4:	1d3a      	adds	r2, r7, #4
 8005ea6:	f107 0310 	add.w	r3, r7, #16
 8005eaa:	4611      	mov	r1, r2
 8005eac:	4618      	mov	r0, r3
 8005eae:	f001 f8b7 	bl	8007020 <xTaskCheckForTimeOut>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d123      	bne.n	8005f00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005eb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005eba:	f000 fadd 	bl	8006478 <prvIsQueueEmpty>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d017      	beq.n	8005ef4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec6:	3324      	adds	r3, #36	; 0x24
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	4611      	mov	r1, r2
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 ffdd 	bl	8006e8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ed4:	f000 fa7e 	bl	80063d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ed8:	f000 fe16 	bl	8006b08 <xTaskResumeAll>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d189      	bne.n	8005df6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005ee2:	4b10      	ldr	r3, [pc, #64]	; (8005f24 <xQueueReceive+0x1bc>)
 8005ee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	e780      	b.n	8005df6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ef6:	f000 fa6d 	bl	80063d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005efa:	f000 fe05 	bl	8006b08 <xTaskResumeAll>
 8005efe:	e77a      	b.n	8005df6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005f00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f02:	f000 fa67 	bl	80063d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f06:	f000 fdff 	bl	8006b08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f0c:	f000 fab4 	bl	8006478 <prvIsQueueEmpty>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f43f af6f 	beq.w	8005df6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3730      	adds	r7, #48	; 0x30
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	e000ed04 	.word	0xe000ed04

08005f28 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08e      	sub	sp, #56	; 0x38
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f32:	2300      	movs	r3, #0
 8005f34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10a      	bne.n	8005f5a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	623b      	str	r3, [r7, #32]
}
 8005f56:	bf00      	nop
 8005f58:	e7fe      	b.n	8005f58 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00a      	beq.n	8005f78 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	61fb      	str	r3, [r7, #28]
}
 8005f74:	bf00      	nop
 8005f76:	e7fe      	b.n	8005f76 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f78:	f001 f996 	bl	80072a8 <xTaskGetSchedulerState>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d102      	bne.n	8005f88 <xQueueSemaphoreTake+0x60>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d101      	bne.n	8005f8c <xQueueSemaphoreTake+0x64>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <xQueueSemaphoreTake+0x66>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10a      	bne.n	8005fa8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	61bb      	str	r3, [r7, #24]
}
 8005fa4:	bf00      	nop
 8005fa6:	e7fe      	b.n	8005fa6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fa8:	f001 ff98 	bl	8007edc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d024      	beq.n	8006002 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	1e5a      	subs	r2, r3, #1
 8005fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d104      	bne.n	8005fd2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005fc8:	f001 fae4 	bl	8007594 <pvTaskIncrementMutexHeldCount>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00f      	beq.n	8005ffa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fdc:	3310      	adds	r3, #16
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 ffa4 	bl	8006f2c <xTaskRemoveFromEventList>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d007      	beq.n	8005ffa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005fea:	4b54      	ldr	r3, [pc, #336]	; (800613c <xQueueSemaphoreTake+0x214>)
 8005fec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff0:	601a      	str	r2, [r3, #0]
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ffa:	f001 ff9f 	bl	8007f3c <vPortExitCritical>
				return pdPASS;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e097      	b.n	8006132 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d111      	bne.n	800602c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00a      	beq.n	8006024 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	617b      	str	r3, [r7, #20]
}
 8006020:	bf00      	nop
 8006022:	e7fe      	b.n	8006022 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006024:	f001 ff8a 	bl	8007f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006028:	2300      	movs	r3, #0
 800602a:	e082      	b.n	8006132 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800602c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006032:	f107 030c 	add.w	r3, r7, #12
 8006036:	4618      	mov	r0, r3
 8006038:	f000 ffdc 	bl	8006ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800603c:	2301      	movs	r3, #1
 800603e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006040:	f001 ff7c 	bl	8007f3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006044:	f000 fd52 	bl	8006aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006048:	f001 ff48 	bl	8007edc <vPortEnterCritical>
 800604c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800604e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006052:	b25b      	sxtb	r3, r3
 8006054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006058:	d103      	bne.n	8006062 <xQueueSemaphoreTake+0x13a>
 800605a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006064:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006068:	b25b      	sxtb	r3, r3
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606e:	d103      	bne.n	8006078 <xQueueSemaphoreTake+0x150>
 8006070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006078:	f001 ff60 	bl	8007f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800607c:	463a      	mov	r2, r7
 800607e:	f107 030c 	add.w	r3, r7, #12
 8006082:	4611      	mov	r1, r2
 8006084:	4618      	mov	r0, r3
 8006086:	f000 ffcb 	bl	8007020 <xTaskCheckForTimeOut>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d132      	bne.n	80060f6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006090:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006092:	f000 f9f1 	bl	8006478 <prvIsQueueEmpty>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d026      	beq.n	80060ea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800609c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d109      	bne.n	80060b8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80060a4:	f001 ff1a 	bl	8007edc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80060a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	4618      	mov	r0, r3
 80060ae:	f001 f919 	bl	80072e4 <xTaskPriorityInherit>
 80060b2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80060b4:	f001 ff42 	bl	8007f3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ba:	3324      	adds	r3, #36	; 0x24
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	4611      	mov	r1, r2
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fee3 	bl	8006e8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80060c8:	f000 f984 	bl	80063d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060cc:	f000 fd1c 	bl	8006b08 <xTaskResumeAll>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f47f af68 	bne.w	8005fa8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80060d8:	4b18      	ldr	r3, [pc, #96]	; (800613c <xQueueSemaphoreTake+0x214>)
 80060da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060de:	601a      	str	r2, [r3, #0]
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	e75e      	b.n	8005fa8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80060ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80060ec:	f000 f972 	bl	80063d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060f0:	f000 fd0a 	bl	8006b08 <xTaskResumeAll>
 80060f4:	e758      	b.n	8005fa8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80060f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80060f8:	f000 f96c 	bl	80063d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060fc:	f000 fd04 	bl	8006b08 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006102:	f000 f9b9 	bl	8006478 <prvIsQueueEmpty>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	f43f af4d 	beq.w	8005fa8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800610e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00d      	beq.n	8006130 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006114:	f001 fee2 	bl	8007edc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006118:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800611a:	f000 f8b4 	bl	8006286 <prvGetDisinheritPriorityAfterTimeout>
 800611e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006126:	4618      	mov	r0, r3
 8006128:	f001 f9b2 	bl	8007490 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800612c:	f001 ff06 	bl	8007f3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006130:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006132:	4618      	mov	r0, r3
 8006134:	3738      	adds	r7, #56	; 0x38
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	e000ed04 	.word	0xe000ed04

08006140 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b08e      	sub	sp, #56	; 0x38
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10a      	bne.n	800616c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	623b      	str	r3, [r7, #32]
}
 8006168:	bf00      	nop
 800616a:	e7fe      	b.n	800616a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d103      	bne.n	800617a <xQueueReceiveFromISR+0x3a>
 8006172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <xQueueReceiveFromISR+0x3e>
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <xQueueReceiveFromISR+0x40>
 800617e:	2300      	movs	r3, #0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	61fb      	str	r3, [r7, #28]
}
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800619a:	f001 ff61 	bl	8008060 <vPortValidateInterruptPriority>
	__asm volatile
 800619e:	f3ef 8211 	mrs	r2, BASEPRI
 80061a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a6:	f383 8811 	msr	BASEPRI, r3
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	61ba      	str	r2, [r7, #24]
 80061b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80061b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d02f      	beq.n	8006226 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80061c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061d4:	f000 f8d8 	bl	8006388 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061da:	1e5a      	subs	r2, r3, #1
 80061dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80061e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d112      	bne.n	8006210 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d016      	beq.n	8006220 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f4:	3310      	adds	r3, #16
 80061f6:	4618      	mov	r0, r3
 80061f8:	f000 fe98 	bl	8006f2c <xTaskRemoveFromEventList>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00e      	beq.n	8006220 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00b      	beq.n	8006220 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	e007      	b.n	8006220 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006214:	3301      	adds	r3, #1
 8006216:	b2db      	uxtb	r3, r3
 8006218:	b25a      	sxtb	r2, r3
 800621a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006220:	2301      	movs	r3, #1
 8006222:	637b      	str	r3, [r7, #52]	; 0x34
 8006224:	e001      	b.n	800622a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006226:	2300      	movs	r3, #0
 8006228:	637b      	str	r3, [r7, #52]	; 0x34
 800622a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800622c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f383 8811 	msr	BASEPRI, r3
}
 8006234:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006238:	4618      	mov	r0, r3
 800623a:	3738      	adds	r7, #56	; 0x38
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10a      	bne.n	8006268 <vQueueDelete+0x28>
	__asm volatile
 8006252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006256:	f383 8811 	msr	BASEPRI, r3
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	f3bf 8f4f 	dsb	sy
 8006262:	60bb      	str	r3, [r7, #8]
}
 8006264:	bf00      	nop
 8006266:	e7fe      	b.n	8006266 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 f95b 	bl	8006524 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006274:	2b00      	cmp	r3, #0
 8006276:	d102      	bne.n	800627e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f001 fffb 	bl	8008274 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006286:	b480      	push	{r7}
 8006288:	b085      	sub	sp, #20
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006292:	2b00      	cmp	r3, #0
 8006294:	d006      	beq.n	80062a4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80062a0:	60fb      	str	r3, [r7, #12]
 80062a2:	e001      	b.n	80062a8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80062a4:	2300      	movs	r3, #0
 80062a6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80062a8:	68fb      	ldr	r3, [r7, #12]
	}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bc80      	pop	{r7}
 80062b2:	4770      	bx	lr

080062b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80062c0:	2300      	movs	r3, #0
 80062c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10d      	bne.n	80062ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d14d      	bne.n	8006376 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	4618      	mov	r0, r3
 80062e0:	f001 f868 	bl	80073b4 <xTaskPriorityDisinherit>
 80062e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	609a      	str	r2, [r3, #8]
 80062ec:	e043      	b.n	8006376 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d119      	bne.n	8006328 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6858      	ldr	r0, [r3, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fc:	461a      	mov	r2, r3
 80062fe:	68b9      	ldr	r1, [r7, #8]
 8006300:	f002 ffd5 	bl	80092ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630c:	441a      	add	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	429a      	cmp	r2, r3
 800631c:	d32b      	bcc.n	8006376 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	605a      	str	r2, [r3, #4]
 8006326:	e026      	b.n	8006376 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	68d8      	ldr	r0, [r3, #12]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006330:	461a      	mov	r2, r3
 8006332:	68b9      	ldr	r1, [r7, #8]
 8006334:	f002 ffbb 	bl	80092ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	68da      	ldr	r2, [r3, #12]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	425b      	negs	r3, r3
 8006342:	441a      	add	r2, r3
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	429a      	cmp	r2, r3
 8006352:	d207      	bcs.n	8006364 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635c:	425b      	negs	r3, r3
 800635e:	441a      	add	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b02      	cmp	r3, #2
 8006368:	d105      	bne.n	8006376 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	3b01      	subs	r3, #1
 8006374:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800637e:	697b      	ldr	r3, [r7, #20]
}
 8006380:	4618      	mov	r0, r3
 8006382:	3718      	adds	r7, #24
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	2b00      	cmp	r3, #0
 8006398:	d018      	beq.n	80063cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a2:	441a      	add	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68da      	ldr	r2, [r3, #12]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d303      	bcc.n	80063bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	68d9      	ldr	r1, [r3, #12]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c4:	461a      	mov	r2, r3
 80063c6:	6838      	ldr	r0, [r7, #0]
 80063c8:	f002 ff71 	bl	80092ae <memcpy>
	}
}
 80063cc:	bf00      	nop
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80063dc:	f001 fd7e 	bl	8007edc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063e8:	e011      	b.n	800640e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d012      	beq.n	8006418 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	3324      	adds	r3, #36	; 0x24
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 fd98 	bl	8006f2c <xTaskRemoveFromEventList>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006402:	f000 fe6f 	bl	80070e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006406:	7bfb      	ldrb	r3, [r7, #15]
 8006408:	3b01      	subs	r3, #1
 800640a:	b2db      	uxtb	r3, r3
 800640c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800640e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006412:	2b00      	cmp	r3, #0
 8006414:	dce9      	bgt.n	80063ea <prvUnlockQueue+0x16>
 8006416:	e000      	b.n	800641a <prvUnlockQueue+0x46>
					break;
 8006418:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	22ff      	movs	r2, #255	; 0xff
 800641e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006422:	f001 fd8b 	bl	8007f3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006426:	f001 fd59 	bl	8007edc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006430:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006432:	e011      	b.n	8006458 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d012      	beq.n	8006462 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3310      	adds	r3, #16
 8006440:	4618      	mov	r0, r3
 8006442:	f000 fd73 	bl	8006f2c <xTaskRemoveFromEventList>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d001      	beq.n	8006450 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800644c:	f000 fe4a 	bl	80070e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006450:	7bbb      	ldrb	r3, [r7, #14]
 8006452:	3b01      	subs	r3, #1
 8006454:	b2db      	uxtb	r3, r3
 8006456:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006458:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800645c:	2b00      	cmp	r3, #0
 800645e:	dce9      	bgt.n	8006434 <prvUnlockQueue+0x60>
 8006460:	e000      	b.n	8006464 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006462:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	22ff      	movs	r2, #255	; 0xff
 8006468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800646c:	f001 fd66 	bl	8007f3c <vPortExitCritical>
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006480:	f001 fd2c 	bl	8007edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006488:	2b00      	cmp	r3, #0
 800648a:	d102      	bne.n	8006492 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800648c:	2301      	movs	r3, #1
 800648e:	60fb      	str	r3, [r7, #12]
 8006490:	e001      	b.n	8006496 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006496:	f001 fd51 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 800649a:	68fb      	ldr	r3, [r7, #12]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064ac:	f001 fd16 	bl	8007edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d102      	bne.n	80064c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80064bc:	2301      	movs	r3, #1
 80064be:	60fb      	str	r3, [r7, #12]
 80064c0:	e001      	b.n	80064c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064c6:	f001 fd39 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 80064ca:	68fb      	ldr	r3, [r7, #12]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
 80064e2:	e014      	b.n	800650e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80064e4:	4a0e      	ldr	r2, [pc, #56]	; (8006520 <vQueueAddToRegistry+0x4c>)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d10b      	bne.n	8006508 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80064f0:	490b      	ldr	r1, [pc, #44]	; (8006520 <vQueueAddToRegistry+0x4c>)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80064fa:	4a09      	ldr	r2, [pc, #36]	; (8006520 <vQueueAddToRegistry+0x4c>)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	00db      	lsls	r3, r3, #3
 8006500:	4413      	add	r3, r2
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006506:	e006      	b.n	8006516 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	3301      	adds	r3, #1
 800650c:	60fb      	str	r3, [r7, #12]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2b07      	cmp	r3, #7
 8006512:	d9e7      	bls.n	80064e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006514:	bf00      	nop
 8006516:	bf00      	nop
 8006518:	3714      	adds	r7, #20
 800651a:	46bd      	mov	sp, r7
 800651c:	bc80      	pop	{r7}
 800651e:	4770      	bx	lr
 8006520:	20000a64 	.word	0x20000a64

08006524 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800652c:	2300      	movs	r3, #0
 800652e:	60fb      	str	r3, [r7, #12]
 8006530:	e016      	b.n	8006560 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006532:	4a10      	ldr	r2, [pc, #64]	; (8006574 <vQueueUnregisterQueue+0x50>)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	4413      	add	r3, r2
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	429a      	cmp	r2, r3
 8006540:	d10b      	bne.n	800655a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006542:	4a0c      	ldr	r2, [pc, #48]	; (8006574 <vQueueUnregisterQueue+0x50>)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2100      	movs	r1, #0
 8006548:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800654c:	4a09      	ldr	r2, [pc, #36]	; (8006574 <vQueueUnregisterQueue+0x50>)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	4413      	add	r3, r2
 8006554:	2200      	movs	r2, #0
 8006556:	605a      	str	r2, [r3, #4]
				break;
 8006558:	e006      	b.n	8006568 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	3301      	adds	r3, #1
 800655e:	60fb      	str	r3, [r7, #12]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2b07      	cmp	r3, #7
 8006564:	d9e5      	bls.n	8006532 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006566:	bf00      	nop
 8006568:	bf00      	nop
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	bc80      	pop	{r7}
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	20000a64 	.word	0x20000a64

08006578 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006588:	f001 fca8 	bl	8007edc <vPortEnterCritical>
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006592:	b25b      	sxtb	r3, r3
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d103      	bne.n	80065a2 <vQueueWaitForMessageRestricted+0x2a>
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065a8:	b25b      	sxtb	r3, r3
 80065aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ae:	d103      	bne.n	80065b8 <vQueueWaitForMessageRestricted+0x40>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065b8:	f001 fcc0 	bl	8007f3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d106      	bne.n	80065d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	3324      	adds	r3, #36	; 0x24
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fc81 	bl	8006ed4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80065d2:	6978      	ldr	r0, [r7, #20]
 80065d4:	f7ff fefe 	bl	80063d4 <prvUnlockQueue>
	}
 80065d8:	bf00      	nop
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b08e      	sub	sp, #56	; 0x38
 80065e4:	af04      	add	r7, sp, #16
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
 80065ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80065ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10a      	bne.n	800660a <xTaskCreateStatic+0x2a>
	__asm volatile
 80065f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	623b      	str	r3, [r7, #32]
}
 8006606:	bf00      	nop
 8006608:	e7fe      	b.n	8006608 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800660a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660c:	2b00      	cmp	r3, #0
 800660e:	d10a      	bne.n	8006626 <xTaskCreateStatic+0x46>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	61fb      	str	r3, [r7, #28]
}
 8006622:	bf00      	nop
 8006624:	e7fe      	b.n	8006624 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006626:	235c      	movs	r3, #92	; 0x5c
 8006628:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	2b5c      	cmp	r3, #92	; 0x5c
 800662e:	d00a      	beq.n	8006646 <xTaskCreateStatic+0x66>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	61bb      	str	r3, [r7, #24]
}
 8006642:	bf00      	nop
 8006644:	e7fe      	b.n	8006644 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006646:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800664a:	2b00      	cmp	r3, #0
 800664c:	d01e      	beq.n	800668c <xTaskCreateStatic+0xac>
 800664e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006650:	2b00      	cmp	r3, #0
 8006652:	d01b      	beq.n	800668c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006656:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800665c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800665e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006660:	2202      	movs	r2, #2
 8006662:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006666:	2300      	movs	r3, #0
 8006668:	9303      	str	r3, [sp, #12]
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	9302      	str	r3, [sp, #8]
 800666e:	f107 0314 	add.w	r3, r7, #20
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	68b9      	ldr	r1, [r7, #8]
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 f850 	bl	8006724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006686:	f000 f8dd 	bl	8006844 <prvAddNewTaskToReadyList>
 800668a:	e001      	b.n	8006690 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800668c:	2300      	movs	r3, #0
 800668e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006690:	697b      	ldr	r3, [r7, #20]
	}
 8006692:	4618      	mov	r0, r3
 8006694:	3728      	adds	r7, #40	; 0x28
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}

0800669a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800669a:	b580      	push	{r7, lr}
 800669c:	b08c      	sub	sp, #48	; 0x30
 800669e:	af04      	add	r7, sp, #16
 80066a0:	60f8      	str	r0, [r7, #12]
 80066a2:	60b9      	str	r1, [r7, #8]
 80066a4:	603b      	str	r3, [r7, #0]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80066aa:	88fb      	ldrh	r3, [r7, #6]
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 fd14 	bl	80080dc <pvPortMalloc>
 80066b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00e      	beq.n	80066da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80066bc:	205c      	movs	r0, #92	; 0x5c
 80066be:	f001 fd0d 	bl	80080dc <pvPortMalloc>
 80066c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	631a      	str	r2, [r3, #48]	; 0x30
 80066d0:	e005      	b.n	80066de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80066d2:	6978      	ldr	r0, [r7, #20]
 80066d4:	f001 fdce 	bl	8008274 <vPortFree>
 80066d8:	e001      	b.n	80066de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80066da:	2300      	movs	r3, #0
 80066dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d017      	beq.n	8006714 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80066ec:	88fa      	ldrh	r2, [r7, #6]
 80066ee:	2300      	movs	r3, #0
 80066f0:	9303      	str	r3, [sp, #12]
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	9302      	str	r3, [sp, #8]
 80066f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f8:	9301      	str	r3, [sp, #4]
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68b9      	ldr	r1, [r7, #8]
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 f80e 	bl	8006724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006708:	69f8      	ldr	r0, [r7, #28]
 800670a:	f000 f89b 	bl	8006844 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800670e:	2301      	movs	r3, #1
 8006710:	61bb      	str	r3, [r7, #24]
 8006712:	e002      	b.n	800671a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006714:	f04f 33ff 	mov.w	r3, #4294967295
 8006718:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800671a:	69bb      	ldr	r3, [r7, #24]
	}
 800671c:	4618      	mov	r0, r3
 800671e:	3720      	adds	r7, #32
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b088      	sub	sp, #32
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
 8006730:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006734:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	461a      	mov	r2, r3
 800673c:	21a5      	movs	r1, #165	; 0xa5
 800673e:	f002 fd29 	bl	8009194 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800674c:	3b01      	subs	r3, #1
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	f023 0307 	bic.w	r3, r3, #7
 800675a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	f003 0307 	and.w	r3, r3, #7
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <prvInitialiseNewTask+0x58>
	__asm volatile
 8006766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676a:	f383 8811 	msr	BASEPRI, r3
 800676e:	f3bf 8f6f 	isb	sy
 8006772:	f3bf 8f4f 	dsb	sy
 8006776:	617b      	str	r3, [r7, #20]
}
 8006778:	bf00      	nop
 800677a:	e7fe      	b.n	800677a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01f      	beq.n	80067c2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006782:	2300      	movs	r3, #0
 8006784:	61fb      	str	r3, [r7, #28]
 8006786:	e012      	b.n	80067ae <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	4413      	add	r3, r2
 800678e:	7819      	ldrb	r1, [r3, #0]
 8006790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	4413      	add	r3, r2
 8006796:	3334      	adds	r3, #52	; 0x34
 8006798:	460a      	mov	r2, r1
 800679a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	4413      	add	r3, r2
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d006      	beq.n	80067b6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	3301      	adds	r3, #1
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	2b0f      	cmp	r3, #15
 80067b2:	d9e9      	bls.n	8006788 <prvInitialiseNewTask+0x64>
 80067b4:	e000      	b.n	80067b8 <prvInitialiseNewTask+0x94>
			{
				break;
 80067b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80067b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067c0:	e003      	b.n	80067ca <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80067ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067cc:	2b37      	cmp	r3, #55	; 0x37
 80067ce:	d901      	bls.n	80067d4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80067d0:	2337      	movs	r3, #55	; 0x37
 80067d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80067d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80067da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067de:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80067e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e2:	2200      	movs	r2, #0
 80067e4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80067e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e8:	3304      	adds	r3, #4
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fe fe5d 	bl	80054aa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80067f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f2:	3318      	adds	r3, #24
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7fe fe58 	bl	80054aa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80067fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006802:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006808:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800680a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800680e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006812:	2200      	movs	r2, #0
 8006814:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	68f9      	ldr	r1, [r7, #12]
 8006822:	69b8      	ldr	r0, [r7, #24]
 8006824:	f001 fa6a 	bl	8007cfc <pxPortInitialiseStack>
 8006828:	4602      	mov	r2, r0
 800682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800682e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006830:	2b00      	cmp	r3, #0
 8006832:	d002      	beq.n	800683a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006836:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006838:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800683a:	bf00      	nop
 800683c:	3720      	adds	r7, #32
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
	...

08006844 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800684c:	f001 fb46 	bl	8007edc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006850:	4b2d      	ldr	r3, [pc, #180]	; (8006908 <prvAddNewTaskToReadyList+0xc4>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3301      	adds	r3, #1
 8006856:	4a2c      	ldr	r2, [pc, #176]	; (8006908 <prvAddNewTaskToReadyList+0xc4>)
 8006858:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800685a:	4b2c      	ldr	r3, [pc, #176]	; (800690c <prvAddNewTaskToReadyList+0xc8>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d109      	bne.n	8006876 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006862:	4a2a      	ldr	r2, [pc, #168]	; (800690c <prvAddNewTaskToReadyList+0xc8>)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006868:	4b27      	ldr	r3, [pc, #156]	; (8006908 <prvAddNewTaskToReadyList+0xc4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d110      	bne.n	8006892 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006870:	f000 fc5c 	bl	800712c <prvInitialiseTaskLists>
 8006874:	e00d      	b.n	8006892 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006876:	4b26      	ldr	r3, [pc, #152]	; (8006910 <prvAddNewTaskToReadyList+0xcc>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d109      	bne.n	8006892 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800687e:	4b23      	ldr	r3, [pc, #140]	; (800690c <prvAddNewTaskToReadyList+0xc8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006888:	429a      	cmp	r2, r3
 800688a:	d802      	bhi.n	8006892 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800688c:	4a1f      	ldr	r2, [pc, #124]	; (800690c <prvAddNewTaskToReadyList+0xc8>)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006892:	4b20      	ldr	r3, [pc, #128]	; (8006914 <prvAddNewTaskToReadyList+0xd0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3301      	adds	r3, #1
 8006898:	4a1e      	ldr	r2, [pc, #120]	; (8006914 <prvAddNewTaskToReadyList+0xd0>)
 800689a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800689c:	4b1d      	ldr	r3, [pc, #116]	; (8006914 <prvAddNewTaskToReadyList+0xd0>)
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a8:	4b1b      	ldr	r3, [pc, #108]	; (8006918 <prvAddNewTaskToReadyList+0xd4>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d903      	bls.n	80068b8 <prvAddNewTaskToReadyList+0x74>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b4:	4a18      	ldr	r2, [pc, #96]	; (8006918 <prvAddNewTaskToReadyList+0xd4>)
 80068b6:	6013      	str	r3, [r2, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068bc:	4613      	mov	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4a15      	ldr	r2, [pc, #84]	; (800691c <prvAddNewTaskToReadyList+0xd8>)
 80068c6:	441a      	add	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	3304      	adds	r3, #4
 80068cc:	4619      	mov	r1, r3
 80068ce:	4610      	mov	r0, r2
 80068d0:	f7fe fdf7 	bl	80054c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80068d4:	f001 fb32 	bl	8007f3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80068d8:	4b0d      	ldr	r3, [pc, #52]	; (8006910 <prvAddNewTaskToReadyList+0xcc>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00e      	beq.n	80068fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80068e0:	4b0a      	ldr	r3, [pc, #40]	; (800690c <prvAddNewTaskToReadyList+0xc8>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d207      	bcs.n	80068fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80068ee:	4b0c      	ldr	r3, [pc, #48]	; (8006920 <prvAddNewTaskToReadyList+0xdc>)
 80068f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	f3bf 8f4f 	dsb	sy
 80068fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068fe:	bf00      	nop
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	20000f78 	.word	0x20000f78
 800690c:	20000aa4 	.word	0x20000aa4
 8006910:	20000f84 	.word	0x20000f84
 8006914:	20000f94 	.word	0x20000f94
 8006918:	20000f80 	.word	0x20000f80
 800691c:	20000aa8 	.word	0x20000aa8
 8006920:	e000ed04 	.word	0xe000ed04

08006924 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08a      	sub	sp, #40	; 0x28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800692e:	2300      	movs	r3, #0
 8006930:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10a      	bne.n	800694e <vTaskDelayUntil+0x2a>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	617b      	str	r3, [r7, #20]
}
 800694a:	bf00      	nop
 800694c:	e7fe      	b.n	800694c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10a      	bne.n	800696a <vTaskDelayUntil+0x46>
	__asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006958:	f383 8811 	msr	BASEPRI, r3
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	613b      	str	r3, [r7, #16]
}
 8006966:	bf00      	nop
 8006968:	e7fe      	b.n	8006968 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800696a:	4b2a      	ldr	r3, [pc, #168]	; (8006a14 <vTaskDelayUntil+0xf0>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00a      	beq.n	8006988 <vTaskDelayUntil+0x64>
	__asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	60fb      	str	r3, [r7, #12]
}
 8006984:	bf00      	nop
 8006986:	e7fe      	b.n	8006986 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006988:	f000 f8b0 	bl	8006aec <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800698c:	4b22      	ldr	r3, [pc, #136]	; (8006a18 <vTaskDelayUntil+0xf4>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	4413      	add	r3, r2
 800699a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6a3a      	ldr	r2, [r7, #32]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d20b      	bcs.n	80069be <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	69fa      	ldr	r2, [r7, #28]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d211      	bcs.n	80069d4 <vTaskDelayUntil+0xb0>
 80069b0:	69fa      	ldr	r2, [r7, #28]
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d90d      	bls.n	80069d4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80069b8:	2301      	movs	r3, #1
 80069ba:	627b      	str	r3, [r7, #36]	; 0x24
 80069bc:	e00a      	b.n	80069d4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d303      	bcc.n	80069d0 <vTaskDelayUntil+0xac>
 80069c8:	69fa      	ldr	r2, [r7, #28]
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d901      	bls.n	80069d4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80069d0:	2301      	movs	r3, #1
 80069d2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	69fa      	ldr	r2, [r7, #28]
 80069d8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d006      	beq.n	80069ee <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80069e0:	69fa      	ldr	r2, [r7, #28]
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2100      	movs	r1, #0
 80069e8:	4618      	mov	r0, r3
 80069ea:	f000 fde7 	bl	80075bc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80069ee:	f000 f88b 	bl	8006b08 <xTaskResumeAll>
 80069f2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d107      	bne.n	8006a0a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80069fa:	4b08      	ldr	r3, [pc, #32]	; (8006a1c <vTaskDelayUntil+0xf8>)
 80069fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a0a:	bf00      	nop
 8006a0c:	3728      	adds	r7, #40	; 0x28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	20000fa0 	.word	0x20000fa0
 8006a18:	20000f7c 	.word	0x20000f7c
 8006a1c:	e000ed04 	.word	0xe000ed04

08006a20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08a      	sub	sp, #40	; 0x28
 8006a24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a2e:	463a      	mov	r2, r7
 8006a30:	1d39      	adds	r1, r7, #4
 8006a32:	f107 0308 	add.w	r3, r7, #8
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7fe fce6 	bl	8005408 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a3c:	6839      	ldr	r1, [r7, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	9202      	str	r2, [sp, #8]
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	2300      	movs	r3, #0
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	460a      	mov	r2, r1
 8006a4e:	4921      	ldr	r1, [pc, #132]	; (8006ad4 <vTaskStartScheduler+0xb4>)
 8006a50:	4821      	ldr	r0, [pc, #132]	; (8006ad8 <vTaskStartScheduler+0xb8>)
 8006a52:	f7ff fdc5 	bl	80065e0 <xTaskCreateStatic>
 8006a56:	4603      	mov	r3, r0
 8006a58:	4a20      	ldr	r2, [pc, #128]	; (8006adc <vTaskStartScheduler+0xbc>)
 8006a5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a5c:	4b1f      	ldr	r3, [pc, #124]	; (8006adc <vTaskStartScheduler+0xbc>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d002      	beq.n	8006a6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a64:	2301      	movs	r3, #1
 8006a66:	617b      	str	r3, [r7, #20]
 8006a68:	e001      	b.n	8006a6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d102      	bne.n	8006a7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a74:	f000 fdf6 	bl	8007664 <xTimerCreateTimerTask>
 8006a78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d116      	bne.n	8006aae <vTaskStartScheduler+0x8e>
	__asm volatile
 8006a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a84:	f383 8811 	msr	BASEPRI, r3
 8006a88:	f3bf 8f6f 	isb	sy
 8006a8c:	f3bf 8f4f 	dsb	sy
 8006a90:	613b      	str	r3, [r7, #16]
}
 8006a92:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a94:	4b12      	ldr	r3, [pc, #72]	; (8006ae0 <vTaskStartScheduler+0xc0>)
 8006a96:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a9c:	4b11      	ldr	r3, [pc, #68]	; (8006ae4 <vTaskStartScheduler+0xc4>)
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006aa2:	4b11      	ldr	r3, [pc, #68]	; (8006ae8 <vTaskStartScheduler+0xc8>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006aa8:	f001 f9a6 	bl	8007df8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006aac:	e00e      	b.n	8006acc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab4:	d10a      	bne.n	8006acc <vTaskStartScheduler+0xac>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	60fb      	str	r3, [r7, #12]
}
 8006ac8:	bf00      	nop
 8006aca:	e7fe      	b.n	8006aca <vTaskStartScheduler+0xaa>
}
 8006acc:	bf00      	nop
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	0800b378 	.word	0x0800b378
 8006ad8:	080070fd 	.word	0x080070fd
 8006adc:	20000f9c 	.word	0x20000f9c
 8006ae0:	20000f98 	.word	0x20000f98
 8006ae4:	20000f84 	.word	0x20000f84
 8006ae8:	20000f7c 	.word	0x20000f7c

08006aec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006aec:	b480      	push	{r7}
 8006aee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006af0:	4b04      	ldr	r3, [pc, #16]	; (8006b04 <vTaskSuspendAll+0x18>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3301      	adds	r3, #1
 8006af6:	4a03      	ldr	r2, [pc, #12]	; (8006b04 <vTaskSuspendAll+0x18>)
 8006af8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006afa:	bf00      	nop
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	20000fa0 	.word	0x20000fa0

08006b08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b12:	2300      	movs	r3, #0
 8006b14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b16:	4b42      	ldr	r3, [pc, #264]	; (8006c20 <xTaskResumeAll+0x118>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10a      	bne.n	8006b34 <xTaskResumeAll+0x2c>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	603b      	str	r3, [r7, #0]
}
 8006b30:	bf00      	nop
 8006b32:	e7fe      	b.n	8006b32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b34:	f001 f9d2 	bl	8007edc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b38:	4b39      	ldr	r3, [pc, #228]	; (8006c20 <xTaskResumeAll+0x118>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	4a38      	ldr	r2, [pc, #224]	; (8006c20 <xTaskResumeAll+0x118>)
 8006b40:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b42:	4b37      	ldr	r3, [pc, #220]	; (8006c20 <xTaskResumeAll+0x118>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d162      	bne.n	8006c10 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b4a:	4b36      	ldr	r3, [pc, #216]	; (8006c24 <xTaskResumeAll+0x11c>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d05e      	beq.n	8006c10 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b52:	e02f      	b.n	8006bb4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b54:	4b34      	ldr	r3, [pc, #208]	; (8006c28 <xTaskResumeAll+0x120>)
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	3318      	adds	r3, #24
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7fe fd09 	bl	8005578 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3304      	adds	r3, #4
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fe fd04 	bl	8005578 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b74:	4b2d      	ldr	r3, [pc, #180]	; (8006c2c <xTaskResumeAll+0x124>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d903      	bls.n	8006b84 <xTaskResumeAll+0x7c>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b80:	4a2a      	ldr	r2, [pc, #168]	; (8006c2c <xTaskResumeAll+0x124>)
 8006b82:	6013      	str	r3, [r2, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b88:	4613      	mov	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4413      	add	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4a27      	ldr	r2, [pc, #156]	; (8006c30 <xTaskResumeAll+0x128>)
 8006b92:	441a      	add	r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	3304      	adds	r3, #4
 8006b98:	4619      	mov	r1, r3
 8006b9a:	4610      	mov	r0, r2
 8006b9c:	f7fe fc91 	bl	80054c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ba4:	4b23      	ldr	r3, [pc, #140]	; (8006c34 <xTaskResumeAll+0x12c>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d302      	bcc.n	8006bb4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006bae:	4b22      	ldr	r3, [pc, #136]	; (8006c38 <xTaskResumeAll+0x130>)
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bb4:	4b1c      	ldr	r3, [pc, #112]	; (8006c28 <xTaskResumeAll+0x120>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1cb      	bne.n	8006b54 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d001      	beq.n	8006bc6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006bc2:	f000 fb51 	bl	8007268 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006bc6:	4b1d      	ldr	r3, [pc, #116]	; (8006c3c <xTaskResumeAll+0x134>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d010      	beq.n	8006bf4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bd2:	f000 f845 	bl	8006c60 <xTaskIncrementTick>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006bdc:	4b16      	ldr	r3, [pc, #88]	; (8006c38 <xTaskResumeAll+0x130>)
 8006bde:	2201      	movs	r2, #1
 8006be0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	3b01      	subs	r3, #1
 8006be6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1f1      	bne.n	8006bd2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006bee:	4b13      	ldr	r3, [pc, #76]	; (8006c3c <xTaskResumeAll+0x134>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bf4:	4b10      	ldr	r3, [pc, #64]	; (8006c38 <xTaskResumeAll+0x130>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d009      	beq.n	8006c10 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c00:	4b0f      	ldr	r3, [pc, #60]	; (8006c40 <xTaskResumeAll+0x138>)
 8006c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c06:	601a      	str	r2, [r3, #0]
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c10:	f001 f994 	bl	8007f3c <vPortExitCritical>

	return xAlreadyYielded;
 8006c14:	68bb      	ldr	r3, [r7, #8]
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	20000fa0 	.word	0x20000fa0
 8006c24:	20000f78 	.word	0x20000f78
 8006c28:	20000f38 	.word	0x20000f38
 8006c2c:	20000f80 	.word	0x20000f80
 8006c30:	20000aa8 	.word	0x20000aa8
 8006c34:	20000aa4 	.word	0x20000aa4
 8006c38:	20000f8c 	.word	0x20000f8c
 8006c3c:	20000f88 	.word	0x20000f88
 8006c40:	e000ed04 	.word	0xe000ed04

08006c44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c4a:	4b04      	ldr	r3, [pc, #16]	; (8006c5c <xTaskGetTickCount+0x18>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c50:	687b      	ldr	r3, [r7, #4]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bc80      	pop	{r7}
 8006c5a:	4770      	bx	lr
 8006c5c:	20000f7c 	.word	0x20000f7c

08006c60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c66:	2300      	movs	r3, #0
 8006c68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c6a:	4b4f      	ldr	r3, [pc, #316]	; (8006da8 <xTaskIncrementTick+0x148>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f040 808f 	bne.w	8006d92 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c74:	4b4d      	ldr	r3, [pc, #308]	; (8006dac <xTaskIncrementTick+0x14c>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c7c:	4a4b      	ldr	r2, [pc, #300]	; (8006dac <xTaskIncrementTick+0x14c>)
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d120      	bne.n	8006cca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c88:	4b49      	ldr	r3, [pc, #292]	; (8006db0 <xTaskIncrementTick+0x150>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00a      	beq.n	8006ca8 <xTaskIncrementTick+0x48>
	__asm volatile
 8006c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c96:	f383 8811 	msr	BASEPRI, r3
 8006c9a:	f3bf 8f6f 	isb	sy
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	603b      	str	r3, [r7, #0]
}
 8006ca4:	bf00      	nop
 8006ca6:	e7fe      	b.n	8006ca6 <xTaskIncrementTick+0x46>
 8006ca8:	4b41      	ldr	r3, [pc, #260]	; (8006db0 <xTaskIncrementTick+0x150>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	4b41      	ldr	r3, [pc, #260]	; (8006db4 <xTaskIncrementTick+0x154>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a3f      	ldr	r2, [pc, #252]	; (8006db0 <xTaskIncrementTick+0x150>)
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	4a3f      	ldr	r2, [pc, #252]	; (8006db4 <xTaskIncrementTick+0x154>)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	4b3e      	ldr	r3, [pc, #248]	; (8006db8 <xTaskIncrementTick+0x158>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	4a3d      	ldr	r2, [pc, #244]	; (8006db8 <xTaskIncrementTick+0x158>)
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	f000 facf 	bl	8007268 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cca:	4b3c      	ldr	r3, [pc, #240]	; (8006dbc <xTaskIncrementTick+0x15c>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d349      	bcc.n	8006d68 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cd4:	4b36      	ldr	r3, [pc, #216]	; (8006db0 <xTaskIncrementTick+0x150>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d104      	bne.n	8006ce8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cde:	4b37      	ldr	r3, [pc, #220]	; (8006dbc <xTaskIncrementTick+0x15c>)
 8006ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce4:	601a      	str	r2, [r3, #0]
					break;
 8006ce6:	e03f      	b.n	8006d68 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ce8:	4b31      	ldr	r3, [pc, #196]	; (8006db0 <xTaskIncrementTick+0x150>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d203      	bcs.n	8006d08 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d00:	4a2e      	ldr	r2, [pc, #184]	; (8006dbc <xTaskIncrementTick+0x15c>)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d06:	e02f      	b.n	8006d68 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	3304      	adds	r3, #4
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7fe fc33 	bl	8005578 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d004      	beq.n	8006d24 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	3318      	adds	r3, #24
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fe fc2a 	bl	8005578 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d28:	4b25      	ldr	r3, [pc, #148]	; (8006dc0 <xTaskIncrementTick+0x160>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d903      	bls.n	8006d38 <xTaskIncrementTick+0xd8>
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d34:	4a22      	ldr	r2, [pc, #136]	; (8006dc0 <xTaskIncrementTick+0x160>)
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4a1f      	ldr	r2, [pc, #124]	; (8006dc4 <xTaskIncrementTick+0x164>)
 8006d46:	441a      	add	r2, r3
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	3304      	adds	r3, #4
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	4610      	mov	r0, r2
 8006d50:	f7fe fbb7 	bl	80054c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d58:	4b1b      	ldr	r3, [pc, #108]	; (8006dc8 <xTaskIncrementTick+0x168>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d3b8      	bcc.n	8006cd4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006d62:	2301      	movs	r3, #1
 8006d64:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d66:	e7b5      	b.n	8006cd4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d68:	4b17      	ldr	r3, [pc, #92]	; (8006dc8 <xTaskIncrementTick+0x168>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d6e:	4915      	ldr	r1, [pc, #84]	; (8006dc4 <xTaskIncrementTick+0x164>)
 8006d70:	4613      	mov	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	440b      	add	r3, r1
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d901      	bls.n	8006d84 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006d80:	2301      	movs	r3, #1
 8006d82:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d84:	4b11      	ldr	r3, [pc, #68]	; (8006dcc <xTaskIncrementTick+0x16c>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d007      	beq.n	8006d9c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	617b      	str	r3, [r7, #20]
 8006d90:	e004      	b.n	8006d9c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d92:	4b0f      	ldr	r3, [pc, #60]	; (8006dd0 <xTaskIncrementTick+0x170>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	3301      	adds	r3, #1
 8006d98:	4a0d      	ldr	r2, [pc, #52]	; (8006dd0 <xTaskIncrementTick+0x170>)
 8006d9a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d9c:	697b      	ldr	r3, [r7, #20]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	20000fa0 	.word	0x20000fa0
 8006dac:	20000f7c 	.word	0x20000f7c
 8006db0:	20000f30 	.word	0x20000f30
 8006db4:	20000f34 	.word	0x20000f34
 8006db8:	20000f90 	.word	0x20000f90
 8006dbc:	20000f98 	.word	0x20000f98
 8006dc0:	20000f80 	.word	0x20000f80
 8006dc4:	20000aa8 	.word	0x20000aa8
 8006dc8:	20000aa4 	.word	0x20000aa4
 8006dcc:	20000f8c 	.word	0x20000f8c
 8006dd0:	20000f88 	.word	0x20000f88

08006dd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dda:	4b27      	ldr	r3, [pc, #156]	; (8006e78 <vTaskSwitchContext+0xa4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006de2:	4b26      	ldr	r3, [pc, #152]	; (8006e7c <vTaskSwitchContext+0xa8>)
 8006de4:	2201      	movs	r2, #1
 8006de6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006de8:	e041      	b.n	8006e6e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006dea:	4b24      	ldr	r3, [pc, #144]	; (8006e7c <vTaskSwitchContext+0xa8>)
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006df0:	4b23      	ldr	r3, [pc, #140]	; (8006e80 <vTaskSwitchContext+0xac>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	e010      	b.n	8006e1a <vTaskSwitchContext+0x46>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10a      	bne.n	8006e14 <vTaskSwitchContext+0x40>
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	607b      	str	r3, [r7, #4]
}
 8006e10:	bf00      	nop
 8006e12:	e7fe      	b.n	8006e12 <vTaskSwitchContext+0x3e>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	3b01      	subs	r3, #1
 8006e18:	60fb      	str	r3, [r7, #12]
 8006e1a:	491a      	ldr	r1, [pc, #104]	; (8006e84 <vTaskSwitchContext+0xb0>)
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	4613      	mov	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	440b      	add	r3, r1
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d0e4      	beq.n	8006df8 <vTaskSwitchContext+0x24>
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	4613      	mov	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4413      	add	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4a12      	ldr	r2, [pc, #72]	; (8006e84 <vTaskSwitchContext+0xb0>)
 8006e3a:	4413      	add	r3, r2
 8006e3c:	60bb      	str	r3, [r7, #8]
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	605a      	str	r2, [r3, #4]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	3308      	adds	r3, #8
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d104      	bne.n	8006e5e <vTaskSwitchContext+0x8a>
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	685a      	ldr	r2, [r3, #4]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	605a      	str	r2, [r3, #4]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	4a08      	ldr	r2, [pc, #32]	; (8006e88 <vTaskSwitchContext+0xb4>)
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	4a05      	ldr	r2, [pc, #20]	; (8006e80 <vTaskSwitchContext+0xac>)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6013      	str	r3, [r2, #0]
}
 8006e6e:	bf00      	nop
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bc80      	pop	{r7}
 8006e76:	4770      	bx	lr
 8006e78:	20000fa0 	.word	0x20000fa0
 8006e7c:	20000f8c 	.word	0x20000f8c
 8006e80:	20000f80 	.word	0x20000f80
 8006e84:	20000aa8 	.word	0x20000aa8
 8006e88:	20000aa4 	.word	0x20000aa4

08006e8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10a      	bne.n	8006eb2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	60fb      	str	r3, [r7, #12]
}
 8006eae:	bf00      	nop
 8006eb0:	e7fe      	b.n	8006eb0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006eb2:	4b07      	ldr	r3, [pc, #28]	; (8006ed0 <vTaskPlaceOnEventList+0x44>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	3318      	adds	r3, #24
 8006eb8:	4619      	mov	r1, r3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7fe fb24 	bl	8005508 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	6838      	ldr	r0, [r7, #0]
 8006ec4:	f000 fb7a 	bl	80075bc <prvAddCurrentTaskToDelayedList>
}
 8006ec8:	bf00      	nop
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	20000aa4 	.word	0x20000aa4

08006ed4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10a      	bne.n	8006efc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	617b      	str	r3, [r7, #20]
}
 8006ef8:	bf00      	nop
 8006efa:	e7fe      	b.n	8006efa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006efc:	4b0a      	ldr	r3, [pc, #40]	; (8006f28 <vTaskPlaceOnEventListRestricted+0x54>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3318      	adds	r3, #24
 8006f02:	4619      	mov	r1, r3
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f7fe fadc 	bl	80054c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006f10:	f04f 33ff 	mov.w	r3, #4294967295
 8006f14:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	68b8      	ldr	r0, [r7, #8]
 8006f1a:	f000 fb4f 	bl	80075bc <prvAddCurrentTaskToDelayedList>
	}
 8006f1e:	bf00      	nop
 8006f20:	3718      	adds	r7, #24
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	20000aa4 	.word	0x20000aa4

08006f2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10a      	bne.n	8006f58 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f46:	f383 8811 	msr	BASEPRI, r3
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	60fb      	str	r3, [r7, #12]
}
 8006f54:	bf00      	nop
 8006f56:	e7fe      	b.n	8006f56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	3318      	adds	r3, #24
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7fe fb0b 	bl	8005578 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f62:	4b1e      	ldr	r3, [pc, #120]	; (8006fdc <xTaskRemoveFromEventList+0xb0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d11d      	bne.n	8006fa6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fb02 	bl	8005578 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f78:	4b19      	ldr	r3, [pc, #100]	; (8006fe0 <xTaskRemoveFromEventList+0xb4>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d903      	bls.n	8006f88 <xTaskRemoveFromEventList+0x5c>
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f84:	4a16      	ldr	r2, [pc, #88]	; (8006fe0 <xTaskRemoveFromEventList+0xb4>)
 8006f86:	6013      	str	r3, [r2, #0]
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4a13      	ldr	r2, [pc, #76]	; (8006fe4 <xTaskRemoveFromEventList+0xb8>)
 8006f96:	441a      	add	r2, r3
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	f7fe fa8f 	bl	80054c2 <vListInsertEnd>
 8006fa4:	e005      	b.n	8006fb2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	3318      	adds	r3, #24
 8006faa:	4619      	mov	r1, r3
 8006fac:	480e      	ldr	r0, [pc, #56]	; (8006fe8 <xTaskRemoveFromEventList+0xbc>)
 8006fae:	f7fe fa88 	bl	80054c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	; (8006fec <xTaskRemoveFromEventList+0xc0>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d905      	bls.n	8006fcc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006fc4:	4b0a      	ldr	r3, [pc, #40]	; (8006ff0 <xTaskRemoveFromEventList+0xc4>)
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]
 8006fca:	e001      	b.n	8006fd0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006fd0:	697b      	ldr	r3, [r7, #20]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3718      	adds	r7, #24
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	20000fa0 	.word	0x20000fa0
 8006fe0:	20000f80 	.word	0x20000f80
 8006fe4:	20000aa8 	.word	0x20000aa8
 8006fe8:	20000f38 	.word	0x20000f38
 8006fec:	20000aa4 	.word	0x20000aa4
 8006ff0:	20000f8c 	.word	0x20000f8c

08006ff4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ffc:	4b06      	ldr	r3, [pc, #24]	; (8007018 <vTaskInternalSetTimeOutState+0x24>)
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007004:	4b05      	ldr	r3, [pc, #20]	; (800701c <vTaskInternalSetTimeOutState+0x28>)
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	605a      	str	r2, [r3, #4]
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	20000f90 	.word	0x20000f90
 800701c:	20000f7c 	.word	0x20000f7c

08007020 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10a      	bne.n	8007046 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	613b      	str	r3, [r7, #16]
}
 8007042:	bf00      	nop
 8007044:	e7fe      	b.n	8007044 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10a      	bne.n	8007062 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	60fb      	str	r3, [r7, #12]
}
 800705e:	bf00      	nop
 8007060:	e7fe      	b.n	8007060 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007062:	f000 ff3b 	bl	8007edc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007066:	4b1d      	ldr	r3, [pc, #116]	; (80070dc <xTaskCheckForTimeOut+0xbc>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707e:	d102      	bne.n	8007086 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007080:	2300      	movs	r3, #0
 8007082:	61fb      	str	r3, [r7, #28]
 8007084:	e023      	b.n	80070ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	4b15      	ldr	r3, [pc, #84]	; (80070e0 <xTaskCheckForTimeOut+0xc0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	429a      	cmp	r2, r3
 8007090:	d007      	beq.n	80070a2 <xTaskCheckForTimeOut+0x82>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	69ba      	ldr	r2, [r7, #24]
 8007098:	429a      	cmp	r2, r3
 800709a:	d302      	bcc.n	80070a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800709c:	2301      	movs	r3, #1
 800709e:	61fb      	str	r3, [r7, #28]
 80070a0:	e015      	b.n	80070ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d20b      	bcs.n	80070c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	1ad2      	subs	r2, r2, r3
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7ff ff9b 	bl	8006ff4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070be:	2300      	movs	r3, #0
 80070c0:	61fb      	str	r3, [r7, #28]
 80070c2:	e004      	b.n	80070ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	2200      	movs	r2, #0
 80070c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80070ca:	2301      	movs	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80070ce:	f000 ff35 	bl	8007f3c <vPortExitCritical>

	return xReturn;
 80070d2:	69fb      	ldr	r3, [r7, #28]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3720      	adds	r7, #32
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	20000f7c 	.word	0x20000f7c
 80070e0:	20000f90 	.word	0x20000f90

080070e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80070e4:	b480      	push	{r7}
 80070e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80070e8:	4b03      	ldr	r3, [pc, #12]	; (80070f8 <vTaskMissedYield+0x14>)
 80070ea:	2201      	movs	r2, #1
 80070ec:	601a      	str	r2, [r3, #0]
}
 80070ee:	bf00      	nop
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bc80      	pop	{r7}
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	20000f8c 	.word	0x20000f8c

080070fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007104:	f000 f852 	bl	80071ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007108:	4b06      	ldr	r3, [pc, #24]	; (8007124 <prvIdleTask+0x28>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d9f9      	bls.n	8007104 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007110:	4b05      	ldr	r3, [pc, #20]	; (8007128 <prvIdleTask+0x2c>)
 8007112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007120:	e7f0      	b.n	8007104 <prvIdleTask+0x8>
 8007122:	bf00      	nop
 8007124:	20000aa8 	.word	0x20000aa8
 8007128:	e000ed04 	.word	0xe000ed04

0800712c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007132:	2300      	movs	r3, #0
 8007134:	607b      	str	r3, [r7, #4]
 8007136:	e00c      	b.n	8007152 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	4613      	mov	r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	4413      	add	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4a12      	ldr	r2, [pc, #72]	; (800718c <prvInitialiseTaskLists+0x60>)
 8007144:	4413      	add	r3, r2
 8007146:	4618      	mov	r0, r3
 8007148:	f7fe f990 	bl	800546c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	3301      	adds	r3, #1
 8007150:	607b      	str	r3, [r7, #4]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b37      	cmp	r3, #55	; 0x37
 8007156:	d9ef      	bls.n	8007138 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007158:	480d      	ldr	r0, [pc, #52]	; (8007190 <prvInitialiseTaskLists+0x64>)
 800715a:	f7fe f987 	bl	800546c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800715e:	480d      	ldr	r0, [pc, #52]	; (8007194 <prvInitialiseTaskLists+0x68>)
 8007160:	f7fe f984 	bl	800546c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007164:	480c      	ldr	r0, [pc, #48]	; (8007198 <prvInitialiseTaskLists+0x6c>)
 8007166:	f7fe f981 	bl	800546c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800716a:	480c      	ldr	r0, [pc, #48]	; (800719c <prvInitialiseTaskLists+0x70>)
 800716c:	f7fe f97e 	bl	800546c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007170:	480b      	ldr	r0, [pc, #44]	; (80071a0 <prvInitialiseTaskLists+0x74>)
 8007172:	f7fe f97b 	bl	800546c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007176:	4b0b      	ldr	r3, [pc, #44]	; (80071a4 <prvInitialiseTaskLists+0x78>)
 8007178:	4a05      	ldr	r2, [pc, #20]	; (8007190 <prvInitialiseTaskLists+0x64>)
 800717a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800717c:	4b0a      	ldr	r3, [pc, #40]	; (80071a8 <prvInitialiseTaskLists+0x7c>)
 800717e:	4a05      	ldr	r2, [pc, #20]	; (8007194 <prvInitialiseTaskLists+0x68>)
 8007180:	601a      	str	r2, [r3, #0]
}
 8007182:	bf00      	nop
 8007184:	3708      	adds	r7, #8
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	20000aa8 	.word	0x20000aa8
 8007190:	20000f08 	.word	0x20000f08
 8007194:	20000f1c 	.word	0x20000f1c
 8007198:	20000f38 	.word	0x20000f38
 800719c:	20000f4c 	.word	0x20000f4c
 80071a0:	20000f64 	.word	0x20000f64
 80071a4:	20000f30 	.word	0x20000f30
 80071a8:	20000f34 	.word	0x20000f34

080071ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071b2:	e019      	b.n	80071e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80071b4:	f000 fe92 	bl	8007edc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071b8:	4b10      	ldr	r3, [pc, #64]	; (80071fc <prvCheckTasksWaitingTermination+0x50>)
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3304      	adds	r3, #4
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7fe f9d7 	bl	8005578 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80071ca:	4b0d      	ldr	r3, [pc, #52]	; (8007200 <prvCheckTasksWaitingTermination+0x54>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	4a0b      	ldr	r2, [pc, #44]	; (8007200 <prvCheckTasksWaitingTermination+0x54>)
 80071d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80071d4:	4b0b      	ldr	r3, [pc, #44]	; (8007204 <prvCheckTasksWaitingTermination+0x58>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3b01      	subs	r3, #1
 80071da:	4a0a      	ldr	r2, [pc, #40]	; (8007204 <prvCheckTasksWaitingTermination+0x58>)
 80071dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80071de:	f000 fead 	bl	8007f3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f810 	bl	8007208 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071e8:	4b06      	ldr	r3, [pc, #24]	; (8007204 <prvCheckTasksWaitingTermination+0x58>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e1      	bne.n	80071b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	20000f4c 	.word	0x20000f4c
 8007200:	20000f78 	.word	0x20000f78
 8007204:	20000f60 	.word	0x20000f60

08007208 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007216:	2b00      	cmp	r3, #0
 8007218:	d108      	bne.n	800722c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721e:	4618      	mov	r0, r3
 8007220:	f001 f828 	bl	8008274 <vPortFree>
				vPortFree( pxTCB );
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f001 f825 	bl	8008274 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800722a:	e018      	b.n	800725e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007232:	2b01      	cmp	r3, #1
 8007234:	d103      	bne.n	800723e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f001 f81c 	bl	8008274 <vPortFree>
	}
 800723c:	e00f      	b.n	800725e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007244:	2b02      	cmp	r3, #2
 8007246:	d00a      	beq.n	800725e <prvDeleteTCB+0x56>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	60fb      	str	r3, [r7, #12]
}
 800725a:	bf00      	nop
 800725c:	e7fe      	b.n	800725c <prvDeleteTCB+0x54>
	}
 800725e:	bf00      	nop
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800726e:	4b0c      	ldr	r3, [pc, #48]	; (80072a0 <prvResetNextTaskUnblockTime+0x38>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007278:	4b0a      	ldr	r3, [pc, #40]	; (80072a4 <prvResetNextTaskUnblockTime+0x3c>)
 800727a:	f04f 32ff 	mov.w	r2, #4294967295
 800727e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007280:	e008      	b.n	8007294 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007282:	4b07      	ldr	r3, [pc, #28]	; (80072a0 <prvResetNextTaskUnblockTime+0x38>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	4a04      	ldr	r2, [pc, #16]	; (80072a4 <prvResetNextTaskUnblockTime+0x3c>)
 8007292:	6013      	str	r3, [r2, #0]
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	bc80      	pop	{r7}
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	20000f30 	.word	0x20000f30
 80072a4:	20000f98 	.word	0x20000f98

080072a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80072ae:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <xTaskGetSchedulerState+0x34>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d102      	bne.n	80072bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072b6:	2301      	movs	r3, #1
 80072b8:	607b      	str	r3, [r7, #4]
 80072ba:	e008      	b.n	80072ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072bc:	4b08      	ldr	r3, [pc, #32]	; (80072e0 <xTaskGetSchedulerState+0x38>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d102      	bne.n	80072ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80072c4:	2302      	movs	r3, #2
 80072c6:	607b      	str	r3, [r7, #4]
 80072c8:	e001      	b.n	80072ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80072ca:	2300      	movs	r3, #0
 80072cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80072ce:	687b      	ldr	r3, [r7, #4]
	}
 80072d0:	4618      	mov	r0, r3
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bc80      	pop	{r7}
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	20000f84 	.word	0x20000f84
 80072e0:	20000fa0 	.word	0x20000fa0

080072e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80072f0:	2300      	movs	r3, #0
 80072f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d051      	beq.n	800739e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fe:	4b2a      	ldr	r3, [pc, #168]	; (80073a8 <xTaskPriorityInherit+0xc4>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	429a      	cmp	r2, r3
 8007306:	d241      	bcs.n	800738c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	699b      	ldr	r3, [r3, #24]
 800730c:	2b00      	cmp	r3, #0
 800730e:	db06      	blt.n	800731e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007310:	4b25      	ldr	r3, [pc, #148]	; (80073a8 <xTaskPriorityInherit+0xc4>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007316:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	6959      	ldr	r1, [r3, #20]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007326:	4613      	mov	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4a1f      	ldr	r2, [pc, #124]	; (80073ac <xTaskPriorityInherit+0xc8>)
 8007330:	4413      	add	r3, r2
 8007332:	4299      	cmp	r1, r3
 8007334:	d122      	bne.n	800737c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	3304      	adds	r3, #4
 800733a:	4618      	mov	r0, r3
 800733c:	f7fe f91c 	bl	8005578 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007340:	4b19      	ldr	r3, [pc, #100]	; (80073a8 <xTaskPriorityInherit+0xc4>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800734e:	4b18      	ldr	r3, [pc, #96]	; (80073b0 <xTaskPriorityInherit+0xcc>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	429a      	cmp	r2, r3
 8007354:	d903      	bls.n	800735e <xTaskPriorityInherit+0x7a>
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735a:	4a15      	ldr	r2, [pc, #84]	; (80073b0 <xTaskPriorityInherit+0xcc>)
 800735c:	6013      	str	r3, [r2, #0]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007362:	4613      	mov	r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4413      	add	r3, r2
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4a10      	ldr	r2, [pc, #64]	; (80073ac <xTaskPriorityInherit+0xc8>)
 800736c:	441a      	add	r2, r3
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	3304      	adds	r3, #4
 8007372:	4619      	mov	r1, r3
 8007374:	4610      	mov	r0, r2
 8007376:	f7fe f8a4 	bl	80054c2 <vListInsertEnd>
 800737a:	e004      	b.n	8007386 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800737c:	4b0a      	ldr	r3, [pc, #40]	; (80073a8 <xTaskPriorityInherit+0xc4>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007386:	2301      	movs	r3, #1
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	e008      	b.n	800739e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007390:	4b05      	ldr	r3, [pc, #20]	; (80073a8 <xTaskPriorityInherit+0xc4>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007396:	429a      	cmp	r2, r3
 8007398:	d201      	bcs.n	800739e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800739a:	2301      	movs	r3, #1
 800739c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800739e:	68fb      	ldr	r3, [r7, #12]
	}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	20000aa4 	.word	0x20000aa4
 80073ac:	20000aa8 	.word	0x20000aa8
 80073b0:	20000f80 	.word	0x20000f80

080073b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80073c0:	2300      	movs	r3, #0
 80073c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d056      	beq.n	8007478 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073ca:	4b2e      	ldr	r3, [pc, #184]	; (8007484 <xTaskPriorityDisinherit+0xd0>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d00a      	beq.n	80073ea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80073d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d8:	f383 8811 	msr	BASEPRI, r3
 80073dc:	f3bf 8f6f 	isb	sy
 80073e0:	f3bf 8f4f 	dsb	sy
 80073e4:	60fb      	str	r3, [r7, #12]
}
 80073e6:	bf00      	nop
 80073e8:	e7fe      	b.n	80073e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10a      	bne.n	8007408 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	60bb      	str	r3, [r7, #8]
}
 8007404:	bf00      	nop
 8007406:	e7fe      	b.n	8007406 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800740c:	1e5a      	subs	r2, r3, #1
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741a:	429a      	cmp	r2, r3
 800741c:	d02c      	beq.n	8007478 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007422:	2b00      	cmp	r3, #0
 8007424:	d128      	bne.n	8007478 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	3304      	adds	r3, #4
 800742a:	4618      	mov	r0, r3
 800742c:	f7fe f8a4 	bl	8005578 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007448:	4b0f      	ldr	r3, [pc, #60]	; (8007488 <xTaskPriorityDisinherit+0xd4>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	429a      	cmp	r2, r3
 800744e:	d903      	bls.n	8007458 <xTaskPriorityDisinherit+0xa4>
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007454:	4a0c      	ldr	r2, [pc, #48]	; (8007488 <xTaskPriorityDisinherit+0xd4>)
 8007456:	6013      	str	r3, [r2, #0]
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800745c:	4613      	mov	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4a09      	ldr	r2, [pc, #36]	; (800748c <xTaskPriorityDisinherit+0xd8>)
 8007466:	441a      	add	r2, r3
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	3304      	adds	r3, #4
 800746c:	4619      	mov	r1, r3
 800746e:	4610      	mov	r0, r2
 8007470:	f7fe f827 	bl	80054c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007474:	2301      	movs	r3, #1
 8007476:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007478:	697b      	ldr	r3, [r7, #20]
	}
 800747a:	4618      	mov	r0, r3
 800747c:	3718      	adds	r7, #24
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	20000aa4 	.word	0x20000aa4
 8007488:	20000f80 	.word	0x20000f80
 800748c:	20000aa8 	.word	0x20000aa8

08007490 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007490:	b580      	push	{r7, lr}
 8007492:	b088      	sub	sp, #32
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800749e:	2301      	movs	r3, #1
 80074a0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d06a      	beq.n	800757e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	60fb      	str	r3, [r7, #12]
}
 80074c2:	bf00      	nop
 80074c4:	e7fe      	b.n	80074c4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d902      	bls.n	80074d6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	61fb      	str	r3, [r7, #28]
 80074d4:	e002      	b.n	80074dc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074da:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80074dc:	69bb      	ldr	r3, [r7, #24]
 80074de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d04b      	beq.n	800757e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d146      	bne.n	800757e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80074f0:	4b25      	ldr	r3, [pc, #148]	; (8007588 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	69ba      	ldr	r2, [r7, #24]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d10a      	bne.n	8007510 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	60bb      	str	r3, [r7, #8]
}
 800750c:	bf00      	nop
 800750e:	e7fe      	b.n	800750e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007514:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	69fa      	ldr	r2, [r7, #28]
 800751a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	2b00      	cmp	r3, #0
 8007522:	db04      	blt.n	800752e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	6959      	ldr	r1, [r3, #20]
 8007532:	693a      	ldr	r2, [r7, #16]
 8007534:	4613      	mov	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	4a13      	ldr	r2, [pc, #76]	; (800758c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800753e:	4413      	add	r3, r2
 8007540:	4299      	cmp	r1, r3
 8007542:	d11c      	bne.n	800757e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	3304      	adds	r3, #4
 8007548:	4618      	mov	r0, r3
 800754a:	f7fe f815 	bl	8005578 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007552:	4b0f      	ldr	r3, [pc, #60]	; (8007590 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	429a      	cmp	r2, r3
 8007558:	d903      	bls.n	8007562 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755e:	4a0c      	ldr	r2, [pc, #48]	; (8007590 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007560:	6013      	str	r3, [r2, #0]
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007566:	4613      	mov	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4413      	add	r3, r2
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	4a07      	ldr	r2, [pc, #28]	; (800758c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007570:	441a      	add	r2, r3
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	3304      	adds	r3, #4
 8007576:	4619      	mov	r1, r3
 8007578:	4610      	mov	r0, r2
 800757a:	f7fd ffa2 	bl	80054c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800757e:	bf00      	nop
 8007580:	3720      	adds	r7, #32
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000aa4 	.word	0x20000aa4
 800758c:	20000aa8 	.word	0x20000aa8
 8007590:	20000f80 	.word	0x20000f80

08007594 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007598:	4b07      	ldr	r3, [pc, #28]	; (80075b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d004      	beq.n	80075aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80075a0:	4b05      	ldr	r3, [pc, #20]	; (80075b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80075a6:	3201      	adds	r2, #1
 80075a8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80075aa:	4b03      	ldr	r3, [pc, #12]	; (80075b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80075ac:	681b      	ldr	r3, [r3, #0]
	}
 80075ae:	4618      	mov	r0, r3
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bc80      	pop	{r7}
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop
 80075b8:	20000aa4 	.word	0x20000aa4

080075bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075c6:	4b21      	ldr	r3, [pc, #132]	; (800764c <prvAddCurrentTaskToDelayedList+0x90>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075cc:	4b20      	ldr	r3, [pc, #128]	; (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3304      	adds	r3, #4
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fd ffd0 	bl	8005578 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075de:	d10a      	bne.n	80075f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d007      	beq.n	80075f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075e6:	4b1a      	ldr	r3, [pc, #104]	; (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	3304      	adds	r3, #4
 80075ec:	4619      	mov	r1, r3
 80075ee:	4819      	ldr	r0, [pc, #100]	; (8007654 <prvAddCurrentTaskToDelayedList+0x98>)
 80075f0:	f7fd ff67 	bl	80054c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075f4:	e026      	b.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4413      	add	r3, r2
 80075fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075fe:	4b14      	ldr	r3, [pc, #80]	; (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	429a      	cmp	r2, r3
 800760c:	d209      	bcs.n	8007622 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800760e:	4b12      	ldr	r3, [pc, #72]	; (8007658 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b0f      	ldr	r3, [pc, #60]	; (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3304      	adds	r3, #4
 8007618:	4619      	mov	r1, r3
 800761a:	4610      	mov	r0, r2
 800761c:	f7fd ff74 	bl	8005508 <vListInsert>
}
 8007620:	e010      	b.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007622:	4b0e      	ldr	r3, [pc, #56]	; (800765c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3304      	adds	r3, #4
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f7fd ff6a 	bl	8005508 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007634:	4b0a      	ldr	r3, [pc, #40]	; (8007660 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	429a      	cmp	r2, r3
 800763c:	d202      	bcs.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800763e:	4a08      	ldr	r2, [pc, #32]	; (8007660 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	6013      	str	r3, [r2, #0]
}
 8007644:	bf00      	nop
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	20000f7c 	.word	0x20000f7c
 8007650:	20000aa4 	.word	0x20000aa4
 8007654:	20000f64 	.word	0x20000f64
 8007658:	20000f34 	.word	0x20000f34
 800765c:	20000f30 	.word	0x20000f30
 8007660:	20000f98 	.word	0x20000f98

08007664 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b08a      	sub	sp, #40	; 0x28
 8007668:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800766a:	2300      	movs	r3, #0
 800766c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800766e:	f000 fb05 	bl	8007c7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007672:	4b1c      	ldr	r3, [pc, #112]	; (80076e4 <xTimerCreateTimerTask+0x80>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d021      	beq.n	80076be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800767a:	2300      	movs	r3, #0
 800767c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007682:	1d3a      	adds	r2, r7, #4
 8007684:	f107 0108 	add.w	r1, r7, #8
 8007688:	f107 030c 	add.w	r3, r7, #12
 800768c:	4618      	mov	r0, r3
 800768e:	f7fd fed3 	bl	8005438 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007692:	6879      	ldr	r1, [r7, #4]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	9202      	str	r2, [sp, #8]
 800769a:	9301      	str	r3, [sp, #4]
 800769c:	2302      	movs	r3, #2
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	460a      	mov	r2, r1
 80076a4:	4910      	ldr	r1, [pc, #64]	; (80076e8 <xTimerCreateTimerTask+0x84>)
 80076a6:	4811      	ldr	r0, [pc, #68]	; (80076ec <xTimerCreateTimerTask+0x88>)
 80076a8:	f7fe ff9a 	bl	80065e0 <xTaskCreateStatic>
 80076ac:	4603      	mov	r3, r0
 80076ae:	4a10      	ldr	r2, [pc, #64]	; (80076f0 <xTimerCreateTimerTask+0x8c>)
 80076b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80076b2:	4b0f      	ldr	r3, [pc, #60]	; (80076f0 <xTimerCreateTimerTask+0x8c>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80076ba:	2301      	movs	r3, #1
 80076bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10a      	bne.n	80076da <xTimerCreateTimerTask+0x76>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	613b      	str	r3, [r7, #16]
}
 80076d6:	bf00      	nop
 80076d8:	e7fe      	b.n	80076d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076da:	697b      	ldr	r3, [r7, #20]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3718      	adds	r7, #24
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	20000fd4 	.word	0x20000fd4
 80076e8:	0800b380 	.word	0x0800b380
 80076ec:	08007829 	.word	0x08007829
 80076f0:	20000fd8 	.word	0x20000fd8

080076f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b08a      	sub	sp, #40	; 0x28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
 8007700:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007702:	2300      	movs	r3, #0
 8007704:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10a      	bne.n	8007722 <xTimerGenericCommand+0x2e>
	__asm volatile
 800770c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007710:	f383 8811 	msr	BASEPRI, r3
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	623b      	str	r3, [r7, #32]
}
 800771e:	bf00      	nop
 8007720:	e7fe      	b.n	8007720 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007722:	4b1a      	ldr	r3, [pc, #104]	; (800778c <xTimerGenericCommand+0x98>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d02a      	beq.n	8007780 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2b05      	cmp	r3, #5
 800773a:	dc18      	bgt.n	800776e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800773c:	f7ff fdb4 	bl	80072a8 <xTaskGetSchedulerState>
 8007740:	4603      	mov	r3, r0
 8007742:	2b02      	cmp	r3, #2
 8007744:	d109      	bne.n	800775a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007746:	4b11      	ldr	r3, [pc, #68]	; (800778c <xTimerGenericCommand+0x98>)
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	f107 0110 	add.w	r1, r7, #16
 800774e:	2300      	movs	r3, #0
 8007750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007752:	f7fe f8e3 	bl	800591c <xQueueGenericSend>
 8007756:	6278      	str	r0, [r7, #36]	; 0x24
 8007758:	e012      	b.n	8007780 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800775a:	4b0c      	ldr	r3, [pc, #48]	; (800778c <xTimerGenericCommand+0x98>)
 800775c:	6818      	ldr	r0, [r3, #0]
 800775e:	f107 0110 	add.w	r1, r7, #16
 8007762:	2300      	movs	r3, #0
 8007764:	2200      	movs	r2, #0
 8007766:	f7fe f8d9 	bl	800591c <xQueueGenericSend>
 800776a:	6278      	str	r0, [r7, #36]	; 0x24
 800776c:	e008      	b.n	8007780 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800776e:	4b07      	ldr	r3, [pc, #28]	; (800778c <xTimerGenericCommand+0x98>)
 8007770:	6818      	ldr	r0, [r3, #0]
 8007772:	f107 0110 	add.w	r1, r7, #16
 8007776:	2300      	movs	r3, #0
 8007778:	683a      	ldr	r2, [r7, #0]
 800777a:	f7fe f9cd 	bl	8005b18 <xQueueGenericSendFromISR>
 800777e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007782:	4618      	mov	r0, r3
 8007784:	3728      	adds	r7, #40	; 0x28
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	20000fd4 	.word	0x20000fd4

08007790 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af02      	add	r7, sp, #8
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800779a:	4b22      	ldr	r3, [pc, #136]	; (8007824 <prvProcessExpiredTimer+0x94>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	3304      	adds	r3, #4
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7fd fee5 	bl	8005578 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d022      	beq.n	8007802 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	699a      	ldr	r2, [r3, #24]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	18d1      	adds	r1, r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	6978      	ldr	r0, [r7, #20]
 80077ca:	f000 f8cf 	bl	800796c <prvInsertTimerInActiveList>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d01f      	beq.n	8007814 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077d4:	2300      	movs	r3, #0
 80077d6:	9300      	str	r3, [sp, #0]
 80077d8:	2300      	movs	r3, #0
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	2100      	movs	r1, #0
 80077de:	6978      	ldr	r0, [r7, #20]
 80077e0:	f7ff ff88 	bl	80076f4 <xTimerGenericCommand>
 80077e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d113      	bne.n	8007814 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80077ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f0:	f383 8811 	msr	BASEPRI, r3
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	f3bf 8f4f 	dsb	sy
 80077fc:	60fb      	str	r3, [r7, #12]
}
 80077fe:	bf00      	nop
 8007800:	e7fe      	b.n	8007800 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	b2da      	uxtb	r2, r3
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	6a1b      	ldr	r3, [r3, #32]
 8007818:	6978      	ldr	r0, [r7, #20]
 800781a:	4798      	blx	r3
}
 800781c:	bf00      	nop
 800781e:	3718      	adds	r7, #24
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	20000fcc 	.word	0x20000fcc

08007828 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007830:	f107 0308 	add.w	r3, r7, #8
 8007834:	4618      	mov	r0, r3
 8007836:	f000 f857 	bl	80078e8 <prvGetNextExpireTime>
 800783a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4619      	mov	r1, r3
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f000 f803 	bl	800784c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007846:	f000 f8d3 	bl	80079f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800784a:	e7f1      	b.n	8007830 <prvTimerTask+0x8>

0800784c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007856:	f7ff f949 	bl	8006aec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800785a:	f107 0308 	add.w	r3, r7, #8
 800785e:	4618      	mov	r0, r3
 8007860:	f000 f864 	bl	800792c <prvSampleTimeNow>
 8007864:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d130      	bne.n	80078ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10a      	bne.n	8007888 <prvProcessTimerOrBlockTask+0x3c>
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	429a      	cmp	r2, r3
 8007878:	d806      	bhi.n	8007888 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800787a:	f7ff f945 	bl	8006b08 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800787e:	68f9      	ldr	r1, [r7, #12]
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f7ff ff85 	bl	8007790 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007886:	e024      	b.n	80078d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d008      	beq.n	80078a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800788e:	4b13      	ldr	r3, [pc, #76]	; (80078dc <prvProcessTimerOrBlockTask+0x90>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <prvProcessTimerOrBlockTask+0x50>
 8007898:	2301      	movs	r3, #1
 800789a:	e000      	b.n	800789e <prvProcessTimerOrBlockTask+0x52>
 800789c:	2300      	movs	r3, #0
 800789e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80078a0:	4b0f      	ldr	r3, [pc, #60]	; (80078e0 <prvProcessTimerOrBlockTask+0x94>)
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	4619      	mov	r1, r3
 80078ae:	f7fe fe63 	bl	8006578 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80078b2:	f7ff f929 	bl	8006b08 <xTaskResumeAll>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80078bc:	4b09      	ldr	r3, [pc, #36]	; (80078e4 <prvProcessTimerOrBlockTask+0x98>)
 80078be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078c2:	601a      	str	r2, [r3, #0]
 80078c4:	f3bf 8f4f 	dsb	sy
 80078c8:	f3bf 8f6f 	isb	sy
}
 80078cc:	e001      	b.n	80078d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078ce:	f7ff f91b 	bl	8006b08 <xTaskResumeAll>
}
 80078d2:	bf00      	nop
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	20000fd0 	.word	0x20000fd0
 80078e0:	20000fd4 	.word	0x20000fd4
 80078e4:	e000ed04 	.word	0xe000ed04

080078e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078f0:	4b0d      	ldr	r3, [pc, #52]	; (8007928 <prvGetNextExpireTime+0x40>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <prvGetNextExpireTime+0x16>
 80078fa:	2201      	movs	r2, #1
 80078fc:	e000      	b.n	8007900 <prvGetNextExpireTime+0x18>
 80078fe:	2200      	movs	r2, #0
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d105      	bne.n	8007918 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800790c:	4b06      	ldr	r3, [pc, #24]	; (8007928 <prvGetNextExpireTime+0x40>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	60fb      	str	r3, [r7, #12]
 8007916:	e001      	b.n	800791c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800791c:	68fb      	ldr	r3, [r7, #12]
}
 800791e:	4618      	mov	r0, r3
 8007920:	3714      	adds	r7, #20
 8007922:	46bd      	mov	sp, r7
 8007924:	bc80      	pop	{r7}
 8007926:	4770      	bx	lr
 8007928:	20000fcc 	.word	0x20000fcc

0800792c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007934:	f7ff f986 	bl	8006c44 <xTaskGetTickCount>
 8007938:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800793a:	4b0b      	ldr	r3, [pc, #44]	; (8007968 <prvSampleTimeNow+0x3c>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	429a      	cmp	r2, r3
 8007942:	d205      	bcs.n	8007950 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007944:	f000 f936 	bl	8007bb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	e002      	b.n	8007956 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007956:	4a04      	ldr	r2, [pc, #16]	; (8007968 <prvSampleTimeNow+0x3c>)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800795c:	68fb      	ldr	r3, [r7, #12]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20000fdc 	.word	0x20000fdc

0800796c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]
 8007978:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800797a:	2300      	movs	r3, #0
 800797c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	429a      	cmp	r2, r3
 8007990:	d812      	bhi.n	80079b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	1ad2      	subs	r2, r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	429a      	cmp	r2, r3
 800799e:	d302      	bcc.n	80079a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80079a0:	2301      	movs	r3, #1
 80079a2:	617b      	str	r3, [r7, #20]
 80079a4:	e01b      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079a6:	4b10      	ldr	r3, [pc, #64]	; (80079e8 <prvInsertTimerInActiveList+0x7c>)
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3304      	adds	r3, #4
 80079ae:	4619      	mov	r1, r3
 80079b0:	4610      	mov	r0, r2
 80079b2:	f7fd fda9 	bl	8005508 <vListInsert>
 80079b6:	e012      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d206      	bcs.n	80079ce <prvInsertTimerInActiveList+0x62>
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d302      	bcc.n	80079ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079c8:	2301      	movs	r3, #1
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	e007      	b.n	80079de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ce:	4b07      	ldr	r3, [pc, #28]	; (80079ec <prvInsertTimerInActiveList+0x80>)
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	3304      	adds	r3, #4
 80079d6:	4619      	mov	r1, r3
 80079d8:	4610      	mov	r0, r2
 80079da:	f7fd fd95 	bl	8005508 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079de:	697b      	ldr	r3, [r7, #20]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	20000fd0 	.word	0x20000fd0
 80079ec:	20000fcc 	.word	0x20000fcc

080079f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b08e      	sub	sp, #56	; 0x38
 80079f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079f6:	e0ca      	b.n	8007b8e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	da18      	bge.n	8007a30 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079fe:	1d3b      	adds	r3, r7, #4
 8007a00:	3304      	adds	r3, #4
 8007a02:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10a      	bne.n	8007a20 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	61fb      	str	r3, [r7, #28]
}
 8007a1c:	bf00      	nop
 8007a1e:	e7fe      	b.n	8007a1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a26:	6850      	ldr	r0, [r2, #4]
 8007a28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a2a:	6892      	ldr	r2, [r2, #8]
 8007a2c:	4611      	mov	r1, r2
 8007a2e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f2c0 80ab 	blt.w	8007b8e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d004      	beq.n	8007a4e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a46:	3304      	adds	r3, #4
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7fd fd95 	bl	8005578 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a4e:	463b      	mov	r3, r7
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7ff ff6b 	bl	800792c <prvSampleTimeNow>
 8007a56:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b09      	cmp	r3, #9
 8007a5c:	f200 8096 	bhi.w	8007b8c <prvProcessReceivedCommands+0x19c>
 8007a60:	a201      	add	r2, pc, #4	; (adr r2, 8007a68 <prvProcessReceivedCommands+0x78>)
 8007a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a66:	bf00      	nop
 8007a68:	08007a91 	.word	0x08007a91
 8007a6c:	08007a91 	.word	0x08007a91
 8007a70:	08007a91 	.word	0x08007a91
 8007a74:	08007b05 	.word	0x08007b05
 8007a78:	08007b19 	.word	0x08007b19
 8007a7c:	08007b63 	.word	0x08007b63
 8007a80:	08007a91 	.word	0x08007a91
 8007a84:	08007a91 	.word	0x08007a91
 8007a88:	08007b05 	.word	0x08007b05
 8007a8c:	08007b19 	.word	0x08007b19
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a96:	f043 0301 	orr.w	r3, r3, #1
 8007a9a:	b2da      	uxtb	r2, r3
 8007a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	18d1      	adds	r1, r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ab0:	f7ff ff5c 	bl	800796c <prvInsertTimerInActiveList>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d069      	beq.n	8007b8e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ac0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ac8:	f003 0304 	and.w	r3, r3, #4
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d05e      	beq.n	8007b8e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	441a      	add	r2, r3
 8007ad8:	2300      	movs	r3, #0
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	2300      	movs	r3, #0
 8007ade:	2100      	movs	r1, #0
 8007ae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ae2:	f7ff fe07 	bl	80076f4 <xTimerGenericCommand>
 8007ae6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007ae8:	6a3b      	ldr	r3, [r7, #32]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d14f      	bne.n	8007b8e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	61bb      	str	r3, [r7, #24]
}
 8007b00:	bf00      	nop
 8007b02:	e7fe      	b.n	8007b02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b0a:	f023 0301 	bic.w	r3, r3, #1
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007b16:	e03a      	b.n	8007b8e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b1e:	f043 0301 	orr.w	r3, r3, #1
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b2a:	68ba      	ldr	r2, [r7, #8]
 8007b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10a      	bne.n	8007b4e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	617b      	str	r3, [r7, #20]
}
 8007b4a:	bf00      	nop
 8007b4c:	e7fe      	b.n	8007b4c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b50:	699a      	ldr	r2, [r3, #24]
 8007b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b54:	18d1      	adds	r1, r2, r3
 8007b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b5c:	f7ff ff06 	bl	800796c <prvInsertTimerInActiveList>
					break;
 8007b60:	e015      	b.n	8007b8e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b68:	f003 0302 	and.w	r3, r3, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d103      	bne.n	8007b78 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007b70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b72:	f000 fb7f 	bl	8008274 <vPortFree>
 8007b76:	e00a      	b.n	8007b8e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b7e:	f023 0301 	bic.w	r3, r3, #1
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b8a:	e000      	b.n	8007b8e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007b8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b8e:	4b08      	ldr	r3, [pc, #32]	; (8007bb0 <prvProcessReceivedCommands+0x1c0>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	1d39      	adds	r1, r7, #4
 8007b94:	2200      	movs	r2, #0
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fe f8e6 	bl	8005d68 <xQueueReceive>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f47f af2a 	bne.w	80079f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007ba4:	bf00      	nop
 8007ba6:	bf00      	nop
 8007ba8:	3730      	adds	r7, #48	; 0x30
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	20000fd4 	.word	0x20000fd4

08007bb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b088      	sub	sp, #32
 8007bb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bba:	e048      	b.n	8007c4e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bbc:	4b2d      	ldr	r3, [pc, #180]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bc6:	4b2b      	ldr	r3, [pc, #172]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7fd fccf 	bl	8005578 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007be8:	f003 0304 	and.w	r3, r3, #4
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d02e      	beq.n	8007c4e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d90e      	bls.n	8007c20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	68ba      	ldr	r2, [r7, #8]
 8007c06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c0e:	4b19      	ldr	r3, [pc, #100]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	3304      	adds	r3, #4
 8007c16:	4619      	mov	r1, r3
 8007c18:	4610      	mov	r0, r2
 8007c1a:	f7fd fc75 	bl	8005508 <vListInsert>
 8007c1e:	e016      	b.n	8007c4e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c20:	2300      	movs	r3, #0
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	2300      	movs	r3, #0
 8007c26:	693a      	ldr	r2, [r7, #16]
 8007c28:	2100      	movs	r1, #0
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f7ff fd62 	bl	80076f4 <xTimerGenericCommand>
 8007c30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d10a      	bne.n	8007c4e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3c:	f383 8811 	msr	BASEPRI, r3
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	603b      	str	r3, [r7, #0]
}
 8007c4a:	bf00      	nop
 8007c4c:	e7fe      	b.n	8007c4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c4e:	4b09      	ldr	r3, [pc, #36]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1b1      	bne.n	8007bbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c58:	4b06      	ldr	r3, [pc, #24]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c5e:	4b06      	ldr	r3, [pc, #24]	; (8007c78 <prvSwitchTimerLists+0xc4>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a04      	ldr	r2, [pc, #16]	; (8007c74 <prvSwitchTimerLists+0xc0>)
 8007c64:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c66:	4a04      	ldr	r2, [pc, #16]	; (8007c78 <prvSwitchTimerLists+0xc4>)
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	6013      	str	r3, [r2, #0]
}
 8007c6c:	bf00      	nop
 8007c6e:	3718      	adds	r7, #24
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	20000fcc 	.word	0x20000fcc
 8007c78:	20000fd0 	.word	0x20000fd0

08007c7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c82:	f000 f92b 	bl	8007edc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c86:	4b15      	ldr	r3, [pc, #84]	; (8007cdc <prvCheckForValidListAndQueue+0x60>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d120      	bne.n	8007cd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c8e:	4814      	ldr	r0, [pc, #80]	; (8007ce0 <prvCheckForValidListAndQueue+0x64>)
 8007c90:	f7fd fbec 	bl	800546c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c94:	4813      	ldr	r0, [pc, #76]	; (8007ce4 <prvCheckForValidListAndQueue+0x68>)
 8007c96:	f7fd fbe9 	bl	800546c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c9a:	4b13      	ldr	r3, [pc, #76]	; (8007ce8 <prvCheckForValidListAndQueue+0x6c>)
 8007c9c:	4a10      	ldr	r2, [pc, #64]	; (8007ce0 <prvCheckForValidListAndQueue+0x64>)
 8007c9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007ca0:	4b12      	ldr	r3, [pc, #72]	; (8007cec <prvCheckForValidListAndQueue+0x70>)
 8007ca2:	4a10      	ldr	r2, [pc, #64]	; (8007ce4 <prvCheckForValidListAndQueue+0x68>)
 8007ca4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	4b11      	ldr	r3, [pc, #68]	; (8007cf0 <prvCheckForValidListAndQueue+0x74>)
 8007cac:	4a11      	ldr	r2, [pc, #68]	; (8007cf4 <prvCheckForValidListAndQueue+0x78>)
 8007cae:	2110      	movs	r1, #16
 8007cb0:	200a      	movs	r0, #10
 8007cb2:	f7fd fcf3 	bl	800569c <xQueueGenericCreateStatic>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	4a08      	ldr	r2, [pc, #32]	; (8007cdc <prvCheckForValidListAndQueue+0x60>)
 8007cba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cbc:	4b07      	ldr	r3, [pc, #28]	; (8007cdc <prvCheckForValidListAndQueue+0x60>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d005      	beq.n	8007cd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007cc4:	4b05      	ldr	r3, [pc, #20]	; (8007cdc <prvCheckForValidListAndQueue+0x60>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	490b      	ldr	r1, [pc, #44]	; (8007cf8 <prvCheckForValidListAndQueue+0x7c>)
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7fe fc02 	bl	80064d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cd0:	f000 f934 	bl	8007f3c <vPortExitCritical>
}
 8007cd4:	bf00      	nop
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	20000fd4 	.word	0x20000fd4
 8007ce0:	20000fa4 	.word	0x20000fa4
 8007ce4:	20000fb8 	.word	0x20000fb8
 8007ce8:	20000fcc 	.word	0x20000fcc
 8007cec:	20000fd0 	.word	0x20000fd0
 8007cf0:	20001080 	.word	0x20001080
 8007cf4:	20000fe0 	.word	0x20000fe0
 8007cf8:	0800b388 	.word	0x0800b388

08007cfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	3b04      	subs	r3, #4
 8007d0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	3b04      	subs	r3, #4
 8007d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f023 0201 	bic.w	r2, r3, #1
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	3b04      	subs	r3, #4
 8007d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d2c:	4a08      	ldr	r2, [pc, #32]	; (8007d50 <pxPortInitialiseStack+0x54>)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3b14      	subs	r3, #20
 8007d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	3b20      	subs	r3, #32
 8007d42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d44:	68fb      	ldr	r3, [r7, #12]
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3714      	adds	r7, #20
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bc80      	pop	{r7}
 8007d4e:	4770      	bx	lr
 8007d50:	08007d55 	.word	0x08007d55

08007d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d5e:	4b12      	ldr	r3, [pc, #72]	; (8007da8 <prvTaskExitError+0x54>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d66:	d00a      	beq.n	8007d7e <prvTaskExitError+0x2a>
	__asm volatile
 8007d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6c:	f383 8811 	msr	BASEPRI, r3
 8007d70:	f3bf 8f6f 	isb	sy
 8007d74:	f3bf 8f4f 	dsb	sy
 8007d78:	60fb      	str	r3, [r7, #12]
}
 8007d7a:	bf00      	nop
 8007d7c:	e7fe      	b.n	8007d7c <prvTaskExitError+0x28>
	__asm volatile
 8007d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	60bb      	str	r3, [r7, #8]
}
 8007d90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d92:	bf00      	nop
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d0fc      	beq.n	8007d94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d9a:	bf00      	nop
 8007d9c:	bf00      	nop
 8007d9e:	3714      	adds	r7, #20
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bc80      	pop	{r7}
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	2000001c 	.word	0x2000001c
 8007dac:	00000000 	.word	0x00000000

08007db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007db0:	4b07      	ldr	r3, [pc, #28]	; (8007dd0 <pxCurrentTCBConst2>)
 8007db2:	6819      	ldr	r1, [r3, #0]
 8007db4:	6808      	ldr	r0, [r1, #0]
 8007db6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007dba:	f380 8809 	msr	PSP, r0
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8811 	msr	BASEPRI, r0
 8007dca:	f04e 0e0d 	orr.w	lr, lr, #13
 8007dce:	4770      	bx	lr

08007dd0 <pxCurrentTCBConst2>:
 8007dd0:	20000aa4 	.word	0x20000aa4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop

08007dd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007dd8:	4806      	ldr	r0, [pc, #24]	; (8007df4 <prvPortStartFirstTask+0x1c>)
 8007dda:	6800      	ldr	r0, [r0, #0]
 8007ddc:	6800      	ldr	r0, [r0, #0]
 8007dde:	f380 8808 	msr	MSP, r0
 8007de2:	b662      	cpsie	i
 8007de4:	b661      	cpsie	f
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	df00      	svc	0
 8007df0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007df2:	bf00      	nop
 8007df4:	e000ed08 	.word	0xe000ed08

08007df8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007dfe:	4b32      	ldr	r3, [pc, #200]	; (8007ec8 <xPortStartScheduler+0xd0>)
 8007e00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	22ff      	movs	r2, #255	; 0xff
 8007e0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e18:	78fb      	ldrb	r3, [r7, #3]
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007e20:	b2da      	uxtb	r2, r3
 8007e22:	4b2a      	ldr	r3, [pc, #168]	; (8007ecc <xPortStartScheduler+0xd4>)
 8007e24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e26:	4b2a      	ldr	r3, [pc, #168]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e28:	2207      	movs	r2, #7
 8007e2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e2c:	e009      	b.n	8007e42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007e2e:	4b28      	ldr	r3, [pc, #160]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3b01      	subs	r3, #1
 8007e34:	4a26      	ldr	r2, [pc, #152]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e38:	78fb      	ldrb	r3, [r7, #3]
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	005b      	lsls	r3, r3, #1
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e42:	78fb      	ldrb	r3, [r7, #3]
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e4a:	2b80      	cmp	r3, #128	; 0x80
 8007e4c:	d0ef      	beq.n	8007e2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e4e:	4b20      	ldr	r3, [pc, #128]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f1c3 0307 	rsb	r3, r3, #7
 8007e56:	2b04      	cmp	r3, #4
 8007e58:	d00a      	beq.n	8007e70 <xPortStartScheduler+0x78>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	60bb      	str	r3, [r7, #8]
}
 8007e6c:	bf00      	nop
 8007e6e:	e7fe      	b.n	8007e6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e70:	4b17      	ldr	r3, [pc, #92]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	021b      	lsls	r3, r3, #8
 8007e76:	4a16      	ldr	r2, [pc, #88]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e78:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e7a:	4b15      	ldr	r3, [pc, #84]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e82:	4a13      	ldr	r2, [pc, #76]	; (8007ed0 <xPortStartScheduler+0xd8>)
 8007e84:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	b2da      	uxtb	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e8e:	4b11      	ldr	r3, [pc, #68]	; (8007ed4 <xPortStartScheduler+0xdc>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a10      	ldr	r2, [pc, #64]	; (8007ed4 <xPortStartScheduler+0xdc>)
 8007e94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007e98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e9a:	4b0e      	ldr	r3, [pc, #56]	; (8007ed4 <xPortStartScheduler+0xdc>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a0d      	ldr	r2, [pc, #52]	; (8007ed4 <xPortStartScheduler+0xdc>)
 8007ea0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007ea4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ea6:	f000 f8b9 	bl	800801c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007eaa:	4b0b      	ldr	r3, [pc, #44]	; (8007ed8 <xPortStartScheduler+0xe0>)
 8007eac:	2200      	movs	r2, #0
 8007eae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007eb0:	f7ff ff92 	bl	8007dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007eb4:	f7fe ff8e 	bl	8006dd4 <vTaskSwitchContext>
	prvTaskExitError();
 8007eb8:	f7ff ff4c 	bl	8007d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	e000e400 	.word	0xe000e400
 8007ecc:	200010d0 	.word	0x200010d0
 8007ed0:	200010d4 	.word	0x200010d4
 8007ed4:	e000ed20 	.word	0xe000ed20
 8007ed8:	2000001c 	.word	0x2000001c

08007edc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
	__asm volatile
 8007ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee6:	f383 8811 	msr	BASEPRI, r3
 8007eea:	f3bf 8f6f 	isb	sy
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	607b      	str	r3, [r7, #4]
}
 8007ef4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ef6:	4b0f      	ldr	r3, [pc, #60]	; (8007f34 <vPortEnterCritical+0x58>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	3301      	adds	r3, #1
 8007efc:	4a0d      	ldr	r2, [pc, #52]	; (8007f34 <vPortEnterCritical+0x58>)
 8007efe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f00:	4b0c      	ldr	r3, [pc, #48]	; (8007f34 <vPortEnterCritical+0x58>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d10f      	bne.n	8007f28 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f08:	4b0b      	ldr	r3, [pc, #44]	; (8007f38 <vPortEnterCritical+0x5c>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00a      	beq.n	8007f28 <vPortEnterCritical+0x4c>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	603b      	str	r3, [r7, #0]
}
 8007f24:	bf00      	nop
 8007f26:	e7fe      	b.n	8007f26 <vPortEnterCritical+0x4a>
	}
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bc80      	pop	{r7}
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	2000001c 	.word	0x2000001c
 8007f38:	e000ed04 	.word	0xe000ed04

08007f3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f42:	4b11      	ldr	r3, [pc, #68]	; (8007f88 <vPortExitCritical+0x4c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10a      	bne.n	8007f60 <vPortExitCritical+0x24>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	607b      	str	r3, [r7, #4]
}
 8007f5c:	bf00      	nop
 8007f5e:	e7fe      	b.n	8007f5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f60:	4b09      	ldr	r3, [pc, #36]	; (8007f88 <vPortExitCritical+0x4c>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	3b01      	subs	r3, #1
 8007f66:	4a08      	ldr	r2, [pc, #32]	; (8007f88 <vPortExitCritical+0x4c>)
 8007f68:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f6a:	4b07      	ldr	r3, [pc, #28]	; (8007f88 <vPortExitCritical+0x4c>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d105      	bne.n	8007f7e <vPortExitCritical+0x42>
 8007f72:	2300      	movs	r3, #0
 8007f74:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	f383 8811 	msr	BASEPRI, r3
}
 8007f7c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f7e:	bf00      	nop
 8007f80:	370c      	adds	r7, #12
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bc80      	pop	{r7}
 8007f86:	4770      	bx	lr
 8007f88:	2000001c 	.word	0x2000001c
 8007f8c:	00000000 	.word	0x00000000

08007f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f90:	f3ef 8009 	mrs	r0, PSP
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	4b0d      	ldr	r3, [pc, #52]	; (8007fd0 <pxCurrentTCBConst>)
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fa0:	6010      	str	r0, [r2, #0]
 8007fa2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007fa6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007faa:	f380 8811 	msr	BASEPRI, r0
 8007fae:	f7fe ff11 	bl	8006dd4 <vTaskSwitchContext>
 8007fb2:	f04f 0000 	mov.w	r0, #0
 8007fb6:	f380 8811 	msr	BASEPRI, r0
 8007fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007fbe:	6819      	ldr	r1, [r3, #0]
 8007fc0:	6808      	ldr	r0, [r1, #0]
 8007fc2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fc6:	f380 8809 	msr	PSP, r0
 8007fca:	f3bf 8f6f 	isb	sy
 8007fce:	4770      	bx	lr

08007fd0 <pxCurrentTCBConst>:
 8007fd0:	20000aa4 	.word	0x20000aa4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007fd4:	bf00      	nop
 8007fd6:	bf00      	nop

08007fd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	607b      	str	r3, [r7, #4]
}
 8007ff0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ff2:	f7fe fe35 	bl	8006c60 <xTaskIncrementTick>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d003      	beq.n	8008004 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007ffc:	4b06      	ldr	r3, [pc, #24]	; (8008018 <xPortSysTickHandler+0x40>)
 8007ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008002:	601a      	str	r2, [r3, #0]
 8008004:	2300      	movs	r3, #0
 8008006:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	f383 8811 	msr	BASEPRI, r3
}
 800800e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008010:	bf00      	nop
 8008012:	3708      	adds	r7, #8
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	e000ed04 	.word	0xe000ed04

0800801c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800801c:	b480      	push	{r7}
 800801e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008020:	4b0a      	ldr	r3, [pc, #40]	; (800804c <vPortSetupTimerInterrupt+0x30>)
 8008022:	2200      	movs	r2, #0
 8008024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008026:	4b0a      	ldr	r3, [pc, #40]	; (8008050 <vPortSetupTimerInterrupt+0x34>)
 8008028:	2200      	movs	r2, #0
 800802a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800802c:	4b09      	ldr	r3, [pc, #36]	; (8008054 <vPortSetupTimerInterrupt+0x38>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a09      	ldr	r2, [pc, #36]	; (8008058 <vPortSetupTimerInterrupt+0x3c>)
 8008032:	fba2 2303 	umull	r2, r3, r2, r3
 8008036:	099b      	lsrs	r3, r3, #6
 8008038:	4a08      	ldr	r2, [pc, #32]	; (800805c <vPortSetupTimerInterrupt+0x40>)
 800803a:	3b01      	subs	r3, #1
 800803c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800803e:	4b03      	ldr	r3, [pc, #12]	; (800804c <vPortSetupTimerInterrupt+0x30>)
 8008040:	2207      	movs	r2, #7
 8008042:	601a      	str	r2, [r3, #0]
}
 8008044:	bf00      	nop
 8008046:	46bd      	mov	sp, r7
 8008048:	bc80      	pop	{r7}
 800804a:	4770      	bx	lr
 800804c:	e000e010 	.word	0xe000e010
 8008050:	e000e018 	.word	0xe000e018
 8008054:	20000010 	.word	0x20000010
 8008058:	10624dd3 	.word	0x10624dd3
 800805c:	e000e014 	.word	0xe000e014

08008060 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008066:	f3ef 8305 	mrs	r3, IPSR
 800806a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2b0f      	cmp	r3, #15
 8008070:	d914      	bls.n	800809c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008072:	4a16      	ldr	r2, [pc, #88]	; (80080cc <vPortValidateInterruptPriority+0x6c>)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4413      	add	r3, r2
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800807c:	4b14      	ldr	r3, [pc, #80]	; (80080d0 <vPortValidateInterruptPriority+0x70>)
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	7afa      	ldrb	r2, [r7, #11]
 8008082:	429a      	cmp	r2, r3
 8008084:	d20a      	bcs.n	800809c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	607b      	str	r3, [r7, #4]
}
 8008098:	bf00      	nop
 800809a:	e7fe      	b.n	800809a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800809c:	4b0d      	ldr	r3, [pc, #52]	; (80080d4 <vPortValidateInterruptPriority+0x74>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80080a4:	4b0c      	ldr	r3, [pc, #48]	; (80080d8 <vPortValidateInterruptPriority+0x78>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d90a      	bls.n	80080c2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	603b      	str	r3, [r7, #0]
}
 80080be:	bf00      	nop
 80080c0:	e7fe      	b.n	80080c0 <vPortValidateInterruptPriority+0x60>
	}
 80080c2:	bf00      	nop
 80080c4:	3714      	adds	r7, #20
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bc80      	pop	{r7}
 80080ca:	4770      	bx	lr
 80080cc:	e000e3f0 	.word	0xe000e3f0
 80080d0:	200010d0 	.word	0x200010d0
 80080d4:	e000ed0c 	.word	0xe000ed0c
 80080d8:	200010d4 	.word	0x200010d4

080080dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b08a      	sub	sp, #40	; 0x28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080e4:	2300      	movs	r3, #0
 80080e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080e8:	f7fe fd00 	bl	8006aec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080ec:	4b5b      	ldr	r3, [pc, #364]	; (800825c <pvPortMalloc+0x180>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d101      	bne.n	80080f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80080f4:	f000 f920 	bl	8008338 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80080f8:	4b59      	ldr	r3, [pc, #356]	; (8008260 <pvPortMalloc+0x184>)
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4013      	ands	r3, r2
 8008100:	2b00      	cmp	r3, #0
 8008102:	f040 8093 	bne.w	800822c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d01d      	beq.n	8008148 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800810c:	2208      	movs	r2, #8
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4413      	add	r3, r2
 8008112:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f003 0307 	and.w	r3, r3, #7
 800811a:	2b00      	cmp	r3, #0
 800811c:	d014      	beq.n	8008148 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f023 0307 	bic.w	r3, r3, #7
 8008124:	3308      	adds	r3, #8
 8008126:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f003 0307 	and.w	r3, r3, #7
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <pvPortMalloc+0x6c>
	__asm volatile
 8008132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008136:	f383 8811 	msr	BASEPRI, r3
 800813a:	f3bf 8f6f 	isb	sy
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	617b      	str	r3, [r7, #20]
}
 8008144:	bf00      	nop
 8008146:	e7fe      	b.n	8008146 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d06e      	beq.n	800822c <pvPortMalloc+0x150>
 800814e:	4b45      	ldr	r3, [pc, #276]	; (8008264 <pvPortMalloc+0x188>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	429a      	cmp	r2, r3
 8008156:	d869      	bhi.n	800822c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008158:	4b43      	ldr	r3, [pc, #268]	; (8008268 <pvPortMalloc+0x18c>)
 800815a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800815c:	4b42      	ldr	r3, [pc, #264]	; (8008268 <pvPortMalloc+0x18c>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008162:	e004      	b.n	800816e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008166:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	429a      	cmp	r2, r3
 8008176:	d903      	bls.n	8008180 <pvPortMalloc+0xa4>
 8008178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1f1      	bne.n	8008164 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008180:	4b36      	ldr	r3, [pc, #216]	; (800825c <pvPortMalloc+0x180>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008186:	429a      	cmp	r2, r3
 8008188:	d050      	beq.n	800822c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2208      	movs	r2, #8
 8008190:	4413      	add	r3, r2
 8008192:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	1ad2      	subs	r2, r2, r3
 80081a4:	2308      	movs	r3, #8
 80081a6:	005b      	lsls	r3, r3, #1
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d91f      	bls.n	80081ec <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80081ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4413      	add	r3, r2
 80081b2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	f003 0307 	and.w	r3, r3, #7
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00a      	beq.n	80081d4 <pvPortMalloc+0xf8>
	__asm volatile
 80081be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	613b      	str	r3, [r7, #16]
}
 80081d0:	bf00      	nop
 80081d2:	e7fe      	b.n	80081d2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80081d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	1ad2      	subs	r2, r2, r3
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80081e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081e6:	69b8      	ldr	r0, [r7, #24]
 80081e8:	f000 f908 	bl	80083fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081ec:	4b1d      	ldr	r3, [pc, #116]	; (8008264 <pvPortMalloc+0x188>)
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	4a1b      	ldr	r2, [pc, #108]	; (8008264 <pvPortMalloc+0x188>)
 80081f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80081fa:	4b1a      	ldr	r3, [pc, #104]	; (8008264 <pvPortMalloc+0x188>)
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	4b1b      	ldr	r3, [pc, #108]	; (800826c <pvPortMalloc+0x190>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	429a      	cmp	r2, r3
 8008204:	d203      	bcs.n	800820e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008206:	4b17      	ldr	r3, [pc, #92]	; (8008264 <pvPortMalloc+0x188>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a18      	ldr	r2, [pc, #96]	; (800826c <pvPortMalloc+0x190>)
 800820c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800820e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008210:	685a      	ldr	r2, [r3, #4]
 8008212:	4b13      	ldr	r3, [pc, #76]	; (8008260 <pvPortMalloc+0x184>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	431a      	orrs	r2, r3
 8008218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	2200      	movs	r2, #0
 8008220:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008222:	4b13      	ldr	r3, [pc, #76]	; (8008270 <pvPortMalloc+0x194>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	3301      	adds	r3, #1
 8008228:	4a11      	ldr	r2, [pc, #68]	; (8008270 <pvPortMalloc+0x194>)
 800822a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800822c:	f7fe fc6c 	bl	8006b08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	f003 0307 	and.w	r3, r3, #7
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00a      	beq.n	8008250 <pvPortMalloc+0x174>
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	60fb      	str	r3, [r7, #12]
}
 800824c:	bf00      	nop
 800824e:	e7fe      	b.n	800824e <pvPortMalloc+0x172>
	return pvReturn;
 8008250:	69fb      	ldr	r3, [r7, #28]
}
 8008252:	4618      	mov	r0, r3
 8008254:	3728      	adds	r7, #40	; 0x28
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	20001ce0 	.word	0x20001ce0
 8008260:	20001cf4 	.word	0x20001cf4
 8008264:	20001ce4 	.word	0x20001ce4
 8008268:	20001cd8 	.word	0x20001cd8
 800826c:	20001ce8 	.word	0x20001ce8
 8008270:	20001cec 	.word	0x20001cec

08008274 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d04d      	beq.n	8008322 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008286:	2308      	movs	r3, #8
 8008288:	425b      	negs	r3, r3
 800828a:	697a      	ldr	r2, [r7, #20]
 800828c:	4413      	add	r3, r2
 800828e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	4b24      	ldr	r3, [pc, #144]	; (800832c <vPortFree+0xb8>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4013      	ands	r3, r2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <vPortFree+0x44>
	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	60fb      	str	r3, [r7, #12]
}
 80082b4:	bf00      	nop
 80082b6:	e7fe      	b.n	80082b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <vPortFree+0x62>
	__asm volatile
 80082c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c4:	f383 8811 	msr	BASEPRI, r3
 80082c8:	f3bf 8f6f 	isb	sy
 80082cc:	f3bf 8f4f 	dsb	sy
 80082d0:	60bb      	str	r3, [r7, #8]
}
 80082d2:	bf00      	nop
 80082d4:	e7fe      	b.n	80082d4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	685a      	ldr	r2, [r3, #4]
 80082da:	4b14      	ldr	r3, [pc, #80]	; (800832c <vPortFree+0xb8>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4013      	ands	r3, r2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d01e      	beq.n	8008322 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d11a      	bne.n	8008322 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	685a      	ldr	r2, [r3, #4]
 80082f0:	4b0e      	ldr	r3, [pc, #56]	; (800832c <vPortFree+0xb8>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	43db      	mvns	r3, r3
 80082f6:	401a      	ands	r2, r3
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082fc:	f7fe fbf6 	bl	8006aec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	4b0a      	ldr	r3, [pc, #40]	; (8008330 <vPortFree+0xbc>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4413      	add	r3, r2
 800830a:	4a09      	ldr	r2, [pc, #36]	; (8008330 <vPortFree+0xbc>)
 800830c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800830e:	6938      	ldr	r0, [r7, #16]
 8008310:	f000 f874 	bl	80083fc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008314:	4b07      	ldr	r3, [pc, #28]	; (8008334 <vPortFree+0xc0>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	3301      	adds	r3, #1
 800831a:	4a06      	ldr	r2, [pc, #24]	; (8008334 <vPortFree+0xc0>)
 800831c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800831e:	f7fe fbf3 	bl	8006b08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008322:	bf00      	nop
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	20001cf4 	.word	0x20001cf4
 8008330:	20001ce4 	.word	0x20001ce4
 8008334:	20001cf0 	.word	0x20001cf0

08008338 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800833e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008342:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008344:	4b27      	ldr	r3, [pc, #156]	; (80083e4 <prvHeapInit+0xac>)
 8008346:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f003 0307 	and.w	r3, r3, #7
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00c      	beq.n	800836c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	3307      	adds	r3, #7
 8008356:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f023 0307 	bic.w	r3, r3, #7
 800835e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	4a1f      	ldr	r2, [pc, #124]	; (80083e4 <prvHeapInit+0xac>)
 8008368:	4413      	add	r3, r2
 800836a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008370:	4a1d      	ldr	r2, [pc, #116]	; (80083e8 <prvHeapInit+0xb0>)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008376:	4b1c      	ldr	r3, [pc, #112]	; (80083e8 <prvHeapInit+0xb0>)
 8008378:	2200      	movs	r2, #0
 800837a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	4413      	add	r3, r2
 8008382:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008384:	2208      	movs	r2, #8
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	1a9b      	subs	r3, r3, r2
 800838a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f023 0307 	bic.w	r3, r3, #7
 8008392:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4a15      	ldr	r2, [pc, #84]	; (80083ec <prvHeapInit+0xb4>)
 8008398:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800839a:	4b14      	ldr	r3, [pc, #80]	; (80083ec <prvHeapInit+0xb4>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2200      	movs	r2, #0
 80083a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083a2:	4b12      	ldr	r3, [pc, #72]	; (80083ec <prvHeapInit+0xb4>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2200      	movs	r2, #0
 80083a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	68fa      	ldr	r2, [r7, #12]
 80083b2:	1ad2      	subs	r2, r2, r3
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80083b8:	4b0c      	ldr	r3, [pc, #48]	; (80083ec <prvHeapInit+0xb4>)
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	4a0a      	ldr	r2, [pc, #40]	; (80083f0 <prvHeapInit+0xb8>)
 80083c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	4a09      	ldr	r2, [pc, #36]	; (80083f4 <prvHeapInit+0xbc>)
 80083ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80083d0:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <prvHeapInit+0xc0>)
 80083d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80083d6:	601a      	str	r2, [r3, #0]
}
 80083d8:	bf00      	nop
 80083da:	3714      	adds	r7, #20
 80083dc:	46bd      	mov	sp, r7
 80083de:	bc80      	pop	{r7}
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	200010d8 	.word	0x200010d8
 80083e8:	20001cd8 	.word	0x20001cd8
 80083ec:	20001ce0 	.word	0x20001ce0
 80083f0:	20001ce8 	.word	0x20001ce8
 80083f4:	20001ce4 	.word	0x20001ce4
 80083f8:	20001cf4 	.word	0x20001cf4

080083fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008404:	4b27      	ldr	r3, [pc, #156]	; (80084a4 <prvInsertBlockIntoFreeList+0xa8>)
 8008406:	60fb      	str	r3, [r7, #12]
 8008408:	e002      	b.n	8008410 <prvInsertBlockIntoFreeList+0x14>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	60fb      	str	r3, [r7, #12]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	429a      	cmp	r2, r3
 8008418:	d8f7      	bhi.n	800840a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	68ba      	ldr	r2, [r7, #8]
 8008424:	4413      	add	r3, r2
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	429a      	cmp	r2, r3
 800842a:	d108      	bne.n	800843e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	685a      	ldr	r2, [r3, #4]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	441a      	add	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	441a      	add	r2, r3
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	429a      	cmp	r2, r3
 8008450:	d118      	bne.n	8008484 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	4b14      	ldr	r3, [pc, #80]	; (80084a8 <prvInsertBlockIntoFreeList+0xac>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	429a      	cmp	r2, r3
 800845c:	d00d      	beq.n	800847a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	441a      	add	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	601a      	str	r2, [r3, #0]
 8008478:	e008      	b.n	800848c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800847a:	4b0b      	ldr	r3, [pc, #44]	; (80084a8 <prvInsertBlockIntoFreeList+0xac>)
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	601a      	str	r2, [r3, #0]
 8008482:	e003      	b.n	800848c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	429a      	cmp	r2, r3
 8008492:	d002      	beq.n	800849a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800849a:	bf00      	nop
 800849c:	3714      	adds	r7, #20
 800849e:	46bd      	mov	sp, r7
 80084a0:	bc80      	pop	{r7}
 80084a2:	4770      	bx	lr
 80084a4:	20001cd8 	.word	0x20001cd8
 80084a8:	20001ce0 	.word	0x20001ce0

080084ac <__cvt>:
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b2:	461f      	mov	r7, r3
 80084b4:	bfbb      	ittet	lt
 80084b6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80084ba:	461f      	movlt	r7, r3
 80084bc:	2300      	movge	r3, #0
 80084be:	232d      	movlt	r3, #45	; 0x2d
 80084c0:	b088      	sub	sp, #32
 80084c2:	4614      	mov	r4, r2
 80084c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80084c8:	7013      	strb	r3, [r2, #0]
 80084ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80084d0:	f023 0820 	bic.w	r8, r3, #32
 80084d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084d8:	d005      	beq.n	80084e6 <__cvt+0x3a>
 80084da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80084de:	d100      	bne.n	80084e2 <__cvt+0x36>
 80084e0:	3501      	adds	r5, #1
 80084e2:	2302      	movs	r3, #2
 80084e4:	e000      	b.n	80084e8 <__cvt+0x3c>
 80084e6:	2303      	movs	r3, #3
 80084e8:	aa07      	add	r2, sp, #28
 80084ea:	9204      	str	r2, [sp, #16]
 80084ec:	aa06      	add	r2, sp, #24
 80084ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 80084f2:	e9cd 3500 	strd	r3, r5, [sp]
 80084f6:	4622      	mov	r2, r4
 80084f8:	463b      	mov	r3, r7
 80084fa:	f000 ff71 	bl	80093e0 <_dtoa_r>
 80084fe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008502:	4606      	mov	r6, r0
 8008504:	d102      	bne.n	800850c <__cvt+0x60>
 8008506:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008508:	07db      	lsls	r3, r3, #31
 800850a:	d522      	bpl.n	8008552 <__cvt+0xa6>
 800850c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008510:	eb06 0905 	add.w	r9, r6, r5
 8008514:	d110      	bne.n	8008538 <__cvt+0x8c>
 8008516:	7833      	ldrb	r3, [r6, #0]
 8008518:	2b30      	cmp	r3, #48	; 0x30
 800851a:	d10a      	bne.n	8008532 <__cvt+0x86>
 800851c:	2200      	movs	r2, #0
 800851e:	2300      	movs	r3, #0
 8008520:	4620      	mov	r0, r4
 8008522:	4639      	mov	r1, r7
 8008524:	f7f8 fa40 	bl	80009a8 <__aeabi_dcmpeq>
 8008528:	b918      	cbnz	r0, 8008532 <__cvt+0x86>
 800852a:	f1c5 0501 	rsb	r5, r5, #1
 800852e:	f8ca 5000 	str.w	r5, [sl]
 8008532:	f8da 3000 	ldr.w	r3, [sl]
 8008536:	4499      	add	r9, r3
 8008538:	2200      	movs	r2, #0
 800853a:	2300      	movs	r3, #0
 800853c:	4620      	mov	r0, r4
 800853e:	4639      	mov	r1, r7
 8008540:	f7f8 fa32 	bl	80009a8 <__aeabi_dcmpeq>
 8008544:	b108      	cbz	r0, 800854a <__cvt+0x9e>
 8008546:	f8cd 901c 	str.w	r9, [sp, #28]
 800854a:	2230      	movs	r2, #48	; 0x30
 800854c:	9b07      	ldr	r3, [sp, #28]
 800854e:	454b      	cmp	r3, r9
 8008550:	d307      	bcc.n	8008562 <__cvt+0xb6>
 8008552:	4630      	mov	r0, r6
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008558:	1b9b      	subs	r3, r3, r6
 800855a:	6013      	str	r3, [r2, #0]
 800855c:	b008      	add	sp, #32
 800855e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008562:	1c59      	adds	r1, r3, #1
 8008564:	9107      	str	r1, [sp, #28]
 8008566:	701a      	strb	r2, [r3, #0]
 8008568:	e7f0      	b.n	800854c <__cvt+0xa0>

0800856a <__exponent>:
 800856a:	4603      	mov	r3, r0
 800856c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800856e:	2900      	cmp	r1, #0
 8008570:	f803 2b02 	strb.w	r2, [r3], #2
 8008574:	bfb6      	itet	lt
 8008576:	222d      	movlt	r2, #45	; 0x2d
 8008578:	222b      	movge	r2, #43	; 0x2b
 800857a:	4249      	neglt	r1, r1
 800857c:	2909      	cmp	r1, #9
 800857e:	7042      	strb	r2, [r0, #1]
 8008580:	dd2a      	ble.n	80085d8 <__exponent+0x6e>
 8008582:	f10d 0207 	add.w	r2, sp, #7
 8008586:	4617      	mov	r7, r2
 8008588:	260a      	movs	r6, #10
 800858a:	fb91 f5f6 	sdiv	r5, r1, r6
 800858e:	4694      	mov	ip, r2
 8008590:	fb06 1415 	mls	r4, r6, r5, r1
 8008594:	3430      	adds	r4, #48	; 0x30
 8008596:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800859a:	460c      	mov	r4, r1
 800859c:	2c63      	cmp	r4, #99	; 0x63
 800859e:	4629      	mov	r1, r5
 80085a0:	f102 32ff 	add.w	r2, r2, #4294967295
 80085a4:	dcf1      	bgt.n	800858a <__exponent+0x20>
 80085a6:	3130      	adds	r1, #48	; 0x30
 80085a8:	f1ac 0402 	sub.w	r4, ip, #2
 80085ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 80085b0:	4622      	mov	r2, r4
 80085b2:	1c41      	adds	r1, r0, #1
 80085b4:	42ba      	cmp	r2, r7
 80085b6:	d30a      	bcc.n	80085ce <__exponent+0x64>
 80085b8:	f10d 0209 	add.w	r2, sp, #9
 80085bc:	eba2 020c 	sub.w	r2, r2, ip
 80085c0:	42bc      	cmp	r4, r7
 80085c2:	bf88      	it	hi
 80085c4:	2200      	movhi	r2, #0
 80085c6:	4413      	add	r3, r2
 80085c8:	1a18      	subs	r0, r3, r0
 80085ca:	b003      	add	sp, #12
 80085cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ce:	f812 5b01 	ldrb.w	r5, [r2], #1
 80085d2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80085d6:	e7ed      	b.n	80085b4 <__exponent+0x4a>
 80085d8:	2330      	movs	r3, #48	; 0x30
 80085da:	3130      	adds	r1, #48	; 0x30
 80085dc:	7083      	strb	r3, [r0, #2]
 80085de:	70c1      	strb	r1, [r0, #3]
 80085e0:	1d03      	adds	r3, r0, #4
 80085e2:	e7f1      	b.n	80085c8 <__exponent+0x5e>

080085e4 <_printf_float>:
 80085e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e8:	b091      	sub	sp, #68	; 0x44
 80085ea:	460c      	mov	r4, r1
 80085ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80085f0:	4616      	mov	r6, r2
 80085f2:	461f      	mov	r7, r3
 80085f4:	4605      	mov	r5, r0
 80085f6:	f000 fdd5 	bl	80091a4 <_localeconv_r>
 80085fa:	6803      	ldr	r3, [r0, #0]
 80085fc:	4618      	mov	r0, r3
 80085fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008600:	f7f7 fda6 	bl	8000150 <strlen>
 8008604:	2300      	movs	r3, #0
 8008606:	930e      	str	r3, [sp, #56]	; 0x38
 8008608:	f8d8 3000 	ldr.w	r3, [r8]
 800860c:	900a      	str	r0, [sp, #40]	; 0x28
 800860e:	3307      	adds	r3, #7
 8008610:	f023 0307 	bic.w	r3, r3, #7
 8008614:	f103 0208 	add.w	r2, r3, #8
 8008618:	f894 9018 	ldrb.w	r9, [r4, #24]
 800861c:	f8d4 b000 	ldr.w	fp, [r4]
 8008620:	f8c8 2000 	str.w	r2, [r8]
 8008624:	e9d3 a800 	ldrd	sl, r8, [r3]
 8008628:	4652      	mov	r2, sl
 800862a:	4643      	mov	r3, r8
 800862c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008630:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8008634:	930b      	str	r3, [sp, #44]	; 0x2c
 8008636:	f04f 32ff 	mov.w	r2, #4294967295
 800863a:	4650      	mov	r0, sl
 800863c:	4b9c      	ldr	r3, [pc, #624]	; (80088b0 <_printf_float+0x2cc>)
 800863e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008640:	f7f8 f9e4 	bl	8000a0c <__aeabi_dcmpun>
 8008644:	bb70      	cbnz	r0, 80086a4 <_printf_float+0xc0>
 8008646:	f04f 32ff 	mov.w	r2, #4294967295
 800864a:	4650      	mov	r0, sl
 800864c:	4b98      	ldr	r3, [pc, #608]	; (80088b0 <_printf_float+0x2cc>)
 800864e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008650:	f7f8 f9be 	bl	80009d0 <__aeabi_dcmple>
 8008654:	bb30      	cbnz	r0, 80086a4 <_printf_float+0xc0>
 8008656:	2200      	movs	r2, #0
 8008658:	2300      	movs	r3, #0
 800865a:	4650      	mov	r0, sl
 800865c:	4641      	mov	r1, r8
 800865e:	f7f8 f9ad 	bl	80009bc <__aeabi_dcmplt>
 8008662:	b110      	cbz	r0, 800866a <_printf_float+0x86>
 8008664:	232d      	movs	r3, #45	; 0x2d
 8008666:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800866a:	4a92      	ldr	r2, [pc, #584]	; (80088b4 <_printf_float+0x2d0>)
 800866c:	4b92      	ldr	r3, [pc, #584]	; (80088b8 <_printf_float+0x2d4>)
 800866e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008672:	bf94      	ite	ls
 8008674:	4690      	movls	r8, r2
 8008676:	4698      	movhi	r8, r3
 8008678:	2303      	movs	r3, #3
 800867a:	f04f 0a00 	mov.w	sl, #0
 800867e:	6123      	str	r3, [r4, #16]
 8008680:	f02b 0304 	bic.w	r3, fp, #4
 8008684:	6023      	str	r3, [r4, #0]
 8008686:	4633      	mov	r3, r6
 8008688:	4621      	mov	r1, r4
 800868a:	4628      	mov	r0, r5
 800868c:	9700      	str	r7, [sp, #0]
 800868e:	aa0f      	add	r2, sp, #60	; 0x3c
 8008690:	f000 f9d6 	bl	8008a40 <_printf_common>
 8008694:	3001      	adds	r0, #1
 8008696:	f040 8090 	bne.w	80087ba <_printf_float+0x1d6>
 800869a:	f04f 30ff 	mov.w	r0, #4294967295
 800869e:	b011      	add	sp, #68	; 0x44
 80086a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a4:	4652      	mov	r2, sl
 80086a6:	4643      	mov	r3, r8
 80086a8:	4650      	mov	r0, sl
 80086aa:	4641      	mov	r1, r8
 80086ac:	f7f8 f9ae 	bl	8000a0c <__aeabi_dcmpun>
 80086b0:	b148      	cbz	r0, 80086c6 <_printf_float+0xe2>
 80086b2:	f1b8 0f00 	cmp.w	r8, #0
 80086b6:	bfb8      	it	lt
 80086b8:	232d      	movlt	r3, #45	; 0x2d
 80086ba:	4a80      	ldr	r2, [pc, #512]	; (80088bc <_printf_float+0x2d8>)
 80086bc:	bfb8      	it	lt
 80086be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80086c2:	4b7f      	ldr	r3, [pc, #508]	; (80088c0 <_printf_float+0x2dc>)
 80086c4:	e7d3      	b.n	800866e <_printf_float+0x8a>
 80086c6:	6863      	ldr	r3, [r4, #4]
 80086c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80086cc:	1c5a      	adds	r2, r3, #1
 80086ce:	d142      	bne.n	8008756 <_printf_float+0x172>
 80086d0:	2306      	movs	r3, #6
 80086d2:	6063      	str	r3, [r4, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	9206      	str	r2, [sp, #24]
 80086d8:	aa0e      	add	r2, sp, #56	; 0x38
 80086da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80086de:	aa0d      	add	r2, sp, #52	; 0x34
 80086e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80086e4:	9203      	str	r2, [sp, #12]
 80086e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80086ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80086ee:	6023      	str	r3, [r4, #0]
 80086f0:	6863      	ldr	r3, [r4, #4]
 80086f2:	4652      	mov	r2, sl
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	4628      	mov	r0, r5
 80086f8:	4643      	mov	r3, r8
 80086fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80086fc:	f7ff fed6 	bl	80084ac <__cvt>
 8008700:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008702:	4680      	mov	r8, r0
 8008704:	2947      	cmp	r1, #71	; 0x47
 8008706:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008708:	d108      	bne.n	800871c <_printf_float+0x138>
 800870a:	1cc8      	adds	r0, r1, #3
 800870c:	db02      	blt.n	8008714 <_printf_float+0x130>
 800870e:	6863      	ldr	r3, [r4, #4]
 8008710:	4299      	cmp	r1, r3
 8008712:	dd40      	ble.n	8008796 <_printf_float+0x1b2>
 8008714:	f1a9 0902 	sub.w	r9, r9, #2
 8008718:	fa5f f989 	uxtb.w	r9, r9
 800871c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008720:	d81f      	bhi.n	8008762 <_printf_float+0x17e>
 8008722:	464a      	mov	r2, r9
 8008724:	3901      	subs	r1, #1
 8008726:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800872a:	910d      	str	r1, [sp, #52]	; 0x34
 800872c:	f7ff ff1d 	bl	800856a <__exponent>
 8008730:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008732:	4682      	mov	sl, r0
 8008734:	1813      	adds	r3, r2, r0
 8008736:	2a01      	cmp	r2, #1
 8008738:	6123      	str	r3, [r4, #16]
 800873a:	dc02      	bgt.n	8008742 <_printf_float+0x15e>
 800873c:	6822      	ldr	r2, [r4, #0]
 800873e:	07d2      	lsls	r2, r2, #31
 8008740:	d501      	bpl.n	8008746 <_printf_float+0x162>
 8008742:	3301      	adds	r3, #1
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800874a:	2b00      	cmp	r3, #0
 800874c:	d09b      	beq.n	8008686 <_printf_float+0xa2>
 800874e:	232d      	movs	r3, #45	; 0x2d
 8008750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008754:	e797      	b.n	8008686 <_printf_float+0xa2>
 8008756:	2947      	cmp	r1, #71	; 0x47
 8008758:	d1bc      	bne.n	80086d4 <_printf_float+0xf0>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1ba      	bne.n	80086d4 <_printf_float+0xf0>
 800875e:	2301      	movs	r3, #1
 8008760:	e7b7      	b.n	80086d2 <_printf_float+0xee>
 8008762:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008766:	d118      	bne.n	800879a <_printf_float+0x1b6>
 8008768:	2900      	cmp	r1, #0
 800876a:	6863      	ldr	r3, [r4, #4]
 800876c:	dd0b      	ble.n	8008786 <_printf_float+0x1a2>
 800876e:	6121      	str	r1, [r4, #16]
 8008770:	b913      	cbnz	r3, 8008778 <_printf_float+0x194>
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	07d0      	lsls	r0, r2, #31
 8008776:	d502      	bpl.n	800877e <_printf_float+0x19a>
 8008778:	3301      	adds	r3, #1
 800877a:	440b      	add	r3, r1
 800877c:	6123      	str	r3, [r4, #16]
 800877e:	f04f 0a00 	mov.w	sl, #0
 8008782:	65a1      	str	r1, [r4, #88]	; 0x58
 8008784:	e7df      	b.n	8008746 <_printf_float+0x162>
 8008786:	b913      	cbnz	r3, 800878e <_printf_float+0x1aa>
 8008788:	6822      	ldr	r2, [r4, #0]
 800878a:	07d2      	lsls	r2, r2, #31
 800878c:	d501      	bpl.n	8008792 <_printf_float+0x1ae>
 800878e:	3302      	adds	r3, #2
 8008790:	e7f4      	b.n	800877c <_printf_float+0x198>
 8008792:	2301      	movs	r3, #1
 8008794:	e7f2      	b.n	800877c <_printf_float+0x198>
 8008796:	f04f 0967 	mov.w	r9, #103	; 0x67
 800879a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800879c:	4299      	cmp	r1, r3
 800879e:	db05      	blt.n	80087ac <_printf_float+0x1c8>
 80087a0:	6823      	ldr	r3, [r4, #0]
 80087a2:	6121      	str	r1, [r4, #16]
 80087a4:	07d8      	lsls	r0, r3, #31
 80087a6:	d5ea      	bpl.n	800877e <_printf_float+0x19a>
 80087a8:	1c4b      	adds	r3, r1, #1
 80087aa:	e7e7      	b.n	800877c <_printf_float+0x198>
 80087ac:	2900      	cmp	r1, #0
 80087ae:	bfcc      	ite	gt
 80087b0:	2201      	movgt	r2, #1
 80087b2:	f1c1 0202 	rsble	r2, r1, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	e7e0      	b.n	800877c <_printf_float+0x198>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	055a      	lsls	r2, r3, #21
 80087be:	d407      	bmi.n	80087d0 <_printf_float+0x1ec>
 80087c0:	6923      	ldr	r3, [r4, #16]
 80087c2:	4642      	mov	r2, r8
 80087c4:	4631      	mov	r1, r6
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b8      	blx	r7
 80087ca:	3001      	adds	r0, #1
 80087cc:	d12b      	bne.n	8008826 <_printf_float+0x242>
 80087ce:	e764      	b.n	800869a <_printf_float+0xb6>
 80087d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80087d4:	f240 80dd 	bls.w	8008992 <_printf_float+0x3ae>
 80087d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087dc:	2200      	movs	r2, #0
 80087de:	2300      	movs	r3, #0
 80087e0:	f7f8 f8e2 	bl	80009a8 <__aeabi_dcmpeq>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d033      	beq.n	8008850 <_printf_float+0x26c>
 80087e8:	2301      	movs	r3, #1
 80087ea:	4631      	mov	r1, r6
 80087ec:	4628      	mov	r0, r5
 80087ee:	4a35      	ldr	r2, [pc, #212]	; (80088c4 <_printf_float+0x2e0>)
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	f43f af51 	beq.w	800869a <_printf_float+0xb6>
 80087f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80087fc:	429a      	cmp	r2, r3
 80087fe:	db02      	blt.n	8008806 <_printf_float+0x222>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	07d8      	lsls	r0, r3, #31
 8008804:	d50f      	bpl.n	8008826 <_printf_float+0x242>
 8008806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800880a:	4631      	mov	r1, r6
 800880c:	4628      	mov	r0, r5
 800880e:	47b8      	blx	r7
 8008810:	3001      	adds	r0, #1
 8008812:	f43f af42 	beq.w	800869a <_printf_float+0xb6>
 8008816:	f04f 0800 	mov.w	r8, #0
 800881a:	f104 091a 	add.w	r9, r4, #26
 800881e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008820:	3b01      	subs	r3, #1
 8008822:	4543      	cmp	r3, r8
 8008824:	dc09      	bgt.n	800883a <_printf_float+0x256>
 8008826:	6823      	ldr	r3, [r4, #0]
 8008828:	079b      	lsls	r3, r3, #30
 800882a:	f100 8104 	bmi.w	8008a36 <_printf_float+0x452>
 800882e:	68e0      	ldr	r0, [r4, #12]
 8008830:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008832:	4298      	cmp	r0, r3
 8008834:	bfb8      	it	lt
 8008836:	4618      	movlt	r0, r3
 8008838:	e731      	b.n	800869e <_printf_float+0xba>
 800883a:	2301      	movs	r3, #1
 800883c:	464a      	mov	r2, r9
 800883e:	4631      	mov	r1, r6
 8008840:	4628      	mov	r0, r5
 8008842:	47b8      	blx	r7
 8008844:	3001      	adds	r0, #1
 8008846:	f43f af28 	beq.w	800869a <_printf_float+0xb6>
 800884a:	f108 0801 	add.w	r8, r8, #1
 800884e:	e7e6      	b.n	800881e <_printf_float+0x23a>
 8008850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008852:	2b00      	cmp	r3, #0
 8008854:	dc38      	bgt.n	80088c8 <_printf_float+0x2e4>
 8008856:	2301      	movs	r3, #1
 8008858:	4631      	mov	r1, r6
 800885a:	4628      	mov	r0, r5
 800885c:	4a19      	ldr	r2, [pc, #100]	; (80088c4 <_printf_float+0x2e0>)
 800885e:	47b8      	blx	r7
 8008860:	3001      	adds	r0, #1
 8008862:	f43f af1a 	beq.w	800869a <_printf_float+0xb6>
 8008866:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800886a:	4313      	orrs	r3, r2
 800886c:	d102      	bne.n	8008874 <_printf_float+0x290>
 800886e:	6823      	ldr	r3, [r4, #0]
 8008870:	07d9      	lsls	r1, r3, #31
 8008872:	d5d8      	bpl.n	8008826 <_printf_float+0x242>
 8008874:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f af0b 	beq.w	800869a <_printf_float+0xb6>
 8008884:	f04f 0900 	mov.w	r9, #0
 8008888:	f104 0a1a 	add.w	sl, r4, #26
 800888c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800888e:	425b      	negs	r3, r3
 8008890:	454b      	cmp	r3, r9
 8008892:	dc01      	bgt.n	8008898 <_printf_float+0x2b4>
 8008894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008896:	e794      	b.n	80087c2 <_printf_float+0x1de>
 8008898:	2301      	movs	r3, #1
 800889a:	4652      	mov	r2, sl
 800889c:	4631      	mov	r1, r6
 800889e:	4628      	mov	r0, r5
 80088a0:	47b8      	blx	r7
 80088a2:	3001      	adds	r0, #1
 80088a4:	f43f aef9 	beq.w	800869a <_printf_float+0xb6>
 80088a8:	f109 0901 	add.w	r9, r9, #1
 80088ac:	e7ee      	b.n	800888c <_printf_float+0x2a8>
 80088ae:	bf00      	nop
 80088b0:	7fefffff 	.word	0x7fefffff
 80088b4:	0800b436 	.word	0x0800b436
 80088b8:	0800b43a 	.word	0x0800b43a
 80088bc:	0800b43e 	.word	0x0800b43e
 80088c0:	0800b442 	.word	0x0800b442
 80088c4:	0800b446 	.word	0x0800b446
 80088c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088cc:	429a      	cmp	r2, r3
 80088ce:	bfa8      	it	ge
 80088d0:	461a      	movge	r2, r3
 80088d2:	2a00      	cmp	r2, #0
 80088d4:	4691      	mov	r9, r2
 80088d6:	dc37      	bgt.n	8008948 <_printf_float+0x364>
 80088d8:	f04f 0b00 	mov.w	fp, #0
 80088dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088e0:	f104 021a 	add.w	r2, r4, #26
 80088e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80088e8:	ebaa 0309 	sub.w	r3, sl, r9
 80088ec:	455b      	cmp	r3, fp
 80088ee:	dc33      	bgt.n	8008958 <_printf_float+0x374>
 80088f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80088f4:	429a      	cmp	r2, r3
 80088f6:	db3b      	blt.n	8008970 <_printf_float+0x38c>
 80088f8:	6823      	ldr	r3, [r4, #0]
 80088fa:	07da      	lsls	r2, r3, #31
 80088fc:	d438      	bmi.n	8008970 <_printf_float+0x38c>
 80088fe:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8008902:	eba2 0903 	sub.w	r9, r2, r3
 8008906:	eba2 020a 	sub.w	r2, r2, sl
 800890a:	4591      	cmp	r9, r2
 800890c:	bfa8      	it	ge
 800890e:	4691      	movge	r9, r2
 8008910:	f1b9 0f00 	cmp.w	r9, #0
 8008914:	dc34      	bgt.n	8008980 <_printf_float+0x39c>
 8008916:	f04f 0800 	mov.w	r8, #0
 800891a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800891e:	f104 0a1a 	add.w	sl, r4, #26
 8008922:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008926:	1a9b      	subs	r3, r3, r2
 8008928:	eba3 0309 	sub.w	r3, r3, r9
 800892c:	4543      	cmp	r3, r8
 800892e:	f77f af7a 	ble.w	8008826 <_printf_float+0x242>
 8008932:	2301      	movs	r3, #1
 8008934:	4652      	mov	r2, sl
 8008936:	4631      	mov	r1, r6
 8008938:	4628      	mov	r0, r5
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	f43f aeac 	beq.w	800869a <_printf_float+0xb6>
 8008942:	f108 0801 	add.w	r8, r8, #1
 8008946:	e7ec      	b.n	8008922 <_printf_float+0x33e>
 8008948:	4613      	mov	r3, r2
 800894a:	4631      	mov	r1, r6
 800894c:	4642      	mov	r2, r8
 800894e:	4628      	mov	r0, r5
 8008950:	47b8      	blx	r7
 8008952:	3001      	adds	r0, #1
 8008954:	d1c0      	bne.n	80088d8 <_printf_float+0x2f4>
 8008956:	e6a0      	b.n	800869a <_printf_float+0xb6>
 8008958:	2301      	movs	r3, #1
 800895a:	4631      	mov	r1, r6
 800895c:	4628      	mov	r0, r5
 800895e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008960:	47b8      	blx	r7
 8008962:	3001      	adds	r0, #1
 8008964:	f43f ae99 	beq.w	800869a <_printf_float+0xb6>
 8008968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800896a:	f10b 0b01 	add.w	fp, fp, #1
 800896e:	e7b9      	b.n	80088e4 <_printf_float+0x300>
 8008970:	4631      	mov	r1, r6
 8008972:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008976:	4628      	mov	r0, r5
 8008978:	47b8      	blx	r7
 800897a:	3001      	adds	r0, #1
 800897c:	d1bf      	bne.n	80088fe <_printf_float+0x31a>
 800897e:	e68c      	b.n	800869a <_printf_float+0xb6>
 8008980:	464b      	mov	r3, r9
 8008982:	4631      	mov	r1, r6
 8008984:	4628      	mov	r0, r5
 8008986:	eb08 020a 	add.w	r2, r8, sl
 800898a:	47b8      	blx	r7
 800898c:	3001      	adds	r0, #1
 800898e:	d1c2      	bne.n	8008916 <_printf_float+0x332>
 8008990:	e683      	b.n	800869a <_printf_float+0xb6>
 8008992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008994:	2a01      	cmp	r2, #1
 8008996:	dc01      	bgt.n	800899c <_printf_float+0x3b8>
 8008998:	07db      	lsls	r3, r3, #31
 800899a:	d539      	bpl.n	8008a10 <_printf_float+0x42c>
 800899c:	2301      	movs	r3, #1
 800899e:	4642      	mov	r2, r8
 80089a0:	4631      	mov	r1, r6
 80089a2:	4628      	mov	r0, r5
 80089a4:	47b8      	blx	r7
 80089a6:	3001      	adds	r0, #1
 80089a8:	f43f ae77 	beq.w	800869a <_printf_float+0xb6>
 80089ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089b0:	4631      	mov	r1, r6
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b8      	blx	r7
 80089b6:	3001      	adds	r0, #1
 80089b8:	f43f ae6f 	beq.w	800869a <_printf_float+0xb6>
 80089bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80089c0:	2200      	movs	r2, #0
 80089c2:	2300      	movs	r3, #0
 80089c4:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80089c8:	f7f7 ffee 	bl	80009a8 <__aeabi_dcmpeq>
 80089cc:	b9d8      	cbnz	r0, 8008a06 <_printf_float+0x422>
 80089ce:	f109 33ff 	add.w	r3, r9, #4294967295
 80089d2:	f108 0201 	add.w	r2, r8, #1
 80089d6:	4631      	mov	r1, r6
 80089d8:	4628      	mov	r0, r5
 80089da:	47b8      	blx	r7
 80089dc:	3001      	adds	r0, #1
 80089de:	d10e      	bne.n	80089fe <_printf_float+0x41a>
 80089e0:	e65b      	b.n	800869a <_printf_float+0xb6>
 80089e2:	2301      	movs	r3, #1
 80089e4:	464a      	mov	r2, r9
 80089e6:	4631      	mov	r1, r6
 80089e8:	4628      	mov	r0, r5
 80089ea:	47b8      	blx	r7
 80089ec:	3001      	adds	r0, #1
 80089ee:	f43f ae54 	beq.w	800869a <_printf_float+0xb6>
 80089f2:	f108 0801 	add.w	r8, r8, #1
 80089f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089f8:	3b01      	subs	r3, #1
 80089fa:	4543      	cmp	r3, r8
 80089fc:	dcf1      	bgt.n	80089e2 <_printf_float+0x3fe>
 80089fe:	4653      	mov	r3, sl
 8008a00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008a04:	e6de      	b.n	80087c4 <_printf_float+0x1e0>
 8008a06:	f04f 0800 	mov.w	r8, #0
 8008a0a:	f104 091a 	add.w	r9, r4, #26
 8008a0e:	e7f2      	b.n	80089f6 <_printf_float+0x412>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4642      	mov	r2, r8
 8008a14:	e7df      	b.n	80089d6 <_printf_float+0x3f2>
 8008a16:	2301      	movs	r3, #1
 8008a18:	464a      	mov	r2, r9
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	47b8      	blx	r7
 8008a20:	3001      	adds	r0, #1
 8008a22:	f43f ae3a 	beq.w	800869a <_printf_float+0xb6>
 8008a26:	f108 0801 	add.w	r8, r8, #1
 8008a2a:	68e3      	ldr	r3, [r4, #12]
 8008a2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008a2e:	1a5b      	subs	r3, r3, r1
 8008a30:	4543      	cmp	r3, r8
 8008a32:	dcf0      	bgt.n	8008a16 <_printf_float+0x432>
 8008a34:	e6fb      	b.n	800882e <_printf_float+0x24a>
 8008a36:	f04f 0800 	mov.w	r8, #0
 8008a3a:	f104 0919 	add.w	r9, r4, #25
 8008a3e:	e7f4      	b.n	8008a2a <_printf_float+0x446>

08008a40 <_printf_common>:
 8008a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a44:	4616      	mov	r6, r2
 8008a46:	4699      	mov	r9, r3
 8008a48:	688a      	ldr	r2, [r1, #8]
 8008a4a:	690b      	ldr	r3, [r1, #16]
 8008a4c:	4607      	mov	r7, r0
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	bfb8      	it	lt
 8008a52:	4613      	movlt	r3, r2
 8008a54:	6033      	str	r3, [r6, #0]
 8008a56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a60:	b10a      	cbz	r2, 8008a66 <_printf_common+0x26>
 8008a62:	3301      	adds	r3, #1
 8008a64:	6033      	str	r3, [r6, #0]
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	0699      	lsls	r1, r3, #26
 8008a6a:	bf42      	ittt	mi
 8008a6c:	6833      	ldrmi	r3, [r6, #0]
 8008a6e:	3302      	addmi	r3, #2
 8008a70:	6033      	strmi	r3, [r6, #0]
 8008a72:	6825      	ldr	r5, [r4, #0]
 8008a74:	f015 0506 	ands.w	r5, r5, #6
 8008a78:	d106      	bne.n	8008a88 <_printf_common+0x48>
 8008a7a:	f104 0a19 	add.w	sl, r4, #25
 8008a7e:	68e3      	ldr	r3, [r4, #12]
 8008a80:	6832      	ldr	r2, [r6, #0]
 8008a82:	1a9b      	subs	r3, r3, r2
 8008a84:	42ab      	cmp	r3, r5
 8008a86:	dc2b      	bgt.n	8008ae0 <_printf_common+0xa0>
 8008a88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a8c:	1e13      	subs	r3, r2, #0
 8008a8e:	6822      	ldr	r2, [r4, #0]
 8008a90:	bf18      	it	ne
 8008a92:	2301      	movne	r3, #1
 8008a94:	0692      	lsls	r2, r2, #26
 8008a96:	d430      	bmi.n	8008afa <_printf_common+0xba>
 8008a98:	4649      	mov	r1, r9
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008aa0:	47c0      	blx	r8
 8008aa2:	3001      	adds	r0, #1
 8008aa4:	d023      	beq.n	8008aee <_printf_common+0xae>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	6922      	ldr	r2, [r4, #16]
 8008aaa:	f003 0306 	and.w	r3, r3, #6
 8008aae:	2b04      	cmp	r3, #4
 8008ab0:	bf14      	ite	ne
 8008ab2:	2500      	movne	r5, #0
 8008ab4:	6833      	ldreq	r3, [r6, #0]
 8008ab6:	f04f 0600 	mov.w	r6, #0
 8008aba:	bf08      	it	eq
 8008abc:	68e5      	ldreq	r5, [r4, #12]
 8008abe:	f104 041a 	add.w	r4, r4, #26
 8008ac2:	bf08      	it	eq
 8008ac4:	1aed      	subeq	r5, r5, r3
 8008ac6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008aca:	bf08      	it	eq
 8008acc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	bfc4      	itt	gt
 8008ad4:	1a9b      	subgt	r3, r3, r2
 8008ad6:	18ed      	addgt	r5, r5, r3
 8008ad8:	42b5      	cmp	r5, r6
 8008ada:	d11a      	bne.n	8008b12 <_printf_common+0xd2>
 8008adc:	2000      	movs	r0, #0
 8008ade:	e008      	b.n	8008af2 <_printf_common+0xb2>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	4652      	mov	r2, sl
 8008ae4:	4649      	mov	r1, r9
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c0      	blx	r8
 8008aea:	3001      	adds	r0, #1
 8008aec:	d103      	bne.n	8008af6 <_printf_common+0xb6>
 8008aee:	f04f 30ff 	mov.w	r0, #4294967295
 8008af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af6:	3501      	adds	r5, #1
 8008af8:	e7c1      	b.n	8008a7e <_printf_common+0x3e>
 8008afa:	2030      	movs	r0, #48	; 0x30
 8008afc:	18e1      	adds	r1, r4, r3
 8008afe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b02:	1c5a      	adds	r2, r3, #1
 8008b04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b08:	4422      	add	r2, r4
 8008b0a:	3302      	adds	r3, #2
 8008b0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b10:	e7c2      	b.n	8008a98 <_printf_common+0x58>
 8008b12:	2301      	movs	r3, #1
 8008b14:	4622      	mov	r2, r4
 8008b16:	4649      	mov	r1, r9
 8008b18:	4638      	mov	r0, r7
 8008b1a:	47c0      	blx	r8
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d0e6      	beq.n	8008aee <_printf_common+0xae>
 8008b20:	3601      	adds	r6, #1
 8008b22:	e7d9      	b.n	8008ad8 <_printf_common+0x98>

08008b24 <_printf_i>:
 8008b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b28:	7e0f      	ldrb	r7, [r1, #24]
 8008b2a:	4691      	mov	r9, r2
 8008b2c:	2f78      	cmp	r7, #120	; 0x78
 8008b2e:	4680      	mov	r8, r0
 8008b30:	460c      	mov	r4, r1
 8008b32:	469a      	mov	sl, r3
 8008b34:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b3a:	d807      	bhi.n	8008b4c <_printf_i+0x28>
 8008b3c:	2f62      	cmp	r7, #98	; 0x62
 8008b3e:	d80a      	bhi.n	8008b56 <_printf_i+0x32>
 8008b40:	2f00      	cmp	r7, #0
 8008b42:	f000 80d5 	beq.w	8008cf0 <_printf_i+0x1cc>
 8008b46:	2f58      	cmp	r7, #88	; 0x58
 8008b48:	f000 80c1 	beq.w	8008cce <_printf_i+0x1aa>
 8008b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b54:	e03a      	b.n	8008bcc <_printf_i+0xa8>
 8008b56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b5a:	2b15      	cmp	r3, #21
 8008b5c:	d8f6      	bhi.n	8008b4c <_printf_i+0x28>
 8008b5e:	a101      	add	r1, pc, #4	; (adr r1, 8008b64 <_printf_i+0x40>)
 8008b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b64:	08008bbd 	.word	0x08008bbd
 8008b68:	08008bd1 	.word	0x08008bd1
 8008b6c:	08008b4d 	.word	0x08008b4d
 8008b70:	08008b4d 	.word	0x08008b4d
 8008b74:	08008b4d 	.word	0x08008b4d
 8008b78:	08008b4d 	.word	0x08008b4d
 8008b7c:	08008bd1 	.word	0x08008bd1
 8008b80:	08008b4d 	.word	0x08008b4d
 8008b84:	08008b4d 	.word	0x08008b4d
 8008b88:	08008b4d 	.word	0x08008b4d
 8008b8c:	08008b4d 	.word	0x08008b4d
 8008b90:	08008cd7 	.word	0x08008cd7
 8008b94:	08008bfd 	.word	0x08008bfd
 8008b98:	08008c91 	.word	0x08008c91
 8008b9c:	08008b4d 	.word	0x08008b4d
 8008ba0:	08008b4d 	.word	0x08008b4d
 8008ba4:	08008cf9 	.word	0x08008cf9
 8008ba8:	08008b4d 	.word	0x08008b4d
 8008bac:	08008bfd 	.word	0x08008bfd
 8008bb0:	08008b4d 	.word	0x08008b4d
 8008bb4:	08008b4d 	.word	0x08008b4d
 8008bb8:	08008c99 	.word	0x08008c99
 8008bbc:	682b      	ldr	r3, [r5, #0]
 8008bbe:	1d1a      	adds	r2, r3, #4
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	602a      	str	r2, [r5, #0]
 8008bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e0a0      	b.n	8008d12 <_printf_i+0x1ee>
 8008bd0:	6820      	ldr	r0, [r4, #0]
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	0607      	lsls	r7, r0, #24
 8008bd6:	f103 0104 	add.w	r1, r3, #4
 8008bda:	6029      	str	r1, [r5, #0]
 8008bdc:	d501      	bpl.n	8008be2 <_printf_i+0xbe>
 8008bde:	681e      	ldr	r6, [r3, #0]
 8008be0:	e003      	b.n	8008bea <_printf_i+0xc6>
 8008be2:	0646      	lsls	r6, r0, #25
 8008be4:	d5fb      	bpl.n	8008bde <_printf_i+0xba>
 8008be6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	da03      	bge.n	8008bf6 <_printf_i+0xd2>
 8008bee:	232d      	movs	r3, #45	; 0x2d
 8008bf0:	4276      	negs	r6, r6
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bf6:	230a      	movs	r3, #10
 8008bf8:	4859      	ldr	r0, [pc, #356]	; (8008d60 <_printf_i+0x23c>)
 8008bfa:	e012      	b.n	8008c22 <_printf_i+0xfe>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	6820      	ldr	r0, [r4, #0]
 8008c00:	1d19      	adds	r1, r3, #4
 8008c02:	6029      	str	r1, [r5, #0]
 8008c04:	0605      	lsls	r5, r0, #24
 8008c06:	d501      	bpl.n	8008c0c <_printf_i+0xe8>
 8008c08:	681e      	ldr	r6, [r3, #0]
 8008c0a:	e002      	b.n	8008c12 <_printf_i+0xee>
 8008c0c:	0641      	lsls	r1, r0, #25
 8008c0e:	d5fb      	bpl.n	8008c08 <_printf_i+0xe4>
 8008c10:	881e      	ldrh	r6, [r3, #0]
 8008c12:	2f6f      	cmp	r7, #111	; 0x6f
 8008c14:	bf0c      	ite	eq
 8008c16:	2308      	moveq	r3, #8
 8008c18:	230a      	movne	r3, #10
 8008c1a:	4851      	ldr	r0, [pc, #324]	; (8008d60 <_printf_i+0x23c>)
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c22:	6865      	ldr	r5, [r4, #4]
 8008c24:	2d00      	cmp	r5, #0
 8008c26:	bfa8      	it	ge
 8008c28:	6821      	ldrge	r1, [r4, #0]
 8008c2a:	60a5      	str	r5, [r4, #8]
 8008c2c:	bfa4      	itt	ge
 8008c2e:	f021 0104 	bicge.w	r1, r1, #4
 8008c32:	6021      	strge	r1, [r4, #0]
 8008c34:	b90e      	cbnz	r6, 8008c3a <_printf_i+0x116>
 8008c36:	2d00      	cmp	r5, #0
 8008c38:	d04b      	beq.n	8008cd2 <_printf_i+0x1ae>
 8008c3a:	4615      	mov	r5, r2
 8008c3c:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c40:	fb03 6711 	mls	r7, r3, r1, r6
 8008c44:	5dc7      	ldrb	r7, [r0, r7]
 8008c46:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c4a:	4637      	mov	r7, r6
 8008c4c:	42bb      	cmp	r3, r7
 8008c4e:	460e      	mov	r6, r1
 8008c50:	d9f4      	bls.n	8008c3c <_printf_i+0x118>
 8008c52:	2b08      	cmp	r3, #8
 8008c54:	d10b      	bne.n	8008c6e <_printf_i+0x14a>
 8008c56:	6823      	ldr	r3, [r4, #0]
 8008c58:	07de      	lsls	r6, r3, #31
 8008c5a:	d508      	bpl.n	8008c6e <_printf_i+0x14a>
 8008c5c:	6923      	ldr	r3, [r4, #16]
 8008c5e:	6861      	ldr	r1, [r4, #4]
 8008c60:	4299      	cmp	r1, r3
 8008c62:	bfde      	ittt	le
 8008c64:	2330      	movle	r3, #48	; 0x30
 8008c66:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c6e:	1b52      	subs	r2, r2, r5
 8008c70:	6122      	str	r2, [r4, #16]
 8008c72:	464b      	mov	r3, r9
 8008c74:	4621      	mov	r1, r4
 8008c76:	4640      	mov	r0, r8
 8008c78:	f8cd a000 	str.w	sl, [sp]
 8008c7c:	aa03      	add	r2, sp, #12
 8008c7e:	f7ff fedf 	bl	8008a40 <_printf_common>
 8008c82:	3001      	adds	r0, #1
 8008c84:	d14a      	bne.n	8008d1c <_printf_i+0x1f8>
 8008c86:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8a:	b004      	add	sp, #16
 8008c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	f043 0320 	orr.w	r3, r3, #32
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	2778      	movs	r7, #120	; 0x78
 8008c9a:	4832      	ldr	r0, [pc, #200]	; (8008d64 <_printf_i+0x240>)
 8008c9c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008ca0:	6823      	ldr	r3, [r4, #0]
 8008ca2:	6829      	ldr	r1, [r5, #0]
 8008ca4:	061f      	lsls	r7, r3, #24
 8008ca6:	f851 6b04 	ldr.w	r6, [r1], #4
 8008caa:	d402      	bmi.n	8008cb2 <_printf_i+0x18e>
 8008cac:	065f      	lsls	r7, r3, #25
 8008cae:	bf48      	it	mi
 8008cb0:	b2b6      	uxthmi	r6, r6
 8008cb2:	07df      	lsls	r7, r3, #31
 8008cb4:	bf48      	it	mi
 8008cb6:	f043 0320 	orrmi.w	r3, r3, #32
 8008cba:	6029      	str	r1, [r5, #0]
 8008cbc:	bf48      	it	mi
 8008cbe:	6023      	strmi	r3, [r4, #0]
 8008cc0:	b91e      	cbnz	r6, 8008cca <_printf_i+0x1a6>
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	f023 0320 	bic.w	r3, r3, #32
 8008cc8:	6023      	str	r3, [r4, #0]
 8008cca:	2310      	movs	r3, #16
 8008ccc:	e7a6      	b.n	8008c1c <_printf_i+0xf8>
 8008cce:	4824      	ldr	r0, [pc, #144]	; (8008d60 <_printf_i+0x23c>)
 8008cd0:	e7e4      	b.n	8008c9c <_printf_i+0x178>
 8008cd2:	4615      	mov	r5, r2
 8008cd4:	e7bd      	b.n	8008c52 <_printf_i+0x12e>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	6826      	ldr	r6, [r4, #0]
 8008cda:	1d18      	adds	r0, r3, #4
 8008cdc:	6961      	ldr	r1, [r4, #20]
 8008cde:	6028      	str	r0, [r5, #0]
 8008ce0:	0635      	lsls	r5, r6, #24
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	d501      	bpl.n	8008cea <_printf_i+0x1c6>
 8008ce6:	6019      	str	r1, [r3, #0]
 8008ce8:	e002      	b.n	8008cf0 <_printf_i+0x1cc>
 8008cea:	0670      	lsls	r0, r6, #25
 8008cec:	d5fb      	bpl.n	8008ce6 <_printf_i+0x1c2>
 8008cee:	8019      	strh	r1, [r3, #0]
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4615      	mov	r5, r2
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	e7bc      	b.n	8008c72 <_printf_i+0x14e>
 8008cf8:	682b      	ldr	r3, [r5, #0]
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	1d1a      	adds	r2, r3, #4
 8008cfe:	602a      	str	r2, [r5, #0]
 8008d00:	681d      	ldr	r5, [r3, #0]
 8008d02:	6862      	ldr	r2, [r4, #4]
 8008d04:	4628      	mov	r0, r5
 8008d06:	f000 fac4 	bl	8009292 <memchr>
 8008d0a:	b108      	cbz	r0, 8008d10 <_printf_i+0x1ec>
 8008d0c:	1b40      	subs	r0, r0, r5
 8008d0e:	6060      	str	r0, [r4, #4]
 8008d10:	6863      	ldr	r3, [r4, #4]
 8008d12:	6123      	str	r3, [r4, #16]
 8008d14:	2300      	movs	r3, #0
 8008d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d1a:	e7aa      	b.n	8008c72 <_printf_i+0x14e>
 8008d1c:	462a      	mov	r2, r5
 8008d1e:	4649      	mov	r1, r9
 8008d20:	4640      	mov	r0, r8
 8008d22:	6923      	ldr	r3, [r4, #16]
 8008d24:	47d0      	blx	sl
 8008d26:	3001      	adds	r0, #1
 8008d28:	d0ad      	beq.n	8008c86 <_printf_i+0x162>
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	079b      	lsls	r3, r3, #30
 8008d2e:	d413      	bmi.n	8008d58 <_printf_i+0x234>
 8008d30:	68e0      	ldr	r0, [r4, #12]
 8008d32:	9b03      	ldr	r3, [sp, #12]
 8008d34:	4298      	cmp	r0, r3
 8008d36:	bfb8      	it	lt
 8008d38:	4618      	movlt	r0, r3
 8008d3a:	e7a6      	b.n	8008c8a <_printf_i+0x166>
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4632      	mov	r2, r6
 8008d40:	4649      	mov	r1, r9
 8008d42:	4640      	mov	r0, r8
 8008d44:	47d0      	blx	sl
 8008d46:	3001      	adds	r0, #1
 8008d48:	d09d      	beq.n	8008c86 <_printf_i+0x162>
 8008d4a:	3501      	adds	r5, #1
 8008d4c:	68e3      	ldr	r3, [r4, #12]
 8008d4e:	9903      	ldr	r1, [sp, #12]
 8008d50:	1a5b      	subs	r3, r3, r1
 8008d52:	42ab      	cmp	r3, r5
 8008d54:	dcf2      	bgt.n	8008d3c <_printf_i+0x218>
 8008d56:	e7eb      	b.n	8008d30 <_printf_i+0x20c>
 8008d58:	2500      	movs	r5, #0
 8008d5a:	f104 0619 	add.w	r6, r4, #25
 8008d5e:	e7f5      	b.n	8008d4c <_printf_i+0x228>
 8008d60:	0800b448 	.word	0x0800b448
 8008d64:	0800b459 	.word	0x0800b459

08008d68 <std>:
 8008d68:	2300      	movs	r3, #0
 8008d6a:	b510      	push	{r4, lr}
 8008d6c:	4604      	mov	r4, r0
 8008d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8008d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d76:	6083      	str	r3, [r0, #8]
 8008d78:	8181      	strh	r1, [r0, #12]
 8008d7a:	6643      	str	r3, [r0, #100]	; 0x64
 8008d7c:	81c2      	strh	r2, [r0, #14]
 8008d7e:	6183      	str	r3, [r0, #24]
 8008d80:	4619      	mov	r1, r3
 8008d82:	2208      	movs	r2, #8
 8008d84:	305c      	adds	r0, #92	; 0x5c
 8008d86:	f000 fa05 	bl	8009194 <memset>
 8008d8a:	4b0d      	ldr	r3, [pc, #52]	; (8008dc0 <std+0x58>)
 8008d8c:	6224      	str	r4, [r4, #32]
 8008d8e:	6263      	str	r3, [r4, #36]	; 0x24
 8008d90:	4b0c      	ldr	r3, [pc, #48]	; (8008dc4 <std+0x5c>)
 8008d92:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d94:	4b0c      	ldr	r3, [pc, #48]	; (8008dc8 <std+0x60>)
 8008d96:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d98:	4b0c      	ldr	r3, [pc, #48]	; (8008dcc <std+0x64>)
 8008d9a:	6323      	str	r3, [r4, #48]	; 0x30
 8008d9c:	4b0c      	ldr	r3, [pc, #48]	; (8008dd0 <std+0x68>)
 8008d9e:	429c      	cmp	r4, r3
 8008da0:	d006      	beq.n	8008db0 <std+0x48>
 8008da2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008da6:	4294      	cmp	r4, r2
 8008da8:	d002      	beq.n	8008db0 <std+0x48>
 8008daa:	33d0      	adds	r3, #208	; 0xd0
 8008dac:	429c      	cmp	r4, r3
 8008dae:	d105      	bne.n	8008dbc <std+0x54>
 8008db0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008db8:	f000 ba68 	b.w	800928c <__retarget_lock_init_recursive>
 8008dbc:	bd10      	pop	{r4, pc}
 8008dbe:	bf00      	nop
 8008dc0:	08008fe5 	.word	0x08008fe5
 8008dc4:	08009007 	.word	0x08009007
 8008dc8:	0800903f 	.word	0x0800903f
 8008dcc:	08009063 	.word	0x08009063
 8008dd0:	20001cf8 	.word	0x20001cf8

08008dd4 <stdio_exit_handler>:
 8008dd4:	4a02      	ldr	r2, [pc, #8]	; (8008de0 <stdio_exit_handler+0xc>)
 8008dd6:	4903      	ldr	r1, [pc, #12]	; (8008de4 <stdio_exit_handler+0x10>)
 8008dd8:	4803      	ldr	r0, [pc, #12]	; (8008de8 <stdio_exit_handler+0x14>)
 8008dda:	f000 b869 	b.w	8008eb0 <_fwalk_sglue>
 8008dde:	bf00      	nop
 8008de0:	20000020 	.word	0x20000020
 8008de4:	0800ac45 	.word	0x0800ac45
 8008de8:	2000002c 	.word	0x2000002c

08008dec <cleanup_stdio>:
 8008dec:	6841      	ldr	r1, [r0, #4]
 8008dee:	4b0c      	ldr	r3, [pc, #48]	; (8008e20 <cleanup_stdio+0x34>)
 8008df0:	b510      	push	{r4, lr}
 8008df2:	4299      	cmp	r1, r3
 8008df4:	4604      	mov	r4, r0
 8008df6:	d001      	beq.n	8008dfc <cleanup_stdio+0x10>
 8008df8:	f001 ff24 	bl	800ac44 <_fflush_r>
 8008dfc:	68a1      	ldr	r1, [r4, #8]
 8008dfe:	4b09      	ldr	r3, [pc, #36]	; (8008e24 <cleanup_stdio+0x38>)
 8008e00:	4299      	cmp	r1, r3
 8008e02:	d002      	beq.n	8008e0a <cleanup_stdio+0x1e>
 8008e04:	4620      	mov	r0, r4
 8008e06:	f001 ff1d 	bl	800ac44 <_fflush_r>
 8008e0a:	68e1      	ldr	r1, [r4, #12]
 8008e0c:	4b06      	ldr	r3, [pc, #24]	; (8008e28 <cleanup_stdio+0x3c>)
 8008e0e:	4299      	cmp	r1, r3
 8008e10:	d004      	beq.n	8008e1c <cleanup_stdio+0x30>
 8008e12:	4620      	mov	r0, r4
 8008e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e18:	f001 bf14 	b.w	800ac44 <_fflush_r>
 8008e1c:	bd10      	pop	{r4, pc}
 8008e1e:	bf00      	nop
 8008e20:	20001cf8 	.word	0x20001cf8
 8008e24:	20001d60 	.word	0x20001d60
 8008e28:	20001dc8 	.word	0x20001dc8

08008e2c <global_stdio_init.part.0>:
 8008e2c:	b510      	push	{r4, lr}
 8008e2e:	4b0b      	ldr	r3, [pc, #44]	; (8008e5c <global_stdio_init.part.0+0x30>)
 8008e30:	4c0b      	ldr	r4, [pc, #44]	; (8008e60 <global_stdio_init.part.0+0x34>)
 8008e32:	4a0c      	ldr	r2, [pc, #48]	; (8008e64 <global_stdio_init.part.0+0x38>)
 8008e34:	4620      	mov	r0, r4
 8008e36:	601a      	str	r2, [r3, #0]
 8008e38:	2104      	movs	r1, #4
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f7ff ff94 	bl	8008d68 <std>
 8008e40:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008e44:	2201      	movs	r2, #1
 8008e46:	2109      	movs	r1, #9
 8008e48:	f7ff ff8e 	bl	8008d68 <std>
 8008e4c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008e50:	2202      	movs	r2, #2
 8008e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e56:	2112      	movs	r1, #18
 8008e58:	f7ff bf86 	b.w	8008d68 <std>
 8008e5c:	20001e30 	.word	0x20001e30
 8008e60:	20001cf8 	.word	0x20001cf8
 8008e64:	08008dd5 	.word	0x08008dd5

08008e68 <__sfp_lock_acquire>:
 8008e68:	4801      	ldr	r0, [pc, #4]	; (8008e70 <__sfp_lock_acquire+0x8>)
 8008e6a:	f000 ba10 	b.w	800928e <__retarget_lock_acquire_recursive>
 8008e6e:	bf00      	nop
 8008e70:	20001e39 	.word	0x20001e39

08008e74 <__sfp_lock_release>:
 8008e74:	4801      	ldr	r0, [pc, #4]	; (8008e7c <__sfp_lock_release+0x8>)
 8008e76:	f000 ba0b 	b.w	8009290 <__retarget_lock_release_recursive>
 8008e7a:	bf00      	nop
 8008e7c:	20001e39 	.word	0x20001e39

08008e80 <__sinit>:
 8008e80:	b510      	push	{r4, lr}
 8008e82:	4604      	mov	r4, r0
 8008e84:	f7ff fff0 	bl	8008e68 <__sfp_lock_acquire>
 8008e88:	6a23      	ldr	r3, [r4, #32]
 8008e8a:	b11b      	cbz	r3, 8008e94 <__sinit+0x14>
 8008e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e90:	f7ff bff0 	b.w	8008e74 <__sfp_lock_release>
 8008e94:	4b04      	ldr	r3, [pc, #16]	; (8008ea8 <__sinit+0x28>)
 8008e96:	6223      	str	r3, [r4, #32]
 8008e98:	4b04      	ldr	r3, [pc, #16]	; (8008eac <__sinit+0x2c>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d1f5      	bne.n	8008e8c <__sinit+0xc>
 8008ea0:	f7ff ffc4 	bl	8008e2c <global_stdio_init.part.0>
 8008ea4:	e7f2      	b.n	8008e8c <__sinit+0xc>
 8008ea6:	bf00      	nop
 8008ea8:	08008ded 	.word	0x08008ded
 8008eac:	20001e30 	.word	0x20001e30

08008eb0 <_fwalk_sglue>:
 8008eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008eb4:	4607      	mov	r7, r0
 8008eb6:	4688      	mov	r8, r1
 8008eb8:	4614      	mov	r4, r2
 8008eba:	2600      	movs	r6, #0
 8008ebc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ec0:	f1b9 0901 	subs.w	r9, r9, #1
 8008ec4:	d505      	bpl.n	8008ed2 <_fwalk_sglue+0x22>
 8008ec6:	6824      	ldr	r4, [r4, #0]
 8008ec8:	2c00      	cmp	r4, #0
 8008eca:	d1f7      	bne.n	8008ebc <_fwalk_sglue+0xc>
 8008ecc:	4630      	mov	r0, r6
 8008ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ed2:	89ab      	ldrh	r3, [r5, #12]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d907      	bls.n	8008ee8 <_fwalk_sglue+0x38>
 8008ed8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008edc:	3301      	adds	r3, #1
 8008ede:	d003      	beq.n	8008ee8 <_fwalk_sglue+0x38>
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	47c0      	blx	r8
 8008ee6:	4306      	orrs	r6, r0
 8008ee8:	3568      	adds	r5, #104	; 0x68
 8008eea:	e7e9      	b.n	8008ec0 <_fwalk_sglue+0x10>

08008eec <_puts_r>:
 8008eec:	6a03      	ldr	r3, [r0, #32]
 8008eee:	b570      	push	{r4, r5, r6, lr}
 8008ef0:	4605      	mov	r5, r0
 8008ef2:	460e      	mov	r6, r1
 8008ef4:	6884      	ldr	r4, [r0, #8]
 8008ef6:	b90b      	cbnz	r3, 8008efc <_puts_r+0x10>
 8008ef8:	f7ff ffc2 	bl	8008e80 <__sinit>
 8008efc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008efe:	07db      	lsls	r3, r3, #31
 8008f00:	d405      	bmi.n	8008f0e <_puts_r+0x22>
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	0598      	lsls	r0, r3, #22
 8008f06:	d402      	bmi.n	8008f0e <_puts_r+0x22>
 8008f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f0a:	f000 f9c0 	bl	800928e <__retarget_lock_acquire_recursive>
 8008f0e:	89a3      	ldrh	r3, [r4, #12]
 8008f10:	0719      	lsls	r1, r3, #28
 8008f12:	d513      	bpl.n	8008f3c <_puts_r+0x50>
 8008f14:	6923      	ldr	r3, [r4, #16]
 8008f16:	b18b      	cbz	r3, 8008f3c <_puts_r+0x50>
 8008f18:	3e01      	subs	r6, #1
 8008f1a:	68a3      	ldr	r3, [r4, #8]
 8008f1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f20:	3b01      	subs	r3, #1
 8008f22:	60a3      	str	r3, [r4, #8]
 8008f24:	b9e9      	cbnz	r1, 8008f62 <_puts_r+0x76>
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	da2e      	bge.n	8008f88 <_puts_r+0x9c>
 8008f2a:	4622      	mov	r2, r4
 8008f2c:	210a      	movs	r1, #10
 8008f2e:	4628      	mov	r0, r5
 8008f30:	f000 f89b 	bl	800906a <__swbuf_r>
 8008f34:	3001      	adds	r0, #1
 8008f36:	d007      	beq.n	8008f48 <_puts_r+0x5c>
 8008f38:	250a      	movs	r5, #10
 8008f3a:	e007      	b.n	8008f4c <_puts_r+0x60>
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	4628      	mov	r0, r5
 8008f40:	f000 f8d0 	bl	80090e4 <__swsetup_r>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d0e7      	beq.n	8008f18 <_puts_r+0x2c>
 8008f48:	f04f 35ff 	mov.w	r5, #4294967295
 8008f4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f4e:	07da      	lsls	r2, r3, #31
 8008f50:	d405      	bmi.n	8008f5e <_puts_r+0x72>
 8008f52:	89a3      	ldrh	r3, [r4, #12]
 8008f54:	059b      	lsls	r3, r3, #22
 8008f56:	d402      	bmi.n	8008f5e <_puts_r+0x72>
 8008f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f5a:	f000 f999 	bl	8009290 <__retarget_lock_release_recursive>
 8008f5e:	4628      	mov	r0, r5
 8008f60:	bd70      	pop	{r4, r5, r6, pc}
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	da04      	bge.n	8008f70 <_puts_r+0x84>
 8008f66:	69a2      	ldr	r2, [r4, #24]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	dc06      	bgt.n	8008f7a <_puts_r+0x8e>
 8008f6c:	290a      	cmp	r1, #10
 8008f6e:	d004      	beq.n	8008f7a <_puts_r+0x8e>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	1c5a      	adds	r2, r3, #1
 8008f74:	6022      	str	r2, [r4, #0]
 8008f76:	7019      	strb	r1, [r3, #0]
 8008f78:	e7cf      	b.n	8008f1a <_puts_r+0x2e>
 8008f7a:	4622      	mov	r2, r4
 8008f7c:	4628      	mov	r0, r5
 8008f7e:	f000 f874 	bl	800906a <__swbuf_r>
 8008f82:	3001      	adds	r0, #1
 8008f84:	d1c9      	bne.n	8008f1a <_puts_r+0x2e>
 8008f86:	e7df      	b.n	8008f48 <_puts_r+0x5c>
 8008f88:	250a      	movs	r5, #10
 8008f8a:	6823      	ldr	r3, [r4, #0]
 8008f8c:	1c5a      	adds	r2, r3, #1
 8008f8e:	6022      	str	r2, [r4, #0]
 8008f90:	701d      	strb	r5, [r3, #0]
 8008f92:	e7db      	b.n	8008f4c <_puts_r+0x60>

08008f94 <puts>:
 8008f94:	4b02      	ldr	r3, [pc, #8]	; (8008fa0 <puts+0xc>)
 8008f96:	4601      	mov	r1, r0
 8008f98:	6818      	ldr	r0, [r3, #0]
 8008f9a:	f7ff bfa7 	b.w	8008eec <_puts_r>
 8008f9e:	bf00      	nop
 8008fa0:	20000078 	.word	0x20000078

08008fa4 <siprintf>:
 8008fa4:	b40e      	push	{r1, r2, r3}
 8008fa6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008faa:	b500      	push	{lr}
 8008fac:	b09c      	sub	sp, #112	; 0x70
 8008fae:	ab1d      	add	r3, sp, #116	; 0x74
 8008fb0:	9002      	str	r0, [sp, #8]
 8008fb2:	9006      	str	r0, [sp, #24]
 8008fb4:	9107      	str	r1, [sp, #28]
 8008fb6:	9104      	str	r1, [sp, #16]
 8008fb8:	4808      	ldr	r0, [pc, #32]	; (8008fdc <siprintf+0x38>)
 8008fba:	4909      	ldr	r1, [pc, #36]	; (8008fe0 <siprintf+0x3c>)
 8008fbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fc0:	9105      	str	r1, [sp, #20]
 8008fc2:	6800      	ldr	r0, [r0, #0]
 8008fc4:	a902      	add	r1, sp, #8
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	f001 fcbc 	bl	800a944 <_svfiprintf_r>
 8008fcc:	2200      	movs	r2, #0
 8008fce:	9b02      	ldr	r3, [sp, #8]
 8008fd0:	701a      	strb	r2, [r3, #0]
 8008fd2:	b01c      	add	sp, #112	; 0x70
 8008fd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fd8:	b003      	add	sp, #12
 8008fda:	4770      	bx	lr
 8008fdc:	20000078 	.word	0x20000078
 8008fe0:	ffff0208 	.word	0xffff0208

08008fe4 <__sread>:
 8008fe4:	b510      	push	{r4, lr}
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fec:	f000 f900 	bl	80091f0 <_read_r>
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	bfab      	itete	ge
 8008ff4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ff8:	181b      	addge	r3, r3, r0
 8008ffa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ffe:	bfac      	ite	ge
 8009000:	6563      	strge	r3, [r4, #84]	; 0x54
 8009002:	81a3      	strhlt	r3, [r4, #12]
 8009004:	bd10      	pop	{r4, pc}

08009006 <__swrite>:
 8009006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800900a:	461f      	mov	r7, r3
 800900c:	898b      	ldrh	r3, [r1, #12]
 800900e:	4605      	mov	r5, r0
 8009010:	05db      	lsls	r3, r3, #23
 8009012:	460c      	mov	r4, r1
 8009014:	4616      	mov	r6, r2
 8009016:	d505      	bpl.n	8009024 <__swrite+0x1e>
 8009018:	2302      	movs	r3, #2
 800901a:	2200      	movs	r2, #0
 800901c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009020:	f000 f8d4 	bl	80091cc <_lseek_r>
 8009024:	89a3      	ldrh	r3, [r4, #12]
 8009026:	4632      	mov	r2, r6
 8009028:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800902c:	81a3      	strh	r3, [r4, #12]
 800902e:	4628      	mov	r0, r5
 8009030:	463b      	mov	r3, r7
 8009032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800903a:	f000 b8eb 	b.w	8009214 <_write_r>

0800903e <__sseek>:
 800903e:	b510      	push	{r4, lr}
 8009040:	460c      	mov	r4, r1
 8009042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009046:	f000 f8c1 	bl	80091cc <_lseek_r>
 800904a:	1c43      	adds	r3, r0, #1
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	bf15      	itete	ne
 8009050:	6560      	strne	r0, [r4, #84]	; 0x54
 8009052:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009056:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800905a:	81a3      	strheq	r3, [r4, #12]
 800905c:	bf18      	it	ne
 800905e:	81a3      	strhne	r3, [r4, #12]
 8009060:	bd10      	pop	{r4, pc}

08009062 <__sclose>:
 8009062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009066:	f000 b8a1 	b.w	80091ac <_close_r>

0800906a <__swbuf_r>:
 800906a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906c:	460e      	mov	r6, r1
 800906e:	4614      	mov	r4, r2
 8009070:	4605      	mov	r5, r0
 8009072:	b118      	cbz	r0, 800907c <__swbuf_r+0x12>
 8009074:	6a03      	ldr	r3, [r0, #32]
 8009076:	b90b      	cbnz	r3, 800907c <__swbuf_r+0x12>
 8009078:	f7ff ff02 	bl	8008e80 <__sinit>
 800907c:	69a3      	ldr	r3, [r4, #24]
 800907e:	60a3      	str	r3, [r4, #8]
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	071a      	lsls	r2, r3, #28
 8009084:	d525      	bpl.n	80090d2 <__swbuf_r+0x68>
 8009086:	6923      	ldr	r3, [r4, #16]
 8009088:	b31b      	cbz	r3, 80090d2 <__swbuf_r+0x68>
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	6922      	ldr	r2, [r4, #16]
 800908e:	b2f6      	uxtb	r6, r6
 8009090:	1a98      	subs	r0, r3, r2
 8009092:	6963      	ldr	r3, [r4, #20]
 8009094:	4637      	mov	r7, r6
 8009096:	4283      	cmp	r3, r0
 8009098:	dc04      	bgt.n	80090a4 <__swbuf_r+0x3a>
 800909a:	4621      	mov	r1, r4
 800909c:	4628      	mov	r0, r5
 800909e:	f001 fdd1 	bl	800ac44 <_fflush_r>
 80090a2:	b9e0      	cbnz	r0, 80090de <__swbuf_r+0x74>
 80090a4:	68a3      	ldr	r3, [r4, #8]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	60a3      	str	r3, [r4, #8]
 80090aa:	6823      	ldr	r3, [r4, #0]
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	6022      	str	r2, [r4, #0]
 80090b0:	701e      	strb	r6, [r3, #0]
 80090b2:	6962      	ldr	r2, [r4, #20]
 80090b4:	1c43      	adds	r3, r0, #1
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d004      	beq.n	80090c4 <__swbuf_r+0x5a>
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	07db      	lsls	r3, r3, #31
 80090be:	d506      	bpl.n	80090ce <__swbuf_r+0x64>
 80090c0:	2e0a      	cmp	r6, #10
 80090c2:	d104      	bne.n	80090ce <__swbuf_r+0x64>
 80090c4:	4621      	mov	r1, r4
 80090c6:	4628      	mov	r0, r5
 80090c8:	f001 fdbc 	bl	800ac44 <_fflush_r>
 80090cc:	b938      	cbnz	r0, 80090de <__swbuf_r+0x74>
 80090ce:	4638      	mov	r0, r7
 80090d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d2:	4621      	mov	r1, r4
 80090d4:	4628      	mov	r0, r5
 80090d6:	f000 f805 	bl	80090e4 <__swsetup_r>
 80090da:	2800      	cmp	r0, #0
 80090dc:	d0d5      	beq.n	800908a <__swbuf_r+0x20>
 80090de:	f04f 37ff 	mov.w	r7, #4294967295
 80090e2:	e7f4      	b.n	80090ce <__swbuf_r+0x64>

080090e4 <__swsetup_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	4b2a      	ldr	r3, [pc, #168]	; (8009190 <__swsetup_r+0xac>)
 80090e8:	4605      	mov	r5, r0
 80090ea:	6818      	ldr	r0, [r3, #0]
 80090ec:	460c      	mov	r4, r1
 80090ee:	b118      	cbz	r0, 80090f8 <__swsetup_r+0x14>
 80090f0:	6a03      	ldr	r3, [r0, #32]
 80090f2:	b90b      	cbnz	r3, 80090f8 <__swsetup_r+0x14>
 80090f4:	f7ff fec4 	bl	8008e80 <__sinit>
 80090f8:	89a3      	ldrh	r3, [r4, #12]
 80090fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090fe:	0718      	lsls	r0, r3, #28
 8009100:	d422      	bmi.n	8009148 <__swsetup_r+0x64>
 8009102:	06d9      	lsls	r1, r3, #27
 8009104:	d407      	bmi.n	8009116 <__swsetup_r+0x32>
 8009106:	2309      	movs	r3, #9
 8009108:	602b      	str	r3, [r5, #0]
 800910a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800910e:	f04f 30ff 	mov.w	r0, #4294967295
 8009112:	81a3      	strh	r3, [r4, #12]
 8009114:	e034      	b.n	8009180 <__swsetup_r+0x9c>
 8009116:	0758      	lsls	r0, r3, #29
 8009118:	d512      	bpl.n	8009140 <__swsetup_r+0x5c>
 800911a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800911c:	b141      	cbz	r1, 8009130 <__swsetup_r+0x4c>
 800911e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009122:	4299      	cmp	r1, r3
 8009124:	d002      	beq.n	800912c <__swsetup_r+0x48>
 8009126:	4628      	mov	r0, r5
 8009128:	f000 ff3e 	bl	8009fa8 <_free_r>
 800912c:	2300      	movs	r3, #0
 800912e:	6363      	str	r3, [r4, #52]	; 0x34
 8009130:	89a3      	ldrh	r3, [r4, #12]
 8009132:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009136:	81a3      	strh	r3, [r4, #12]
 8009138:	2300      	movs	r3, #0
 800913a:	6063      	str	r3, [r4, #4]
 800913c:	6923      	ldr	r3, [r4, #16]
 800913e:	6023      	str	r3, [r4, #0]
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	f043 0308 	orr.w	r3, r3, #8
 8009146:	81a3      	strh	r3, [r4, #12]
 8009148:	6923      	ldr	r3, [r4, #16]
 800914a:	b94b      	cbnz	r3, 8009160 <__swsetup_r+0x7c>
 800914c:	89a3      	ldrh	r3, [r4, #12]
 800914e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009156:	d003      	beq.n	8009160 <__swsetup_r+0x7c>
 8009158:	4621      	mov	r1, r4
 800915a:	4628      	mov	r0, r5
 800915c:	f001 fdbf 	bl	800acde <__smakebuf_r>
 8009160:	89a0      	ldrh	r0, [r4, #12]
 8009162:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009166:	f010 0301 	ands.w	r3, r0, #1
 800916a:	d00a      	beq.n	8009182 <__swsetup_r+0x9e>
 800916c:	2300      	movs	r3, #0
 800916e:	60a3      	str	r3, [r4, #8]
 8009170:	6963      	ldr	r3, [r4, #20]
 8009172:	425b      	negs	r3, r3
 8009174:	61a3      	str	r3, [r4, #24]
 8009176:	6923      	ldr	r3, [r4, #16]
 8009178:	b943      	cbnz	r3, 800918c <__swsetup_r+0xa8>
 800917a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800917e:	d1c4      	bne.n	800910a <__swsetup_r+0x26>
 8009180:	bd38      	pop	{r3, r4, r5, pc}
 8009182:	0781      	lsls	r1, r0, #30
 8009184:	bf58      	it	pl
 8009186:	6963      	ldrpl	r3, [r4, #20]
 8009188:	60a3      	str	r3, [r4, #8]
 800918a:	e7f4      	b.n	8009176 <__swsetup_r+0x92>
 800918c:	2000      	movs	r0, #0
 800918e:	e7f7      	b.n	8009180 <__swsetup_r+0x9c>
 8009190:	20000078 	.word	0x20000078

08009194 <memset>:
 8009194:	4603      	mov	r3, r0
 8009196:	4402      	add	r2, r0
 8009198:	4293      	cmp	r3, r2
 800919a:	d100      	bne.n	800919e <memset+0xa>
 800919c:	4770      	bx	lr
 800919e:	f803 1b01 	strb.w	r1, [r3], #1
 80091a2:	e7f9      	b.n	8009198 <memset+0x4>

080091a4 <_localeconv_r>:
 80091a4:	4800      	ldr	r0, [pc, #0]	; (80091a8 <_localeconv_r+0x4>)
 80091a6:	4770      	bx	lr
 80091a8:	2000016c 	.word	0x2000016c

080091ac <_close_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	2300      	movs	r3, #0
 80091b0:	4d05      	ldr	r5, [pc, #20]	; (80091c8 <_close_r+0x1c>)
 80091b2:	4604      	mov	r4, r0
 80091b4:	4608      	mov	r0, r1
 80091b6:	602b      	str	r3, [r5, #0]
 80091b8:	f7f8 fda2 	bl	8001d00 <_close>
 80091bc:	1c43      	adds	r3, r0, #1
 80091be:	d102      	bne.n	80091c6 <_close_r+0x1a>
 80091c0:	682b      	ldr	r3, [r5, #0]
 80091c2:	b103      	cbz	r3, 80091c6 <_close_r+0x1a>
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	bd38      	pop	{r3, r4, r5, pc}
 80091c8:	20001e34 	.word	0x20001e34

080091cc <_lseek_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4604      	mov	r4, r0
 80091d0:	4608      	mov	r0, r1
 80091d2:	4611      	mov	r1, r2
 80091d4:	2200      	movs	r2, #0
 80091d6:	4d05      	ldr	r5, [pc, #20]	; (80091ec <_lseek_r+0x20>)
 80091d8:	602a      	str	r2, [r5, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	f7f8 fdb4 	bl	8001d48 <_lseek>
 80091e0:	1c43      	adds	r3, r0, #1
 80091e2:	d102      	bne.n	80091ea <_lseek_r+0x1e>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b103      	cbz	r3, 80091ea <_lseek_r+0x1e>
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	bd38      	pop	{r3, r4, r5, pc}
 80091ec:	20001e34 	.word	0x20001e34

080091f0 <_read_r>:
 80091f0:	b538      	push	{r3, r4, r5, lr}
 80091f2:	4604      	mov	r4, r0
 80091f4:	4608      	mov	r0, r1
 80091f6:	4611      	mov	r1, r2
 80091f8:	2200      	movs	r2, #0
 80091fa:	4d05      	ldr	r5, [pc, #20]	; (8009210 <_read_r+0x20>)
 80091fc:	602a      	str	r2, [r5, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	f7f8 fd45 	bl	8001c8e <_read>
 8009204:	1c43      	adds	r3, r0, #1
 8009206:	d102      	bne.n	800920e <_read_r+0x1e>
 8009208:	682b      	ldr	r3, [r5, #0]
 800920a:	b103      	cbz	r3, 800920e <_read_r+0x1e>
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	bd38      	pop	{r3, r4, r5, pc}
 8009210:	20001e34 	.word	0x20001e34

08009214 <_write_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4604      	mov	r4, r0
 8009218:	4608      	mov	r0, r1
 800921a:	4611      	mov	r1, r2
 800921c:	2200      	movs	r2, #0
 800921e:	4d05      	ldr	r5, [pc, #20]	; (8009234 <_write_r+0x20>)
 8009220:	602a      	str	r2, [r5, #0]
 8009222:	461a      	mov	r2, r3
 8009224:	f7f8 fd50 	bl	8001cc8 <_write>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	d102      	bne.n	8009232 <_write_r+0x1e>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	b103      	cbz	r3, 8009232 <_write_r+0x1e>
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	bd38      	pop	{r3, r4, r5, pc}
 8009234:	20001e34 	.word	0x20001e34

08009238 <__errno>:
 8009238:	4b01      	ldr	r3, [pc, #4]	; (8009240 <__errno+0x8>)
 800923a:	6818      	ldr	r0, [r3, #0]
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	20000078 	.word	0x20000078

08009244 <__libc_init_array>:
 8009244:	b570      	push	{r4, r5, r6, lr}
 8009246:	2600      	movs	r6, #0
 8009248:	4d0c      	ldr	r5, [pc, #48]	; (800927c <__libc_init_array+0x38>)
 800924a:	4c0d      	ldr	r4, [pc, #52]	; (8009280 <__libc_init_array+0x3c>)
 800924c:	1b64      	subs	r4, r4, r5
 800924e:	10a4      	asrs	r4, r4, #2
 8009250:	42a6      	cmp	r6, r4
 8009252:	d109      	bne.n	8009268 <__libc_init_array+0x24>
 8009254:	f001 fff2 	bl	800b23c <_init>
 8009258:	2600      	movs	r6, #0
 800925a:	4d0a      	ldr	r5, [pc, #40]	; (8009284 <__libc_init_array+0x40>)
 800925c:	4c0a      	ldr	r4, [pc, #40]	; (8009288 <__libc_init_array+0x44>)
 800925e:	1b64      	subs	r4, r4, r5
 8009260:	10a4      	asrs	r4, r4, #2
 8009262:	42a6      	cmp	r6, r4
 8009264:	d105      	bne.n	8009272 <__libc_init_array+0x2e>
 8009266:	bd70      	pop	{r4, r5, r6, pc}
 8009268:	f855 3b04 	ldr.w	r3, [r5], #4
 800926c:	4798      	blx	r3
 800926e:	3601      	adds	r6, #1
 8009270:	e7ee      	b.n	8009250 <__libc_init_array+0xc>
 8009272:	f855 3b04 	ldr.w	r3, [r5], #4
 8009276:	4798      	blx	r3
 8009278:	3601      	adds	r6, #1
 800927a:	e7f2      	b.n	8009262 <__libc_init_array+0x1e>
 800927c:	0800b7a4 	.word	0x0800b7a4
 8009280:	0800b7a4 	.word	0x0800b7a4
 8009284:	0800b7a4 	.word	0x0800b7a4
 8009288:	0800b7a8 	.word	0x0800b7a8

0800928c <__retarget_lock_init_recursive>:
 800928c:	4770      	bx	lr

0800928e <__retarget_lock_acquire_recursive>:
 800928e:	4770      	bx	lr

08009290 <__retarget_lock_release_recursive>:
 8009290:	4770      	bx	lr

08009292 <memchr>:
 8009292:	4603      	mov	r3, r0
 8009294:	b510      	push	{r4, lr}
 8009296:	b2c9      	uxtb	r1, r1
 8009298:	4402      	add	r2, r0
 800929a:	4293      	cmp	r3, r2
 800929c:	4618      	mov	r0, r3
 800929e:	d101      	bne.n	80092a4 <memchr+0x12>
 80092a0:	2000      	movs	r0, #0
 80092a2:	e003      	b.n	80092ac <memchr+0x1a>
 80092a4:	7804      	ldrb	r4, [r0, #0]
 80092a6:	3301      	adds	r3, #1
 80092a8:	428c      	cmp	r4, r1
 80092aa:	d1f6      	bne.n	800929a <memchr+0x8>
 80092ac:	bd10      	pop	{r4, pc}

080092ae <memcpy>:
 80092ae:	440a      	add	r2, r1
 80092b0:	4291      	cmp	r1, r2
 80092b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80092b6:	d100      	bne.n	80092ba <memcpy+0xc>
 80092b8:	4770      	bx	lr
 80092ba:	b510      	push	{r4, lr}
 80092bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092c0:	4291      	cmp	r1, r2
 80092c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092c6:	d1f9      	bne.n	80092bc <memcpy+0xe>
 80092c8:	bd10      	pop	{r4, pc}

080092ca <quorem>:
 80092ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ce:	6903      	ldr	r3, [r0, #16]
 80092d0:	690c      	ldr	r4, [r1, #16]
 80092d2:	4607      	mov	r7, r0
 80092d4:	42a3      	cmp	r3, r4
 80092d6:	db7f      	blt.n	80093d8 <quorem+0x10e>
 80092d8:	3c01      	subs	r4, #1
 80092da:	f100 0514 	add.w	r5, r0, #20
 80092de:	f101 0814 	add.w	r8, r1, #20
 80092e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092e6:	9301      	str	r3, [sp, #4]
 80092e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80092ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092f0:	3301      	adds	r3, #1
 80092f2:	429a      	cmp	r2, r3
 80092f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80092f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80092fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009300:	d331      	bcc.n	8009366 <quorem+0x9c>
 8009302:	f04f 0e00 	mov.w	lr, #0
 8009306:	4640      	mov	r0, r8
 8009308:	46ac      	mov	ip, r5
 800930a:	46f2      	mov	sl, lr
 800930c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009310:	b293      	uxth	r3, r2
 8009312:	fb06 e303 	mla	r3, r6, r3, lr
 8009316:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800931a:	0c1a      	lsrs	r2, r3, #16
 800931c:	b29b      	uxth	r3, r3
 800931e:	fb06 220e 	mla	r2, r6, lr, r2
 8009322:	ebaa 0303 	sub.w	r3, sl, r3
 8009326:	f8dc a000 	ldr.w	sl, [ip]
 800932a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800932e:	fa1f fa8a 	uxth.w	sl, sl
 8009332:	4453      	add	r3, sl
 8009334:	f8dc a000 	ldr.w	sl, [ip]
 8009338:	b292      	uxth	r2, r2
 800933a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800933e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009342:	b29b      	uxth	r3, r3
 8009344:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009348:	4581      	cmp	r9, r0
 800934a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800934e:	f84c 3b04 	str.w	r3, [ip], #4
 8009352:	d2db      	bcs.n	800930c <quorem+0x42>
 8009354:	f855 300b 	ldr.w	r3, [r5, fp]
 8009358:	b92b      	cbnz	r3, 8009366 <quorem+0x9c>
 800935a:	9b01      	ldr	r3, [sp, #4]
 800935c:	3b04      	subs	r3, #4
 800935e:	429d      	cmp	r5, r3
 8009360:	461a      	mov	r2, r3
 8009362:	d32d      	bcc.n	80093c0 <quorem+0xf6>
 8009364:	613c      	str	r4, [r7, #16]
 8009366:	4638      	mov	r0, r7
 8009368:	f001 f994 	bl	800a694 <__mcmp>
 800936c:	2800      	cmp	r0, #0
 800936e:	db23      	blt.n	80093b8 <quorem+0xee>
 8009370:	4629      	mov	r1, r5
 8009372:	2000      	movs	r0, #0
 8009374:	3601      	adds	r6, #1
 8009376:	f858 2b04 	ldr.w	r2, [r8], #4
 800937a:	f8d1 c000 	ldr.w	ip, [r1]
 800937e:	b293      	uxth	r3, r2
 8009380:	1ac3      	subs	r3, r0, r3
 8009382:	0c12      	lsrs	r2, r2, #16
 8009384:	fa1f f08c 	uxth.w	r0, ip
 8009388:	4403      	add	r3, r0
 800938a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800938e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009392:	b29b      	uxth	r3, r3
 8009394:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009398:	45c1      	cmp	r9, r8
 800939a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800939e:	f841 3b04 	str.w	r3, [r1], #4
 80093a2:	d2e8      	bcs.n	8009376 <quorem+0xac>
 80093a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80093a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093ac:	b922      	cbnz	r2, 80093b8 <quorem+0xee>
 80093ae:	3b04      	subs	r3, #4
 80093b0:	429d      	cmp	r5, r3
 80093b2:	461a      	mov	r2, r3
 80093b4:	d30a      	bcc.n	80093cc <quorem+0x102>
 80093b6:	613c      	str	r4, [r7, #16]
 80093b8:	4630      	mov	r0, r6
 80093ba:	b003      	add	sp, #12
 80093bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093c0:	6812      	ldr	r2, [r2, #0]
 80093c2:	3b04      	subs	r3, #4
 80093c4:	2a00      	cmp	r2, #0
 80093c6:	d1cd      	bne.n	8009364 <quorem+0x9a>
 80093c8:	3c01      	subs	r4, #1
 80093ca:	e7c8      	b.n	800935e <quorem+0x94>
 80093cc:	6812      	ldr	r2, [r2, #0]
 80093ce:	3b04      	subs	r3, #4
 80093d0:	2a00      	cmp	r2, #0
 80093d2:	d1f0      	bne.n	80093b6 <quorem+0xec>
 80093d4:	3c01      	subs	r4, #1
 80093d6:	e7eb      	b.n	80093b0 <quorem+0xe6>
 80093d8:	2000      	movs	r0, #0
 80093da:	e7ee      	b.n	80093ba <quorem+0xf0>
 80093dc:	0000      	movs	r0, r0
	...

080093e0 <_dtoa_r>:
 80093e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e4:	4616      	mov	r6, r2
 80093e6:	461f      	mov	r7, r3
 80093e8:	69c4      	ldr	r4, [r0, #28]
 80093ea:	b099      	sub	sp, #100	; 0x64
 80093ec:	4605      	mov	r5, r0
 80093ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80093f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80093f6:	b974      	cbnz	r4, 8009416 <_dtoa_r+0x36>
 80093f8:	2010      	movs	r0, #16
 80093fa:	f000 fe1d 	bl	800a038 <malloc>
 80093fe:	4602      	mov	r2, r0
 8009400:	61e8      	str	r0, [r5, #28]
 8009402:	b920      	cbnz	r0, 800940e <_dtoa_r+0x2e>
 8009404:	21ef      	movs	r1, #239	; 0xef
 8009406:	4bac      	ldr	r3, [pc, #688]	; (80096b8 <_dtoa_r+0x2d8>)
 8009408:	48ac      	ldr	r0, [pc, #688]	; (80096bc <_dtoa_r+0x2dc>)
 800940a:	f001 fcf1 	bl	800adf0 <__assert_func>
 800940e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009412:	6004      	str	r4, [r0, #0]
 8009414:	60c4      	str	r4, [r0, #12]
 8009416:	69eb      	ldr	r3, [r5, #28]
 8009418:	6819      	ldr	r1, [r3, #0]
 800941a:	b151      	cbz	r1, 8009432 <_dtoa_r+0x52>
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	2301      	movs	r3, #1
 8009420:	4093      	lsls	r3, r2
 8009422:	604a      	str	r2, [r1, #4]
 8009424:	608b      	str	r3, [r1, #8]
 8009426:	4628      	mov	r0, r5
 8009428:	f000 fefa 	bl	800a220 <_Bfree>
 800942c:	2200      	movs	r2, #0
 800942e:	69eb      	ldr	r3, [r5, #28]
 8009430:	601a      	str	r2, [r3, #0]
 8009432:	1e3b      	subs	r3, r7, #0
 8009434:	bfaf      	iteee	ge
 8009436:	2300      	movge	r3, #0
 8009438:	2201      	movlt	r2, #1
 800943a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800943e:	9305      	strlt	r3, [sp, #20]
 8009440:	bfa8      	it	ge
 8009442:	f8c8 3000 	strge.w	r3, [r8]
 8009446:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800944a:	4b9d      	ldr	r3, [pc, #628]	; (80096c0 <_dtoa_r+0x2e0>)
 800944c:	bfb8      	it	lt
 800944e:	f8c8 2000 	strlt.w	r2, [r8]
 8009452:	ea33 0309 	bics.w	r3, r3, r9
 8009456:	d119      	bne.n	800948c <_dtoa_r+0xac>
 8009458:	f242 730f 	movw	r3, #9999	; 0x270f
 800945c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009464:	4333      	orrs	r3, r6
 8009466:	f000 8589 	beq.w	8009f7c <_dtoa_r+0xb9c>
 800946a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800946c:	b953      	cbnz	r3, 8009484 <_dtoa_r+0xa4>
 800946e:	4b95      	ldr	r3, [pc, #596]	; (80096c4 <_dtoa_r+0x2e4>)
 8009470:	e023      	b.n	80094ba <_dtoa_r+0xda>
 8009472:	4b95      	ldr	r3, [pc, #596]	; (80096c8 <_dtoa_r+0x2e8>)
 8009474:	9303      	str	r3, [sp, #12]
 8009476:	3308      	adds	r3, #8
 8009478:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800947a:	6013      	str	r3, [r2, #0]
 800947c:	9803      	ldr	r0, [sp, #12]
 800947e:	b019      	add	sp, #100	; 0x64
 8009480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009484:	4b8f      	ldr	r3, [pc, #572]	; (80096c4 <_dtoa_r+0x2e4>)
 8009486:	9303      	str	r3, [sp, #12]
 8009488:	3303      	adds	r3, #3
 800948a:	e7f5      	b.n	8009478 <_dtoa_r+0x98>
 800948c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009490:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009498:	2200      	movs	r2, #0
 800949a:	2300      	movs	r3, #0
 800949c:	f7f7 fa84 	bl	80009a8 <__aeabi_dcmpeq>
 80094a0:	4680      	mov	r8, r0
 80094a2:	b160      	cbz	r0, 80094be <_dtoa_r+0xde>
 80094a4:	2301      	movs	r3, #1
 80094a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80094a8:	6013      	str	r3, [r2, #0]
 80094aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f000 8562 	beq.w	8009f76 <_dtoa_r+0xb96>
 80094b2:	4b86      	ldr	r3, [pc, #536]	; (80096cc <_dtoa_r+0x2ec>)
 80094b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80094b6:	6013      	str	r3, [r2, #0]
 80094b8:	3b01      	subs	r3, #1
 80094ba:	9303      	str	r3, [sp, #12]
 80094bc:	e7de      	b.n	800947c <_dtoa_r+0x9c>
 80094be:	ab16      	add	r3, sp, #88	; 0x58
 80094c0:	9301      	str	r3, [sp, #4]
 80094c2:	ab17      	add	r3, sp, #92	; 0x5c
 80094c4:	9300      	str	r3, [sp, #0]
 80094c6:	4628      	mov	r0, r5
 80094c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80094cc:	f001 f98a 	bl	800a7e4 <__d2b>
 80094d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80094d4:	4682      	mov	sl, r0
 80094d6:	2c00      	cmp	r4, #0
 80094d8:	d07e      	beq.n	80095d8 <_dtoa_r+0x1f8>
 80094da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80094de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094e0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80094e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094e8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80094ec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80094f0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80094f4:	4619      	mov	r1, r3
 80094f6:	2200      	movs	r2, #0
 80094f8:	4b75      	ldr	r3, [pc, #468]	; (80096d0 <_dtoa_r+0x2f0>)
 80094fa:	f7f6 fe35 	bl	8000168 <__aeabi_dsub>
 80094fe:	a368      	add	r3, pc, #416	; (adr r3, 80096a0 <_dtoa_r+0x2c0>)
 8009500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009504:	f7f6 ffe8 	bl	80004d8 <__aeabi_dmul>
 8009508:	a367      	add	r3, pc, #412	; (adr r3, 80096a8 <_dtoa_r+0x2c8>)
 800950a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950e:	f7f6 fe2d 	bl	800016c <__adddf3>
 8009512:	4606      	mov	r6, r0
 8009514:	4620      	mov	r0, r4
 8009516:	460f      	mov	r7, r1
 8009518:	f7f6 ff74 	bl	8000404 <__aeabi_i2d>
 800951c:	a364      	add	r3, pc, #400	; (adr r3, 80096b0 <_dtoa_r+0x2d0>)
 800951e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009522:	f7f6 ffd9 	bl	80004d8 <__aeabi_dmul>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4630      	mov	r0, r6
 800952c:	4639      	mov	r1, r7
 800952e:	f7f6 fe1d 	bl	800016c <__adddf3>
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	f7f7 fa7f 	bl	8000a38 <__aeabi_d2iz>
 800953a:	2200      	movs	r2, #0
 800953c:	4683      	mov	fp, r0
 800953e:	2300      	movs	r3, #0
 8009540:	4630      	mov	r0, r6
 8009542:	4639      	mov	r1, r7
 8009544:	f7f7 fa3a 	bl	80009bc <__aeabi_dcmplt>
 8009548:	b148      	cbz	r0, 800955e <_dtoa_r+0x17e>
 800954a:	4658      	mov	r0, fp
 800954c:	f7f6 ff5a 	bl	8000404 <__aeabi_i2d>
 8009550:	4632      	mov	r2, r6
 8009552:	463b      	mov	r3, r7
 8009554:	f7f7 fa28 	bl	80009a8 <__aeabi_dcmpeq>
 8009558:	b908      	cbnz	r0, 800955e <_dtoa_r+0x17e>
 800955a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800955e:	f1bb 0f16 	cmp.w	fp, #22
 8009562:	d857      	bhi.n	8009614 <_dtoa_r+0x234>
 8009564:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009568:	4b5a      	ldr	r3, [pc, #360]	; (80096d4 <_dtoa_r+0x2f4>)
 800956a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800956e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009572:	f7f7 fa23 	bl	80009bc <__aeabi_dcmplt>
 8009576:	2800      	cmp	r0, #0
 8009578:	d04e      	beq.n	8009618 <_dtoa_r+0x238>
 800957a:	2300      	movs	r3, #0
 800957c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009580:	930f      	str	r3, [sp, #60]	; 0x3c
 8009582:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009584:	1b1b      	subs	r3, r3, r4
 8009586:	1e5a      	subs	r2, r3, #1
 8009588:	bf46      	itte	mi
 800958a:	f1c3 0901 	rsbmi	r9, r3, #1
 800958e:	2300      	movmi	r3, #0
 8009590:	f04f 0900 	movpl.w	r9, #0
 8009594:	9209      	str	r2, [sp, #36]	; 0x24
 8009596:	bf48      	it	mi
 8009598:	9309      	strmi	r3, [sp, #36]	; 0x24
 800959a:	f1bb 0f00 	cmp.w	fp, #0
 800959e:	db3d      	blt.n	800961c <_dtoa_r+0x23c>
 80095a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80095a6:	445b      	add	r3, fp
 80095a8:	9309      	str	r3, [sp, #36]	; 0x24
 80095aa:	2300      	movs	r3, #0
 80095ac:	930a      	str	r3, [sp, #40]	; 0x28
 80095ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095b0:	2b09      	cmp	r3, #9
 80095b2:	d867      	bhi.n	8009684 <_dtoa_r+0x2a4>
 80095b4:	2b05      	cmp	r3, #5
 80095b6:	bfc4      	itt	gt
 80095b8:	3b04      	subgt	r3, #4
 80095ba:	9322      	strgt	r3, [sp, #136]	; 0x88
 80095bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095be:	bfc8      	it	gt
 80095c0:	2400      	movgt	r4, #0
 80095c2:	f1a3 0302 	sub.w	r3, r3, #2
 80095c6:	bfd8      	it	le
 80095c8:	2401      	movle	r4, #1
 80095ca:	2b03      	cmp	r3, #3
 80095cc:	f200 8086 	bhi.w	80096dc <_dtoa_r+0x2fc>
 80095d0:	e8df f003 	tbb	[pc, r3]
 80095d4:	5637392c 	.word	0x5637392c
 80095d8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80095dc:	441c      	add	r4, r3
 80095de:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80095e2:	2b20      	cmp	r3, #32
 80095e4:	bfc1      	itttt	gt
 80095e6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80095ea:	fa09 f903 	lslgt.w	r9, r9, r3
 80095ee:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80095f2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80095f6:	bfd6      	itet	le
 80095f8:	f1c3 0320 	rsble	r3, r3, #32
 80095fc:	ea49 0003 	orrgt.w	r0, r9, r3
 8009600:	fa06 f003 	lslle.w	r0, r6, r3
 8009604:	f7f6 feee 	bl	80003e4 <__aeabi_ui2d>
 8009608:	2201      	movs	r2, #1
 800960a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800960e:	3c01      	subs	r4, #1
 8009610:	9213      	str	r2, [sp, #76]	; 0x4c
 8009612:	e76f      	b.n	80094f4 <_dtoa_r+0x114>
 8009614:	2301      	movs	r3, #1
 8009616:	e7b3      	b.n	8009580 <_dtoa_r+0x1a0>
 8009618:	900f      	str	r0, [sp, #60]	; 0x3c
 800961a:	e7b2      	b.n	8009582 <_dtoa_r+0x1a2>
 800961c:	f1cb 0300 	rsb	r3, fp, #0
 8009620:	930a      	str	r3, [sp, #40]	; 0x28
 8009622:	2300      	movs	r3, #0
 8009624:	eba9 090b 	sub.w	r9, r9, fp
 8009628:	930e      	str	r3, [sp, #56]	; 0x38
 800962a:	e7c0      	b.n	80095ae <_dtoa_r+0x1ce>
 800962c:	2300      	movs	r3, #0
 800962e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009630:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009632:	2b00      	cmp	r3, #0
 8009634:	dc55      	bgt.n	80096e2 <_dtoa_r+0x302>
 8009636:	2301      	movs	r3, #1
 8009638:	461a      	mov	r2, r3
 800963a:	9306      	str	r3, [sp, #24]
 800963c:	9308      	str	r3, [sp, #32]
 800963e:	9223      	str	r2, [sp, #140]	; 0x8c
 8009640:	e00b      	b.n	800965a <_dtoa_r+0x27a>
 8009642:	2301      	movs	r3, #1
 8009644:	e7f3      	b.n	800962e <_dtoa_r+0x24e>
 8009646:	2300      	movs	r3, #0
 8009648:	930b      	str	r3, [sp, #44]	; 0x2c
 800964a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800964c:	445b      	add	r3, fp
 800964e:	9306      	str	r3, [sp, #24]
 8009650:	3301      	adds	r3, #1
 8009652:	2b01      	cmp	r3, #1
 8009654:	9308      	str	r3, [sp, #32]
 8009656:	bfb8      	it	lt
 8009658:	2301      	movlt	r3, #1
 800965a:	2100      	movs	r1, #0
 800965c:	2204      	movs	r2, #4
 800965e:	69e8      	ldr	r0, [r5, #28]
 8009660:	f102 0614 	add.w	r6, r2, #20
 8009664:	429e      	cmp	r6, r3
 8009666:	d940      	bls.n	80096ea <_dtoa_r+0x30a>
 8009668:	6041      	str	r1, [r0, #4]
 800966a:	4628      	mov	r0, r5
 800966c:	f000 fd98 	bl	800a1a0 <_Balloc>
 8009670:	9003      	str	r0, [sp, #12]
 8009672:	2800      	cmp	r0, #0
 8009674:	d13c      	bne.n	80096f0 <_dtoa_r+0x310>
 8009676:	4602      	mov	r2, r0
 8009678:	f240 11af 	movw	r1, #431	; 0x1af
 800967c:	4b16      	ldr	r3, [pc, #88]	; (80096d8 <_dtoa_r+0x2f8>)
 800967e:	e6c3      	b.n	8009408 <_dtoa_r+0x28>
 8009680:	2301      	movs	r3, #1
 8009682:	e7e1      	b.n	8009648 <_dtoa_r+0x268>
 8009684:	2401      	movs	r4, #1
 8009686:	2300      	movs	r3, #0
 8009688:	940b      	str	r4, [sp, #44]	; 0x2c
 800968a:	9322      	str	r3, [sp, #136]	; 0x88
 800968c:	f04f 33ff 	mov.w	r3, #4294967295
 8009690:	2200      	movs	r2, #0
 8009692:	9306      	str	r3, [sp, #24]
 8009694:	9308      	str	r3, [sp, #32]
 8009696:	2312      	movs	r3, #18
 8009698:	e7d1      	b.n	800963e <_dtoa_r+0x25e>
 800969a:	bf00      	nop
 800969c:	f3af 8000 	nop.w
 80096a0:	636f4361 	.word	0x636f4361
 80096a4:	3fd287a7 	.word	0x3fd287a7
 80096a8:	8b60c8b3 	.word	0x8b60c8b3
 80096ac:	3fc68a28 	.word	0x3fc68a28
 80096b0:	509f79fb 	.word	0x509f79fb
 80096b4:	3fd34413 	.word	0x3fd34413
 80096b8:	0800b477 	.word	0x0800b477
 80096bc:	0800b48e 	.word	0x0800b48e
 80096c0:	7ff00000 	.word	0x7ff00000
 80096c4:	0800b473 	.word	0x0800b473
 80096c8:	0800b46a 	.word	0x0800b46a
 80096cc:	0800b447 	.word	0x0800b447
 80096d0:	3ff80000 	.word	0x3ff80000
 80096d4:	0800b578 	.word	0x0800b578
 80096d8:	0800b4e6 	.word	0x0800b4e6
 80096dc:	2301      	movs	r3, #1
 80096de:	930b      	str	r3, [sp, #44]	; 0x2c
 80096e0:	e7d4      	b.n	800968c <_dtoa_r+0x2ac>
 80096e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096e4:	9306      	str	r3, [sp, #24]
 80096e6:	9308      	str	r3, [sp, #32]
 80096e8:	e7b7      	b.n	800965a <_dtoa_r+0x27a>
 80096ea:	3101      	adds	r1, #1
 80096ec:	0052      	lsls	r2, r2, #1
 80096ee:	e7b7      	b.n	8009660 <_dtoa_r+0x280>
 80096f0:	69eb      	ldr	r3, [r5, #28]
 80096f2:	9a03      	ldr	r2, [sp, #12]
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	9b08      	ldr	r3, [sp, #32]
 80096f8:	2b0e      	cmp	r3, #14
 80096fa:	f200 80a8 	bhi.w	800984e <_dtoa_r+0x46e>
 80096fe:	2c00      	cmp	r4, #0
 8009700:	f000 80a5 	beq.w	800984e <_dtoa_r+0x46e>
 8009704:	f1bb 0f00 	cmp.w	fp, #0
 8009708:	dd34      	ble.n	8009774 <_dtoa_r+0x394>
 800970a:	4b9a      	ldr	r3, [pc, #616]	; (8009974 <_dtoa_r+0x594>)
 800970c:	f00b 020f 	and.w	r2, fp, #15
 8009710:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009714:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009718:	e9d3 3400 	ldrd	r3, r4, [r3]
 800971c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009720:	ea4f 142b 	mov.w	r4, fp, asr #4
 8009724:	d016      	beq.n	8009754 <_dtoa_r+0x374>
 8009726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800972a:	4b93      	ldr	r3, [pc, #588]	; (8009978 <_dtoa_r+0x598>)
 800972c:	2703      	movs	r7, #3
 800972e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009732:	f7f6 fffb 	bl	800072c <__aeabi_ddiv>
 8009736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800973a:	f004 040f 	and.w	r4, r4, #15
 800973e:	4e8e      	ldr	r6, [pc, #568]	; (8009978 <_dtoa_r+0x598>)
 8009740:	b954      	cbnz	r4, 8009758 <_dtoa_r+0x378>
 8009742:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800974a:	f7f6 ffef 	bl	800072c <__aeabi_ddiv>
 800974e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009752:	e029      	b.n	80097a8 <_dtoa_r+0x3c8>
 8009754:	2702      	movs	r7, #2
 8009756:	e7f2      	b.n	800973e <_dtoa_r+0x35e>
 8009758:	07e1      	lsls	r1, r4, #31
 800975a:	d508      	bpl.n	800976e <_dtoa_r+0x38e>
 800975c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009760:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009764:	f7f6 feb8 	bl	80004d8 <__aeabi_dmul>
 8009768:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800976c:	3701      	adds	r7, #1
 800976e:	1064      	asrs	r4, r4, #1
 8009770:	3608      	adds	r6, #8
 8009772:	e7e5      	b.n	8009740 <_dtoa_r+0x360>
 8009774:	f000 80a5 	beq.w	80098c2 <_dtoa_r+0x4e2>
 8009778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800977c:	f1cb 0400 	rsb	r4, fp, #0
 8009780:	4b7c      	ldr	r3, [pc, #496]	; (8009974 <_dtoa_r+0x594>)
 8009782:	f004 020f 	and.w	r2, r4, #15
 8009786:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978e:	f7f6 fea3 	bl	80004d8 <__aeabi_dmul>
 8009792:	2702      	movs	r7, #2
 8009794:	2300      	movs	r3, #0
 8009796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800979a:	4e77      	ldr	r6, [pc, #476]	; (8009978 <_dtoa_r+0x598>)
 800979c:	1124      	asrs	r4, r4, #4
 800979e:	2c00      	cmp	r4, #0
 80097a0:	f040 8084 	bne.w	80098ac <_dtoa_r+0x4cc>
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1d2      	bne.n	800974e <_dtoa_r+0x36e>
 80097a8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80097ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80097b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 8087 	beq.w	80098c6 <_dtoa_r+0x4e6>
 80097b8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097bc:	2200      	movs	r2, #0
 80097be:	4b6f      	ldr	r3, [pc, #444]	; (800997c <_dtoa_r+0x59c>)
 80097c0:	f7f7 f8fc 	bl	80009bc <__aeabi_dcmplt>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	d07e      	beq.n	80098c6 <_dtoa_r+0x4e6>
 80097c8:	9b08      	ldr	r3, [sp, #32]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d07b      	beq.n	80098c6 <_dtoa_r+0x4e6>
 80097ce:	9b06      	ldr	r3, [sp, #24]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	dd38      	ble.n	8009846 <_dtoa_r+0x466>
 80097d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097d8:	2200      	movs	r2, #0
 80097da:	4b69      	ldr	r3, [pc, #420]	; (8009980 <_dtoa_r+0x5a0>)
 80097dc:	f7f6 fe7c 	bl	80004d8 <__aeabi_dmul>
 80097e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097e4:	9c06      	ldr	r4, [sp, #24]
 80097e6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80097ea:	3701      	adds	r7, #1
 80097ec:	4638      	mov	r0, r7
 80097ee:	f7f6 fe09 	bl	8000404 <__aeabi_i2d>
 80097f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097f6:	f7f6 fe6f 	bl	80004d8 <__aeabi_dmul>
 80097fa:	2200      	movs	r2, #0
 80097fc:	4b61      	ldr	r3, [pc, #388]	; (8009984 <_dtoa_r+0x5a4>)
 80097fe:	f7f6 fcb5 	bl	800016c <__adddf3>
 8009802:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009806:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800980a:	9611      	str	r6, [sp, #68]	; 0x44
 800980c:	2c00      	cmp	r4, #0
 800980e:	d15d      	bne.n	80098cc <_dtoa_r+0x4ec>
 8009810:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009814:	2200      	movs	r2, #0
 8009816:	4b5c      	ldr	r3, [pc, #368]	; (8009988 <_dtoa_r+0x5a8>)
 8009818:	f7f6 fca6 	bl	8000168 <__aeabi_dsub>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009824:	4633      	mov	r3, r6
 8009826:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009828:	f7f7 f8e6 	bl	80009f8 <__aeabi_dcmpgt>
 800982c:	2800      	cmp	r0, #0
 800982e:	f040 8295 	bne.w	8009d5c <_dtoa_r+0x97c>
 8009832:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009836:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009838:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800983c:	f7f7 f8be 	bl	80009bc <__aeabi_dcmplt>
 8009840:	2800      	cmp	r0, #0
 8009842:	f040 8289 	bne.w	8009d58 <_dtoa_r+0x978>
 8009846:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800984a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800984e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009850:	2b00      	cmp	r3, #0
 8009852:	f2c0 8151 	blt.w	8009af8 <_dtoa_r+0x718>
 8009856:	f1bb 0f0e 	cmp.w	fp, #14
 800985a:	f300 814d 	bgt.w	8009af8 <_dtoa_r+0x718>
 800985e:	4b45      	ldr	r3, [pc, #276]	; (8009974 <_dtoa_r+0x594>)
 8009860:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009864:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009868:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800986c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800986e:	2b00      	cmp	r3, #0
 8009870:	f280 80da 	bge.w	8009a28 <_dtoa_r+0x648>
 8009874:	9b08      	ldr	r3, [sp, #32]
 8009876:	2b00      	cmp	r3, #0
 8009878:	f300 80d6 	bgt.w	8009a28 <_dtoa_r+0x648>
 800987c:	f040 826b 	bne.w	8009d56 <_dtoa_r+0x976>
 8009880:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009884:	2200      	movs	r2, #0
 8009886:	4b40      	ldr	r3, [pc, #256]	; (8009988 <_dtoa_r+0x5a8>)
 8009888:	f7f6 fe26 	bl	80004d8 <__aeabi_dmul>
 800988c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009890:	f7f7 f8a8 	bl	80009e4 <__aeabi_dcmpge>
 8009894:	9c08      	ldr	r4, [sp, #32]
 8009896:	4626      	mov	r6, r4
 8009898:	2800      	cmp	r0, #0
 800989a:	f040 8241 	bne.w	8009d20 <_dtoa_r+0x940>
 800989e:	2331      	movs	r3, #49	; 0x31
 80098a0:	9f03      	ldr	r7, [sp, #12]
 80098a2:	f10b 0b01 	add.w	fp, fp, #1
 80098a6:	f807 3b01 	strb.w	r3, [r7], #1
 80098aa:	e23d      	b.n	8009d28 <_dtoa_r+0x948>
 80098ac:	07e2      	lsls	r2, r4, #31
 80098ae:	d505      	bpl.n	80098bc <_dtoa_r+0x4dc>
 80098b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098b4:	f7f6 fe10 	bl	80004d8 <__aeabi_dmul>
 80098b8:	2301      	movs	r3, #1
 80098ba:	3701      	adds	r7, #1
 80098bc:	1064      	asrs	r4, r4, #1
 80098be:	3608      	adds	r6, #8
 80098c0:	e76d      	b.n	800979e <_dtoa_r+0x3be>
 80098c2:	2702      	movs	r7, #2
 80098c4:	e770      	b.n	80097a8 <_dtoa_r+0x3c8>
 80098c6:	46d8      	mov	r8, fp
 80098c8:	9c08      	ldr	r4, [sp, #32]
 80098ca:	e78f      	b.n	80097ec <_dtoa_r+0x40c>
 80098cc:	9903      	ldr	r1, [sp, #12]
 80098ce:	4b29      	ldr	r3, [pc, #164]	; (8009974 <_dtoa_r+0x594>)
 80098d0:	4421      	add	r1, r4
 80098d2:	9112      	str	r1, [sp, #72]	; 0x48
 80098d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098d6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098da:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80098de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80098e2:	2900      	cmp	r1, #0
 80098e4:	d054      	beq.n	8009990 <_dtoa_r+0x5b0>
 80098e6:	2000      	movs	r0, #0
 80098e8:	4928      	ldr	r1, [pc, #160]	; (800998c <_dtoa_r+0x5ac>)
 80098ea:	f7f6 ff1f 	bl	800072c <__aeabi_ddiv>
 80098ee:	463b      	mov	r3, r7
 80098f0:	4632      	mov	r2, r6
 80098f2:	f7f6 fc39 	bl	8000168 <__aeabi_dsub>
 80098f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098fa:	9f03      	ldr	r7, [sp, #12]
 80098fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009900:	f7f7 f89a 	bl	8000a38 <__aeabi_d2iz>
 8009904:	4604      	mov	r4, r0
 8009906:	f7f6 fd7d 	bl	8000404 <__aeabi_i2d>
 800990a:	4602      	mov	r2, r0
 800990c:	460b      	mov	r3, r1
 800990e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009912:	f7f6 fc29 	bl	8000168 <__aeabi_dsub>
 8009916:	4602      	mov	r2, r0
 8009918:	460b      	mov	r3, r1
 800991a:	3430      	adds	r4, #48	; 0x30
 800991c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009920:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009924:	f807 4b01 	strb.w	r4, [r7], #1
 8009928:	f7f7 f848 	bl	80009bc <__aeabi_dcmplt>
 800992c:	2800      	cmp	r0, #0
 800992e:	d173      	bne.n	8009a18 <_dtoa_r+0x638>
 8009930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009934:	2000      	movs	r0, #0
 8009936:	4911      	ldr	r1, [pc, #68]	; (800997c <_dtoa_r+0x59c>)
 8009938:	f7f6 fc16 	bl	8000168 <__aeabi_dsub>
 800993c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009940:	f7f7 f83c 	bl	80009bc <__aeabi_dcmplt>
 8009944:	2800      	cmp	r0, #0
 8009946:	f040 80b6 	bne.w	8009ab6 <_dtoa_r+0x6d6>
 800994a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800994c:	429f      	cmp	r7, r3
 800994e:	f43f af7a 	beq.w	8009846 <_dtoa_r+0x466>
 8009952:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009956:	2200      	movs	r2, #0
 8009958:	4b09      	ldr	r3, [pc, #36]	; (8009980 <_dtoa_r+0x5a0>)
 800995a:	f7f6 fdbd 	bl	80004d8 <__aeabi_dmul>
 800995e:	2200      	movs	r2, #0
 8009960:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009964:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009968:	4b05      	ldr	r3, [pc, #20]	; (8009980 <_dtoa_r+0x5a0>)
 800996a:	f7f6 fdb5 	bl	80004d8 <__aeabi_dmul>
 800996e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009972:	e7c3      	b.n	80098fc <_dtoa_r+0x51c>
 8009974:	0800b578 	.word	0x0800b578
 8009978:	0800b550 	.word	0x0800b550
 800997c:	3ff00000 	.word	0x3ff00000
 8009980:	40240000 	.word	0x40240000
 8009984:	401c0000 	.word	0x401c0000
 8009988:	40140000 	.word	0x40140000
 800998c:	3fe00000 	.word	0x3fe00000
 8009990:	4630      	mov	r0, r6
 8009992:	4639      	mov	r1, r7
 8009994:	f7f6 fda0 	bl	80004d8 <__aeabi_dmul>
 8009998:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800999a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800999e:	9c03      	ldr	r4, [sp, #12]
 80099a0:	9314      	str	r3, [sp, #80]	; 0x50
 80099a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099a6:	f7f7 f847 	bl	8000a38 <__aeabi_d2iz>
 80099aa:	9015      	str	r0, [sp, #84]	; 0x54
 80099ac:	f7f6 fd2a 	bl	8000404 <__aeabi_i2d>
 80099b0:	4602      	mov	r2, r0
 80099b2:	460b      	mov	r3, r1
 80099b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b8:	f7f6 fbd6 	bl	8000168 <__aeabi_dsub>
 80099bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099be:	4606      	mov	r6, r0
 80099c0:	3330      	adds	r3, #48	; 0x30
 80099c2:	f804 3b01 	strb.w	r3, [r4], #1
 80099c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099c8:	460f      	mov	r7, r1
 80099ca:	429c      	cmp	r4, r3
 80099cc:	f04f 0200 	mov.w	r2, #0
 80099d0:	d124      	bne.n	8009a1c <_dtoa_r+0x63c>
 80099d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80099d6:	4baf      	ldr	r3, [pc, #700]	; (8009c94 <_dtoa_r+0x8b4>)
 80099d8:	f7f6 fbc8 	bl	800016c <__adddf3>
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	4630      	mov	r0, r6
 80099e2:	4639      	mov	r1, r7
 80099e4:	f7f7 f808 	bl	80009f8 <__aeabi_dcmpgt>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	d163      	bne.n	8009ab4 <_dtoa_r+0x6d4>
 80099ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80099f0:	2000      	movs	r0, #0
 80099f2:	49a8      	ldr	r1, [pc, #672]	; (8009c94 <_dtoa_r+0x8b4>)
 80099f4:	f7f6 fbb8 	bl	8000168 <__aeabi_dsub>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	4630      	mov	r0, r6
 80099fe:	4639      	mov	r1, r7
 8009a00:	f7f6 ffdc 	bl	80009bc <__aeabi_dcmplt>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	f43f af1e 	beq.w	8009846 <_dtoa_r+0x466>
 8009a0a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009a0c:	1e7b      	subs	r3, r7, #1
 8009a0e:	9314      	str	r3, [sp, #80]	; 0x50
 8009a10:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8009a14:	2b30      	cmp	r3, #48	; 0x30
 8009a16:	d0f8      	beq.n	8009a0a <_dtoa_r+0x62a>
 8009a18:	46c3      	mov	fp, r8
 8009a1a:	e03b      	b.n	8009a94 <_dtoa_r+0x6b4>
 8009a1c:	4b9e      	ldr	r3, [pc, #632]	; (8009c98 <_dtoa_r+0x8b8>)
 8009a1e:	f7f6 fd5b 	bl	80004d8 <__aeabi_dmul>
 8009a22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a26:	e7bc      	b.n	80099a2 <_dtoa_r+0x5c2>
 8009a28:	9f03      	ldr	r7, [sp, #12]
 8009a2a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a32:	4640      	mov	r0, r8
 8009a34:	4649      	mov	r1, r9
 8009a36:	f7f6 fe79 	bl	800072c <__aeabi_ddiv>
 8009a3a:	f7f6 fffd 	bl	8000a38 <__aeabi_d2iz>
 8009a3e:	4604      	mov	r4, r0
 8009a40:	f7f6 fce0 	bl	8000404 <__aeabi_i2d>
 8009a44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a48:	f7f6 fd46 	bl	80004d8 <__aeabi_dmul>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	460b      	mov	r3, r1
 8009a50:	4640      	mov	r0, r8
 8009a52:	4649      	mov	r1, r9
 8009a54:	f7f6 fb88 	bl	8000168 <__aeabi_dsub>
 8009a58:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009a5c:	f807 6b01 	strb.w	r6, [r7], #1
 8009a60:	9e03      	ldr	r6, [sp, #12]
 8009a62:	f8dd c020 	ldr.w	ip, [sp, #32]
 8009a66:	1bbe      	subs	r6, r7, r6
 8009a68:	45b4      	cmp	ip, r6
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	460b      	mov	r3, r1
 8009a6e:	d136      	bne.n	8009ade <_dtoa_r+0x6fe>
 8009a70:	f7f6 fb7c 	bl	800016c <__adddf3>
 8009a74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a78:	4680      	mov	r8, r0
 8009a7a:	4689      	mov	r9, r1
 8009a7c:	f7f6 ffbc 	bl	80009f8 <__aeabi_dcmpgt>
 8009a80:	bb58      	cbnz	r0, 8009ada <_dtoa_r+0x6fa>
 8009a82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a86:	4640      	mov	r0, r8
 8009a88:	4649      	mov	r1, r9
 8009a8a:	f7f6 ff8d 	bl	80009a8 <__aeabi_dcmpeq>
 8009a8e:	b108      	cbz	r0, 8009a94 <_dtoa_r+0x6b4>
 8009a90:	07e3      	lsls	r3, r4, #31
 8009a92:	d422      	bmi.n	8009ada <_dtoa_r+0x6fa>
 8009a94:	4651      	mov	r1, sl
 8009a96:	4628      	mov	r0, r5
 8009a98:	f000 fbc2 	bl	800a220 <_Bfree>
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009aa0:	703b      	strb	r3, [r7, #0]
 8009aa2:	f10b 0301 	add.w	r3, fp, #1
 8009aa6:	6013      	str	r3, [r2, #0]
 8009aa8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f43f ace6 	beq.w	800947c <_dtoa_r+0x9c>
 8009ab0:	601f      	str	r7, [r3, #0]
 8009ab2:	e4e3      	b.n	800947c <_dtoa_r+0x9c>
 8009ab4:	4627      	mov	r7, r4
 8009ab6:	463b      	mov	r3, r7
 8009ab8:	461f      	mov	r7, r3
 8009aba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009abe:	2a39      	cmp	r2, #57	; 0x39
 8009ac0:	d107      	bne.n	8009ad2 <_dtoa_r+0x6f2>
 8009ac2:	9a03      	ldr	r2, [sp, #12]
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d1f7      	bne.n	8009ab8 <_dtoa_r+0x6d8>
 8009ac8:	2230      	movs	r2, #48	; 0x30
 8009aca:	9903      	ldr	r1, [sp, #12]
 8009acc:	f108 0801 	add.w	r8, r8, #1
 8009ad0:	700a      	strb	r2, [r1, #0]
 8009ad2:	781a      	ldrb	r2, [r3, #0]
 8009ad4:	3201      	adds	r2, #1
 8009ad6:	701a      	strb	r2, [r3, #0]
 8009ad8:	e79e      	b.n	8009a18 <_dtoa_r+0x638>
 8009ada:	46d8      	mov	r8, fp
 8009adc:	e7eb      	b.n	8009ab6 <_dtoa_r+0x6d6>
 8009ade:	2200      	movs	r2, #0
 8009ae0:	4b6d      	ldr	r3, [pc, #436]	; (8009c98 <_dtoa_r+0x8b8>)
 8009ae2:	f7f6 fcf9 	bl	80004d8 <__aeabi_dmul>
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	2300      	movs	r3, #0
 8009aea:	4680      	mov	r8, r0
 8009aec:	4689      	mov	r9, r1
 8009aee:	f7f6 ff5b 	bl	80009a8 <__aeabi_dcmpeq>
 8009af2:	2800      	cmp	r0, #0
 8009af4:	d09b      	beq.n	8009a2e <_dtoa_r+0x64e>
 8009af6:	e7cd      	b.n	8009a94 <_dtoa_r+0x6b4>
 8009af8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009afa:	2a00      	cmp	r2, #0
 8009afc:	f000 80c4 	beq.w	8009c88 <_dtoa_r+0x8a8>
 8009b00:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009b02:	2a01      	cmp	r2, #1
 8009b04:	f300 80a8 	bgt.w	8009c58 <_dtoa_r+0x878>
 8009b08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b0a:	2a00      	cmp	r2, #0
 8009b0c:	f000 80a0 	beq.w	8009c50 <_dtoa_r+0x870>
 8009b10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009b14:	464f      	mov	r7, r9
 8009b16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b1a:	2101      	movs	r1, #1
 8009b1c:	441a      	add	r2, r3
 8009b1e:	4628      	mov	r0, r5
 8009b20:	4499      	add	r9, r3
 8009b22:	9209      	str	r2, [sp, #36]	; 0x24
 8009b24:	f000 fc32 	bl	800a38c <__i2b>
 8009b28:	4606      	mov	r6, r0
 8009b2a:	b15f      	cbz	r7, 8009b44 <_dtoa_r+0x764>
 8009b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	dd08      	ble.n	8009b44 <_dtoa_r+0x764>
 8009b32:	42bb      	cmp	r3, r7
 8009b34:	bfa8      	it	ge
 8009b36:	463b      	movge	r3, r7
 8009b38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b3a:	eba9 0903 	sub.w	r9, r9, r3
 8009b3e:	1aff      	subs	r7, r7, r3
 8009b40:	1ad3      	subs	r3, r2, r3
 8009b42:	9309      	str	r3, [sp, #36]	; 0x24
 8009b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b46:	b1f3      	cbz	r3, 8009b86 <_dtoa_r+0x7a6>
 8009b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	f000 80a0 	beq.w	8009c90 <_dtoa_r+0x8b0>
 8009b50:	2c00      	cmp	r4, #0
 8009b52:	dd10      	ble.n	8009b76 <_dtoa_r+0x796>
 8009b54:	4631      	mov	r1, r6
 8009b56:	4622      	mov	r2, r4
 8009b58:	4628      	mov	r0, r5
 8009b5a:	f000 fcd5 	bl	800a508 <__pow5mult>
 8009b5e:	4652      	mov	r2, sl
 8009b60:	4601      	mov	r1, r0
 8009b62:	4606      	mov	r6, r0
 8009b64:	4628      	mov	r0, r5
 8009b66:	f000 fc27 	bl	800a3b8 <__multiply>
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4651      	mov	r1, sl
 8009b6e:	4628      	mov	r0, r5
 8009b70:	f000 fb56 	bl	800a220 <_Bfree>
 8009b74:	46c2      	mov	sl, r8
 8009b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b78:	1b1a      	subs	r2, r3, r4
 8009b7a:	d004      	beq.n	8009b86 <_dtoa_r+0x7a6>
 8009b7c:	4651      	mov	r1, sl
 8009b7e:	4628      	mov	r0, r5
 8009b80:	f000 fcc2 	bl	800a508 <__pow5mult>
 8009b84:	4682      	mov	sl, r0
 8009b86:	2101      	movs	r1, #1
 8009b88:	4628      	mov	r0, r5
 8009b8a:	f000 fbff 	bl	800a38c <__i2b>
 8009b8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b90:	4604      	mov	r4, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f340 8082 	ble.w	8009c9c <_dtoa_r+0x8bc>
 8009b98:	461a      	mov	r2, r3
 8009b9a:	4601      	mov	r1, r0
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	f000 fcb3 	bl	800a508 <__pow5mult>
 8009ba2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	dd7b      	ble.n	8009ca2 <_dtoa_r+0x8c2>
 8009baa:	f04f 0800 	mov.w	r8, #0
 8009bae:	6923      	ldr	r3, [r4, #16]
 8009bb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bb4:	6918      	ldr	r0, [r3, #16]
 8009bb6:	f000 fb9b 	bl	800a2f0 <__hi0bits>
 8009bba:	f1c0 0020 	rsb	r0, r0, #32
 8009bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc0:	4418      	add	r0, r3
 8009bc2:	f010 001f 	ands.w	r0, r0, #31
 8009bc6:	f000 8092 	beq.w	8009cee <_dtoa_r+0x90e>
 8009bca:	f1c0 0320 	rsb	r3, r0, #32
 8009bce:	2b04      	cmp	r3, #4
 8009bd0:	f340 8085 	ble.w	8009cde <_dtoa_r+0x8fe>
 8009bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bd6:	f1c0 001c 	rsb	r0, r0, #28
 8009bda:	4403      	add	r3, r0
 8009bdc:	4481      	add	r9, r0
 8009bde:	4407      	add	r7, r0
 8009be0:	9309      	str	r3, [sp, #36]	; 0x24
 8009be2:	f1b9 0f00 	cmp.w	r9, #0
 8009be6:	dd05      	ble.n	8009bf4 <_dtoa_r+0x814>
 8009be8:	4651      	mov	r1, sl
 8009bea:	464a      	mov	r2, r9
 8009bec:	4628      	mov	r0, r5
 8009bee:	f000 fce5 	bl	800a5bc <__lshift>
 8009bf2:	4682      	mov	sl, r0
 8009bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dd05      	ble.n	8009c06 <_dtoa_r+0x826>
 8009bfa:	4621      	mov	r1, r4
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f000 fcdc 	bl	800a5bc <__lshift>
 8009c04:	4604      	mov	r4, r0
 8009c06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d072      	beq.n	8009cf2 <_dtoa_r+0x912>
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	4650      	mov	r0, sl
 8009c10:	f000 fd40 	bl	800a694 <__mcmp>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	da6c      	bge.n	8009cf2 <_dtoa_r+0x912>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	4651      	mov	r1, sl
 8009c1c:	220a      	movs	r2, #10
 8009c1e:	4628      	mov	r0, r5
 8009c20:	f000 fb20 	bl	800a264 <__multadd>
 8009c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c26:	4682      	mov	sl, r0
 8009c28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 81ac 	beq.w	8009f8a <_dtoa_r+0xbaa>
 8009c32:	2300      	movs	r3, #0
 8009c34:	4631      	mov	r1, r6
 8009c36:	220a      	movs	r2, #10
 8009c38:	4628      	mov	r0, r5
 8009c3a:	f000 fb13 	bl	800a264 <__multadd>
 8009c3e:	9b06      	ldr	r3, [sp, #24]
 8009c40:	4606      	mov	r6, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f300 8093 	bgt.w	8009d6e <_dtoa_r+0x98e>
 8009c48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	dc59      	bgt.n	8009d02 <_dtoa_r+0x922>
 8009c4e:	e08e      	b.n	8009d6e <_dtoa_r+0x98e>
 8009c50:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c52:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009c56:	e75d      	b.n	8009b14 <_dtoa_r+0x734>
 8009c58:	9b08      	ldr	r3, [sp, #32]
 8009c5a:	1e5c      	subs	r4, r3, #1
 8009c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c5e:	42a3      	cmp	r3, r4
 8009c60:	bfbf      	itttt	lt
 8009c62:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009c64:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8009c66:	1ae3      	sublt	r3, r4, r3
 8009c68:	18d2      	addlt	r2, r2, r3
 8009c6a:	bfa8      	it	ge
 8009c6c:	1b1c      	subge	r4, r3, r4
 8009c6e:	9b08      	ldr	r3, [sp, #32]
 8009c70:	bfbe      	ittt	lt
 8009c72:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009c74:	920e      	strlt	r2, [sp, #56]	; 0x38
 8009c76:	2400      	movlt	r4, #0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	bfb5      	itete	lt
 8009c7c:	eba9 0703 	sublt.w	r7, r9, r3
 8009c80:	464f      	movge	r7, r9
 8009c82:	2300      	movlt	r3, #0
 8009c84:	9b08      	ldrge	r3, [sp, #32]
 8009c86:	e747      	b.n	8009b18 <_dtoa_r+0x738>
 8009c88:	464f      	mov	r7, r9
 8009c8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009c8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009c8e:	e74c      	b.n	8009b2a <_dtoa_r+0x74a>
 8009c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c92:	e773      	b.n	8009b7c <_dtoa_r+0x79c>
 8009c94:	3fe00000 	.word	0x3fe00000
 8009c98:	40240000 	.word	0x40240000
 8009c9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	dc18      	bgt.n	8009cd4 <_dtoa_r+0x8f4>
 8009ca2:	9b04      	ldr	r3, [sp, #16]
 8009ca4:	b9b3      	cbnz	r3, 8009cd4 <_dtoa_r+0x8f4>
 8009ca6:	9b05      	ldr	r3, [sp, #20]
 8009ca8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cac:	b993      	cbnz	r3, 8009cd4 <_dtoa_r+0x8f4>
 8009cae:	9b05      	ldr	r3, [sp, #20]
 8009cb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cb4:	0d1b      	lsrs	r3, r3, #20
 8009cb6:	051b      	lsls	r3, r3, #20
 8009cb8:	b17b      	cbz	r3, 8009cda <_dtoa_r+0x8fa>
 8009cba:	f04f 0801 	mov.w	r8, #1
 8009cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cc0:	f109 0901 	add.w	r9, r9, #1
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f47f af6f 	bne.w	8009bae <_dtoa_r+0x7ce>
 8009cd0:	2001      	movs	r0, #1
 8009cd2:	e774      	b.n	8009bbe <_dtoa_r+0x7de>
 8009cd4:	f04f 0800 	mov.w	r8, #0
 8009cd8:	e7f6      	b.n	8009cc8 <_dtoa_r+0x8e8>
 8009cda:	4698      	mov	r8, r3
 8009cdc:	e7f4      	b.n	8009cc8 <_dtoa_r+0x8e8>
 8009cde:	d080      	beq.n	8009be2 <_dtoa_r+0x802>
 8009ce0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ce2:	331c      	adds	r3, #28
 8009ce4:	441a      	add	r2, r3
 8009ce6:	4499      	add	r9, r3
 8009ce8:	441f      	add	r7, r3
 8009cea:	9209      	str	r2, [sp, #36]	; 0x24
 8009cec:	e779      	b.n	8009be2 <_dtoa_r+0x802>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	e7f6      	b.n	8009ce0 <_dtoa_r+0x900>
 8009cf2:	9b08      	ldr	r3, [sp, #32]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	dc34      	bgt.n	8009d62 <_dtoa_r+0x982>
 8009cf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009cfa:	2b02      	cmp	r3, #2
 8009cfc:	dd31      	ble.n	8009d62 <_dtoa_r+0x982>
 8009cfe:	9b08      	ldr	r3, [sp, #32]
 8009d00:	9306      	str	r3, [sp, #24]
 8009d02:	9b06      	ldr	r3, [sp, #24]
 8009d04:	b963      	cbnz	r3, 8009d20 <_dtoa_r+0x940>
 8009d06:	4621      	mov	r1, r4
 8009d08:	2205      	movs	r2, #5
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 faaa 	bl	800a264 <__multadd>
 8009d10:	4601      	mov	r1, r0
 8009d12:	4604      	mov	r4, r0
 8009d14:	4650      	mov	r0, sl
 8009d16:	f000 fcbd 	bl	800a694 <__mcmp>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	f73f adbf 	bgt.w	800989e <_dtoa_r+0x4be>
 8009d20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009d22:	9f03      	ldr	r7, [sp, #12]
 8009d24:	ea6f 0b03 	mvn.w	fp, r3
 8009d28:	f04f 0800 	mov.w	r8, #0
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	4628      	mov	r0, r5
 8009d30:	f000 fa76 	bl	800a220 <_Bfree>
 8009d34:	2e00      	cmp	r6, #0
 8009d36:	f43f aead 	beq.w	8009a94 <_dtoa_r+0x6b4>
 8009d3a:	f1b8 0f00 	cmp.w	r8, #0
 8009d3e:	d005      	beq.n	8009d4c <_dtoa_r+0x96c>
 8009d40:	45b0      	cmp	r8, r6
 8009d42:	d003      	beq.n	8009d4c <_dtoa_r+0x96c>
 8009d44:	4641      	mov	r1, r8
 8009d46:	4628      	mov	r0, r5
 8009d48:	f000 fa6a 	bl	800a220 <_Bfree>
 8009d4c:	4631      	mov	r1, r6
 8009d4e:	4628      	mov	r0, r5
 8009d50:	f000 fa66 	bl	800a220 <_Bfree>
 8009d54:	e69e      	b.n	8009a94 <_dtoa_r+0x6b4>
 8009d56:	2400      	movs	r4, #0
 8009d58:	4626      	mov	r6, r4
 8009d5a:	e7e1      	b.n	8009d20 <_dtoa_r+0x940>
 8009d5c:	46c3      	mov	fp, r8
 8009d5e:	4626      	mov	r6, r4
 8009d60:	e59d      	b.n	800989e <_dtoa_r+0x4be>
 8009d62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	f000 80c8 	beq.w	8009efa <_dtoa_r+0xb1a>
 8009d6a:	9b08      	ldr	r3, [sp, #32]
 8009d6c:	9306      	str	r3, [sp, #24]
 8009d6e:	2f00      	cmp	r7, #0
 8009d70:	dd05      	ble.n	8009d7e <_dtoa_r+0x99e>
 8009d72:	4631      	mov	r1, r6
 8009d74:	463a      	mov	r2, r7
 8009d76:	4628      	mov	r0, r5
 8009d78:	f000 fc20 	bl	800a5bc <__lshift>
 8009d7c:	4606      	mov	r6, r0
 8009d7e:	f1b8 0f00 	cmp.w	r8, #0
 8009d82:	d05b      	beq.n	8009e3c <_dtoa_r+0xa5c>
 8009d84:	4628      	mov	r0, r5
 8009d86:	6871      	ldr	r1, [r6, #4]
 8009d88:	f000 fa0a 	bl	800a1a0 <_Balloc>
 8009d8c:	4607      	mov	r7, r0
 8009d8e:	b928      	cbnz	r0, 8009d9c <_dtoa_r+0x9bc>
 8009d90:	4602      	mov	r2, r0
 8009d92:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009d96:	4b81      	ldr	r3, [pc, #516]	; (8009f9c <_dtoa_r+0xbbc>)
 8009d98:	f7ff bb36 	b.w	8009408 <_dtoa_r+0x28>
 8009d9c:	6932      	ldr	r2, [r6, #16]
 8009d9e:	f106 010c 	add.w	r1, r6, #12
 8009da2:	3202      	adds	r2, #2
 8009da4:	0092      	lsls	r2, r2, #2
 8009da6:	300c      	adds	r0, #12
 8009da8:	f7ff fa81 	bl	80092ae <memcpy>
 8009dac:	2201      	movs	r2, #1
 8009dae:	4639      	mov	r1, r7
 8009db0:	4628      	mov	r0, r5
 8009db2:	f000 fc03 	bl	800a5bc <__lshift>
 8009db6:	46b0      	mov	r8, r6
 8009db8:	4606      	mov	r6, r0
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	9a03      	ldr	r2, [sp, #12]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	9308      	str	r3, [sp, #32]
 8009dc2:	9b06      	ldr	r3, [sp, #24]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dc8:	9b04      	ldr	r3, [sp, #16]
 8009dca:	f003 0301 	and.w	r3, r3, #1
 8009dce:	930a      	str	r3, [sp, #40]	; 0x28
 8009dd0:	9b08      	ldr	r3, [sp, #32]
 8009dd2:	4621      	mov	r1, r4
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	4650      	mov	r0, sl
 8009dd8:	9304      	str	r3, [sp, #16]
 8009dda:	f7ff fa76 	bl	80092ca <quorem>
 8009dde:	4641      	mov	r1, r8
 8009de0:	9006      	str	r0, [sp, #24]
 8009de2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009de6:	4650      	mov	r0, sl
 8009de8:	f000 fc54 	bl	800a694 <__mcmp>
 8009dec:	4632      	mov	r2, r6
 8009dee:	9009      	str	r0, [sp, #36]	; 0x24
 8009df0:	4621      	mov	r1, r4
 8009df2:	4628      	mov	r0, r5
 8009df4:	f000 fc6a 	bl	800a6cc <__mdiff>
 8009df8:	68c2      	ldr	r2, [r0, #12]
 8009dfa:	4607      	mov	r7, r0
 8009dfc:	bb02      	cbnz	r2, 8009e40 <_dtoa_r+0xa60>
 8009dfe:	4601      	mov	r1, r0
 8009e00:	4650      	mov	r0, sl
 8009e02:	f000 fc47 	bl	800a694 <__mcmp>
 8009e06:	4602      	mov	r2, r0
 8009e08:	4639      	mov	r1, r7
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	920c      	str	r2, [sp, #48]	; 0x30
 8009e0e:	f000 fa07 	bl	800a220 <_Bfree>
 8009e12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e16:	9f08      	ldr	r7, [sp, #32]
 8009e18:	ea43 0102 	orr.w	r1, r3, r2
 8009e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e1e:	4319      	orrs	r1, r3
 8009e20:	d110      	bne.n	8009e44 <_dtoa_r+0xa64>
 8009e22:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e26:	d029      	beq.n	8009e7c <_dtoa_r+0xa9c>
 8009e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	dd02      	ble.n	8009e34 <_dtoa_r+0xa54>
 8009e2e:	9b06      	ldr	r3, [sp, #24]
 8009e30:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009e34:	9b04      	ldr	r3, [sp, #16]
 8009e36:	f883 9000 	strb.w	r9, [r3]
 8009e3a:	e777      	b.n	8009d2c <_dtoa_r+0x94c>
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	e7ba      	b.n	8009db6 <_dtoa_r+0x9d6>
 8009e40:	2201      	movs	r2, #1
 8009e42:	e7e1      	b.n	8009e08 <_dtoa_r+0xa28>
 8009e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	db04      	blt.n	8009e54 <_dtoa_r+0xa74>
 8009e4a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009e4c:	430b      	orrs	r3, r1
 8009e4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009e50:	430b      	orrs	r3, r1
 8009e52:	d120      	bne.n	8009e96 <_dtoa_r+0xab6>
 8009e54:	2a00      	cmp	r2, #0
 8009e56:	dded      	ble.n	8009e34 <_dtoa_r+0xa54>
 8009e58:	4651      	mov	r1, sl
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	f000 fbad 	bl	800a5bc <__lshift>
 8009e62:	4621      	mov	r1, r4
 8009e64:	4682      	mov	sl, r0
 8009e66:	f000 fc15 	bl	800a694 <__mcmp>
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	dc03      	bgt.n	8009e76 <_dtoa_r+0xa96>
 8009e6e:	d1e1      	bne.n	8009e34 <_dtoa_r+0xa54>
 8009e70:	f019 0f01 	tst.w	r9, #1
 8009e74:	d0de      	beq.n	8009e34 <_dtoa_r+0xa54>
 8009e76:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e7a:	d1d8      	bne.n	8009e2e <_dtoa_r+0xa4e>
 8009e7c:	2339      	movs	r3, #57	; 0x39
 8009e7e:	9a04      	ldr	r2, [sp, #16]
 8009e80:	7013      	strb	r3, [r2, #0]
 8009e82:	463b      	mov	r3, r7
 8009e84:	461f      	mov	r7, r3
 8009e86:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	2a39      	cmp	r2, #57	; 0x39
 8009e8e:	d06b      	beq.n	8009f68 <_dtoa_r+0xb88>
 8009e90:	3201      	adds	r2, #1
 8009e92:	701a      	strb	r2, [r3, #0]
 8009e94:	e74a      	b.n	8009d2c <_dtoa_r+0x94c>
 8009e96:	2a00      	cmp	r2, #0
 8009e98:	dd07      	ble.n	8009eaa <_dtoa_r+0xaca>
 8009e9a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e9e:	d0ed      	beq.n	8009e7c <_dtoa_r+0xa9c>
 8009ea0:	9a04      	ldr	r2, [sp, #16]
 8009ea2:	f109 0301 	add.w	r3, r9, #1
 8009ea6:	7013      	strb	r3, [r2, #0]
 8009ea8:	e740      	b.n	8009d2c <_dtoa_r+0x94c>
 8009eaa:	9b08      	ldr	r3, [sp, #32]
 8009eac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009eae:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d042      	beq.n	8009f3c <_dtoa_r+0xb5c>
 8009eb6:	4651      	mov	r1, sl
 8009eb8:	2300      	movs	r3, #0
 8009eba:	220a      	movs	r2, #10
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f000 f9d1 	bl	800a264 <__multadd>
 8009ec2:	45b0      	cmp	r8, r6
 8009ec4:	4682      	mov	sl, r0
 8009ec6:	f04f 0300 	mov.w	r3, #0
 8009eca:	f04f 020a 	mov.w	r2, #10
 8009ece:	4641      	mov	r1, r8
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	d107      	bne.n	8009ee4 <_dtoa_r+0xb04>
 8009ed4:	f000 f9c6 	bl	800a264 <__multadd>
 8009ed8:	4680      	mov	r8, r0
 8009eda:	4606      	mov	r6, r0
 8009edc:	9b08      	ldr	r3, [sp, #32]
 8009ede:	3301      	adds	r3, #1
 8009ee0:	9308      	str	r3, [sp, #32]
 8009ee2:	e775      	b.n	8009dd0 <_dtoa_r+0x9f0>
 8009ee4:	f000 f9be 	bl	800a264 <__multadd>
 8009ee8:	4631      	mov	r1, r6
 8009eea:	4680      	mov	r8, r0
 8009eec:	2300      	movs	r3, #0
 8009eee:	220a      	movs	r2, #10
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f000 f9b7 	bl	800a264 <__multadd>
 8009ef6:	4606      	mov	r6, r0
 8009ef8:	e7f0      	b.n	8009edc <_dtoa_r+0xafc>
 8009efa:	9b08      	ldr	r3, [sp, #32]
 8009efc:	9306      	str	r3, [sp, #24]
 8009efe:	9f03      	ldr	r7, [sp, #12]
 8009f00:	4621      	mov	r1, r4
 8009f02:	4650      	mov	r0, sl
 8009f04:	f7ff f9e1 	bl	80092ca <quorem>
 8009f08:	9b03      	ldr	r3, [sp, #12]
 8009f0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009f0e:	f807 9b01 	strb.w	r9, [r7], #1
 8009f12:	1afa      	subs	r2, r7, r3
 8009f14:	9b06      	ldr	r3, [sp, #24]
 8009f16:	4293      	cmp	r3, r2
 8009f18:	dd07      	ble.n	8009f2a <_dtoa_r+0xb4a>
 8009f1a:	4651      	mov	r1, sl
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	220a      	movs	r2, #10
 8009f20:	4628      	mov	r0, r5
 8009f22:	f000 f99f 	bl	800a264 <__multadd>
 8009f26:	4682      	mov	sl, r0
 8009f28:	e7ea      	b.n	8009f00 <_dtoa_r+0xb20>
 8009f2a:	9b06      	ldr	r3, [sp, #24]
 8009f2c:	f04f 0800 	mov.w	r8, #0
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	bfcc      	ite	gt
 8009f34:	461f      	movgt	r7, r3
 8009f36:	2701      	movle	r7, #1
 8009f38:	9b03      	ldr	r3, [sp, #12]
 8009f3a:	441f      	add	r7, r3
 8009f3c:	4651      	mov	r1, sl
 8009f3e:	2201      	movs	r2, #1
 8009f40:	4628      	mov	r0, r5
 8009f42:	f000 fb3b 	bl	800a5bc <__lshift>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4682      	mov	sl, r0
 8009f4a:	f000 fba3 	bl	800a694 <__mcmp>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	dc97      	bgt.n	8009e82 <_dtoa_r+0xaa2>
 8009f52:	d102      	bne.n	8009f5a <_dtoa_r+0xb7a>
 8009f54:	f019 0f01 	tst.w	r9, #1
 8009f58:	d193      	bne.n	8009e82 <_dtoa_r+0xaa2>
 8009f5a:	463b      	mov	r3, r7
 8009f5c:	461f      	mov	r7, r3
 8009f5e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f62:	2a30      	cmp	r2, #48	; 0x30
 8009f64:	d0fa      	beq.n	8009f5c <_dtoa_r+0xb7c>
 8009f66:	e6e1      	b.n	8009d2c <_dtoa_r+0x94c>
 8009f68:	9a03      	ldr	r2, [sp, #12]
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d18a      	bne.n	8009e84 <_dtoa_r+0xaa4>
 8009f6e:	2331      	movs	r3, #49	; 0x31
 8009f70:	f10b 0b01 	add.w	fp, fp, #1
 8009f74:	e797      	b.n	8009ea6 <_dtoa_r+0xac6>
 8009f76:	4b0a      	ldr	r3, [pc, #40]	; (8009fa0 <_dtoa_r+0xbc0>)
 8009f78:	f7ff ba9f 	b.w	80094ba <_dtoa_r+0xda>
 8009f7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f47f aa77 	bne.w	8009472 <_dtoa_r+0x92>
 8009f84:	4b07      	ldr	r3, [pc, #28]	; (8009fa4 <_dtoa_r+0xbc4>)
 8009f86:	f7ff ba98 	b.w	80094ba <_dtoa_r+0xda>
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	dcb6      	bgt.n	8009efe <_dtoa_r+0xb1e>
 8009f90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f92:	2b02      	cmp	r3, #2
 8009f94:	f73f aeb5 	bgt.w	8009d02 <_dtoa_r+0x922>
 8009f98:	e7b1      	b.n	8009efe <_dtoa_r+0xb1e>
 8009f9a:	bf00      	nop
 8009f9c:	0800b4e6 	.word	0x0800b4e6
 8009fa0:	0800b446 	.word	0x0800b446
 8009fa4:	0800b46a 	.word	0x0800b46a

08009fa8 <_free_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	4605      	mov	r5, r0
 8009fac:	2900      	cmp	r1, #0
 8009fae:	d040      	beq.n	800a032 <_free_r+0x8a>
 8009fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fb4:	1f0c      	subs	r4, r1, #4
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	bfb8      	it	lt
 8009fba:	18e4      	addlt	r4, r4, r3
 8009fbc:	f000 f8e4 	bl	800a188 <__malloc_lock>
 8009fc0:	4a1c      	ldr	r2, [pc, #112]	; (800a034 <_free_r+0x8c>)
 8009fc2:	6813      	ldr	r3, [r2, #0]
 8009fc4:	b933      	cbnz	r3, 8009fd4 <_free_r+0x2c>
 8009fc6:	6063      	str	r3, [r4, #4]
 8009fc8:	6014      	str	r4, [r2, #0]
 8009fca:	4628      	mov	r0, r5
 8009fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fd0:	f000 b8e0 	b.w	800a194 <__malloc_unlock>
 8009fd4:	42a3      	cmp	r3, r4
 8009fd6:	d908      	bls.n	8009fea <_free_r+0x42>
 8009fd8:	6820      	ldr	r0, [r4, #0]
 8009fda:	1821      	adds	r1, r4, r0
 8009fdc:	428b      	cmp	r3, r1
 8009fde:	bf01      	itttt	eq
 8009fe0:	6819      	ldreq	r1, [r3, #0]
 8009fe2:	685b      	ldreq	r3, [r3, #4]
 8009fe4:	1809      	addeq	r1, r1, r0
 8009fe6:	6021      	streq	r1, [r4, #0]
 8009fe8:	e7ed      	b.n	8009fc6 <_free_r+0x1e>
 8009fea:	461a      	mov	r2, r3
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	b10b      	cbz	r3, 8009ff4 <_free_r+0x4c>
 8009ff0:	42a3      	cmp	r3, r4
 8009ff2:	d9fa      	bls.n	8009fea <_free_r+0x42>
 8009ff4:	6811      	ldr	r1, [r2, #0]
 8009ff6:	1850      	adds	r0, r2, r1
 8009ff8:	42a0      	cmp	r0, r4
 8009ffa:	d10b      	bne.n	800a014 <_free_r+0x6c>
 8009ffc:	6820      	ldr	r0, [r4, #0]
 8009ffe:	4401      	add	r1, r0
 800a000:	1850      	adds	r0, r2, r1
 800a002:	4283      	cmp	r3, r0
 800a004:	6011      	str	r1, [r2, #0]
 800a006:	d1e0      	bne.n	8009fca <_free_r+0x22>
 800a008:	6818      	ldr	r0, [r3, #0]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	4408      	add	r0, r1
 800a00e:	6010      	str	r0, [r2, #0]
 800a010:	6053      	str	r3, [r2, #4]
 800a012:	e7da      	b.n	8009fca <_free_r+0x22>
 800a014:	d902      	bls.n	800a01c <_free_r+0x74>
 800a016:	230c      	movs	r3, #12
 800a018:	602b      	str	r3, [r5, #0]
 800a01a:	e7d6      	b.n	8009fca <_free_r+0x22>
 800a01c:	6820      	ldr	r0, [r4, #0]
 800a01e:	1821      	adds	r1, r4, r0
 800a020:	428b      	cmp	r3, r1
 800a022:	bf01      	itttt	eq
 800a024:	6819      	ldreq	r1, [r3, #0]
 800a026:	685b      	ldreq	r3, [r3, #4]
 800a028:	1809      	addeq	r1, r1, r0
 800a02a:	6021      	streq	r1, [r4, #0]
 800a02c:	6063      	str	r3, [r4, #4]
 800a02e:	6054      	str	r4, [r2, #4]
 800a030:	e7cb      	b.n	8009fca <_free_r+0x22>
 800a032:	bd38      	pop	{r3, r4, r5, pc}
 800a034:	20001e3c 	.word	0x20001e3c

0800a038 <malloc>:
 800a038:	4b02      	ldr	r3, [pc, #8]	; (800a044 <malloc+0xc>)
 800a03a:	4601      	mov	r1, r0
 800a03c:	6818      	ldr	r0, [r3, #0]
 800a03e:	f000 b823 	b.w	800a088 <_malloc_r>
 800a042:	bf00      	nop
 800a044:	20000078 	.word	0x20000078

0800a048 <sbrk_aligned>:
 800a048:	b570      	push	{r4, r5, r6, lr}
 800a04a:	4e0e      	ldr	r6, [pc, #56]	; (800a084 <sbrk_aligned+0x3c>)
 800a04c:	460c      	mov	r4, r1
 800a04e:	6831      	ldr	r1, [r6, #0]
 800a050:	4605      	mov	r5, r0
 800a052:	b911      	cbnz	r1, 800a05a <sbrk_aligned+0x12>
 800a054:	f000 febc 	bl	800add0 <_sbrk_r>
 800a058:	6030      	str	r0, [r6, #0]
 800a05a:	4621      	mov	r1, r4
 800a05c:	4628      	mov	r0, r5
 800a05e:	f000 feb7 	bl	800add0 <_sbrk_r>
 800a062:	1c43      	adds	r3, r0, #1
 800a064:	d00a      	beq.n	800a07c <sbrk_aligned+0x34>
 800a066:	1cc4      	adds	r4, r0, #3
 800a068:	f024 0403 	bic.w	r4, r4, #3
 800a06c:	42a0      	cmp	r0, r4
 800a06e:	d007      	beq.n	800a080 <sbrk_aligned+0x38>
 800a070:	1a21      	subs	r1, r4, r0
 800a072:	4628      	mov	r0, r5
 800a074:	f000 feac 	bl	800add0 <_sbrk_r>
 800a078:	3001      	adds	r0, #1
 800a07a:	d101      	bne.n	800a080 <sbrk_aligned+0x38>
 800a07c:	f04f 34ff 	mov.w	r4, #4294967295
 800a080:	4620      	mov	r0, r4
 800a082:	bd70      	pop	{r4, r5, r6, pc}
 800a084:	20001e40 	.word	0x20001e40

0800a088 <_malloc_r>:
 800a088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a08c:	1ccd      	adds	r5, r1, #3
 800a08e:	f025 0503 	bic.w	r5, r5, #3
 800a092:	3508      	adds	r5, #8
 800a094:	2d0c      	cmp	r5, #12
 800a096:	bf38      	it	cc
 800a098:	250c      	movcc	r5, #12
 800a09a:	2d00      	cmp	r5, #0
 800a09c:	4607      	mov	r7, r0
 800a09e:	db01      	blt.n	800a0a4 <_malloc_r+0x1c>
 800a0a0:	42a9      	cmp	r1, r5
 800a0a2:	d905      	bls.n	800a0b0 <_malloc_r+0x28>
 800a0a4:	230c      	movs	r3, #12
 800a0a6:	2600      	movs	r6, #0
 800a0a8:	603b      	str	r3, [r7, #0]
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a184 <_malloc_r+0xfc>
 800a0b4:	f000 f868 	bl	800a188 <__malloc_lock>
 800a0b8:	f8d8 3000 	ldr.w	r3, [r8]
 800a0bc:	461c      	mov	r4, r3
 800a0be:	bb5c      	cbnz	r4, 800a118 <_malloc_r+0x90>
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	4638      	mov	r0, r7
 800a0c4:	f7ff ffc0 	bl	800a048 <sbrk_aligned>
 800a0c8:	1c43      	adds	r3, r0, #1
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	d155      	bne.n	800a17a <_malloc_r+0xf2>
 800a0ce:	f8d8 4000 	ldr.w	r4, [r8]
 800a0d2:	4626      	mov	r6, r4
 800a0d4:	2e00      	cmp	r6, #0
 800a0d6:	d145      	bne.n	800a164 <_malloc_r+0xdc>
 800a0d8:	2c00      	cmp	r4, #0
 800a0da:	d048      	beq.n	800a16e <_malloc_r+0xe6>
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	4631      	mov	r1, r6
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	eb04 0903 	add.w	r9, r4, r3
 800a0e6:	f000 fe73 	bl	800add0 <_sbrk_r>
 800a0ea:	4581      	cmp	r9, r0
 800a0ec:	d13f      	bne.n	800a16e <_malloc_r+0xe6>
 800a0ee:	6821      	ldr	r1, [r4, #0]
 800a0f0:	4638      	mov	r0, r7
 800a0f2:	1a6d      	subs	r5, r5, r1
 800a0f4:	4629      	mov	r1, r5
 800a0f6:	f7ff ffa7 	bl	800a048 <sbrk_aligned>
 800a0fa:	3001      	adds	r0, #1
 800a0fc:	d037      	beq.n	800a16e <_malloc_r+0xe6>
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	442b      	add	r3, r5
 800a102:	6023      	str	r3, [r4, #0]
 800a104:	f8d8 3000 	ldr.w	r3, [r8]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d038      	beq.n	800a17e <_malloc_r+0xf6>
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	42a2      	cmp	r2, r4
 800a110:	d12b      	bne.n	800a16a <_malloc_r+0xe2>
 800a112:	2200      	movs	r2, #0
 800a114:	605a      	str	r2, [r3, #4]
 800a116:	e00f      	b.n	800a138 <_malloc_r+0xb0>
 800a118:	6822      	ldr	r2, [r4, #0]
 800a11a:	1b52      	subs	r2, r2, r5
 800a11c:	d41f      	bmi.n	800a15e <_malloc_r+0xd6>
 800a11e:	2a0b      	cmp	r2, #11
 800a120:	d917      	bls.n	800a152 <_malloc_r+0xca>
 800a122:	1961      	adds	r1, r4, r5
 800a124:	42a3      	cmp	r3, r4
 800a126:	6025      	str	r5, [r4, #0]
 800a128:	bf18      	it	ne
 800a12a:	6059      	strne	r1, [r3, #4]
 800a12c:	6863      	ldr	r3, [r4, #4]
 800a12e:	bf08      	it	eq
 800a130:	f8c8 1000 	streq.w	r1, [r8]
 800a134:	5162      	str	r2, [r4, r5]
 800a136:	604b      	str	r3, [r1, #4]
 800a138:	4638      	mov	r0, r7
 800a13a:	f104 060b 	add.w	r6, r4, #11
 800a13e:	f000 f829 	bl	800a194 <__malloc_unlock>
 800a142:	f026 0607 	bic.w	r6, r6, #7
 800a146:	1d23      	adds	r3, r4, #4
 800a148:	1af2      	subs	r2, r6, r3
 800a14a:	d0ae      	beq.n	800a0aa <_malloc_r+0x22>
 800a14c:	1b9b      	subs	r3, r3, r6
 800a14e:	50a3      	str	r3, [r4, r2]
 800a150:	e7ab      	b.n	800a0aa <_malloc_r+0x22>
 800a152:	42a3      	cmp	r3, r4
 800a154:	6862      	ldr	r2, [r4, #4]
 800a156:	d1dd      	bne.n	800a114 <_malloc_r+0x8c>
 800a158:	f8c8 2000 	str.w	r2, [r8]
 800a15c:	e7ec      	b.n	800a138 <_malloc_r+0xb0>
 800a15e:	4623      	mov	r3, r4
 800a160:	6864      	ldr	r4, [r4, #4]
 800a162:	e7ac      	b.n	800a0be <_malloc_r+0x36>
 800a164:	4634      	mov	r4, r6
 800a166:	6876      	ldr	r6, [r6, #4]
 800a168:	e7b4      	b.n	800a0d4 <_malloc_r+0x4c>
 800a16a:	4613      	mov	r3, r2
 800a16c:	e7cc      	b.n	800a108 <_malloc_r+0x80>
 800a16e:	230c      	movs	r3, #12
 800a170:	4638      	mov	r0, r7
 800a172:	603b      	str	r3, [r7, #0]
 800a174:	f000 f80e 	bl	800a194 <__malloc_unlock>
 800a178:	e797      	b.n	800a0aa <_malloc_r+0x22>
 800a17a:	6025      	str	r5, [r4, #0]
 800a17c:	e7dc      	b.n	800a138 <_malloc_r+0xb0>
 800a17e:	605b      	str	r3, [r3, #4]
 800a180:	deff      	udf	#255	; 0xff
 800a182:	bf00      	nop
 800a184:	20001e3c 	.word	0x20001e3c

0800a188 <__malloc_lock>:
 800a188:	4801      	ldr	r0, [pc, #4]	; (800a190 <__malloc_lock+0x8>)
 800a18a:	f7ff b880 	b.w	800928e <__retarget_lock_acquire_recursive>
 800a18e:	bf00      	nop
 800a190:	20001e38 	.word	0x20001e38

0800a194 <__malloc_unlock>:
 800a194:	4801      	ldr	r0, [pc, #4]	; (800a19c <__malloc_unlock+0x8>)
 800a196:	f7ff b87b 	b.w	8009290 <__retarget_lock_release_recursive>
 800a19a:	bf00      	nop
 800a19c:	20001e38 	.word	0x20001e38

0800a1a0 <_Balloc>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	69c6      	ldr	r6, [r0, #28]
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	460d      	mov	r5, r1
 800a1a8:	b976      	cbnz	r6, 800a1c8 <_Balloc+0x28>
 800a1aa:	2010      	movs	r0, #16
 800a1ac:	f7ff ff44 	bl	800a038 <malloc>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	61e0      	str	r0, [r4, #28]
 800a1b4:	b920      	cbnz	r0, 800a1c0 <_Balloc+0x20>
 800a1b6:	216b      	movs	r1, #107	; 0x6b
 800a1b8:	4b17      	ldr	r3, [pc, #92]	; (800a218 <_Balloc+0x78>)
 800a1ba:	4818      	ldr	r0, [pc, #96]	; (800a21c <_Balloc+0x7c>)
 800a1bc:	f000 fe18 	bl	800adf0 <__assert_func>
 800a1c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c4:	6006      	str	r6, [r0, #0]
 800a1c6:	60c6      	str	r6, [r0, #12]
 800a1c8:	69e6      	ldr	r6, [r4, #28]
 800a1ca:	68f3      	ldr	r3, [r6, #12]
 800a1cc:	b183      	cbz	r3, 800a1f0 <_Balloc+0x50>
 800a1ce:	69e3      	ldr	r3, [r4, #28]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1d6:	b9b8      	cbnz	r0, 800a208 <_Balloc+0x68>
 800a1d8:	2101      	movs	r1, #1
 800a1da:	fa01 f605 	lsl.w	r6, r1, r5
 800a1de:	1d72      	adds	r2, r6, #5
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	0092      	lsls	r2, r2, #2
 800a1e4:	f000 fe22 	bl	800ae2c <_calloc_r>
 800a1e8:	b160      	cbz	r0, 800a204 <_Balloc+0x64>
 800a1ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a1ee:	e00e      	b.n	800a20e <_Balloc+0x6e>
 800a1f0:	2221      	movs	r2, #33	; 0x21
 800a1f2:	2104      	movs	r1, #4
 800a1f4:	4620      	mov	r0, r4
 800a1f6:	f000 fe19 	bl	800ae2c <_calloc_r>
 800a1fa:	69e3      	ldr	r3, [r4, #28]
 800a1fc:	60f0      	str	r0, [r6, #12]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1e4      	bne.n	800a1ce <_Balloc+0x2e>
 800a204:	2000      	movs	r0, #0
 800a206:	bd70      	pop	{r4, r5, r6, pc}
 800a208:	6802      	ldr	r2, [r0, #0]
 800a20a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a20e:	2300      	movs	r3, #0
 800a210:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a214:	e7f7      	b.n	800a206 <_Balloc+0x66>
 800a216:	bf00      	nop
 800a218:	0800b477 	.word	0x0800b477
 800a21c:	0800b4f7 	.word	0x0800b4f7

0800a220 <_Bfree>:
 800a220:	b570      	push	{r4, r5, r6, lr}
 800a222:	69c6      	ldr	r6, [r0, #28]
 800a224:	4605      	mov	r5, r0
 800a226:	460c      	mov	r4, r1
 800a228:	b976      	cbnz	r6, 800a248 <_Bfree+0x28>
 800a22a:	2010      	movs	r0, #16
 800a22c:	f7ff ff04 	bl	800a038 <malloc>
 800a230:	4602      	mov	r2, r0
 800a232:	61e8      	str	r0, [r5, #28]
 800a234:	b920      	cbnz	r0, 800a240 <_Bfree+0x20>
 800a236:	218f      	movs	r1, #143	; 0x8f
 800a238:	4b08      	ldr	r3, [pc, #32]	; (800a25c <_Bfree+0x3c>)
 800a23a:	4809      	ldr	r0, [pc, #36]	; (800a260 <_Bfree+0x40>)
 800a23c:	f000 fdd8 	bl	800adf0 <__assert_func>
 800a240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a244:	6006      	str	r6, [r0, #0]
 800a246:	60c6      	str	r6, [r0, #12]
 800a248:	b13c      	cbz	r4, 800a25a <_Bfree+0x3a>
 800a24a:	69eb      	ldr	r3, [r5, #28]
 800a24c:	6862      	ldr	r2, [r4, #4]
 800a24e:	68db      	ldr	r3, [r3, #12]
 800a250:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a254:	6021      	str	r1, [r4, #0]
 800a256:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a25a:	bd70      	pop	{r4, r5, r6, pc}
 800a25c:	0800b477 	.word	0x0800b477
 800a260:	0800b4f7 	.word	0x0800b4f7

0800a264 <__multadd>:
 800a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a268:	4607      	mov	r7, r0
 800a26a:	460c      	mov	r4, r1
 800a26c:	461e      	mov	r6, r3
 800a26e:	2000      	movs	r0, #0
 800a270:	690d      	ldr	r5, [r1, #16]
 800a272:	f101 0c14 	add.w	ip, r1, #20
 800a276:	f8dc 3000 	ldr.w	r3, [ip]
 800a27a:	3001      	adds	r0, #1
 800a27c:	b299      	uxth	r1, r3
 800a27e:	fb02 6101 	mla	r1, r2, r1, r6
 800a282:	0c1e      	lsrs	r6, r3, #16
 800a284:	0c0b      	lsrs	r3, r1, #16
 800a286:	fb02 3306 	mla	r3, r2, r6, r3
 800a28a:	b289      	uxth	r1, r1
 800a28c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a290:	4285      	cmp	r5, r0
 800a292:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a296:	f84c 1b04 	str.w	r1, [ip], #4
 800a29a:	dcec      	bgt.n	800a276 <__multadd+0x12>
 800a29c:	b30e      	cbz	r6, 800a2e2 <__multadd+0x7e>
 800a29e:	68a3      	ldr	r3, [r4, #8]
 800a2a0:	42ab      	cmp	r3, r5
 800a2a2:	dc19      	bgt.n	800a2d8 <__multadd+0x74>
 800a2a4:	6861      	ldr	r1, [r4, #4]
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	3101      	adds	r1, #1
 800a2aa:	f7ff ff79 	bl	800a1a0 <_Balloc>
 800a2ae:	4680      	mov	r8, r0
 800a2b0:	b928      	cbnz	r0, 800a2be <__multadd+0x5a>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	21ba      	movs	r1, #186	; 0xba
 800a2b6:	4b0c      	ldr	r3, [pc, #48]	; (800a2e8 <__multadd+0x84>)
 800a2b8:	480c      	ldr	r0, [pc, #48]	; (800a2ec <__multadd+0x88>)
 800a2ba:	f000 fd99 	bl	800adf0 <__assert_func>
 800a2be:	6922      	ldr	r2, [r4, #16]
 800a2c0:	f104 010c 	add.w	r1, r4, #12
 800a2c4:	3202      	adds	r2, #2
 800a2c6:	0092      	lsls	r2, r2, #2
 800a2c8:	300c      	adds	r0, #12
 800a2ca:	f7fe fff0 	bl	80092ae <memcpy>
 800a2ce:	4621      	mov	r1, r4
 800a2d0:	4638      	mov	r0, r7
 800a2d2:	f7ff ffa5 	bl	800a220 <_Bfree>
 800a2d6:	4644      	mov	r4, r8
 800a2d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2dc:	3501      	adds	r5, #1
 800a2de:	615e      	str	r6, [r3, #20]
 800a2e0:	6125      	str	r5, [r4, #16]
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2e8:	0800b4e6 	.word	0x0800b4e6
 800a2ec:	0800b4f7 	.word	0x0800b4f7

0800a2f0 <__hi0bits>:
 800a2f0:	0c02      	lsrs	r2, r0, #16
 800a2f2:	0412      	lsls	r2, r2, #16
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	b9ca      	cbnz	r2, 800a32c <__hi0bits+0x3c>
 800a2f8:	0403      	lsls	r3, r0, #16
 800a2fa:	2010      	movs	r0, #16
 800a2fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a300:	bf04      	itt	eq
 800a302:	021b      	lsleq	r3, r3, #8
 800a304:	3008      	addeq	r0, #8
 800a306:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a30a:	bf04      	itt	eq
 800a30c:	011b      	lsleq	r3, r3, #4
 800a30e:	3004      	addeq	r0, #4
 800a310:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a314:	bf04      	itt	eq
 800a316:	009b      	lsleq	r3, r3, #2
 800a318:	3002      	addeq	r0, #2
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	db05      	blt.n	800a32a <__hi0bits+0x3a>
 800a31e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a322:	f100 0001 	add.w	r0, r0, #1
 800a326:	bf08      	it	eq
 800a328:	2020      	moveq	r0, #32
 800a32a:	4770      	bx	lr
 800a32c:	2000      	movs	r0, #0
 800a32e:	e7e5      	b.n	800a2fc <__hi0bits+0xc>

0800a330 <__lo0bits>:
 800a330:	6803      	ldr	r3, [r0, #0]
 800a332:	4602      	mov	r2, r0
 800a334:	f013 0007 	ands.w	r0, r3, #7
 800a338:	d00b      	beq.n	800a352 <__lo0bits+0x22>
 800a33a:	07d9      	lsls	r1, r3, #31
 800a33c:	d421      	bmi.n	800a382 <__lo0bits+0x52>
 800a33e:	0798      	lsls	r0, r3, #30
 800a340:	bf49      	itett	mi
 800a342:	085b      	lsrmi	r3, r3, #1
 800a344:	089b      	lsrpl	r3, r3, #2
 800a346:	2001      	movmi	r0, #1
 800a348:	6013      	strmi	r3, [r2, #0]
 800a34a:	bf5c      	itt	pl
 800a34c:	2002      	movpl	r0, #2
 800a34e:	6013      	strpl	r3, [r2, #0]
 800a350:	4770      	bx	lr
 800a352:	b299      	uxth	r1, r3
 800a354:	b909      	cbnz	r1, 800a35a <__lo0bits+0x2a>
 800a356:	2010      	movs	r0, #16
 800a358:	0c1b      	lsrs	r3, r3, #16
 800a35a:	b2d9      	uxtb	r1, r3
 800a35c:	b909      	cbnz	r1, 800a362 <__lo0bits+0x32>
 800a35e:	3008      	adds	r0, #8
 800a360:	0a1b      	lsrs	r3, r3, #8
 800a362:	0719      	lsls	r1, r3, #28
 800a364:	bf04      	itt	eq
 800a366:	091b      	lsreq	r3, r3, #4
 800a368:	3004      	addeq	r0, #4
 800a36a:	0799      	lsls	r1, r3, #30
 800a36c:	bf04      	itt	eq
 800a36e:	089b      	lsreq	r3, r3, #2
 800a370:	3002      	addeq	r0, #2
 800a372:	07d9      	lsls	r1, r3, #31
 800a374:	d403      	bmi.n	800a37e <__lo0bits+0x4e>
 800a376:	085b      	lsrs	r3, r3, #1
 800a378:	f100 0001 	add.w	r0, r0, #1
 800a37c:	d003      	beq.n	800a386 <__lo0bits+0x56>
 800a37e:	6013      	str	r3, [r2, #0]
 800a380:	4770      	bx	lr
 800a382:	2000      	movs	r0, #0
 800a384:	4770      	bx	lr
 800a386:	2020      	movs	r0, #32
 800a388:	4770      	bx	lr
	...

0800a38c <__i2b>:
 800a38c:	b510      	push	{r4, lr}
 800a38e:	460c      	mov	r4, r1
 800a390:	2101      	movs	r1, #1
 800a392:	f7ff ff05 	bl	800a1a0 <_Balloc>
 800a396:	4602      	mov	r2, r0
 800a398:	b928      	cbnz	r0, 800a3a6 <__i2b+0x1a>
 800a39a:	f240 1145 	movw	r1, #325	; 0x145
 800a39e:	4b04      	ldr	r3, [pc, #16]	; (800a3b0 <__i2b+0x24>)
 800a3a0:	4804      	ldr	r0, [pc, #16]	; (800a3b4 <__i2b+0x28>)
 800a3a2:	f000 fd25 	bl	800adf0 <__assert_func>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	6144      	str	r4, [r0, #20]
 800a3aa:	6103      	str	r3, [r0, #16]
 800a3ac:	bd10      	pop	{r4, pc}
 800a3ae:	bf00      	nop
 800a3b0:	0800b4e6 	.word	0x0800b4e6
 800a3b4:	0800b4f7 	.word	0x0800b4f7

0800a3b8 <__multiply>:
 800a3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3bc:	4691      	mov	r9, r2
 800a3be:	690a      	ldr	r2, [r1, #16]
 800a3c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	bfbe      	ittt	lt
 800a3ca:	460b      	movlt	r3, r1
 800a3cc:	464c      	movlt	r4, r9
 800a3ce:	4699      	movlt	r9, r3
 800a3d0:	6927      	ldr	r7, [r4, #16]
 800a3d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3d6:	68a3      	ldr	r3, [r4, #8]
 800a3d8:	6861      	ldr	r1, [r4, #4]
 800a3da:	eb07 060a 	add.w	r6, r7, sl
 800a3de:	42b3      	cmp	r3, r6
 800a3e0:	b085      	sub	sp, #20
 800a3e2:	bfb8      	it	lt
 800a3e4:	3101      	addlt	r1, #1
 800a3e6:	f7ff fedb 	bl	800a1a0 <_Balloc>
 800a3ea:	b930      	cbnz	r0, 800a3fa <__multiply+0x42>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a3f2:	4b43      	ldr	r3, [pc, #268]	; (800a500 <__multiply+0x148>)
 800a3f4:	4843      	ldr	r0, [pc, #268]	; (800a504 <__multiply+0x14c>)
 800a3f6:	f000 fcfb 	bl	800adf0 <__assert_func>
 800a3fa:	f100 0514 	add.w	r5, r0, #20
 800a3fe:	462b      	mov	r3, r5
 800a400:	2200      	movs	r2, #0
 800a402:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a406:	4543      	cmp	r3, r8
 800a408:	d321      	bcc.n	800a44e <__multiply+0x96>
 800a40a:	f104 0314 	add.w	r3, r4, #20
 800a40e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a412:	f109 0314 	add.w	r3, r9, #20
 800a416:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a41a:	9202      	str	r2, [sp, #8]
 800a41c:	1b3a      	subs	r2, r7, r4
 800a41e:	3a15      	subs	r2, #21
 800a420:	f022 0203 	bic.w	r2, r2, #3
 800a424:	3204      	adds	r2, #4
 800a426:	f104 0115 	add.w	r1, r4, #21
 800a42a:	428f      	cmp	r7, r1
 800a42c:	bf38      	it	cc
 800a42e:	2204      	movcc	r2, #4
 800a430:	9201      	str	r2, [sp, #4]
 800a432:	9a02      	ldr	r2, [sp, #8]
 800a434:	9303      	str	r3, [sp, #12]
 800a436:	429a      	cmp	r2, r3
 800a438:	d80c      	bhi.n	800a454 <__multiply+0x9c>
 800a43a:	2e00      	cmp	r6, #0
 800a43c:	dd03      	ble.n	800a446 <__multiply+0x8e>
 800a43e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a442:	2b00      	cmp	r3, #0
 800a444:	d05a      	beq.n	800a4fc <__multiply+0x144>
 800a446:	6106      	str	r6, [r0, #16]
 800a448:	b005      	add	sp, #20
 800a44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a44e:	f843 2b04 	str.w	r2, [r3], #4
 800a452:	e7d8      	b.n	800a406 <__multiply+0x4e>
 800a454:	f8b3 a000 	ldrh.w	sl, [r3]
 800a458:	f1ba 0f00 	cmp.w	sl, #0
 800a45c:	d023      	beq.n	800a4a6 <__multiply+0xee>
 800a45e:	46a9      	mov	r9, r5
 800a460:	f04f 0c00 	mov.w	ip, #0
 800a464:	f104 0e14 	add.w	lr, r4, #20
 800a468:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a46c:	f8d9 1000 	ldr.w	r1, [r9]
 800a470:	fa1f fb82 	uxth.w	fp, r2
 800a474:	b289      	uxth	r1, r1
 800a476:	fb0a 110b 	mla	r1, sl, fp, r1
 800a47a:	4461      	add	r1, ip
 800a47c:	f8d9 c000 	ldr.w	ip, [r9]
 800a480:	0c12      	lsrs	r2, r2, #16
 800a482:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a486:	fb0a c202 	mla	r2, sl, r2, ip
 800a48a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a48e:	b289      	uxth	r1, r1
 800a490:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a494:	4577      	cmp	r7, lr
 800a496:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a49a:	f849 1b04 	str.w	r1, [r9], #4
 800a49e:	d8e3      	bhi.n	800a468 <__multiply+0xb0>
 800a4a0:	9a01      	ldr	r2, [sp, #4]
 800a4a2:	f845 c002 	str.w	ip, [r5, r2]
 800a4a6:	9a03      	ldr	r2, [sp, #12]
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a4ae:	f1b9 0f00 	cmp.w	r9, #0
 800a4b2:	d021      	beq.n	800a4f8 <__multiply+0x140>
 800a4b4:	46ae      	mov	lr, r5
 800a4b6:	f04f 0a00 	mov.w	sl, #0
 800a4ba:	6829      	ldr	r1, [r5, #0]
 800a4bc:	f104 0c14 	add.w	ip, r4, #20
 800a4c0:	f8bc b000 	ldrh.w	fp, [ip]
 800a4c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a4c8:	b289      	uxth	r1, r1
 800a4ca:	fb09 220b 	mla	r2, r9, fp, r2
 800a4ce:	4452      	add	r2, sl
 800a4d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4d4:	f84e 1b04 	str.w	r1, [lr], #4
 800a4d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a4dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4e0:	f8be 1000 	ldrh.w	r1, [lr]
 800a4e4:	4567      	cmp	r7, ip
 800a4e6:	fb09 110a 	mla	r1, r9, sl, r1
 800a4ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a4ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4f2:	d8e5      	bhi.n	800a4c0 <__multiply+0x108>
 800a4f4:	9a01      	ldr	r2, [sp, #4]
 800a4f6:	50a9      	str	r1, [r5, r2]
 800a4f8:	3504      	adds	r5, #4
 800a4fa:	e79a      	b.n	800a432 <__multiply+0x7a>
 800a4fc:	3e01      	subs	r6, #1
 800a4fe:	e79c      	b.n	800a43a <__multiply+0x82>
 800a500:	0800b4e6 	.word	0x0800b4e6
 800a504:	0800b4f7 	.word	0x0800b4f7

0800a508 <__pow5mult>:
 800a508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a50c:	4615      	mov	r5, r2
 800a50e:	f012 0203 	ands.w	r2, r2, #3
 800a512:	4606      	mov	r6, r0
 800a514:	460f      	mov	r7, r1
 800a516:	d007      	beq.n	800a528 <__pow5mult+0x20>
 800a518:	4c25      	ldr	r4, [pc, #148]	; (800a5b0 <__pow5mult+0xa8>)
 800a51a:	3a01      	subs	r2, #1
 800a51c:	2300      	movs	r3, #0
 800a51e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a522:	f7ff fe9f 	bl	800a264 <__multadd>
 800a526:	4607      	mov	r7, r0
 800a528:	10ad      	asrs	r5, r5, #2
 800a52a:	d03d      	beq.n	800a5a8 <__pow5mult+0xa0>
 800a52c:	69f4      	ldr	r4, [r6, #28]
 800a52e:	b97c      	cbnz	r4, 800a550 <__pow5mult+0x48>
 800a530:	2010      	movs	r0, #16
 800a532:	f7ff fd81 	bl	800a038 <malloc>
 800a536:	4602      	mov	r2, r0
 800a538:	61f0      	str	r0, [r6, #28]
 800a53a:	b928      	cbnz	r0, 800a548 <__pow5mult+0x40>
 800a53c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a540:	4b1c      	ldr	r3, [pc, #112]	; (800a5b4 <__pow5mult+0xac>)
 800a542:	481d      	ldr	r0, [pc, #116]	; (800a5b8 <__pow5mult+0xb0>)
 800a544:	f000 fc54 	bl	800adf0 <__assert_func>
 800a548:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a54c:	6004      	str	r4, [r0, #0]
 800a54e:	60c4      	str	r4, [r0, #12]
 800a550:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a554:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a558:	b94c      	cbnz	r4, 800a56e <__pow5mult+0x66>
 800a55a:	f240 2171 	movw	r1, #625	; 0x271
 800a55e:	4630      	mov	r0, r6
 800a560:	f7ff ff14 	bl	800a38c <__i2b>
 800a564:	2300      	movs	r3, #0
 800a566:	4604      	mov	r4, r0
 800a568:	f8c8 0008 	str.w	r0, [r8, #8]
 800a56c:	6003      	str	r3, [r0, #0]
 800a56e:	f04f 0900 	mov.w	r9, #0
 800a572:	07eb      	lsls	r3, r5, #31
 800a574:	d50a      	bpl.n	800a58c <__pow5mult+0x84>
 800a576:	4639      	mov	r1, r7
 800a578:	4622      	mov	r2, r4
 800a57a:	4630      	mov	r0, r6
 800a57c:	f7ff ff1c 	bl	800a3b8 <__multiply>
 800a580:	4680      	mov	r8, r0
 800a582:	4639      	mov	r1, r7
 800a584:	4630      	mov	r0, r6
 800a586:	f7ff fe4b 	bl	800a220 <_Bfree>
 800a58a:	4647      	mov	r7, r8
 800a58c:	106d      	asrs	r5, r5, #1
 800a58e:	d00b      	beq.n	800a5a8 <__pow5mult+0xa0>
 800a590:	6820      	ldr	r0, [r4, #0]
 800a592:	b938      	cbnz	r0, 800a5a4 <__pow5mult+0x9c>
 800a594:	4622      	mov	r2, r4
 800a596:	4621      	mov	r1, r4
 800a598:	4630      	mov	r0, r6
 800a59a:	f7ff ff0d 	bl	800a3b8 <__multiply>
 800a59e:	6020      	str	r0, [r4, #0]
 800a5a0:	f8c0 9000 	str.w	r9, [r0]
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	e7e4      	b.n	800a572 <__pow5mult+0x6a>
 800a5a8:	4638      	mov	r0, r7
 800a5aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ae:	bf00      	nop
 800a5b0:	0800b640 	.word	0x0800b640
 800a5b4:	0800b477 	.word	0x0800b477
 800a5b8:	0800b4f7 	.word	0x0800b4f7

0800a5bc <__lshift>:
 800a5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c0:	460c      	mov	r4, r1
 800a5c2:	4607      	mov	r7, r0
 800a5c4:	4691      	mov	r9, r2
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	6849      	ldr	r1, [r1, #4]
 800a5ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5ce:	68a3      	ldr	r3, [r4, #8]
 800a5d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5d4:	f108 0601 	add.w	r6, r8, #1
 800a5d8:	42b3      	cmp	r3, r6
 800a5da:	db0b      	blt.n	800a5f4 <__lshift+0x38>
 800a5dc:	4638      	mov	r0, r7
 800a5de:	f7ff fddf 	bl	800a1a0 <_Balloc>
 800a5e2:	4605      	mov	r5, r0
 800a5e4:	b948      	cbnz	r0, 800a5fa <__lshift+0x3e>
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a5ec:	4b27      	ldr	r3, [pc, #156]	; (800a68c <__lshift+0xd0>)
 800a5ee:	4828      	ldr	r0, [pc, #160]	; (800a690 <__lshift+0xd4>)
 800a5f0:	f000 fbfe 	bl	800adf0 <__assert_func>
 800a5f4:	3101      	adds	r1, #1
 800a5f6:	005b      	lsls	r3, r3, #1
 800a5f8:	e7ee      	b.n	800a5d8 <__lshift+0x1c>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	f100 0114 	add.w	r1, r0, #20
 800a600:	f100 0210 	add.w	r2, r0, #16
 800a604:	4618      	mov	r0, r3
 800a606:	4553      	cmp	r3, sl
 800a608:	db33      	blt.n	800a672 <__lshift+0xb6>
 800a60a:	6920      	ldr	r0, [r4, #16]
 800a60c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a610:	f104 0314 	add.w	r3, r4, #20
 800a614:	f019 091f 	ands.w	r9, r9, #31
 800a618:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a61c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a620:	d02b      	beq.n	800a67a <__lshift+0xbe>
 800a622:	468a      	mov	sl, r1
 800a624:	2200      	movs	r2, #0
 800a626:	f1c9 0e20 	rsb	lr, r9, #32
 800a62a:	6818      	ldr	r0, [r3, #0]
 800a62c:	fa00 f009 	lsl.w	r0, r0, r9
 800a630:	4310      	orrs	r0, r2
 800a632:	f84a 0b04 	str.w	r0, [sl], #4
 800a636:	f853 2b04 	ldr.w	r2, [r3], #4
 800a63a:	459c      	cmp	ip, r3
 800a63c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a640:	d8f3      	bhi.n	800a62a <__lshift+0x6e>
 800a642:	ebac 0304 	sub.w	r3, ip, r4
 800a646:	3b15      	subs	r3, #21
 800a648:	f023 0303 	bic.w	r3, r3, #3
 800a64c:	3304      	adds	r3, #4
 800a64e:	f104 0015 	add.w	r0, r4, #21
 800a652:	4584      	cmp	ip, r0
 800a654:	bf38      	it	cc
 800a656:	2304      	movcc	r3, #4
 800a658:	50ca      	str	r2, [r1, r3]
 800a65a:	b10a      	cbz	r2, 800a660 <__lshift+0xa4>
 800a65c:	f108 0602 	add.w	r6, r8, #2
 800a660:	3e01      	subs	r6, #1
 800a662:	4638      	mov	r0, r7
 800a664:	4621      	mov	r1, r4
 800a666:	612e      	str	r6, [r5, #16]
 800a668:	f7ff fdda 	bl	800a220 <_Bfree>
 800a66c:	4628      	mov	r0, r5
 800a66e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a672:	f842 0f04 	str.w	r0, [r2, #4]!
 800a676:	3301      	adds	r3, #1
 800a678:	e7c5      	b.n	800a606 <__lshift+0x4a>
 800a67a:	3904      	subs	r1, #4
 800a67c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a680:	459c      	cmp	ip, r3
 800a682:	f841 2f04 	str.w	r2, [r1, #4]!
 800a686:	d8f9      	bhi.n	800a67c <__lshift+0xc0>
 800a688:	e7ea      	b.n	800a660 <__lshift+0xa4>
 800a68a:	bf00      	nop
 800a68c:	0800b4e6 	.word	0x0800b4e6
 800a690:	0800b4f7 	.word	0x0800b4f7

0800a694 <__mcmp>:
 800a694:	4603      	mov	r3, r0
 800a696:	690a      	ldr	r2, [r1, #16]
 800a698:	6900      	ldr	r0, [r0, #16]
 800a69a:	b530      	push	{r4, r5, lr}
 800a69c:	1a80      	subs	r0, r0, r2
 800a69e:	d10d      	bne.n	800a6bc <__mcmp+0x28>
 800a6a0:	3314      	adds	r3, #20
 800a6a2:	3114      	adds	r1, #20
 800a6a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a6a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a6ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a6b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a6b4:	4295      	cmp	r5, r2
 800a6b6:	d002      	beq.n	800a6be <__mcmp+0x2a>
 800a6b8:	d304      	bcc.n	800a6c4 <__mcmp+0x30>
 800a6ba:	2001      	movs	r0, #1
 800a6bc:	bd30      	pop	{r4, r5, pc}
 800a6be:	42a3      	cmp	r3, r4
 800a6c0:	d3f4      	bcc.n	800a6ac <__mcmp+0x18>
 800a6c2:	e7fb      	b.n	800a6bc <__mcmp+0x28>
 800a6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c8:	e7f8      	b.n	800a6bc <__mcmp+0x28>
	...

0800a6cc <__mdiff>:
 800a6cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d0:	460d      	mov	r5, r1
 800a6d2:	4607      	mov	r7, r0
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	4628      	mov	r0, r5
 800a6d8:	4614      	mov	r4, r2
 800a6da:	f7ff ffdb 	bl	800a694 <__mcmp>
 800a6de:	1e06      	subs	r6, r0, #0
 800a6e0:	d111      	bne.n	800a706 <__mdiff+0x3a>
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4638      	mov	r0, r7
 800a6e6:	f7ff fd5b 	bl	800a1a0 <_Balloc>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	b928      	cbnz	r0, 800a6fa <__mdiff+0x2e>
 800a6ee:	f240 2137 	movw	r1, #567	; 0x237
 800a6f2:	4b3a      	ldr	r3, [pc, #232]	; (800a7dc <__mdiff+0x110>)
 800a6f4:	483a      	ldr	r0, [pc, #232]	; (800a7e0 <__mdiff+0x114>)
 800a6f6:	f000 fb7b 	bl	800adf0 <__assert_func>
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a700:	4610      	mov	r0, r2
 800a702:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a706:	bfa4      	itt	ge
 800a708:	4623      	movge	r3, r4
 800a70a:	462c      	movge	r4, r5
 800a70c:	4638      	mov	r0, r7
 800a70e:	6861      	ldr	r1, [r4, #4]
 800a710:	bfa6      	itte	ge
 800a712:	461d      	movge	r5, r3
 800a714:	2600      	movge	r6, #0
 800a716:	2601      	movlt	r6, #1
 800a718:	f7ff fd42 	bl	800a1a0 <_Balloc>
 800a71c:	4602      	mov	r2, r0
 800a71e:	b918      	cbnz	r0, 800a728 <__mdiff+0x5c>
 800a720:	f240 2145 	movw	r1, #581	; 0x245
 800a724:	4b2d      	ldr	r3, [pc, #180]	; (800a7dc <__mdiff+0x110>)
 800a726:	e7e5      	b.n	800a6f4 <__mdiff+0x28>
 800a728:	f102 0814 	add.w	r8, r2, #20
 800a72c:	46c2      	mov	sl, r8
 800a72e:	f04f 0c00 	mov.w	ip, #0
 800a732:	6927      	ldr	r7, [r4, #16]
 800a734:	60c6      	str	r6, [r0, #12]
 800a736:	692e      	ldr	r6, [r5, #16]
 800a738:	f104 0014 	add.w	r0, r4, #20
 800a73c:	f105 0914 	add.w	r9, r5, #20
 800a740:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a744:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a748:	3410      	adds	r4, #16
 800a74a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a74e:	f859 3b04 	ldr.w	r3, [r9], #4
 800a752:	fa1f f18b 	uxth.w	r1, fp
 800a756:	4461      	add	r1, ip
 800a758:	fa1f fc83 	uxth.w	ip, r3
 800a75c:	0c1b      	lsrs	r3, r3, #16
 800a75e:	eba1 010c 	sub.w	r1, r1, ip
 800a762:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a766:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a76a:	b289      	uxth	r1, r1
 800a76c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a770:	454e      	cmp	r6, r9
 800a772:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a776:	f84a 1b04 	str.w	r1, [sl], #4
 800a77a:	d8e6      	bhi.n	800a74a <__mdiff+0x7e>
 800a77c:	1b73      	subs	r3, r6, r5
 800a77e:	3b15      	subs	r3, #21
 800a780:	f023 0303 	bic.w	r3, r3, #3
 800a784:	3515      	adds	r5, #21
 800a786:	3304      	adds	r3, #4
 800a788:	42ae      	cmp	r6, r5
 800a78a:	bf38      	it	cc
 800a78c:	2304      	movcc	r3, #4
 800a78e:	4418      	add	r0, r3
 800a790:	4443      	add	r3, r8
 800a792:	461e      	mov	r6, r3
 800a794:	4605      	mov	r5, r0
 800a796:	4575      	cmp	r5, lr
 800a798:	d30e      	bcc.n	800a7b8 <__mdiff+0xec>
 800a79a:	f10e 0103 	add.w	r1, lr, #3
 800a79e:	1a09      	subs	r1, r1, r0
 800a7a0:	f021 0103 	bic.w	r1, r1, #3
 800a7a4:	3803      	subs	r0, #3
 800a7a6:	4586      	cmp	lr, r0
 800a7a8:	bf38      	it	cc
 800a7aa:	2100      	movcc	r1, #0
 800a7ac:	440b      	add	r3, r1
 800a7ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a7b2:	b189      	cbz	r1, 800a7d8 <__mdiff+0x10c>
 800a7b4:	6117      	str	r7, [r2, #16]
 800a7b6:	e7a3      	b.n	800a700 <__mdiff+0x34>
 800a7b8:	f855 8b04 	ldr.w	r8, [r5], #4
 800a7bc:	fa1f f188 	uxth.w	r1, r8
 800a7c0:	4461      	add	r1, ip
 800a7c2:	140c      	asrs	r4, r1, #16
 800a7c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a7c8:	b289      	uxth	r1, r1
 800a7ca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a7ce:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a7d2:	f846 1b04 	str.w	r1, [r6], #4
 800a7d6:	e7de      	b.n	800a796 <__mdiff+0xca>
 800a7d8:	3f01      	subs	r7, #1
 800a7da:	e7e8      	b.n	800a7ae <__mdiff+0xe2>
 800a7dc:	0800b4e6 	.word	0x0800b4e6
 800a7e0:	0800b4f7 	.word	0x0800b4f7

0800a7e4 <__d2b>:
 800a7e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7e6:	2101      	movs	r1, #1
 800a7e8:	4617      	mov	r7, r2
 800a7ea:	461c      	mov	r4, r3
 800a7ec:	9e08      	ldr	r6, [sp, #32]
 800a7ee:	f7ff fcd7 	bl	800a1a0 <_Balloc>
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	b930      	cbnz	r0, 800a804 <__d2b+0x20>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	f240 310f 	movw	r1, #783	; 0x30f
 800a7fc:	4b22      	ldr	r3, [pc, #136]	; (800a888 <__d2b+0xa4>)
 800a7fe:	4823      	ldr	r0, [pc, #140]	; (800a88c <__d2b+0xa8>)
 800a800:	f000 faf6 	bl	800adf0 <__assert_func>
 800a804:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a808:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a80c:	bb24      	cbnz	r4, 800a858 <__d2b+0x74>
 800a80e:	2f00      	cmp	r7, #0
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	d026      	beq.n	800a862 <__d2b+0x7e>
 800a814:	4668      	mov	r0, sp
 800a816:	9700      	str	r7, [sp, #0]
 800a818:	f7ff fd8a 	bl	800a330 <__lo0bits>
 800a81c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a820:	b1e8      	cbz	r0, 800a85e <__d2b+0x7a>
 800a822:	f1c0 0320 	rsb	r3, r0, #32
 800a826:	fa02 f303 	lsl.w	r3, r2, r3
 800a82a:	430b      	orrs	r3, r1
 800a82c:	40c2      	lsrs	r2, r0
 800a82e:	616b      	str	r3, [r5, #20]
 800a830:	9201      	str	r2, [sp, #4]
 800a832:	9b01      	ldr	r3, [sp, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	bf14      	ite	ne
 800a838:	2102      	movne	r1, #2
 800a83a:	2101      	moveq	r1, #1
 800a83c:	61ab      	str	r3, [r5, #24]
 800a83e:	6129      	str	r1, [r5, #16]
 800a840:	b1bc      	cbz	r4, 800a872 <__d2b+0x8e>
 800a842:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a846:	4404      	add	r4, r0
 800a848:	6034      	str	r4, [r6, #0]
 800a84a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a84e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a850:	6018      	str	r0, [r3, #0]
 800a852:	4628      	mov	r0, r5
 800a854:	b003      	add	sp, #12
 800a856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a85c:	e7d7      	b.n	800a80e <__d2b+0x2a>
 800a85e:	6169      	str	r1, [r5, #20]
 800a860:	e7e7      	b.n	800a832 <__d2b+0x4e>
 800a862:	a801      	add	r0, sp, #4
 800a864:	f7ff fd64 	bl	800a330 <__lo0bits>
 800a868:	9b01      	ldr	r3, [sp, #4]
 800a86a:	2101      	movs	r1, #1
 800a86c:	616b      	str	r3, [r5, #20]
 800a86e:	3020      	adds	r0, #32
 800a870:	e7e5      	b.n	800a83e <__d2b+0x5a>
 800a872:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a876:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800a87a:	6030      	str	r0, [r6, #0]
 800a87c:	6918      	ldr	r0, [r3, #16]
 800a87e:	f7ff fd37 	bl	800a2f0 <__hi0bits>
 800a882:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a886:	e7e2      	b.n	800a84e <__d2b+0x6a>
 800a888:	0800b4e6 	.word	0x0800b4e6
 800a88c:	0800b4f7 	.word	0x0800b4f7

0800a890 <__ssputs_r>:
 800a890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a894:	461f      	mov	r7, r3
 800a896:	688e      	ldr	r6, [r1, #8]
 800a898:	4682      	mov	sl, r0
 800a89a:	42be      	cmp	r6, r7
 800a89c:	460c      	mov	r4, r1
 800a89e:	4690      	mov	r8, r2
 800a8a0:	680b      	ldr	r3, [r1, #0]
 800a8a2:	d82c      	bhi.n	800a8fe <__ssputs_r+0x6e>
 800a8a4:	898a      	ldrh	r2, [r1, #12]
 800a8a6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8aa:	d026      	beq.n	800a8fa <__ssputs_r+0x6a>
 800a8ac:	6965      	ldr	r5, [r4, #20]
 800a8ae:	6909      	ldr	r1, [r1, #16]
 800a8b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8b4:	eba3 0901 	sub.w	r9, r3, r1
 800a8b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a8bc:	1c7b      	adds	r3, r7, #1
 800a8be:	444b      	add	r3, r9
 800a8c0:	106d      	asrs	r5, r5, #1
 800a8c2:	429d      	cmp	r5, r3
 800a8c4:	bf38      	it	cc
 800a8c6:	461d      	movcc	r5, r3
 800a8c8:	0553      	lsls	r3, r2, #21
 800a8ca:	d527      	bpl.n	800a91c <__ssputs_r+0x8c>
 800a8cc:	4629      	mov	r1, r5
 800a8ce:	f7ff fbdb 	bl	800a088 <_malloc_r>
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	b360      	cbz	r0, 800a930 <__ssputs_r+0xa0>
 800a8d6:	464a      	mov	r2, r9
 800a8d8:	6921      	ldr	r1, [r4, #16]
 800a8da:	f7fe fce8 	bl	80092ae <memcpy>
 800a8de:	89a3      	ldrh	r3, [r4, #12]
 800a8e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a8e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8e8:	81a3      	strh	r3, [r4, #12]
 800a8ea:	6126      	str	r6, [r4, #16]
 800a8ec:	444e      	add	r6, r9
 800a8ee:	6026      	str	r6, [r4, #0]
 800a8f0:	463e      	mov	r6, r7
 800a8f2:	6165      	str	r5, [r4, #20]
 800a8f4:	eba5 0509 	sub.w	r5, r5, r9
 800a8f8:	60a5      	str	r5, [r4, #8]
 800a8fa:	42be      	cmp	r6, r7
 800a8fc:	d900      	bls.n	800a900 <__ssputs_r+0x70>
 800a8fe:	463e      	mov	r6, r7
 800a900:	4632      	mov	r2, r6
 800a902:	4641      	mov	r1, r8
 800a904:	6820      	ldr	r0, [r4, #0]
 800a906:	f000 fa26 	bl	800ad56 <memmove>
 800a90a:	2000      	movs	r0, #0
 800a90c:	68a3      	ldr	r3, [r4, #8]
 800a90e:	1b9b      	subs	r3, r3, r6
 800a910:	60a3      	str	r3, [r4, #8]
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	4433      	add	r3, r6
 800a916:	6023      	str	r3, [r4, #0]
 800a918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a91c:	462a      	mov	r2, r5
 800a91e:	f000 faab 	bl	800ae78 <_realloc_r>
 800a922:	4606      	mov	r6, r0
 800a924:	2800      	cmp	r0, #0
 800a926:	d1e0      	bne.n	800a8ea <__ssputs_r+0x5a>
 800a928:	4650      	mov	r0, sl
 800a92a:	6921      	ldr	r1, [r4, #16]
 800a92c:	f7ff fb3c 	bl	8009fa8 <_free_r>
 800a930:	230c      	movs	r3, #12
 800a932:	f8ca 3000 	str.w	r3, [sl]
 800a936:	89a3      	ldrh	r3, [r4, #12]
 800a938:	f04f 30ff 	mov.w	r0, #4294967295
 800a93c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a940:	81a3      	strh	r3, [r4, #12]
 800a942:	e7e9      	b.n	800a918 <__ssputs_r+0x88>

0800a944 <_svfiprintf_r>:
 800a944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a948:	4698      	mov	r8, r3
 800a94a:	898b      	ldrh	r3, [r1, #12]
 800a94c:	4607      	mov	r7, r0
 800a94e:	061b      	lsls	r3, r3, #24
 800a950:	460d      	mov	r5, r1
 800a952:	4614      	mov	r4, r2
 800a954:	b09d      	sub	sp, #116	; 0x74
 800a956:	d50e      	bpl.n	800a976 <_svfiprintf_r+0x32>
 800a958:	690b      	ldr	r3, [r1, #16]
 800a95a:	b963      	cbnz	r3, 800a976 <_svfiprintf_r+0x32>
 800a95c:	2140      	movs	r1, #64	; 0x40
 800a95e:	f7ff fb93 	bl	800a088 <_malloc_r>
 800a962:	6028      	str	r0, [r5, #0]
 800a964:	6128      	str	r0, [r5, #16]
 800a966:	b920      	cbnz	r0, 800a972 <_svfiprintf_r+0x2e>
 800a968:	230c      	movs	r3, #12
 800a96a:	603b      	str	r3, [r7, #0]
 800a96c:	f04f 30ff 	mov.w	r0, #4294967295
 800a970:	e0d0      	b.n	800ab14 <_svfiprintf_r+0x1d0>
 800a972:	2340      	movs	r3, #64	; 0x40
 800a974:	616b      	str	r3, [r5, #20]
 800a976:	2300      	movs	r3, #0
 800a978:	9309      	str	r3, [sp, #36]	; 0x24
 800a97a:	2320      	movs	r3, #32
 800a97c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a980:	2330      	movs	r3, #48	; 0x30
 800a982:	f04f 0901 	mov.w	r9, #1
 800a986:	f8cd 800c 	str.w	r8, [sp, #12]
 800a98a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800ab2c <_svfiprintf_r+0x1e8>
 800a98e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a992:	4623      	mov	r3, r4
 800a994:	469a      	mov	sl, r3
 800a996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a99a:	b10a      	cbz	r2, 800a9a0 <_svfiprintf_r+0x5c>
 800a99c:	2a25      	cmp	r2, #37	; 0x25
 800a99e:	d1f9      	bne.n	800a994 <_svfiprintf_r+0x50>
 800a9a0:	ebba 0b04 	subs.w	fp, sl, r4
 800a9a4:	d00b      	beq.n	800a9be <_svfiprintf_r+0x7a>
 800a9a6:	465b      	mov	r3, fp
 800a9a8:	4622      	mov	r2, r4
 800a9aa:	4629      	mov	r1, r5
 800a9ac:	4638      	mov	r0, r7
 800a9ae:	f7ff ff6f 	bl	800a890 <__ssputs_r>
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	f000 80a9 	beq.w	800ab0a <_svfiprintf_r+0x1c6>
 800a9b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9ba:	445a      	add	r2, fp
 800a9bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a9be:	f89a 3000 	ldrb.w	r3, [sl]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 80a1 	beq.w	800ab0a <_svfiprintf_r+0x1c6>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9d2:	f10a 0a01 	add.w	sl, sl, #1
 800a9d6:	9304      	str	r3, [sp, #16]
 800a9d8:	9307      	str	r3, [sp, #28]
 800a9da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9de:	931a      	str	r3, [sp, #104]	; 0x68
 800a9e0:	4654      	mov	r4, sl
 800a9e2:	2205      	movs	r2, #5
 800a9e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9e8:	4850      	ldr	r0, [pc, #320]	; (800ab2c <_svfiprintf_r+0x1e8>)
 800a9ea:	f7fe fc52 	bl	8009292 <memchr>
 800a9ee:	9a04      	ldr	r2, [sp, #16]
 800a9f0:	b9d8      	cbnz	r0, 800aa2a <_svfiprintf_r+0xe6>
 800a9f2:	06d0      	lsls	r0, r2, #27
 800a9f4:	bf44      	itt	mi
 800a9f6:	2320      	movmi	r3, #32
 800a9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9fc:	0711      	lsls	r1, r2, #28
 800a9fe:	bf44      	itt	mi
 800aa00:	232b      	movmi	r3, #43	; 0x2b
 800aa02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa06:	f89a 3000 	ldrb.w	r3, [sl]
 800aa0a:	2b2a      	cmp	r3, #42	; 0x2a
 800aa0c:	d015      	beq.n	800aa3a <_svfiprintf_r+0xf6>
 800aa0e:	4654      	mov	r4, sl
 800aa10:	2000      	movs	r0, #0
 800aa12:	f04f 0c0a 	mov.w	ip, #10
 800aa16:	9a07      	ldr	r2, [sp, #28]
 800aa18:	4621      	mov	r1, r4
 800aa1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa1e:	3b30      	subs	r3, #48	; 0x30
 800aa20:	2b09      	cmp	r3, #9
 800aa22:	d94d      	bls.n	800aac0 <_svfiprintf_r+0x17c>
 800aa24:	b1b0      	cbz	r0, 800aa54 <_svfiprintf_r+0x110>
 800aa26:	9207      	str	r2, [sp, #28]
 800aa28:	e014      	b.n	800aa54 <_svfiprintf_r+0x110>
 800aa2a:	eba0 0308 	sub.w	r3, r0, r8
 800aa2e:	fa09 f303 	lsl.w	r3, r9, r3
 800aa32:	4313      	orrs	r3, r2
 800aa34:	46a2      	mov	sl, r4
 800aa36:	9304      	str	r3, [sp, #16]
 800aa38:	e7d2      	b.n	800a9e0 <_svfiprintf_r+0x9c>
 800aa3a:	9b03      	ldr	r3, [sp, #12]
 800aa3c:	1d19      	adds	r1, r3, #4
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	9103      	str	r1, [sp, #12]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	bfbb      	ittet	lt
 800aa46:	425b      	neglt	r3, r3
 800aa48:	f042 0202 	orrlt.w	r2, r2, #2
 800aa4c:	9307      	strge	r3, [sp, #28]
 800aa4e:	9307      	strlt	r3, [sp, #28]
 800aa50:	bfb8      	it	lt
 800aa52:	9204      	strlt	r2, [sp, #16]
 800aa54:	7823      	ldrb	r3, [r4, #0]
 800aa56:	2b2e      	cmp	r3, #46	; 0x2e
 800aa58:	d10c      	bne.n	800aa74 <_svfiprintf_r+0x130>
 800aa5a:	7863      	ldrb	r3, [r4, #1]
 800aa5c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa5e:	d134      	bne.n	800aaca <_svfiprintf_r+0x186>
 800aa60:	9b03      	ldr	r3, [sp, #12]
 800aa62:	3402      	adds	r4, #2
 800aa64:	1d1a      	adds	r2, r3, #4
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	9203      	str	r2, [sp, #12]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	bfb8      	it	lt
 800aa6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa72:	9305      	str	r3, [sp, #20]
 800aa74:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ab30 <_svfiprintf_r+0x1ec>
 800aa78:	2203      	movs	r2, #3
 800aa7a:	4650      	mov	r0, sl
 800aa7c:	7821      	ldrb	r1, [r4, #0]
 800aa7e:	f7fe fc08 	bl	8009292 <memchr>
 800aa82:	b138      	cbz	r0, 800aa94 <_svfiprintf_r+0x150>
 800aa84:	2240      	movs	r2, #64	; 0x40
 800aa86:	9b04      	ldr	r3, [sp, #16]
 800aa88:	eba0 000a 	sub.w	r0, r0, sl
 800aa8c:	4082      	lsls	r2, r0
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	3401      	adds	r4, #1
 800aa92:	9304      	str	r3, [sp, #16]
 800aa94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa98:	2206      	movs	r2, #6
 800aa9a:	4826      	ldr	r0, [pc, #152]	; (800ab34 <_svfiprintf_r+0x1f0>)
 800aa9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaa0:	f7fe fbf7 	bl	8009292 <memchr>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	d038      	beq.n	800ab1a <_svfiprintf_r+0x1d6>
 800aaa8:	4b23      	ldr	r3, [pc, #140]	; (800ab38 <_svfiprintf_r+0x1f4>)
 800aaaa:	bb1b      	cbnz	r3, 800aaf4 <_svfiprintf_r+0x1b0>
 800aaac:	9b03      	ldr	r3, [sp, #12]
 800aaae:	3307      	adds	r3, #7
 800aab0:	f023 0307 	bic.w	r3, r3, #7
 800aab4:	3308      	adds	r3, #8
 800aab6:	9303      	str	r3, [sp, #12]
 800aab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaba:	4433      	add	r3, r6
 800aabc:	9309      	str	r3, [sp, #36]	; 0x24
 800aabe:	e768      	b.n	800a992 <_svfiprintf_r+0x4e>
 800aac0:	460c      	mov	r4, r1
 800aac2:	2001      	movs	r0, #1
 800aac4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aac8:	e7a6      	b.n	800aa18 <_svfiprintf_r+0xd4>
 800aaca:	2300      	movs	r3, #0
 800aacc:	f04f 0c0a 	mov.w	ip, #10
 800aad0:	4619      	mov	r1, r3
 800aad2:	3401      	adds	r4, #1
 800aad4:	9305      	str	r3, [sp, #20]
 800aad6:	4620      	mov	r0, r4
 800aad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aadc:	3a30      	subs	r2, #48	; 0x30
 800aade:	2a09      	cmp	r2, #9
 800aae0:	d903      	bls.n	800aaea <_svfiprintf_r+0x1a6>
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d0c6      	beq.n	800aa74 <_svfiprintf_r+0x130>
 800aae6:	9105      	str	r1, [sp, #20]
 800aae8:	e7c4      	b.n	800aa74 <_svfiprintf_r+0x130>
 800aaea:	4604      	mov	r4, r0
 800aaec:	2301      	movs	r3, #1
 800aaee:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaf2:	e7f0      	b.n	800aad6 <_svfiprintf_r+0x192>
 800aaf4:	ab03      	add	r3, sp, #12
 800aaf6:	9300      	str	r3, [sp, #0]
 800aaf8:	462a      	mov	r2, r5
 800aafa:	4638      	mov	r0, r7
 800aafc:	4b0f      	ldr	r3, [pc, #60]	; (800ab3c <_svfiprintf_r+0x1f8>)
 800aafe:	a904      	add	r1, sp, #16
 800ab00:	f7fd fd70 	bl	80085e4 <_printf_float>
 800ab04:	1c42      	adds	r2, r0, #1
 800ab06:	4606      	mov	r6, r0
 800ab08:	d1d6      	bne.n	800aab8 <_svfiprintf_r+0x174>
 800ab0a:	89ab      	ldrh	r3, [r5, #12]
 800ab0c:	065b      	lsls	r3, r3, #25
 800ab0e:	f53f af2d 	bmi.w	800a96c <_svfiprintf_r+0x28>
 800ab12:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab14:	b01d      	add	sp, #116	; 0x74
 800ab16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab1a:	ab03      	add	r3, sp, #12
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	462a      	mov	r2, r5
 800ab20:	4638      	mov	r0, r7
 800ab22:	4b06      	ldr	r3, [pc, #24]	; (800ab3c <_svfiprintf_r+0x1f8>)
 800ab24:	a904      	add	r1, sp, #16
 800ab26:	f7fd fffd 	bl	8008b24 <_printf_i>
 800ab2a:	e7eb      	b.n	800ab04 <_svfiprintf_r+0x1c0>
 800ab2c:	0800b64c 	.word	0x0800b64c
 800ab30:	0800b652 	.word	0x0800b652
 800ab34:	0800b656 	.word	0x0800b656
 800ab38:	080085e5 	.word	0x080085e5
 800ab3c:	0800a891 	.word	0x0800a891

0800ab40 <__sflush_r>:
 800ab40:	898a      	ldrh	r2, [r1, #12]
 800ab42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab44:	4605      	mov	r5, r0
 800ab46:	0710      	lsls	r0, r2, #28
 800ab48:	460c      	mov	r4, r1
 800ab4a:	d457      	bmi.n	800abfc <__sflush_r+0xbc>
 800ab4c:	684b      	ldr	r3, [r1, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	dc04      	bgt.n	800ab5c <__sflush_r+0x1c>
 800ab52:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	dc01      	bgt.n	800ab5c <__sflush_r+0x1c>
 800ab58:	2000      	movs	r0, #0
 800ab5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab5e:	2e00      	cmp	r6, #0
 800ab60:	d0fa      	beq.n	800ab58 <__sflush_r+0x18>
 800ab62:	2300      	movs	r3, #0
 800ab64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ab68:	682f      	ldr	r7, [r5, #0]
 800ab6a:	6a21      	ldr	r1, [r4, #32]
 800ab6c:	602b      	str	r3, [r5, #0]
 800ab6e:	d032      	beq.n	800abd6 <__sflush_r+0x96>
 800ab70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab72:	89a3      	ldrh	r3, [r4, #12]
 800ab74:	075a      	lsls	r2, r3, #29
 800ab76:	d505      	bpl.n	800ab84 <__sflush_r+0x44>
 800ab78:	6863      	ldr	r3, [r4, #4]
 800ab7a:	1ac0      	subs	r0, r0, r3
 800ab7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab7e:	b10b      	cbz	r3, 800ab84 <__sflush_r+0x44>
 800ab80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab82:	1ac0      	subs	r0, r0, r3
 800ab84:	2300      	movs	r3, #0
 800ab86:	4602      	mov	r2, r0
 800ab88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	6a21      	ldr	r1, [r4, #32]
 800ab8e:	47b0      	blx	r6
 800ab90:	1c43      	adds	r3, r0, #1
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	d106      	bne.n	800aba4 <__sflush_r+0x64>
 800ab96:	6829      	ldr	r1, [r5, #0]
 800ab98:	291d      	cmp	r1, #29
 800ab9a:	d82b      	bhi.n	800abf4 <__sflush_r+0xb4>
 800ab9c:	4a28      	ldr	r2, [pc, #160]	; (800ac40 <__sflush_r+0x100>)
 800ab9e:	410a      	asrs	r2, r1
 800aba0:	07d6      	lsls	r6, r2, #31
 800aba2:	d427      	bmi.n	800abf4 <__sflush_r+0xb4>
 800aba4:	2200      	movs	r2, #0
 800aba6:	6062      	str	r2, [r4, #4]
 800aba8:	6922      	ldr	r2, [r4, #16]
 800abaa:	04d9      	lsls	r1, r3, #19
 800abac:	6022      	str	r2, [r4, #0]
 800abae:	d504      	bpl.n	800abba <__sflush_r+0x7a>
 800abb0:	1c42      	adds	r2, r0, #1
 800abb2:	d101      	bne.n	800abb8 <__sflush_r+0x78>
 800abb4:	682b      	ldr	r3, [r5, #0]
 800abb6:	b903      	cbnz	r3, 800abba <__sflush_r+0x7a>
 800abb8:	6560      	str	r0, [r4, #84]	; 0x54
 800abba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abbc:	602f      	str	r7, [r5, #0]
 800abbe:	2900      	cmp	r1, #0
 800abc0:	d0ca      	beq.n	800ab58 <__sflush_r+0x18>
 800abc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abc6:	4299      	cmp	r1, r3
 800abc8:	d002      	beq.n	800abd0 <__sflush_r+0x90>
 800abca:	4628      	mov	r0, r5
 800abcc:	f7ff f9ec 	bl	8009fa8 <_free_r>
 800abd0:	2000      	movs	r0, #0
 800abd2:	6360      	str	r0, [r4, #52]	; 0x34
 800abd4:	e7c1      	b.n	800ab5a <__sflush_r+0x1a>
 800abd6:	2301      	movs	r3, #1
 800abd8:	4628      	mov	r0, r5
 800abda:	47b0      	blx	r6
 800abdc:	1c41      	adds	r1, r0, #1
 800abde:	d1c8      	bne.n	800ab72 <__sflush_r+0x32>
 800abe0:	682b      	ldr	r3, [r5, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d0c5      	beq.n	800ab72 <__sflush_r+0x32>
 800abe6:	2b1d      	cmp	r3, #29
 800abe8:	d001      	beq.n	800abee <__sflush_r+0xae>
 800abea:	2b16      	cmp	r3, #22
 800abec:	d101      	bne.n	800abf2 <__sflush_r+0xb2>
 800abee:	602f      	str	r7, [r5, #0]
 800abf0:	e7b2      	b.n	800ab58 <__sflush_r+0x18>
 800abf2:	89a3      	ldrh	r3, [r4, #12]
 800abf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abf8:	81a3      	strh	r3, [r4, #12]
 800abfa:	e7ae      	b.n	800ab5a <__sflush_r+0x1a>
 800abfc:	690f      	ldr	r7, [r1, #16]
 800abfe:	2f00      	cmp	r7, #0
 800ac00:	d0aa      	beq.n	800ab58 <__sflush_r+0x18>
 800ac02:	0793      	lsls	r3, r2, #30
 800ac04:	bf18      	it	ne
 800ac06:	2300      	movne	r3, #0
 800ac08:	680e      	ldr	r6, [r1, #0]
 800ac0a:	bf08      	it	eq
 800ac0c:	694b      	ldreq	r3, [r1, #20]
 800ac0e:	1bf6      	subs	r6, r6, r7
 800ac10:	600f      	str	r7, [r1, #0]
 800ac12:	608b      	str	r3, [r1, #8]
 800ac14:	2e00      	cmp	r6, #0
 800ac16:	dd9f      	ble.n	800ab58 <__sflush_r+0x18>
 800ac18:	4633      	mov	r3, r6
 800ac1a:	463a      	mov	r2, r7
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	6a21      	ldr	r1, [r4, #32]
 800ac20:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ac24:	47e0      	blx	ip
 800ac26:	2800      	cmp	r0, #0
 800ac28:	dc06      	bgt.n	800ac38 <__sflush_r+0xf8>
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac34:	81a3      	strh	r3, [r4, #12]
 800ac36:	e790      	b.n	800ab5a <__sflush_r+0x1a>
 800ac38:	4407      	add	r7, r0
 800ac3a:	1a36      	subs	r6, r6, r0
 800ac3c:	e7ea      	b.n	800ac14 <__sflush_r+0xd4>
 800ac3e:	bf00      	nop
 800ac40:	dfbffffe 	.word	0xdfbffffe

0800ac44 <_fflush_r>:
 800ac44:	b538      	push	{r3, r4, r5, lr}
 800ac46:	690b      	ldr	r3, [r1, #16]
 800ac48:	4605      	mov	r5, r0
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	b913      	cbnz	r3, 800ac54 <_fflush_r+0x10>
 800ac4e:	2500      	movs	r5, #0
 800ac50:	4628      	mov	r0, r5
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	b118      	cbz	r0, 800ac5e <_fflush_r+0x1a>
 800ac56:	6a03      	ldr	r3, [r0, #32]
 800ac58:	b90b      	cbnz	r3, 800ac5e <_fflush_r+0x1a>
 800ac5a:	f7fe f911 	bl	8008e80 <__sinit>
 800ac5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d0f3      	beq.n	800ac4e <_fflush_r+0xa>
 800ac66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac68:	07d0      	lsls	r0, r2, #31
 800ac6a:	d404      	bmi.n	800ac76 <_fflush_r+0x32>
 800ac6c:	0599      	lsls	r1, r3, #22
 800ac6e:	d402      	bmi.n	800ac76 <_fflush_r+0x32>
 800ac70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac72:	f7fe fb0c 	bl	800928e <__retarget_lock_acquire_recursive>
 800ac76:	4628      	mov	r0, r5
 800ac78:	4621      	mov	r1, r4
 800ac7a:	f7ff ff61 	bl	800ab40 <__sflush_r>
 800ac7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac80:	4605      	mov	r5, r0
 800ac82:	07da      	lsls	r2, r3, #31
 800ac84:	d4e4      	bmi.n	800ac50 <_fflush_r+0xc>
 800ac86:	89a3      	ldrh	r3, [r4, #12]
 800ac88:	059b      	lsls	r3, r3, #22
 800ac8a:	d4e1      	bmi.n	800ac50 <_fflush_r+0xc>
 800ac8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac8e:	f7fe faff 	bl	8009290 <__retarget_lock_release_recursive>
 800ac92:	e7dd      	b.n	800ac50 <_fflush_r+0xc>

0800ac94 <__swhatbuf_r>:
 800ac94:	b570      	push	{r4, r5, r6, lr}
 800ac96:	460c      	mov	r4, r1
 800ac98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac9c:	4615      	mov	r5, r2
 800ac9e:	2900      	cmp	r1, #0
 800aca0:	461e      	mov	r6, r3
 800aca2:	b096      	sub	sp, #88	; 0x58
 800aca4:	da0c      	bge.n	800acc0 <__swhatbuf_r+0x2c>
 800aca6:	89a3      	ldrh	r3, [r4, #12]
 800aca8:	2100      	movs	r1, #0
 800acaa:	f013 0f80 	tst.w	r3, #128	; 0x80
 800acae:	bf0c      	ite	eq
 800acb0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800acb4:	2340      	movne	r3, #64	; 0x40
 800acb6:	2000      	movs	r0, #0
 800acb8:	6031      	str	r1, [r6, #0]
 800acba:	602b      	str	r3, [r5, #0]
 800acbc:	b016      	add	sp, #88	; 0x58
 800acbe:	bd70      	pop	{r4, r5, r6, pc}
 800acc0:	466a      	mov	r2, sp
 800acc2:	f000 f863 	bl	800ad8c <_fstat_r>
 800acc6:	2800      	cmp	r0, #0
 800acc8:	dbed      	blt.n	800aca6 <__swhatbuf_r+0x12>
 800acca:	9901      	ldr	r1, [sp, #4]
 800accc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800acd0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800acd4:	4259      	negs	r1, r3
 800acd6:	4159      	adcs	r1, r3
 800acd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acdc:	e7eb      	b.n	800acb6 <__swhatbuf_r+0x22>

0800acde <__smakebuf_r>:
 800acde:	898b      	ldrh	r3, [r1, #12]
 800ace0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ace2:	079d      	lsls	r5, r3, #30
 800ace4:	4606      	mov	r6, r0
 800ace6:	460c      	mov	r4, r1
 800ace8:	d507      	bpl.n	800acfa <__smakebuf_r+0x1c>
 800acea:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800acee:	6023      	str	r3, [r4, #0]
 800acf0:	6123      	str	r3, [r4, #16]
 800acf2:	2301      	movs	r3, #1
 800acf4:	6163      	str	r3, [r4, #20]
 800acf6:	b002      	add	sp, #8
 800acf8:	bd70      	pop	{r4, r5, r6, pc}
 800acfa:	466a      	mov	r2, sp
 800acfc:	ab01      	add	r3, sp, #4
 800acfe:	f7ff ffc9 	bl	800ac94 <__swhatbuf_r>
 800ad02:	9900      	ldr	r1, [sp, #0]
 800ad04:	4605      	mov	r5, r0
 800ad06:	4630      	mov	r0, r6
 800ad08:	f7ff f9be 	bl	800a088 <_malloc_r>
 800ad0c:	b948      	cbnz	r0, 800ad22 <__smakebuf_r+0x44>
 800ad0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad12:	059a      	lsls	r2, r3, #22
 800ad14:	d4ef      	bmi.n	800acf6 <__smakebuf_r+0x18>
 800ad16:	f023 0303 	bic.w	r3, r3, #3
 800ad1a:	f043 0302 	orr.w	r3, r3, #2
 800ad1e:	81a3      	strh	r3, [r4, #12]
 800ad20:	e7e3      	b.n	800acea <__smakebuf_r+0xc>
 800ad22:	89a3      	ldrh	r3, [r4, #12]
 800ad24:	6020      	str	r0, [r4, #0]
 800ad26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad2a:	81a3      	strh	r3, [r4, #12]
 800ad2c:	9b00      	ldr	r3, [sp, #0]
 800ad2e:	6120      	str	r0, [r4, #16]
 800ad30:	6163      	str	r3, [r4, #20]
 800ad32:	9b01      	ldr	r3, [sp, #4]
 800ad34:	b15b      	cbz	r3, 800ad4e <__smakebuf_r+0x70>
 800ad36:	4630      	mov	r0, r6
 800ad38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad3c:	f000 f838 	bl	800adb0 <_isatty_r>
 800ad40:	b128      	cbz	r0, 800ad4e <__smakebuf_r+0x70>
 800ad42:	89a3      	ldrh	r3, [r4, #12]
 800ad44:	f023 0303 	bic.w	r3, r3, #3
 800ad48:	f043 0301 	orr.w	r3, r3, #1
 800ad4c:	81a3      	strh	r3, [r4, #12]
 800ad4e:	89a3      	ldrh	r3, [r4, #12]
 800ad50:	431d      	orrs	r5, r3
 800ad52:	81a5      	strh	r5, [r4, #12]
 800ad54:	e7cf      	b.n	800acf6 <__smakebuf_r+0x18>

0800ad56 <memmove>:
 800ad56:	4288      	cmp	r0, r1
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	eb01 0402 	add.w	r4, r1, r2
 800ad5e:	d902      	bls.n	800ad66 <memmove+0x10>
 800ad60:	4284      	cmp	r4, r0
 800ad62:	4623      	mov	r3, r4
 800ad64:	d807      	bhi.n	800ad76 <memmove+0x20>
 800ad66:	1e43      	subs	r3, r0, #1
 800ad68:	42a1      	cmp	r1, r4
 800ad6a:	d008      	beq.n	800ad7e <memmove+0x28>
 800ad6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad70:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad74:	e7f8      	b.n	800ad68 <memmove+0x12>
 800ad76:	4601      	mov	r1, r0
 800ad78:	4402      	add	r2, r0
 800ad7a:	428a      	cmp	r2, r1
 800ad7c:	d100      	bne.n	800ad80 <memmove+0x2a>
 800ad7e:	bd10      	pop	{r4, pc}
 800ad80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad84:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad88:	e7f7      	b.n	800ad7a <memmove+0x24>
	...

0800ad8c <_fstat_r>:
 800ad8c:	b538      	push	{r3, r4, r5, lr}
 800ad8e:	2300      	movs	r3, #0
 800ad90:	4d06      	ldr	r5, [pc, #24]	; (800adac <_fstat_r+0x20>)
 800ad92:	4604      	mov	r4, r0
 800ad94:	4608      	mov	r0, r1
 800ad96:	4611      	mov	r1, r2
 800ad98:	602b      	str	r3, [r5, #0]
 800ad9a:	f7f6 ffbc 	bl	8001d16 <_fstat>
 800ad9e:	1c43      	adds	r3, r0, #1
 800ada0:	d102      	bne.n	800ada8 <_fstat_r+0x1c>
 800ada2:	682b      	ldr	r3, [r5, #0]
 800ada4:	b103      	cbz	r3, 800ada8 <_fstat_r+0x1c>
 800ada6:	6023      	str	r3, [r4, #0]
 800ada8:	bd38      	pop	{r3, r4, r5, pc}
 800adaa:	bf00      	nop
 800adac:	20001e34 	.word	0x20001e34

0800adb0 <_isatty_r>:
 800adb0:	b538      	push	{r3, r4, r5, lr}
 800adb2:	2300      	movs	r3, #0
 800adb4:	4d05      	ldr	r5, [pc, #20]	; (800adcc <_isatty_r+0x1c>)
 800adb6:	4604      	mov	r4, r0
 800adb8:	4608      	mov	r0, r1
 800adba:	602b      	str	r3, [r5, #0]
 800adbc:	f7f6 ffba 	bl	8001d34 <_isatty>
 800adc0:	1c43      	adds	r3, r0, #1
 800adc2:	d102      	bne.n	800adca <_isatty_r+0x1a>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	b103      	cbz	r3, 800adca <_isatty_r+0x1a>
 800adc8:	6023      	str	r3, [r4, #0]
 800adca:	bd38      	pop	{r3, r4, r5, pc}
 800adcc:	20001e34 	.word	0x20001e34

0800add0 <_sbrk_r>:
 800add0:	b538      	push	{r3, r4, r5, lr}
 800add2:	2300      	movs	r3, #0
 800add4:	4d05      	ldr	r5, [pc, #20]	; (800adec <_sbrk_r+0x1c>)
 800add6:	4604      	mov	r4, r0
 800add8:	4608      	mov	r0, r1
 800adda:	602b      	str	r3, [r5, #0]
 800addc:	f7f6 ffc0 	bl	8001d60 <_sbrk>
 800ade0:	1c43      	adds	r3, r0, #1
 800ade2:	d102      	bne.n	800adea <_sbrk_r+0x1a>
 800ade4:	682b      	ldr	r3, [r5, #0]
 800ade6:	b103      	cbz	r3, 800adea <_sbrk_r+0x1a>
 800ade8:	6023      	str	r3, [r4, #0]
 800adea:	bd38      	pop	{r3, r4, r5, pc}
 800adec:	20001e34 	.word	0x20001e34

0800adf0 <__assert_func>:
 800adf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800adf2:	4614      	mov	r4, r2
 800adf4:	461a      	mov	r2, r3
 800adf6:	4b09      	ldr	r3, [pc, #36]	; (800ae1c <__assert_func+0x2c>)
 800adf8:	4605      	mov	r5, r0
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	68d8      	ldr	r0, [r3, #12]
 800adfe:	b14c      	cbz	r4, 800ae14 <__assert_func+0x24>
 800ae00:	4b07      	ldr	r3, [pc, #28]	; (800ae20 <__assert_func+0x30>)
 800ae02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae06:	9100      	str	r1, [sp, #0]
 800ae08:	462b      	mov	r3, r5
 800ae0a:	4906      	ldr	r1, [pc, #24]	; (800ae24 <__assert_func+0x34>)
 800ae0c:	f000 f870 	bl	800aef0 <fiprintf>
 800ae10:	f000 f880 	bl	800af14 <abort>
 800ae14:	4b04      	ldr	r3, [pc, #16]	; (800ae28 <__assert_func+0x38>)
 800ae16:	461c      	mov	r4, r3
 800ae18:	e7f3      	b.n	800ae02 <__assert_func+0x12>
 800ae1a:	bf00      	nop
 800ae1c:	20000078 	.word	0x20000078
 800ae20:	0800b667 	.word	0x0800b667
 800ae24:	0800b674 	.word	0x0800b674
 800ae28:	0800b6a2 	.word	0x0800b6a2

0800ae2c <_calloc_r>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	fba1 5402 	umull	r5, r4, r1, r2
 800ae32:	b934      	cbnz	r4, 800ae42 <_calloc_r+0x16>
 800ae34:	4629      	mov	r1, r5
 800ae36:	f7ff f927 	bl	800a088 <_malloc_r>
 800ae3a:	4606      	mov	r6, r0
 800ae3c:	b928      	cbnz	r0, 800ae4a <_calloc_r+0x1e>
 800ae3e:	4630      	mov	r0, r6
 800ae40:	bd70      	pop	{r4, r5, r6, pc}
 800ae42:	220c      	movs	r2, #12
 800ae44:	2600      	movs	r6, #0
 800ae46:	6002      	str	r2, [r0, #0]
 800ae48:	e7f9      	b.n	800ae3e <_calloc_r+0x12>
 800ae4a:	462a      	mov	r2, r5
 800ae4c:	4621      	mov	r1, r4
 800ae4e:	f7fe f9a1 	bl	8009194 <memset>
 800ae52:	e7f4      	b.n	800ae3e <_calloc_r+0x12>

0800ae54 <__ascii_mbtowc>:
 800ae54:	b082      	sub	sp, #8
 800ae56:	b901      	cbnz	r1, 800ae5a <__ascii_mbtowc+0x6>
 800ae58:	a901      	add	r1, sp, #4
 800ae5a:	b142      	cbz	r2, 800ae6e <__ascii_mbtowc+0x1a>
 800ae5c:	b14b      	cbz	r3, 800ae72 <__ascii_mbtowc+0x1e>
 800ae5e:	7813      	ldrb	r3, [r2, #0]
 800ae60:	600b      	str	r3, [r1, #0]
 800ae62:	7812      	ldrb	r2, [r2, #0]
 800ae64:	1e10      	subs	r0, r2, #0
 800ae66:	bf18      	it	ne
 800ae68:	2001      	movne	r0, #1
 800ae6a:	b002      	add	sp, #8
 800ae6c:	4770      	bx	lr
 800ae6e:	4610      	mov	r0, r2
 800ae70:	e7fb      	b.n	800ae6a <__ascii_mbtowc+0x16>
 800ae72:	f06f 0001 	mvn.w	r0, #1
 800ae76:	e7f8      	b.n	800ae6a <__ascii_mbtowc+0x16>

0800ae78 <_realloc_r>:
 800ae78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae7c:	4680      	mov	r8, r0
 800ae7e:	4614      	mov	r4, r2
 800ae80:	460e      	mov	r6, r1
 800ae82:	b921      	cbnz	r1, 800ae8e <_realloc_r+0x16>
 800ae84:	4611      	mov	r1, r2
 800ae86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae8a:	f7ff b8fd 	b.w	800a088 <_malloc_r>
 800ae8e:	b92a      	cbnz	r2, 800ae9c <_realloc_r+0x24>
 800ae90:	f7ff f88a 	bl	8009fa8 <_free_r>
 800ae94:	4625      	mov	r5, r4
 800ae96:	4628      	mov	r0, r5
 800ae98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae9c:	f000 f841 	bl	800af22 <_malloc_usable_size_r>
 800aea0:	4284      	cmp	r4, r0
 800aea2:	4607      	mov	r7, r0
 800aea4:	d802      	bhi.n	800aeac <_realloc_r+0x34>
 800aea6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aeaa:	d812      	bhi.n	800aed2 <_realloc_r+0x5a>
 800aeac:	4621      	mov	r1, r4
 800aeae:	4640      	mov	r0, r8
 800aeb0:	f7ff f8ea 	bl	800a088 <_malloc_r>
 800aeb4:	4605      	mov	r5, r0
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d0ed      	beq.n	800ae96 <_realloc_r+0x1e>
 800aeba:	42bc      	cmp	r4, r7
 800aebc:	4622      	mov	r2, r4
 800aebe:	4631      	mov	r1, r6
 800aec0:	bf28      	it	cs
 800aec2:	463a      	movcs	r2, r7
 800aec4:	f7fe f9f3 	bl	80092ae <memcpy>
 800aec8:	4631      	mov	r1, r6
 800aeca:	4640      	mov	r0, r8
 800aecc:	f7ff f86c 	bl	8009fa8 <_free_r>
 800aed0:	e7e1      	b.n	800ae96 <_realloc_r+0x1e>
 800aed2:	4635      	mov	r5, r6
 800aed4:	e7df      	b.n	800ae96 <_realloc_r+0x1e>

0800aed6 <__ascii_wctomb>:
 800aed6:	4603      	mov	r3, r0
 800aed8:	4608      	mov	r0, r1
 800aeda:	b141      	cbz	r1, 800aeee <__ascii_wctomb+0x18>
 800aedc:	2aff      	cmp	r2, #255	; 0xff
 800aede:	d904      	bls.n	800aeea <__ascii_wctomb+0x14>
 800aee0:	228a      	movs	r2, #138	; 0x8a
 800aee2:	f04f 30ff 	mov.w	r0, #4294967295
 800aee6:	601a      	str	r2, [r3, #0]
 800aee8:	4770      	bx	lr
 800aeea:	2001      	movs	r0, #1
 800aeec:	700a      	strb	r2, [r1, #0]
 800aeee:	4770      	bx	lr

0800aef0 <fiprintf>:
 800aef0:	b40e      	push	{r1, r2, r3}
 800aef2:	b503      	push	{r0, r1, lr}
 800aef4:	4601      	mov	r1, r0
 800aef6:	ab03      	add	r3, sp, #12
 800aef8:	4805      	ldr	r0, [pc, #20]	; (800af10 <fiprintf+0x20>)
 800aefa:	f853 2b04 	ldr.w	r2, [r3], #4
 800aefe:	6800      	ldr	r0, [r0, #0]
 800af00:	9301      	str	r3, [sp, #4]
 800af02:	f000 f83d 	bl	800af80 <_vfiprintf_r>
 800af06:	b002      	add	sp, #8
 800af08:	f85d eb04 	ldr.w	lr, [sp], #4
 800af0c:	b003      	add	sp, #12
 800af0e:	4770      	bx	lr
 800af10:	20000078 	.word	0x20000078

0800af14 <abort>:
 800af14:	2006      	movs	r0, #6
 800af16:	b508      	push	{r3, lr}
 800af18:	f000 f974 	bl	800b204 <raise>
 800af1c:	2001      	movs	r0, #1
 800af1e:	f7f6 feac 	bl	8001c7a <_exit>

0800af22 <_malloc_usable_size_r>:
 800af22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af26:	1f18      	subs	r0, r3, #4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	bfbc      	itt	lt
 800af2c:	580b      	ldrlt	r3, [r1, r0]
 800af2e:	18c0      	addlt	r0, r0, r3
 800af30:	4770      	bx	lr

0800af32 <__sfputc_r>:
 800af32:	6893      	ldr	r3, [r2, #8]
 800af34:	b410      	push	{r4}
 800af36:	3b01      	subs	r3, #1
 800af38:	2b00      	cmp	r3, #0
 800af3a:	6093      	str	r3, [r2, #8]
 800af3c:	da07      	bge.n	800af4e <__sfputc_r+0x1c>
 800af3e:	6994      	ldr	r4, [r2, #24]
 800af40:	42a3      	cmp	r3, r4
 800af42:	db01      	blt.n	800af48 <__sfputc_r+0x16>
 800af44:	290a      	cmp	r1, #10
 800af46:	d102      	bne.n	800af4e <__sfputc_r+0x1c>
 800af48:	bc10      	pop	{r4}
 800af4a:	f7fe b88e 	b.w	800906a <__swbuf_r>
 800af4e:	6813      	ldr	r3, [r2, #0]
 800af50:	1c58      	adds	r0, r3, #1
 800af52:	6010      	str	r0, [r2, #0]
 800af54:	7019      	strb	r1, [r3, #0]
 800af56:	4608      	mov	r0, r1
 800af58:	bc10      	pop	{r4}
 800af5a:	4770      	bx	lr

0800af5c <__sfputs_r>:
 800af5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af5e:	4606      	mov	r6, r0
 800af60:	460f      	mov	r7, r1
 800af62:	4614      	mov	r4, r2
 800af64:	18d5      	adds	r5, r2, r3
 800af66:	42ac      	cmp	r4, r5
 800af68:	d101      	bne.n	800af6e <__sfputs_r+0x12>
 800af6a:	2000      	movs	r0, #0
 800af6c:	e007      	b.n	800af7e <__sfputs_r+0x22>
 800af6e:	463a      	mov	r2, r7
 800af70:	4630      	mov	r0, r6
 800af72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af76:	f7ff ffdc 	bl	800af32 <__sfputc_r>
 800af7a:	1c43      	adds	r3, r0, #1
 800af7c:	d1f3      	bne.n	800af66 <__sfputs_r+0xa>
 800af7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800af80 <_vfiprintf_r>:
 800af80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af84:	460d      	mov	r5, r1
 800af86:	4614      	mov	r4, r2
 800af88:	4698      	mov	r8, r3
 800af8a:	4606      	mov	r6, r0
 800af8c:	b09d      	sub	sp, #116	; 0x74
 800af8e:	b118      	cbz	r0, 800af98 <_vfiprintf_r+0x18>
 800af90:	6a03      	ldr	r3, [r0, #32]
 800af92:	b90b      	cbnz	r3, 800af98 <_vfiprintf_r+0x18>
 800af94:	f7fd ff74 	bl	8008e80 <__sinit>
 800af98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af9a:	07d9      	lsls	r1, r3, #31
 800af9c:	d405      	bmi.n	800afaa <_vfiprintf_r+0x2a>
 800af9e:	89ab      	ldrh	r3, [r5, #12]
 800afa0:	059a      	lsls	r2, r3, #22
 800afa2:	d402      	bmi.n	800afaa <_vfiprintf_r+0x2a>
 800afa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afa6:	f7fe f972 	bl	800928e <__retarget_lock_acquire_recursive>
 800afaa:	89ab      	ldrh	r3, [r5, #12]
 800afac:	071b      	lsls	r3, r3, #28
 800afae:	d501      	bpl.n	800afb4 <_vfiprintf_r+0x34>
 800afb0:	692b      	ldr	r3, [r5, #16]
 800afb2:	b99b      	cbnz	r3, 800afdc <_vfiprintf_r+0x5c>
 800afb4:	4629      	mov	r1, r5
 800afb6:	4630      	mov	r0, r6
 800afb8:	f7fe f894 	bl	80090e4 <__swsetup_r>
 800afbc:	b170      	cbz	r0, 800afdc <_vfiprintf_r+0x5c>
 800afbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afc0:	07dc      	lsls	r4, r3, #31
 800afc2:	d504      	bpl.n	800afce <_vfiprintf_r+0x4e>
 800afc4:	f04f 30ff 	mov.w	r0, #4294967295
 800afc8:	b01d      	add	sp, #116	; 0x74
 800afca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afce:	89ab      	ldrh	r3, [r5, #12]
 800afd0:	0598      	lsls	r0, r3, #22
 800afd2:	d4f7      	bmi.n	800afc4 <_vfiprintf_r+0x44>
 800afd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afd6:	f7fe f95b 	bl	8009290 <__retarget_lock_release_recursive>
 800afda:	e7f3      	b.n	800afc4 <_vfiprintf_r+0x44>
 800afdc:	2300      	movs	r3, #0
 800afde:	9309      	str	r3, [sp, #36]	; 0x24
 800afe0:	2320      	movs	r3, #32
 800afe2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800afe6:	2330      	movs	r3, #48	; 0x30
 800afe8:	f04f 0901 	mov.w	r9, #1
 800afec:	f8cd 800c 	str.w	r8, [sp, #12]
 800aff0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800b1a0 <_vfiprintf_r+0x220>
 800aff4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aff8:	4623      	mov	r3, r4
 800affa:	469a      	mov	sl, r3
 800affc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b000:	b10a      	cbz	r2, 800b006 <_vfiprintf_r+0x86>
 800b002:	2a25      	cmp	r2, #37	; 0x25
 800b004:	d1f9      	bne.n	800affa <_vfiprintf_r+0x7a>
 800b006:	ebba 0b04 	subs.w	fp, sl, r4
 800b00a:	d00b      	beq.n	800b024 <_vfiprintf_r+0xa4>
 800b00c:	465b      	mov	r3, fp
 800b00e:	4622      	mov	r2, r4
 800b010:	4629      	mov	r1, r5
 800b012:	4630      	mov	r0, r6
 800b014:	f7ff ffa2 	bl	800af5c <__sfputs_r>
 800b018:	3001      	adds	r0, #1
 800b01a:	f000 80a9 	beq.w	800b170 <_vfiprintf_r+0x1f0>
 800b01e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b020:	445a      	add	r2, fp
 800b022:	9209      	str	r2, [sp, #36]	; 0x24
 800b024:	f89a 3000 	ldrb.w	r3, [sl]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	f000 80a1 	beq.w	800b170 <_vfiprintf_r+0x1f0>
 800b02e:	2300      	movs	r3, #0
 800b030:	f04f 32ff 	mov.w	r2, #4294967295
 800b034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b038:	f10a 0a01 	add.w	sl, sl, #1
 800b03c:	9304      	str	r3, [sp, #16]
 800b03e:	9307      	str	r3, [sp, #28]
 800b040:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b044:	931a      	str	r3, [sp, #104]	; 0x68
 800b046:	4654      	mov	r4, sl
 800b048:	2205      	movs	r2, #5
 800b04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b04e:	4854      	ldr	r0, [pc, #336]	; (800b1a0 <_vfiprintf_r+0x220>)
 800b050:	f7fe f91f 	bl	8009292 <memchr>
 800b054:	9a04      	ldr	r2, [sp, #16]
 800b056:	b9d8      	cbnz	r0, 800b090 <_vfiprintf_r+0x110>
 800b058:	06d1      	lsls	r1, r2, #27
 800b05a:	bf44      	itt	mi
 800b05c:	2320      	movmi	r3, #32
 800b05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b062:	0713      	lsls	r3, r2, #28
 800b064:	bf44      	itt	mi
 800b066:	232b      	movmi	r3, #43	; 0x2b
 800b068:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b06c:	f89a 3000 	ldrb.w	r3, [sl]
 800b070:	2b2a      	cmp	r3, #42	; 0x2a
 800b072:	d015      	beq.n	800b0a0 <_vfiprintf_r+0x120>
 800b074:	4654      	mov	r4, sl
 800b076:	2000      	movs	r0, #0
 800b078:	f04f 0c0a 	mov.w	ip, #10
 800b07c:	9a07      	ldr	r2, [sp, #28]
 800b07e:	4621      	mov	r1, r4
 800b080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b084:	3b30      	subs	r3, #48	; 0x30
 800b086:	2b09      	cmp	r3, #9
 800b088:	d94d      	bls.n	800b126 <_vfiprintf_r+0x1a6>
 800b08a:	b1b0      	cbz	r0, 800b0ba <_vfiprintf_r+0x13a>
 800b08c:	9207      	str	r2, [sp, #28]
 800b08e:	e014      	b.n	800b0ba <_vfiprintf_r+0x13a>
 800b090:	eba0 0308 	sub.w	r3, r0, r8
 800b094:	fa09 f303 	lsl.w	r3, r9, r3
 800b098:	4313      	orrs	r3, r2
 800b09a:	46a2      	mov	sl, r4
 800b09c:	9304      	str	r3, [sp, #16]
 800b09e:	e7d2      	b.n	800b046 <_vfiprintf_r+0xc6>
 800b0a0:	9b03      	ldr	r3, [sp, #12]
 800b0a2:	1d19      	adds	r1, r3, #4
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	9103      	str	r1, [sp, #12]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	bfbb      	ittet	lt
 800b0ac:	425b      	neglt	r3, r3
 800b0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800b0b2:	9307      	strge	r3, [sp, #28]
 800b0b4:	9307      	strlt	r3, [sp, #28]
 800b0b6:	bfb8      	it	lt
 800b0b8:	9204      	strlt	r2, [sp, #16]
 800b0ba:	7823      	ldrb	r3, [r4, #0]
 800b0bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b0be:	d10c      	bne.n	800b0da <_vfiprintf_r+0x15a>
 800b0c0:	7863      	ldrb	r3, [r4, #1]
 800b0c2:	2b2a      	cmp	r3, #42	; 0x2a
 800b0c4:	d134      	bne.n	800b130 <_vfiprintf_r+0x1b0>
 800b0c6:	9b03      	ldr	r3, [sp, #12]
 800b0c8:	3402      	adds	r4, #2
 800b0ca:	1d1a      	adds	r2, r3, #4
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	9203      	str	r2, [sp, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	bfb8      	it	lt
 800b0d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0d8:	9305      	str	r3, [sp, #20]
 800b0da:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b1a4 <_vfiprintf_r+0x224>
 800b0de:	2203      	movs	r2, #3
 800b0e0:	4650      	mov	r0, sl
 800b0e2:	7821      	ldrb	r1, [r4, #0]
 800b0e4:	f7fe f8d5 	bl	8009292 <memchr>
 800b0e8:	b138      	cbz	r0, 800b0fa <_vfiprintf_r+0x17a>
 800b0ea:	2240      	movs	r2, #64	; 0x40
 800b0ec:	9b04      	ldr	r3, [sp, #16]
 800b0ee:	eba0 000a 	sub.w	r0, r0, sl
 800b0f2:	4082      	lsls	r2, r0
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	3401      	adds	r4, #1
 800b0f8:	9304      	str	r3, [sp, #16]
 800b0fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0fe:	2206      	movs	r2, #6
 800b100:	4829      	ldr	r0, [pc, #164]	; (800b1a8 <_vfiprintf_r+0x228>)
 800b102:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b106:	f7fe f8c4 	bl	8009292 <memchr>
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d03f      	beq.n	800b18e <_vfiprintf_r+0x20e>
 800b10e:	4b27      	ldr	r3, [pc, #156]	; (800b1ac <_vfiprintf_r+0x22c>)
 800b110:	bb1b      	cbnz	r3, 800b15a <_vfiprintf_r+0x1da>
 800b112:	9b03      	ldr	r3, [sp, #12]
 800b114:	3307      	adds	r3, #7
 800b116:	f023 0307 	bic.w	r3, r3, #7
 800b11a:	3308      	adds	r3, #8
 800b11c:	9303      	str	r3, [sp, #12]
 800b11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b120:	443b      	add	r3, r7
 800b122:	9309      	str	r3, [sp, #36]	; 0x24
 800b124:	e768      	b.n	800aff8 <_vfiprintf_r+0x78>
 800b126:	460c      	mov	r4, r1
 800b128:	2001      	movs	r0, #1
 800b12a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b12e:	e7a6      	b.n	800b07e <_vfiprintf_r+0xfe>
 800b130:	2300      	movs	r3, #0
 800b132:	f04f 0c0a 	mov.w	ip, #10
 800b136:	4619      	mov	r1, r3
 800b138:	3401      	adds	r4, #1
 800b13a:	9305      	str	r3, [sp, #20]
 800b13c:	4620      	mov	r0, r4
 800b13e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b142:	3a30      	subs	r2, #48	; 0x30
 800b144:	2a09      	cmp	r2, #9
 800b146:	d903      	bls.n	800b150 <_vfiprintf_r+0x1d0>
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d0c6      	beq.n	800b0da <_vfiprintf_r+0x15a>
 800b14c:	9105      	str	r1, [sp, #20]
 800b14e:	e7c4      	b.n	800b0da <_vfiprintf_r+0x15a>
 800b150:	4604      	mov	r4, r0
 800b152:	2301      	movs	r3, #1
 800b154:	fb0c 2101 	mla	r1, ip, r1, r2
 800b158:	e7f0      	b.n	800b13c <_vfiprintf_r+0x1bc>
 800b15a:	ab03      	add	r3, sp, #12
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	462a      	mov	r2, r5
 800b160:	4630      	mov	r0, r6
 800b162:	4b13      	ldr	r3, [pc, #76]	; (800b1b0 <_vfiprintf_r+0x230>)
 800b164:	a904      	add	r1, sp, #16
 800b166:	f7fd fa3d 	bl	80085e4 <_printf_float>
 800b16a:	4607      	mov	r7, r0
 800b16c:	1c78      	adds	r0, r7, #1
 800b16e:	d1d6      	bne.n	800b11e <_vfiprintf_r+0x19e>
 800b170:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b172:	07d9      	lsls	r1, r3, #31
 800b174:	d405      	bmi.n	800b182 <_vfiprintf_r+0x202>
 800b176:	89ab      	ldrh	r3, [r5, #12]
 800b178:	059a      	lsls	r2, r3, #22
 800b17a:	d402      	bmi.n	800b182 <_vfiprintf_r+0x202>
 800b17c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b17e:	f7fe f887 	bl	8009290 <__retarget_lock_release_recursive>
 800b182:	89ab      	ldrh	r3, [r5, #12]
 800b184:	065b      	lsls	r3, r3, #25
 800b186:	f53f af1d 	bmi.w	800afc4 <_vfiprintf_r+0x44>
 800b18a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b18c:	e71c      	b.n	800afc8 <_vfiprintf_r+0x48>
 800b18e:	ab03      	add	r3, sp, #12
 800b190:	9300      	str	r3, [sp, #0]
 800b192:	462a      	mov	r2, r5
 800b194:	4630      	mov	r0, r6
 800b196:	4b06      	ldr	r3, [pc, #24]	; (800b1b0 <_vfiprintf_r+0x230>)
 800b198:	a904      	add	r1, sp, #16
 800b19a:	f7fd fcc3 	bl	8008b24 <_printf_i>
 800b19e:	e7e4      	b.n	800b16a <_vfiprintf_r+0x1ea>
 800b1a0:	0800b64c 	.word	0x0800b64c
 800b1a4:	0800b652 	.word	0x0800b652
 800b1a8:	0800b656 	.word	0x0800b656
 800b1ac:	080085e5 	.word	0x080085e5
 800b1b0:	0800af5d 	.word	0x0800af5d

0800b1b4 <_raise_r>:
 800b1b4:	291f      	cmp	r1, #31
 800b1b6:	b538      	push	{r3, r4, r5, lr}
 800b1b8:	4604      	mov	r4, r0
 800b1ba:	460d      	mov	r5, r1
 800b1bc:	d904      	bls.n	800b1c8 <_raise_r+0x14>
 800b1be:	2316      	movs	r3, #22
 800b1c0:	6003      	str	r3, [r0, #0]
 800b1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c6:	bd38      	pop	{r3, r4, r5, pc}
 800b1c8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1ca:	b112      	cbz	r2, 800b1d2 <_raise_r+0x1e>
 800b1cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1d0:	b94b      	cbnz	r3, 800b1e6 <_raise_r+0x32>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 f830 	bl	800b238 <_getpid_r>
 800b1d8:	462a      	mov	r2, r5
 800b1da:	4601      	mov	r1, r0
 800b1dc:	4620      	mov	r0, r4
 800b1de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1e2:	f000 b817 	b.w	800b214 <_kill_r>
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d00a      	beq.n	800b200 <_raise_r+0x4c>
 800b1ea:	1c59      	adds	r1, r3, #1
 800b1ec:	d103      	bne.n	800b1f6 <_raise_r+0x42>
 800b1ee:	2316      	movs	r3, #22
 800b1f0:	6003      	str	r3, [r0, #0]
 800b1f2:	2001      	movs	r0, #1
 800b1f4:	e7e7      	b.n	800b1c6 <_raise_r+0x12>
 800b1f6:	2400      	movs	r4, #0
 800b1f8:	4628      	mov	r0, r5
 800b1fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1fe:	4798      	blx	r3
 800b200:	2000      	movs	r0, #0
 800b202:	e7e0      	b.n	800b1c6 <_raise_r+0x12>

0800b204 <raise>:
 800b204:	4b02      	ldr	r3, [pc, #8]	; (800b210 <raise+0xc>)
 800b206:	4601      	mov	r1, r0
 800b208:	6818      	ldr	r0, [r3, #0]
 800b20a:	f7ff bfd3 	b.w	800b1b4 <_raise_r>
 800b20e:	bf00      	nop
 800b210:	20000078 	.word	0x20000078

0800b214 <_kill_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	2300      	movs	r3, #0
 800b218:	4d06      	ldr	r5, [pc, #24]	; (800b234 <_kill_r+0x20>)
 800b21a:	4604      	mov	r4, r0
 800b21c:	4608      	mov	r0, r1
 800b21e:	4611      	mov	r1, r2
 800b220:	602b      	str	r3, [r5, #0]
 800b222:	f7f6 fd1a 	bl	8001c5a <_kill>
 800b226:	1c43      	adds	r3, r0, #1
 800b228:	d102      	bne.n	800b230 <_kill_r+0x1c>
 800b22a:	682b      	ldr	r3, [r5, #0]
 800b22c:	b103      	cbz	r3, 800b230 <_kill_r+0x1c>
 800b22e:	6023      	str	r3, [r4, #0]
 800b230:	bd38      	pop	{r3, r4, r5, pc}
 800b232:	bf00      	nop
 800b234:	20001e34 	.word	0x20001e34

0800b238 <_getpid_r>:
 800b238:	f7f6 bd08 	b.w	8001c4c <_getpid>

0800b23c <_init>:
 800b23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23e:	bf00      	nop
 800b240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b242:	bc08      	pop	{r3}
 800b244:	469e      	mov	lr, r3
 800b246:	4770      	bx	lr

0800b248 <_fini>:
 800b248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b24a:	bf00      	nop
 800b24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b24e:	bc08      	pop	{r3}
 800b250:	469e      	mov	lr, r3
 800b252:	4770      	bx	lr
