From 79b8eb113d51ae924bd94d2778f0161986ed1fcd Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Date: Tue, 30 Jan 2018 10:52:32 +0200
Subject: [PATCH] pci-layerscape: Fixed up register and bit naming convention
 for DBI writes

Signed-off-by: nxa15299 <Heinz.Wrobel@nxp.com>
Signed-off-by: Catalin Udma <catalin-dan.udma@nxp.com>
---
 drivers/pci/host/pci-layerscape.c | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/drivers/pci/host/pci-layerscape.c b/drivers/pci/host/pci-layerscape.c
index 2da7ce1..2d283ea 100644
--- a/drivers/pci/host/pci-layerscape.c
+++ b/drivers/pci/host/pci-layerscape.c
@@ -35,7 +35,8 @@
 #define PCIE_STRFMR1		0x71c /* Symbol Timer & Filter Mask Register1 */
 #define PCIE_ABSERR		0x8d0 /* Bridge Slave Error Response Register */
 #define PCIE_ABSERR_SETTING	0x9401 /* Forward error of non-posted request */
-#define PCIE_DBI_RO_WR_EN	0x8bc /* DBI Read-Only Write Enable Register */
+#define PCIE_MISC_CONTROL_1_OFF        0x8bc /* DBI Read-Only Write Enable Register */
+#define PCIE_DBI_RO_WR_EN              (0x1 << 0) /* DBI Read-Only Write Enable Bit */
 
 #define PCIE_IATU_NUM		6
 
@@ -166,11 +167,11 @@ static void ls_pcie_host_init(struct pcie_port *pp)
 {
 	struct ls_pcie *pcie = to_ls_pcie(pp);
 
-	iowrite32(1, pcie->pp.dbi_base + PCIE_DBI_RO_WR_EN);
+	iowrite32(PCIE_DBI_RO_WR_EN, pcie->pp.dbi_base + PCIE_MISC_CONTROL_1_OFF);
 	ls_pcie_fix_class(pcie);
 	ls_pcie_clear_multifunction(pcie);
 	ls_pcie_drop_msg_tlp(pcie);
-	iowrite32(0, pcie->pp.dbi_base + PCIE_DBI_RO_WR_EN);
+	iowrite32(0, pcie->pp.dbi_base + PCIE_MISC_CONTROL_1_OFF);
 
 	ls_pcie_disable_outbound_atus(pcie);
 	ls_pcie_fix_error_response(pcie);
-- 
2.7.4

