$date
	Tue Dec  9 16:58:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module conditional_operator_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
1!
$end
#10
