`timescale 1ns / 1ps

module Data_Packer (
    input  wire       clk,
    input  wire       rst_n,

    // 来自 FIR 滤波器的输入接口 (假设截断到了 8-bit 以匹配字节流)
    input  wire [7:0] fir_data,
    input  wire       fir_valid,

    // 发往 DMA 的 AXI-Stream 主机接口 (8-bit 宽度，完美对齐字节)
    output reg  [7:0] m_axis_tdata,
    output reg        m_axis_tvalid,
    output reg        m_axis_tlast,
    input  wire       m_axis_tready     // 暂不考虑背压，假设 DMA 永远准备好接收
);

    // --- 状态机状态定义 ---
    localparam STATE_IDLE    = 3'd0;
    localparam STATE_HEADER  = 3'd1;
    localparam STATE_DATA    = 3'd2;
    localparam STATE_PADDING = 3'd3;
    localparam STATE_DONE    = 3'd4;

    reg [2:0] current_state;
    reg [2:0] next_state;

    // --- 计数器定义 ---
    reg [11:0] byte_cnt; // 用于记录当前状态发送了多少字节

    // --- 内部控制寄存器（可由控制总线更新，此处演示写死） ---
    reg [7:0]  reg_board_id = 8'h01; // 板卡 ID
    reg [32:0] reg_frame_id = 32'h0; // 帧 ID，每发完一包自增

    // 状态机第一段：同步时序状态转移
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= STATE_IDLE;
        else
            current_state <= next_state;
    end

    // 状态机第二段：组合逻辑状态跳转条件
    always @(*) begin
        next_state = current_state;
        case (current_state)
            STATE_IDLE: begin
                // 当 FIR 有有效数据进来时，触发启动一包的发送
                if (fir_valid)
                    next_state = STATE_HEADER;
            end
            STATE_HEADER: begin
                // 包头固定 52 字节
                if (byte_cnt == 12'd51)
                    next_state = STATE_DATA;
            end
            STATE_DATA: begin
                // 数据区固定 896 字节
                if (byte_cnt == 12'd895)
                    next_state = STATE_PADDING;
            end
            STATE_PADDING: begin
                // 填充区固定 76 字节 (52 + 896 + 76 = 1024)
                if (byte_cnt == 12'd75)
                    next_state = STATE_DONE;
            end
            STATE_DONE: begin
                next_state = STATE_IDLE;
            end
            default: next_state = STATE_IDLE;
        endcase
    end

    // 状态机第三段：时序逻辑输出赋值
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            m_axis_tdata  <= 8'h0;
            m_axis_tvalid <= 1'b0;
            m_axis_tlast  <= 1'b0;
            byte_cnt      <= 12'h0;
            reg_frame_id  <= 32'h0;
        end else begin
            case (current_state)
                STATE_IDLE: begin
                    m_axis_tvalid <= 1'b0;
                    m_axis_tlast  <= 1'b0;
                    byte_cnt      <= 12'h0;
                end

                STATE_HEADER: begin
                    m_axis_tvalid <= 1'b1;
                    byte_cnt      <= byte_cnt + 1'b1;
                    
                    // 根据字节计数器，精细拼接 52 字节包头
                    case (byte_cnt)
                        12'd0:   m_axis_tdata <= reg_board_id;            // Board ID (1字节)
                        // 帧 ID (4 字节，大端序发送)
                        12'd1:   m_axis_tdata <= reg_frame_id[31:24];
                        12'd2:   m_axis_tdata <= reg_frame_id[23:16];
                        12'd3:   m_axis_tdata <= reg_frame_id[15:8];
                        12'd4:   m_axis_tdata <= reg_frame_id[7:0];
                        // 其余 47 字节目前用不到，强行填充 0x00 兼容师兄的上位机
                        default: m_axis_tdata <= 8'h00; 
                    endcase
                    
                    // 状态即将跳转时，清空计数器给下一阶段用
                    if (next_state == STATE_DATA)
                        byte_cnt <= 12'h0;
                end

                STATE_DATA: begin
                    m_axis_tvalid <= 1'b1;
                    // 直接透传 FIR 滤波器计算出的包络数据
                    m_axis_tdata  <= fir_data; 
                    byte_cnt      <= byte_cnt + 1'b1;

                    if (next_state == STATE_PADDING)
                        byte_cnt <= 12'h0;
                end

                STATE_PADDING: begin
                    m_axis_tvalid <= 1'b1;
                    m_axis_tdata  <= 8'h00; // 强行填充 76 字节的 0
                    byte_cnt      <= byte_cnt + 1'b1;

                    if (next_state == STATE_DONE)
                        byte_cnt <= 12'h0;
                end

                STATE_DONE: begin
                    m_axis_tvalid <= 1'b1;
                    m_axis_tlast  <= 1'b1;   // 灵魂信号：拉高 TLAST 告知 DMA 结束
                    m_axis_tdata  <= 8'h00;
                    reg_frame_id  <= reg_frame_id + 1'b1; // 帧计数器自增
                    byte_cnt      <= 12'h0;
                end
            endcase
        end
    end

endmodule