#define HDMIRX_CKGEN_DRIVER_1_BASE 0x173E00
#define REG_0000_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x00)//0x173E_00h
    #define REG_0000_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0000_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0004_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x02)//0x173E_01h
    #define REG_0004_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S0_FF_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S0_FF_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S1_FF_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0004_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_FB_S1_FF_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0008_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x04)//0x173E_02h
    #define REG_0008_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_S0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_S0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_S1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0008_HDMIRX_CKGEN_DRIVER_1_REG_CKG_128FS_S1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_000C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x06)//0x173E_03h
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_216_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_216_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_256FS_S0_DRV_OV Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_256FS_S0_DRV_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_256FS_S1_DRV_OV Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_000C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_256FS_S1_DRV_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0010_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x08)//0x173E_04h
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_432_DRV_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_432_DRV_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_864_DRV_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_864_DRV_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_0_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0010_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_0_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0014_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x0a)//0x173E_05h
    #define REG_0014_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_0_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_0_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_1_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0014_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_1_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0018_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x0c)//0x173E_06h
    #define REG_0018_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CLK_DET_INNER_MISC_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S0_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S0_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0018_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S0_0_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_001C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x0e)//0x173E_07h
    #define REG_001C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S1_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S1_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S1_0_MUX_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0020_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x10)//0x173E_08h
    #define REG_0020_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_1_REG_CKG_CTS_SYNTH_S1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DSC_ENGINE_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0020_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DSC_ENGINE_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0024_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x12)//0x173E_09h
    #define REG_0024_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0024_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0028_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x14)//0x173E_0ah
    #define REG_0028_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_0_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_0_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0028_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_002C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x16)//0x173E_0bh
    #define REG_002C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S0_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_002C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0030_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x18)//0x173E_0ch
    #define REG_0030_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0030_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0034_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x1a)//0x173E_0dh
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_AUDIO_DRV_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_AUDIO_DRV_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_CM_DRV_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_CM_DRV_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_SMI_HDMIRX_DRV_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_SMI_HDMIRX_DRV_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_BUS_HDMIRX_DRV_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0034_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_BUS_HDMIRX_DRV_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0038_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x1c)//0x173E_0eh
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_HDMI_HDMIRX_DRV_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_HDMI_HDMIRX_DRV_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_NONPM_HDMIRX_DRV_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_MCU_NONPM_HDMIRX_DRV_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_DEBOUNCE_DRV_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_DEBOUNCE_DRV_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_DM_PRBS_DRV_OV Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0038_HDMIRX_CKGEN_DRIVER_1_REG_CKG_EARC_DM_PRBS_DRV_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_003C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x1e)//0x173E_0fh
    #define REG_003C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_LINK_DSCD_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_LINK_DSCD_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_TMDSPLL_DSCD_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_003C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_TMDSPLL_DSCD_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0040_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x20)//0x173E_10h
    #define REG_0040_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_XC_S0_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_XC_S0_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_XC_S1_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0040_HDMIRX_CKGEN_DRIVER_1_REG_CKG_PIX_XC_S1_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0044_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x22)//0x173E_11h
    #define REG_0044_HDMIRX_CKGEN_DRIVER_1_REG_CKG_R2_HDMI_DRV_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_1_REG_CKG_R2_HDMI_DRV_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TIMING_DET_DTOP_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0044_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TIMING_DET_DTOP_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0048_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x24)//0x173E_12h
    #define REG_0048_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S0_0_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S0_0_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S0_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0048_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S0_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_004C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x26)//0x173E_13h
    #define REG_004C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S1_0_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S1_0_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S1_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_004C_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_AUDIO_S1_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0050_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x28)//0x173E_14h
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_DSCD_DRV_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_TMDS_DSCD_DRV_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_XTAL_24_DRV_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_XTAL_24_DRV_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_XTAL_HDMI_12_DRV_OV Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0050_HDMIRX_CKGEN_DRIVER_1_REG_CKG_XTAL_HDMI_12_DRV_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0054_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x2a)//0x173E_15h
    #define REG_0054_HDMIRX_CKGEN_DRIVER_1_REG_CLK_128FS_S0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_1_REG_CLK_128FS_S1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_1_REG_CLK_216_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0054_HDMIRX_CKGEN_DRIVER_1_REG_CLK_432_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0058_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x2c)//0x173E_16h
    #define REG_0058_HDMIRX_CKGEN_DRIVER_1_REG_CLK_864_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_1_REG_CLK_CTS_SYNTH_S0_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_1_REG_CLK_CTS_SYNTH_S1_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0058_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DET_INNER_MISC_0_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_005C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x2e)//0x173E_17h
    #define REG_005C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DET_INNER_MISC_1_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DSCD_ENGINE_PH0_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_RD_S0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_005C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_RD_S1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0060_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x30)//0x173E_18h
    #define REG_0060_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_WR_S0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_WR_S1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_1_REG_CLK_LINK_DSCD_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0060_HDMIRX_CKGEN_DRIVER_1_REG_CLK_MCU_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0064_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x32)//0x173E_19h
    #define REG_0064_HDMIRX_CKGEN_DRIVER_1_REG_CLK_MCU_BUS_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_1_REG_CLK_MCU_HDMI_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_1_REG_CLK_MIU_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0064_HDMIRX_CKGEN_DRIVER_1_REG_CLK_PIX_TMDSPLL_DSCD_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0068_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x34)//0x173E_1ah
    #define REG_0068_HDMIRX_CKGEN_DRIVER_1_REG_CLK_PIX_XC_S0_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0068_HDMIRX_CKGEN_DRIVER_1_REG_CLK_PIX_XC_S1_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0068_HDMIRX_CKGEN_DRIVER_1_REG_CLK_R2_HDMI_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0068_HDMIRX_CKGEN_DRIVER_1_REG_CLK_RIU_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_006C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x36)//0x173E_1bh
    #define REG_006C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_RIU_HDMI_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_006C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_TIMING_DET_DTOP_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_006C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_TMDS_AUDIO_S0_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_006C_HDMIRX_CKGEN_DRIVER_1_REG_CLK_TMDS_AUDIO_S1_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0070_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x38)//0x173E_1ch
    #define REG_0070_HDMIRX_CKGEN_DRIVER_1_REG_CLK_TMDS_DSCD_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0070_HDMIRX_CKGEN_DRIVER_1_REG_CLK_XTAL_12_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0070_HDMIRX_CKGEN_DRIVER_1_REG_CLK_XTAL_24_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0070_HDMIRX_CKGEN_DRIVER_1_REG_EARC_AUDIO_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0074_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x3a)//0x173E_1dh
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EARC_CM_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EARC_DEBOUNCE_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EARC_DM_PRBS_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_CTS_SYNTH_S0_1ST_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_CTS_SYNTH_S0_2ND_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_CTS_SYNTH_S1_1ST_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0074_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_CTS_SYNTH_S1_2ND_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0078_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x3c)//0x173E_1eh
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DET_INNER_MISC_0_1ST_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DET_INNER_MISC_0_2ND_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DET_INNER_MISC_0_3RD_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DET_INNER_MISC_1_1ST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DET_INNER_MISC_1_2ND_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S0_1ST_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S0_2ND_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S1_1ST_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S1_2ND_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_LINK_DSCD_1ST_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_TMDSPLL_DSCD_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S0_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S0_2ND_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S0_3RD_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S1_1ST_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0078_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S1_2ND_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_007C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x3e)//0x173E_1fh
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_PIX_XC_S1_3RD_OVE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TIMING_DET_DTOP_1ST_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TIMING_DET_DTOP_2ND_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TIMING_DET_DTOP_3RD_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_AUDIO_S0_1ST_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_AUDIO_S0_2ND_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_AUDIO_S1_1ST_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_AUDIO_S1_2ND_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_DSCD_1ST_OVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_TMDS_DSCD_2ND_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_EARC_CM_1ST_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_EN_EARC_DEBOUNCE_1ST_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S02MAC_OV  Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S02MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S12MAC_OV  Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_007C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S12MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0080_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x40)//0x173E_20h
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S0_FF2MAC_OV  Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S0_FF2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S1_FF2MAC_OV  Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_FB_S1_FF2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_S02MAC_OV  Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_S02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_S12MAC_OV  Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_128FS_S12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_2162MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_2162MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_CTS_SYNTH_S02MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_CTS_SYNTH_S02MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_CTS_SYNTH_S12MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_CTS_SYNTH_S12MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DET_INNER_MISC_02MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0080_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DET_INNER_MISC_02MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0084_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x42)//0x173E_21h
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DET_INNER_MISC_12MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DET_INNER_MISC_12MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DSC_ENGINE2DSC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DSC_ENGINE2DSC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S02MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S02MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S12MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S12MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_LINK_DSCD2MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_LINK_DSCD2MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_MPLL_4322MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0084_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_MPLL_4322MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0088_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x44)//0x173E_22h
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_MPLL_8642PHY_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_MPLL_8642PHY_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_TMDSPLL_DSCD2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_TMDSPLL_DSCD2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_XC_S02MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_XC_S02MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_XC_S12MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_PIX_XC_S12MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_R2_HDMI2MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_R2_HDMI2MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TIMING_DET_DTOP2MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TIMING_DET_DTOP2MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_AUDIO_S02MAC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_AUDIO_S02MAC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_AUDIO_S12MAC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0088_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_AUDIO_S12MAC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_008C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x46)//0x173E_23h
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_DSCD2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_TMDS_DSCD2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_242HDMIRX_MBIST_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_242HDMIRX_MBIST_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_242MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_242MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_HDMI_122MAC_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_XTAL_HDMI_122MAC_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_AUDIO2EARC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_AUDIO2EARC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_CM2EARC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_CM2EARC_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_DEBOUNCE2EARC_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_DEBOUNCE2EARC_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_DM_PRBS2EARC_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_008C_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_EARC_DM_PRBS2EARC_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0090_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x48)//0x173E_24h
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_BUS2MAC_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_BUS2MAC_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_HDMI2MAC_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_HDMI2MAC_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_NONPM2MAC_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_MCU_NONPM2MAC_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_RIU_NONPM2RIU_DFT_HDMIRX_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_RIU_NONPM2RIU_DFT_HDMIRX_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_SMI2MAC_OV                      Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0090_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_SMI2MAC_OVE                      Fld(1,9,AC_MSKB1)//[9:9]
#define REG_0094_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x4a)//0x173E_25h
    #define REG_0094_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0098_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x4c)//0x173E_26h
    #define REG_0098_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_009C_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x4e)//0x173E_27h
    #define REG_009C_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x50)//0x173E_28h
    #define REG_00A0_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x52)//0x173E_29h
    #define REG_00A4_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x54)//0x173E_2ah
    #define REG_00A8_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x56)//0x173E_2bh
    #define REG_00AC_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_RD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x58)//0x173E_2ch
    #define REG_00B0_HDMIRX_CKGEN_DRIVER_1_REG_HDMIRX_CKGEN_DRIVER_RSV_RD_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x5a)//0x173E_2dh
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S2_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_RD_S2_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_0_DRV_OV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_00B4_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_0_DRV_OVE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_00B8_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x5c)//0x173E_2eh
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_1_DRV_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_1_DRV_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_DRV_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_CKG_DVI2MIU_WR_S2_DRV_OVE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S2_1ST_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00B8_HDMIRX_CKGEN_DRIVER_1_REG_EN_CLK_DVI2MIU_WR_S2_2ND_OVE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_00BC_HDMIRX_CKGEN_DRIVER_1 (HDMIRX_CKGEN_DRIVER_1_BASE + 0x5e)//0x173E_2fh
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_RD_S2_DIV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_CLK_DVI2MIU_WR_S2_DIV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S22MAC_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_RD_S22MAC_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S22MAC_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00BC_HDMIRX_CKGEN_DRIVER_1_REG_SW_EN_CLK_DVI2MIU_WR_S22MAC_OVE Fld(1,11,AC_MSKB1)//[11:11]
