Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Feb 21 15:07:37 2018
| Host         : DPS-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------+------------------+------------------+----------------+
|       Clock Signal      |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+----------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG          |                      |                  |                1 |              2 |
|  s_clk_sig_reg_n_0_BUFG |                      |                  |                5 |              6 |
|  CLK_IBUF_BUFG          | CPU/prog_rom_i/E[0]  |                  |                2 |              8 |
|  s_clk_sig_reg_n_0_BUFG | CPU/CU/E[0]          | CPU/CU/SR[0]     |                4 |             10 |
|  s_clk_sig_reg_n_0_BUFG | CPU/prog_rom_i/RF_WR |                  |                2 |             16 |
|  CLK_IBUF_BUFG          |                      | s_clk_sig        |                8 |             31 |
+-------------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


