INFO: [VRFC 10-163] Analyzing VHDL file "/home/rbonnet/Documents/4A/projet_info/ALU_8bits/ALU_8bits.srcs/sim_1/new/Test_ALU_8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_ALU_8bits'
