{
  "Top": "mm",
  "RtlTop": "mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "mm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "C": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_q0",
          "name": "C_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "A": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_address0",
          "name": "B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ce0",
          "name": "B_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_q0",
          "name": "B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "alpha": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "alpha",
          "name": "alpha",
          "usage": "data",
          "direction": "in"
        }]
    },
    "beta": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "beta",
          "name": "beta",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top mm -name mm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "11836339201"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mm",
    "Version": "1.0",
    "DisplayName": "Mm",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mm_A_buff.vhd",
      "impl\/vhdl\/mm_fadd_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/mm_fmul_32ns_32ns_32_5_max_dsp_1.vhd",
      "impl\/vhdl\/mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mm_A_buff.v",
      "impl\/verilog\/mm_fadd_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/mm_fmul_32ns_32ns_32_5_max_dsp_1.v",
      "impl\/verilog\/mm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mm_ap_fadd_8_full_dsp_32_ip.tcl",
      "impl\/misc\/mm_ap_fmul_3_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/mm.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/local-scratch\/localhome\/msa325\/ensc894\/lab3\/Optimized_4096\/mm.prj\/solution3\/.debug\/mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mm_ap_fadd_8_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_ap_fadd_8_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mm_ap_fmul_3_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_ap_fmul_3_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "alpha": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"alpha": "DATA"},
      "ports": ["alpha"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "alpha"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "B_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"B_address0": "DATA"},
      "ports": ["B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_q0": "DATA"},
      "ports": ["B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "beta": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"beta": "DATA"},
      "ports": ["beta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "beta"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_q0": "DATA"},
      "ports": ["C_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "C_address0": {
      "dir": "out",
      "width": "20"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "32"
    },
    "C_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address0": {
      "dir": "out",
      "width": "20"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_address0": {
      "dir": "out",
      "width": "20"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_q0": {
      "dir": "in",
      "width": "32"
    },
    "alpha": {
      "dir": "in",
      "width": "32"
    },
    "beta": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mm"},
    "Info": {"mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mm": {
        "Latency": {
          "LatencyBest": "11836339201",
          "LatencyAvg": "11836339201",
          "LatencyWorst": "11836339201",
          "PipelineII": "11836339202",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "3.212"
        },
        "Loops": [{
            "Name": "OUTER_LOOP",
            "TripCount": "1024",
            "Latency": "11836339200",
            "PipelineII": "",
            "PipelineDepth": "11558925",
            "Loops": [
              {
                "Name": "LOAD_LOOP_A",
                "TripCount": "1024",
                "Latency": "1025",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "LOAD_LOOP_C",
                "TripCount": "1024",
                "Latency": "1030",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "INNER_LOOP",
                "TripCount": "1024",
                "Latency": "11556864",
                "PipelineII": "",
                "PipelineDepth": "11286",
                "Loops": [
                  {
                    "Name": "LOAD_LOOP_B",
                    "TripCount": "1024",
                    "Latency": "1025",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  },
                  {
                    "Name": "COMPUTE_LOOP",
                    "TripCount": "1024",
                    "Latency": "9228",
                    "PipelineII": "9",
                    "PipelineDepth": "22"
                  },
                  {
                    "Name": "STORE_LOOP",
                    "TripCount": "1024",
                    "Latency": "1025",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  }
                ]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1274",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1162",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-15 01:04:14 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2.2"
  }
}
