sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../../project_tandem_1.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog"

verilog xil_defaultlib "glbl.v"

nosort
