# TCL File Generated by Component Editor 21.1
# Tue May 13 23:42:38 EDT 2025
# DO NOT MODIFY


# 
# camera "camera" v1.0
#  2025.05.13.23:42:38
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module camera
# 
set_module_property DESCRIPTION ""
set_module_property NAME camera
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME camera
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_assignment embeddedsw.dts.vendor "csee4840"
set_module_assignment embeddedsw.dts.name "camera"
set_module_assignment embeddedsw.dts.group "camera_input"


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL camera_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file camera_interface.sv SYSTEM_VERILOG PATH camera_interface.sv TOP_LEVEL_FILE
add_fileset_file clock_enable.sv SYSTEM_VERILOG PATH clock_enable.sv
add_fileset_file flipflip.sv SYSTEM_VERILOG PATH flipflip.sv
add_fileset_file my_dff_en.sv SYSTEM_VERILOG PATH my_dff_en.sv


# 
# parameters
# 


# 
# module assignments
# 
set_module_assignment embeddedsw.dts.group camera
set_module_assignment embeddedsw.dts.name camera
set_module_assignment embeddedsw.dts.vendor csee4840


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock pclk clk Input 1


# 
# connection point camera
# 
add_interface camera avalon_streaming start
set_interface_property camera associatedClock clock
set_interface_property camera associatedReset reset
set_interface_property camera dataBitsPerSymbol 8
set_interface_property camera errorDescriptor ""
set_interface_property camera firstSymbolInHighOrderBits true
set_interface_property camera maxChannel 0
set_interface_property camera readyLatency 0
set_interface_property camera ENABLED true
set_interface_property camera EXPORT_OF ""
set_interface_property camera PORT_NAME_MAP ""
set_interface_property camera CMSIS_SVD_VARIABLES ""
set_interface_property camera SVD_ADDRESS_GROUP ""

add_interface_port camera fifo_enable valid Output 1
add_interface_port camera wide_bit_out data Output 32


# 
# connection point camera_input
# 
add_interface camera_input conduit end
set_interface_property camera_input associatedClock clock
set_interface_property camera_input associatedReset reset
set_interface_property camera_input ENABLED true
set_interface_property camera_input EXPORT_OF ""
set_interface_property camera_input PORT_NAME_MAP ""
set_interface_property camera_input CMSIS_SVD_VARIABLES ""
set_interface_property camera_input SVD_ADDRESS_GROUP ""

add_interface_port camera_input href href Input 1
add_interface_port camera_input vsync vsync Input 1
add_interface_port camera_input d data Input 8
add_interface_port camera_input shutter_raw shutter_raw Input 1

