	component SoC1 is
		port (
			clk_clk            : in  std_logic := 'X'; -- clk
			reset_reset_n      : in  std_logic := 'X'; -- reset_n
			receive_req_export : in  std_logic := 'X'; -- export
			req_export         : out std_logic;        -- export
			receive_ack_export : in  std_logic := 'X'; -- export
			ack_export         : out std_logic         -- export
		);
	end component SoC1;

