
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b1b8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002804  0801b398  0801b398  0001c398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801db9c  0801db9c  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801db9c  0801db9c  0001eb9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dba4  0801dba4  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dba4  0801dba4  0001eba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dba8  0801dba8  0001eba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801dbac  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b78  20000368  0801df14  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee0  0801df14  0001fee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030340  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007e14  00000000  00000000  0004f6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025c8  00000000  00000000  000574f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cc6  00000000  00000000  00059ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fe81  00000000  00000000  0005b77e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003dc84  00000000  00000000  0008b5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e01a5  00000000  00000000  000c9283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9428  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aad0  00000000  00000000  001a946c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b3f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801b380 	.word	0x0801b380

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801b380 	.word	0x0801b380

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fed0 	bl	8002d00 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 ff8a 	bl	8002e80 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 f9cc 	bl	8003310 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fcd4 	bl	800392c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 f85b 	bl	8004050 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f003 f850 	bl	8004050 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fe9d 	bl	8002d40 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f99e 	bl	8003350 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f003 f857 	bl	80040d0 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f003 f850 	bl	80040d0 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 ff47 	bl	80191e2 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 ff54 	bl	8019216 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 f8b7 	bl	800253a <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f001 f899 	bl	800253a <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 ff4f 	bl	8019316 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f005 f808 	bl	8006498 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 f84b 	bl	800253a <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fe44 	bl	8004150 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 f99a 	bl	800381c <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fbcf 	bl	8003c8c <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f001 fdfc 	bl	80030ec <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f017 fe8b 	bl	8019216 <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fff7 	bl	8004514 <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 ffff 	bl	800256a <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 ffdd 	bl	800256a <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 ff66 	bl	8006498 <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f000 ffac 	bl	800256a <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 ff8b 	bl	800256a <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f017 fe45 	bl	8019316 <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fef5 	bl	8006498 <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f017 fe19 	bl	8019316 <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fddf 	bl	80042b4 <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 10;

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f001 f89a 	bl	8002858 <ssd1306_Init>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <display_Boot>:

void display_Boot(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800172e:	2000      	movs	r0, #0
 8001730:	f001 f8fc 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(10, 10);
 8001734:	210a      	movs	r1, #10
 8001736:	200a      	movs	r0, #10
 8001738:	f001 fa44 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <display_Boot+0x44>)
 800173e:	2201      	movs	r2, #1
 8001740:	9200      	str	r2, [sp, #0]
 8001742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001744:	480a      	ldr	r0, [pc, #40]	@ (8001770 <display_Boot+0x48>)
 8001746:	f001 fa17 	bl	8002b78 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 35);
 800174a:	2123      	movs	r1, #35	@ 0x23
 800174c:	2019      	movs	r0, #25
 800174e:	f001 fa39 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <display_Boot+0x4c>)
 8001754:	2201      	movs	r2, #1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <display_Boot+0x50>)
 800175c:	f001 fa0c 	bl	8002b78 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001760:	f001 f8fc 	bl	800295c <ssd1306_UpdateScreen>
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0801d398 	.word	0x0801d398
 8001770:	0801b398 	.word	0x0801b398
 8001774:	0801d38c 	.word	0x0801d38c
 8001778:	0801b3a4 	.word	0x0801b3a4

0800177c <display_StatusPage>:

void display_StatusPage(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b094      	sub	sp, #80	@ 0x50
 8001780:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001782:	4bc4      	ldr	r3, [pc, #784]	@ (8001a94 <display_StatusPage+0x318>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b0a      	cmp	r3, #10
 8001788:	f200 84b6 	bhi.w	80020f8 <display_StatusPage+0x97c>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <display_StatusPage+0x18>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017c1 	.word	0x080017c1
 8001798:	080018a7 	.word	0x080018a7
 800179c:	0800199d 	.word	0x0800199d
 80017a0:	08001ad9 	.word	0x08001ad9
 80017a4:	08001b53 	.word	0x08001b53
 80017a8:	08001be9 	.word	0x08001be9
 80017ac:	08001cbf 	.word	0x08001cbf
 80017b0:	08001e05 	.word	0x08001e05
 80017b4:	08001ebf 	.word	0x08001ebf
 80017b8:	08001f47 	.word	0x08001f47
 80017bc:	08002023 	.word	0x08002023
		case 0:
			ssd1306_Fill(Black);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f001 f8b3 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017c6:	2100      	movs	r1, #0
 80017c8:	2019      	movs	r0, #25
 80017ca:	f001 f9fb 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ce:	4bb2      	ldr	r3, [pc, #712]	@ (8001a98 <display_StatusPage+0x31c>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	9200      	str	r2, [sp, #0]
 80017d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d6:	48b1      	ldr	r0, [pc, #708]	@ (8001a9c <display_StatusPage+0x320>)
 80017d8:	f001 f9ce 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017dc:	2119      	movs	r1, #25
 80017de:	2002      	movs	r0, #2
 80017e0:	f001 f9f0 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017e4:	f004 fe4c 	bl	8006480 <modbusGetSlaveAddress>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461a      	mov	r2, r3
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	49ab      	ldr	r1, [pc, #684]	@ (8001aa0 <display_StatusPage+0x324>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f017 fc90 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4baa      	ldr	r3, [pc, #680]	@ (8001aa4 <display_StatusPage+0x328>)
 80017fa:	f107 0020 	add.w	r0, r7, #32
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f001 f9b8 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001808:	2128      	movs	r1, #40	@ 0x28
 800180a:	2002      	movs	r0, #2
 800180c:	f001 f9da 	bl	8002bc4 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001810:	f000 ffb4 	bl	800277c <INA226_ReadBusVoltage>
 8001814:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001818:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800181c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001828:	dd0a      	ble.n	8001840 <display_StatusPage+0xc4>
 800182a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800182c:	f7fe feb4 	bl	8000598 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	f107 0020 	add.w	r0, r7, #32
 8001838:	499b      	ldr	r1, [pc, #620]	@ (8001aa8 <display_StatusPage+0x32c>)
 800183a:	f017 fc6d 	bl	8019118 <siprintf>
 800183e:	e009      	b.n	8001854 <display_StatusPage+0xd8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001840:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001842:	f7fe fea9 	bl	8000598 <__aeabi_f2d>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	f107 0020 	add.w	r0, r7, #32
 800184e:	4997      	ldr	r1, [pc, #604]	@ (8001aac <display_StatusPage+0x330>)
 8001850:	f017 fc62 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001854:	4b93      	ldr	r3, [pc, #588]	@ (8001aa4 <display_StatusPage+0x328>)
 8001856:	f107 0020 	add.w	r0, r7, #32
 800185a:	2201      	movs	r2, #1
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001860:	f001 f98a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001864:	2137      	movs	r1, #55	@ 0x37
 8001866:	2002      	movs	r0, #2
 8001868:	f001 f9ac 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800186c:	f000 ffa6 	bl	80027bc <INA226_ReadCurrent>
 8001870:	eef0 7a40 	vmov.f32	s15, s0
 8001874:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001ab0 <display_StatusPage+0x334>
 8001878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187c:	ee17 0a90 	vmov	r0, s15
 8001880:	f7fe fe8a 	bl	8000598 <__aeabi_f2d>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	f107 0020 	add.w	r0, r7, #32
 800188c:	4989      	ldr	r1, [pc, #548]	@ (8001ab4 <display_StatusPage+0x338>)
 800188e:	f017 fc43 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001892:	4b84      	ldr	r3, [pc, #528]	@ (8001aa4 <display_StatusPage+0x328>)
 8001894:	f107 0020 	add.w	r0, r7, #32
 8001898:	2201      	movs	r2, #1
 800189a:	9200      	str	r2, [sp, #0]
 800189c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189e:	f001 f96b 	bl	8002b78 <ssd1306_WriteString>
			break;
 80018a2:	f000 bc29 	b.w	80020f8 <display_StatusPage+0x97c>
		case 1:
			ssd1306_Fill(Black);
 80018a6:	2000      	movs	r0, #0
 80018a8:	f001 f840 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80018ac:	2100      	movs	r1, #0
 80018ae:	201e      	movs	r0, #30
 80018b0:	f001 f988 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80018b4:	4b78      	ldr	r3, [pc, #480]	@ (8001a98 <display_StatusPage+0x31c>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	9200      	str	r2, [sp, #0]
 80018ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018bc:	487e      	ldr	r0, [pc, #504]	@ (8001ab8 <display_StatusPage+0x33c>)
 80018be:	f001 f95b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018c2:	2119      	movs	r1, #25
 80018c4:	2002      	movs	r0, #2
 80018c6:	f001 f97d 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018ca:	2000      	movs	r0, #0
 80018cc:	f001 fa18 	bl	8002d00 <io_coil_read>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <display_StatusPage+0x15e>
 80018d6:	4a79      	ldr	r2, [pc, #484]	@ (8001abc <display_StatusPage+0x340>)
 80018d8:	e000      	b.n	80018dc <display_StatusPage+0x160>
 80018da:	4a79      	ldr	r2, [pc, #484]	@ (8001ac0 <display_StatusPage+0x344>)
 80018dc:	f107 0320 	add.w	r3, r7, #32
 80018e0:	4978      	ldr	r1, [pc, #480]	@ (8001ac4 <display_StatusPage+0x348>)
 80018e2:	4618      	mov	r0, r3
 80018e4:	f017 fc18 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018e8:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa4 <display_StatusPage+0x328>)
 80018ea:	f107 0020 	add.w	r0, r7, #32
 80018ee:	2201      	movs	r2, #1
 80018f0:	9200      	str	r2, [sp, #0]
 80018f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018f4:	f001 f940 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018f8:	2128      	movs	r1, #40	@ 0x28
 80018fa:	2002      	movs	r0, #2
 80018fc:	f001 f962 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001900:	2001      	movs	r0, #1
 8001902:	f001 f9fd 	bl	8002d00 <io_coil_read>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <display_StatusPage+0x194>
 800190c:	4a6b      	ldr	r2, [pc, #428]	@ (8001abc <display_StatusPage+0x340>)
 800190e:	e000      	b.n	8001912 <display_StatusPage+0x196>
 8001910:	4a6b      	ldr	r2, [pc, #428]	@ (8001ac0 <display_StatusPage+0x344>)
 8001912:	f107 0320 	add.w	r3, r7, #32
 8001916:	496c      	ldr	r1, [pc, #432]	@ (8001ac8 <display_StatusPage+0x34c>)
 8001918:	4618      	mov	r0, r3
 800191a:	f017 fbfd 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800191e:	4b61      	ldr	r3, [pc, #388]	@ (8001aa4 <display_StatusPage+0x328>)
 8001920:	f107 0020 	add.w	r0, r7, #32
 8001924:	2201      	movs	r2, #1
 8001926:	9200      	str	r2, [sp, #0]
 8001928:	cb0e      	ldmia	r3, {r1, r2, r3}
 800192a:	f001 f925 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800192e:	2119      	movs	r1, #25
 8001930:	203c      	movs	r0, #60	@ 0x3c
 8001932:	f001 f947 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001936:	2002      	movs	r0, #2
 8001938:	f001 f9e2 	bl	8002d00 <io_coil_read>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <display_StatusPage+0x1ca>
 8001942:	4a5e      	ldr	r2, [pc, #376]	@ (8001abc <display_StatusPage+0x340>)
 8001944:	e000      	b.n	8001948 <display_StatusPage+0x1cc>
 8001946:	4a5e      	ldr	r2, [pc, #376]	@ (8001ac0 <display_StatusPage+0x344>)
 8001948:	f107 0320 	add.w	r3, r7, #32
 800194c:	495f      	ldr	r1, [pc, #380]	@ (8001acc <display_StatusPage+0x350>)
 800194e:	4618      	mov	r0, r3
 8001950:	f017 fbe2 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001954:	4b53      	ldr	r3, [pc, #332]	@ (8001aa4 <display_StatusPage+0x328>)
 8001956:	f107 0020 	add.w	r0, r7, #32
 800195a:	2201      	movs	r2, #1
 800195c:	9200      	str	r2, [sp, #0]
 800195e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001960:	f001 f90a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001964:	2128      	movs	r1, #40	@ 0x28
 8001966:	203c      	movs	r0, #60	@ 0x3c
 8001968:	f001 f92c 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800196c:	2003      	movs	r0, #3
 800196e:	f001 f9c7 	bl	8002d00 <io_coil_read>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <display_StatusPage+0x200>
 8001978:	4a50      	ldr	r2, [pc, #320]	@ (8001abc <display_StatusPage+0x340>)
 800197a:	e000      	b.n	800197e <display_StatusPage+0x202>
 800197c:	4a50      	ldr	r2, [pc, #320]	@ (8001ac0 <display_StatusPage+0x344>)
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	4953      	ldr	r1, [pc, #332]	@ (8001ad0 <display_StatusPage+0x354>)
 8001984:	4618      	mov	r0, r3
 8001986:	f017 fbc7 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800198a:	4b46      	ldr	r3, [pc, #280]	@ (8001aa4 <display_StatusPage+0x328>)
 800198c:	f107 0020 	add.w	r0, r7, #32
 8001990:	2201      	movs	r2, #1
 8001992:	9200      	str	r2, [sp, #0]
 8001994:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001996:	f001 f8ef 	bl	8002b78 <ssd1306_WriteString>
			break;
 800199a:	e3ad      	b.n	80020f8 <display_StatusPage+0x97c>
		case 2:
			ssd1306_Fill(Black);
 800199c:	2000      	movs	r0, #0
 800199e:	f000 ffc5 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80019a2:	2100      	movs	r1, #0
 80019a4:	2004      	movs	r0, #4
 80019a6:	f001 f90d 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80019aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <display_StatusPage+0x31c>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	9200      	str	r2, [sp, #0]
 80019b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b2:	4848      	ldr	r0, [pc, #288]	@ (8001ad4 <display_StatusPage+0x358>)
 80019b4:	f001 f8e0 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019b8:	2119      	movs	r1, #25
 80019ba:	2002      	movs	r0, #2
 80019bc:	f001 f902 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019c0:	2000      	movs	r0, #0
 80019c2:	f001 fa5d 	bl	8002e80 <io_discrete_in_read>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <display_StatusPage+0x254>
 80019cc:	4a3b      	ldr	r2, [pc, #236]	@ (8001abc <display_StatusPage+0x340>)
 80019ce:	e000      	b.n	80019d2 <display_StatusPage+0x256>
 80019d0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ac0 <display_StatusPage+0x344>)
 80019d2:	f107 0320 	add.w	r3, r7, #32
 80019d6:	493b      	ldr	r1, [pc, #236]	@ (8001ac4 <display_StatusPage+0x348>)
 80019d8:	4618      	mov	r0, r3
 80019da:	f017 fb9d 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019de:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <display_StatusPage+0x328>)
 80019e0:	f107 0020 	add.w	r0, r7, #32
 80019e4:	2201      	movs	r2, #1
 80019e6:	9200      	str	r2, [sp, #0]
 80019e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ea:	f001 f8c5 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019ee:	2128      	movs	r1, #40	@ 0x28
 80019f0:	2002      	movs	r0, #2
 80019f2:	f001 f8e7 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019f6:	2001      	movs	r0, #1
 80019f8:	f001 fa42 	bl	8002e80 <io_discrete_in_read>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <display_StatusPage+0x28a>
 8001a02:	4a2e      	ldr	r2, [pc, #184]	@ (8001abc <display_StatusPage+0x340>)
 8001a04:	e000      	b.n	8001a08 <display_StatusPage+0x28c>
 8001a06:	4a2e      	ldr	r2, [pc, #184]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	492e      	ldr	r1, [pc, #184]	@ (8001ac8 <display_StatusPage+0x34c>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f017 fb82 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a14:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a16:	f107 0020 	add.w	r0, r7, #32
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	9200      	str	r2, [sp, #0]
 8001a1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a20:	f001 f8aa 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a24:	2119      	movs	r1, #25
 8001a26:	203c      	movs	r0, #60	@ 0x3c
 8001a28:	f001 f8cc 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f001 fa27 	bl	8002e80 <io_discrete_in_read>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <display_StatusPage+0x2c0>
 8001a38:	4a20      	ldr	r2, [pc, #128]	@ (8001abc <display_StatusPage+0x340>)
 8001a3a:	e000      	b.n	8001a3e <display_StatusPage+0x2c2>
 8001a3c:	4a20      	ldr	r2, [pc, #128]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	4922      	ldr	r1, [pc, #136]	@ (8001acc <display_StatusPage+0x350>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f017 fb67 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a4a:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a4c:	f107 0020 	add.w	r0, r7, #32
 8001a50:	2201      	movs	r2, #1
 8001a52:	9200      	str	r2, [sp, #0]
 8001a54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a56:	f001 f88f 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a5a:	2128      	movs	r1, #40	@ 0x28
 8001a5c:	203c      	movs	r0, #60	@ 0x3c
 8001a5e:	f001 f8b1 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a62:	2003      	movs	r0, #3
 8001a64:	f001 fa0c 	bl	8002e80 <io_discrete_in_read>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <display_StatusPage+0x2f6>
 8001a6e:	4a13      	ldr	r2, [pc, #76]	@ (8001abc <display_StatusPage+0x340>)
 8001a70:	e000      	b.n	8001a74 <display_StatusPage+0x2f8>
 8001a72:	4a13      	ldr	r2, [pc, #76]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	4915      	ldr	r1, [pc, #84]	@ (8001ad0 <display_StatusPage+0x354>)
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f017 fb4c 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a80:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a82:	f107 0020 	add.w	r0, r7, #32
 8001a86:	2201      	movs	r2, #1
 8001a88:	9200      	str	r2, [sp, #0]
 8001a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8c:	f001 f874 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001a90:	e332      	b.n	80020f8 <display_StatusPage+0x97c>
 8001a92:	bf00      	nop
 8001a94:	20000646 	.word	0x20000646
 8001a98:	0801d398 	.word	0x0801d398
 8001a9c:	0801b3b0 	.word	0x0801b3b0
 8001aa0:	0801b3b8 	.word	0x0801b3b8
 8001aa4:	0801d380 	.word	0x0801d380
 8001aa8:	0801b3cc 	.word	0x0801b3cc
 8001aac:	0801b3dc 	.word	0x0801b3dc
 8001ab0:	447a0000 	.word	0x447a0000
 8001ab4:	0801b3ec 	.word	0x0801b3ec
 8001ab8:	0801b3fc 	.word	0x0801b3fc
 8001abc:	0801b404 	.word	0x0801b404
 8001ac0:	0801b408 	.word	0x0801b408
 8001ac4:	0801b40c 	.word	0x0801b40c
 8001ac8:	0801b414 	.word	0x0801b414
 8001acc:	0801b41c 	.word	0x0801b41c
 8001ad0:	0801b424 	.word	0x0801b424
 8001ad4:	0801b42c 	.word	0x0801b42c
		case 3:
			ssd1306_Fill(Black);
 8001ad8:	2000      	movs	r0, #0
 8001ada:	f000 ff27 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	f001 f86f 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ae6:	4bb9      	ldr	r3, [pc, #740]	@ (8001dcc <display_StatusPage+0x650>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	9200      	str	r2, [sp, #0]
 8001aec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aee:	48b8      	ldr	r0, [pc, #736]	@ (8001dd0 <display_StatusPage+0x654>)
 8001af0:	f001 f842 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001af4:	2119      	movs	r1, #25
 8001af6:	2002      	movs	r0, #2
 8001af8:	f001 f864 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001afc:	2000      	movs	r0, #0
 8001afe:	f001 fc07 	bl	8003310 <io_holding_reg_read>
 8001b02:	4603      	mov	r3, r0
 8001b04:	461a      	mov	r2, r3
 8001b06:	f107 0320 	add.w	r3, r7, #32
 8001b0a:	49b2      	ldr	r1, [pc, #712]	@ (8001dd4 <display_StatusPage+0x658>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f017 fb03 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b12:	4bb1      	ldr	r3, [pc, #708]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b14:	f107 0020 	add.w	r0, r7, #32
 8001b18:	2201      	movs	r2, #1
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1e:	f001 f82b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b22:	2128      	movs	r1, #40	@ 0x28
 8001b24:	2002      	movs	r0, #2
 8001b26:	f001 f84d 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	f001 fbf0 	bl	8003310 <io_holding_reg_read>
 8001b30:	4603      	mov	r3, r0
 8001b32:	461a      	mov	r2, r3
 8001b34:	f107 0320 	add.w	r3, r7, #32
 8001b38:	49a8      	ldr	r1, [pc, #672]	@ (8001ddc <display_StatusPage+0x660>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f017 faec 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b40:	4ba5      	ldr	r3, [pc, #660]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b42:	f107 0020 	add.w	r0, r7, #32
 8001b46:	2201      	movs	r2, #1
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4c:	f001 f814 	bl	8002b78 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b50:	e2d2      	b.n	80020f8 <display_StatusPage+0x97c>
		case 4:
			ssd1306_Fill(Black);
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 feea 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f001 f832 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b60:	4b9a      	ldr	r3, [pc, #616]	@ (8001dcc <display_StatusPage+0x650>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	9200      	str	r2, [sp, #0]
 8001b66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b68:	4899      	ldr	r0, [pc, #612]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b6a:	f001 f805 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b6e:	2119      	movs	r1, #25
 8001b70:	2002      	movs	r0, #2
 8001b72:	f001 f827 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b76:	f107 031f 	add.w	r3, r7, #31
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f001 fca9 	bl	80034d4 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b82:	7ffb      	ldrb	r3, [r7, #31]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <display_StatusPage+0x410>
 8001b88:	4a95      	ldr	r2, [pc, #596]	@ (8001de0 <display_StatusPage+0x664>)
 8001b8a:	e000      	b.n	8001b8e <display_StatusPage+0x412>
 8001b8c:	4a95      	ldr	r2, [pc, #596]	@ (8001de4 <display_StatusPage+0x668>)
 8001b8e:	f107 0320 	add.w	r3, r7, #32
 8001b92:	4995      	ldr	r1, [pc, #596]	@ (8001de8 <display_StatusPage+0x66c>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f017 fabf 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b9a:	4b8f      	ldr	r3, [pc, #572]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b9c:	f107 0020 	add.w	r0, r7, #32
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	9200      	str	r2, [sp, #0]
 8001ba4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ba6:	f000 ffe7 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001baa:	2128      	movs	r1, #40	@ 0x28
 8001bac:	2002      	movs	r0, #2
 8001bae:	f001 f809 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001bb2:	f107 031e 	add.w	r3, r7, #30
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	2001      	movs	r0, #1
 8001bba:	f001 fc8b 	bl	80034d4 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001bbe:	7fbb      	ldrb	r3, [r7, #30]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <display_StatusPage+0x44c>
 8001bc4:	4a86      	ldr	r2, [pc, #536]	@ (8001de0 <display_StatusPage+0x664>)
 8001bc6:	e000      	b.n	8001bca <display_StatusPage+0x44e>
 8001bc8:	4a86      	ldr	r2, [pc, #536]	@ (8001de4 <display_StatusPage+0x668>)
 8001bca:	f107 0320 	add.w	r3, r7, #32
 8001bce:	4987      	ldr	r1, [pc, #540]	@ (8001dec <display_StatusPage+0x670>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f017 faa1 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bd6:	4b80      	ldr	r3, [pc, #512]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001bd8:	f107 0020 	add.w	r0, r7, #32
 8001bdc:	2201      	movs	r2, #1
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be2:	f000 ffc9 	bl	8002b78 <ssd1306_WriteString>

			break;
 8001be6:	e287      	b.n	80020f8 <display_StatusPage+0x97c>
		case 5:
			ssd1306_Fill(Black);
 8001be8:	2000      	movs	r0, #0
 8001bea:	f000 fe9f 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bee:	2100      	movs	r1, #0
 8001bf0:	200c      	movs	r0, #12
 8001bf2:	f000 ffe7 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bf6:	4b75      	ldr	r3, [pc, #468]	@ (8001dcc <display_StatusPage+0x650>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	9200      	str	r2, [sp, #0]
 8001bfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfe:	487c      	ldr	r0, [pc, #496]	@ (8001df0 <display_StatusPage+0x674>)
 8001c00:	f000 ffba 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001c04:	2119      	movs	r1, #25
 8001c06:	2002      	movs	r0, #2
 8001c08:	f000 ffdc 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f001 fe8d 	bl	800392c <io_input_reg_read>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461a      	mov	r2, r3
 8001c16:	f107 0320 	add.w	r3, r7, #32
 8001c1a:	496e      	ldr	r1, [pc, #440]	@ (8001dd4 <display_StatusPage+0x658>)
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f017 fa7b 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c22:	4b6d      	ldr	r3, [pc, #436]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c24:	f107 0020 	add.w	r0, r7, #32
 8001c28:	2201      	movs	r2, #1
 8001c2a:	9200      	str	r2, [sp, #0]
 8001c2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c2e:	f000 ffa3 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c32:	2128      	movs	r1, #40	@ 0x28
 8001c34:	2002      	movs	r0, #2
 8001c36:	f000 ffc5 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f001 fe76 	bl	800392c <io_input_reg_read>
 8001c40:	4603      	mov	r3, r0
 8001c42:	461a      	mov	r2, r3
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	4964      	ldr	r1, [pc, #400]	@ (8001ddc <display_StatusPage+0x660>)
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f017 fa64 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c50:	4b61      	ldr	r3, [pc, #388]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c52:	f107 0020 	add.w	r0, r7, #32
 8001c56:	2201      	movs	r2, #1
 8001c58:	9200      	str	r2, [sp, #0]
 8001c5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c5c:	f000 ff8c 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c60:	2119      	movs	r1, #25
 8001c62:	203c      	movs	r0, #60	@ 0x3c
 8001c64:	f000 ffae 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c68:	2002      	movs	r0, #2
 8001c6a:	f001 fe5f 	bl	800392c <io_input_reg_read>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	f107 0320 	add.w	r3, r7, #32
 8001c76:	495f      	ldr	r1, [pc, #380]	@ (8001df4 <display_StatusPage+0x678>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f017 fa4d 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c7e:	4b56      	ldr	r3, [pc, #344]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c80:	f107 0020 	add.w	r0, r7, #32
 8001c84:	2201      	movs	r2, #1
 8001c86:	9200      	str	r2, [sp, #0]
 8001c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c8a:	f000 ff75 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c8e:	2128      	movs	r1, #40	@ 0x28
 8001c90:	203c      	movs	r0, #60	@ 0x3c
 8001c92:	f000 ff97 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c96:	2003      	movs	r0, #3
 8001c98:	f001 fe48 	bl	800392c <io_input_reg_read>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	f107 0320 	add.w	r3, r7, #32
 8001ca4:	4954      	ldr	r1, [pc, #336]	@ (8001df8 <display_StatusPage+0x67c>)
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f017 fa36 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cac:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001cae:	f107 0020 	add.w	r0, r7, #32
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	f000 ff5e 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001cbc:	e21c      	b.n	80020f8 <display_StatusPage+0x97c>
		case 6:
			ssd1306_Fill(Black);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f000 fe34 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	200c      	movs	r0, #12
 8001cc8:	f000 ff7c 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8001dcc <display_StatusPage+0x650>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	9200      	str	r2, [sp, #0]
 8001cd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd4:	4846      	ldr	r0, [pc, #280]	@ (8001df0 <display_StatusPage+0x674>)
 8001cd6:	f000 ff4f 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cda:	2119      	movs	r1, #25
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f000 ff71 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001ce2:	f107 031d 	add.w	r3, r7, #29
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f001 feeb 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001cee:	7f7b      	ldrb	r3, [r7, #29]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <display_StatusPage+0x57c>
 8001cf4:	4a3a      	ldr	r2, [pc, #232]	@ (8001de0 <display_StatusPage+0x664>)
 8001cf6:	e000      	b.n	8001cfa <display_StatusPage+0x57e>
 8001cf8:	4a3a      	ldr	r2, [pc, #232]	@ (8001de4 <display_StatusPage+0x668>)
 8001cfa:	f107 0320 	add.w	r3, r7, #32
 8001cfe:	493a      	ldr	r1, [pc, #232]	@ (8001de8 <display_StatusPage+0x66c>)
 8001d00:	4618      	mov	r0, r3
 8001d02:	f017 fa09 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d06:	4b34      	ldr	r3, [pc, #208]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d08:	f107 0020 	add.w	r0, r7, #32
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d12:	f000 ff31 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d16:	2128      	movs	r1, #40	@ 0x28
 8001d18:	2002      	movs	r0, #2
 8001d1a:	f000 ff53 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d1e:	f107 031c 	add.w	r3, r7, #28
 8001d22:	4619      	mov	r1, r3
 8001d24:	2001      	movs	r0, #1
 8001d26:	f001 fecd 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d2a:	7f3b      	ldrb	r3, [r7, #28]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <display_StatusPage+0x5b8>
 8001d30:	4a2b      	ldr	r2, [pc, #172]	@ (8001de0 <display_StatusPage+0x664>)
 8001d32:	e000      	b.n	8001d36 <display_StatusPage+0x5ba>
 8001d34:	4a2b      	ldr	r2, [pc, #172]	@ (8001de4 <display_StatusPage+0x668>)
 8001d36:	f107 0320 	add.w	r3, r7, #32
 8001d3a:	492c      	ldr	r1, [pc, #176]	@ (8001dec <display_StatusPage+0x670>)
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f017 f9eb 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d42:	4b25      	ldr	r3, [pc, #148]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d44:	f107 0020 	add.w	r0, r7, #32
 8001d48:	2201      	movs	r2, #1
 8001d4a:	9200      	str	r2, [sp, #0]
 8001d4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d4e:	f000 ff13 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d52:	2119      	movs	r1, #25
 8001d54:	203c      	movs	r0, #60	@ 0x3c
 8001d56:	f000 ff35 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d5a:	f107 031b 	add.w	r3, r7, #27
 8001d5e:	4619      	mov	r1, r3
 8001d60:	2002      	movs	r0, #2
 8001d62:	f001 feaf 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d66:	7efb      	ldrb	r3, [r7, #27]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <display_StatusPage+0x5f4>
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <display_StatusPage+0x664>)
 8001d6e:	e000      	b.n	8001d72 <display_StatusPage+0x5f6>
 8001d70:	4a1c      	ldr	r2, [pc, #112]	@ (8001de4 <display_StatusPage+0x668>)
 8001d72:	f107 0320 	add.w	r3, r7, #32
 8001d76:	4921      	ldr	r1, [pc, #132]	@ (8001dfc <display_StatusPage+0x680>)
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f017 f9cd 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d7e:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d80:	f107 0020 	add.w	r0, r7, #32
 8001d84:	2201      	movs	r2, #1
 8001d86:	9200      	str	r2, [sp, #0]
 8001d88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d8a:	f000 fef5 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d8e:	2128      	movs	r1, #40	@ 0x28
 8001d90:	203c      	movs	r0, #60	@ 0x3c
 8001d92:	f000 ff17 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d96:	f107 031a 	add.w	r3, r7, #26
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	2003      	movs	r0, #3
 8001d9e:	f001 fe91 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001da2:	7ebb      	ldrb	r3, [r7, #26]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d101      	bne.n	8001dac <display_StatusPage+0x630>
 8001da8:	4a0d      	ldr	r2, [pc, #52]	@ (8001de0 <display_StatusPage+0x664>)
 8001daa:	e000      	b.n	8001dae <display_StatusPage+0x632>
 8001dac:	4a0d      	ldr	r2, [pc, #52]	@ (8001de4 <display_StatusPage+0x668>)
 8001dae:	f107 0320 	add.w	r3, r7, #32
 8001db2:	4913      	ldr	r1, [pc, #76]	@ (8001e00 <display_StatusPage+0x684>)
 8001db4:	4618      	mov	r0, r3
 8001db6:	f017 f9af 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001dbc:	f107 0020 	add.w	r0, r7, #32
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	9200      	str	r2, [sp, #0]
 8001dc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc6:	f000 fed7 	bl	8002b78 <ssd1306_WriteString>

			break;
 8001dca:	e195      	b.n	80020f8 <display_StatusPage+0x97c>
 8001dcc:	0801d398 	.word	0x0801d398
 8001dd0:	0801b438 	.word	0x0801b438
 8001dd4:	0801b444 	.word	0x0801b444
 8001dd8:	0801d380 	.word	0x0801d380
 8001ddc:	0801b44c 	.word	0x0801b44c
 8001de0:	0801b454 	.word	0x0801b454
 8001de4:	0801b45c 	.word	0x0801b45c
 8001de8:	0801b40c 	.word	0x0801b40c
 8001dec:	0801b414 	.word	0x0801b414
 8001df0:	0801b464 	.word	0x0801b464
 8001df4:	0801b470 	.word	0x0801b470
 8001df8:	0801b478 	.word	0x0801b478
 8001dfc:	0801b41c 	.word	0x0801b41c
 8001e00:	0801b424 	.word	0x0801b424
		case 7:
			ssd1306_Fill(Black);
 8001e04:	2000      	movs	r0, #0
 8001e06:	f000 fd91 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	2007      	movs	r0, #7
 8001e0e:	f000 fed9 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001e12:	4bbe      	ldr	r3, [pc, #760]	@ (800210c <display_StatusPage+0x990>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	9200      	str	r2, [sp, #0]
 8001e18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1a:	48bd      	ldr	r0, [pc, #756]	@ (8002110 <display_StatusPage+0x994>)
 8001e1c:	f000 feac 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e20:	2119      	movs	r1, #25
 8001e22:	2002      	movs	r0, #2
 8001e24:	f000 fece 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e28:	f7ff fa30 	bl	800128c <automation_get_rule_count>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	49b7      	ldr	r1, [pc, #732]	@ (8002114 <display_StatusPage+0x998>)
 8001e36:	4618      	mov	r0, r3
 8001e38:	f017 f96e 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e3c:	4bb6      	ldr	r3, [pc, #728]	@ (8002118 <display_StatusPage+0x99c>)
 8001e3e:	f107 0020 	add.w	r0, r7, #32
 8001e42:	2201      	movs	r2, #1
 8001e44:	9200      	str	r2, [sp, #0]
 8001e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e48:	f000 fe96 	bl	8002b78 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	833b      	strh	r3, [r7, #24]
			uint16_t virtHolding = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	82fb      	strh	r3, [r7, #22]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e54:	f107 0318 	add.w	r3, r7, #24
 8001e58:	4619      	mov	r1, r3
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f002 f8d0 	bl	8004000 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e60:	f107 0316 	add.w	r3, r7, #22
 8001e64:	4619      	mov	r1, r3
 8001e66:	2001      	movs	r0, #1
 8001e68:	f002 f8ca 	bl	8004000 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e6c:	2128      	movs	r1, #40	@ 0x28
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f000 fea8 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e74:	8b3b      	ldrh	r3, [r7, #24]
 8001e76:	461a      	mov	r2, r3
 8001e78:	f107 0320 	add.w	r3, r7, #32
 8001e7c:	49a7      	ldr	r1, [pc, #668]	@ (800211c <display_StatusPage+0x9a0>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f017 f94a 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e84:	4ba4      	ldr	r3, [pc, #656]	@ (8002118 <display_StatusPage+0x99c>)
 8001e86:	f107 0020 	add.w	r0, r7, #32
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	9200      	str	r2, [sp, #0]
 8001e8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e90:	f000 fe72 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e94:	2137      	movs	r1, #55	@ 0x37
 8001e96:	2002      	movs	r0, #2
 8001e98:	f000 fe94 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e9c:	8afb      	ldrh	r3, [r7, #22]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f107 0320 	add.w	r3, r7, #32
 8001ea4:	499e      	ldr	r1, [pc, #632]	@ (8002120 <display_StatusPage+0x9a4>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f017 f936 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001eac:	4b9a      	ldr	r3, [pc, #616]	@ (8002118 <display_StatusPage+0x99c>)
 8001eae:	f107 0020 	add.w	r0, r7, #32
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	9200      	str	r2, [sp, #0]
 8001eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb8:	f000 fe5e 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001ebc:	e11c      	b.n	80020f8 <display_StatusPage+0x97c>
		case 8:
			ssd1306_Fill(Black);
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f000 fd34 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2032      	movs	r0, #50	@ 0x32
 8001ec8:	f000 fe7c 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800210c <display_StatusPage+0x990>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	9200      	str	r2, [sp, #0]
 8001ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed4:	4893      	ldr	r0, [pc, #588]	@ (8002124 <display_StatusPage+0x9a8>)
 8001ed6:	f000 fe4f 	bl	8002b78 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f005 ff42 	bl	8007d68 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ee4:	2119      	movs	r1, #25
 8001ee6:	2002      	movs	r0, #2
 8001ee8:	f000 fe6c 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001eec:	7bbb      	ldrb	r3, [r7, #14]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	7b7b      	ldrb	r3, [r7, #13]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	7b3b      	ldrb	r3, [r7, #12]
 8001ef6:	f107 0020 	add.w	r0, r7, #32
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	460b      	mov	r3, r1
 8001efe:	498a      	ldr	r1, [pc, #552]	@ (8002128 <display_StatusPage+0x9ac>)
 8001f00:	f017 f90a 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f04:	4b84      	ldr	r3, [pc, #528]	@ (8002118 <display_StatusPage+0x99c>)
 8001f06:	f107 0020 	add.w	r0, r7, #32
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	9200      	str	r2, [sp, #0]
 8001f0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f10:	f000 fe32 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f14:	2128      	movs	r1, #40	@ 0x28
 8001f16:	2002      	movs	r0, #2
 8001f18:	f000 fe54 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f1c:	7c3b      	ldrb	r3, [r7, #16]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	7c7b      	ldrb	r3, [r7, #17]
 8001f22:	4619      	mov	r1, r3
 8001f24:	7cbb      	ldrb	r3, [r7, #18]
 8001f26:	f107 0020 	add.w	r0, r7, #32
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	497f      	ldr	r1, [pc, #508]	@ (800212c <display_StatusPage+0x9b0>)
 8001f30:	f017 f8f2 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f34:	4b78      	ldr	r3, [pc, #480]	@ (8002118 <display_StatusPage+0x99c>)
 8001f36:	f107 0020 	add.w	r0, r7, #32
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	9200      	str	r2, [sp, #0]
 8001f3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f40:	f000 fe1a 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001f44:	e0d8      	b.n	80020f8 <display_StatusPage+0x97c>
		case 9:
			ssd1306_Fill(Black);
 8001f46:	2000      	movs	r0, #0
 8001f48:	f000 fcf0 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(5, 0);
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	2005      	movs	r0, #5
 8001f50:	f000 fe38 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8001f54:	4b6d      	ldr	r3, [pc, #436]	@ (800210c <display_StatusPage+0x990>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	9200      	str	r2, [sp, #0]
 8001f5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f5c:	4874      	ldr	r0, [pc, #464]	@ (8002130 <display_StatusPage+0x9b4>)
 8001f5e:	f000 fe0b 	bl	8002b78 <ssd1306_WriteString>

			bool defined = emergencyStop_isDefined();
 8001f62:	f001 f801 	bl	8002f68 <emergencyStop_isDefined>
 8001f66:	4603      	mov	r3, r0
 8001f68:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

			ssd1306_SetCursor(2, 25);
 8001f6c:	2119      	movs	r1, #25
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f000 fe28 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8001f74:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <display_StatusPage+0x804>
 8001f7c:	4a6d      	ldr	r2, [pc, #436]	@ (8002134 <display_StatusPage+0x9b8>)
 8001f7e:	e000      	b.n	8001f82 <display_StatusPage+0x806>
 8001f80:	4a6d      	ldr	r2, [pc, #436]	@ (8002138 <display_StatusPage+0x9bc>)
 8001f82:	f107 0320 	add.w	r3, r7, #32
 8001f86:	496d      	ldr	r1, [pc, #436]	@ (800213c <display_StatusPage+0x9c0>)
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f017 f8c5 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f8e:	4b62      	ldr	r3, [pc, #392]	@ (8002118 <display_StatusPage+0x99c>)
 8001f90:	f107 0020 	add.w	r0, r7, #32
 8001f94:	2201      	movs	r2, #1
 8001f96:	9200      	str	r2, [sp, #0]
 8001f98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f9a:	f000 fded 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f9e:	2128      	movs	r1, #40	@ 0x28
 8001fa0:	2002      	movs	r0, #2
 8001fa2:	f000 fe0f 	bl	8002bc4 <ssd1306_SetCursor>
			if (defined) {
 8001fa6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00a      	beq.n	8001fc4 <display_StatusPage+0x848>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 8001fae:	f000 ffe7 	bl	8002f80 <emergencyStop_getChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f107 0320 	add.w	r3, r7, #32
 8001fba:	4961      	ldr	r1, [pc, #388]	@ (8002140 <display_StatusPage+0x9c4>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f017 f8ab 	bl	8019118 <siprintf>
 8001fc2:	e005      	b.n	8001fd0 <display_StatusPage+0x854>
			} else {
			    sprintf(buf, "D. Input: -");
 8001fc4:	f107 0320 	add.w	r3, r7, #32
 8001fc8:	495e      	ldr	r1, [pc, #376]	@ (8002144 <display_StatusPage+0x9c8>)
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f017 f8a4 	bl	8019118 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fd0:	4b51      	ldr	r3, [pc, #324]	@ (8002118 <display_StatusPage+0x99c>)
 8001fd2:	f107 0020 	add.w	r0, r7, #32
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	9200      	str	r2, [sp, #0]
 8001fda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fdc:	f000 fdcc 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001fe0:	2137      	movs	r1, #55	@ 0x37
 8001fe2:	2002      	movs	r0, #2
 8001fe4:	f000 fdee 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8001fe8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d008      	beq.n	8002002 <display_StatusPage+0x886>
 8001ff0:	f000 ffd2 	bl	8002f98 <emergencyStop_getInputMode>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <display_StatusPage+0x882>
 8001ffa:	4b53      	ldr	r3, [pc, #332]	@ (8002148 <display_StatusPage+0x9cc>)
 8001ffc:	e002      	b.n	8002004 <display_StatusPage+0x888>
 8001ffe:	4b53      	ldr	r3, [pc, #332]	@ (800214c <display_StatusPage+0x9d0>)
 8002000:	e000      	b.n	8002004 <display_StatusPage+0x888>
 8002002:	4b53      	ldr	r3, [pc, #332]	@ (8002150 <display_StatusPage+0x9d4>)
 8002004:	f107 0020 	add.w	r0, r7, #32
 8002008:	461a      	mov	r2, r3
 800200a:	4952      	ldr	r1, [pc, #328]	@ (8002154 <display_StatusPage+0x9d8>)
 800200c:	f017 f884 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002010:	4b41      	ldr	r3, [pc, #260]	@ (8002118 <display_StatusPage+0x99c>)
 8002012:	f107 0020 	add.w	r0, r7, #32
 8002016:	2201      	movs	r2, #1
 8002018:	9200      	str	r2, [sp, #0]
 800201a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800201c:	f000 fdac 	bl	8002b78 <ssd1306_WriteString>
			break;
 8002020:	e06a      	b.n	80020f8 <display_StatusPage+0x97c>
		case 10:
			ssd1306_Fill(Black);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 fc82 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(5, 0);
 8002028:	2100      	movs	r1, #0
 800202a:	2005      	movs	r0, #5
 800202c:	f000 fdca 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("SD Logging", Font_11x18, White);
 8002030:	4b36      	ldr	r3, [pc, #216]	@ (800210c <display_StatusPage+0x990>)
 8002032:	2201      	movs	r2, #1
 8002034:	9200      	str	r2, [sp, #0]
 8002036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002038:	4847      	ldr	r0, [pc, #284]	@ (8002158 <display_StatusPage+0x9dc>)
 800203a:	f000 fd9d 	bl	8002b78 <ssd1306_WriteString>

			bool isMounted = SD_IsMounted();
 800203e:	f005 ff79 	bl	8007f34 <SD_IsMounted>
 8002042:	4603      	mov	r3, r0
 8002044:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

			SD_Stats stats = SD_GetStats();
 8002048:	463b      	mov	r3, r7
 800204a:	4618      	mov	r0, r3
 800204c:	f006 f832 	bl	80080b4 <SD_GetStats>

			ssd1306_SetCursor(2, 25);
 8002050:	2119      	movs	r1, #25
 8002052:	2002      	movs	r0, #2
 8002054:	f000 fdb6 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Mounted: %s", isMounted ? "true" : "false");
 8002058:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <display_StatusPage+0x8e8>
 8002060:	4a34      	ldr	r2, [pc, #208]	@ (8002134 <display_StatusPage+0x9b8>)
 8002062:	e000      	b.n	8002066 <display_StatusPage+0x8ea>
 8002064:	4a34      	ldr	r2, [pc, #208]	@ (8002138 <display_StatusPage+0x9bc>)
 8002066:	f107 0320 	add.w	r3, r7, #32
 800206a:	493c      	ldr	r1, [pc, #240]	@ (800215c <display_StatusPage+0x9e0>)
 800206c:	4618      	mov	r0, r3
 800206e:	f017 f853 	bl	8019118 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <display_StatusPage+0x99c>)
 8002074:	f107 0020 	add.w	r0, r7, #32
 8002078:	2201      	movs	r2, #1
 800207a:	9200      	str	r2, [sp, #0]
 800207c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800207e:	f000 fd7b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002082:	2128      	movs	r1, #40	@ 0x28
 8002084:	2002      	movs	r0, #2
 8002086:	f000 fd9d 	bl	8002bc4 <ssd1306_SetCursor>
			if (stats.success) {
 800208a:	7a3b      	ldrb	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d007      	beq.n	80020a0 <display_StatusPage+0x924>
				sprintf(buf, "Size: %luMB", stats.totalMB);
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	f107 0320 	add.w	r3, r7, #32
 8002096:	4932      	ldr	r1, [pc, #200]	@ (8002160 <display_StatusPage+0x9e4>)
 8002098:	4618      	mov	r0, r3
 800209a:	f017 f83d 	bl	8019118 <siprintf>
 800209e:	e005      	b.n	80020ac <display_StatusPage+0x930>
			} else {
				sprintf(buf, "Size: -");
 80020a0:	f107 0320 	add.w	r3, r7, #32
 80020a4:	492f      	ldr	r1, [pc, #188]	@ (8002164 <display_StatusPage+0x9e8>)
 80020a6:	4618      	mov	r0, r3
 80020a8:	f017 f836 	bl	8019118 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 80020ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <display_StatusPage+0x99c>)
 80020ae:	f107 0020 	add.w	r0, r7, #32
 80020b2:	2201      	movs	r2, #1
 80020b4:	9200      	str	r2, [sp, #0]
 80020b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020b8:	f000 fd5e 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 80020bc:	2137      	movs	r1, #55	@ 0x37
 80020be:	2002      	movs	r0, #2
 80020c0:	f000 fd80 	bl	8002bc4 <ssd1306_SetCursor>
			if (stats.success) {
 80020c4:	7a3b      	ldrb	r3, [r7, #8]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d007      	beq.n	80020da <display_StatusPage+0x95e>
				sprintf(buf, "Free: %luMB", stats.freeMB);
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	f107 0320 	add.w	r3, r7, #32
 80020d0:	4925      	ldr	r1, [pc, #148]	@ (8002168 <display_StatusPage+0x9ec>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f017 f820 	bl	8019118 <siprintf>
 80020d8:	e005      	b.n	80020e6 <display_StatusPage+0x96a>
			} else {
				sprintf(buf, "Free: -");
 80020da:	f107 0320 	add.w	r3, r7, #32
 80020de:	4923      	ldr	r1, [pc, #140]	@ (800216c <display_StatusPage+0x9f0>)
 80020e0:	4618      	mov	r0, r3
 80020e2:	f017 f819 	bl	8019118 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 80020e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <display_StatusPage+0x99c>)
 80020e8:	f107 0020 	add.w	r0, r7, #32
 80020ec:	2201      	movs	r2, #1
 80020ee:	9200      	str	r2, [sp, #0]
 80020f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f2:	f000 fd41 	bl	8002b78 <ssd1306_WriteString>
			break;
 80020f6:	bf00      	nop
	}


	if (currentPage >= 10) {
 80020f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002170 <display_StatusPage+0x9f4>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	2b09      	cmp	r3, #9
 80020fe:	d939      	bls.n	8002174 <display_StatusPage+0x9f8>
		ssd1306_SetCursor(95, 56);
 8002100:	2138      	movs	r1, #56	@ 0x38
 8002102:	205f      	movs	r0, #95	@ 0x5f
 8002104:	f000 fd5e 	bl	8002bc4 <ssd1306_SetCursor>
 8002108:	e038      	b.n	800217c <display_StatusPage+0xa00>
 800210a:	bf00      	nop
 800210c:	0801d398 	.word	0x0801d398
 8002110:	0801b480 	.word	0x0801b480
 8002114:	0801b48c 	.word	0x0801b48c
 8002118:	0801d380 	.word	0x0801d380
 800211c:	0801b498 	.word	0x0801b498
 8002120:	0801b4a8 	.word	0x0801b4a8
 8002124:	0801b4bc 	.word	0x0801b4bc
 8002128:	0801b4c0 	.word	0x0801b4c0
 800212c:	0801b4d0 	.word	0x0801b4d0
 8002130:	0801b4e4 	.word	0x0801b4e4
 8002134:	0801b4f0 	.word	0x0801b4f0
 8002138:	0801b4f8 	.word	0x0801b4f8
 800213c:	0801b500 	.word	0x0801b500
 8002140:	0801b50c 	.word	0x0801b50c
 8002144:	0801b51c 	.word	0x0801b51c
 8002148:	0801b528 	.word	0x0801b528
 800214c:	0801b52c 	.word	0x0801b52c
 8002150:	0801b530 	.word	0x0801b530
 8002154:	0801b534 	.word	0x0801b534
 8002158:	0801b544 	.word	0x0801b544
 800215c:	0801b550 	.word	0x0801b550
 8002160:	0801b55c 	.word	0x0801b55c
 8002164:	0801b568 	.word	0x0801b568
 8002168:	0801b570 	.word	0x0801b570
 800216c:	0801b57c 	.word	0x0801b57c
 8002170:	20000646 	.word	0x20000646
	} else {
		ssd1306_SetCursor(100, 56);
 8002174:	2138      	movs	r1, #56	@ 0x38
 8002176:	2064      	movs	r0, #100	@ 0x64
 8002178:	f000 fd24 	bl	8002bc4 <ssd1306_SetCursor>
	}
	sprintf(buf, "%d/%d", currentPage, endPage);
 800217c:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <display_StatusPage+0xa30>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	4b0b      	ldr	r3, [pc, #44]	@ (80021b0 <display_StatusPage+0xa34>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	f107 0020 	add.w	r0, r7, #32
 800218a:	490a      	ldr	r1, [pc, #40]	@ (80021b4 <display_StatusPage+0xa38>)
 800218c:	f016 ffc4 	bl	8019118 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8002190:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <display_StatusPage+0xa3c>)
 8002192:	f107 0020 	add.w	r0, r7, #32
 8002196:	2201      	movs	r2, #1
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800219c:	f000 fcec 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80021a0:	f000 fbdc 	bl	800295c <ssd1306_UpdateScreen>
}
 80021a4:	bf00      	nop
 80021a6:	3748      	adds	r7, #72	@ 0x48
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000646 	.word	0x20000646
 80021b0:	20000000 	.word	0x20000000
 80021b4:	0801b584 	.word	0x0801b584
 80021b8:	0801d380 	.word	0x0801d380

080021bc <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f000 fbb0 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 80021cc:	2100      	movs	r1, #0
 80021ce:	2019      	movs	r0, #25
 80021d0:	f000 fcf8 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 80021d4:	4b3b      	ldr	r3, [pc, #236]	@ (80022c4 <display_FactoryResetPage+0x108>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	9200      	str	r2, [sp, #0]
 80021da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021dc:	483a      	ldr	r0, [pc, #232]	@ (80022c8 <display_FactoryResetPage+0x10c>)
 80021de:	f000 fccb 	bl	8002b78 <ssd1306_WriteString>

	switch (page) {
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d867      	bhi.n	80022b8 <display_FactoryResetPage+0xfc>
 80021e8:	a201      	add	r2, pc, #4	@ (adr r2, 80021f0 <display_FactoryResetPage+0x34>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002201 	.word	0x08002201
 80021f4:	0800222f 	.word	0x0800222f
 80021f8:	0800225d 	.word	0x0800225d
 80021fc:	0800228b 	.word	0x0800228b
		case 0:
			ssd1306_SetCursor(2, 25);
 8002200:	2119      	movs	r1, #25
 8002202:	2002      	movs	r0, #2
 8002204:	f000 fcde 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8002208:	4b30      	ldr	r3, [pc, #192]	@ (80022cc <display_FactoryResetPage+0x110>)
 800220a:	2201      	movs	r2, #1
 800220c:	9200      	str	r2, [sp, #0]
 800220e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002210:	482f      	ldr	r0, [pc, #188]	@ (80022d0 <display_FactoryResetPage+0x114>)
 8002212:	f000 fcb1 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002216:	2128      	movs	r1, #40	@ 0x28
 8002218:	2002      	movs	r0, #2
 800221a:	f000 fcd3 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 800221e:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002220:	2201      	movs	r2, #1
 8002222:	9200      	str	r2, [sp, #0]
 8002224:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002226:	482b      	ldr	r0, [pc, #172]	@ (80022d4 <display_FactoryResetPage+0x118>)
 8002228:	f000 fca6 	bl	8002b78 <ssd1306_WriteString>
			break;
 800222c:	e044      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 800222e:	2119      	movs	r1, #25
 8002230:	2002      	movs	r0, #2
 8002232:	f000 fcc7 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8002236:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002238:	2201      	movs	r2, #1
 800223a:	9200      	str	r2, [sp, #0]
 800223c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800223e:	4826      	ldr	r0, [pc, #152]	@ (80022d8 <display_FactoryResetPage+0x11c>)
 8002240:	f000 fc9a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002244:	2128      	movs	r1, #40	@ 0x28
 8002246:	2002      	movs	r0, #2
 8002248:	f000 fcbc 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800224c:	4b1f      	ldr	r3, [pc, #124]	@ (80022cc <display_FactoryResetPage+0x110>)
 800224e:	2201      	movs	r2, #1
 8002250:	9200      	str	r2, [sp, #0]
 8002252:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002254:	4821      	ldr	r0, [pc, #132]	@ (80022dc <display_FactoryResetPage+0x120>)
 8002256:	f000 fc8f 	bl	8002b78 <ssd1306_WriteString>
			break;
 800225a:	e02d      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 800225c:	2119      	movs	r1, #25
 800225e:	2002      	movs	r0, #2
 8002260:	f000 fcb0 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8002264:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002266:	2201      	movs	r2, #1
 8002268:	9200      	str	r2, [sp, #0]
 800226a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800226c:	481c      	ldr	r0, [pc, #112]	@ (80022e0 <display_FactoryResetPage+0x124>)
 800226e:	f000 fc83 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002272:	2128      	movs	r1, #40	@ 0x28
 8002274:	2002      	movs	r0, #2
 8002276:	f000 fca5 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800227a:	4b14      	ldr	r3, [pc, #80]	@ (80022cc <display_FactoryResetPage+0x110>)
 800227c:	2201      	movs	r2, #1
 800227e:	9200      	str	r2, [sp, #0]
 8002280:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002282:	4816      	ldr	r0, [pc, #88]	@ (80022dc <display_FactoryResetPage+0x120>)
 8002284:	f000 fc78 	bl	8002b78 <ssd1306_WriteString>
			break;
 8002288:	e016      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 800228a:	2119      	movs	r1, #25
 800228c:	2002      	movs	r0, #2
 800228e:	f000 fc99 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002294:	2201      	movs	r2, #1
 8002296:	9200      	str	r2, [sp, #0]
 8002298:	cb0e      	ldmia	r3, {r1, r2, r3}
 800229a:	4812      	ldr	r0, [pc, #72]	@ (80022e4 <display_FactoryResetPage+0x128>)
 800229c:	f000 fc6c 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80022a0:	2128      	movs	r1, #40	@ 0x28
 80022a2:	2002      	movs	r0, #2
 80022a4:	f000 fc8e 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 80022a8:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <display_FactoryResetPage+0x110>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022b0:	480a      	ldr	r0, [pc, #40]	@ (80022dc <display_FactoryResetPage+0x120>)
 80022b2:	f000 fc61 	bl	8002b78 <ssd1306_WriteString>
			break;
 80022b6:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 80022b8:	f000 fb50 	bl	800295c <ssd1306_UpdateScreen>
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	0801d398 	.word	0x0801d398
 80022c8:	0801b58c 	.word	0x0801b58c
 80022cc:	0801d380 	.word	0x0801d380
 80022d0:	0801b594 	.word	0x0801b594
 80022d4:	0801b5a8 	.word	0x0801b5a8
 80022d8:	0801b5b8 	.word	0x0801b5b8
 80022dc:	0801b3a4 	.word	0x0801b3a4
 80022e0:	0801b5cc 	.word	0x0801b5cc
 80022e4:	0801b5e0 	.word	0x0801b5e0

080022e8 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80022ee:	2000      	movs	r0, #0
 80022f0:	f000 fb1c 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80022f4:	2100      	movs	r1, #0
 80022f6:	2005      	movs	r0, #5
 80022f8:	f000 fc64 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <display_EmergencyStop+0x58>)
 80022fe:	2201      	movs	r2, #1
 8002300:	9200      	str	r2, [sp, #0]
 8002302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002304:	480f      	ldr	r0, [pc, #60]	@ (8002344 <display_EmergencyStop+0x5c>)
 8002306:	f000 fc37 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 800230a:	2119      	movs	r1, #25
 800230c:	2002      	movs	r0, #2
 800230e:	f000 fc59 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <display_EmergencyStop+0x60>)
 8002314:	2201      	movs	r2, #1
 8002316:	9200      	str	r2, [sp, #0]
 8002318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231a:	480c      	ldr	r0, [pc, #48]	@ (800234c <display_EmergencyStop+0x64>)
 800231c:	f000 fc2c 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 8002320:	2128      	movs	r1, #40	@ 0x28
 8002322:	2002      	movs	r0, #2
 8002324:	f000 fc4e 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <display_EmergencyStop+0x60>)
 800232a:	2201      	movs	r2, #1
 800232c:	9200      	str	r2, [sp, #0]
 800232e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002330:	4807      	ldr	r0, [pc, #28]	@ (8002350 <display_EmergencyStop+0x68>)
 8002332:	f000 fc21 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002336:	f000 fb11 	bl	800295c <ssd1306_UpdateScreen>
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	0801d398 	.word	0x0801d398
 8002344:	0801b5f4 	.word	0x0801b5f4
 8002348:	0801d380 	.word	0x0801d380
 800234c:	0801b600 	.word	0x0801b600
 8002350:	0801b618 	.word	0x0801b618

08002354 <display_dfu>:

void display_dfu(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800235a:	2000      	movs	r0, #0
 800235c:	f000 fae6 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(15, 10);
 8002360:	210a      	movs	r1, #10
 8002362:	200f      	movs	r0, #15
 8002364:	f000 fc2e 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 8002368:	4b10      	ldr	r3, [pc, #64]	@ (80023ac <display_dfu+0x58>)
 800236a:	2201      	movs	r2, #1
 800236c:	9200      	str	r2, [sp, #0]
 800236e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002370:	480f      	ldr	r0, [pc, #60]	@ (80023b0 <display_dfu+0x5c>)
 8002372:	f000 fc01 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(10, 35);
 8002376:	2123      	movs	r1, #35	@ 0x23
 8002378:	200a      	movs	r0, #10
 800237a:	f000 fc23 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <display_dfu+0x60>)
 8002380:	2201      	movs	r2, #1
 8002382:	9200      	str	r2, [sp, #0]
 8002384:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002386:	480c      	ldr	r0, [pc, #48]	@ (80023b8 <display_dfu+0x64>)
 8002388:	f000 fbf6 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(30, 45);
 800238c:	212d      	movs	r1, #45	@ 0x2d
 800238e:	201e      	movs	r0, #30
 8002390:	f000 fc18 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("over usb.", Font_6x8, White);
 8002394:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <display_dfu+0x60>)
 8002396:	2201      	movs	r2, #1
 8002398:	9200      	str	r2, [sp, #0]
 800239a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800239c:	4807      	ldr	r0, [pc, #28]	@ (80023bc <display_dfu+0x68>)
 800239e:	f000 fbeb 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80023a2:	f000 fadb 	bl	800295c <ssd1306_UpdateScreen>
}
 80023a6:	bf00      	nop
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	0801d398 	.word	0x0801d398
 80023b0:	0801b62c 	.word	0x0801b62c
 80023b4:	0801d380 	.word	0x0801d380
 80023b8:	0801b638 	.word	0x0801b638
 80023bc:	0801b64c 	.word	0x0801b64c

080023c0 <display_BtnPress>:

void display_BtnPress() {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <display_BtnPress+0x2c>)
 80023c6:	881a      	ldrh	r2, [r3, #0]
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <display_BtnPress+0x30>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d103      	bne.n	80023d8 <display_BtnPress+0x18>
		currentPage = 0;
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <display_BtnPress+0x2c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	801a      	strh	r2, [r3, #0]
 80023d6:	e005      	b.n	80023e4 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <display_BtnPress+0x2c>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	b29a      	uxth	r2, r3
 80023e0:	4b02      	ldr	r3, [pc, #8]	@ (80023ec <display_BtnPress+0x2c>)
 80023e2:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80023e4:	f7ff f9ca 	bl	800177c <display_StatusPage>
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000646 	.word	0x20000646
 80023f0:	20000000 	.word	0x20000000

080023f4 <display_setPage>:

void display_setPage(uint16_t page) {
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80023fe:	4b07      	ldr	r3, [pc, #28]	@ (800241c <display_setPage+0x28>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	88fa      	ldrh	r2, [r7, #6]
 8002404:	429a      	cmp	r2, r3
 8002406:	d803      	bhi.n	8002410 <display_setPage+0x1c>
	currentPage = page;
 8002408:	4a05      	ldr	r2, [pc, #20]	@ (8002420 <display_setPage+0x2c>)
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	8013      	strh	r3, [r2, #0]
 800240e:	e000      	b.n	8002412 <display_setPage+0x1e>
	if (page > endPage) return;
 8002410:	bf00      	nop
}
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	20000000 	.word	0x20000000
 8002420:	20000646 	.word	0x20000646

08002424 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	@ 0x30
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	80fb      	strh	r3, [r7, #6]
 8002430:	4613      	mov	r3, r2
 8002432:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002434:	e04d      	b.n	80024d2 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	f003 031f 	and.w	r3, r3, #31
 800243e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8002442:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002446:	f1c3 0320 	rsb	r3, r3, #32
 800244a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 800244e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002452:	b29b      	uxth	r3, r3
 8002454:	88ba      	ldrh	r2, [r7, #4]
 8002456:	429a      	cmp	r2, r3
 8002458:	d202      	bcs.n	8002460 <EEPROM_Write+0x3c>
 800245a:	88bb      	ldrh	r3, [r7, #4]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	e001      	b.n	8002464 <EEPROM_Write+0x40>
 8002460:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002464:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002468:	88fb      	ldrh	r3, [r7, #6]
 800246a:	0a1b      	lsrs	r3, r3, #8
 800246c:	b29b      	uxth	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002478:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800247c:	f107 0308 	add.w	r3, r7, #8
 8002480:	3302      	adds	r3, #2
 8002482:	6839      	ldr	r1, [r7, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f016 ff46 	bl	8019316 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 800248a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800248e:	b29b      	uxth	r3, r3
 8002490:	3302      	adds	r3, #2
 8002492:	b29a      	uxth	r2, r3
 8002494:	f107 0308 	add.w	r3, r7, #8
 8002498:	4619      	mov	r1, r3
 800249a:	20ae      	movs	r0, #174	@ 0xae
 800249c:	f000 f888 	bl	80025b0 <I2C_Transmit>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <EEPROM_Write+0x86>
			return false;
 80024a6:	2300      	movs	r3, #0
 80024a8:	e017      	b.n	80024da <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 80024aa:	2005      	movs	r0, #5
 80024ac:	f006 fbdc 	bl	8008c68 <HAL_Delay>

		memAddr += writeLen;
 80024b0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	4413      	add	r3, r2
 80024ba:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80024bc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80024c6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	88ba      	ldrh	r2, [r7, #4]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80024d2:	88bb      	ldrh	r3, [r7, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ae      	bne.n	8002436 <EEPROM_Write+0x12>
	}

	return true;
 80024d8:	2301      	movs	r3, #1
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3730      	adds	r7, #48	@ 0x30
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	6039      	str	r1, [r7, #0]
 80024ec:	80fb      	strh	r3, [r7, #6]
 80024ee:	4613      	mov	r3, r2
 80024f0:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	0a1b      	lsrs	r3, r3, #8
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	733b      	strb	r3, [r7, #12]
 80024fc:	88fb      	ldrh	r3, [r7, #6]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	2202      	movs	r2, #2
 8002508:	4619      	mov	r1, r3
 800250a:	20ae      	movs	r0, #174	@ 0xae
 800250c:	f000 f850 	bl	80025b0 <I2C_Transmit>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <EEPROM_Read+0x38>
		return false;
 8002516:	2300      	movs	r3, #0
 8002518:	e00b      	b.n	8002532 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800251a:	88bb      	ldrh	r3, [r7, #4]
 800251c:	461a      	mov	r2, r3
 800251e:	6839      	ldr	r1, [r7, #0]
 8002520:	20af      	movs	r0, #175	@ 0xaf
 8002522:	f000 f85f 	bl	80025e4 <I2C_Receive>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <EEPROM_Read+0x4e>
		return false;
 800252c:	2300      	movs	r3, #0
 800252e:	e000      	b.n	8002532 <EEPROM_Read+0x50>
	}

	return true;
 8002530:	2301      	movs	r3, #1
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	4603      	mov	r3, r0
 8002542:	6039      	str	r1, [r7, #0]
 8002544:	80fb      	strh	r3, [r7, #6]
 8002546:	4613      	mov	r3, r2
 8002548:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 800254a:	88bb      	ldrh	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <EEPROM_WriteBlock+0x1a>
 8002550:	2301      	movs	r3, #1
 8002552:	e006      	b.n	8002562 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8002554:	88ba      	ldrh	r2, [r7, #4]
 8002556:	88fb      	ldrh	r3, [r7, #6]
 8002558:	6839      	ldr	r1, [r7, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff62 	bl	8002424 <EEPROM_Write>
 8002560:	4603      	mov	r3, r0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	6039      	str	r1, [r7, #0]
 8002574:	80fb      	strh	r3, [r7, #6]
 8002576:	4613      	mov	r3, r2
 8002578:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 800257a:	88ba      	ldrh	r2, [r7, #4]
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	6839      	ldr	r1, [r7, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ffae 	bl	80024e2 <EEPROM_Read>
 8002586:	4603      	mov	r3, r0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002598:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <I2C_Setup+0x1c>)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6013      	str	r3, [r2, #0]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	20000648 	.word	0x20000648

080025b0 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	80fb      	strh	r3, [r7, #6]
 80025bc:	4613      	mov	r3, r2
 80025be:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80025c0:	4b07      	ldr	r3, [pc, #28]	@ (80025e0 <I2C_Transmit+0x30>)
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	88bb      	ldrh	r3, [r7, #4]
 80025c6:	88f9      	ldrh	r1, [r7, #6]
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	9200      	str	r2, [sp, #0]
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	f009 f8a2 	bl	800b718 <HAL_I2C_Master_Transmit>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000648 	.word	0x20000648

080025e4 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	80fb      	strh	r3, [r7, #6]
 80025f0:	4613      	mov	r3, r2
 80025f2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <I2C_Receive+0x30>)
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	88bb      	ldrh	r3, [r7, #4]
 80025fa:	88f9      	ldrh	r1, [r7, #6]
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	9200      	str	r2, [sp, #0]
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	f009 f9a0 	bl	800b948 <HAL_I2C_Master_Receive>
 8002608:	4603      	mov	r3, r0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000648 	.word	0x20000648

08002618 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b08e      	sub	sp, #56	@ 0x38
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	4608      	mov	r0, r1
 8002622:	4611      	mov	r1, r2
 8002624:	461a      	mov	r2, r3
 8002626:	4603      	mov	r3, r0
 8002628:	817b      	strh	r3, [r7, #10]
 800262a:	460b      	mov	r3, r1
 800262c:	727b      	strb	r3, [r7, #9]
 800262e:	4613      	mov	r3, r2
 8002630:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	b29b      	uxth	r3, r3
 8002638:	f107 0109 	add.w	r1, r7, #9
 800263c:	2201      	movs	r2, #1
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ffb6 	bl	80025b0 <I2C_Transmit>
 8002644:	4603      	mov	r3, r0
 8002646:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800264a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00d      	beq.n	800266e <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002656:	f107 0014 	add.w	r0, r7, #20
 800265a:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <I2C_Read+0xa0>)
 800265c:	2120      	movs	r1, #32
 800265e:	f016 fd25 	bl	80190ac <sniprintf>
		usb_serial_println(msg);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4618      	mov	r0, r3
 8002668:	f003 f816 	bl	8005698 <usb_serial_println>
 800266c:	e020      	b.n	80026b0 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800266e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	b21b      	sxth	r3, r3
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	b21b      	sxth	r3, r3
 800267c:	b29b      	uxth	r3, r3
 800267e:	88fa      	ldrh	r2, [r7, #6]
 8002680:	68f9      	ldr	r1, [r7, #12]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ffae 	bl	80025e4 <I2C_Receive>
 8002688:	4603      	mov	r3, r0
 800268a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800268e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00c      	beq.n	80026b0 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002696:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800269a:	f107 0014 	add.w	r0, r7, #20
 800269e:	4a07      	ldr	r2, [pc, #28]	@ (80026bc <I2C_Read+0xa4>)
 80026a0:	2120      	movs	r1, #32
 80026a2:	f016 fd03 	bl	80190ac <sniprintf>
		usb_serial_println(msg);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	4618      	mov	r0, r3
 80026ac:	f002 fff4 	bl	8005698 <usb_serial_println>
		return;
	}
#endif
}
 80026b0:	3738      	adds	r7, #56	@ 0x38
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	0801b658 	.word	0x0801b658
 80026bc:	0801b670 	.word	0x0801b670

080026c0 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	460a      	mov	r2, r1
 80026ca:	71fb      	strb	r3, [r7, #7]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80026d4:	88bb      	ldrh	r3, [r7, #4]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b29b      	uxth	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80026de:	88bb      	ldrh	r3, [r7, #4]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80026e4:	f107 030c 	add.w	r3, r7, #12
 80026e8:	2203      	movs	r2, #3
 80026ea:	4619      	mov	r1, r3
 80026ec:	2080      	movs	r0, #128	@ 0x80
 80026ee:	f7ff ff5f 	bl	80025b0 <I2C_Transmit>
}
 80026f2:	bf00      	nop
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002704:	79fa      	ldrb	r2, [r7, #7]
 8002706:	f107 000c 	add.w	r0, r7, #12
 800270a:	2302      	movs	r3, #2
 800270c:	2140      	movs	r1, #64	@ 0x40
 800270e:	f7ff ff83 	bl	8002618 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002712:	7b3b      	ldrb	r3, [r7, #12]
 8002714:	b21b      	sxth	r3, r3
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b21a      	sxth	r2, r3
 800271a:	7b7b      	ldrb	r3, [r7, #13]
 800271c:	b21b      	sxth	r3, r3
 800271e:	4313      	orrs	r3, r2
 8002720:	b21b      	sxth	r3, r3
 8002722:	b29b      	uxth	r3, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002734:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <INA226_Init+0x34>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4610      	mov	r0, r2
 800273a:	4619      	mov	r1, r3
 800273c:	2354      	movs	r3, #84	@ 0x54
 800273e:	461a      	mov	r2, r3
 8002740:	f016 fde9 	bl	8019316 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002744:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002748:	2000      	movs	r0, #0
 800274a:	f7ff ffb9 	bl	80026c0 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 800274e:	f240 1155 	movw	r1, #341	@ 0x155
 8002752:	2005      	movs	r0, #5
 8002754:	f7ff ffb4 	bl	80026c0 <INA226_WriteRegister>
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	2000064c 	.word	0x2000064c

08002764 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 800276c:	2002      	movs	r0, #2
 800276e:	f7ff ffc4 	bl	80026fa <INA226_ReadRegister>
 8002772:	4603      	mov	r3, r0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002780:	2000      	movs	r0, #0
 8002782:	f7ff ffef 	bl	8002764 <INA226_ReadBusVoltageRaw>
 8002786:	4603      	mov	r3, r0
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002790:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80027a0 <INA226_ReadBusVoltage+0x24>
 8002794:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002798:	eeb0 0a67 	vmov.f32	s0, s15
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	3aa3d70a 	.word	0x3aa3d70a

080027a4 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80027ac:	2004      	movs	r0, #4
 80027ae:	f7ff ffa4 	bl	80026fa <INA226_ReadRegister>
 80027b2:	4603      	mov	r3, r0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80027c0:	2000      	movs	r0, #0
 80027c2:	f7ff ffef 	bl	80027a4 <INA226_ReadCurrentRaw>
 80027c6:	4603      	mov	r3, r0
 80027c8:	ee07 3a90 	vmov	s15, r3
 80027cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d0:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80027e0 <INA226_ReadCurrent+0x24>
 80027d4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80027d8:	eeb0 0a67 	vmov.f32	s0, s15
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	391d4952 	.word	0x391d4952

080027e4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af04      	add	r7, sp, #16
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002802:	9302      	str	r3, [sp, #8]
 8002804:	2301      	movs	r3, #1
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	1dfb      	adds	r3, r7, #7
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2301      	movs	r3, #1
 800280e:	2200      	movs	r2, #0
 8002810:	2178      	movs	r1, #120	@ 0x78
 8002812:	4803      	ldr	r0, [pc, #12]	@ (8002820 <ssd1306_WriteCommand+0x2c>)
 8002814:	f009 f98e 	bl	800bb34 <HAL_I2C_Mem_Write>
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	2000119c 	.word	0x2000119c

08002824 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af04      	add	r7, sp, #16
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	b29b      	uxth	r3, r3
 8002832:	f04f 32ff 	mov.w	r2, #4294967295
 8002836:	9202      	str	r2, [sp, #8]
 8002838:	9301      	str	r3, [sp, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2301      	movs	r3, #1
 8002840:	2240      	movs	r2, #64	@ 0x40
 8002842:	2178      	movs	r1, #120	@ 0x78
 8002844:	4803      	ldr	r0, [pc, #12]	@ (8002854 <ssd1306_WriteData+0x30>)
 8002846:	f009 f975 	bl	800bb34 <HAL_I2C_Mem_Write>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	2000119c 	.word	0x2000119c

08002858 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800285c:	f7ff ffc2 	bl	80027e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002860:	2064      	movs	r0, #100	@ 0x64
 8002862:	f006 fa01 	bl	8008c68 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002866:	2000      	movs	r0, #0
 8002868:	f000 f9d8 	bl	8002c1c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800286c:	2020      	movs	r0, #32
 800286e:	f7ff ffc1 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002872:	2000      	movs	r0, #0
 8002874:	f7ff ffbe 	bl	80027f4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002878:	20b0      	movs	r0, #176	@ 0xb0
 800287a:	f7ff ffbb 	bl	80027f4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800287e:	20c8      	movs	r0, #200	@ 0xc8
 8002880:	f7ff ffb8 	bl	80027f4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002884:	2000      	movs	r0, #0
 8002886:	f7ff ffb5 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800288a:	2010      	movs	r0, #16
 800288c:	f7ff ffb2 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002890:	2040      	movs	r0, #64	@ 0x40
 8002892:	f7ff ffaf 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002896:	20ff      	movs	r0, #255	@ 0xff
 8002898:	f000 f9ac 	bl	8002bf4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800289c:	20a1      	movs	r0, #161	@ 0xa1
 800289e:	f7ff ffa9 	bl	80027f4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80028a2:	20a6      	movs	r0, #166	@ 0xa6
 80028a4:	f7ff ffa6 	bl	80027f4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80028a8:	20a8      	movs	r0, #168	@ 0xa8
 80028aa:	f7ff ffa3 	bl	80027f4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80028ae:	203f      	movs	r0, #63	@ 0x3f
 80028b0:	f7ff ffa0 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80028b4:	20a4      	movs	r0, #164	@ 0xa4
 80028b6:	f7ff ff9d 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80028ba:	20d3      	movs	r0, #211	@ 0xd3
 80028bc:	f7ff ff9a 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80028c0:	2000      	movs	r0, #0
 80028c2:	f7ff ff97 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80028c6:	20d5      	movs	r0, #213	@ 0xd5
 80028c8:	f7ff ff94 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80028cc:	20f0      	movs	r0, #240	@ 0xf0
 80028ce:	f7ff ff91 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80028d2:	20d9      	movs	r0, #217	@ 0xd9
 80028d4:	f7ff ff8e 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80028d8:	2022      	movs	r0, #34	@ 0x22
 80028da:	f7ff ff8b 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80028de:	20da      	movs	r0, #218	@ 0xda
 80028e0:	f7ff ff88 	bl	80027f4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80028e4:	2012      	movs	r0, #18
 80028e6:	f7ff ff85 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80028ea:	20db      	movs	r0, #219	@ 0xdb
 80028ec:	f7ff ff82 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80028f0:	2020      	movs	r0, #32
 80028f2:	f7ff ff7f 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80028f6:	208d      	movs	r0, #141	@ 0x8d
 80028f8:	f7ff ff7c 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80028fc:	2014      	movs	r0, #20
 80028fe:	f7ff ff79 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002902:	2001      	movs	r0, #1
 8002904:	f000 f98a 	bl	8002c1c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002908:	2000      	movs	r0, #0
 800290a:	f000 f80f 	bl	800292c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800290e:	f000 f825 	bl	800295c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002912:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <ssd1306_Init+0xd0>)
 8002914:	2200      	movs	r2, #0
 8002916:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <ssd1306_Init+0xd0>)
 800291a:	2200      	movs	r2, #0
 800291c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800291e:	4b02      	ldr	r3, [pc, #8]	@ (8002928 <ssd1306_Init+0xd0>)
 8002920:	2201      	movs	r2, #1
 8002922:	711a      	strb	r2, [r3, #4]
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000aa0 	.word	0x20000aa0

0800292c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <ssd1306_Fill+0x14>
 800293c:	2300      	movs	r3, #0
 800293e:	e000      	b.n	8002942 <ssd1306_Fill+0x16>
 8002940:	23ff      	movs	r3, #255	@ 0xff
 8002942:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002946:	4619      	mov	r1, r3
 8002948:	4803      	ldr	r0, [pc, #12]	@ (8002958 <ssd1306_Fill+0x2c>)
 800294a:	f016 fc64 	bl	8019216 <memset>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200006a0 	.word	0x200006a0

0800295c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002962:	2300      	movs	r3, #0
 8002964:	71fb      	strb	r3, [r7, #7]
 8002966:	e016      	b.n	8002996 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	3b50      	subs	r3, #80	@ 0x50
 800296c:	b2db      	uxtb	r3, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff40 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002974:	2000      	movs	r0, #0
 8002976:	f7ff ff3d 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800297a:	2010      	movs	r0, #16
 800297c:	f7ff ff3a 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	01db      	lsls	r3, r3, #7
 8002984:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <ssd1306_UpdateScreen+0x4c>)
 8002986:	4413      	add	r3, r2
 8002988:	2180      	movs	r1, #128	@ 0x80
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff ff4a 	bl	8002824 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	3301      	adds	r3, #1
 8002994:	71fb      	strb	r3, [r7, #7]
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	2b07      	cmp	r3, #7
 800299a:	d9e5      	bls.n	8002968 <ssd1306_UpdateScreen+0xc>
    }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	200006a0 	.word	0x200006a0

080029ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
 80029b6:	460b      	mov	r3, r1
 80029b8:	71bb      	strb	r3, [r7, #6]
 80029ba:	4613      	mov	r3, r2
 80029bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	db3d      	blt.n	8002a42 <ssd1306_DrawPixel+0x96>
 80029c6:	79bb      	ldrb	r3, [r7, #6]
 80029c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80029ca:	d83a      	bhi.n	8002a42 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80029cc:	797b      	ldrb	r3, [r7, #5]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d11a      	bne.n	8002a08 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029d2:	79fa      	ldrb	r2, [r7, #7]
 80029d4:	79bb      	ldrb	r3, [r7, #6]
 80029d6:	08db      	lsrs	r3, r3, #3
 80029d8:	b2d8      	uxtb	r0, r3
 80029da:	4603      	mov	r3, r0
 80029dc:	01db      	lsls	r3, r3, #7
 80029de:	4413      	add	r3, r2
 80029e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 80029e2:	5cd3      	ldrb	r3, [r2, r3]
 80029e4:	b25a      	sxtb	r2, r3
 80029e6:	79bb      	ldrb	r3, [r7, #6]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	2101      	movs	r1, #1
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	b25b      	sxtb	r3, r3
 80029f4:	4313      	orrs	r3, r2
 80029f6:	b259      	sxtb	r1, r3
 80029f8:	79fa      	ldrb	r2, [r7, #7]
 80029fa:	4603      	mov	r3, r0
 80029fc:	01db      	lsls	r3, r3, #7
 80029fe:	4413      	add	r3, r2
 8002a00:	b2c9      	uxtb	r1, r1
 8002a02:	4a13      	ldr	r2, [pc, #76]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a04:	54d1      	strb	r1, [r2, r3]
 8002a06:	e01d      	b.n	8002a44 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002a08:	79fa      	ldrb	r2, [r7, #7]
 8002a0a:	79bb      	ldrb	r3, [r7, #6]
 8002a0c:	08db      	lsrs	r3, r3, #3
 8002a0e:	b2d8      	uxtb	r0, r3
 8002a10:	4603      	mov	r3, r0
 8002a12:	01db      	lsls	r3, r3, #7
 8002a14:	4413      	add	r3, r2
 8002a16:	4a0e      	ldr	r2, [pc, #56]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a18:	5cd3      	ldrb	r3, [r2, r3]
 8002a1a:	b25a      	sxtb	r2, r3
 8002a1c:	79bb      	ldrb	r3, [r7, #6]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	2101      	movs	r1, #1
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	b25b      	sxtb	r3, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	b25b      	sxtb	r3, r3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	b259      	sxtb	r1, r3
 8002a32:	79fa      	ldrb	r2, [r7, #7]
 8002a34:	4603      	mov	r3, r0
 8002a36:	01db      	lsls	r3, r3, #7
 8002a38:	4413      	add	r3, r2
 8002a3a:	b2c9      	uxtb	r1, r1
 8002a3c:	4a04      	ldr	r2, [pc, #16]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a3e:	54d1      	strb	r1, [r2, r3]
 8002a40:	e000      	b.n	8002a44 <ssd1306_DrawPixel+0x98>
        return;
 8002a42:	bf00      	nop
    }
}
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	200006a0 	.word	0x200006a0

08002a54 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b089      	sub	sp, #36	@ 0x24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	4638      	mov	r0, r7
 8002a5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002a62:	4623      	mov	r3, r4
 8002a64:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b1f      	cmp	r3, #31
 8002a6a:	d902      	bls.n	8002a72 <ssd1306_WriteChar+0x1e>
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002a70:	d901      	bls.n	8002a76 <ssd1306_WriteChar+0x22>
        return 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	e079      	b.n	8002b6a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <ssd1306_WriteChar+0x34>
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	3b20      	subs	r3, #32
 8002a82:	4413      	add	r3, r2
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	e000      	b.n	8002a8a <ssd1306_WriteChar+0x36>
 8002a88:	783b      	ldrb	r3, [r7, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002a8c:	4b39      	ldr	r3, [pc, #228]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	7dfb      	ldrb	r3, [r7, #23]
 8002a94:	4413      	add	r3, r2
 8002a96:	2b80      	cmp	r3, #128	@ 0x80
 8002a98:	dc06      	bgt.n	8002aa8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002a9a:	4b36      	ldr	r3, [pc, #216]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002a9c:	885b      	ldrh	r3, [r3, #2]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	787b      	ldrb	r3, [r7, #1]
 8002aa2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002aa4:	2b40      	cmp	r3, #64	@ 0x40
 8002aa6:	dd01      	ble.n	8002aac <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	e05e      	b.n	8002b6a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002aac:	2300      	movs	r3, #0
 8002aae:	61fb      	str	r3, [r7, #28]
 8002ab0:	e04d      	b.n	8002b4e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	3b20      	subs	r3, #32
 8002ab8:	7879      	ldrb	r1, [r7, #1]
 8002aba:	fb01 f303 	mul.w	r3, r1, r3
 8002abe:	4619      	mov	r1, r3
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	440b      	add	r3, r1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002acc:	2300      	movs	r3, #0
 8002ace:	61bb      	str	r3, [r7, #24]
 8002ad0:	e036      	b.n	8002b40 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d013      	beq.n	8002b0a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002ae2:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	b2d8      	uxtb	r0, r3
 8002af0:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002af2:	885b      	ldrh	r3, [r3, #2]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	4413      	add	r3, r2
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002b02:	4619      	mov	r1, r3
 8002b04:	f7ff ff52 	bl	80029ac <ssd1306_DrawPixel>
 8002b08:	e017      	b.n	8002b3a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b2d8      	uxtb	r0, r3
 8002b18:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b1a:	885b      	ldrh	r3, [r3, #2]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	b2d9      	uxtb	r1, r3
 8002b26:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	f7ff ff39 	bl	80029ac <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	61bb      	str	r3, [r7, #24]
 8002b40:	7dfb      	ldrb	r3, [r7, #23]
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d3c4      	bcc.n	8002ad2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	61fb      	str	r3, [r7, #28]
 8002b4e:	787b      	ldrb	r3, [r7, #1]
 8002b50:	461a      	mov	r2, r3
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d3ac      	bcc.n	8002ab2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002b58:	4b06      	ldr	r3, [pc, #24]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b5a:	881a      	ldrh	r2, [r3, #0]
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	4b03      	ldr	r3, [pc, #12]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b66:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3724      	adds	r7, #36	@ 0x24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000aa0 	.word	0x20000aa0

08002b78 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	4638      	mov	r0, r7
 8002b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002b86:	e013      	b.n	8002bb0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	7818      	ldrb	r0, [r3, #0]
 8002b8c:	7e3b      	ldrb	r3, [r7, #24]
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	463b      	mov	r3, r7
 8002b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b94:	f7ff ff5e 	bl	8002a54 <ssd1306_WriteChar>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d002      	beq.n	8002baa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	e008      	b.n	8002bbc <ssd1306_WriteString+0x44>
        }
        str++;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e7      	bne.n	8002b88 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	781b      	ldrb	r3, [r3, #0]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	460a      	mov	r2, r1
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <ssd1306_SetCursor+0x2c>)
 8002bda:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002bdc:	79bb      	ldrb	r3, [r7, #6]
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	4b03      	ldr	r3, [pc, #12]	@ (8002bf0 <ssd1306_SetCursor+0x2c>)
 8002be2:	805a      	strh	r2, [r3, #2]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	20000aa0 	.word	0x20000aa0

08002bf4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002bfe:	2381      	movs	r3, #129	@ 0x81
 8002c00:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff fdf5 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fdf1 	bl	80027f4 <ssd1306_WriteCommand>
}
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002c2c:	23af      	movs	r3, #175	@ 0xaf
 8002c2e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <ssd1306_SetDisplayOn+0x38>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	715a      	strb	r2, [r3, #5]
 8002c36:	e004      	b.n	8002c42 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002c38:	23ae      	movs	r3, #174	@ 0xae
 8002c3a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002c3c:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <ssd1306_SetDisplayOn+0x38>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fdd5 	bl	80027f4 <ssd1306_WriteCommand>
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000aa0 	.word	0x20000aa0

08002c58 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002c62:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d101      	bne.n	8002c6e <io_coil_add_channel+0x16>
		return false;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	e039      	b.n	8002ce2 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a20      	ldr	r2, [pc, #128]	@ (8002cf4 <io_coil_add_channel+0x9c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10b      	bne.n	8002c8e <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002c76:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c78:	881b      	ldrh	r3, [r3, #0]
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d901      	bls.n	8002c82 <io_coil_add_channel+0x2a>
			return false;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e02f      	b.n	8002ce2 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8002c82:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c8c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4a19      	ldr	r2, [pc, #100]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002c96:	460b      	mov	r3, r1
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	440b      	add	r3, r1
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4a14      	ldr	r2, [pc, #80]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002cac:	460b      	mov	r3, r1
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	440b      	add	r3, r1
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3304      	adds	r3, #4
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	440b      	add	r3, r1
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	3308      	adds	r3, #8
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002cd4:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	4b04      	ldr	r3, [pc, #16]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cde:	801a      	strh	r2, [r3, #0]
	return true;
 8002ce0:	2301      	movs	r3, #1
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000c28 	.word	0x20000c28
 8002cf4:	08002ded 	.word	0x08002ded
 8002cf8:	20000c2a 	.word	0x20000c2a
 8002cfc:	20000aa8 	.word	0x20000aa8

08002d00 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <io_coil_read+0x38>)
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d209      	bcs.n	8002d28 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002d14:	88fa      	ldrh	r2, [r7, #6]
 8002d16:	4909      	ldr	r1, [pc, #36]	@ (8002d3c <io_coil_read+0x3c>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3308      	adds	r3, #8
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	e000      	b.n	8002d2a <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20000c28 	.word	0x20000c28
 8002d3c:	20000aa8 	.word	0x20000aa8

08002d40 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	460a      	mov	r2, r1
 8002d4a:	80fb      	strh	r3, [r7, #6]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <io_coil_write+0x78>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	88fa      	ldrh	r2, [r7, #6]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d229      	bcs.n	8002dae <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002d5a:	88fa      	ldrh	r2, [r7, #6]
 8002d5c:	4917      	ldr	r1, [pc, #92]	@ (8002dbc <io_coil_write+0x7c>)
 8002d5e:	4613      	mov	r3, r2
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d015      	beq.n	8002d9a <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002d6e:	88fa      	ldrh	r2, [r7, #6]
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <io_coil_write+0x7c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	681c      	ldr	r4, [r3, #0]
 8002d7e:	88fa      	ldrh	r2, [r7, #6]
 8002d80:	490e      	ldr	r1, [pc, #56]	@ (8002dbc <io_coil_write+0x7c>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	797a      	ldrb	r2, [r7, #5]
 8002d92:	b292      	uxth	r2, r2
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002d9a:	88fa      	ldrh	r2, [r7, #6]
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <io_coil_write+0x7c>)
 8002d9e:	4613      	mov	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4413      	add	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3308      	adds	r3, #8
 8002daa:	797a      	ldrb	r2, [r7, #5]
 8002dac:	701a      	strb	r2, [r3, #0]
	}
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd90      	pop	{r4, r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000c28 	.word	0x20000c28
 8002dbc:	20000aa8 	.word	0x20000aa8

08002dc0 <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	80fb      	strh	r3, [r7, #6]
 8002dca:	e007      	b.n	8002ddc <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ffb5 	bl	8002d40 <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	80fb      	strh	r3, [r7, #6]
 8002ddc:	88fb      	ldrh	r3, [r7, #6]
 8002dde:	2b1f      	cmp	r3, #31
 8002de0:	d9f4      	bls.n	8002dcc <io_coils_emergencystop+0xc>
	}
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	889b      	ldrh	r3, [r3, #4]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4619      	mov	r1, r3
 8002e08:	f008 fbd2 	bl	800b5b0 <HAL_GPIO_WritePin>
}
 8002e0c:	bf00      	nop
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a13      	ldr	r2, [pc, #76]	@ (8002e70 <io_discrete_in_add_channel+0x5c>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d109      	bne.n	8002e3a <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002e26:	4b13      	ldr	r3, [pc, #76]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	d81a      	bhi.n	8002e64 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e30:	881b      	ldrh	r3, [r3, #0]
 8002e32:	3301      	adds	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	4b0f      	ldr	r3, [pc, #60]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e38:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e3c:	881b      	ldrh	r3, [r3, #0]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4a0e      	ldr	r2, [pc, #56]	@ (8002e7c <io_discrete_in_add_channel+0x68>)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002e7c <io_discrete_in_add_channel+0x68>)
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	4413      	add	r3, r2
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002e56:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e58:	881b      	ldrh	r3, [r3, #0]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e60:	801a      	strh	r2, [r3, #0]
 8002e62:	e000      	b.n	8002e66 <io_discrete_in_add_channel+0x52>
			return;
 8002e64:	bf00      	nop
}
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	08002ec1 	.word	0x08002ec1
 8002e74:	20000c4e 	.word	0x20000c4e
 8002e78:	20000c4c 	.word	0x20000c4c
 8002e7c:	20000c2c 	.word	0x20000c2c

08002e80 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <io_discrete_in_read+0x38>)
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	88fa      	ldrh	r2, [r7, #6]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d20c      	bcs.n	8002eae <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	4a09      	ldr	r2, [pc, #36]	@ (8002ebc <io_discrete_in_read+0x3c>)
 8002e98:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002e9c:	88fb      	ldrh	r3, [r7, #6]
 8002e9e:	4907      	ldr	r1, [pc, #28]	@ (8002ebc <io_discrete_in_read+0x3c>)
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	4790      	blx	r2
 8002eaa:	4603      	mov	r3, r0
 8002eac:	e000      	b.n	8002eb0 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000c4c 	.word	0x20000c4c
 8002ebc:	20000c2c 	.word	0x20000c2c

08002ec0 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	889b      	ldrh	r3, [r3, #4]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f008 fb52 	bl	800b580 <HAL_GPIO_ReadPin>
 8002edc:	4603      	mov	r3, r0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002ef2:	4b07      	ldr	r3, [pc, #28]	@ (8002f10 <io_discrete_in_check_channel+0x28>)
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	88fa      	ldrh	r2, [r7, #6]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d201      	bcs.n	8002f00 <io_discrete_in_check_channel+0x18>
		return true;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000c4c 	.word	0x20000c4c

08002f14 <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	460a      	mov	r2, r1
 8002f1e:	80fb      	strh	r3, [r7, #6]
 8002f20:	4613      	mov	r3, r2
 8002f22:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002f24:	88fb      	ldrh	r3, [r7, #6]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ffde 	bl	8002ee8 <io_discrete_in_check_channel>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f083 0301 	eor.w	r3, r3, #1
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <emergencyStop_setInput+0x28>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e00b      	b.n	8002f54 <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002f3c:	4a07      	ldr	r2, [pc, #28]	@ (8002f5c <emergencyStop_setInput+0x48>)
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002f42:	4a07      	ldr	r2, [pc, #28]	@ (8002f60 <emergencyStop_setInput+0x4c>)
 8002f44:	797b      	ldrb	r3, [r7, #5]
 8002f46:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002f48:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <emergencyStop_setInput+0x50>)
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 8002f4e:	f7fe fa29 	bl	80013a4 <automation_save_rules>

	return true;
 8002f52:	2301      	movs	r3, #1
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000c52 	.word	0x20000c52
 8002f60:	20000c55 	.word	0x20000c55
 8002f64:	20000c50 	.word	0x20000c50

08002f68 <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
	return defined;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	@ (8002f7c <emergencyStop_isDefined+0x14>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000c50 	.word	0x20000c50

08002f80 <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
	return channel;
 8002f84:	4b03      	ldr	r3, [pc, #12]	@ (8002f94 <emergencyStop_getChannel+0x14>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000c52 	.word	0x20000c52

08002f98 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
	return inputMode;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	@ (8002fac <emergencyStop_getInputMode+0x14>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	20000c55 	.word	0x20000c55

08002fb0 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <emergencyStop_check+0x70>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	f083 0301 	eor.w	r3, r3, #1
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <emergencyStop_check+0x16>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	e029      	b.n	800301a <emergencyStop_check+0x6a>
	if (latched) return true;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <emergencyStop_check+0x74>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <emergencyStop_check+0x22>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e023      	b.n	800301a <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002fd2:	4b15      	ldr	r3, [pc, #84]	@ (8003028 <emergencyStop_check+0x78>)
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff ff52 	bl	8002e80 <io_discrete_in_read>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <emergencyStop_check+0x3a>
 8002fe2:	4b12      	ldr	r3, [pc, #72]	@ (800302c <emergencyStop_check+0x7c>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <emergencyStop_check+0x52>
 8002fea:	4b0f      	ldr	r3, [pc, #60]	@ (8003028 <emergencyStop_check+0x78>)
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ff46 	bl	8002e80 <io_discrete_in_read>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10e      	bne.n	8003018 <emergencyStop_check+0x68>
 8002ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800302c <emergencyStop_check+0x7c>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d10a      	bne.n	8003018 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 8003002:	4b08      	ldr	r3, [pc, #32]	@ (8003024 <emergencyStop_check+0x74>)
 8003004:	2201      	movs	r2, #1
 8003006:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8003008:	f7ff f96e 	bl	80022e8 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 800300c:	f7ff fed8 	bl	8002dc0 <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8003010:	f000 f9e4 	bl	80033dc <io_holding_reg_emergencystop>

		return true;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <emergencyStop_check+0x6a>
	}

	return false;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000c50 	.word	0x20000c50
 8003024:	20000c54 	.word	0x20000c54
 8003028:	20000c52 	.word	0x20000c52
 800302c:	20000c55 	.word	0x20000c55

08003030 <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 800303e:	8afb      	ldrh	r3, [r7, #22]
 8003040:	f107 0210 	add.w	r2, r7, #16
 8003044:	4413      	add	r3, r2
 8003046:	4a26      	ldr	r2, [pc, #152]	@ (80030e0 <emergencyStop_save+0xb0>)
 8003048:	7812      	ldrb	r2, [r2, #0]
 800304a:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 800304c:	8afb      	ldrh	r3, [r7, #22]
 800304e:	3301      	adds	r3, #1
 8003050:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 8003052:	8afb      	ldrh	r3, [r7, #22]
 8003054:	f107 0210 	add.w	r2, r7, #16
 8003058:	4413      	add	r3, r2
 800305a:	4a22      	ldr	r2, [pc, #136]	@ (80030e4 <emergencyStop_save+0xb4>)
 800305c:	8812      	ldrh	r2, [r2, #0]
 800305e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 8003060:	8afb      	ldrh	r3, [r7, #22]
 8003062:	3302      	adds	r3, #2
 8003064:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8003066:	8afb      	ldrh	r3, [r7, #22]
 8003068:	f107 0210 	add.w	r2, r7, #16
 800306c:	4413      	add	r3, r2
 800306e:	4a1e      	ldr	r2, [pc, #120]	@ (80030e8 <emergencyStop_save+0xb8>)
 8003070:	7812      	ldrb	r2, [r2, #0]
 8003072:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 8003074:	8afb      	ldrh	r3, [r7, #22]
 8003076:	3301      	adds	r3, #1
 8003078:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800307a:	8afa      	ldrh	r2, [r7, #22]
 800307c:	f107 0110 	add.w	r1, r7, #16
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff fa59 	bl	800253a <EEPROM_WriteBlock>
 8003088:	4603      	mov	r3, r0
 800308a:	f083 0301 	eor.w	r3, r3, #1
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <emergencyStop_save+0x68>
 8003094:	2300      	movs	r3, #0
 8003096:	e01f      	b.n	80030d8 <emergencyStop_save+0xa8>
	baseAddress += offset;
 8003098:	88fa      	ldrh	r2, [r7, #6]
 800309a:	8afb      	ldrh	r3, [r7, #22]
 800309c:	4413      	add	r3, r2
 800309e:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80030a0:	8afa      	ldrh	r2, [r7, #22]
 80030a2:	f107 0310 	add.w	r3, r7, #16
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f003 f9f5 	bl	8006498 <modbus_crc16>
 80030ae:	4603      	mov	r3, r0
 80030b0:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80030b2:	f107 010e 	add.w	r1, r7, #14
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	2202      	movs	r2, #2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fa3d 	bl	800253a <EEPROM_WriteBlock>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f083 0301 	eor.w	r3, r3, #1
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <emergencyStop_save+0xa0>
 80030cc:	2300      	movs	r3, #0
 80030ce:	e003      	b.n	80030d8 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	3302      	adds	r3, #2
 80030d4:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 80030d6:	2301      	movs	r3, #1
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000c50 	.word	0x20000c50
 80030e4:	20000c52 	.word	0x20000c52
 80030e8:	20000c55 	.word	0x20000c55

080030ec <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
	defined = false;
 80030f6:	4b09      	ldr	r3, [pc, #36]	@ (800311c <emergencyStop_clear+0x30>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	f083 0301 	eor.w	r3, r3, #1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <emergencyStop_clear+0x24>
		return automation_save_rules();
 8003108:	f7fe f94c 	bl	80013a4 <automation_save_rules>
 800310c:	4603      	mov	r3, r0
 800310e:	e000      	b.n	8003112 <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003110:	2301      	movs	r3, #1
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20000c50 	.word	0x20000c50

08003120 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 8003120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003124:	b089      	sub	sp, #36	@ 0x24
 8003126:	af00      	add	r7, sp, #0
 8003128:	4603      	mov	r3, r0
 800312a:	80fb      	strh	r3, [r7, #6]
 800312c:	466b      	mov	r3, sp
 800312e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 8003130:	2304      	movs	r3, #4
 8003132:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 8003134:	8bf9      	ldrh	r1, [r7, #30]
 8003136:	460b      	mov	r3, r1
 8003138:	3b01      	subs	r3, #1
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	b28b      	uxth	r3, r1
 800313e:	2200      	movs	r2, #0
 8003140:	4698      	mov	r8, r3
 8003142:	4691      	mov	r9, r2
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003150:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003154:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003158:	b28b      	uxth	r3, r1
 800315a:	2200      	movs	r2, #0
 800315c:	461c      	mov	r4, r3
 800315e:	4615      	mov	r5, r2
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	00eb      	lsls	r3, r5, #3
 800316a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800316e:	00e2      	lsls	r2, r4, #3
 8003170:	460b      	mov	r3, r1
 8003172:	3307      	adds	r3, #7
 8003174:	08db      	lsrs	r3, r3, #3
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	ebad 0d03 	sub.w	sp, sp, r3
 800317c:	466b      	mov	r3, sp
 800317e:	3300      	adds	r3, #0
 8003180:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003186:	8bfa      	ldrh	r2, [r7, #30]
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	6979      	ldr	r1, [r7, #20]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff f9ec 	bl	800256a <EEPROM_LoadBlock>
 8003192:	4603      	mov	r3, r0
 8003194:	f083 0301 	eor.w	r3, r3, #1
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <emergencyStop_load+0x82>
		return false;
 800319e:	2300      	movs	r3, #0
 80031a0:	e048      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 80031a2:	8a7b      	ldrh	r3, [r7, #18]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	4413      	add	r3, r2
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 80031ac:	8a7b      	ldrh	r3, [r7, #18]
 80031ae:	3301      	adds	r3, #1
 80031b0:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 80031b2:	8a7b      	ldrh	r3, [r7, #18]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	4413      	add	r3, r2
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 80031be:	8a7b      	ldrh	r3, [r7, #18]
 80031c0:	3302      	adds	r3, #2
 80031c2:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 80031c4:	8a7b      	ldrh	r3, [r7, #18]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4413      	add	r3, r2
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 80031ce:	8a7b      	ldrh	r3, [r7, #18]
 80031d0:	3301      	adds	r3, #1
 80031d2:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	8a7b      	ldrh	r3, [r7, #18]
 80031d8:	4413      	add	r3, r2
 80031da:	b29b      	uxth	r3, r3
 80031dc:	f107 0108 	add.w	r1, r7, #8
 80031e0:	2202      	movs	r2, #2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff f9c1 	bl	800256a <EEPROM_LoadBlock>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f083 0301 	eor.w	r3, r3, #1
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <emergencyStop_load+0xd8>
		return false;
 80031f4:	2300      	movs	r3, #0
 80031f6:	e01d      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80031f8:	8a7b      	ldrh	r3, [r7, #18]
 80031fa:	4619      	mov	r1, r3
 80031fc:	6978      	ldr	r0, [r7, #20]
 80031fe:	f003 f94b 	bl	8006498 <modbus_crc16>
 8003202:	4603      	mov	r3, r0
 8003204:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 8003206:	893b      	ldrh	r3, [r7, #8]
 8003208:	8a3a      	ldrh	r2, [r7, #16]
 800320a:	429a      	cmp	r2, r3
 800320c:	d004      	beq.n	8003218 <emergencyStop_load+0xf8>
		defined = false;
 800320e:	4b0c      	ldr	r3, [pc, #48]	@ (8003240 <emergencyStop_load+0x120>)
 8003210:	2200      	movs	r2, #0
 8003212:	701a      	strb	r2, [r3, #0]
		return false;
 8003214:	2300      	movs	r3, #0
 8003216:	e00d      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 8003218:	7bfa      	ldrb	r2, [r7, #15]
 800321a:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <emergencyStop_load+0x120>)
 800321c:	701a      	strb	r2, [r3, #0]
	if (defined) {
 800321e:	4b08      	ldr	r3, [pc, #32]	@ (8003240 <emergencyStop_load+0x120>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <emergencyStop_load+0x112>
		channel = temp_channel;
 8003226:	89ba      	ldrh	r2, [r7, #12]
 8003228:	4b06      	ldr	r3, [pc, #24]	@ (8003244 <emergencyStop_load+0x124>)
 800322a:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 800322c:	7afa      	ldrb	r2, [r7, #11]
 800322e:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <emergencyStop_load+0x128>)
 8003230:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8003232:	2301      	movs	r3, #1
 8003234:	46b5      	mov	sp, r6
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	@ 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003240:	20000c50 	.word	0x20000c50
 8003244:	20000c52 	.word	0x20000c52
 8003248:	20000c55 	.word	0x20000c55

0800324c <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800325a:	4b29      	ldr	r3, [pc, #164]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	2b20      	cmp	r3, #32
 8003260:	d101      	bne.n	8003266 <io_holding_reg_add_channel+0x1a>
		return false;
 8003262:	2300      	movs	r3, #0
 8003264:	e045      	b.n	80032f2 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4a26      	ldr	r2, [pc, #152]	@ (8003304 <io_holding_reg_add_channel+0xb8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d10b      	bne.n	8003286 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 800326e:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d901      	bls.n	800327a <io_holding_reg_add_channel+0x2e>
			return false;
 8003276:	2300      	movs	r3, #0
 8003278:	e03b      	b.n	80032f2 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800327a:	4b23      	ldr	r3, [pc, #140]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	3301      	adds	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	4b21      	ldr	r3, [pc, #132]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 8003284:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8003286:	4b1e      	ldr	r3, [pc, #120]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	4619      	mov	r1, r3
 800328c:	4a1f      	ldr	r2, [pc, #124]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 800328e:	460b      	mov	r3, r1
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	440b      	add	r3, r1
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 800329c:	4b18      	ldr	r3, [pc, #96]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	4619      	mov	r1, r3
 80032a2:	4a1a      	ldr	r2, [pc, #104]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032a4:	460b      	mov	r3, r1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	440b      	add	r3, r1
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	3304      	adds	r3, #4
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80032b4:	4b12      	ldr	r3, [pc, #72]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	4619      	mov	r1, r3
 80032ba:	4a14      	ldr	r2, [pc, #80]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032bc:	460b      	mov	r3, r1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	440b      	add	r3, r1
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	3308      	adds	r3, #8
 80032c8:	2200      	movs	r2, #0
 80032ca:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 80032cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	4619      	mov	r1, r3
 80032d2:	4a0e      	ldr	r2, [pc, #56]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032d4:	460b      	mov	r3, r1
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	440b      	add	r3, r1
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	330a      	adds	r3, #10
 80032e0:	79fa      	ldrb	r2, [r7, #7]
 80032e2:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	3301      	adds	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032ee:	801a      	strh	r2, [r3, #0]
	return true;
 80032f0:	2301      	movs	r3, #1
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000dd8 	.word	0x20000dd8
 8003304:	08003409 	.word	0x08003409
 8003308:	20000dda 	.word	0x20000dda
 800330c:	20000c58 	.word	0x20000c58

08003310 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800331a:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <io_holding_reg_read+0x38>)
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	88fa      	ldrh	r2, [r7, #6]
 8003320:	429a      	cmp	r2, r3
 8003322:	d209      	bcs.n	8003338 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	4909      	ldr	r1, [pc, #36]	@ (800334c <io_holding_reg_read+0x3c>)
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3308      	adds	r3, #8
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	e000      	b.n	800333a <io_holding_reg_read+0x2a>
	}
	return 0;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	20000dd8 	.word	0x20000dd8
 800334c:	20000c58 	.word	0x20000c58

08003350 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	460a      	mov	r2, r1
 800335a:	80fb      	strh	r3, [r7, #6]
 800335c:	4613      	mov	r3, r2
 800335e:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8003360:	4b1c      	ldr	r3, [pc, #112]	@ (80033d4 <io_holding_reg_write+0x84>)
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	88fa      	ldrh	r2, [r7, #6]
 8003366:	429a      	cmp	r2, r3
 8003368:	d230      	bcs.n	80033cc <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 800336a:	88fa      	ldrh	r2, [r7, #6]
 800336c:	491a      	ldr	r1, [pc, #104]	@ (80033d8 <io_holding_reg_write+0x88>)
 800336e:	4613      	mov	r3, r2
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	4413      	add	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d01c      	beq.n	80033b8 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 800337e:	88fa      	ldrh	r2, [r7, #6]
 8003380:	4915      	ldr	r1, [pc, #84]	@ (80033d8 <io_holding_reg_write+0x88>)
 8003382:	4613      	mov	r3, r2
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	681c      	ldr	r4, [r3, #0]
 800338e:	88fa      	ldrh	r2, [r7, #6]
 8003390:	4911      	ldr	r1, [pc, #68]	@ (80033d8 <io_holding_reg_write+0x88>)
 8003392:	4613      	mov	r3, r2
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4413      	add	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	3304      	adds	r3, #4
 800339e:	6818      	ldr	r0, [r3, #0]
 80033a0:	88fa      	ldrh	r2, [r7, #6]
 80033a2:	490d      	ldr	r1, [pc, #52]	@ (80033d8 <io_holding_reg_write+0x88>)
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	330a      	adds	r3, #10
 80033b0:	781a      	ldrb	r2, [r3, #0]
 80033b2:	88bb      	ldrh	r3, [r7, #4]
 80033b4:	4619      	mov	r1, r3
 80033b6:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80033b8:	88fa      	ldrh	r2, [r7, #6]
 80033ba:	4907      	ldr	r1, [pc, #28]	@ (80033d8 <io_holding_reg_write+0x88>)
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	3308      	adds	r3, #8
 80033c8:	88ba      	ldrh	r2, [r7, #4]
 80033ca:	801a      	strh	r2, [r3, #0]
	}
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	20000dd8 	.word	0x20000dd8
 80033d8:	20000c58 	.word	0x20000c58

080033dc <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 80033e2:	2300      	movs	r3, #0
 80033e4:	80fb      	strh	r3, [r7, #6]
 80033e6:	e007      	b.n	80033f8 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 80033e8:	88fb      	ldrh	r3, [r7, #6]
 80033ea:	2100      	movs	r1, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff ffaf 	bl	8003350 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	3301      	adds	r3, #1
 80033f6:	80fb      	strh	r3, [r7, #6]
 80033f8:	88fb      	ldrh	r3, [r7, #6]
 80033fa:	2b1f      	cmp	r3, #31
 80033fc:	d9f4      	bls.n	80033e8 <io_holding_reg_emergencystop+0xc>
	}
}
 80033fe:	bf00      	nop
 8003400:	bf00      	nop
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
 8003414:	4613      	mov	r3, r2
 8003416:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8003418:	4b1a      	ldr	r3, [pc, #104]	@ (8003484 <dac_write_func+0x7c>)
 800341a:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 800341c:	787b      	ldrb	r3, [r7, #1]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <dac_write_func+0x20>
 8003422:	2b01      	cmp	r3, #1
 8003424:	d00a      	beq.n	800343c <dac_write_func+0x34>
 8003426:	e01e      	b.n	8003466 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8003428:	887a      	ldrh	r2, [r7, #2]
 800342a:	4613      	mov	r3, r2
 800342c:	031b      	lsls	r3, r3, #12
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	4a15      	ldr	r2, [pc, #84]	@ (8003488 <dac_write_func+0x80>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	0bdb      	lsrs	r3, r3, #15
 8003438:	617b      	str	r3, [r7, #20]
				break;
 800343a:	e014      	b.n	8003466 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 800343c:	f240 3311 	movw	r3, #785	@ 0x311
 8003440:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8003442:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8003446:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8003448:	89ba      	ldrh	r2, [r7, #12]
 800344a:	89fb      	ldrh	r3, [r7, #14]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8003450:	89fa      	ldrh	r2, [r7, #14]
 8003452:	887b      	ldrh	r3, [r7, #2]
 8003454:	8979      	ldrh	r1, [r7, #10]
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	490b      	ldr	r1, [pc, #44]	@ (8003488 <dac_write_func+0x80>)
 800345c:	fba1 1303 	umull	r1, r3, r1, r3
 8003460:	0bdb      	lsrs	r3, r3, #15
 8003462:	4413      	add	r3, r2
 8003464:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2200      	movs	r2, #0
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	6938      	ldr	r0, [r7, #16]
 800346e:	f007 f9eb 	bl	800a848 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	6938      	ldr	r0, [r7, #16]
 8003476:	f007 f97b 	bl	800a770 <HAL_DAC_Start>
#endif
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20001188 	.word	0x20001188
 8003488:	80008001 	.word	0x80008001

0800348c <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	460a      	mov	r2, r1
 8003496:	80fb      	strh	r3, [r7, #6]
 8003498:	4613      	mov	r3, r2
 800349a:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <io_holding_reg_set_mode+0x40>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20d      	bcs.n	80034c2 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 80034a6:	88fa      	ldrh	r2, [r7, #6]
 80034a8:	4909      	ldr	r1, [pc, #36]	@ (80034d0 <io_holding_reg_set_mode+0x44>)
 80034aa:	4613      	mov	r3, r2
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4413      	add	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	330a      	adds	r3, #10
 80034b6:	797a      	ldrb	r2, [r7, #5]
 80034b8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80034ba:	f7fd ff73 	bl	80013a4 <automation_save_rules>
 80034be:	4603      	mov	r3, r0
 80034c0:	e000      	b.n	80034c4 <io_holding_reg_set_mode+0x38>
	}
	return false;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20000dd8 	.word	0x20000dd8
 80034d0:	20000c58 	.word	0x20000c58

080034d4 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80034e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003514 <io_holding_reg_get_mode+0x40>)
 80034e2:	881b      	ldrh	r3, [r3, #0]
 80034e4:	88fa      	ldrh	r2, [r7, #6]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d20c      	bcs.n	8003504 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 80034ea:	88fa      	ldrh	r2, [r7, #6]
 80034ec:	490a      	ldr	r1, [pc, #40]	@ (8003518 <io_holding_reg_get_mode+0x44>)
 80034ee:	4613      	mov	r3, r2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	330a      	adds	r3, #10
 80034fa:	781a      	ldrb	r2, [r3, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	701a      	strb	r2, [r3, #0]
		return true;
 8003500:	2301      	movs	r3, #1
 8003502:	e000      	b.n	8003506 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000dd8 	.word	0x20000dd8
 8003518:	20000c58 	.word	0x20000c58

0800351c <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 800351c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003520:	b089      	sub	sp, #36	@ 0x24
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	80fb      	strh	r3, [r7, #6]
 8003528:	466b      	mov	r3, sp
 800352a:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003530:	2300      	movs	r3, #0
 8003532:	83fb      	strh	r3, [r7, #30]
 8003534:	e011      	b.n	800355a <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003536:	8bfa      	ldrh	r2, [r7, #30]
 8003538:	4955      	ldr	r1, [pc, #340]	@ (8003690 <io_holding_reg_type_save+0x174>)
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a53      	ldr	r2, [pc, #332]	@ (8003694 <io_holding_reg_type_save+0x178>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d103      	bne.n	8003554 <io_holding_reg_type_save+0x38>
			count++;
 800354c:	89fb      	ldrh	r3, [r7, #14]
 800354e:	3301      	adds	r3, #1
 8003550:	b29b      	uxth	r3, r3
 8003552:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003554:	8bfb      	ldrh	r3, [r7, #30]
 8003556:	3301      	adds	r3, #1
 8003558:	83fb      	strh	r3, [r7, #30]
 800355a:	4b4f      	ldr	r3, [pc, #316]	@ (8003698 <io_holding_reg_type_save+0x17c>)
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	8bfa      	ldrh	r2, [r7, #30]
 8003560:	429a      	cmp	r2, r3
 8003562:	d3e8      	bcc.n	8003536 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003564:	89fb      	ldrh	r3, [r7, #14]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <io_holding_reg_type_save+0x52>
 800356a:	2301      	movs	r3, #1
 800356c:	e089      	b.n	8003682 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003572:	1c99      	adds	r1, r3, #2
 8003574:	460b      	mov	r3, r1
	uint8_t buffer[
 8003576:	3b01      	subs	r3, #1
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	2300      	movs	r3, #0
 800357c:	4688      	mov	r8, r1
 800357e:	4699      	mov	r9, r3
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003590:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003594:	2300      	movs	r3, #0
 8003596:	460c      	mov	r4, r1
 8003598:	461d      	mov	r5, r3
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	f04f 0300 	mov.w	r3, #0
 80035a2:	00eb      	lsls	r3, r5, #3
 80035a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035a8:	00e2      	lsls	r2, r4, #3
 80035aa:	1dcb      	adds	r3, r1, #7
 80035ac:	08db      	lsrs	r3, r3, #3
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	ebad 0d03 	sub.w	sp, sp, r3
 80035b4:	466b      	mov	r3, sp
 80035b6:	3300      	adds	r3, #0
 80035b8:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80035be:	8bbb      	ldrh	r3, [r7, #28]
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4413      	add	r3, r2
 80035c4:	89fa      	ldrh	r2, [r7, #14]
 80035c6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80035c8:	8bbb      	ldrh	r3, [r7, #28]
 80035ca:	3302      	adds	r3, #2
 80035cc:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80035ce:	2300      	movs	r3, #0
 80035d0:	837b      	strh	r3, [r7, #26]
 80035d2:	e021      	b.n	8003618 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80035d4:	8b7a      	ldrh	r2, [r7, #26]
 80035d6:	492e      	ldr	r1, [pc, #184]	@ (8003690 <io_holding_reg_type_save+0x174>)
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003694 <io_holding_reg_type_save+0x178>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d113      	bne.n	8003612 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 80035ea:	8b7b      	ldrh	r3, [r7, #26]
 80035ec:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 80035ee:	8b7a      	ldrh	r2, [r7, #26]
 80035f0:	4927      	ldr	r1, [pc, #156]	@ (8003690 <io_holding_reg_type_save+0x174>)
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	440b      	add	r3, r1
 80035fc:	330a      	adds	r3, #10
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003602:	8bbb      	ldrh	r3, [r7, #28]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 800360c:	8bbb      	ldrh	r3, [r7, #28]
 800360e:	3304      	adds	r3, #4
 8003610:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003612:	8b7b      	ldrh	r3, [r7, #26]
 8003614:	3301      	adds	r3, #1
 8003616:	837b      	strh	r3, [r7, #26]
 8003618:	4b1f      	ldr	r3, [pc, #124]	@ (8003698 <io_holding_reg_type_save+0x17c>)
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	8b7a      	ldrh	r2, [r7, #26]
 800361e:	429a      	cmp	r2, r3
 8003620:	d3d8      	bcc.n	80035d4 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003622:	8bba      	ldrh	r2, [r7, #28]
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	6939      	ldr	r1, [r7, #16]
 8003628:	4618      	mov	r0, r3
 800362a:	f7fe ff86 	bl	800253a <EEPROM_WriteBlock>
 800362e:	4603      	mov	r3, r0
 8003630:	f083 0301 	eor.w	r3, r3, #1
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <io_holding_reg_type_save+0x122>
 800363a:	2300      	movs	r3, #0
 800363c:	e021      	b.n	8003682 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 800363e:	88fa      	ldrh	r2, [r7, #6]
 8003640:	8bbb      	ldrh	r3, [r7, #28]
 8003642:	4413      	add	r3, r2
 8003644:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003646:	8bbb      	ldrh	r3, [r7, #28]
 8003648:	4619      	mov	r1, r3
 800364a:	6938      	ldr	r0, [r7, #16]
 800364c:	f002 ff24 	bl	8006498 <modbus_crc16>
 8003650:	4603      	mov	r3, r0
 8003652:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003654:	f107 010c 	add.w	r1, r7, #12
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	2202      	movs	r2, #2
 800365c:	4618      	mov	r0, r3
 800365e:	f7fe ff6c 	bl	800253a <EEPROM_WriteBlock>
 8003662:	4603      	mov	r3, r0
 8003664:	f083 0301 	eor.w	r3, r3, #1
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <io_holding_reg_type_save+0x156>
 800366e:	2300      	movs	r3, #0
 8003670:	e007      	b.n	8003682 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8003672:	88fb      	ldrh	r3, [r7, #6]
 8003674:	3302      	adds	r3, #2
 8003676:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fa46 	bl	8003b0c <io_input_reg_type_save>
 8003680:	4603      	mov	r3, r0
 8003682:	46b5      	mov	sp, r6
}
 8003684:	4618      	mov	r0, r3
 8003686:	3724      	adds	r7, #36	@ 0x24
 8003688:	46bd      	mov	sp, r7
 800368a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800368e:	bf00      	nop
 8003690:	20000c58 	.word	0x20000c58
 8003694:	08003409 	.word	0x08003409
 8003698:	20000dd8 	.word	0x20000dd8

0800369c <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 800369c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036a0:	b08b      	sub	sp, #44	@ 0x2c
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	4603      	mov	r3, r0
 80036a6:	80fb      	strh	r3, [r7, #6]
 80036a8:	466b      	mov	r3, sp
 80036aa:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 80036ac:	230c      	movs	r3, #12
 80036ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 80036b0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80036b2:	460b      	mov	r3, r1
 80036b4:	3b01      	subs	r3, #1
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	b28b      	uxth	r3, r1
 80036ba:	2200      	movs	r2, #0
 80036bc:	4698      	mov	r8, r3
 80036be:	4691      	mov	r9, r2
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036d4:	b28b      	uxth	r3, r1
 80036d6:	2200      	movs	r2, #0
 80036d8:	461c      	mov	r4, r3
 80036da:	4615      	mov	r5, r2
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	00eb      	lsls	r3, r5, #3
 80036e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ea:	00e2      	lsls	r2, r4, #3
 80036ec:	460b      	mov	r3, r1
 80036ee:	3307      	adds	r3, #7
 80036f0:	08db      	lsrs	r3, r3, #3
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	ebad 0d03 	sub.w	sp, sp, r3
 80036f8:	466b      	mov	r3, sp
 80036fa:	3300      	adds	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003702:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	69f9      	ldr	r1, [r7, #28]
 8003708:	4618      	mov	r0, r3
 800370a:	f7fe ff2e 	bl	800256a <EEPROM_LoadBlock>
 800370e:	4603      	mov	r3, r0
 8003710:	f083 0301 	eor.w	r3, r3, #1
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <io_holding_reg_type_load+0x82>
		return false;
 800371a:	2300      	movs	r3, #0
 800371c:	e074      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800371e:	8b7b      	ldrh	r3, [r7, #26]
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	4413      	add	r3, r2
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	b29b      	uxth	r3, r3
 8003728:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 800372a:	8abb      	ldrh	r3, [r7, #20]
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <io_holding_reg_type_load+0x98>
		return false;
 8003730:	2300      	movs	r3, #0
 8003732:	e069      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003734:	8b7b      	ldrh	r3, [r7, #26]
 8003736:	3302      	adds	r3, #2
 8003738:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800373a:	8b7b      	ldrh	r3, [r7, #26]
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	18d1      	adds	r1, r2, r3
 8003740:	8abb      	ldrh	r3, [r7, #20]
 8003742:	009a      	lsls	r2, r3, #2
 8003744:	f107 030c 	add.w	r3, r7, #12
 8003748:	4618      	mov	r0, r3
 800374a:	f015 fde4 	bl	8019316 <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 800374e:	8abb      	ldrh	r3, [r7, #20]
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	b29a      	uxth	r2, r3
 8003754:	8b7b      	ldrh	r3, [r7, #26]
 8003756:	4413      	add	r3, r2
 8003758:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	8b7b      	ldrh	r3, [r7, #26]
 800375e:	4413      	add	r3, r2
 8003760:	b29b      	uxth	r3, r3
 8003762:	f107 010a 	add.w	r1, r7, #10
 8003766:	2202      	movs	r2, #2
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe fefe 	bl	800256a <EEPROM_LoadBlock>
 800376e:	4603      	mov	r3, r0
 8003770:	f083 0301 	eor.w	r3, r3, #1
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <io_holding_reg_type_load+0xe2>
		return false;
 800377a:	2300      	movs	r3, #0
 800377c:	e044      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800377e:	8b7b      	ldrh	r3, [r7, #26]
 8003780:	4619      	mov	r1, r3
 8003782:	69f8      	ldr	r0, [r7, #28]
 8003784:	f002 fe88 	bl	8006498 <modbus_crc16>
 8003788:	4603      	mov	r3, r0
 800378a:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 800378c:	897b      	ldrh	r3, [r7, #10]
 800378e:	8b3a      	ldrh	r2, [r7, #24]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <io_holding_reg_type_load+0xfc>
		return false;
 8003794:	2300      	movs	r3, #0
 8003796:	e037      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003798:	2300      	movs	r3, #0
 800379a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800379c:	e024      	b.n	80037e8 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 800379e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	3328      	adds	r3, #40	@ 0x28
 80037a4:	443b      	add	r3, r7
 80037a6:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80037aa:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80037ac:	8afa      	ldrh	r2, [r7, #22]
 80037ae:	4919      	ldr	r1, [pc, #100]	@ (8003814 <io_holding_reg_type_load+0x178>)
 80037b0:	4613      	mov	r3, r2
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a16      	ldr	r2, [pc, #88]	@ (8003818 <io_holding_reg_type_load+0x17c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d10f      	bne.n	80037e2 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80037c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037c4:	8afa      	ldrh	r2, [r7, #22]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	3328      	adds	r3, #40	@ 0x28
 80037ca:	443b      	add	r3, r7
 80037cc:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 80037d0:	4910      	ldr	r1, [pc, #64]	@ (8003814 <io_holding_reg_type_load+0x178>)
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	440b      	add	r3, r1
 80037dc:	330a      	adds	r3, #10
 80037de:	4602      	mov	r2, r0
 80037e0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80037e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037e4:	3301      	adds	r3, #1
 80037e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80037e8:	8abb      	ldrh	r3, [r7, #20]
 80037ea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d3d6      	bcc.n	800379e <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 80037f0:	88fa      	ldrh	r2, [r7, #6]
 80037f2:	8b7b      	ldrh	r3, [r7, #26]
 80037f4:	4413      	add	r3, r2
 80037f6:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	3302      	adds	r3, #2
 80037fc:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 80037fe:	88fb      	ldrh	r3, [r7, #6]
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fa7d 	bl	8003d00 <io_input_reg_type_load>
 8003806:	4603      	mov	r3, r0
 8003808:	46b5      	mov	sp, r6
}
 800380a:	4618      	mov	r0, r3
 800380c:	372c      	adds	r7, #44	@ 0x2c
 800380e:	46bd      	mov	sp, r7
 8003810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003814:	20000c58 	.word	0x20000c58
 8003818:	08003409 	.word	0x08003409

0800381c <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003826:	2300      	movs	r3, #0
 8003828:	81fb      	strh	r3, [r7, #14]
 800382a:	e017      	b.n	800385c <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 800382c:	89fa      	ldrh	r2, [r7, #14]
 800382e:	4915      	ldr	r1, [pc, #84]	@ (8003884 <io_holding_reg_type_clear+0x68>)
 8003830:	4613      	mov	r3, r2
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a12      	ldr	r2, [pc, #72]	@ (8003888 <io_holding_reg_type_clear+0x6c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d109      	bne.n	8003856 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003842:	89fa      	ldrh	r2, [r7, #14]
 8003844:	490f      	ldr	r1, [pc, #60]	@ (8003884 <io_holding_reg_type_clear+0x68>)
 8003846:	4613      	mov	r3, r2
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	4413      	add	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	330a      	adds	r3, #10
 8003852:	2200      	movs	r2, #0
 8003854:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003856:	89fb      	ldrh	r3, [r7, #14]
 8003858:	3301      	adds	r3, #1
 800385a:	81fb      	strh	r3, [r7, #14]
 800385c:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <io_holding_reg_type_clear+0x70>)
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	89fa      	ldrh	r2, [r7, #14]
 8003862:	429a      	cmp	r2, r3
 8003864:	d3e2      	bcc.n	800382c <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	f083 0301 	eor.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 8003872:	f7fd fd97 	bl	80013a4 <automation_save_rules>
 8003876:	4603      	mov	r3, r0
 8003878:	e000      	b.n	800387c <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 800387a:	2301      	movs	r3, #1
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	20000c58 	.word	0x20000c58
 8003888:	08003409 	.word	0x08003409
 800388c:	20000dd8 	.word	0x20000dd8

08003890 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	4613      	mov	r3, r2
 800389c:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4a1e      	ldr	r2, [pc, #120]	@ (800391c <io_input_reg_add_channel+0x8c>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d109      	bne.n	80038ba <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80038a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d82f      	bhi.n	800390e <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80038ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	3301      	adds	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038b8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80038ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	4619      	mov	r1, r3
 80038c0:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038c2:	460b      	mov	r3, r1
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	440b      	add	r3, r1
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038d2:	881b      	ldrh	r3, [r3, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	4a14      	ldr	r2, [pc, #80]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038d8:	460b      	mov	r3, r1
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	440b      	add	r3, r1
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	3304      	adds	r3, #4
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 80038e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	4619      	mov	r1, r3
 80038ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038f0:	460b      	mov	r3, r1
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	440b      	add	r3, r1
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4413      	add	r3, r2
 80038fa:	3308      	adds	r3, #8
 80038fc:	79fa      	ldrb	r2, [r7, #7]
 80038fe:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003900:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <io_input_reg_add_channel+0x94>)
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	3301      	adds	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	4b06      	ldr	r3, [pc, #24]	@ (8003924 <io_input_reg_add_channel+0x94>)
 800390a:	801a      	strh	r2, [r3, #0]
 800390c:	e000      	b.n	8003910 <io_input_reg_add_channel+0x80>
			return;
 800390e:	bf00      	nop
}
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	08003991 	.word	0x08003991
 8003920:	20000f5e 	.word	0x20000f5e
 8003924:	20000f5c 	.word	0x20000f5c
 8003928:	20000ddc 	.word	0x20000ddc

0800392c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	4603      	mov	r3, r0
 8003934:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003936:	4b14      	ldr	r3, [pc, #80]	@ (8003988 <io_input_reg_read+0x5c>)
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	88fa      	ldrh	r2, [r7, #6]
 800393c:	429a      	cmp	r2, r3
 800393e:	d21d      	bcs.n	800397c <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003940:	88fa      	ldrh	r2, [r7, #6]
 8003942:	4912      	ldr	r1, [pc, #72]	@ (800398c <io_input_reg_read+0x60>)
 8003944:	4613      	mov	r3, r2
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	681c      	ldr	r4, [r3, #0]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	490e      	ldr	r1, [pc, #56]	@ (800398c <io_input_reg_read+0x60>)
 8003954:	4613      	mov	r3, r2
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	3304      	adds	r3, #4
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	88fa      	ldrh	r2, [r7, #6]
 8003964:	4909      	ldr	r1, [pc, #36]	@ (800398c <io_input_reg_read+0x60>)
 8003966:	4613      	mov	r3, r2
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	4413      	add	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	440b      	add	r3, r1
 8003970:	3308      	adds	r3, #8
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	4619      	mov	r1, r3
 8003976:	47a0      	blx	r4
 8003978:	4603      	mov	r3, r0
 800397a:	e000      	b.n	800397e <io_input_reg_read+0x52>
	}
	return 0;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	bf00      	nop
 8003988:	20000f5c 	.word	0x20000f5c
 800398c:	20000ddc 	.word	0x20000ddc

08003990 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003990:	b580      	push	{r7, lr}
 8003992:	b08e      	sub	sp, #56	@ 0x38
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 800399c:	4b35      	ldr	r3, [pc, #212]	@ (8003a74 <adc_read_func+0xe4>)
 800399e:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80039a0:	4834      	ldr	r0, [pc, #208]	@ (8003a74 <adc_read_func+0xe4>)
 80039a2:	f005 fe3d 	bl	8009620 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80039a6:	f107 030c 	add.w	r3, r7, #12
 80039aa:	2220      	movs	r2, #32
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f015 fc31 	bl	8019216 <memset>
		sConfig.Channel = channel;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80039b8:	2306      	movs	r3, #6
 80039ba:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80039bc:	2304      	movs	r3, #4
 80039be:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80039c0:	237f      	movs	r3, #127	@ 0x7f
 80039c2:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80039c4:	f107 030c 	add.w	r3, r7, #12
 80039c8:	4619      	mov	r1, r3
 80039ca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039cc:	f005 ff42 	bl	8009854 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80039d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039d2:	f005 fd69 	bl	80094a8 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80039d6:	2164      	movs	r1, #100	@ 0x64
 80039d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039da:	f005 fe55 	bl	8009688 <HAL_ADC_PollForConversion>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d13f      	bne.n	8003a64 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 80039e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039e6:	f005 ff27 	bl	8009838 <HAL_ADC_GetValue>
 80039ea:	4603      	mov	r3, r0
 80039ec:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 80039ee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039f0:	f005 fe16 	bl	8009620 <HAL_ADC_Stop>

			switch (mode) {
 80039f4:	78fb      	ldrb	r3, [r7, #3]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <adc_read_func+0x70>
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d00d      	beq.n	8003a1a <adc_read_func+0x8a>
 80039fe:	e02f      	b.n	8003a60 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003a00:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a02:	4613      	mov	r3, r2
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	1a9a      	subs	r2, r3, r2
 8003a08:	4b1b      	ldr	r3, [pc, #108]	@ (8003a78 <adc_read_func+0xe8>)
 8003a0a:	fba3 1302 	umull	r1, r3, r3, r2
 8003a0e:	1ad2      	subs	r2, r2, r3
 8003a10:	0852      	lsrs	r2, r2, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	0adb      	lsrs	r3, r3, #11
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	e028      	b.n	8003a6c <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 8003a1a:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003a1e:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003a20:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003a24:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 8003a26:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a28:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d801      	bhi.n	8003a32 <adc_read_func+0xa2>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e01c      	b.n	8003a6c <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003a32:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <adc_read_func+0xb0>
 8003a3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a3e:	e015      	b.n	8003a6c <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003a40:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003a42:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 8003a48:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a4a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	4613      	mov	r3, r2
 8003a52:	041b      	lsls	r3, r3, #16
 8003a54:	1a9a      	subs	r2, r3, r2
 8003a56:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	e005      	b.n	8003a6c <adc_read_func+0xdc>
				}

				default:
					return 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	e003      	b.n	8003a6c <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003a64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a66:	f005 fddb 	bl	8009620 <HAL_ADC_Stop>
#endif
	return 0;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3738      	adds	r7, #56	@ 0x38
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	2000111c 	.word	0x2000111c
 8003a78:	00100101 	.word	0x00100101

08003a7c <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	460a      	mov	r2, r1
 8003a86:	80fb      	strh	r3, [r7, #6]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003abc <io_input_reg_set_mode+0x40>)
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d20d      	bcs.n	8003ab2 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 8003a96:	88fa      	ldrh	r2, [r7, #6]
 8003a98:	4909      	ldr	r1, [pc, #36]	@ (8003ac0 <io_input_reg_set_mode+0x44>)
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	3308      	adds	r3, #8
 8003aa6:	797a      	ldrb	r2, [r7, #5]
 8003aa8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8003aaa:	f7fd fc7b 	bl	80013a4 <automation_save_rules>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	e000      	b.n	8003ab4 <io_input_reg_set_mode+0x38>
	}
	return false;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000f5c 	.word	0x20000f5c
 8003ac0:	20000ddc 	.word	0x20000ddc

08003ac4 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	6039      	str	r1, [r7, #0]
 8003ace:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <io_input_reg_get_mode+0x40>)
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	88fa      	ldrh	r2, [r7, #6]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d20c      	bcs.n	8003af4 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 8003ada:	88fa      	ldrh	r2, [r7, #6]
 8003adc:	490a      	ldr	r1, [pc, #40]	@ (8003b08 <io_input_reg_get_mode+0x44>)
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	3308      	adds	r3, #8
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	701a      	strb	r2, [r3, #0]
		return true;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	20000f5c 	.word	0x20000f5c
 8003b08:	20000ddc 	.word	0x20000ddc

08003b0c <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b10:	b089      	sub	sp, #36	@ 0x24
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	4603      	mov	r3, r0
 8003b16:	80fb      	strh	r3, [r7, #6]
 8003b18:	466b      	mov	r3, sp
 8003b1a:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b20:	2300      	movs	r3, #0
 8003b22:	83fb      	strh	r3, [r7, #30]
 8003b24:	e011      	b.n	8003b4a <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003b26:	8bfa      	ldrh	r2, [r7, #30]
 8003b28:	4955      	ldr	r1, [pc, #340]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a53      	ldr	r2, [pc, #332]	@ (8003c84 <io_input_reg_type_save+0x178>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d103      	bne.n	8003b44 <io_input_reg_type_save+0x38>
			count++;
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b44:	8bfb      	ldrh	r3, [r7, #30]
 8003b46:	3301      	adds	r3, #1
 8003b48:	83fb      	strh	r3, [r7, #30]
 8003b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8003c88 <io_input_reg_type_save+0x17c>)
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	8bfa      	ldrh	r2, [r7, #30]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d3e8      	bcc.n	8003b26 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003b54:	89fb      	ldrh	r3, [r7, #14]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <io_input_reg_type_save+0x52>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e089      	b.n	8003c72 <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8003b5e:	89fb      	ldrh	r3, [r7, #14]
 8003b60:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003b62:	1c99      	adds	r1, r3, #2
 8003b64:	460b      	mov	r3, r1
	uint8_t buffer[
 8003b66:	3b01      	subs	r3, #1
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	4688      	mov	r8, r1
 8003b6e:	4699      	mov	r9, r3
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b84:	2300      	movs	r3, #0
 8003b86:	460c      	mov	r4, r1
 8003b88:	461d      	mov	r5, r3
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	00eb      	lsls	r3, r5, #3
 8003b94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b98:	00e2      	lsls	r2, r4, #3
 8003b9a:	1dcb      	adds	r3, r1, #7
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	ebad 0d03 	sub.w	sp, sp, r3
 8003ba4:	466b      	mov	r3, sp
 8003ba6:	3300      	adds	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8003bae:	8bbb      	ldrh	r3, [r7, #28]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	89fa      	ldrh	r2, [r7, #14]
 8003bb6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003bb8:	8bbb      	ldrh	r3, [r7, #28]
 8003bba:	3302      	adds	r3, #2
 8003bbc:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	837b      	strh	r3, [r7, #26]
 8003bc2:	e021      	b.n	8003c08 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003bc4:	8b7a      	ldrh	r2, [r7, #26]
 8003bc6:	492e      	ldr	r1, [pc, #184]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003c84 <io_input_reg_type_save+0x178>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d113      	bne.n	8003c02 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003bda:	8b7b      	ldrh	r3, [r7, #26]
 8003bdc:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8003bde:	8b7a      	ldrh	r2, [r7, #26]
 8003be0:	4927      	ldr	r1, [pc, #156]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003be2:	4613      	mov	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	4413      	add	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	3308      	adds	r3, #8
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003bf2:	8bbb      	ldrh	r3, [r7, #28]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003bfc:	8bbb      	ldrh	r3, [r7, #28]
 8003bfe:	3304      	adds	r3, #4
 8003c00:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c02:	8b7b      	ldrh	r3, [r7, #26]
 8003c04:	3301      	adds	r3, #1
 8003c06:	837b      	strh	r3, [r7, #26]
 8003c08:	4b1f      	ldr	r3, [pc, #124]	@ (8003c88 <io_input_reg_type_save+0x17c>)
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	8b7a      	ldrh	r2, [r7, #26]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d3d8      	bcc.n	8003bc4 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003c12:	8bba      	ldrh	r2, [r7, #28]
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	6939      	ldr	r1, [r7, #16]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fc8e 	bl	800253a <EEPROM_WriteBlock>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	f083 0301 	eor.w	r3, r3, #1
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <io_input_reg_type_save+0x122>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	e021      	b.n	8003c72 <io_input_reg_type_save+0x166>
	baseAddress += offset;
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	8bbb      	ldrh	r3, [r7, #28]
 8003c32:	4413      	add	r3, r2
 8003c34:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003c36:	8bbb      	ldrh	r3, [r7, #28]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	6938      	ldr	r0, [r7, #16]
 8003c3c:	f002 fc2c 	bl	8006498 <modbus_crc16>
 8003c40:	4603      	mov	r3, r0
 8003c42:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003c44:	f107 010c 	add.w	r1, r7, #12
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fe fc74 	bl	800253a <EEPROM_WriteBlock>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f083 0301 	eor.w	r3, r3, #1
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <io_input_reg_type_save+0x156>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e007      	b.n	8003c72 <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	3302      	adds	r3, #2
 8003c66:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff f9e0 	bl	8003030 <emergencyStop_save>
 8003c70:	4603      	mov	r3, r0
 8003c72:	46b5      	mov	sp, r6
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3724      	adds	r7, #36	@ 0x24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000ddc 	.word	0x20000ddc
 8003c84:	08003991 	.word	0x08003991
 8003c88:	20000f5c 	.word	0x20000f5c

08003c8c <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4603      	mov	r3, r0
 8003c94:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c96:	2300      	movs	r3, #0
 8003c98:	81fb      	strh	r3, [r7, #14]
 8003c9a:	e017      	b.n	8003ccc <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003c9c:	89fa      	ldrh	r2, [r7, #14]
 8003c9e:	4915      	ldr	r1, [pc, #84]	@ (8003cf4 <io_input_reg_type_clear+0x68>)
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a12      	ldr	r2, [pc, #72]	@ (8003cf8 <io_input_reg_type_clear+0x6c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d109      	bne.n	8003cc6 <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8003cb2:	89fa      	ldrh	r2, [r7, #14]
 8003cb4:	490f      	ldr	r1, [pc, #60]	@ (8003cf4 <io_input_reg_type_clear+0x68>)
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	3308      	adds	r3, #8
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003cc6:	89fb      	ldrh	r3, [r7, #14]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	81fb      	strh	r3, [r7, #14]
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <io_input_reg_type_clear+0x70>)
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	89fa      	ldrh	r2, [r7, #14]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d3e2      	bcc.n	8003c9c <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	f083 0301 	eor.w	r3, r3, #1
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 8003ce2:	f7fd fb5f 	bl	80013a4 <automation_save_rules>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	e000      	b.n	8003cec <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003cea:	2301      	movs	r3, #1
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000ddc 	.word	0x20000ddc
 8003cf8:	08003991 	.word	0x08003991
 8003cfc:	20000f5c 	.word	0x20000f5c

08003d00 <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003d00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d04:	b08d      	sub	sp, #52	@ 0x34
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	4603      	mov	r3, r0
 8003d0a:	80fb      	strh	r3, [r7, #6]
 8003d0c:	466b      	mov	r3, sp
 8003d0e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003d10:	2314      	movs	r3, #20
 8003d12:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003d14:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003d16:	460b      	mov	r3, r1
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d1c:	b28b      	uxth	r3, r1
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4698      	mov	r8, r3
 8003d22:	4691      	mov	r9, r2
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	f04f 0300 	mov.w	r3, #0
 8003d2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d38:	b28b      	uxth	r3, r1
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	461c      	mov	r4, r3
 8003d3e:	4615      	mov	r5, r2
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	00eb      	lsls	r3, r5, #3
 8003d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d4e:	00e2      	lsls	r2, r4, #3
 8003d50:	460b      	mov	r3, r1
 8003d52:	3307      	adds	r3, #7
 8003d54:	08db      	lsrs	r3, r3, #3
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	ebad 0d03 	sub.w	sp, sp, r3
 8003d5c:	466b      	mov	r3, sp
 8003d5e:	3300      	adds	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003d62:	2300      	movs	r3, #0
 8003d64:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003d66:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fbfc 	bl	800256a <EEPROM_LoadBlock>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f083 0301 	eor.w	r3, r3, #1
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <io_input_reg_type_load+0x82>
		return false;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e074      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003d82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d86:	4413      	add	r3, r2
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003d8e:	8bbb      	ldrh	r3, [r7, #28]
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d901      	bls.n	8003d98 <io_input_reg_type_load+0x98>
		return false;
 8003d94:	2300      	movs	r3, #0
 8003d96:	e069      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003d98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d9a:	3302      	adds	r3, #2
 8003d9c:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003d9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da2:	18d1      	adds	r1, r2, r3
 8003da4:	8bbb      	ldrh	r3, [r7, #28]
 8003da6:	009a      	lsls	r2, r3, #2
 8003da8:	f107 030c 	add.w	r3, r7, #12
 8003dac:	4618      	mov	r0, r3
 8003dae:	f015 fab2 	bl	8019316 <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003db2:	8bbb      	ldrh	r3, [r7, #28]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003dba:	4413      	add	r3, r2
 8003dbc:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003dbe:	88fa      	ldrh	r2, [r7, #6]
 8003dc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	f107 010a 	add.w	r1, r7, #10
 8003dca:	2202      	movs	r2, #2
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fe fbcc 	bl	800256a <EEPROM_LoadBlock>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f083 0301 	eor.w	r3, r3, #1
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <io_input_reg_type_load+0xe2>
		return false;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e044      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003de2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003de4:	4619      	mov	r1, r3
 8003de6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003de8:	f002 fb56 	bl	8006498 <modbus_crc16>
 8003dec:	4603      	mov	r3, r0
 8003dee:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003df0:	897b      	ldrh	r3, [r7, #10]
 8003df2:	8c3a      	ldrh	r2, [r7, #32]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d001      	beq.n	8003dfc <io_input_reg_type_load+0xfc>
		return false;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e037      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003e00:	e024      	b.n	8003e4c <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003e02:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	3330      	adds	r3, #48	@ 0x30
 8003e08:	443b      	add	r3, r7
 8003e0a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003e0e:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003e10:	8bfa      	ldrh	r2, [r7, #30]
 8003e12:	4919      	ldr	r1, [pc, #100]	@ (8003e78 <io_input_reg_type_load+0x178>)
 8003e14:	4613      	mov	r3, r2
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a16      	ldr	r2, [pc, #88]	@ (8003e7c <io_input_reg_type_load+0x17c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d10f      	bne.n	8003e46 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8003e26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e28:	8bfa      	ldrh	r2, [r7, #30]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	3330      	adds	r3, #48	@ 0x30
 8003e2e:	443b      	add	r3, r7
 8003e30:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 8003e34:	4910      	ldr	r1, [pc, #64]	@ (8003e78 <io_input_reg_type_load+0x178>)
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3308      	adds	r3, #8
 8003e42:	4602      	mov	r2, r0
 8003e44:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003e46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e48:	3301      	adds	r3, #1
 8003e4a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003e4c:	8bbb      	ldrh	r3, [r7, #28]
 8003e4e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d3d6      	bcc.n	8003e02 <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 8003e54:	88fa      	ldrh	r2, [r7, #6]
 8003e56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e58:	4413      	add	r3, r2
 8003e5a:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003e5c:	88fb      	ldrh	r3, [r7, #6]
 8003e5e:	3302      	adds	r3, #2
 8003e60:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff f95b 	bl	8003120 <emergencyStop_load>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	46b5      	mov	sp, r6
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3734      	adds	r7, #52	@ 0x34
 8003e72:	46bd      	mov	sp, r7
 8003e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e78:	20000ddc 	.word	0x20000ddc
 8003e7c:	08003991 	.word	0x08003991

08003e80 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003e86:	f001 fd19 	bl	80058bc <modbus_master_is_busy>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d15a      	bne.n	8003f46 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003e90:	4b30      	ldr	r3, [pc, #192]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003e96:	4b30      	ldr	r3, [pc, #192]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d055      	beq.n	8003f4a <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003e9e:	f002 fb8f 	bl	80065c0 <get_ms>
 8003ea2:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	75fb      	strb	r3, [r7, #23]
 8003ea8:	e046      	b.n	8003f38 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8003f5c <io_modbus_slave_poll_all+0xdc>)
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	7dfb      	ldrb	r3, [r7, #23]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	4a28      	ldr	r2, [pc, #160]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003eb6:	8812      	ldrh	r2, [r2, #0]
 8003eb8:	fb93 f1f2 	sdiv	r1, r3, r2
 8003ebc:	fb01 f202 	mul.w	r2, r1, r2
 8003ec0:	1a9b      	subs	r3, r3, r2
 8003ec2:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003ec4:	7bfa      	ldrb	r2, [r7, #15]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4a24      	ldr	r2, [pc, #144]	@ (8003f60 <io_modbus_slave_poll_all+0xe0>)
 8003ed0:	4413      	add	r3, r2
 8003ed2:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003ee0:	d327      	bcc.n	8003f32 <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	7818      	ldrb	r0, [r3, #0]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	7859      	ldrb	r1, [r3, #1]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	885a      	ldrh	r2, [r3, #2]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	f001 fc81 	bl	80057f8 <modbus_master_request_read>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003f00:	4b14      	ldr	r3, [pc, #80]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003f0c:	7bfb      	ldrb	r3, [r7, #15]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	4a11      	ldr	r2, [pc, #68]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003f12:	8812      	ldrh	r2, [r2, #0]
 8003f14:	fb93 f1f2 	sdiv	r1, r3, r2
 8003f18:	fb01 f202 	mul.w	r2, r1, r2
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <io_modbus_slave_poll_all+0xdc>)
 8003f22:	701a      	strb	r2, [r3, #0]
				break;
 8003f24:	e012      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003f2c:	480d      	ldr	r0, [pc, #52]	@ (8003f64 <io_modbus_slave_poll_all+0xe4>)
 8003f2e:	f001 fbb3 	bl	8005698 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003f32:	7dfb      	ldrb	r3, [r7, #23]
 8003f34:	3301      	adds	r3, #1
 8003f36:	75fb      	strb	r3, [r7, #23]
 8003f38:	7dfb      	ldrb	r3, [r7, #23]
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d3b2      	bcc.n	8003eaa <io_modbus_slave_poll_all+0x2a>
 8003f44:	e002      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003f46:	bf00      	nop
 8003f48:	e000      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003f4a:	bf00      	nop
			}
		}
	}
}
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000f93 	.word	0x20000f93
 8003f58:	20000f90 	.word	0x20000f90
 8003f5c:	20000f92 	.word	0x20000f92
 8003f60:	20000f60 	.word	0x20000f60
 8003f64:	0801b688 	.word	0x0801b688

08003f68 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8003f72:	79fb      	ldrb	r3, [r7, #7]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <io_virtual_add+0x16>
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d013      	beq.n	8003fa4 <io_virtual_add+0x3c>
 8003f7c:	e026      	b.n	8003fcc <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	2b80      	cmp	r3, #128	@ 0x80
 8003f84:	d101      	bne.n	8003f8a <io_virtual_add+0x22>
				return false;
 8003f86:	2300      	movs	r3, #0
 8003f88:	e02d      	b.n	8003fe6 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003f8a:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b18      	ldr	r3, [pc, #96]	@ (8003ff4 <io_virtual_add+0x8c>)
 8003f92:	2100      	movs	r1, #0
 8003f94:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003f96:	4b16      	ldr	r3, [pc, #88]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	4b14      	ldr	r3, [pc, #80]	@ (8003ff0 <io_virtual_add+0x88>)
 8003fa0:	801a      	strh	r2, [r3, #0]
			break;
 8003fa2:	e015      	b.n	8003fd0 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003fa4:	4b14      	ldr	r3, [pc, #80]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	2b80      	cmp	r3, #128	@ 0x80
 8003faa:	d101      	bne.n	8003fb0 <io_virtual_add+0x48>
				return false;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e01a      	b.n	8003fe6 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003fb0:	4b11      	ldr	r3, [pc, #68]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <io_virtual_add+0x94>)
 8003fb8:	2100      	movs	r1, #0
 8003fba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fc8:	801a      	strh	r2, [r3, #0]
			break;
 8003fca:	e001      	b.n	8003fd0 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	e00a      	b.n	8003fe6 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003fd0:	f7fd f9e8 	bl	80013a4 <automation_save_rules>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f083 0301 	eor.w	r3, r3, #1
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <io_virtual_add+0x7c>
		return false;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	e000      	b.n	8003fe6 <io_virtual_add+0x7e>
	}

	return true;
 8003fe4:	2301      	movs	r3, #1
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20001014 	.word	0x20001014
 8003ff4:	20000f94 	.word	0x20000f94
 8003ff8:	20001118 	.word	0x20001118
 8003ffc:	20001018 	.word	0x20001018

08004000 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <io_virtual_get_count+0x16>
 8004012:	2300      	movs	r3, #0
 8004014:	e012      	b.n	800403c <io_virtual_get_count+0x3c>

	switch (type) {
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <io_virtual_get_count+0x22>
 800401c:	2b01      	cmp	r3, #1
 800401e:	d006      	beq.n	800402e <io_virtual_get_count+0x2e>
 8004020:	e00b      	b.n	800403a <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8004022:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <io_virtual_get_count+0x48>)
 8004024:	881a      	ldrh	r2, [r3, #0]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	801a      	strh	r2, [r3, #0]
			return true;
 800402a:	2301      	movs	r3, #1
 800402c:	e006      	b.n	800403c <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <io_virtual_get_count+0x4c>)
 8004030:	881a      	ldrh	r2, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	801a      	strh	r2, [r3, #0]
			return true;
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 800403a:	2300      	movs	r3, #0
		}
	}
}
 800403c:	4618      	mov	r0, r3
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	20001014 	.word	0x20001014
 800404c:	20001118 	.word	0x20001118

08004050 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	603a      	str	r2, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
 800405c:	460b      	mov	r3, r1
 800405e:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <io_virtual_read+0x1a>
 8004066:	2300      	movs	r3, #0
 8004068:	e024      	b.n	80040b4 <io_virtual_read+0x64>

	switch (type) {
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <io_virtual_read+0x26>
 8004070:	2b01      	cmp	r3, #1
 8004072:	d00f      	beq.n	8004094 <io_virtual_read+0x44>
 8004074:	e01d      	b.n	80040b2 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8004076:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <io_virtual_read+0x70>)
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	88ba      	ldrh	r2, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d301      	bcc.n	8004084 <io_virtual_read+0x34>
				return false;
 8004080:	2300      	movs	r3, #0
 8004082:	e017      	b.n	80040b4 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8004084:	88bb      	ldrh	r3, [r7, #4]
 8004086:	4a0f      	ldr	r2, [pc, #60]	@ (80040c4 <io_virtual_read+0x74>)
 8004088:	5cd3      	ldrb	r3, [r2, r3]
 800408a:	461a      	mov	r2, r3
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	801a      	strh	r2, [r3, #0]
			return true;
 8004090:	2301      	movs	r3, #1
 8004092:	e00f      	b.n	80040b4 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8004094:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <io_virtual_read+0x78>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	88ba      	ldrh	r2, [r7, #4]
 800409a:	429a      	cmp	r2, r3
 800409c:	d301      	bcc.n	80040a2 <io_virtual_read+0x52>
				return false;
 800409e:	2300      	movs	r3, #0
 80040a0:	e008      	b.n	80040b4 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 80040a2:	88bb      	ldrh	r3, [r7, #4]
 80040a4:	4a09      	ldr	r2, [pc, #36]	@ (80040cc <io_virtual_read+0x7c>)
 80040a6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	801a      	strh	r2, [r3, #0]
			return true;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <io_virtual_read+0x64>
		}
		default: {
			return false;
 80040b2:	2300      	movs	r3, #0
		}
	}
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	20001014 	.word	0x20001014
 80040c4:	20000f94 	.word	0x20000f94
 80040c8:	20001118 	.word	0x20001118
 80040cc:	20001018 	.word	0x20001018

080040d0 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	71fb      	strb	r3, [r7, #7]
 80040da:	460b      	mov	r3, r1
 80040dc:	80bb      	strh	r3, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <io_virtual_write+0x1e>
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d013      	beq.n	8004114 <io_virtual_write+0x44>
 80040ec:	e020      	b.n	8004130 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80040ee:	4b14      	ldr	r3, [pc, #80]	@ (8004140 <io_virtual_write+0x70>)
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	88ba      	ldrh	r2, [r7, #4]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d301      	bcc.n	80040fc <io_virtual_write+0x2c>
				return false;
 80040f8:	2300      	movs	r3, #0
 80040fa:	e01a      	b.n	8004132 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 80040fc:	887b      	ldrh	r3, [r7, #2]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bf14      	ite	ne
 8004102:	2301      	movne	r3, #1
 8004104:	2300      	moveq	r3, #0
 8004106:	b2da      	uxtb	r2, r3
 8004108:	88bb      	ldrh	r3, [r7, #4]
 800410a:	4611      	mov	r1, r2
 800410c:	4a0d      	ldr	r2, [pc, #52]	@ (8004144 <io_virtual_write+0x74>)
 800410e:	54d1      	strb	r1, [r2, r3]
			return true;
 8004110:	2301      	movs	r3, #1
 8004112:	e00e      	b.n	8004132 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <io_virtual_write+0x78>)
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	88ba      	ldrh	r2, [r7, #4]
 800411a:	429a      	cmp	r2, r3
 800411c:	d301      	bcc.n	8004122 <io_virtual_write+0x52>
				return false;
 800411e:	2300      	movs	r3, #0
 8004120:	e007      	b.n	8004132 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8004122:	88bb      	ldrh	r3, [r7, #4]
 8004124:	4909      	ldr	r1, [pc, #36]	@ (800414c <io_virtual_write+0x7c>)
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 800412c:	2301      	movs	r3, #1
 800412e:	e000      	b.n	8004132 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8004130:	2300      	movs	r3, #0
		}
	}
}
 8004132:	4618      	mov	r0, r3
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20001014 	.word	0x20001014
 8004144:	20000f94 	.word	0x20000f94
 8004148:	20001118 	.word	0x20001118
 800414c:	20001018 	.word	0x20001018

08004150 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8004150:	b580      	push	{r7, lr}
 8004152:	b0e6      	sub	sp, #408	@ 0x198
 8004154:	af00      	add	r7, sp, #0
 8004156:	4602      	mov	r2, r0
 8004158:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800415c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004160:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8004168:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800416c:	f107 0210 	add.w	r2, r7, #16
 8004170:	4413      	add	r3, r2
 8004172:	4a4c      	ldr	r2, [pc, #304]	@ (80042a4 <io_virtual_save+0x154>)
 8004174:	8812      	ldrh	r2, [r2, #0]
 8004176:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8004178:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800417c:	3302      	adds	r3, #2
 800417e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8004182:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004186:	f107 0210 	add.w	r2, r7, #16
 800418a:	4413      	add	r3, r2
 800418c:	4a45      	ldr	r2, [pc, #276]	@ (80042a4 <io_virtual_save+0x154>)
 800418e:	8812      	ldrh	r2, [r2, #0]
 8004190:	4945      	ldr	r1, [pc, #276]	@ (80042a8 <io_virtual_save+0x158>)
 8004192:	4618      	mov	r0, r3
 8004194:	f015 f8bf 	bl	8019316 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8004198:	4b42      	ldr	r3, [pc, #264]	@ (80042a4 <io_virtual_save+0x154>)
 800419a:	881a      	ldrh	r2, [r3, #0]
 800419c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041a0:	4413      	add	r3, r2
 80041a2:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 80041a6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041aa:	f107 0210 	add.w	r2, r7, #16
 80041ae:	4413      	add	r3, r2
 80041b0:	4a3e      	ldr	r2, [pc, #248]	@ (80042ac <io_virtual_save+0x15c>)
 80041b2:	8812      	ldrh	r2, [r2, #0]
 80041b4:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 80041b6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041ba:	3302      	adds	r3, #2
 80041bc:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 80041c0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041c4:	f107 0210 	add.w	r2, r7, #16
 80041c8:	4413      	add	r3, r2
 80041ca:	4a38      	ldr	r2, [pc, #224]	@ (80042ac <io_virtual_save+0x15c>)
 80041cc:	8812      	ldrh	r2, [r2, #0]
 80041ce:	0052      	lsls	r2, r2, #1
 80041d0:	4937      	ldr	r1, [pc, #220]	@ (80042b0 <io_virtual_save+0x160>)
 80041d2:	4618      	mov	r0, r3
 80041d4:	f015 f89f 	bl	8019316 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 80041d8:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <io_virtual_save+0x15c>)
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041e4:	4413      	add	r3, r2
 80041e6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80041ea:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80041ee:	f107 0110 	add.w	r1, r7, #16
 80041f2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80041f6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80041fa:	881b      	ldrh	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fe f99c 	bl	800253a <EEPROM_WriteBlock>
 8004202:	4603      	mov	r3, r0
 8004204:	f083 0301 	eor.w	r3, r3, #1
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <io_virtual_save+0xc2>
 800420e:	2300      	movs	r3, #0
 8004210:	e042      	b.n	8004298 <io_virtual_save+0x148>
	baseAddress += offset;
 8004212:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004216:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800421a:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800421e:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8004222:	8811      	ldrh	r1, [r2, #0]
 8004224:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004228:	440a      	add	r2, r1
 800422a:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800422c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004230:	f107 0310 	add.w	r3, r7, #16
 8004234:	4611      	mov	r1, r2
 8004236:	4618      	mov	r0, r3
 8004238:	f002 f92e 	bl	8006498 <modbus_crc16>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004244:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8004248:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800424a:	f107 010e 	add.w	r1, r7, #14
 800424e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004252:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	2202      	movs	r2, #2
 800425a:	4618      	mov	r0, r3
 800425c:	f7fe f96d 	bl	800253a <EEPROM_WriteBlock>
 8004260:	4603      	mov	r3, r0
 8004262:	f083 0301 	eor.w	r3, r3, #1
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <io_virtual_save+0x120>
 800426c:	2300      	movs	r3, #0
 800426e:	e013      	b.n	8004298 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8004270:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004274:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004278:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800427c:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8004280:	8812      	ldrh	r2, [r2, #0]
 8004282:	3202      	adds	r2, #2
 8004284:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8004286:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800428a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800428e:	881b      	ldrh	r3, [r3, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f7ff f943 	bl	800351c <io_holding_reg_type_save>
 8004296:	4603      	mov	r3, r0
}
 8004298:	4618      	mov	r0, r3
 800429a:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	20001014 	.word	0x20001014
 80042a8:	20000f94 	.word	0x20000f94
 80042ac:	20001118 	.word	0x20001118
 80042b0:	20001018 	.word	0x20001018

080042b4 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	4602      	mov	r2, r0
 80042be:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042c2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80042c6:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 80042ce:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 80042d2:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 80042d6:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 80042da:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 80042de:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042e2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fe f93e 	bl	800256a <EEPROM_LoadBlock>
 80042ee:	4603      	mov	r3, r0
 80042f0:	f083 0301 	eor.w	r3, r3, #1
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <io_virtual_load+0x4a>
 80042fa:	2300      	movs	r3, #0
 80042fc:	e0dd      	b.n	80044ba <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 80042fe:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004302:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004306:	4413      	add	r3, r2
 8004308:	881b      	ldrh	r3, [r3, #0]
 800430a:	b29a      	uxth	r2, r3
 800430c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004310:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004314:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8004316:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800431a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	2b80      	cmp	r3, #128	@ 0x80
 8004322:	d901      	bls.n	8004328 <io_virtual_load+0x74>
 8004324:	2300      	movs	r3, #0
 8004326:	e0c8      	b.n	80044ba <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8004328:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800432c:	3302      	adds	r3, #2
 800432e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8004332:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004336:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800433a:	18d1      	adds	r1, r2, r3
 800433c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004340:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800434c:	4618      	mov	r0, r3
 800434e:	f014 ffe2 	bl	8019316 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8004352:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004356:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800435a:	881a      	ldrh	r2, [r3, #0]
 800435c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004360:	4413      	add	r3, r2
 8004362:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8004366:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800436a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800436e:	4413      	add	r3, r2
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29a      	uxth	r2, r3
 8004374:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004378:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800437c:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 800437e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004382:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004386:	881b      	ldrh	r3, [r3, #0]
 8004388:	2b80      	cmp	r3, #128	@ 0x80
 800438a:	d901      	bls.n	8004390 <io_virtual_load+0xdc>
 800438c:	2300      	movs	r3, #0
 800438e:	e094      	b.n	80044ba <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8004390:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004394:	3302      	adds	r3, #2
 8004396:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 800439a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800439e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80043a2:	18d1      	adds	r1, r2, r3
 80043a4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043a8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	005a      	lsls	r2, r3, #1
 80043b0:	f107 030c 	add.w	r3, r7, #12
 80043b4:	4618      	mov	r0, r3
 80043b6:	f014 ffae 	bl	8019316 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 80043ba:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043be:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043cc:	4413      	add	r3, r2
 80043ce:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 80043d2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043d6:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80043da:	881a      	ldrh	r2, [r3, #0]
 80043dc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043e0:	4413      	add	r3, r2
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f107 010a 	add.w	r1, r7, #10
 80043e8:	2202      	movs	r2, #2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe f8bd 	bl	800256a <EEPROM_LoadBlock>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f083 0301 	eor.w	r3, r3, #1
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <io_virtual_load+0x14c>
 80043fc:	2300      	movs	r3, #0
 80043fe:	e05c      	b.n	80044ba <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8004400:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004404:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8004408:	4611      	mov	r1, r2
 800440a:	4618      	mov	r0, r3
 800440c:	f002 f844 	bl	8006498 <modbus_crc16>
 8004410:	4603      	mov	r3, r0
 8004412:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8004416:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800441a:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <io_virtual_load+0x178>
 8004428:	2300      	movs	r3, #0
 800442a:	e046      	b.n	80044ba <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 800442c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004430:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004434:	881a      	ldrh	r2, [r3, #0]
 8004436:	4b23      	ldr	r3, [pc, #140]	@ (80044c4 <io_virtual_load+0x210>)
 8004438:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 800443a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800443e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	461a      	mov	r2, r3
 8004446:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800444a:	4619      	mov	r1, r3
 800444c:	481e      	ldr	r0, [pc, #120]	@ (80044c8 <io_virtual_load+0x214>)
 800444e:	f014 ff62 	bl	8019316 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8004452:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004456:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800445a:	881a      	ldrh	r2, [r3, #0]
 800445c:	4b1b      	ldr	r3, [pc, #108]	@ (80044cc <io_virtual_load+0x218>)
 800445e:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8004460:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004464:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	005a      	lsls	r2, r3, #1
 800446c:	f107 030c 	add.w	r3, r7, #12
 8004470:	4619      	mov	r1, r3
 8004472:	4817      	ldr	r0, [pc, #92]	@ (80044d0 <io_virtual_load+0x21c>)
 8004474:	f014 ff4f 	bl	8019316 <memcpy>

	baseAddress += offset;
 8004478:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800447c:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004480:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004484:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004488:	8811      	ldrh	r1, [r2, #0]
 800448a:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 800448e:	440a      	add	r2, r1
 8004490:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8004492:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004496:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800449a:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 800449e:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80044a2:	8812      	ldrh	r2, [r2, #0]
 80044a4:	3202      	adds	r2, #2
 80044a6:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 80044a8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044ac:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff f8f2 	bl	800369c <io_holding_reg_type_load>
 80044b8:	4603      	mov	r3, r0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20001014 	.word	0x20001014
 80044c8:	20000f94 	.word	0x20000f94
 80044cc:	20001118 	.word	0x20001118
 80044d0:	20001018 	.word	0x20001018

080044d4 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <io_virtual_clear+0x30>)
 80044da:	2200      	movs	r2, #0
 80044dc:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80044de:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <io_virtual_clear+0x34>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 80044e4:	2280      	movs	r2, #128	@ 0x80
 80044e6:	2100      	movs	r1, #0
 80044e8:	4808      	ldr	r0, [pc, #32]	@ (800450c <io_virtual_clear+0x38>)
 80044ea:	f014 fe94 	bl	8019216 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 80044ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f2:	2100      	movs	r1, #0
 80044f4:	4806      	ldr	r0, [pc, #24]	@ (8004510 <io_virtual_clear+0x3c>)
 80044f6:	f014 fe8e 	bl	8019216 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 80044fa:	f7fc ff53 	bl	80013a4 <automation_save_rules>
 80044fe:	4603      	mov	r3, r0
}
 8004500:	4618      	mov	r0, r3
 8004502:	bd80      	pop	{r7, pc}
 8004504:	20001014 	.word	0x20001014
 8004508:	20001118 	.word	0x20001118
 800450c:	20000f94 	.word	0x20000f94
 8004510:	20001018 	.word	0x20001018

08004514 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800451e:	4b0d      	ldr	r3, [pc, #52]	@ (8004554 <io_virtual_factory_reset+0x40>)
 8004520:	2200      	movs	r2, #0
 8004522:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8004524:	4b0c      	ldr	r3, [pc, #48]	@ (8004558 <io_virtual_factory_reset+0x44>)
 8004526:	2200      	movs	r2, #0
 8004528:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 800452a:	2280      	movs	r2, #128	@ 0x80
 800452c:	2100      	movs	r1, #0
 800452e:	480b      	ldr	r0, [pc, #44]	@ (800455c <io_virtual_factory_reset+0x48>)
 8004530:	f014 fe71 	bl	8019216 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8004534:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004538:	2100      	movs	r1, #0
 800453a:	4809      	ldr	r0, [pc, #36]	@ (8004560 <io_virtual_factory_reset+0x4c>)
 800453c:	f014 fe6b 	bl	8019216 <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff fe04 	bl	8004150 <io_virtual_save>
}
 8004548:	bf00      	nop
 800454a:	4618      	mov	r0, r3
 800454c:	3708      	adds	r7, #8
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20001014 	.word	0x20001014
 8004558:	20001118 	.word	0x20001118
 800455c:	20000f94 	.word	0x20000f94
 8004560:	20001018 	.word	0x20001018

08004564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b096      	sub	sp, #88	@ 0x58
 8004568:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800456a:	f004 fb0c 	bl	8008b86 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800456e:	f000 fa15 	bl	800499c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004572:	f000 fc19 	bl	8004da8 <MX_GPIO_Init>
  MX_DMA_Init();
 8004576:	f000 fbe5 	bl	8004d44 <MX_DMA_Init>
  MX_I2C1_Init();
 800457a:	f000 fb17 	bl	8004bac <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800457e:	f000 fb93 	bl	8004ca8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004582:	f000 fa57 	bl	8004a34 <MX_ADC1_Init>
  MX_DAC1_Init();
 8004586:	f000 facd 	bl	8004b24 <MX_DAC1_Init>
  MX_USB_Device_Init();
 800458a:	f013 fb6d 	bl	8017c68 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800458e:	f000 fb4d 	bl	8004c2c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8004592:	f00e fd93 	bl	80130bc <MX_FATFS_Init>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <main+0x3c>
    Error_Handler();
 800459c:	f000 fcbe 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80045a0:	f7fd f8bc 	bl	800171c <display_Setup>
	display_Boot();
 80045a4:	f7fd f8c0 	bl	8001728 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 80045a8:	48c2      	ldr	r0, [pc, #776]	@ (80048b4 <main+0x350>)
 80045aa:	f7fd fff1 	bl	8002590 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 80045ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80045b2:	f004 fb59 	bl	8008c68 <HAL_Delay>
	SD_Detect();
 80045b6:	f003 fcb5 	bl	8007f24 <SD_Detect>
	SD_Log("System booting");
 80045ba:	48bf      	ldr	r0, [pc, #764]	@ (80048b8 <main+0x354>)
 80045bc:	f003 fcc6 	bl	8007f4c <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 80045c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045c4:	48bd      	ldr	r0, [pc, #756]	@ (80048bc <main+0x358>)
 80045c6:	f006 ffdb 	bl	800b580 <HAL_GPIO_ReadPin>
 80045ca:	4603      	mov	r3, r0
 80045cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	if (factoryResetBtn == GPIO_PIN_SET) {
 80045d0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d144      	bne.n	8004662 <main+0xfe>
		uint32_t heldTime = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 80045dc:	48b8      	ldr	r0, [pc, #736]	@ (80048c0 <main+0x35c>)
 80045de:	f003 fcb5 	bl	8007f4c <SD_Log>
		display_FactoryResetPage(0); // main
 80045e2:	2000      	movs	r0, #0
 80045e4:	f7fd fdea 	bl	80021bc <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 80045e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045ec:	48b3      	ldr	r0, [pc, #716]	@ (80048bc <main+0x358>)
 80045ee:	f006 ffc7 	bl	800b580 <HAL_GPIO_ReadPin>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d128      	bne.n	800464a <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 80045f8:	2032      	movs	r0, #50	@ 0x32
 80045fa:	f004 fb35 	bl	8008c68 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 80045fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004600:	3332      	adds	r3, #50	@ 0x32
 8004602:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004606:	f241 3287 	movw	r2, #4999	@ 0x1387
 800460a:	4293      	cmp	r3, r2
 800460c:	d9ec      	bls.n	80045e8 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800460e:	f7fc ff65 	bl	80014dc <automation_factory_reset>
 8004612:	4603      	mov	r3, r0
 8004614:	f083 0301 	eor.w	r3, r3, #1
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800461e:	2002      	movs	r0, #2
 8004620:	f7fd fdcc 	bl	80021bc <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8004624:	48a7      	ldr	r0, [pc, #668]	@ (80048c4 <main+0x360>)
 8004626:	f003 fc91 	bl	8007f4c <SD_Log>
						HAL_Delay(4000);
 800462a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800462e:	f004 fb1b 	bl	8008c68 <HAL_Delay>

						// Continue with boot...
						break;
 8004632:	e014      	b.n	800465e <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8004634:	2001      	movs	r0, #1
 8004636:	f7fd fdc1 	bl	80021bc <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 800463a:	48a3      	ldr	r0, [pc, #652]	@ (80048c8 <main+0x364>)
 800463c:	f003 fc86 	bl	8007f4c <SD_Log>
						HAL_Delay(4000);
 8004640:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004644:	f004 fb10 	bl	8008c68 <HAL_Delay>

						// Continue with boot
						break;
 8004648:	e009      	b.n	800465e <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 800464a:	2003      	movs	r0, #3
 800464c:	f7fd fdb6 	bl	80021bc <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8004650:	489e      	ldr	r0, [pc, #632]	@ (80048cc <main+0x368>)
 8004652:	f003 fc7b 	bl	8007f4c <SD_Log>
				HAL_Delay(4000);
 8004656:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800465a:	f004 fb05 	bl	8008c68 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 800465e:	f7fd f863 	bl	8001728 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8004662:	2001      	movs	r0, #1
 8004664:	f001 f936 	bl	80058d4 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8004668:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800466c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004670:	f003 f936 	bl	80078e0 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8004674:	488f      	ldr	r0, [pc, #572]	@ (80048b4 <main+0x350>)
 8004676:	f7fe f859 	bl	800272c <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 800467a:	4a95      	ldr	r2, [pc, #596]	@ (80048d0 <main+0x36c>)
 800467c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004680:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004684:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8004688:	4a92      	ldr	r2, [pc, #584]	@ (80048d4 <main+0x370>)
 800468a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800468e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004692:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8004696:	4a90      	ldr	r2, [pc, #576]	@ (80048d8 <main+0x374>)
 8004698:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800469c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046a0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80046a4:	4a8d      	ldr	r2, [pc, #564]	@ (80048dc <main+0x378>)
 80046a6:	f107 0320 	add.w	r3, r7, #32
 80046aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ae:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80046b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80046b6:	4619      	mov	r1, r3
 80046b8:	4889      	ldr	r0, [pc, #548]	@ (80048e0 <main+0x37c>)
 80046ba:	f7fe facd 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80046be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80046c2:	4619      	mov	r1, r3
 80046c4:	4886      	ldr	r0, [pc, #536]	@ (80048e0 <main+0x37c>)
 80046c6:	f7fe fac7 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 80046ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80046ce:	4619      	mov	r1, r3
 80046d0:	4883      	ldr	r0, [pc, #524]	@ (80048e0 <main+0x37c>)
 80046d2:	f7fe fac1 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 80046d6:	f107 0320 	add.w	r3, r7, #32
 80046da:	4619      	mov	r1, r3
 80046dc:	4880      	ldr	r0, [pc, #512]	@ (80048e0 <main+0x37c>)
 80046de:	f7fe fabb 	bl	8002c58 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 80046e2:	4a80      	ldr	r2, [pc, #512]	@ (80048e4 <main+0x380>)
 80046e4:	f107 0318 	add.w	r3, r7, #24
 80046e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ec:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 80046f0:	4a7d      	ldr	r2, [pc, #500]	@ (80048e8 <main+0x384>)
 80046f2:	f107 0310 	add.w	r3, r7, #16
 80046f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046fa:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80046fe:	4a7b      	ldr	r2, [pc, #492]	@ (80048ec <main+0x388>)
 8004700:	f107 0308 	add.w	r3, r7, #8
 8004704:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004708:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 800470c:	4a78      	ldr	r2, [pc, #480]	@ (80048f0 <main+0x38c>)
 800470e:	463b      	mov	r3, r7
 8004710:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004714:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004718:	f107 0318 	add.w	r3, r7, #24
 800471c:	4619      	mov	r1, r3
 800471e:	4875      	ldr	r0, [pc, #468]	@ (80048f4 <main+0x390>)
 8004720:	f7fe fb78 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8004724:	f107 0310 	add.w	r3, r7, #16
 8004728:	4619      	mov	r1, r3
 800472a:	4872      	ldr	r0, [pc, #456]	@ (80048f4 <main+0x390>)
 800472c:	f7fe fb72 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8004730:	f107 0308 	add.w	r3, r7, #8
 8004734:	4619      	mov	r1, r3
 8004736:	486f      	ldr	r0, [pc, #444]	@ (80048f4 <main+0x390>)
 8004738:	f7fe fb6c 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800473c:	463b      	mov	r3, r7
 800473e:	4619      	mov	r1, r3
 8004740:	486c      	ldr	r0, [pc, #432]	@ (80048f4 <main+0x390>)
 8004742:	f7fe fb67 	bl	8002e14 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8004746:	2200      	movs	r2, #0
 8004748:	2100      	movs	r1, #0
 800474a:	486b      	ldr	r0, [pc, #428]	@ (80048f8 <main+0x394>)
 800474c:	f7fe fd7e 	bl	800324c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8004750:	2200      	movs	r2, #0
 8004752:	2110      	movs	r1, #16
 8004754:	4868      	ldr	r0, [pc, #416]	@ (80048f8 <main+0x394>)
 8004756:	f7fe fd79 	bl	800324c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 800475a:	2200      	movs	r2, #0
 800475c:	4967      	ldr	r1, [pc, #412]	@ (80048fc <main+0x398>)
 800475e:	4868      	ldr	r0, [pc, #416]	@ (8004900 <main+0x39c>)
 8004760:	f7ff f896 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8004764:	2200      	movs	r2, #0
 8004766:	4967      	ldr	r1, [pc, #412]	@ (8004904 <main+0x3a0>)
 8004768:	4865      	ldr	r0, [pc, #404]	@ (8004900 <main+0x39c>)
 800476a:	f7ff f891 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 800476e:	2200      	movs	r2, #0
 8004770:	4965      	ldr	r1, [pc, #404]	@ (8004908 <main+0x3a4>)
 8004772:	4863      	ldr	r0, [pc, #396]	@ (8004900 <main+0x39c>)
 8004774:	f7ff f88c 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8004778:	2200      	movs	r2, #0
 800477a:	4964      	ldr	r1, [pc, #400]	@ (800490c <main+0x3a8>)
 800477c:	4860      	ldr	r0, [pc, #384]	@ (8004900 <main+0x39c>)
 800477e:	f7ff f887 	bl	8003890 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004782:	2200      	movs	r2, #0
 8004784:	494b      	ldr	r1, [pc, #300]	@ (80048b4 <main+0x350>)
 8004786:	4862      	ldr	r0, [pc, #392]	@ (8004910 <main+0x3ac>)
 8004788:	f7ff f882 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800478c:	2200      	movs	r2, #0
 800478e:	4949      	ldr	r1, [pc, #292]	@ (80048b4 <main+0x350>)
 8004790:	4860      	ldr	r0, [pc, #384]	@ (8004914 <main+0x3b0>)
 8004792:	f7ff f87d 	bl	8003890 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004796:	f7fc fd13 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800479a:	2201      	movs	r2, #1
 800479c:	2140      	movs	r1, #64	@ 0x40
 800479e:	485e      	ldr	r0, [pc, #376]	@ (8004918 <main+0x3b4>)
 80047a0:	f006 ff06 	bl	800b5b0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047a4:	203c      	movs	r0, #60	@ 0x3c
 80047a6:	f004 fa5f 	bl	8008c68 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80047aa:	2200      	movs	r2, #0
 80047ac:	2140      	movs	r1, #64	@ 0x40
 80047ae:	485a      	ldr	r0, [pc, #360]	@ (8004918 <main+0x3b4>)
 80047b0:	f006 fefe 	bl	800b5b0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047b4:	203c      	movs	r0, #60	@ 0x3c
 80047b6:	f004 fa57 	bl	8008c68 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80047ba:	2201      	movs	r2, #1
 80047bc:	2140      	movs	r1, #64	@ 0x40
 80047be:	4856      	ldr	r0, [pc, #344]	@ (8004918 <main+0x3b4>)
 80047c0:	f006 fef6 	bl	800b5b0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047c4:	203c      	movs	r0, #60	@ 0x3c
 80047c6:	f004 fa4f 	bl	8008c68 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80047ca:	2200      	movs	r2, #0
 80047cc:	2140      	movs	r1, #64	@ 0x40
 80047ce:	4852      	ldr	r0, [pc, #328]	@ (8004918 <main+0x3b4>)
 80047d0:	f006 feee 	bl	800b5b0 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 80047d4:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80047d8:	f004 fa46 	bl	8008c68 <HAL_Delay>

	SD_Log("System boot complete");
 80047dc:	484f      	ldr	r0, [pc, #316]	@ (800491c <main+0x3b8>)
 80047de:	f003 fbb5 	bl	8007f4c <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80047e2:	f7fc ffcb 	bl	800177c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 80047e6:	2300      	movs	r3, #0
 80047e8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 80047f0:	2300      	movs	r3, #0
 80047f2:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 80047f4:	f004 fa2c 	bl	8008c50 <HAL_GetTick>
 80047f8:	6478      	str	r0, [r7, #68]	@ 0x44

	bool boot0_pressed = false;
 80047fa:	2300      	movs	r3, #0
 80047fc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  while (1)
  {
	  loopCounter++;
 8004800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004802:	3301      	adds	r3, #1
 8004804:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 8004806:	f7fe fbd3 	bl	8002fb0 <emergencyStop_check>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	f040 80be 	bne.w	800498e <main+0x42a>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8004812:	f003 f97b 	bl	8007b0c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8004816:	f003 f9cd 	bl	8007bb4 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 800481a:	f7ff fb31 	bl	8003e80 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 800481e:	f001 f833 	bl	8005888 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8004822:	f7fc fcd3 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8004826:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800482a:	483b      	ldr	r0, [pc, #236]	@ (8004918 <main+0x3b4>)
 800482c:	f006 fea8 	bl	800b580 <HAL_GPIO_ReadPin>
 8004830:	4603      	mov	r3, r0
 8004832:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	  if (btn1 == GPIO_PIN_SET) {
 8004836:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800483a:	2b01      	cmp	r3, #1
 800483c:	d113      	bne.n	8004866 <main+0x302>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 800483e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004842:	2b00      	cmp	r3, #0
 8004844:	d116      	bne.n	8004874 <main+0x310>
 8004846:	f004 fa03 	bl	8008c50 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b32      	cmp	r3, #50	@ 0x32
 8004852:	d90f      	bls.n	8004874 <main+0x310>
			  display_BtnPress();
 8004854:	f7fd fdb4 	bl	80023c0 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8004858:	f004 f9fa 	bl	8008c50 <HAL_GetTick>
 800485c:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004864:	e006      	b.n	8004874 <main+0x310>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8004866:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800486a:	2b00      	cmp	r3, #0
 800486c:	d102      	bne.n	8004874 <main+0x310>
		  btn1status = 0;
 800486e:	2300      	movs	r3, #0
 8004870:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	  /* CHECK INPUTS END*/


	  /* SCHEDULE BEGIN*/
	  // Every 100ms
	  if ((HAL_GetTick() - lastTimeTick) >= 100 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8004874:	f004 f9ec 	bl	8008c50 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b63      	cmp	r3, #99	@ 0x63
 8004880:	d805      	bhi.n	800488e <main+0x32a>
 8004882:	f004 f9e5 	bl	8008c50 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800488a:	4293      	cmp	r3, r2
 800488c:	d94d      	bls.n	800492a <main+0x3c6>
		  // Check if BOOT0 button pressed
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 800488e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004892:	480a      	ldr	r0, [pc, #40]	@ (80048bc <main+0x358>)
 8004894:	f006 fe74 	bl	800b580 <HAL_GPIO_ReadPin>
 8004898:	4603      	mov	r3, r0
 800489a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
		  if (boot0 == GPIO_PIN_SET) {
 800489e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d13c      	bne.n	8004920 <main+0x3bc>
			  display_dfu();
 80048a6:	f7fd fd55 	bl	8002354 <display_dfu>
			  boot0_pressed = true;
 80048aa:	2301      	movs	r3, #1
 80048ac:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048b0:	e03b      	b.n	800492a <main+0x3c6>
 80048b2:	bf00      	nop
 80048b4:	2000119c 	.word	0x2000119c
 80048b8:	0801b694 	.word	0x0801b694
 80048bc:	48000400 	.word	0x48000400
 80048c0:	0801b6a4 	.word	0x0801b6a4
 80048c4:	0801b6c4 	.word	0x0801b6c4
 80048c8:	0801b6dc 	.word	0x0801b6dc
 80048cc:	0801b6f8 	.word	0x0801b6f8
 80048d0:	0801b730 	.word	0x0801b730
 80048d4:	0801b738 	.word	0x0801b738
 80048d8:	0801b740 	.word	0x0801b740
 80048dc:	0801b748 	.word	0x0801b748
 80048e0:	08002ded 	.word	0x08002ded
 80048e4:	0801b750 	.word	0x0801b750
 80048e8:	0801b758 	.word	0x0801b758
 80048ec:	0801b760 	.word	0x0801b760
 80048f0:	0801b768 	.word	0x0801b768
 80048f4:	08002ec1 	.word	0x08002ec1
 80048f8:	08003409 	.word	0x08003409
 80048fc:	04300002 	.word	0x04300002
 8004900:	08003991 	.word	0x08003991
 8004904:	08600004 	.word	0x08600004
 8004908:	2e300800 	.word	0x2e300800
 800490c:	3ac04000 	.word	0x3ac04000
 8004910:	08002765 	.word	0x08002765
 8004914:	080027a5 	.word	0x080027a5
 8004918:	48000800 	.word	0x48000800
 800491c:	0801b718 	.word	0x0801b718
		  } else {
			  display_StatusPage();
 8004920:	f7fc ff2c 	bl	800177c <display_StatusPage>
			  boot0_pressed = false;
 8004924:	2300      	movs	r3, #0
 8004926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		  }
	  }


	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800492a:	f004 f991 	bl	8008c50 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004938:	d205      	bcs.n	8004946 <main+0x3e2>
 800493a:	f004 f989 	bl	8008c50 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004942:	4293      	cmp	r3, r2
 8004944:	d90f      	bls.n	8004966 <main+0x402>
		  lastTimeTick = HAL_GetTick(); // needs to be put in largest tick block
 8004946:	f004 f983 	bl	8008c50 <HAL_GetTick>
 800494a:	6478      	str	r0, [r7, #68]	@ 0x44

		  loopCounter = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Check for SD card insertion/removal
		  SD_Detect(); // Will automatically mount/unmount
 8004950:	f003 fae8 	bl	8007f24 <SD_Detect>

		  // Update display
		  if (boot0_pressed == false) {
 8004954:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004958:	f083 0301 	eor.w	r3, r3, #1
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <main+0x402>
			  display_StatusPage();
 8004962:	f7fc ff0b 	bl	800177c <display_StatusPage>
		  }
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8004966:	f004 f973 	bl	8008c50 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004974:	4293      	cmp	r3, r2
 8004976:	d806      	bhi.n	8004986 <main+0x422>
 8004978:	f004 f96a 	bl	8008c50 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004980:	4293      	cmp	r3, r2
 8004982:	f67f af3d 	bls.w	8004800 <main+0x29c>
		  display_setPage(0);
 8004986:	2000      	movs	r0, #0
 8004988:	f7fd fd34 	bl	80023f4 <display_setPage>
  {
 800498c:	e738      	b.n	8004800 <main+0x29c>
		  break; // Do not continue with main loop.
 800498e:	bf00      	nop
 8004990:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 8004992:	4618      	mov	r0, r3
 8004994:	3758      	adds	r7, #88	@ 0x58
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop

0800499c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b094      	sub	sp, #80	@ 0x50
 80049a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80049a2:	f107 0318 	add.w	r3, r7, #24
 80049a6:	2238      	movs	r2, #56	@ 0x38
 80049a8:	2100      	movs	r1, #0
 80049aa:	4618      	mov	r0, r3
 80049ac:	f014 fc33 	bl	8019216 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80049b0:	1d3b      	adds	r3, r7, #4
 80049b2:	2200      	movs	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	605a      	str	r2, [r3, #4]
 80049b8:	609a      	str	r2, [r3, #8]
 80049ba:	60da      	str	r2, [r3, #12]
 80049bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80049be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80049c2:	f009 fa5d 	bl	800de80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80049c6:	2302      	movs	r3, #2
 80049c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80049ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80049d0:	2340      	movs	r3, #64	@ 0x40
 80049d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80049d4:	2302      	movs	r3, #2
 80049d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80049d8:	2302      	movs	r3, #2
 80049da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80049dc:	2301      	movs	r3, #1
 80049de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80049e0:	230c      	movs	r3, #12
 80049e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80049e4:	2302      	movs	r3, #2
 80049e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80049e8:	2304      	movs	r3, #4
 80049ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80049ec:	2302      	movs	r3, #2
 80049ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80049f0:	f107 0318 	add.w	r3, r7, #24
 80049f4:	4618      	mov	r0, r3
 80049f6:	f009 faf7 	bl	800dfe8 <HAL_RCC_OscConfig>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004a00:	f000 fa8c 	bl	8004f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004a04:	230f      	movs	r3, #15
 8004a06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004a18:	1d3b      	adds	r3, r7, #4
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f009 fdf5 	bl	800e60c <HAL_RCC_ClockConfig>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004a28:	f000 fa78 	bl	8004f1c <Error_Handler>
  }
}
 8004a2c:	bf00      	nop
 8004a2e:	3750      	adds	r7, #80	@ 0x50
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b08c      	sub	sp, #48	@ 0x30
 8004a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004a3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	605a      	str	r2, [r3, #4]
 8004a44:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004a46:	1d3b      	adds	r3, r7, #4
 8004a48:	2220      	movs	r2, #32
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f014 fbe2 	bl	8019216 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004a52:	4b32      	ldr	r3, [pc, #200]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a54:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004a58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004a5a:	4b30      	ldr	r3, [pc, #192]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a5c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004a62:	4b2e      	ldr	r3, [pc, #184]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004a68:	4b2c      	ldr	r3, [pc, #176]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004a6e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004a74:	4b29      	ldr	r3, [pc, #164]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a7a:	4b28      	ldr	r3, [pc, #160]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004a80:	4b26      	ldr	r3, [pc, #152]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004a86:	4b25      	ldr	r3, [pc, #148]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004a8c:	4b23      	ldr	r3, [pc, #140]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a8e:	2201      	movs	r2, #1
 8004a90:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004a92:	4b22      	ldr	r3, [pc, #136]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004a9a:	4b20      	ldr	r3, [pc, #128]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004aae:	4b1b      	ldr	r3, [pc, #108]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004ab4:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004abc:	4817      	ldr	r0, [pc, #92]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004abe:	f004 fb6f 	bl	80091a0 <HAL_ADC_Init>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004ac8:	f000 fa28 	bl	8004f1c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004acc:	2300      	movs	r3, #0
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4811      	ldr	r0, [pc, #68]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004ad8:	f005 fc74 	bl	800a3c4 <HAL_ADCEx_MultiModeConfigChannel>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004ae2:	f000 fa1b 	bl	8004f1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <MX_ADC1_Init+0xec>)
 8004ae8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004aea:	2306      	movs	r3, #6
 8004aec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004af2:	237f      	movs	r3, #127	@ 0x7f
 8004af4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004af6:	2304      	movs	r3, #4
 8004af8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004afa:	2300      	movs	r3, #0
 8004afc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004afe:	1d3b      	adds	r3, r7, #4
 8004b00:	4619      	mov	r1, r3
 8004b02:	4806      	ldr	r0, [pc, #24]	@ (8004b1c <MX_ADC1_Init+0xe8>)
 8004b04:	f004 fea6 	bl	8009854 <HAL_ADC_ConfigChannel>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004b0e:	f000 fa05 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004b12:	bf00      	nop
 8004b14:	3730      	adds	r7, #48	@ 0x30
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	2000111c 	.word	0x2000111c
 8004b20:	04300002 	.word	0x04300002

08004b24 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08c      	sub	sp, #48	@ 0x30
 8004b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004b2a:	463b      	mov	r3, r7
 8004b2c:	2230      	movs	r2, #48	@ 0x30
 8004b2e:	2100      	movs	r1, #0
 8004b30:	4618      	mov	r0, r3
 8004b32:	f014 fb70 	bl	8019216 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004b36:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba4 <MX_DAC1_Init+0x80>)
 8004b38:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba8 <MX_DAC1_Init+0x84>)
 8004b3a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004b3c:	4819      	ldr	r0, [pc, #100]	@ (8004ba4 <MX_DAC1_Init+0x80>)
 8004b3e:	f005 fdf4 	bl	800a72a <HAL_DAC_Init>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004b48:	f000 f9e8 	bl	8004f1c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004b50:	2300      	movs	r3, #0
 8004b52:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004b54:	2300      	movs	r3, #0
 8004b56:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004b60:	2300      	movs	r3, #0
 8004b62:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004b70:	463b      	mov	r3, r7
 8004b72:	2200      	movs	r2, #0
 8004b74:	4619      	mov	r1, r3
 8004b76:	480b      	ldr	r0, [pc, #44]	@ (8004ba4 <MX_DAC1_Init+0x80>)
 8004b78:	f005 fe94 	bl	800a8a4 <HAL_DAC_ConfigChannel>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8004b82:	f000 f9cb 	bl	8004f1c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004b86:	463b      	mov	r3, r7
 8004b88:	2210      	movs	r2, #16
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4805      	ldr	r0, [pc, #20]	@ (8004ba4 <MX_DAC1_Init+0x80>)
 8004b8e:	f005 fe89 	bl	800a8a4 <HAL_DAC_ConfigChannel>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8004b98:	f000 f9c0 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004b9c:	bf00      	nop
 8004b9e:	3730      	adds	r7, #48	@ 0x30
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	20001188 	.word	0x20001188
 8004ba8:	50000800 	.word	0x50000800

08004bac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c24 <MX_I2C1_Init+0x78>)
 8004bb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8004bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c28 <MX_I2C1_Init+0x7c>)
 8004bba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004bbc:	4b18      	ldr	r3, [pc, #96]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004bc2:	4b17      	ldr	r3, [pc, #92]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004bc8:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004bce:	4b14      	ldr	r3, [pc, #80]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004bd4:	4b12      	ldr	r3, [pc, #72]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bda:	4b11      	ldr	r3, [pc, #68]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004be0:	4b0f      	ldr	r3, [pc, #60]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004be6:	480e      	ldr	r0, [pc, #56]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004be8:	f006 fcfa 	bl	800b5e0 <HAL_I2C_Init>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004bf2:	f000 f993 	bl	8004f1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4809      	ldr	r0, [pc, #36]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004bfa:	f007 fba9 	bl	800c350 <HAL_I2CEx_ConfigAnalogFilter>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004c04:	f000 f98a 	bl	8004f1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004c08:	2100      	movs	r1, #0
 8004c0a:	4805      	ldr	r0, [pc, #20]	@ (8004c20 <MX_I2C1_Init+0x74>)
 8004c0c:	f007 fbeb 	bl	800c3e6 <HAL_I2CEx_ConfigDigitalFilter>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004c16:	f000 f981 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	2000119c 	.word	0x2000119c
 8004c24:	40005400 	.word	0x40005400
 8004c28:	00300617 	.word	0x00300617

08004c2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004c30:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c32:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca4 <MX_SPI1_Init+0x78>)
 8004c34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004c36:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004c3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004c3e:	4b18      	ldr	r3, [pc, #96]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004c44:	4b16      	ldr	r3, [pc, #88]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c46:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004c4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004c52:	4b13      	ldr	r3, [pc, #76]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004c58:	4b11      	ldr	r3, [pc, #68]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004c60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c62:	2228      	movs	r2, #40	@ 0x28
 8004c64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004c66:	4b0e      	ldr	r3, [pc, #56]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c72:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004c78:	4b09      	ldr	r3, [pc, #36]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c7a:	2207      	movs	r2, #7
 8004c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004c7e:	4b08      	ldr	r3, [pc, #32]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004c84:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c86:	2208      	movs	r2, #8
 8004c88:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004c8a:	4805      	ldr	r0, [pc, #20]	@ (8004ca0 <MX_SPI1_Init+0x74>)
 8004c8c:	f00a f8ca 	bl	800ee24 <HAL_SPI_Init>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004c96:	f000 f941 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004c9a:	bf00      	nop
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	200011f0 	.word	0x200011f0
 8004ca4:	40013000 	.word	0x40013000

08004ca8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004cac:	4b23      	ldr	r3, [pc, #140]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cae:	4a24      	ldr	r2, [pc, #144]	@ (8004d40 <MX_USART1_UART_Init+0x98>)
 8004cb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004cb2:	4b22      	ldr	r3, [pc, #136]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004cb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cba:	4b20      	ldr	r3, [pc, #128]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cc2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cc6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cce:	4b1b      	ldr	r3, [pc, #108]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cd0:	220c      	movs	r2, #12
 8004cd2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd4:	4b19      	ldr	r3, [pc, #100]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cda:	4b18      	ldr	r3, [pc, #96]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ce0:	4b16      	ldr	r3, [pc, #88]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ce6:	4b15      	ldr	r3, [pc, #84]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cec:	4b13      	ldr	r3, [pc, #76]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cf2:	4812      	ldr	r0, [pc, #72]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004cf4:	f00a fe3a 	bl	800f96c <HAL_UART_Init>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004cfe:	f000 f90d 	bl	8004f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d02:	2100      	movs	r1, #0
 8004d04:	480d      	ldr	r0, [pc, #52]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004d06:	f00c fa22 	bl	801114e <HAL_UARTEx_SetTxFifoThreshold>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004d10:	f000 f904 	bl	8004f1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d14:	2100      	movs	r1, #0
 8004d16:	4809      	ldr	r0, [pc, #36]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004d18:	f00c fa57 	bl	80111ca <HAL_UARTEx_SetRxFifoThreshold>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004d22:	f000 f8fb 	bl	8004f1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004d26:	4805      	ldr	r0, [pc, #20]	@ (8004d3c <MX_USART1_UART_Init+0x94>)
 8004d28:	f00c f9d8 	bl	80110dc <HAL_UARTEx_DisableFifoMode>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004d32:	f000 f8f3 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d36:	bf00      	nop
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20001254 	.word	0x20001254
 8004d40:	40013800 	.word	0x40013800

08004d44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004d4a:	4b16      	ldr	r3, [pc, #88]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d4e:	4a15      	ldr	r2, [pc, #84]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d50:	f043 0304 	orr.w	r3, r3, #4
 8004d54:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d56:	4b13      	ldr	r3, [pc, #76]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	607b      	str	r3, [r7, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d62:	4b10      	ldr	r3, [pc, #64]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d66:	4a0f      	ldr	r2, [pc, #60]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <MX_DMA_Init+0x60>)
 8004d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	603b      	str	r3, [r7, #0]
 8004d78:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	200b      	movs	r0, #11
 8004d80:	f005 fc9f 	bl	800a6c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004d84:	200b      	movs	r0, #11
 8004d86:	f005 fcb6 	bl	800a6f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	200c      	movs	r0, #12
 8004d90:	f005 fc97 	bl	800a6c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004d94:	200c      	movs	r0, #12
 8004d96:	f005 fcae 	bl	800a6f6 <HAL_NVIC_EnableIRQ>

}
 8004d9a:	bf00      	nop
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40021000 	.word	0x40021000

08004da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b088      	sub	sp, #32
 8004dac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dae:	f107 030c 	add.w	r3, r7, #12
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	605a      	str	r2, [r3, #4]
 8004db8:	609a      	str	r2, [r3, #8]
 8004dba:	60da      	str	r2, [r3, #12]
 8004dbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dbe:	4b54      	ldr	r3, [pc, #336]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc2:	4a53      	ldr	r2, [pc, #332]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004dc4:	f043 0304 	orr.w	r3, r3, #4
 8004dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dca:	4b51      	ldr	r3, [pc, #324]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dce:	f003 0304 	and.w	r3, r3, #4
 8004dd2:	60bb      	str	r3, [r7, #8]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dd6:	4b4e      	ldr	r3, [pc, #312]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dda:	4a4d      	ldr	r2, [pc, #308]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004de2:	4b4b      	ldr	r3, [pc, #300]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	607b      	str	r3, [r7, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dee:	4b48      	ldr	r3, [pc, #288]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df2:	4a47      	ldr	r2, [pc, #284]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004df4:	f043 0302 	orr.w	r3, r3, #2
 8004df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dfa:	4b45      	ldr	r3, [pc, #276]	@ (8004f10 <MX_GPIO_Init+0x168>)
 8004dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dfe:	f003 0302 	and.w	r3, r3, #2
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004e06:	2200      	movs	r2, #0
 8004e08:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004e0c:	4841      	ldr	r0, [pc, #260]	@ (8004f14 <MX_GPIO_Init+0x16c>)
 8004e0e:	f006 fbcf 	bl	800b5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004e12:	2200      	movs	r2, #0
 8004e14:	2107      	movs	r1, #7
 8004e16:	4840      	ldr	r0, [pc, #256]	@ (8004f18 <MX_GPIO_Init+0x170>)
 8004e18:	f006 fbca 	bl	800b5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e26:	f006 fbc3 	bl	800b5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004e2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004e2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e30:	2300      	movs	r3, #0
 8004e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004e34:	2302      	movs	r3, #2
 8004e36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004e38:	f107 030c 	add.w	r3, r7, #12
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4835      	ldr	r0, [pc, #212]	@ (8004f14 <MX_GPIO_Init+0x16c>)
 8004e40:	f006 fa1c 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004e44:	230c      	movs	r3, #12
 8004e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e50:	f107 030c 	add.w	r3, r7, #12
 8004e54:	4619      	mov	r1, r3
 8004e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e5a:	f006 fa0f 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004e5e:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004e62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e64:	2301      	movs	r3, #1
 8004e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e70:	f107 030c 	add.w	r3, r7, #12
 8004e74:	4619      	mov	r1, r3
 8004e76:	4827      	ldr	r0, [pc, #156]	@ (8004f14 <MX_GPIO_Init+0x16c>)
 8004e78:	f006 fa00 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004e7c:	2307      	movs	r3, #7
 8004e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e80:	2301      	movs	r3, #1
 8004e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e8c:	f107 030c 	add.w	r3, r7, #12
 8004e90:	4619      	mov	r1, r3
 8004e92:	4821      	ldr	r0, [pc, #132]	@ (8004f18 <MX_GPIO_Init+0x170>)
 8004e94:	f006 f9f2 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin|BOOT0_Pin;
 8004e98:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 8004e9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ea6:	f107 030c 	add.w	r3, r7, #12
 8004eaa:	4619      	mov	r1, r3
 8004eac:	481a      	ldr	r0, [pc, #104]	@ (8004f18 <MX_GPIO_Init+0x170>)
 8004eae:	f006 f9e5 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004eb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004eb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004ec4:	f107 030c 	add.w	r3, r7, #12
 8004ec8:	4619      	mov	r1, r3
 8004eca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ece:	f006 f9d5 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ed6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004edc:	2301      	movs	r3, #1
 8004ede:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004ee0:	f107 030c 	add.w	r3, r7, #12
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	480b      	ldr	r0, [pc, #44]	@ (8004f14 <MX_GPIO_Init+0x16c>)
 8004ee8:	f006 f9c8 	bl	800b27c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004eec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ef0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004ef6:	2302      	movs	r3, #2
 8004ef8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004efa:	f107 030c 	add.w	r3, r7, #12
 8004efe:	4619      	mov	r1, r3
 8004f00:	4805      	ldr	r0, [pc, #20]	@ (8004f18 <MX_GPIO_Init+0x170>)
 8004f02:	f006 f9bb 	bl	800b27c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004f06:	bf00      	nop
 8004f08:	3720      	adds	r7, #32
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	40021000 	.word	0x40021000
 8004f14:	48000800 	.word	0x48000800
 8004f18:	48000400 	.word	0x48000400

08004f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f20:	b672      	cpsid	i
}
 8004f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <Error_Handler+0x8>

08004f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f32:	4a0e      	ldr	r2, [pc, #56]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f34:	f043 0301 	orr.w	r3, r3, #1
 8004f38:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	607b      	str	r3, [r7, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f46:	4b09      	ldr	r3, [pc, #36]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4a:	4a08      	ldr	r2, [pc, #32]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f52:	4b06      	ldr	r3, [pc, #24]	@ (8004f6c <HAL_MspInit+0x44>)
 8004f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004f5e:	f009 f833 	bl	800dfc8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f62:	bf00      	nop
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	40021000 	.word	0x40021000

08004f70 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b09c      	sub	sp, #112	@ 0x70
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	605a      	str	r2, [r3, #4]
 8004f82:	609a      	str	r2, [r3, #8]
 8004f84:	60da      	str	r2, [r3, #12]
 8004f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f88:	f107 0318 	add.w	r3, r7, #24
 8004f8c:	2244      	movs	r2, #68	@ 0x44
 8004f8e:	2100      	movs	r1, #0
 8004f90:	4618      	mov	r0, r3
 8004f92:	f014 f940 	bl	8019216 <memset>
  if(hadc->Instance==ADC1)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f9e:	d14d      	bne.n	800503c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004fa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fa4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004fa6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004faa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fac:	f107 0318 	add.w	r3, r7, #24
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f009 fd47 	bl	800ea44 <HAL_RCCEx_PeriphCLKConfig>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004fbc:	f7ff ffae 	bl	8004f1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004fc0:	4b20      	ldr	r3, [pc, #128]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fc6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fd4:	617b      	str	r3, [r7, #20]
 8004fd6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fdc:	4a19      	ldr	r2, [pc, #100]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fe4:	4b17      	ldr	r3, [pc, #92]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ff0:	4b14      	ldr	r3, [pc, #80]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff4:	4a13      	ldr	r2, [pc, #76]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004ff6:	f043 0302 	orr.w	r3, r3, #2
 8004ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ffc:	4b11      	ldr	r3, [pc, #68]	@ (8005044 <HAL_ADC_MspInit+0xd4>)
 8004ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8005008:	2303      	movs	r3, #3
 800500a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800500c:	2303      	movs	r3, #3
 800500e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005010:	2300      	movs	r3, #0
 8005012:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005014:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005018:	4619      	mov	r1, r3
 800501a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800501e:	f006 f92d 	bl	800b27c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8005022:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005026:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005028:	2303      	movs	r3, #3
 800502a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502c:	2300      	movs	r3, #0
 800502e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005030:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005034:	4619      	mov	r1, r3
 8005036:	4804      	ldr	r0, [pc, #16]	@ (8005048 <HAL_ADC_MspInit+0xd8>)
 8005038:	f006 f920 	bl	800b27c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800503c:	bf00      	nop
 800503e:	3770      	adds	r7, #112	@ 0x70
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	40021000 	.word	0x40021000
 8005048:	48000400 	.word	0x48000400

0800504c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b08a      	sub	sp, #40	@ 0x28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005054:	f107 0314 	add.w	r3, r7, #20
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	605a      	str	r2, [r3, #4]
 800505e:	609a      	str	r2, [r3, #8]
 8005060:	60da      	str	r2, [r3, #12]
 8005062:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a15      	ldr	r2, [pc, #84]	@ (80050c0 <HAL_DAC_MspInit+0x74>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d124      	bne.n	80050b8 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800506e:	4b15      	ldr	r3, [pc, #84]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 8005070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005072:	4a14      	ldr	r2, [pc, #80]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 8005074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005078:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800507a:	4b12      	ldr	r3, [pc, #72]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 800507c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800507e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005082:	613b      	str	r3, [r7, #16]
 8005084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005086:	4b0f      	ldr	r3, [pc, #60]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 8005088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800508a:	4a0e      	ldr	r2, [pc, #56]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 800508c:	f043 0301 	orr.w	r3, r3, #1
 8005090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005092:	4b0c      	ldr	r3, [pc, #48]	@ (80050c4 <HAL_DAC_MspInit+0x78>)
 8005094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800509e:	2330      	movs	r3, #48	@ 0x30
 80050a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050a2:	2303      	movs	r3, #3
 80050a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050aa:	f107 0314 	add.w	r3, r7, #20
 80050ae:	4619      	mov	r1, r3
 80050b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050b4:	f006 f8e2 	bl	800b27c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80050b8:	bf00      	nop
 80050ba:	3728      	adds	r7, #40	@ 0x28
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	50000800 	.word	0x50000800
 80050c4:	40021000 	.word	0x40021000

080050c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b09c      	sub	sp, #112	@ 0x70
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	605a      	str	r2, [r3, #4]
 80050da:	609a      	str	r2, [r3, #8]
 80050dc:	60da      	str	r2, [r3, #12]
 80050de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050e0:	f107 0318 	add.w	r3, r7, #24
 80050e4:	2244      	movs	r2, #68	@ 0x44
 80050e6:	2100      	movs	r1, #0
 80050e8:	4618      	mov	r0, r3
 80050ea:	f014 f894 	bl	8019216 <memset>
  if(hi2c->Instance==I2C1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a2d      	ldr	r2, [pc, #180]	@ (80051a8 <HAL_I2C_MspInit+0xe0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d153      	bne.n	80051a0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80050f8:	2340      	movs	r3, #64	@ 0x40
 80050fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80050fc:	2300      	movs	r3, #0
 80050fe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005100:	f107 0318 	add.w	r3, r7, #24
 8005104:	4618      	mov	r0, r3
 8005106:	f009 fc9d 	bl	800ea44 <HAL_RCCEx_PeriphCLKConfig>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005110:	f7ff ff04 	bl	8004f1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005114:	4b25      	ldr	r3, [pc, #148]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 8005116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005118:	4a24      	ldr	r2, [pc, #144]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005120:	4b22      	ldr	r3, [pc, #136]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 8005122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800512c:	4b1f      	ldr	r3, [pc, #124]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 800512e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005130:	4a1e      	ldr	r2, [pc, #120]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 8005132:	f043 0302 	orr.w	r3, r3, #2
 8005136:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005138:	4b1c      	ldr	r3, [pc, #112]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 800513a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005144:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005148:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800514a:	2312      	movs	r3, #18
 800514c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800514e:	2300      	movs	r3, #0
 8005150:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005152:	2300      	movs	r3, #0
 8005154:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005156:	2304      	movs	r3, #4
 8005158:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800515a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800515e:	4619      	mov	r1, r3
 8005160:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005164:	f006 f88a 	bl	800b27c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005168:	2380      	movs	r3, #128	@ 0x80
 800516a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800516c:	2312      	movs	r3, #18
 800516e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005170:	2300      	movs	r3, #0
 8005172:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005174:	2300      	movs	r3, #0
 8005176:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005178:	2304      	movs	r3, #4
 800517a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800517c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005180:	4619      	mov	r1, r3
 8005182:	480b      	ldr	r0, [pc, #44]	@ (80051b0 <HAL_I2C_MspInit+0xe8>)
 8005184:	f006 f87a 	bl	800b27c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005188:	4b08      	ldr	r3, [pc, #32]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 800518a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800518c:	4a07      	ldr	r2, [pc, #28]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 800518e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005192:	6593      	str	r3, [r2, #88]	@ 0x58
 8005194:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <HAL_I2C_MspInit+0xe4>)
 8005196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005198:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80051a0:	bf00      	nop
 80051a2:	3770      	adds	r7, #112	@ 0x70
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40005400 	.word	0x40005400
 80051ac:	40021000 	.word	0x40021000
 80051b0:	48000400 	.word	0x48000400

080051b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08a      	sub	sp, #40	@ 0x28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051bc:	f107 0314 	add.w	r3, r7, #20
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	60da      	str	r2, [r3, #12]
 80051ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a25      	ldr	r2, [pc, #148]	@ (8005268 <HAL_SPI_MspInit+0xb4>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d144      	bne.n	8005260 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80051d6:	4b25      	ldr	r3, [pc, #148]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051da:	4a24      	ldr	r2, [pc, #144]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80051e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80051e2:	4b22      	ldr	r3, [pc, #136]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051ea:	613b      	str	r3, [r7, #16]
 80051ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051ee:	4b1f      	ldr	r3, [pc, #124]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f2:	4a1e      	ldr	r2, [pc, #120]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051f4:	f043 0301 	orr.w	r3, r3, #1
 80051f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051fa:	4b1c      	ldr	r3, [pc, #112]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 80051fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005206:	4b19      	ldr	r3, [pc, #100]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 8005208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520a:	4a18      	ldr	r2, [pc, #96]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 800520c:	f043 0302 	orr.w	r3, r3, #2
 8005210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005212:	4b16      	ldr	r3, [pc, #88]	@ (800526c <HAL_SPI_MspInit+0xb8>)
 8005214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	60bb      	str	r3, [r7, #8]
 800521c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800521e:	23c0      	movs	r3, #192	@ 0xc0
 8005220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005222:	2302      	movs	r3, #2
 8005224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005226:	2300      	movs	r3, #0
 8005228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800522a:	2300      	movs	r3, #0
 800522c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800522e:	2305      	movs	r3, #5
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005232:	f107 0314 	add.w	r3, r7, #20
 8005236:	4619      	mov	r1, r3
 8005238:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800523c:	f006 f81e 	bl	800b27c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005240:	2308      	movs	r3, #8
 8005242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005244:	2302      	movs	r3, #2
 8005246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005248:	2300      	movs	r3, #0
 800524a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800524c:	2300      	movs	r3, #0
 800524e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005250:	2305      	movs	r3, #5
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005254:	f107 0314 	add.w	r3, r7, #20
 8005258:	4619      	mov	r1, r3
 800525a:	4805      	ldr	r0, [pc, #20]	@ (8005270 <HAL_SPI_MspInit+0xbc>)
 800525c:	f006 f80e 	bl	800b27c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005260:	bf00      	nop
 8005262:	3728      	adds	r7, #40	@ 0x28
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40013000 	.word	0x40013000
 800526c:	40021000 	.word	0x40021000
 8005270:	48000400 	.word	0x48000400

08005274 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b09a      	sub	sp, #104	@ 0x68
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800527c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	60da      	str	r2, [r3, #12]
 800528a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800528c:	f107 0310 	add.w	r3, r7, #16
 8005290:	2244      	movs	r2, #68	@ 0x44
 8005292:	2100      	movs	r1, #0
 8005294:	4618      	mov	r0, r3
 8005296:	f013 ffbe 	bl	8019216 <memset>
  if(huart->Instance==USART1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a4d      	ldr	r2, [pc, #308]	@ (80053d4 <HAL_UART_MspInit+0x160>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	f040 8093 	bne.w	80053cc <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80052a6:	2301      	movs	r3, #1
 80052a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052ae:	f107 0310 	add.w	r3, r7, #16
 80052b2:	4618      	mov	r0, r3
 80052b4:	f009 fbc6 	bl	800ea44 <HAL_RCCEx_PeriphCLKConfig>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80052be:	f7ff fe2d 	bl	8004f1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80052c2:	4b45      	ldr	r3, [pc, #276]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052c6:	4a44      	ldr	r2, [pc, #272]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80052ce:	4b42      	ldr	r3, [pc, #264]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052d6:	60fb      	str	r3, [r7, #12]
 80052d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052da:	4b3f      	ldr	r3, [pc, #252]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052de:	4a3e      	ldr	r2, [pc, #248]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052e6:	4b3c      	ldr	r3, [pc, #240]	@ (80053d8 <HAL_UART_MspInit+0x164>)
 80052e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	60bb      	str	r3, [r7, #8]
 80052f0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80052f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80052f6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052f8:	2302      	movs	r3, #2
 80052fa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052fc:	2300      	movs	r3, #0
 80052fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005300:	2300      	movs	r3, #0
 8005302:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005304:	2307      	movs	r3, #7
 8005306:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005308:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800530c:	4619      	mov	r1, r3
 800530e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005312:	f005 ffb3 	bl	800b27c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8005316:	4b31      	ldr	r3, [pc, #196]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005318:	4a31      	ldr	r2, [pc, #196]	@ (80053e0 <HAL_UART_MspInit+0x16c>)
 800531a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800531c:	4b2f      	ldr	r3, [pc, #188]	@ (80053dc <HAL_UART_MspInit+0x168>)
 800531e:	2218      	movs	r2, #24
 8005320:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005322:	4b2e      	ldr	r3, [pc, #184]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005324:	2200      	movs	r2, #0
 8005326:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005328:	4b2c      	ldr	r3, [pc, #176]	@ (80053dc <HAL_UART_MspInit+0x168>)
 800532a:	2200      	movs	r2, #0
 800532c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800532e:	4b2b      	ldr	r3, [pc, #172]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005330:	2280      	movs	r2, #128	@ 0x80
 8005332:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005334:	4b29      	ldr	r3, [pc, #164]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005336:	2200      	movs	r2, #0
 8005338:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800533a:	4b28      	ldr	r3, [pc, #160]	@ (80053dc <HAL_UART_MspInit+0x168>)
 800533c:	2200      	movs	r2, #0
 800533e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005340:	4b26      	ldr	r3, [pc, #152]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005342:	2200      	movs	r2, #0
 8005344:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005346:	4b25      	ldr	r3, [pc, #148]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005348:	2200      	movs	r2, #0
 800534a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800534c:	4823      	ldr	r0, [pc, #140]	@ (80053dc <HAL_UART_MspInit+0x168>)
 800534e:	f005 fc63 	bl	800ac18 <HAL_DMA_Init>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8005358:	f7ff fde0 	bl	8004f1c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a1f      	ldr	r2, [pc, #124]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005360:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005364:	4a1d      	ldr	r2, [pc, #116]	@ (80053dc <HAL_UART_MspInit+0x168>)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800536a:	4b1e      	ldr	r3, [pc, #120]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 800536c:	4a1e      	ldr	r2, [pc, #120]	@ (80053e8 <HAL_UART_MspInit+0x174>)
 800536e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005370:	4b1c      	ldr	r3, [pc, #112]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 8005372:	2219      	movs	r2, #25
 8005374:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005376:	4b1b      	ldr	r3, [pc, #108]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 8005378:	2210      	movs	r2, #16
 800537a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800537c:	4b19      	ldr	r3, [pc, #100]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 800537e:	2200      	movs	r2, #0
 8005380:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005382:	4b18      	ldr	r3, [pc, #96]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 8005384:	2280      	movs	r2, #128	@ 0x80
 8005386:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005388:	4b16      	ldr	r3, [pc, #88]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 800538a:	2200      	movs	r2, #0
 800538c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800538e:	4b15      	ldr	r3, [pc, #84]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 8005390:	2200      	movs	r2, #0
 8005392:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005394:	4b13      	ldr	r3, [pc, #76]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 8005396:	2200      	movs	r2, #0
 8005398:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800539a:	4b12      	ldr	r3, [pc, #72]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 800539c:	2200      	movs	r2, #0
 800539e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80053a0:	4810      	ldr	r0, [pc, #64]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 80053a2:	f005 fc39 	bl	800ac18 <HAL_DMA_Init>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80053ac:	f7ff fdb6 	bl	8004f1c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a0c      	ldr	r2, [pc, #48]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 80053b4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80053b6:	4a0b      	ldr	r2, [pc, #44]	@ (80053e4 <HAL_UART_MspInit+0x170>)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80053bc:	2200      	movs	r2, #0
 80053be:	2100      	movs	r1, #0
 80053c0:	2025      	movs	r0, #37	@ 0x25
 80053c2:	f005 f97e 	bl	800a6c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80053c6:	2025      	movs	r0, #37	@ 0x25
 80053c8:	f005 f995 	bl	800a6f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80053cc:	bf00      	nop
 80053ce:	3768      	adds	r7, #104	@ 0x68
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40013800 	.word	0x40013800
 80053d8:	40021000 	.word	0x40021000
 80053dc:	200012e8 	.word	0x200012e8
 80053e0:	40020008 	.word	0x40020008
 80053e4:	20001348 	.word	0x20001348
 80053e8:	4002001c 	.word	0x4002001c

080053ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80053f0:	bf00      	nop
 80053f2:	e7fd      	b.n	80053f0 <NMI_Handler+0x4>

080053f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <HardFault_Handler+0x4>

080053fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005400:	bf00      	nop
 8005402:	e7fd      	b.n	8005400 <MemManage_Handler+0x4>

08005404 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005404:	b480      	push	{r7}
 8005406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <BusFault_Handler+0x4>

0800540c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005410:	bf00      	nop
 8005412:	e7fd      	b.n	8005410 <UsageFault_Handler+0x4>

08005414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005418:	bf00      	nop
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005422:	b480      	push	{r7}
 8005424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005426:	bf00      	nop
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005434:	bf00      	nop
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005442:	f003 fbf3 	bl	8008c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005450:	4802      	ldr	r0, [pc, #8]	@ (800545c <DMA1_Channel1_IRQHandler+0x10>)
 8005452:	f005 fdc4 	bl	800afde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005456:	bf00      	nop
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	200012e8 	.word	0x200012e8

08005460 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005464:	4802      	ldr	r0, [pc, #8]	@ (8005470 <DMA1_Channel2_IRQHandler+0x10>)
 8005466:	f005 fdba 	bl	800afde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20001348 	.word	0x20001348

08005474 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005478:	4802      	ldr	r0, [pc, #8]	@ (8005484 <USB_LP_IRQHandler+0x10>)
 800547a:	f007 f8f0 	bl	800c65e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800547e:	bf00      	nop
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20003898 	.word	0x20003898

08005488 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800548c:	480c      	ldr	r0, [pc, #48]	@ (80054c0 <USART1_IRQHandler+0x38>)
 800548e:	f00a fb3d 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8005492:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <USART1_IRQHandler+0x38>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69db      	ldr	r3, [r3, #28]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	d10d      	bne.n	80054bc <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80054a0:	4b07      	ldr	r3, [pc, #28]	@ (80054c0 <USART1_IRQHandler+0x38>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2240      	movs	r2, #64	@ 0x40
 80054a6:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80054a8:	4b05      	ldr	r3, [pc, #20]	@ (80054c0 <USART1_IRQHandler+0x38>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	4b04      	ldr	r3, [pc, #16]	@ (80054c0 <USART1_IRQHandler+0x38>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054b6:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80054b8:	f002 fb0a 	bl	8007ad0 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80054bc:	bf00      	nop
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	20001254 	.word	0x20001254

080054c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  return 1;
 80054c8:	2301      	movs	r3, #1
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <_kill>:

int _kill(int pid, int sig)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80054de:	f013 feed 	bl	80192bc <__errno>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2216      	movs	r2, #22
 80054e6:	601a      	str	r2, [r3, #0]
  return -1;
 80054e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <_exit>:

void _exit (int status)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80054fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff ffe7 	bl	80054d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005506:	bf00      	nop
 8005508:	e7fd      	b.n	8005506 <_exit+0x12>

0800550a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b086      	sub	sp, #24
 800550e:	af00      	add	r7, sp, #0
 8005510:	60f8      	str	r0, [r7, #12]
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005516:	2300      	movs	r3, #0
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	e00a      	b.n	8005532 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800551c:	f3af 8000 	nop.w
 8005520:	4601      	mov	r1, r0
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	60ba      	str	r2, [r7, #8]
 8005528:	b2ca      	uxtb	r2, r1
 800552a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	3301      	adds	r3, #1
 8005530:	617b      	str	r3, [r7, #20]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	429a      	cmp	r2, r3
 8005538:	dbf0      	blt.n	800551c <_read+0x12>
  }

  return len;
 800553a:	687b      	ldr	r3, [r7, #4]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005550:	2300      	movs	r3, #0
 8005552:	617b      	str	r3, [r7, #20]
 8005554:	e009      	b.n	800556a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	1c5a      	adds	r2, r3, #1
 800555a:	60ba      	str	r2, [r7, #8]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	4618      	mov	r0, r3
 8005560:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	3301      	adds	r3, #1
 8005568:	617b      	str	r3, [r7, #20]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	429a      	cmp	r2, r3
 8005570:	dbf1      	blt.n	8005556 <_write+0x12>
  }
  return len;
 8005572:	687b      	ldr	r3, [r7, #4]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <_close>:

int _close(int file)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055a4:	605a      	str	r2, [r3, #4]
  return 0;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <_isatty>:

int _isatty(int file)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80055bc:	2301      	movs	r3, #1
}
 80055be:	4618      	mov	r0, r3
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b085      	sub	sp, #20
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3714      	adds	r7, #20
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055ec:	4a14      	ldr	r2, [pc, #80]	@ (8005640 <_sbrk+0x5c>)
 80055ee:	4b15      	ldr	r3, [pc, #84]	@ (8005644 <_sbrk+0x60>)
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80055f8:	4b13      	ldr	r3, [pc, #76]	@ (8005648 <_sbrk+0x64>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d102      	bne.n	8005606 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005600:	4b11      	ldr	r3, [pc, #68]	@ (8005648 <_sbrk+0x64>)
 8005602:	4a12      	ldr	r2, [pc, #72]	@ (800564c <_sbrk+0x68>)
 8005604:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005606:	4b10      	ldr	r3, [pc, #64]	@ (8005648 <_sbrk+0x64>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4413      	add	r3, r2
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	429a      	cmp	r2, r3
 8005612:	d207      	bcs.n	8005624 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005614:	f013 fe52 	bl	80192bc <__errno>
 8005618:	4603      	mov	r3, r0
 800561a:	220c      	movs	r2, #12
 800561c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800561e:	f04f 33ff 	mov.w	r3, #4294967295
 8005622:	e009      	b.n	8005638 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005624:	4b08      	ldr	r3, [pc, #32]	@ (8005648 <_sbrk+0x64>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800562a:	4b07      	ldr	r3, [pc, #28]	@ (8005648 <_sbrk+0x64>)
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4413      	add	r3, r2
 8005632:	4a05      	ldr	r2, [pc, #20]	@ (8005648 <_sbrk+0x64>)
 8005634:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005636:	68fb      	ldr	r3, [r7, #12]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	20008000 	.word	0x20008000
 8005644:	00000400 	.word	0x00000400
 8005648:	200013a8 	.word	0x200013a8
 800564c:	20003ee0 	.word	0x20003ee0

08005650 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005654:	4b06      	ldr	r3, [pc, #24]	@ (8005670 <SystemInit+0x20>)
 8005656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565a:	4a05      	ldr	r2, [pc, #20]	@ (8005670 <SystemInit+0x20>)
 800565c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005660:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005664:	bf00      	nop
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	e000ed00 	.word	0xe000ed00

08005674 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7fa fe1f 	bl	80002c0 <strlen>
 8005682:	4603      	mov	r3, r0
 8005684:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8005686:	89fb      	ldrh	r3, [r7, #14]
 8005688:	4619      	mov	r1, r3
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f012 fbaa 	bl	8017de4 <CDC_Transmit_FS>
}
 8005690:	bf00      	nop
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8005698:	b580      	push	{r7, lr}
 800569a:	b0a2      	sub	sp, #136	@ 0x88
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80056a0:	f107 0008 	add.w	r0, r7, #8
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a06      	ldr	r2, [pc, #24]	@ (80056c0 <usb_serial_println+0x28>)
 80056a8:	2180      	movs	r1, #128	@ 0x80
 80056aa:	f013 fcff 	bl	80190ac <sniprintf>
	usb_serial_print(buffer);
 80056ae:	f107 0308 	add.w	r3, r7, #8
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7ff ffde 	bl	8005674 <usb_serial_print>
}
 80056b8:	bf00      	nop
 80056ba:	3788      	adds	r7, #136	@ 0x88
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	0801b770 	.word	0x0801b770

080056c4 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80056ce:	79fb      	ldrb	r3, [r7, #7]
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	d813      	bhi.n	80056fc <get_function_code+0x38>
 80056d4:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <get_function_code+0x18>)
 80056d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056da:	bf00      	nop
 80056dc:	080056ed 	.word	0x080056ed
 80056e0:	080056f1 	.word	0x080056f1
 80056e4:	080056f5 	.word	0x080056f5
 80056e8:	080056f9 	.word	0x080056f9
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e006      	b.n	80056fe <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80056f0:	2302      	movs	r3, #2
 80056f2:	e004      	b.n	80056fe <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e002      	b.n	80056fe <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 80056f8:	2304      	movs	r3, #4
 80056fa:	e000      	b.n	80056fe <get_function_code+0x3a>
		default: return 0x00;
 80056fc:	2300      	movs	r3, #0
	}
}
 80056fe:	4618      	mov	r0, r3
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop

0800570c <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8005718:	4b36      	ldr	r3, [pc, #216]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	f083 0301 	eor.w	r3, r3, #1
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d15a      	bne.n	80057dc <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8005726:	887b      	ldrh	r3, [r7, #2]
 8005728:	2b04      	cmp	r3, #4
 800572a:	d959      	bls.n	80057e0 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	785b      	ldrb	r3, [r3, #1]
 8005736:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8005738:	4b2e      	ldr	r3, [pc, #184]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 800573a:	785b      	ldrb	r3, [r3, #1]
 800573c:	7bfa      	ldrb	r2, [r7, #15]
 800573e:	429a      	cmp	r2, r3
 8005740:	d150      	bne.n	80057e4 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8005742:	887b      	ldrh	r3, [r7, #2]
 8005744:	3b01      	subs	r3, #1
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	4413      	add	r3, r2
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	b21b      	sxth	r3, r3
 800574e:	021b      	lsls	r3, r3, #8
 8005750:	b21a      	sxth	r2, r3
 8005752:	887b      	ldrh	r3, [r7, #2]
 8005754:	3b02      	subs	r3, #2
 8005756:	6879      	ldr	r1, [r7, #4]
 8005758:	440b      	add	r3, r1
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	b21b      	sxth	r3, r3
 800575e:	4313      	orrs	r3, r2
 8005760:	b21b      	sxth	r3, r3
 8005762:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005764:	887b      	ldrh	r3, [r7, #2]
 8005766:	3b02      	subs	r3, #2
 8005768:	b29b      	uxth	r3, r3
 800576a:	4619      	mov	r1, r3
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fe93 	bl	8006498 <modbus_crc16>
 8005772:	4603      	mov	r3, r0
 8005774:	461a      	mov	r2, r3
 8005776:	89bb      	ldrh	r3, [r7, #12]
 8005778:	4293      	cmp	r3, r2
 800577a:	d135      	bne.n	80057e8 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 800577c:	4b1d      	ldr	r3, [pc, #116]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 800577e:	789b      	ldrb	r3, [r3, #2]
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff ff9f 	bl	80056c4 <get_function_code>
 8005786:	4603      	mov	r3, r0
 8005788:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 800578a:	7bba      	ldrb	r2, [r7, #14]
 800578c:	7afb      	ldrb	r3, [r7, #11]
 800578e:	429a      	cmp	r2, r3
 8005790:	d12c      	bne.n	80057ec <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8005792:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d103      	bne.n	80057a2 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 800579a:	4b16      	ldr	r3, [pc, #88]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 800579c:	2200      	movs	r2, #0
 800579e:	701a      	strb	r2, [r3, #0]
		return;
 80057a0:	e025      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 80057a2:	887b      	ldrh	r3, [r7, #2]
 80057a4:	2b04      	cmp	r3, #4
 80057a6:	d915      	bls.n	80057d4 <modbus_master_handle_frame+0xc8>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3302      	adds	r3, #2
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d910      	bls.n	80057d4 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	3303      	adds	r3, #3
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	b21b      	sxth	r3, r3
 80057ba:	021b      	lsls	r3, r3, #8
 80057bc:	b21a      	sxth	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3304      	adds	r3, #4
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	b21b      	sxth	r3, r3
 80057c6:	4313      	orrs	r3, r2
 80057c8:	b21b      	sxth	r3, r3
 80057ca:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 80057cc:	4b09      	ldr	r3, [pc, #36]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	893a      	ldrh	r2, [r7, #8]
 80057d2:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 80057d4:	4b07      	ldr	r3, [pc, #28]	@ (80057f4 <modbus_master_handle_frame+0xe8>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	701a      	strb	r2, [r3, #0]
 80057da:	e008      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80057dc:	bf00      	nop
 80057de:	e006      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80057e0:	bf00      	nop
 80057e2:	e004      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80057e4:	bf00      	nop
 80057e6:	e002      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80057e8:	bf00      	nop
 80057ea:	e000      	b.n	80057ee <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 80057ec:	bf00      	nop
}
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	200013ac 	.word	0x200013ac

080057f8 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	4603      	mov	r3, r0
 8005802:	71fb      	strb	r3, [r7, #7]
 8005804:	460b      	mov	r3, r1
 8005806:	71bb      	strb	r3, [r7, #6]
 8005808:	4613      	mov	r3, r2
 800580a:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 800580c:	4b1d      	ldr	r3, [pc, #116]	@ (8005884 <modbus_master_request_read+0x8c>)
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <modbus_master_request_read+0x20>
 8005814:	2300      	movs	r3, #0
 8005816:	e030      	b.n	800587a <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8005818:	79bb      	ldrb	r3, [r7, #6]
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff ff52 	bl	80056c4 <get_function_code>
 8005820:	4603      	mov	r3, r0
 8005822:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8005824:	79fb      	ldrb	r3, [r7, #7]
 8005826:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8005828:	7dfb      	ldrb	r3, [r7, #23]
 800582a:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 800582c:	88bb      	ldrh	r3, [r7, #4]
 800582e:	0a1b      	lsrs	r3, r3, #8
 8005830:	b29b      	uxth	r3, r3
 8005832:	b2db      	uxtb	r3, r3
 8005834:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8005836:	88bb      	ldrh	r3, [r7, #4]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 800583c:	2300      	movs	r3, #0
 800583e:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005840:	2301      	movs	r3, #1
 8005842:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005844:	f107 030c 	add.w	r3, r7, #12
 8005848:	2108      	movs	r1, #8
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fe62 	bl	8006514 <modbus_send_response>

	current_request.active = true;
 8005850:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <modbus_master_request_read+0x8c>)
 8005852:	2201      	movs	r2, #1
 8005854:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005856:	4a0b      	ldr	r2, [pc, #44]	@ (8005884 <modbus_master_request_read+0x8c>)
 8005858:	79fb      	ldrb	r3, [r7, #7]
 800585a:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 800585c:	4a09      	ldr	r2, [pc, #36]	@ (8005884 <modbus_master_request_read+0x8c>)
 800585e:	79bb      	ldrb	r3, [r7, #6]
 8005860:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8005862:	4a08      	ldr	r2, [pc, #32]	@ (8005884 <modbus_master_request_read+0x8c>)
 8005864:	88bb      	ldrh	r3, [r7, #4]
 8005866:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005868:	4a06      	ldr	r2, [pc, #24]	@ (8005884 <modbus_master_request_read+0x8c>)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 800586e:	f000 fea7 	bl	80065c0 <get_ms>
 8005872:	4603      	mov	r3, r0
 8005874:	4a03      	ldr	r2, [pc, #12]	@ (8005884 <modbus_master_request_read+0x8c>)
 8005876:	6093      	str	r3, [r2, #8]

	return true;
 8005878:	2301      	movs	r3, #1
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	200013ac 	.word	0x200013ac

08005888 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 800588e:	f000 fe97 	bl	80065c0 <get_ms>
 8005892:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8005894:	4b08      	ldr	r3, [pc, #32]	@ (80058b8 <modbus_master_poll_timeout+0x30>)
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d008      	beq.n	80058ae <modbus_master_poll_timeout+0x26>
 800589c:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <modbus_master_poll_timeout+0x30>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	2bc8      	cmp	r3, #200	@ 0xc8
 80058a6:	d902      	bls.n	80058ae <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80058a8:	4b03      	ldr	r3, [pc, #12]	@ (80058b8 <modbus_master_poll_timeout+0x30>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
	}
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	200013ac 	.word	0x200013ac

080058bc <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0
	return current_request.active;
 80058c0:	4b03      	ldr	r3, [pc, #12]	@ (80058d0 <modbus_master_is_busy+0x14>)
 80058c2:	781b      	ldrb	r3, [r3, #0]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	200013ac 	.word	0x200013ac

080058d4 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	4603      	mov	r3, r0
 80058dc:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80058de:	4a04      	ldr	r2, [pc, #16]	@ (80058f0 <modbus_Setup+0x1c>)
 80058e0:	79fb      	ldrb	r3, [r7, #7]
 80058e2:	7013      	strb	r3, [r2, #0]
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr
 80058f0:	200013bc 	.word	0x200013bc

080058f4 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b0e0      	sub	sp, #384	@ 0x180
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058fe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005902:	6018      	str	r0, [r3, #0]
 8005904:	460a      	mov	r2, r1
 8005906:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800590a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800590e:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8005910:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005914:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	2b05      	cmp	r3, #5
 800591c:	f240 85a5 	bls.w	800646a <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8005920:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005924:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8005930:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005934:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005940:	4bcb      	ldr	r3, [pc, #812]	@ (8005c70 <modbus_slave_handle_frame+0x37c>)
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005948:	429a      	cmp	r2, r3
 800594a:	f040 8590 	bne.w	800646e <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800594e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005952:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005956:	881b      	ldrh	r3, [r3, #0]
 8005958:	3b01      	subs	r3, #1
 800595a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800595e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005962:	6812      	ldr	r2, [r2, #0]
 8005964:	4413      	add	r3, r2
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	b21b      	sxth	r3, r3
 800596a:	021b      	lsls	r3, r3, #8
 800596c:	b21a      	sxth	r2, r3
 800596e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005972:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	3b02      	subs	r3, #2
 800597a:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800597e:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005982:	6809      	ldr	r1, [r1, #0]
 8005984:	440b      	add	r3, r1
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	b21b      	sxth	r3, r3
 800598a:	4313      	orrs	r3, r2
 800598c:	b21b      	sxth	r3, r3
 800598e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8005992:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005996:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800599a:	881b      	ldrh	r3, [r3, #0]
 800599c:	3b02      	subs	r3, #2
 800599e:	b29a      	uxth	r2, r3
 80059a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059a8:	4611      	mov	r1, r2
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	f000 fd74 	bl	8006498 <modbus_crc16>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80059b6:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80059ba:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80059be:	429a      	cmp	r2, r3
 80059c0:	f040 8557 	bne.w	8006472 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80059c4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80059c8:	3b01      	subs	r3, #1
 80059ca:	2b0f      	cmp	r3, #15
 80059cc:	f200 853f 	bhi.w	800644e <modbus_slave_handle_frame+0xb5a>
 80059d0:	a201      	add	r2, pc, #4	@ (adr r2, 80059d8 <modbus_slave_handle_frame+0xe4>)
 80059d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d6:	bf00      	nop
 80059d8:	08005a19 	.word	0x08005a19
 80059dc:	08005bc1 	.word	0x08005bc1
 80059e0:	08005d75 	.word	0x08005d75
 80059e4:	08005edf 	.word	0x08005edf
 80059e8:	08006055 	.word	0x08006055
 80059ec:	08006101 	.word	0x08006101
 80059f0:	0800644f 	.word	0x0800644f
 80059f4:	0800644f 	.word	0x0800644f
 80059f8:	0800644f 	.word	0x0800644f
 80059fc:	0800644f 	.word	0x0800644f
 8005a00:	0800644f 	.word	0x0800644f
 8005a04:	0800644f 	.word	0x0800644f
 8005a08:	0800644f 	.word	0x0800644f
 8005a0c:	0800644f 	.word	0x0800644f
 8005a10:	08006199 	.word	0x08006199
 8005a14:	0800630d 	.word	0x0800630d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005a18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3302      	adds	r3, #2
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	b21b      	sxth	r3, r3
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	b21a      	sxth	r2, r3
 8005a2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3303      	adds	r3, #3
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	b21b      	sxth	r3, r3
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	b21b      	sxth	r3, r3
 8005a40:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005a44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3304      	adds	r3, #4
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	b21b      	sxth	r3, r3
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	b21a      	sxth	r2, r3
 8005a58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3305      	adds	r3, #5
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	b21b      	sxth	r3, r3
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	b21b      	sxth	r3, r3
 8005a6c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005a70:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d003      	beq.n	8005a80 <modbus_slave_handle_frame+0x18c>
 8005a78:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005a7c:	2b20      	cmp	r3, #32
 8005a7e:	d909      	bls.n	8005a94 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a80:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a84:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a88:	2203      	movs	r2, #3
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 fd6c 	bl	8006568 <modbus_send_exception>
				return;
 8005a90:	f000 bcf0 	b.w	8006474 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8005a94:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8005a98:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005a9c:	4413      	add	r3, r2
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005aa6:	4b73      	ldr	r3, [pc, #460]	@ (8005c74 <modbus_slave_handle_frame+0x380>)
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d309      	bcc.n	8005ac6 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ab2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ab6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005aba:	2202      	movs	r2, #2
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fd53 	bl	8006568 <modbus_send_exception>
				return;
 8005ac2:	f000 bcd7 	b.w	8006474 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005ac6:	4b6a      	ldr	r3, [pc, #424]	@ (8005c70 <modbus_slave_handle_frame+0x37c>)
 8005ac8:	781a      	ldrb	r2, [r3, #0]
 8005aca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ace:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ad2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005ad4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ad8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005adc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005ae0:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8005ae2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005ae6:	3307      	adds	r3, #7
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	da00      	bge.n	8005aee <modbus_slave_handle_frame+0x1fa>
 8005aec:	3307      	adds	r3, #7
 8005aee:	10db      	asrs	r3, r3, #3
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005af6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005afa:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005afc:	2303      	movs	r3, #3
 8005afe:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005b02:	2300      	movs	r3, #0
 8005b04:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005b14:	e044      	b.n	8005ba0 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8005b16:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fd f8f0 	bl	8002d00 <io_coil_read>
 8005b20:	4603      	mov	r3, r0
 8005b22:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8005b26:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d10b      	bne.n	8005b46 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005b2e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b32:	2201      	movs	r2, #1
 8005b34:	fa02 f303 	lsl.w	r3, r2, r3
 8005b38:	b25a      	sxtb	r2, r3
 8005b3a:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	b25b      	sxtb	r3, r3
 8005b42:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005b46:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005b50:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	d006      	beq.n	8005b66 <modbus_slave_handle_frame+0x272>
 8005b58:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d112      	bne.n	8005b8c <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005b66:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005b6a:	1c5a      	adds	r2, r3, #1
 8005b6c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005b70:	4619      	mov	r1, r3
 8005b72:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b76:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b7a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005b7e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005b8c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005b90:	3301      	adds	r3, #1
 8005b92:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8005b96:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005ba0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005ba4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	dbb4      	blt.n	8005b16 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8005bac:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8005bb0:	f107 030c 	add.w	r3, r7, #12
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fcac 	bl	8006514 <modbus_send_response>
 8005bbc:	f000 bc5a 	b.w	8006474 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005bc0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bc4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	3302      	adds	r3, #2
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	b21b      	sxth	r3, r3
 8005bd0:	021b      	lsls	r3, r3, #8
 8005bd2:	b21a      	sxth	r2, r3
 8005bd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3303      	adds	r3, #3
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	b21b      	sxth	r3, r3
 8005be4:	4313      	orrs	r3, r2
 8005be6:	b21b      	sxth	r3, r3
 8005be8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8005bec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bf0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	b21b      	sxth	r3, r3
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	b21a      	sxth	r2, r3
 8005c00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3305      	adds	r3, #5
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	b21b      	sxth	r3, r3
 8005c10:	4313      	orrs	r3, r2
 8005c12:	b21b      	sxth	r3, r3
 8005c14:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005c18:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <modbus_slave_handle_frame+0x334>
 8005c20:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c24:	2b04      	cmp	r3, #4
 8005c26:	d909      	bls.n	8005c3c <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c28:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c2c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c30:	2203      	movs	r2, #3
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fc98 	bl	8006568 <modbus_send_exception>
				return;
 8005c38:	f000 bc1c 	b.w	8006474 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005c3c:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005c40:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c44:	4413      	add	r3, r2
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c78 <modbus_slave_handle_frame+0x384>)
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d310      	bcc.n	8005c7c <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005c5a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c5e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c62:	2202      	movs	r2, #2
 8005c64:	4618      	mov	r0, r3
 8005c66:	f000 fc7f 	bl	8006568 <modbus_send_exception>
				return;
 8005c6a:	f000 bc03 	b.w	8006474 <modbus_slave_handle_frame+0xb80>
 8005c6e:	bf00      	nop
 8005c70:	200013bc 	.word	0x200013bc
 8005c74:	20000c28 	.word	0x20000c28
 8005c78:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005c7c:	4bc3      	ldr	r3, [pc, #780]	@ (8005f8c <modbus_slave_handle_frame+0x698>)
 8005c7e:	781a      	ldrb	r2, [r3, #0]
 8005c80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c84:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c88:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005c8a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c8e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c92:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005c96:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005c98:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c9c:	3307      	adds	r3, #7
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	da00      	bge.n	8005ca4 <modbus_slave_handle_frame+0x3b0>
 8005ca2:	3307      	adds	r3, #7
 8005ca4:	10db      	asrs	r3, r3, #3
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005cb0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005cca:	e044      	b.n	8005d56 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005ccc:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fd f8d5 	bl	8002e80 <io_discrete_in_read>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005cdc:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d10b      	bne.n	8005cfc <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005ce4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005ce8:	2201      	movs	r2, #1
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	b25a      	sxtb	r2, r3
 8005cf0:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	b25b      	sxtb	r3, r3
 8005cf8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005cfc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005d00:	3301      	adds	r3, #1
 8005d02:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005d06:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005d0a:	2b08      	cmp	r3, #8
 8005d0c:	d006      	beq.n	8005d1c <modbus_slave_handle_frame+0x428>
 8005d0e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d12:	3b01      	subs	r3, #1
 8005d14:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d112      	bne.n	8005d42 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005d1c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005d20:	1c5a      	adds	r2, r3, #1
 8005d22:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005d26:	4619      	mov	r1, r3
 8005d28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d2c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d30:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005d34:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005d36:	2300      	movs	r3, #0
 8005d38:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005d42:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005d46:	3301      	adds	r3, #1
 8005d48:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005d4c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d50:	3301      	adds	r3, #1
 8005d52:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005d56:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d5a:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	dbb4      	blt.n	8005ccc <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005d62:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005d66:	f107 030c 	add.w	r3, r7, #12
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 fbd1 	bl	8006514 <modbus_send_response>
 8005d72:	e37f      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005d74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3302      	adds	r3, #2
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	b21b      	sxth	r3, r3
 8005d84:	021b      	lsls	r3, r3, #8
 8005d86:	b21a      	sxth	r2, r3
 8005d88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3303      	adds	r3, #3
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	b21b      	sxth	r3, r3
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	b21b      	sxth	r3, r3
 8005d9c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005da0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005da4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3304      	adds	r3, #4
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	b21b      	sxth	r3, r3
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	b21a      	sxth	r2, r3
 8005db4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005db8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3305      	adds	r3, #5
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	b21b      	sxth	r3, r3
 8005dc8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005dcc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <modbus_slave_handle_frame+0x4ec>
 8005dd4:	4b6e      	ldr	r3, [pc, #440]	@ (8005f90 <modbus_slave_handle_frame+0x69c>)
 8005dd6:	881b      	ldrh	r3, [r3, #0]
 8005dd8:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d908      	bls.n	8005df2 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005de0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005de4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005de8:	2203      	movs	r2, #3
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 fbbc 	bl	8006568 <modbus_send_exception>
				return;
 8005df0:	e340      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005df2:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005df6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005dfa:	4413      	add	r3, r2
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005e04:	4b62      	ldr	r3, [pc, #392]	@ (8005f90 <modbus_slave_handle_frame+0x69c>)
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d308      	bcc.n	8005e22 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005e10:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005e14:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005e18:	2202      	movs	r2, #2
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 fba4 	bl	8006568 <modbus_send_exception>
				return;
 8005e20:	e328      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005e22:	4b5a      	ldr	r3, [pc, #360]	@ (8005f8c <modbus_slave_handle_frame+0x698>)
 8005e24:	781a      	ldrb	r2, [r3, #0]
 8005e26:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e2a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e2e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005e30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e34:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e38:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005e3c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005e3e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e4c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e50:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005e52:	2303      	movs	r3, #3
 8005e54:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005e5e:	e02f      	b.n	8005ec0 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005e60:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7fd fa53 	bl	8003310 <io_holding_reg_read>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005e70:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005e74:	0a1b      	lsrs	r3, r3, #8
 8005e76:	b299      	uxth	r1, r3
 8005e78:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005e7c:	1c5a      	adds	r2, r3, #1
 8005e7e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005e82:	461a      	mov	r2, r3
 8005e84:	b2c9      	uxtb	r1, r1
 8005e86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e8e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005e90:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005ea0:	b2d9      	uxtb	r1, r3
 8005ea2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ea6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005eaa:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005eac:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005eb6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005eba:	3301      	adds	r3, #1
 8005ebc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005ec0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005ec4:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	dbc9      	blt.n	8005e60 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005ecc:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005ed0:	f107 030c 	add.w	r3, r7, #12
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fb1c 	bl	8006514 <modbus_send_response>
 8005edc:	e2ca      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ede:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ee2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	3302      	adds	r3, #2
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	b21b      	sxth	r3, r3
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	b21a      	sxth	r2, r3
 8005ef2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ef6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3303      	adds	r3, #3
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b21b      	sxth	r3, r3
 8005f02:	4313      	orrs	r3, r2
 8005f04:	b21b      	sxth	r3, r3
 8005f06:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005f0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f0e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3304      	adds	r3, #4
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	b21b      	sxth	r3, r3
 8005f1a:	021b      	lsls	r3, r3, #8
 8005f1c:	b21a      	sxth	r2, r3
 8005f1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f22:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3305      	adds	r3, #5
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	b21b      	sxth	r3, r3
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	b21b      	sxth	r3, r3
 8005f32:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005f36:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d005      	beq.n	8005f4a <modbus_slave_handle_frame+0x656>
 8005f3e:	4b15      	ldr	r3, [pc, #84]	@ (8005f94 <modbus_slave_handle_frame+0x6a0>)
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d908      	bls.n	8005f5c <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f4a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f4e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f52:	2203      	movs	r2, #3
 8005f54:	4618      	mov	r0, r3
 8005f56:	f000 fb07 	bl	8006568 <modbus_send_exception>
				return;
 8005f5a:	e28b      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005f5c:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005f60:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005f64:	4413      	add	r3, r2
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005f6e:	4b09      	ldr	r3, [pc, #36]	@ (8005f94 <modbus_slave_handle_frame+0x6a0>)
 8005f70:	881b      	ldrh	r3, [r3, #0]
 8005f72:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d30e      	bcc.n	8005f98 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005f7a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f7e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f82:	2202      	movs	r2, #2
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 faef 	bl	8006568 <modbus_send_exception>
				return;
 8005f8a:	e273      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
 8005f8c:	200013bc 	.word	0x200013bc
 8005f90:	20000dd8 	.word	0x20000dd8
 8005f94:	20000f5c 	.word	0x20000f5c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005f98:	4bb2      	ldr	r3, [pc, #712]	@ (8006264 <modbus_slave_handle_frame+0x970>)
 8005f9a:	781a      	ldrb	r2, [r3, #0]
 8005f9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fa0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fa4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005fa6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005faa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fae:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005fb2:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005fb4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fc2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fc6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005fc8:	2303      	movs	r3, #3
 8005fca:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005fce:	2300      	movs	r3, #0
 8005fd0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005fd4:	e02f      	b.n	8006036 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005fd6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fd fca6 	bl	800392c <io_input_reg_read>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005fe6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005fea:	0a1b      	lsrs	r3, r3, #8
 8005fec:	b299      	uxth	r1, r3
 8005fee:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005ff2:	1c5a      	adds	r2, r3, #1
 8005ff4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	b2c9      	uxtb	r1, r1
 8005ffc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006000:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006004:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8006006:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800600a:	1c5a      	adds	r2, r3, #1
 800600c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8006010:	461a      	mov	r2, r3
 8006012:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006016:	b2d9      	uxtb	r1, r3
 8006018:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800601c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006020:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8006022:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8006026:	3301      	adds	r3, #1
 8006028:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800602c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8006030:	3301      	adds	r3, #1
 8006032:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006036:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800603a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800603e:	429a      	cmp	r2, r3
 8006040:	dbc9      	blt.n	8005fd6 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8006042:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8006046:	f107 030c 	add.w	r3, r7, #12
 800604a:	4611      	mov	r1, r2
 800604c:	4618      	mov	r0, r3
 800604e:	f000 fa61 	bl	8006514 <modbus_send_response>
 8006052:	e20f      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8006054:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006058:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3302      	adds	r3, #2
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	b21b      	sxth	r3, r3
 8006064:	021b      	lsls	r3, r3, #8
 8006066:	b21a      	sxth	r2, r3
 8006068:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800606c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3303      	adds	r3, #3
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	b21b      	sxth	r3, r3
 8006078:	4313      	orrs	r3, r2
 800607a:	b21b      	sxth	r3, r3
 800607c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8006080:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006084:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3304      	adds	r3, #4
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	b21b      	sxth	r3, r3
 8006090:	021b      	lsls	r3, r3, #8
 8006092:	b21a      	sxth	r2, r3
 8006094:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006098:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3305      	adds	r3, #5
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	b21b      	sxth	r3, r3
 80060a4:	4313      	orrs	r3, r2
 80060a6:	b21b      	sxth	r3, r3
 80060a8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80060ac:	4b6e      	ldr	r3, [pc, #440]	@ (8006268 <modbus_slave_handle_frame+0x974>)
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d308      	bcc.n	80060ca <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80060b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80060bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80060c0:	2202      	movs	r2, #2
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 fa50 	bl	8006568 <modbus_send_exception>
				return;
 80060c8:	e1d4      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80060ca:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80060ce:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80060d2:	bf0c      	ite	eq
 80060d4:	2301      	moveq	r3, #1
 80060d6:	2300      	movne	r3, #0
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80060de:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80060e2:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80060e6:	4611      	mov	r1, r2
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fc fe29 	bl	8002d40 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80060ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060f2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80060f6:	2106      	movs	r1, #6
 80060f8:	6818      	ldr	r0, [r3, #0]
 80060fa:	f000 fa0b 	bl	8006514 <modbus_send_response>
			break;
 80060fe:	e1b9      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8006100:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006104:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3302      	adds	r3, #2
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	b21b      	sxth	r3, r3
 8006110:	021b      	lsls	r3, r3, #8
 8006112:	b21a      	sxth	r2, r3
 8006114:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006118:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3303      	adds	r3, #3
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	b21b      	sxth	r3, r3
 8006124:	4313      	orrs	r3, r2
 8006126:	b21b      	sxth	r3, r3
 8006128:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800612c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006130:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3304      	adds	r3, #4
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	b21b      	sxth	r3, r3
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	b21a      	sxth	r2, r3
 8006140:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006144:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3305      	adds	r3, #5
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	b21b      	sxth	r3, r3
 8006150:	4313      	orrs	r3, r2
 8006152:	b21b      	sxth	r3, r3
 8006154:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8006158:	4b44      	ldr	r3, [pc, #272]	@ (800626c <modbus_slave_handle_frame+0x978>)
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8006160:	429a      	cmp	r2, r3
 8006162:	d308      	bcc.n	8006176 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006164:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006168:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800616c:	2202      	movs	r2, #2
 800616e:	4618      	mov	r0, r3
 8006170:	f000 f9fa 	bl	8006568 <modbus_send_exception>
				return;
 8006174:	e17e      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006176:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800617a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800617e:	4611      	mov	r1, r2
 8006180:	4618      	mov	r0, r3
 8006182:	f7fd f8e5 	bl	8003350 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006186:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800618a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800618e:	2106      	movs	r1, #6
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	f000 f9bf 	bl	8006514 <modbus_send_response>
			break;
 8006196:	e16d      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006198:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800619c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3302      	adds	r3, #2
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	b21b      	sxth	r3, r3
 80061a8:	021b      	lsls	r3, r3, #8
 80061aa:	b21a      	sxth	r2, r3
 80061ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3303      	adds	r3, #3
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	b21b      	sxth	r3, r3
 80061bc:	4313      	orrs	r3, r2
 80061be:	b21b      	sxth	r3, r3
 80061c0:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80061c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3304      	adds	r3, #4
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	b21b      	sxth	r3, r3
 80061d4:	021b      	lsls	r3, r3, #8
 80061d6:	b21a      	sxth	r2, r3
 80061d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3305      	adds	r3, #5
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	b21b      	sxth	r3, r3
 80061e8:	4313      	orrs	r3, r2
 80061ea:	b21b      	sxth	r3, r3
 80061ec:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80061f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	799b      	ldrb	r3, [r3, #6]
 80061fc:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8006200:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006204:	3307      	adds	r3, #7
 8006206:	2b00      	cmp	r3, #0
 8006208:	da00      	bge.n	800620c <modbus_slave_handle_frame+0x918>
 800620a:	3307      	adds	r3, #7
 800620c:	10db      	asrs	r3, r3, #3
 800620e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8006212:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006216:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800621a:	4413      	add	r3, r2
 800621c:	4a12      	ldr	r2, [pc, #72]	@ (8006268 <modbus_slave_handle_frame+0x974>)
 800621e:	8812      	ldrh	r2, [r2, #0]
 8006220:	4293      	cmp	r3, r2
 8006222:	dd08      	ble.n	8006236 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006224:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006228:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800622c:	2202      	movs	r2, #2
 800622e:	4618      	mov	r0, r3
 8006230:	f000 f99a 	bl	8006568 <modbus_send_exception>
				return;
 8006234:	e11e      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8006236:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800623a:	b29b      	uxth	r3, r3
 800623c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8006240:	429a      	cmp	r2, r3
 8006242:	d008      	beq.n	8006256 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006244:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006248:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800624c:	2203      	movs	r2, #3
 800624e:	4618      	mov	r0, r3
 8006250:	f000 f98a 	bl	8006568 <modbus_send_exception>
				return;
 8006254:	e10e      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8006256:	2307      	movs	r3, #7
 8006258:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 800625c:	2300      	movs	r3, #0
 800625e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8006262:	e044      	b.n	80062ee <modbus_slave_handle_frame+0x9fa>
 8006264:	200013bc 	.word	0x200013bc
 8006268:	20000c28 	.word	0x20000c28
 800626c:	20000dd8 	.word	0x20000dd8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8006270:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006274:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006278:	4413      	add	r3, r2
 800627a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 800627e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006282:	08db      	lsrs	r3, r3, #3
 8006284:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8006288:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800628c:	f003 0307 	and.w	r3, r3, #7
 8006290:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8006294:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8006298:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800629c:	4413      	add	r3, r2
 800629e:	461a      	mov	r2, r3
 80062a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4413      	add	r3, r2
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80062b4:	fa42 f303 	asr.w	r3, r2, r3
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80062c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	bf14      	ite	ne
 80062ca:	2301      	movne	r3, #1
 80062cc:	2300      	moveq	r3, #0
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80062d4:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80062d8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80062dc:	4611      	mov	r1, r2
 80062de:	4618      	mov	r0, r3
 80062e0:	f7fc fd2e 	bl	8002d40 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80062e4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80062e8:	3301      	adds	r3, #1
 80062ea:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80062ee:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80062f2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d3ba      	bcc.n	8006270 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80062fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062fe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006302:	2106      	movs	r1, #6
 8006304:	6818      	ldr	r0, [r3, #0]
 8006306:	f000 f905 	bl	8006514 <modbus_send_response>
			break;
 800630a:	e0b3      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800630c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006310:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	3302      	adds	r3, #2
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	b21b      	sxth	r3, r3
 800631c:	021b      	lsls	r3, r3, #8
 800631e:	b21a      	sxth	r2, r3
 8006320:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006324:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3303      	adds	r3, #3
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	b21b      	sxth	r3, r3
 8006330:	4313      	orrs	r3, r2
 8006332:	b21b      	sxth	r3, r3
 8006334:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8006338:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800633c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	3304      	adds	r3, #4
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	b21b      	sxth	r3, r3
 8006348:	021b      	lsls	r3, r3, #8
 800634a:	b21a      	sxth	r2, r3
 800634c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006350:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3305      	adds	r3, #5
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	b21b      	sxth	r3, r3
 800635c:	4313      	orrs	r3, r2
 800635e:	b21b      	sxth	r3, r3
 8006360:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8006364:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006368:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	799b      	ldrb	r3, [r3, #6]
 8006370:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8006374:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8006378:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800637c:	4413      	add	r3, r2
 800637e:	4a3f      	ldr	r2, [pc, #252]	@ (800647c <modbus_slave_handle_frame+0xb88>)
 8006380:	8812      	ldrh	r2, [r2, #0]
 8006382:	4293      	cmp	r3, r2
 8006384:	dd08      	ble.n	8006398 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006386:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800638a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800638e:	2202      	movs	r2, #2
 8006390:	4618      	mov	r0, r3
 8006392:	f000 f8e9 	bl	8006568 <modbus_send_exception>
				return;
 8006396:	e06d      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8006398:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 800639c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d008      	beq.n	80063b8 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80063a6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80063aa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80063ae:	2203      	movs	r2, #3
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 f8d9 	bl	8006568 <modbus_send_exception>
				return;
 80063b6:	e05d      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80063b8:	2307      	movs	r3, #7
 80063ba:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80063be:	2300      	movs	r3, #0
 80063c0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80063c4:	e034      	b.n	8006430 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80063c6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80063d0:	4413      	add	r3, r2
 80063d2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80063d6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80063da:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80063de:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	4413      	add	r3, r2
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	b21b      	sxth	r3, r3
 80063ea:	021b      	lsls	r3, r3, #8
 80063ec:	b21a      	sxth	r2, r3
 80063ee:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80063f2:	3301      	adds	r3, #1
 80063f4:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80063f8:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80063fc:	6809      	ldr	r1, [r1, #0]
 80063fe:	440b      	add	r3, r1
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	b21b      	sxth	r3, r3
 8006404:	4313      	orrs	r3, r2
 8006406:	b21b      	sxth	r3, r3
 8006408:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800640c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8006410:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8006414:	4611      	mov	r1, r2
 8006416:	4618      	mov	r0, r3
 8006418:	f7fc ff9a 	bl	8003350 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 800641c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006420:	3302      	adds	r3, #2
 8006422:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8006426:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800642a:	3301      	adds	r3, #1
 800642c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006430:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006434:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8006438:	429a      	cmp	r2, r3
 800643a:	dbc4      	blt.n	80063c6 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800643c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006440:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006444:	2106      	movs	r1, #6
 8006446:	6818      	ldr	r0, [r3, #0]
 8006448:	f000 f864 	bl	8006514 <modbus_send_response>
			break;
 800644c:	e012      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 800644e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006452:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006456:	881a      	ldrh	r2, [r3, #0]
 8006458:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800645c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006460:	4611      	mov	r1, r2
 8006462:	6818      	ldr	r0, [r3, #0]
 8006464:	f000 f8b4 	bl	80065d0 <modbus_vendor_handle_frame>
			break;
 8006468:	e004      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 800646a:	bf00      	nop
 800646c:	e002      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 800646e:	bf00      	nop
 8006470:	e000      	b.n	8006474 <modbus_slave_handle_frame+0xb80>
		return;
 8006472:	bf00      	nop
		}
	}
}
 8006474:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	20000dd8 	.word	0x20000dd8

08006480 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0
	return slave_address;
 8006484:	4b03      	ldr	r3, [pc, #12]	@ (8006494 <modbusGetSlaveAddress+0x14>)
 8006486:	781b      	ldrb	r3, [r3, #0]
}
 8006488:	4618      	mov	r0, r3
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	200013bc 	.word	0x200013bc

08006498 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80064a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80064a8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80064aa:	2300      	movs	r3, #0
 80064ac:	81bb      	strh	r3, [r7, #12]
 80064ae:	e026      	b.n	80064fe <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80064b0:	89bb      	ldrh	r3, [r7, #12]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	4413      	add	r3, r2
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	461a      	mov	r2, r3
 80064ba:	89fb      	ldrh	r3, [r7, #14]
 80064bc:	4053      	eors	r3, r2
 80064be:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80064c0:	2300      	movs	r3, #0
 80064c2:	72fb      	strb	r3, [r7, #11]
 80064c4:	e015      	b.n	80064f2 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80064c6:	89fb      	ldrh	r3, [r7, #14]
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80064d0:	89fb      	ldrh	r3, [r7, #14]
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80064d6:	89fb      	ldrh	r3, [r7, #14]
 80064d8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80064dc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80064e0:	43db      	mvns	r3, r3
 80064e2:	81fb      	strh	r3, [r7, #14]
 80064e4:	e002      	b.n	80064ec <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80064e6:	89fb      	ldrh	r3, [r7, #14]
 80064e8:	085b      	lsrs	r3, r3, #1
 80064ea:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80064ec:	7afb      	ldrb	r3, [r7, #11]
 80064ee:	3301      	adds	r3, #1
 80064f0:	72fb      	strb	r3, [r7, #11]
 80064f2:	7afb      	ldrb	r3, [r7, #11]
 80064f4:	2b07      	cmp	r3, #7
 80064f6:	d9e6      	bls.n	80064c6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80064f8:	89bb      	ldrh	r3, [r7, #12]
 80064fa:	3301      	adds	r3, #1
 80064fc:	81bb      	strh	r3, [r7, #12]
 80064fe:	89ba      	ldrh	r2, [r7, #12]
 8006500:	887b      	ldrh	r3, [r7, #2]
 8006502:	429a      	cmp	r2, r3
 8006504:	d3d4      	bcc.n	80064b0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8006506:	89fb      	ldrh	r3, [r7, #14]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	460b      	mov	r3, r1
 800651e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8006520:	887b      	ldrh	r3, [r7, #2]
 8006522:	4619      	mov	r1, r3
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f7ff ffb7 	bl	8006498 <modbus_crc16>
 800652a:	4603      	mov	r3, r0
 800652c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800652e:	887b      	ldrh	r3, [r7, #2]
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	807a      	strh	r2, [r7, #2]
 8006534:	461a      	mov	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4413      	add	r3, r2
 800653a:	89fa      	ldrh	r2, [r7, #14]
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8006540:	89fb      	ldrh	r3, [r7, #14]
 8006542:	0a1b      	lsrs	r3, r3, #8
 8006544:	b29a      	uxth	r2, r3
 8006546:	887b      	ldrh	r3, [r7, #2]
 8006548:	1c59      	adds	r1, r3, #1
 800654a:	8079      	strh	r1, [r7, #2]
 800654c:	4619      	mov	r1, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	440b      	add	r3, r1
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8006556:	887b      	ldrh	r3, [r7, #2]
 8006558:	4619      	mov	r1, r3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f001 fa02 	bl	8007964 <RS485_Transmit>
}
 8006560:	bf00      	nop
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	71fb      	strb	r3, [r7, #7]
 8006572:	460b      	mov	r3, r1
 8006574:	71bb      	strb	r3, [r7, #6]
 8006576:	4613      	mov	r3, r2
 8006578:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 800657a:	79fb      	ldrb	r3, [r7, #7]
 800657c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 800657e:	79bb      	ldrb	r3, [r7, #6]
 8006580:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006584:	b2db      	uxtb	r3, r3
 8006586:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8006588:	797b      	ldrb	r3, [r7, #5]
 800658a:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 800658c:	f107 0308 	add.w	r3, r7, #8
 8006590:	2103      	movs	r1, #3
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff ff80 	bl	8006498 <modbus_crc16>
 8006598:	4603      	mov	r3, r0
 800659a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 800659c:	89fb      	ldrh	r3, [r7, #14]
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80065a2:	89fb      	ldrh	r3, [r7, #14]
 80065a4:	0a1b      	lsrs	r3, r3, #8
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80065ac:	f107 0308 	add.w	r3, r7, #8
 80065b0:	2105      	movs	r1, #5
 80065b2:	4618      	mov	r0, r3
 80065b4:	f001 f9d6 	bl	8007964 <RS485_Transmit>
}
 80065b8:	bf00      	nop
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <get_ms>:



uint32_t get_ms(void) {
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80065c4:	f002 fb44 	bl	8008c50 <HAL_GetTick>
 80065c8:	4603      	mov	r3, r0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b0f8      	sub	sp, #480	@ 0x1e0
 80065d4:	af02      	add	r7, sp, #8
 80065d6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065de:	6018      	str	r0, [r3, #0]
 80065e0:	460a      	mov	r2, r1
 80065e2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065e6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80065ea:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80065ec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065f0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	785b      	ldrb	r3, [r3, #1]
 80065f8:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 80065fc:	f7ff ff40 	bl	8006480 <modbusGetSlaveAddress>
 8006600:	4603      	mov	r3, r0
 8006602:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 8006606:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 800660a:	3b65      	subs	r3, #101	@ 0x65
 800660c:	2b0e      	cmp	r3, #14
 800660e:	f201 812a 	bhi.w	8007866 <modbus_vendor_handle_frame+0x1296>
 8006612:	a201      	add	r2, pc, #4	@ (adr r2, 8006618 <modbus_vendor_handle_frame+0x48>)
 8006614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006618:	08006655 	.word	0x08006655
 800661c:	080069df 	.word	0x080069df
 8006620:	08006a4d 	.word	0x08006a4d
 8006624:	08006c9f 	.word	0x08006c9f
 8006628:	08006d5f 	.word	0x08006d5f
 800662c:	08006e2d 	.word	0x08006e2d
 8006630:	08006fb7 	.word	0x08006fb7
 8006634:	080070f3 	.word	0x080070f3
 8006638:	080071f5 	.word	0x080071f5
 800663c:	080072a1 	.word	0x080072a1
 8006640:	08007399 	.word	0x08007399
 8006644:	0800749b 	.word	0x0800749b
 8006648:	0800759d 	.word	0x0800759d
 800664c:	080076bb 	.word	0x080076bb
 8006650:	080077bd 	.word	0x080077bd
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8006654:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006658:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800665c:	881b      	ldrh	r3, [r3, #0]
 800665e:	2b16      	cmp	r3, #22
 8006660:	d009      	beq.n	8006676 <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006662:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006666:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800666a:	2203      	movs	r2, #3
 800666c:	4618      	mov	r0, r3
 800666e:	f7ff ff7b 	bl	8006568 <modbus_send_exception>
				return;
 8006672:	f001 b901 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8006676:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800667a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	789b      	ldrb	r3, [r3, #2]
 8006682:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8006686:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800668a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	3303      	adds	r3, #3
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	b21b      	sxth	r3, r3
 8006696:	021b      	lsls	r3, r3, #8
 8006698:	b21a      	sxth	r2, r3
 800669a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800669e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3304      	adds	r3, #4
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	b21b      	sxth	r3, r3
 80066aa:	4313      	orrs	r3, r2
 80066ac:	b21b      	sxth	r3, r3
 80066ae:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 80066b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	795b      	ldrb	r3, [r3, #5]
 80066be:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80066c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3306      	adds	r3, #6
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	b21b      	sxth	r3, r3
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	b21a      	sxth	r2, r3
 80066d6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3307      	adds	r3, #7
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	b21b      	sxth	r3, r3
 80066e6:	4313      	orrs	r3, r2
 80066e8:	b21b      	sxth	r3, r3
 80066ea:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 80066ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066f2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	7a1b      	ldrb	r3, [r3, #8]
 80066fa:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80066fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006702:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3309      	adds	r3, #9
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	b21b      	sxth	r3, r3
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	b21a      	sxth	r2, r3
 8006712:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006716:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	330a      	adds	r3, #10
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	b21b      	sxth	r3, r3
 8006722:	4313      	orrs	r3, r2
 8006724:	b21b      	sxth	r3, r3
 8006726:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 800672a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800672e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	7adb      	ldrb	r3, [r3, #11]
 8006736:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 800673a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800673e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	330c      	adds	r3, #12
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	b21b      	sxth	r3, r3
 800674a:	021b      	lsls	r3, r3, #8
 800674c:	b21a      	sxth	r2, r3
 800674e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006752:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	330d      	adds	r3, #13
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	b21b      	sxth	r3, r3
 800675e:	4313      	orrs	r3, r2
 8006760:	b21b      	sxth	r3, r3
 8006762:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8006766:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800676a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	7b9b      	ldrb	r3, [r3, #14]
 8006772:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8006776:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800677a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	7bdb      	ldrb	r3, [r3, #15]
 8006782:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8006786:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800678a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3310      	adds	r3, #16
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	b21b      	sxth	r3, r3
 8006796:	021b      	lsls	r3, r3, #8
 8006798:	b21a      	sxth	r2, r3
 800679a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800679e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3311      	adds	r3, #17
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	b21b      	sxth	r3, r3
 80067aa:	4313      	orrs	r3, r2
 80067ac:	b21b      	sxth	r3, r3
 80067ae:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80067b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3312      	adds	r3, #18
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	b21b      	sxth	r3, r3
 80067c2:	021b      	lsls	r3, r3, #8
 80067c4:	b21a      	sxth	r2, r3
 80067c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3313      	adds	r3, #19
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	b21b      	sxth	r3, r3
 80067d6:	4313      	orrs	r3, r2
 80067d8:	b21b      	sxth	r3, r3
 80067da:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80067de:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00b      	beq.n	80067fe <modbus_vendor_handle_frame+0x22e>
 80067e6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80067ea:	2b06      	cmp	r3, #6
 80067ec:	d807      	bhi.n	80067fe <modbus_vendor_handle_frame+0x22e>
 80067ee:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <modbus_vendor_handle_frame+0x22e>
 80067f6:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80067fa:	2b06      	cmp	r3, #6
 80067fc:	d909      	bls.n	8006812 <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067fe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006802:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006806:	2203      	movs	r2, #3
 8006808:	4618      	mov	r0, r3
 800680a:	f7ff fead 	bl	8006568 <modbus_send_exception>
				return;
 800680e:	f001 b833 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8006812:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006816:	2b01      	cmp	r3, #1
 8006818:	d011      	beq.n	800683e <modbus_vendor_handle_frame+0x26e>
 800681a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <modbus_vendor_handle_frame+0x25a>
 8006822:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006826:	2b06      	cmp	r3, #6
 8006828:	d909      	bls.n	800683e <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800682a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800682e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006832:	2203      	movs	r2, #3
 8006834:	4618      	mov	r0, r3
 8006836:	f7ff fe97 	bl	8006568 <modbus_send_exception>
				return;
 800683a:	f001 b81d 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 800683e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <modbus_vendor_handle_frame+0x27e>
 8006846:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800684a:	2b06      	cmp	r3, #6
 800684c:	d909      	bls.n	8006862 <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800684e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006852:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006856:	2203      	movs	r2, #3
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff fe85 	bl	8006568 <modbus_send_exception>
				return;
 800685e:	f001 b80b 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8006862:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006866:	2b01      	cmp	r3, #1
 8006868:	d011      	beq.n	800688e <modbus_vendor_handle_frame+0x2be>
 800686a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800686e:	2b00      	cmp	r3, #0
 8006870:	d003      	beq.n	800687a <modbus_vendor_handle_frame+0x2aa>
 8006872:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006876:	2b06      	cmp	r3, #6
 8006878:	d909      	bls.n	800688e <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800687a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800687e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006882:	2203      	movs	r2, #3
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fe6f 	bl	8006568 <modbus_send_exception>
				return;
 800688a:	f000 bff5 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800688e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006892:	2b00      	cmp	r3, #0
 8006894:	d003      	beq.n	800689e <modbus_vendor_handle_frame+0x2ce>
 8006896:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800689a:	2b03      	cmp	r3, #3
 800689c:	d909      	bls.n	80068b2 <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800689e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80068a2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80068a6:	2203      	movs	r2, #3
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff fe5d 	bl	8006568 <modbus_send_exception>
				return;
 80068ae:	f000 bfe3 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80068b2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80068b6:	3b01      	subs	r3, #1
 80068b8:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 80068bc:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80068c0:	3b01      	subs	r3, #1
 80068c2:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 80068c6:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80068ca:	3b01      	subs	r3, #1
 80068cc:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 80068d0:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068d4:	3b01      	subs	r3, #1
 80068d6:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 80068da:	2300      	movs	r3, #0
 80068dc:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 80068e6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d009      	beq.n	8006902 <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 80068ee:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80068f2:	3b01      	subs	r3, #1
 80068f4:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 80068f8:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80068fc:	3b01      	subs	r3, #1
 80068fe:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 8006902:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 8006906:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800690a:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 800690e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8006912:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8006916:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800691a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800691e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8006922:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 8006926:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800692a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800692e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8006932:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 8006936:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800693a:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 800693e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8006942:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8006946:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800694a:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 800694e:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006952:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8006956:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800695a:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 800695e:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006962:	2301      	movs	r3, #1
 8006964:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 8006968:	466b      	mov	r3, sp
 800696a:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 800696e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006972:	6018      	str	r0, [r3, #0]
 8006974:	3304      	adds	r3, #4
 8006976:	8019      	strh	r1, [r3, #0]
 8006978:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800697c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800697e:	f7fa fc45 	bl	800120c <automation_add_rule>
 8006982:	4603      	mov	r3, r0
 8006984:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 8006988:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800698c:	f083 0301 	eor.w	r3, r3, #1
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d002      	beq.n	800699c <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8006996:	2300      	movs	r3, #0
 8006998:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800699c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069a0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069a4:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80069a8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80069aa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069b2:	2265      	movs	r2, #101	@ 0x65
 80069b4:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80069b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069be:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 80069c2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80069c4:	2303      	movs	r3, #3
 80069c6:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80069ca:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80069ce:	f107 030c 	add.w	r3, r7, #12
 80069d2:	4611      	mov	r1, r2
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff fd9d 	bl	8006514 <modbus_send_response>
 80069da:	f000 bf4d 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80069de:	f7fa fc55 	bl	800128c <automation_get_rule_count>
 80069e2:	4603      	mov	r3, r0
 80069e4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80069e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069f0:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80069f4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80069f6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069fa:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069fe:	2265      	movs	r2, #101	@ 0x65
 8006a00:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8006a02:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a06:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006a0e:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006a12:	0a1b      	lsrs	r3, r3, #8
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a1c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a20:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8006a22:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a2c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a30:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006a32:	2305      	movs	r3, #5
 8006a34:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006a38:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006a3c:	f107 030c 	add.w	r3, r7, #12
 8006a40:	4611      	mov	r1, r2
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff fd66 	bl	8006514 <modbus_send_response>
			break;
 8006a48:	f000 bf16 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006a4c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a50:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006a54:	881b      	ldrh	r3, [r3, #0]
 8006a56:	2b06      	cmp	r3, #6
 8006a58:	d009      	beq.n	8006a6e <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a5a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006a5e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006a62:	2203      	movs	r2, #3
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff fd7f 	bl	8006568 <modbus_send_exception>
				return;
 8006a6a:	f000 bf05 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006a6e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a72:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	3302      	adds	r3, #2
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	b21b      	sxth	r3, r3
 8006a7e:	021b      	lsls	r3, r3, #8
 8006a80:	b21a      	sxth	r2, r3
 8006a82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a86:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3303      	adds	r3, #3
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	b21b      	sxth	r3, r3
 8006a92:	4313      	orrs	r3, r2
 8006a94:	b21b      	sxth	r3, r3
 8006a96:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8006a9a:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8006a9e:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fa fbfd 	bl	80012a4 <automation_get_rule>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 8006ab0:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8006ab4:	f083 0301 	eor.w	r3, r3, #1
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d009      	beq.n	8006ad2 <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006abe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ac2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ac6:	2204      	movs	r2, #4
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff fd4d 	bl	8006568 <modbus_send_exception>
				return;
 8006ace:	f000 bed3 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8006ad2:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8006adc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8006ae0:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8006ae4:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8006ae8:	3301      	adds	r3, #1
 8006aea:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8006aee:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8006af2:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8006af6:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8006afa:	3301      	adds	r3, #1
 8006afc:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006b00:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8006b04:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006b08:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8006b12:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8006b16:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8006b1a:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006b1e:	3301      	adds	r3, #1
 8006b20:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8006b24:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006b28:	3301      	adds	r3, #1
 8006b2a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006b2e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006b32:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 8006b36:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006b3a:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006b3e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b42:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b46:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006b4a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006b4c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b50:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b54:	2267      	movs	r2, #103	@ 0x67
 8006b56:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006b58:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b5c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b60:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006b64:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8006b66:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006b6a:	0a1b      	lsrs	r3, r3, #8
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b74:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b78:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8006b7a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006b7e:	b2da      	uxtb	r2, r3
 8006b80:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b84:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b88:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8006b8a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b8e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b92:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 8006b96:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8006b98:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006b9c:	0a1b      	lsrs	r3, r3, #8
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	b2da      	uxtb	r2, r3
 8006ba2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ba6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006baa:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8006bac:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006bb0:	b2da      	uxtb	r2, r3
 8006bb2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bb6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bba:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8006bbc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bc0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bc4:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8006bc8:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8006bca:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006bce:	0a1b      	lsrs	r3, r3, #8
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	b2da      	uxtb	r2, r3
 8006bd4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bd8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bdc:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8006bde:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006be2:	b2da      	uxtb	r2, r3
 8006be4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006be8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bec:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8006bee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bf2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bf6:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8006bfa:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006bfc:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006c00:	0a1b      	lsrs	r3, r3, #8
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	b2da      	uxtb	r2, r3
 8006c06:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c0a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c0e:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006c10:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c1a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c1e:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006c20:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c24:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c28:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006c2c:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006c2e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c32:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c36:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006c3a:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006c3c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006c40:	0a1b      	lsrs	r3, r3, #8
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c4e:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006c50:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c5a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c5e:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006c60:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006c64:	0a1b      	lsrs	r3, r3, #8
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	b2da      	uxtb	r2, r3
 8006c6a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c6e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c72:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006c74:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006c78:	b2da      	uxtb	r2, r3
 8006c7a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c7e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c82:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006c84:	2314      	movs	r3, #20
 8006c86:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 8006c8a:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006c8e:	f107 030c 	add.w	r3, r7, #12
 8006c92:	4611      	mov	r1, r2
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fc3d 	bl	8006514 <modbus_send_response>
 8006c9a:	f000 bded 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006c9e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ca2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006ca6:	881b      	ldrh	r3, [r3, #0]
 8006ca8:	2b06      	cmp	r3, #6
 8006caa:	d009      	beq.n	8006cc0 <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006cac:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006cb0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006cb4:	2203      	movs	r2, #3
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff fc56 	bl	8006568 <modbus_send_exception>
				return;
 8006cbc:	f000 bddc 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006cc0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cc4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3302      	adds	r3, #2
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	b21b      	sxth	r3, r3
 8006cd0:	021b      	lsls	r3, r3, #8
 8006cd2:	b21a      	sxth	r2, r3
 8006cd4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cd8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3303      	adds	r3, #3
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	b21b      	sxth	r3, r3
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	b21b      	sxth	r3, r3
 8006ce8:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 8006cec:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fa fb03 	bl	80012fc <automation_delete_rule>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006cfc:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006d00:	f083 0301 	eor.w	r3, r3, #1
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d009      	beq.n	8006d1e <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d0a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d0e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d12:	2204      	movs	r2, #4
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff fc27 	bl	8006568 <modbus_send_exception>
				return;
 8006d1a:	f000 bdad 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d1e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d22:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d26:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006d2a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006d2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d34:	2268      	movs	r2, #104	@ 0x68
 8006d36:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006d38:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d3c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d40:	2201      	movs	r2, #1
 8006d42:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006d44:	2303      	movs	r3, #3
 8006d46:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006d4a:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006d4e:	f107 030c 	add.w	r3, r7, #12
 8006d52:	4611      	mov	r1, r2
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff fbdd 	bl	8006514 <modbus_send_response>
 8006d5a:	f000 bd8d 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006d5e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d62:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006d66:	881b      	ldrh	r3, [r3, #0]
 8006d68:	2b06      	cmp	r3, #6
 8006d6a:	d009      	beq.n	8006d80 <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d6c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d70:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d74:	2203      	movs	r2, #3
 8006d76:	4618      	mov	r0, r3
 8006d78:	f7ff fbf6 	bl	8006568 <modbus_send_exception>
				return;
 8006d7c:	f000 bd7c 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006d80:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d84:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	3302      	adds	r3, #2
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d008      	beq.n	8006da4 <modbus_vendor_handle_frame+0x7d4>
 8006d92:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d96:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3302      	adds	r3, #2
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d909      	bls.n	8006db8 <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006da4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006da8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006dac:	2203      	movs	r2, #3
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7ff fbda 	bl	8006568 <modbus_send_exception>
				return;
 8006db4:	f000 bd60 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006db8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dbc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3302      	adds	r3, #2
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006dcc:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7fd f8c9 	bl	8003f68 <io_virtual_add>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006ddc:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006de0:	f083 0301 	eor.w	r3, r3, #1
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d009      	beq.n	8006dfe <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006dea:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006dee:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006df2:	2204      	movs	r2, #4
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7ff fbb7 	bl	8006568 <modbus_send_exception>
				return;
 8006dfa:	f000 bd3d 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006dfe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e02:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006e06:	2369      	movs	r3, #105	@ 0x69
 8006e08:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006e12:	2303      	movs	r3, #3
 8006e14:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006e18:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006e1c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006e20:	4611      	mov	r1, r2
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff fb76 	bl	8006514 <modbus_send_response>
 8006e28:	f000 bd26 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006e2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e30:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	2b07      	cmp	r3, #7
 8006e38:	d009      	beq.n	8006e4e <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e3a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e3e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e42:	2203      	movs	r2, #3
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7ff fb8f 	bl	8006568 <modbus_send_exception>
				return;
 8006e4a:	f000 bd15 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006e4e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e52:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3302      	adds	r3, #2
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d008      	beq.n	8006e72 <modbus_vendor_handle_frame+0x8a2>
 8006e60:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e64:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	3302      	adds	r3, #2
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d909      	bls.n	8006e86 <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e72:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e76:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e7a:	2203      	movs	r2, #3
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7ff fb73 	bl	8006568 <modbus_send_exception>
				return;
 8006e82:	f000 bcf9 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006e86:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e8a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3302      	adds	r3, #2
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006e9a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e9e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3303      	adds	r3, #3
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b21b      	sxth	r3, r3
 8006eaa:	021b      	lsls	r3, r3, #8
 8006eac:	b21a      	sxth	r2, r3
 8006eae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006eb2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3304      	adds	r3, #4
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	b21b      	sxth	r3, r3
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	b21b      	sxth	r3, r3
 8006ec2:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006ec6:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 8006eca:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006ece:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fd f8bc 	bl	8004050 <io_virtual_read>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006ede:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006ee2:	f083 0301 	eor.w	r3, r3, #1
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d009      	beq.n	8006f00 <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006eec:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ef0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ef4:	2204      	movs	r2, #4
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f7ff fb36 	bl	8006568 <modbus_send_exception>
				return;
 8006efc:	f000 bcbc 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006f00:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d002      	beq.n	8006f0e <modbus_vendor_handle_frame+0x93e>
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d004      	beq.n	8006f16 <modbus_vendor_handle_frame+0x946>
 8006f0c:	e007      	b.n	8006f1e <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006f14:	e003      	b.n	8006f1e <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8006f16:	2302      	movs	r3, #2
 8006f18:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006f1c:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006f1e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f22:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f26:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006f2a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006f2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f34:	226a      	movs	r2, #106	@ 0x6a
 8006f36:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006f38:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f3c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f40:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8006f44:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006f46:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d002      	beq.n	8006f54 <modbus_vendor_handle_frame+0x984>
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d00e      	beq.n	8006f70 <modbus_vendor_handle_frame+0x9a0>
 8006f52:	e020      	b.n	8006f96 <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006f54:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	461a      	mov	r2, r3
 8006f64:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f68:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f6c:	70da      	strb	r2, [r3, #3]
					break;
 8006f6e:	e012      	b.n	8006f96 <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006f70:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f74:	0a1b      	lsrs	r3, r3, #8
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f7e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f82:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006f84:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f8e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f92:	711a      	strb	r2, [r3, #4]
					break;
 8006f94:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006f96:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	3303      	adds	r3, #3
 8006f9e:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8006fa2:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8006fa6:	f107 030c 	add.w	r3, r7, #12
 8006faa:	4611      	mov	r1, r2
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7ff fab1 	bl	8006514 <modbus_send_response>
 8006fb2:	f000 bc61 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006fb6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fba:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	2b09      	cmp	r3, #9
 8006fc2:	d009      	beq.n	8006fd8 <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006fc4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006fc8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006fcc:	2203      	movs	r2, #3
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7ff faca 	bl	8006568 <modbus_send_exception>
				return;
 8006fd4:	f000 bc50 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006fd8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3302      	adds	r3, #2
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d008      	beq.n	8006ffc <modbus_vendor_handle_frame+0xa2c>
 8006fea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	3302      	adds	r3, #2
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	d909      	bls.n	8007010 <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ffc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007000:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007004:	2203      	movs	r2, #3
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff faae 	bl	8006568 <modbus_send_exception>
				return;
 800700c:	f000 bc34 	b.w	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007010:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007014:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3302      	adds	r3, #2
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	3b01      	subs	r3, #1
 8007020:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8007024:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007028:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3303      	adds	r3, #3
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	b21b      	sxth	r3, r3
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	b21a      	sxth	r2, r3
 8007038:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800703c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3304      	adds	r3, #4
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	b21b      	sxth	r3, r3
 8007048:	4313      	orrs	r3, r2
 800704a:	b21b      	sxth	r3, r3
 800704c:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8007050:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007054:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3305      	adds	r3, #5
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	b21b      	sxth	r3, r3
 8007060:	021b      	lsls	r3, r3, #8
 8007062:	b21a      	sxth	r2, r3
 8007064:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007068:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	3306      	adds	r3, #6
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	b21b      	sxth	r3, r3
 8007074:	4313      	orrs	r3, r2
 8007076:	b21b      	sxth	r3, r3
 8007078:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 800707c:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8007080:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8007084:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8007088:	4618      	mov	r0, r3
 800708a:	f7fd f821 	bl	80040d0 <io_virtual_write>
 800708e:	4603      	mov	r3, r0
 8007090:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8007094:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8007098:	f083 0301 	eor.w	r3, r3, #1
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d008      	beq.n	80070b4 <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80070a2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070a6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070aa:	2204      	movs	r2, #4
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7ff fa5b 	bl	8006568 <modbus_send_exception>
				return;
 80070b2:	e3e1      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80070b4:	2303      	movs	r3, #3
 80070b6:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80070ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070be:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070c2:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80070c6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80070c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070cc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070d0:	226b      	movs	r2, #107	@ 0x6b
 80070d2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80070d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070d8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070dc:	2201      	movs	r2, #1
 80070de:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80070e0:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80070e4:	f107 030c 	add.w	r3, r7, #12
 80070e8:	4611      	mov	r1, r2
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7ff fa12 	bl	8006514 <modbus_send_response>
 80070f0:	e3c2      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80070f2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070f6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	2b06      	cmp	r3, #6
 80070fe:	d008      	beq.n	8007112 <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007100:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007104:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007108:	2203      	movs	r2, #3
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff fa2c 	bl	8006568 <modbus_send_exception>
				return;
 8007110:	e3b2      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8007112:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007116:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3302      	adds	r3, #2
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d008      	beq.n	8007136 <modbus_vendor_handle_frame+0xb66>
 8007124:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007128:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3302      	adds	r3, #2
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d908      	bls.n	8007148 <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007136:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800713a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800713e:	2203      	movs	r2, #3
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff fa11 	bl	8006568 <modbus_send_exception>
				return;
 8007146:	e397      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007148:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800714c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	3302      	adds	r3, #2
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	3b01      	subs	r3, #1
 8007158:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800715c:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8007160:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8007164:	4611      	mov	r1, r2
 8007166:	4618      	mov	r0, r3
 8007168:	f7fc ff4a 	bl	8004000 <io_virtual_get_count>
 800716c:	4603      	mov	r3, r0
 800716e:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8007172:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8007176:	f083 0301 	eor.w	r3, r3, #1
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b00      	cmp	r3, #0
 800717e:	d008      	beq.n	8007192 <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007180:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007184:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007188:	2204      	movs	r2, #4
 800718a:	4618      	mov	r0, r3
 800718c:	f7ff f9ec 	bl	8006568 <modbus_send_exception>
				return;
 8007190:	e372      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007192:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007196:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800719a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800719e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80071a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071a4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071a8:	226c      	movs	r2, #108	@ 0x6c
 80071aa:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80071ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071b4:	2202      	movs	r2, #2
 80071b6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80071b8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80071bc:	0a1b      	lsrs	r3, r3, #8
 80071be:	b29b      	uxth	r3, r3
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071c6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071ca:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80071cc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071d6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071da:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80071dc:	2305      	movs	r3, #5
 80071de:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80071e2:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80071e6:	f107 030c 	add.w	r3, r7, #12
 80071ea:	4611      	mov	r1, r2
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7ff f991 	bl	8006514 <modbus_send_response>
 80071f2:	e341      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80071f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071f8:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80071fc:	881b      	ldrh	r3, [r3, #0]
 80071fe:	2b06      	cmp	r3, #6
 8007200:	d008      	beq.n	8007214 <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007202:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007206:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800720a:	2203      	movs	r2, #3
 800720c:	4618      	mov	r0, r3
 800720e:	f7ff f9ab 	bl	8006568 <modbus_send_exception>
				return;
 8007212:	e331      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8007214:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007218:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	3302      	adds	r3, #2
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d108      	bne.n	8007238 <modbus_vendor_handle_frame+0xc68>
 8007226:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800722a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	3303      	adds	r3, #3
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d008      	beq.n	800724a <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007238:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800723c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007240:	2203      	movs	r2, #3
 8007242:	4618      	mov	r0, r3
 8007244:	f7ff f990 	bl	8006568 <modbus_send_exception>
				return;
 8007248:	e316      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 800724a:	f7fd f943 	bl	80044d4 <io_virtual_clear>
 800724e:	4603      	mov	r3, r0
 8007250:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8007254:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8007258:	f083 0301 	eor.w	r3, r3, #1
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d008      	beq.n	8007274 <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007262:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007266:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800726a:	2204      	movs	r2, #4
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff f97b 	bl	8006568 <modbus_send_exception>
				return;
 8007272:	e301      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8007274:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007278:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 800727c:	236d      	movs	r3, #109	@ 0x6d
 800727e:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8007282:	2301      	movs	r3, #1
 8007284:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8007288:	2303      	movs	r3, #3
 800728a:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 800728e:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8007292:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8007296:	4611      	mov	r1, r2
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff f93b 	bl	8006514 <modbus_send_response>
 800729e:	e2eb      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80072a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072a4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80072a8:	881b      	ldrh	r3, [r3, #0]
 80072aa:	2b0b      	cmp	r3, #11
 80072ac:	d008      	beq.n	80072c0 <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80072ae:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072b2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072b6:	2203      	movs	r2, #3
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7ff f955 	bl	8006568 <modbus_send_exception>
				return;
 80072be:	e2db      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80072c0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072c4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	789b      	ldrb	r3, [r3, #2]
 80072cc:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 80072d0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	78db      	ldrb	r3, [r3, #3]
 80072dc:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 80072e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	791b      	ldrb	r3, [r3, #4]
 80072ec:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 80072f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	795b      	ldrb	r3, [r3, #5]
 80072fc:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8007300:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007304:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	799b      	ldrb	r3, [r3, #6]
 800730c:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8007310:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007314:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	79db      	ldrb	r3, [r3, #7]
 800731c:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8007320:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007324:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	7a1b      	ldrb	r3, [r3, #8]
 800732c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8007330:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007334:	4618      	mov	r0, r3
 8007336:	f000 fd83 	bl	8007e40 <DS3231_SetTime>
 800733a:	4603      	mov	r3, r0
 800733c:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8007340:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8007344:	2b00      	cmp	r3, #0
 8007346:	d008      	beq.n	800735a <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007348:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800734c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007350:	2204      	movs	r2, #4
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff f908 	bl	8006568 <modbus_send_exception>
				return;
 8007358:	e28e      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800735a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800735e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007362:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007366:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8007368:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800736c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007370:	226e      	movs	r2, #110	@ 0x6e
 8007372:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007374:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007378:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800737c:	2201      	movs	r2, #1
 800737e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007380:	2303      	movs	r3, #3
 8007382:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8007386:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 800738a:	f107 030c 	add.w	r3, r7, #12
 800738e:	4611      	mov	r1, r2
 8007390:	4618      	mov	r0, r3
 8007392:	f7ff f8bf 	bl	8006514 <modbus_send_response>
 8007396:	e26f      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007398:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800739c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3302      	adds	r3, #2
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	b21b      	sxth	r3, r3
 80073a8:	021b      	lsls	r3, r3, #8
 80073aa:	b21a      	sxth	r2, r3
 80073ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3303      	adds	r3, #3
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	b21b      	sxth	r3, r3
 80073bc:	4313      	orrs	r3, r2
 80073be:	b21b      	sxth	r3, r3
 80073c0:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 80073c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073c8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3304      	adds	r3, #4
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	3b01      	subs	r3, #1
 80073d4:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80073d8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073dc:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80073e0:	881b      	ldrh	r3, [r3, #0]
 80073e2:	2b07      	cmp	r3, #7
 80073e4:	d008      	beq.n	80073f8 <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80073e6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80073ea:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80073ee:	2203      	movs	r2, #3
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7ff f8b9 	bl	8006568 <modbus_send_exception>
				return;
 80073f6:	e23f      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80073f8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073fc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3304      	adds	r3, #4
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d008      	beq.n	800741c <modbus_vendor_handle_frame+0xe4c>
 800740a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800740e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3304      	adds	r3, #4
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	2b02      	cmp	r3, #2
 800741a:	d908      	bls.n	800742e <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800741c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007420:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007424:	2203      	movs	r2, #3
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff f89e 	bl	8006568 <modbus_send_exception>
			    return;
 800742c:	e224      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 800742e:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8007432:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8007436:	4611      	mov	r1, r2
 8007438:	4618      	mov	r0, r3
 800743a:	f7fc f827 	bl	800348c <io_holding_reg_set_mode>
 800743e:	4603      	mov	r3, r0
 8007440:	f083 0301 	eor.w	r3, r3, #1
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d008      	beq.n	800745c <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800744a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800744e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007452:	2204      	movs	r2, #4
 8007454:	4618      	mov	r0, r3
 8007456:	f7ff f887 	bl	8006568 <modbus_send_exception>
				return;
 800745a:	e20d      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800745c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007460:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007464:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007468:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 800746a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800746e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007472:	226f      	movs	r2, #111	@ 0x6f
 8007474:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007476:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800747a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800747e:	2201      	movs	r2, #1
 8007480:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007482:	2303      	movs	r3, #3
 8007484:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8007488:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 800748c:	f107 030c 	add.w	r3, r7, #12
 8007490:	4611      	mov	r1, r2
 8007492:	4618      	mov	r0, r3
 8007494:	f7ff f83e 	bl	8006514 <modbus_send_response>
 8007498:	e1ee      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 800749a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800749e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3302      	adds	r3, #2
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	b21b      	sxth	r3, r3
 80074aa:	021b      	lsls	r3, r3, #8
 80074ac:	b21a      	sxth	r2, r3
 80074ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	3303      	adds	r3, #3
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	b21b      	sxth	r3, r3
 80074be:	4313      	orrs	r3, r2
 80074c0:	b21b      	sxth	r3, r3
 80074c2:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 80074c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3304      	adds	r3, #4
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	3b01      	subs	r3, #1
 80074d6:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80074da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074de:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	2b07      	cmp	r3, #7
 80074e6:	d008      	beq.n	80074fa <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074e8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074ec:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074f0:	2203      	movs	r2, #3
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7ff f838 	bl	8006568 <modbus_send_exception>
				return;
 80074f8:	e1be      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80074fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074fe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3304      	adds	r3, #4
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d008      	beq.n	800751e <modbus_vendor_handle_frame+0xf4e>
 800750c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007510:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3304      	adds	r3, #4
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	2b02      	cmp	r3, #2
 800751c:	d908      	bls.n	8007530 <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800751e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007522:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007526:	2203      	movs	r2, #3
 8007528:	4618      	mov	r0, r3
 800752a:	f7ff f81d 	bl	8006568 <modbus_send_exception>
				return;
 800752e:	e1a3      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8007530:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8007534:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8007538:	4611      	mov	r1, r2
 800753a:	4618      	mov	r0, r3
 800753c:	f7fc fa9e 	bl	8003a7c <io_input_reg_set_mode>
 8007540:	4603      	mov	r3, r0
 8007542:	f083 0301 	eor.w	r3, r3, #1
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b00      	cmp	r3, #0
 800754a:	d008      	beq.n	800755e <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800754c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007550:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007554:	2204      	movs	r2, #4
 8007556:	4618      	mov	r0, r3
 8007558:	f7ff f806 	bl	8006568 <modbus_send_exception>
				return;
 800755c:	e18c      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800755e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007562:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007566:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800756a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 800756c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007570:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007574:	2270      	movs	r2, #112	@ 0x70
 8007576:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007578:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800757c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007580:	2201      	movs	r2, #1
 8007582:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007584:	2303      	movs	r3, #3
 8007586:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 800758a:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 800758e:	f107 030c 	add.w	r3, r7, #12
 8007592:	4611      	mov	r1, r2
 8007594:	4618      	mov	r0, r3
 8007596:	f7fe ffbd 	bl	8006514 <modbus_send_response>
 800759a:	e16d      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 800759c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075a0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	3302      	adds	r3, #2
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	b21b      	sxth	r3, r3
 80075ac:	021b      	lsls	r3, r3, #8
 80075ae:	b21a      	sxth	r2, r3
 80075b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3303      	adds	r3, #3
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	b21b      	sxth	r3, r3
 80075c0:	4313      	orrs	r3, r2
 80075c2:	b21b      	sxth	r3, r3
 80075c4:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 80075c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	791b      	ldrb	r3, [r3, #4]
 80075d4:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 80075d8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075dc:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	2b07      	cmp	r3, #7
 80075e4:	d008      	beq.n	80075f8 <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80075e6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80075ea:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80075ee:	2203      	movs	r2, #3
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe ffb9 	bl	8006568 <modbus_send_exception>
				return;
 80075f6:	e13f      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 80075f8:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 80075fc:	2b03      	cmp	r3, #3
 80075fe:	d11b      	bne.n	8007638 <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8007600:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8007604:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007608:	4611      	mov	r1, r2
 800760a:	4618      	mov	r0, r3
 800760c:	f7fb ff62 	bl	80034d4 <io_holding_reg_get_mode>
 8007610:	4603      	mov	r3, r0
 8007612:	f083 0301 	eor.w	r3, r3, #1
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b00      	cmp	r3, #0
 800761a:	d008      	beq.n	800762e <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800761c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007620:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007624:	2204      	movs	r2, #4
 8007626:	4618      	mov	r0, r3
 8007628:	f7fe ff9e 	bl	8006568 <modbus_send_exception>
				return;
 800762c:	e124      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 800762e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8007632:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 8007636:	e01e      	b.n	8007676 <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 8007638:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 800763c:	2b04      	cmp	r3, #4
 800763e:	d11a      	bne.n	8007676 <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8007640:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8007644:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007648:	4611      	mov	r1, r2
 800764a:	4618      	mov	r0, r3
 800764c:	f7fc fa3a 	bl	8003ac4 <io_input_reg_get_mode>
 8007650:	4603      	mov	r3, r0
 8007652:	f083 0301 	eor.w	r3, r3, #1
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b00      	cmp	r3, #0
 800765a:	d008      	beq.n	800766e <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800765c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007660:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007664:	2204      	movs	r2, #4
 8007666:	4618      	mov	r0, r3
 8007668:	f7fe ff7e 	bl	8006568 <modbus_send_exception>
				return;
 800766c:	e104      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 800766e:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8007672:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007676:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800767a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800767e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007682:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8007684:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007688:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800768c:	2271      	movs	r2, #113	@ 0x71
 800768e:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8007690:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8007694:	3301      	adds	r3, #1
 8007696:	b2da      	uxtb	r2, r3
 8007698:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800769c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80076a0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80076a2:	2303      	movs	r3, #3
 80076a4:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 80076a8:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 80076ac:	f107 030c 	add.w	r3, r7, #12
 80076b0:	4611      	mov	r1, r2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fe ff2e 	bl	8006514 <modbus_send_response>
 80076b8:	e0de      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 80076ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076be:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3302      	adds	r3, #2
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	b21b      	sxth	r3, r3
 80076ca:	021b      	lsls	r3, r3, #8
 80076cc:	b21a      	sxth	r2, r3
 80076ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3303      	adds	r3, #3
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b21b      	sxth	r3, r3
 80076de:	4313      	orrs	r3, r2
 80076e0:	b21b      	sxth	r3, r3
 80076e2:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80076e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076ea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3304      	adds	r3, #4
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	3b01      	subs	r3, #1
 80076f6:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 80076fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076fe:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007702:	881b      	ldrh	r3, [r3, #0]
 8007704:	2b07      	cmp	r3, #7
 8007706:	d008      	beq.n	800771a <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007708:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800770c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007710:	2203      	movs	r2, #3
 8007712:	4618      	mov	r0, r3
 8007714:	f7fe ff28 	bl	8006568 <modbus_send_exception>
				return;
 8007718:	e0ae      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 800771a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800771e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	3304      	adds	r3, #4
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d008      	beq.n	800773e <modbus_vendor_handle_frame+0x116e>
 800772c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007730:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3304      	adds	r3, #4
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	2b02      	cmp	r3, #2
 800773c:	d908      	bls.n	8007750 <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800773e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007742:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007746:	2203      	movs	r2, #3
 8007748:	4618      	mov	r0, r3
 800774a:	f7fe ff0d 	bl	8006568 <modbus_send_exception>
				return;
 800774e:	e093      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 8007750:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 8007754:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 8007758:	4611      	mov	r1, r2
 800775a:	4618      	mov	r0, r3
 800775c:	f7fb fbda 	bl	8002f14 <emergencyStop_setInput>
 8007760:	4603      	mov	r3, r0
 8007762:	f083 0301 	eor.w	r3, r3, #1
 8007766:	b2db      	uxtb	r3, r3
 8007768:	2b00      	cmp	r3, #0
 800776a:	d008      	beq.n	800777e <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800776c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007770:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007774:	2204      	movs	r2, #4
 8007776:	4618      	mov	r0, r3
 8007778:	f7fe fef6 	bl	8006568 <modbus_send_exception>
				return;
 800777c:	e07c      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800777e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007782:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007786:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800778a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 800778c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007790:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007794:	2272      	movs	r2, #114	@ 0x72
 8007796:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007798:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800779c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077a0:	2201      	movs	r2, #1
 80077a2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80077a4:	2303      	movs	r3, #3
 80077a6:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 80077aa:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 80077ae:	f107 030c 	add.w	r3, r7, #12
 80077b2:	4611      	mov	r1, r2
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7fe fead 	bl	8006514 <modbus_send_response>
 80077ba:	e05d      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 80077bc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077c0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	789b      	ldrb	r3, [r3, #2]
 80077c8:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 80077cc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077d0:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80077d4:	881b      	ldrh	r3, [r3, #0]
 80077d6:	2b06      	cmp	r3, #6
 80077d8:	d008      	beq.n	80077ec <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80077da:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077de:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80077e2:	2203      	movs	r2, #3
 80077e4:	4618      	mov	r0, r3
 80077e6:	f7fe febf 	bl	8006568 <modbus_send_exception>
				return;
 80077ea:	e045      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 80077ec:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d008      	beq.n	8007806 <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80077f4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077f8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80077fc:	2203      	movs	r2, #3
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fe feb2 	bl	8006568 <modbus_send_exception>
				return;
 8007804:	e038      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 8007806:	f7f9 fe69 	bl	80014dc <automation_factory_reset>
 800780a:	4603      	mov	r3, r0
 800780c:	f083 0301 	eor.w	r3, r3, #1
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d008      	beq.n	8007828 <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007816:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800781a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800781e:	2204      	movs	r2, #4
 8007820:	4618      	mov	r0, r3
 8007822:	f7fe fea1 	bl	8006568 <modbus_send_exception>
				return;
 8007826:	e027      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007828:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800782c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007830:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007834:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 8007836:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800783a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800783e:	2273      	movs	r2, #115	@ 0x73
 8007840:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007842:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007846:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800784a:	2201      	movs	r2, #1
 800784c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800784e:	2303      	movs	r3, #3
 8007850:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 8007854:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 8007858:	f107 030c 	add.w	r3, r7, #12
 800785c:	4611      	mov	r1, r2
 800785e:	4618      	mov	r0, r3
 8007860:	f7fe fe58 	bl	8006514 <modbus_send_response>
 8007864:	e008      	b.n	8007878 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8007866:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800786a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800786e:	2201      	movs	r2, #1
 8007870:	4618      	mov	r0, r3
 8007872:	f7fe fe79 	bl	8006568 <modbus_send_exception>
			break;
 8007876:	bf00      	nop
		}
	}
}
 8007878:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8007880:	b580      	push	{r7, lr}
 8007882:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8007884:	4b07      	ldr	r3, [pc, #28]	@ (80078a4 <RS485_SetTransmitMode+0x24>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a07      	ldr	r2, [pc, #28]	@ (80078a8 <RS485_SetTransmitMode+0x28>)
 800788a:	8811      	ldrh	r1, [r2, #0]
 800788c:	2201      	movs	r2, #1
 800788e:	4618      	mov	r0, r3
 8007890:	f003 fe8e 	bl	800b5b0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8007894:	2201      	movs	r2, #1
 8007896:	2140      	movs	r1, #64	@ 0x40
 8007898:	4804      	ldr	r0, [pc, #16]	@ (80078ac <RS485_SetTransmitMode+0x2c>)
 800789a:	f003 fe89 	bl	800b5b0 <HAL_GPIO_WritePin>
#endif
}
 800789e:	bf00      	nop
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	200013c0 	.word	0x200013c0
 80078a8:	200013c4 	.word	0x200013c4
 80078ac:	48000800 	.word	0x48000800

080078b0 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80078b4:	4b07      	ldr	r3, [pc, #28]	@ (80078d4 <RS485_SetReceiveMode+0x24>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a07      	ldr	r2, [pc, #28]	@ (80078d8 <RS485_SetReceiveMode+0x28>)
 80078ba:	8811      	ldrh	r1, [r2, #0]
 80078bc:	2200      	movs	r2, #0
 80078be:	4618      	mov	r0, r3
 80078c0:	f003 fe76 	bl	800b5b0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80078c4:	2200      	movs	r2, #0
 80078c6:	2140      	movs	r1, #64	@ 0x40
 80078c8:	4804      	ldr	r0, [pc, #16]	@ (80078dc <RS485_SetReceiveMode+0x2c>)
 80078ca:	f003 fe71 	bl	800b5b0 <HAL_GPIO_WritePin>
#endif
}
 80078ce:	bf00      	nop
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	200013c0 	.word	0x200013c0
 80078d8:	200013c4 	.word	0x200013c4
 80078dc:	48000800 	.word	0x48000800

080078e0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80078ec:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80078f0:	2100      	movs	r1, #0
 80078f2:	4813      	ldr	r0, [pc, #76]	@ (8007940 <RS485_Setup+0x60>)
 80078f4:	f011 fc8f 	bl	8019216 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80078f8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80078fc:	2100      	movs	r1, #0
 80078fe:	4811      	ldr	r0, [pc, #68]	@ (8007944 <RS485_Setup+0x64>)
 8007900:	f011 fc89 	bl	8019216 <memset>
	rs485_tx_frame_head = 0;
 8007904:	4b10      	ldr	r3, [pc, #64]	@ (8007948 <RS485_Setup+0x68>)
 8007906:	2200      	movs	r2, #0
 8007908:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800790a:	4b10      	ldr	r3, [pc, #64]	@ (800794c <RS485_Setup+0x6c>)
 800790c:	2200      	movs	r2, #0
 800790e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8007910:	4a0f      	ldr	r2, [pc, #60]	@ (8007950 <RS485_Setup+0x70>)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8007916:	4a0f      	ldr	r2, [pc, #60]	@ (8007954 <RS485_Setup+0x74>)
 8007918:	887b      	ldrh	r3, [r7, #2]
 800791a:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 800791c:	f7fe fdb0 	bl	8006480 <modbusGetSlaveAddress>
 8007920:	4603      	mov	r3, r0
 8007922:	461a      	mov	r2, r3
 8007924:	4b0c      	ldr	r3, [pc, #48]	@ (8007958 <RS485_Setup+0x78>)
 8007926:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8007928:	f7ff ffc2 	bl	80078b0 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800792c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007930:	490a      	ldr	r1, [pc, #40]	@ (800795c <RS485_Setup+0x7c>)
 8007932:	480b      	ldr	r0, [pc, #44]	@ (8007960 <RS485_Setup+0x80>)
 8007934:	f009 fc87 	bl	8011246 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8007938:	bf00      	nop
 800793a:	3708      	adds	r7, #8
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}
 8007940:	200014c8 	.word	0x200014c8
 8007944:	20001cd8 	.word	0x20001cd8
 8007948:	200024ea 	.word	0x200024ea
 800794c:	200024eb 	.word	0x200024eb
 8007950:	200013c0 	.word	0x200013c0
 8007954:	200013c4 	.word	0x200013c4
 8007958:	200024f0 	.word	0x200024f0
 800795c:	200013c8 	.word	0x200013c8
 8007960:	20001254 	.word	0x20001254

08007964 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007970:	887b      	ldrh	r3, [r7, #2]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d03a      	beq.n	80079ec <RS485_Transmit+0x88>
 8007976:	887b      	ldrh	r3, [r7, #2]
 8007978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800797c:	d836      	bhi.n	80079ec <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800797e:	4b1d      	ldr	r3, [pc, #116]	@ (80079f4 <RS485_Transmit+0x90>)
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	b2db      	uxtb	r3, r3
 8007984:	3301      	adds	r3, #1
 8007986:	425a      	negs	r2, r3
 8007988:	f003 0307 	and.w	r3, r3, #7
 800798c:	f002 0207 	and.w	r2, r2, #7
 8007990:	bf58      	it	pl
 8007992:	4253      	negpl	r3, r2
 8007994:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8007996:	4b18      	ldr	r3, [pc, #96]	@ (80079f8 <RS485_Transmit+0x94>)
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	b2db      	uxtb	r3, r3
 800799c:	7bfa      	ldrb	r2, [r7, #15]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d020      	beq.n	80079e4 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80079a2:	4b14      	ldr	r3, [pc, #80]	@ (80079f4 <RS485_Transmit+0x90>)
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	461a      	mov	r2, r3
 80079aa:	4613      	mov	r3, r2
 80079ac:	01db      	lsls	r3, r3, #7
 80079ae:	4413      	add	r3, r2
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	4a12      	ldr	r2, [pc, #72]	@ (80079fc <RS485_Transmit+0x98>)
 80079b4:	4413      	add	r3, r2
 80079b6:	887a      	ldrh	r2, [r7, #2]
 80079b8:	6879      	ldr	r1, [r7, #4]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f011 fcab 	bl	8019316 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80079c0:	4b0c      	ldr	r3, [pc, #48]	@ (80079f4 <RS485_Transmit+0x90>)
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	4619      	mov	r1, r3
 80079c8:	4a0c      	ldr	r2, [pc, #48]	@ (80079fc <RS485_Transmit+0x98>)
 80079ca:	460b      	mov	r3, r1
 80079cc:	01db      	lsls	r3, r3, #7
 80079ce:	440b      	add	r3, r1
 80079d0:	005b      	lsls	r3, r3, #1
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80079d8:	887a      	ldrh	r2, [r7, #2]
 80079da:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80079dc:	4a05      	ldr	r2, [pc, #20]	@ (80079f4 <RS485_Transmit+0x90>)
 80079de:	7bfb      	ldrb	r3, [r7, #15]
 80079e0:	7013      	strb	r3, [r2, #0]
 80079e2:	e004      	b.n	80079ee <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80079e4:	4806      	ldr	r0, [pc, #24]	@ (8007a00 <RS485_Transmit+0x9c>)
 80079e6:	f7fd fe57 	bl	8005698 <usb_serial_println>
 80079ea:	e000      	b.n	80079ee <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80079ec:	bf00      	nop
    }
}
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	200024ea 	.word	0x200024ea
 80079f8:	200024eb 	.word	0x200024eb
 80079fc:	20001cd8 	.word	0x20001cd8
 8007a00:	0801b778 	.word	0x0801b778

08007a04 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a26      	ldr	r2, [pc, #152]	@ (8007ab0 <HAL_UARTEx_RxEventCallback+0xac>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d145      	bne.n	8007aa6 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007a1a:	4b26      	ldr	r3, [pc, #152]	@ (8007ab4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	3301      	adds	r3, #1
 8007a22:	425a      	negs	r2, r3
 8007a24:	f003 0307 	and.w	r3, r3, #7
 8007a28:	f002 0207 	and.w	r2, r2, #7
 8007a2c:	bf58      	it	pl
 8007a2e:	4253      	negpl	r3, r2
 8007a30:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8007a32:	4b21      	ldr	r3, [pc, #132]	@ (8007ab8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	7bfa      	ldrb	r2, [r7, #15]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d024      	beq.n	8007a88 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8007a3e:	887b      	ldrh	r3, [r7, #2]
 8007a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a44:	d823      	bhi.n	8007a8e <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8007a46:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	4613      	mov	r3, r2
 8007a50:	01db      	lsls	r3, r3, #7
 8007a52:	4413      	add	r3, r2
 8007a54:	005b      	lsls	r3, r3, #1
 8007a56:	4a19      	ldr	r2, [pc, #100]	@ (8007abc <HAL_UARTEx_RxEventCallback+0xb8>)
 8007a58:	4413      	add	r3, r2
 8007a5a:	887a      	ldrh	r2, [r7, #2]
 8007a5c:	4918      	ldr	r1, [pc, #96]	@ (8007ac0 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f011 fc59 	bl	8019316 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8007a64:	4b13      	ldr	r3, [pc, #76]	@ (8007ab4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	4a13      	ldr	r2, [pc, #76]	@ (8007abc <HAL_UARTEx_RxEventCallback+0xb8>)
 8007a6e:	460b      	mov	r3, r1
 8007a70:	01db      	lsls	r3, r3, #7
 8007a72:	440b      	add	r3, r1
 8007a74:	005b      	lsls	r3, r3, #1
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007a7c:	887a      	ldrh	r2, [r7, #2]
 8007a7e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007a80:	4a0c      	ldr	r2, [pc, #48]	@ (8007ab4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a82:	7bfb      	ldrb	r3, [r7, #15]
 8007a84:	7013      	strb	r3, [r2, #0]
 8007a86:	e002      	b.n	8007a8e <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8007a88:	480e      	ldr	r0, [pc, #56]	@ (8007ac4 <HAL_UARTEx_RxEventCallback+0xc0>)
 8007a8a:	f7fd fe05 	bl	8005698 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8007a8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a92:	490b      	ldr	r1, [pc, #44]	@ (8007ac0 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007a94:	480c      	ldr	r0, [pc, #48]	@ (8007ac8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8007a96:	f009 fbd6 	bl	8011246 <HAL_UARTEx_ReceiveToIdle_DMA>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d002      	beq.n	8007aa6 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8007aa0:	480a      	ldr	r0, [pc, #40]	@ (8007acc <HAL_UARTEx_RxEventCallback+0xc8>)
 8007aa2:	f7fd fdf9 	bl	8005698 <usb_serial_println>
		}
	}
}
 8007aa6:	bf00      	nop
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	40013800 	.word	0x40013800
 8007ab4:	200024e8 	.word	0x200024e8
 8007ab8:	200024e9 	.word	0x200024e9
 8007abc:	200014c8 	.word	0x200014c8
 8007ac0:	200013c8 	.word	0x200013c8
 8007ac4:	0801b78c 	.word	0x0801b78c
 8007ac8:	20001254 	.word	0x20001254
 8007acc:	0801b7a0 	.word	0x0801b7a0

08007ad0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8007b00 <RS485_TCCallback+0x30>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8007ada:	f7ff fee9 	bl	80078b0 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007ade:	4b09      	ldr	r3, [pc, #36]	@ (8007b04 <RS485_TCCallback+0x34>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	4b07      	ldr	r3, [pc, #28]	@ (8007b04 <RS485_TCCallback+0x34>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007aec:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007aee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007af2:	4905      	ldr	r1, [pc, #20]	@ (8007b08 <RS485_TCCallback+0x38>)
 8007af4:	4803      	ldr	r0, [pc, #12]	@ (8007b04 <RS485_TCCallback+0x34>)
 8007af6:	f009 fba6 	bl	8011246 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8007afa:	bf00      	nop
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	200024ec 	.word	0x200024ec
 8007b04:	20001254 	.word	0x20001254
 8007b08:	200013c8 	.word	0x200013c8

08007b0c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007b12:	e039      	b.n	8007b88 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007b14:	4b23      	ldr	r3, [pc, #140]	@ (8007ba4 <RS485_ProcessPendingFrames+0x98>)
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	01db      	lsls	r3, r3, #7
 8007b20:	4413      	add	r3, r2
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	4a20      	ldr	r2, [pc, #128]	@ (8007ba8 <RS485_ProcessPendingFrames+0x9c>)
 8007b26:	4413      	add	r3, r2
 8007b28:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8007b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba4 <RS485_ProcessPendingFrames+0x98>)
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	4619      	mov	r1, r3
 8007b32:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba8 <RS485_ProcessPendingFrames+0x9c>)
 8007b34:	460b      	mov	r3, r1
 8007b36:	01db      	lsls	r3, r3, #7
 8007b38:	440b      	add	r3, r1
 8007b3a:	005b      	lsls	r3, r3, #1
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007b42:	881b      	ldrh	r3, [r3, #0]
 8007b44:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8007b4c:	4b17      	ldr	r3, [pc, #92]	@ (8007bac <RS485_ProcessPendingFrames+0xa0>)
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	787a      	ldrb	r2, [r7, #1]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d105      	bne.n	8007b62 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8007b56:	887b      	ldrh	r3, [r7, #2]
 8007b58:	4619      	mov	r1, r3
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f7fd feca 	bl	80058f4 <modbus_slave_handle_frame>
 8007b60:	e004      	b.n	8007b6c <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8007b62:	887b      	ldrh	r3, [r7, #2]
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7fd fdd0 	bl	800570c <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <RS485_ProcessPendingFrames+0x98>)
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	3301      	adds	r3, #1
 8007b74:	425a      	negs	r2, r3
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	f002 0207 	and.w	r2, r2, #7
 8007b7e:	bf58      	it	pl
 8007b80:	4253      	negpl	r3, r2
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	4b07      	ldr	r3, [pc, #28]	@ (8007ba4 <RS485_ProcessPendingFrames+0x98>)
 8007b86:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007b88:	4b06      	ldr	r3, [pc, #24]	@ (8007ba4 <RS485_ProcessPendingFrames+0x98>)
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	b2da      	uxtb	r2, r3
 8007b8e:	4b08      	ldr	r3, [pc, #32]	@ (8007bb0 <RS485_ProcessPendingFrames+0xa4>)
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d1bd      	bne.n	8007b14 <RS485_ProcessPendingFrames+0x8>
	}
}
 8007b98:	bf00      	nop
 8007b9a:	bf00      	nop
 8007b9c:	3708      	adds	r7, #8
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	200024e9 	.word	0x200024e9
 8007ba8:	200014c8 	.word	0x200014c8
 8007bac:	200024f0 	.word	0x200024f0
 8007bb0:	200024e8 	.word	0x200024e8

08007bb4 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b082      	sub	sp, #8
 8007bb8:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8007bba:	4b36      	ldr	r3, [pc, #216]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc0:	2b20      	cmp	r3, #32
 8007bc2:	d163      	bne.n	8007c8c <RS485_TransmitPendingFrames+0xd8>
 8007bc4:	4b34      	ldr	r3, [pc, #208]	@ (8007c98 <RS485_TransmitPendingFrames+0xe4>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d05f      	beq.n	8007c8c <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007bcc:	4b33      	ldr	r3, [pc, #204]	@ (8007c9c <RS485_TransmitPendingFrames+0xe8>)
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	b2da      	uxtb	r2, r3
 8007bd2:	4b33      	ldr	r3, [pc, #204]	@ (8007ca0 <RS485_TransmitPendingFrames+0xec>)
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d057      	beq.n	8007c8c <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8007bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8007c98 <RS485_TransmitPendingFrames+0xe4>)
 8007bde:	2201      	movs	r2, #1
 8007be0:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8007be2:	4b2e      	ldr	r3, [pc, #184]	@ (8007c9c <RS485_TransmitPendingFrames+0xe8>)
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	4613      	mov	r3, r2
 8007bec:	01db      	lsls	r3, r3, #7
 8007bee:	4413      	add	r3, r2
 8007bf0:	005b      	lsls	r3, r3, #1
 8007bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8007ca4 <RS485_TransmitPendingFrames+0xf0>)
 8007bf4:	4413      	add	r3, r2
 8007bf6:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007bf8:	4b28      	ldr	r3, [pc, #160]	@ (8007c9c <RS485_TransmitPendingFrames+0xe8>)
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	4619      	mov	r1, r3
 8007c00:	4a28      	ldr	r2, [pc, #160]	@ (8007ca4 <RS485_TransmitPendingFrames+0xf0>)
 8007c02:	460b      	mov	r3, r1
 8007c04:	01db      	lsls	r3, r3, #7
 8007c06:	440b      	add	r3, r1
 8007c08:	005b      	lsls	r3, r3, #1
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007c14:	f7ff fe34 	bl	8007880 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007c18:	4b1e      	ldr	r3, [pc, #120]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c26:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007c28:	887b      	ldrh	r3, [r7, #2]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	4819      	ldr	r0, [pc, #100]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c30:	f007 feec 	bl	800fa0c <HAL_UART_Transmit_DMA>
 8007c34:	4603      	mov	r3, r0
 8007c36:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007c38:	4b16      	ldr	r3, [pc, #88]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	4b15      	ldr	r3, [pc, #84]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c46:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007c48:	787b      	ldrb	r3, [r7, #1]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d010      	beq.n	8007c70 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8007c4e:	f7ff fe2f 	bl	80078b0 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007c52:	4b10      	ldr	r3, [pc, #64]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	4b0e      	ldr	r3, [pc, #56]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c60:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007c62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c66:	4910      	ldr	r1, [pc, #64]	@ (8007ca8 <RS485_TransmitPendingFrames+0xf4>)
 8007c68:	480a      	ldr	r0, [pc, #40]	@ (8007c94 <RS485_TransmitPendingFrames+0xe0>)
 8007c6a:	f009 faec 	bl	8011246 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8007c6e:	e00d      	b.n	8007c8c <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007c70:	4b0a      	ldr	r3, [pc, #40]	@ (8007c9c <RS485_TransmitPendingFrames+0xe8>)
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	3301      	adds	r3, #1
 8007c78:	425a      	negs	r2, r3
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	f002 0207 	and.w	r2, r2, #7
 8007c82:	bf58      	it	pl
 8007c84:	4253      	negpl	r3, r2
 8007c86:	b2da      	uxtb	r2, r3
 8007c88:	4b04      	ldr	r3, [pc, #16]	@ (8007c9c <RS485_TransmitPendingFrames+0xe8>)
 8007c8a:	701a      	strb	r2, [r3, #0]
}
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20001254 	.word	0x20001254
 8007c98:	200024ec 	.word	0x200024ec
 8007c9c:	200024eb 	.word	0x200024eb
 8007ca0:	200024ea 	.word	0x200024ea
 8007ca4:	20001cd8 	.word	0x20001cd8
 8007ca8:	200013c8 	.word	0x200013c8

08007cac <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a07      	ldr	r2, [pc, #28]	@ (8007cd8 <HAL_UART_ErrorCallback+0x2c>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d108      	bne.n	8007cd0 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007cbe:	4807      	ldr	r0, [pc, #28]	@ (8007cdc <HAL_UART_ErrorCallback+0x30>)
 8007cc0:	f7fd fcea 	bl	8005698 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007cc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007cc8:	4905      	ldr	r1, [pc, #20]	@ (8007ce0 <HAL_UART_ErrorCallback+0x34>)
 8007cca:	4806      	ldr	r0, [pc, #24]	@ (8007ce4 <HAL_UART_ErrorCallback+0x38>)
 8007ccc:	f009 fabb 	bl	8011246 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007cd0:	bf00      	nop
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	40013800 	.word	0x40013800
 8007cdc:	0801b7c0 	.word	0x0801b7c0
 8007ce0:	200013c8 	.word	0x200013c8
 8007ce4:	20001254 	.word	0x20001254

08007ce8 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007cf2:	79fb      	ldrb	r3, [r7, #7]
 8007cf4:	091b      	lsrs	r3, r3, #4
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	0092      	lsls	r2, r2, #2
 8007cfc:	4413      	add	r3, r2
 8007cfe:	005b      	lsls	r3, r3, #1
 8007d00:	b2da      	uxtb	r2, r3
 8007d02:	79fb      	ldrb	r3, [r7, #7]
 8007d04:	f003 030f 	and.w	r3, r3, #15
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	4413      	add	r3, r2
 8007d0c:	b2db      	uxtb	r3, r3
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	370c      	adds	r7, #12
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
	...

08007d1c <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007d1c:	b480      	push	{r7}
 8007d1e:	b083      	sub	sp, #12
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	4603      	mov	r3, r0
 8007d24:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007d26:	79fb      	ldrb	r3, [r7, #7]
 8007d28:	4a0e      	ldr	r2, [pc, #56]	@ (8007d64 <DecimalToBCD+0x48>)
 8007d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d2e:	08db      	lsrs	r3, r3, #3
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	b25b      	sxtb	r3, r3
 8007d34:	011b      	lsls	r3, r3, #4
 8007d36:	b258      	sxtb	r0, r3
 8007d38:	79fa      	ldrb	r2, [r7, #7]
 8007d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d64 <DecimalToBCD+0x48>)
 8007d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8007d40:	08d9      	lsrs	r1, r3, #3
 8007d42:	460b      	mov	r3, r1
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	440b      	add	r3, r1
 8007d48:	005b      	lsls	r3, r3, #1
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	b25b      	sxtb	r3, r3
 8007d50:	4303      	orrs	r3, r0
 8007d52:	b25b      	sxtb	r3, r3
 8007d54:	b2db      	uxtb	r3, r3
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	370c      	adds	r7, #12
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	cccccccd 	.word	0xcccccccd

08007d68 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b088      	sub	sp, #32
 8007d6c:	af02      	add	r7, sp, #8
 8007d6e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007d70:	2300      	movs	r3, #0
 8007d72:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007d74:	f107 020f 	add.w	r2, r7, #15
 8007d78:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7c:	9300      	str	r3, [sp, #0]
 8007d7e:	2301      	movs	r3, #1
 8007d80:	21d0      	movs	r1, #208	@ 0xd0
 8007d82:	482e      	ldr	r0, [pc, #184]	@ (8007e3c <DS3231_ReadTime+0xd4>)
 8007d84:	f003 fcc8 	bl	800b718 <HAL_I2C_Master_Transmit>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e050      	b.n	8007e34 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007d92:	f107 0210 	add.w	r2, r7, #16
 8007d96:	f04f 33ff 	mov.w	r3, #4294967295
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	2307      	movs	r3, #7
 8007d9e:	21d0      	movs	r1, #208	@ 0xd0
 8007da0:	4826      	ldr	r0, [pc, #152]	@ (8007e3c <DS3231_ReadTime+0xd4>)
 8007da2:	f003 fdd1 	bl	800b948 <HAL_I2C_Master_Receive>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e041      	b.n	8007e34 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007db0:	7c3b      	ldrb	r3, [r7, #16]
 8007db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7ff ff95 	bl	8007ce8 <BCDToDecimal>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007dc6:	7c7b      	ldrb	r3, [r7, #17]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7ff ff8d 	bl	8007ce8 <BCDToDecimal>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007dd6:	7cbb      	ldrb	r3, [r7, #18]
 8007dd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	4618      	mov	r0, r3
 8007de0:	f7ff ff82 	bl	8007ce8 <BCDToDecimal>
 8007de4:	4603      	mov	r3, r0
 8007de6:	461a      	mov	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007dec:	7cfb      	ldrb	r3, [r7, #19]
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff ff7a 	bl	8007ce8 <BCDToDecimal>
 8007df4:	4603      	mov	r3, r0
 8007df6:	461a      	mov	r2, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007dfc:	7d3b      	ldrb	r3, [r7, #20]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff ff72 	bl	8007ce8 <BCDToDecimal>
 8007e04:	4603      	mov	r3, r0
 8007e06:	461a      	mov	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007e0c:	7d7b      	ldrb	r3, [r7, #21]
 8007e0e:	f003 031f 	and.w	r3, r3, #31
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff ff67 	bl	8007ce8 <BCDToDecimal>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007e22:	7dbb      	ldrb	r3, [r7, #22]
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff ff5f 	bl	8007ce8 <BCDToDecimal>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3718      	adds	r7, #24
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	2000119c 	.word	0x2000119c

08007e40 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b088      	sub	sp, #32
 8007e44:	af04      	add	r7, sp, #16
 8007e46:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7ff ff63 	bl	8007d1c <DecimalToBCD>
 8007e56:	4603      	mov	r3, r0
 8007e58:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	785b      	ldrb	r3, [r3, #1]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7ff ff5c 	bl	8007d1c <DecimalToBCD>
 8007e64:	4603      	mov	r3, r0
 8007e66:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	789b      	ldrb	r3, [r3, #2]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7ff ff55 	bl	8007d1c <DecimalToBCD>
 8007e72:	4603      	mov	r3, r0
 8007e74:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	78db      	ldrb	r3, [r3, #3]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7ff ff4e 	bl	8007d1c <DecimalToBCD>
 8007e80:	4603      	mov	r3, r0
 8007e82:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	791b      	ldrb	r3, [r3, #4]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7ff ff47 	bl	8007d1c <DecimalToBCD>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	795b      	ldrb	r3, [r3, #5]
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7ff ff40 	bl	8007d1c <DecimalToBCD>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	799b      	ldrb	r3, [r3, #6]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7ff ff39 	bl	8007d1c <DecimalToBCD>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb6:	9302      	str	r3, [sp, #8]
 8007eb8:	2307      	movs	r3, #7
 8007eba:	9301      	str	r3, [sp, #4]
 8007ebc:	f107 0308 	add.w	r3, r7, #8
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	21d0      	movs	r1, #208	@ 0xd0
 8007ec6:	4806      	ldr	r0, [pc, #24]	@ (8007ee0 <DS3231_SetTime+0xa0>)
 8007ec8:	f003 fe34 	bl	800bb34 <HAL_I2C_Mem_Write>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e000      	b.n	8007ed8 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3710      	adds	r7, #16
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	2000119c 	.word	0x2000119c

08007ee4 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b082      	sub	sp, #8
 8007ee8:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8007eea:	2201      	movs	r2, #1
 8007eec:	490a      	ldr	r1, [pc, #40]	@ (8007f18 <SD_Mount+0x34>)
 8007eee:	480b      	ldr	r0, [pc, #44]	@ (8007f1c <SD_Mount+0x38>)
 8007ef0:	f00e febc 	bl	8016c6c <f_mount>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d004      	beq.n	8007f08 <SD_Mount+0x24>
		isMounted = false;
 8007efe:	4b08      	ldr	r3, [pc, #32]	@ (8007f20 <SD_Mount+0x3c>)
 8007f00:	2200      	movs	r2, #0
 8007f02:	701a      	strb	r2, [r3, #0]
		return false;
 8007f04:	2300      	movs	r3, #0
 8007f06:	e003      	b.n	8007f10 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007f08:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <SD_Mount+0x3c>)
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	701a      	strb	r2, [r3, #0]
	return true;
 8007f0e:	2301      	movs	r3, #1
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	0801b7e4 	.word	0x0801b7e4
 8007f1c:	200024f4 	.word	0x200024f4
 8007f20:	20002958 	.word	0x20002958

08007f24 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007f24:	b580      	push	{r7, lr}
 8007f26:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007f28:	f7ff ffdc 	bl	8007ee4 <SD_Mount>
 8007f2c:	4603      	mov	r3, r0
    }
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	bd80      	pop	{r7, pc}
	...

08007f34 <SD_IsMounted>:

bool SD_IsMounted(void) {
 8007f34:	b480      	push	{r7}
 8007f36:	af00      	add	r7, sp, #0
	return isMounted;
 8007f38:	4b03      	ldr	r3, [pc, #12]	@ (8007f48 <SD_IsMounted+0x14>)
 8007f3a:	781b      	ldrb	r3, [r3, #0]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	20002958 	.word	0x20002958

08007f4c <SD_Log>:

bool SD_Log(const char* message) {
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b0cc      	sub	sp, #304	@ 0x130
 8007f50:	af02      	add	r7, sp, #8
 8007f52:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007f56:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007f5a:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007f5c:	4b4d      	ldr	r3, [pc, #308]	@ (8008094 <SD_Log+0x148>)
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	f083 0301 	eor.w	r3, r3, #1
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d001      	beq.n	8007f6e <SD_Log+0x22>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e08d      	b.n	800808a <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007f6e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7ff fef8 	bl	8007d68 <DS3231_ReadTime>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00c      	beq.n	8007f98 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007f7e:	4a46      	ldr	r2, [pc, #280]	@ (8008098 <SD_Log+0x14c>)
 8007f80:	2120      	movs	r1, #32
 8007f82:	4846      	ldr	r0, [pc, #280]	@ (800809c <SD_Log+0x150>)
 8007f84:	f011 f892 	bl	80190ac <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8007f88:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f8c:	4a44      	ldr	r2, [pc, #272]	@ (80080a0 <SD_Log+0x154>)
 8007f8e:	2110      	movs	r1, #16
 8007f90:	4618      	mov	r0, r3
 8007f92:	f011 f88b 	bl	80190ac <sniprintf>
 8007f96:	e01e      	b.n	8007fd6 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8007f98:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007f9c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007fa0:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007fa4:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007fa8:	9101      	str	r1, [sp, #4]
 8007faa:	9200      	str	r2, [sp, #0]
 8007fac:	4a3d      	ldr	r2, [pc, #244]	@ (80080a4 <SD_Log+0x158>)
 8007fae:	2120      	movs	r1, #32
 8007fb0:	483a      	ldr	r0, [pc, #232]	@ (800809c <SD_Log+0x150>)
 8007fb2:	f011 f87b 	bl	80190ac <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8007fb6:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8007fba:	4619      	mov	r1, r3
 8007fbc:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007fc0:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007fc4:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007fc8:	9201      	str	r2, [sp, #4]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4a36      	ldr	r2, [pc, #216]	@ (80080a8 <SD_Log+0x15c>)
 8007fd0:	2110      	movs	r1, #16
 8007fd2:	f011 f86b 	bl	80190ac <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8007fd6:	2212      	movs	r2, #18
 8007fd8:	4930      	ldr	r1, [pc, #192]	@ (800809c <SD_Log+0x150>)
 8007fda:	4834      	ldr	r0, [pc, #208]	@ (80080ac <SD_Log+0x160>)
 8007fdc:	f00e fe8c 	bl	8016cf8 <f_open>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8007fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <SD_Log+0xa6>
 8007fee:	2300      	movs	r3, #0
 8007ff0:	e04b      	b.n	800808a <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8007ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80080ac <SD_Log+0x160>)
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	482c      	ldr	r0, [pc, #176]	@ (80080ac <SD_Log+0x160>)
 8007ffa:	f00f fa54 	bl	80174a6 <f_lseek>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8008004:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008008:	2b00      	cmp	r3, #0
 800800a:	d004      	beq.n	8008016 <SD_Log+0xca>
		f_close(&logFile);
 800800c:	4827      	ldr	r0, [pc, #156]	@ (80080ac <SD_Log+0x160>)
 800800e:	f00f fa20 	bl	8017452 <f_close>
		return false;
 8008012:	2300      	movs	r3, #0
 8008014:	e039      	b.n	800808a <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8008016:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800801a:	f107 0010 	add.w	r0, r7, #16
 800801e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008022:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	4613      	mov	r3, r2
 800802c:	4a20      	ldr	r2, [pc, #128]	@ (80080b0 <SD_Log+0x164>)
 800802e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008032:	f011 f83b 	bl	80190ac <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8008036:	f107 0310 	add.w	r3, r7, #16
 800803a:	4618      	mov	r0, r3
 800803c:	f7f8 f940 	bl	80002c0 <strlen>
 8008040:	4602      	mov	r2, r0
 8008042:	f107 030c 	add.w	r3, r7, #12
 8008046:	f107 0110 	add.w	r1, r7, #16
 800804a:	4818      	ldr	r0, [pc, #96]	@ (80080ac <SD_Log+0x160>)
 800804c:	f00f f80e 	bl	801706c <f_write>
 8008050:	4603      	mov	r3, r0
 8008052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8008056:	4815      	ldr	r0, [pc, #84]	@ (80080ac <SD_Log+0x160>)
 8008058:	f00f f9fb 	bl	8017452 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 800805c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008060:	2b00      	cmp	r3, #0
 8008062:	d10e      	bne.n	8008082 <SD_Log+0x136>
 8008064:	f107 0310 	add.w	r3, r7, #16
 8008068:	4618      	mov	r0, r3
 800806a:	f7f8 f929 	bl	80002c0 <strlen>
 800806e:	4602      	mov	r2, r0
 8008070:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008074:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d101      	bne.n	8008082 <SD_Log+0x136>
 800807e:	2301      	movs	r3, #1
 8008080:	e000      	b.n	8008084 <SD_Log+0x138>
 8008082:	2300      	movs	r3, #0
 8008084:	f003 0301 	and.w	r3, r3, #1
 8008088:	b2db      	uxtb	r3, r3
}
 800808a:	4618      	mov	r0, r3
 800808c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}
 8008094:	20002958 	.word	0x20002958
 8008098:	0801b7e8 	.word	0x0801b7e8
 800809c:	2000295c 	.word	0x2000295c
 80080a0:	0801b7fc 	.word	0x0801b7fc
 80080a4:	0801b808 	.word	0x0801b808
 80080a8:	0801b81c 	.word	0x0801b81c
 80080ac:	20002728 	.word	0x20002728
 80080b0:	0801b830 	.word	0x0801b830

080080b4 <SD_GetStats>:
void SD_Unmount(void) {
	f_mount(NULL, "", 0);
	isMounted = false;
}

SD_Stats SD_GetStats(void) {
 80080b4:	b590      	push	{r4, r7, lr}
 80080b6:	b08b      	sub	sp, #44	@ 0x2c
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
	SD_Stats stats = {0};
 80080bc:	f107 0310 	add.w	r3, r7, #16
 80080c0:	2200      	movs	r2, #0
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	605a      	str	r2, [r3, #4]
 80080c6:	609a      	str	r2, [r3, #8]

	if (!isMounted) {
 80080c8:	4b28      	ldr	r3, [pc, #160]	@ (800816c <SD_GetStats+0xb8>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	f083 0301 	eor.w	r3, r3, #1
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <SD_GetStats+0x38>
		stats.success = false;
 80080d6:	2300      	movs	r3, #0
 80080d8:	763b      	strb	r3, [r7, #24]
		return stats;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	461c      	mov	r4, r3
 80080de:	f107 0310 	add.w	r3, r7, #16
 80080e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80080ea:	e03a      	b.n	8008162 <SD_GetStats+0xae>
	}

	DWORD free_clusters, total_sectors, free_sectors;
	FATFS *fs_ptr = &fatFs;
 80080ec:	4b20      	ldr	r3, [pc, #128]	@ (8008170 <SD_GetStats+0xbc>)
 80080ee:	60bb      	str	r3, [r7, #8]

	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 80080f0:	f107 0208 	add.w	r2, r7, #8
 80080f4:	f107 030c 	add.w	r3, r7, #12
 80080f8:	4619      	mov	r1, r3
 80080fa:	481e      	ldr	r0, [pc, #120]	@ (8008174 <SD_GetStats+0xc0>)
 80080fc:	f00f fbdc 	bl	80178b8 <f_getfree>
 8008100:	4603      	mov	r3, r0
 8008102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != FR_OK) {
 8008106:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00a      	beq.n	8008124 <SD_GetStats+0x70>
		stats.success = false;
 800810e:	2300      	movs	r3, #0
 8008110:	763b      	strb	r3, [r7, #24]
		return stats;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	461c      	mov	r4, r3
 8008116:	f107 0310 	add.w	r3, r7, #16
 800811a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800811e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008122:	e01e      	b.n	8008162 <SD_GetStats+0xae>
	}

	// From Chan's FatFs documentation:
	// total_sectors = (fs->n_fatent - 2) * fs->csize;
	// free_sectors  = free_clusters * fs->csize;
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	3b02      	subs	r3, #2
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	8952      	ldrh	r2, [r2, #10]
 800812e:	fb02 f303 	mul.w	r3, r2, r3
 8008132:	623b      	str	r3, [r7, #32]
	free_sectors  = free_clusters * fs_ptr->csize;
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	895b      	ldrh	r3, [r3, #10]
 8008138:	461a      	mov	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	fb02 f303 	mul.w	r3, r2, r3
 8008140:	61fb      	str	r3, [r7, #28]

	// Sector size is 512 bytes -> 1 sector = 0.5 KiB
	// Convert to MB: (sectors / 2) / 1024 = MB
	stats.totalMB = total_sectors / 2048;
 8008142:	6a3b      	ldr	r3, [r7, #32]
 8008144:	0adb      	lsrs	r3, r3, #11
 8008146:	613b      	str	r3, [r7, #16]
	stats.freeMB  = free_sectors / 2048;
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	0adb      	lsrs	r3, r3, #11
 800814c:	617b      	str	r3, [r7, #20]
	stats.success = true;
 800814e:	2301      	movs	r3, #1
 8008150:	763b      	strb	r3, [r7, #24]

	return stats;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	461c      	mov	r4, r3
 8008156:	f107 0310 	add.w	r3, r7, #16
 800815a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800815e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	372c      	adds	r7, #44	@ 0x2c
 8008166:	46bd      	mov	sp, r7
 8008168:	bd90      	pop	{r4, r7, pc}
 800816a:	bf00      	nop
 800816c:	20002958 	.word	0x20002958
 8008170:	200024f4 	.word	0x200024f4
 8008174:	0801b7e4 	.word	0x0801b7e4

08008178 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008180:	f000 fd66 	bl	8008c50 <HAL_GetTick>
 8008184:	4603      	mov	r3, r0
 8008186:	4a04      	ldr	r2, [pc, #16]	@ (8008198 <SPI_Timer_On+0x20>)
 8008188:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800818a:	4a04      	ldr	r2, [pc, #16]	@ (800819c <SPI_Timer_On+0x24>)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6013      	str	r3, [r2, #0]
}
 8008190:	bf00      	nop
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	20002980 	.word	0x20002980
 800819c:	20002984 	.word	0x20002984

080081a0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80081a0:	b580      	push	{r7, lr}
 80081a2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80081a4:	f000 fd54 	bl	8008c50 <HAL_GetTick>
 80081a8:	4602      	mov	r2, r0
 80081aa:	4b06      	ldr	r3, [pc, #24]	@ (80081c4 <SPI_Timer_Status+0x24>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	1ad2      	subs	r2, r2, r3
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <SPI_Timer_Status+0x28>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	bf34      	ite	cc
 80081b8:	2301      	movcc	r3, #1
 80081ba:	2300      	movcs	r3, #0
 80081bc:	b2db      	uxtb	r3, r3
}
 80081be:	4618      	mov	r0, r3
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	20002980 	.word	0x20002980
 80081c8:	20002984 	.word	0x20002984

080081cc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af02      	add	r7, sp, #8
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80081d6:	f107 020f 	add.w	r2, r7, #15
 80081da:	1df9      	adds	r1, r7, #7
 80081dc:	2332      	movs	r3, #50	@ 0x32
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	2301      	movs	r3, #1
 80081e2:	4804      	ldr	r0, [pc, #16]	@ (80081f4 <xchg_spi+0x28>)
 80081e4:	f007 f83f 	bl	800f266 <HAL_SPI_TransmitReceive>
    return rxDat;
 80081e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	200011f0 	.word	0x200011f0

080081f8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80081f8:	b590      	push	{r4, r7, lr}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
 8008206:	e00a      	b.n	800821e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	18d4      	adds	r4, r2, r3
 800820e:	20ff      	movs	r0, #255	@ 0xff
 8008210:	f7ff ffdc 	bl	80081cc <xchg_spi>
 8008214:	4603      	mov	r3, r0
 8008216:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	3301      	adds	r3, #1
 800821c:	60fb      	str	r3, [r7, #12]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	429a      	cmp	r2, r3
 8008224:	d3f0      	bcc.n	8008208 <rcvr_spi_multi+0x10>
	}
}
 8008226:	bf00      	nop
 8008228:	bf00      	nop
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	bd90      	pop	{r4, r7, pc}

08008230 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	b29a      	uxth	r2, r3
 800823e:	f04f 33ff 	mov.w	r3, #4294967295
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	4803      	ldr	r0, [pc, #12]	@ (8008254 <xmit_spi_multi+0x24>)
 8008246:	f006 fe98 	bl	800ef7a <HAL_SPI_Transmit>
}
 800824a:	bf00      	nop
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	200011f0 	.word	0x200011f0

08008258 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008260:	f000 fcf6 	bl	8008c50 <HAL_GetTick>
 8008264:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800826a:	20ff      	movs	r0, #255	@ 0xff
 800826c:	f7ff ffae 	bl	80081cc <xchg_spi>
 8008270:	4603      	mov	r3, r0
 8008272:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008274:	7bfb      	ldrb	r3, [r7, #15]
 8008276:	2bff      	cmp	r3, #255	@ 0xff
 8008278:	d007      	beq.n	800828a <wait_ready+0x32>
 800827a:	f000 fce9 	bl	8008c50 <HAL_GetTick>
 800827e:	4602      	mov	r2, r0
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	1ad3      	subs	r3, r2, r3
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	429a      	cmp	r2, r3
 8008288:	d8ef      	bhi.n	800826a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800828a:	7bfb      	ldrb	r3, [r7, #15]
 800828c:	2bff      	cmp	r3, #255	@ 0xff
 800828e:	bf0c      	ite	eq
 8008290:	2301      	moveq	r3, #1
 8008292:	2300      	movne	r3, #0
 8008294:	b2db      	uxtb	r3, r3
}
 8008296:	4618      	mov	r0, r3
 8008298:	3718      	adds	r7, #24
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
	...

080082a0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80082a4:	2201      	movs	r2, #1
 80082a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80082aa:	4804      	ldr	r0, [pc, #16]	@ (80082bc <despiselect+0x1c>)
 80082ac:	f003 f980 	bl	800b5b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80082b0:	20ff      	movs	r0, #255	@ 0xff
 80082b2:	f7ff ff8b 	bl	80081cc <xchg_spi>

}
 80082b6:	bf00      	nop
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	48000800 	.word	0x48000800

080082c0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80082c4:	2200      	movs	r2, #0
 80082c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80082ca:	480a      	ldr	r0, [pc, #40]	@ (80082f4 <spiselect+0x34>)
 80082cc:	f003 f970 	bl	800b5b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80082d0:	20ff      	movs	r0, #255	@ 0xff
 80082d2:	f7ff ff7b 	bl	80081cc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80082d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80082da:	f7ff ffbd 	bl	8008258 <wait_ready>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <spiselect+0x28>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e002      	b.n	80082ee <spiselect+0x2e>

	despiselect();
 80082e8:	f7ff ffda 	bl	80082a0 <despiselect>
	return 0;	/* Timeout */
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	48000800 	.word	0x48000800

080082f8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8008302:	20c8      	movs	r0, #200	@ 0xc8
 8008304:	f7ff ff38 	bl	8008178 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008308:	20ff      	movs	r0, #255	@ 0xff
 800830a:	f7ff ff5f 	bl	80081cc <xchg_spi>
 800830e:	4603      	mov	r3, r0
 8008310:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8008312:	7bfb      	ldrb	r3, [r7, #15]
 8008314:	2bff      	cmp	r3, #255	@ 0xff
 8008316:	d104      	bne.n	8008322 <rcvr_datablock+0x2a>
 8008318:	f7ff ff42 	bl	80081a0 <SPI_Timer_Status>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1f2      	bne.n	8008308 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8008322:	7bfb      	ldrb	r3, [r7, #15]
 8008324:	2bfe      	cmp	r3, #254	@ 0xfe
 8008326:	d001      	beq.n	800832c <rcvr_datablock+0x34>
 8008328:	2300      	movs	r3, #0
 800832a:	e00a      	b.n	8008342 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800832c:	6839      	ldr	r1, [r7, #0]
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7ff ff62 	bl	80081f8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008334:	20ff      	movs	r0, #255	@ 0xff
 8008336:	f7ff ff49 	bl	80081cc <xchg_spi>
 800833a:	20ff      	movs	r0, #255	@ 0xff
 800833c:	f7ff ff46 	bl	80081cc <xchg_spi>

	return 1;						/* Function succeeded */
 8008340:	2301      	movs	r3, #1
}
 8008342:	4618      	mov	r0, r3
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b084      	sub	sp, #16
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
 8008352:	460b      	mov	r3, r1
 8008354:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008356:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800835a:	f7ff ff7d 	bl	8008258 <wait_ready>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <xmit_datablock+0x1e>
 8008364:	2300      	movs	r3, #0
 8008366:	e01e      	b.n	80083a6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008368:	78fb      	ldrb	r3, [r7, #3]
 800836a:	4618      	mov	r0, r3
 800836c:	f7ff ff2e 	bl	80081cc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	2bfd      	cmp	r3, #253	@ 0xfd
 8008374:	d016      	beq.n	80083a4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8008376:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f7ff ff58 	bl	8008230 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008380:	20ff      	movs	r0, #255	@ 0xff
 8008382:	f7ff ff23 	bl	80081cc <xchg_spi>
 8008386:	20ff      	movs	r0, #255	@ 0xff
 8008388:	f7ff ff20 	bl	80081cc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800838c:	20ff      	movs	r0, #255	@ 0xff
 800838e:	f7ff ff1d 	bl	80081cc <xchg_spi>
 8008392:	4603      	mov	r3, r0
 8008394:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8008396:	7bfb      	ldrb	r3, [r7, #15]
 8008398:	f003 031f 	and.w	r3, r3, #31
 800839c:	2b05      	cmp	r3, #5
 800839e:	d001      	beq.n	80083a4 <xmit_datablock+0x5a>
 80083a0:	2300      	movs	r3, #0
 80083a2:	e000      	b.n	80083a6 <xmit_datablock+0x5c>
	}
	return 1;
 80083a4:	2301      	movs	r3, #1
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	4603      	mov	r3, r0
 80083b6:	6039      	str	r1, [r7, #0]
 80083b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80083ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	da0e      	bge.n	80083e0 <send_cmd+0x32>
		cmd &= 0x7F;
 80083c2:	79fb      	ldrb	r3, [r7, #7]
 80083c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083c8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80083ca:	2100      	movs	r1, #0
 80083cc:	2037      	movs	r0, #55	@ 0x37
 80083ce:	f7ff ffee 	bl	80083ae <send_cmd>
 80083d2:	4603      	mov	r3, r0
 80083d4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80083d6:	7bbb      	ldrb	r3, [r7, #14]
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d901      	bls.n	80083e0 <send_cmd+0x32>
 80083dc:	7bbb      	ldrb	r3, [r7, #14]
 80083de:	e051      	b.n	8008484 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80083e0:	79fb      	ldrb	r3, [r7, #7]
 80083e2:	2b0c      	cmp	r3, #12
 80083e4:	d008      	beq.n	80083f8 <send_cmd+0x4a>
		despiselect();
 80083e6:	f7ff ff5b 	bl	80082a0 <despiselect>
		if (!spiselect()) return 0xFF;
 80083ea:	f7ff ff69 	bl	80082c0 <spiselect>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d101      	bne.n	80083f8 <send_cmd+0x4a>
 80083f4:	23ff      	movs	r3, #255	@ 0xff
 80083f6:	e045      	b.n	8008484 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80083f8:	79fb      	ldrb	r3, [r7, #7]
 80083fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	4618      	mov	r0, r3
 8008402:	f7ff fee3 	bl	80081cc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	0e1b      	lsrs	r3, r3, #24
 800840a:	b2db      	uxtb	r3, r3
 800840c:	4618      	mov	r0, r3
 800840e:	f7ff fedd 	bl	80081cc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	0c1b      	lsrs	r3, r3, #16
 8008416:	b2db      	uxtb	r3, r3
 8008418:	4618      	mov	r0, r3
 800841a:	f7ff fed7 	bl	80081cc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	0a1b      	lsrs	r3, r3, #8
 8008422:	b2db      	uxtb	r3, r3
 8008424:	4618      	mov	r0, r3
 8008426:	f7ff fed1 	bl	80081cc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	b2db      	uxtb	r3, r3
 800842e:	4618      	mov	r0, r3
 8008430:	f7ff fecc 	bl	80081cc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008434:	2301      	movs	r3, #1
 8008436:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008438:	79fb      	ldrb	r3, [r7, #7]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d101      	bne.n	8008442 <send_cmd+0x94>
 800843e:	2395      	movs	r3, #149	@ 0x95
 8008440:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008442:	79fb      	ldrb	r3, [r7, #7]
 8008444:	2b08      	cmp	r3, #8
 8008446:	d101      	bne.n	800844c <send_cmd+0x9e>
 8008448:	2387      	movs	r3, #135	@ 0x87
 800844a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800844c:	7bfb      	ldrb	r3, [r7, #15]
 800844e:	4618      	mov	r0, r3
 8008450:	f7ff febc 	bl	80081cc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	2b0c      	cmp	r3, #12
 8008458:	d102      	bne.n	8008460 <send_cmd+0xb2>
 800845a:	20ff      	movs	r0, #255	@ 0xff
 800845c:	f7ff feb6 	bl	80081cc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008460:	230a      	movs	r3, #10
 8008462:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008464:	20ff      	movs	r0, #255	@ 0xff
 8008466:	f7ff feb1 	bl	80081cc <xchg_spi>
 800846a:	4603      	mov	r3, r0
 800846c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800846e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008472:	2b00      	cmp	r3, #0
 8008474:	da05      	bge.n	8008482 <send_cmd+0xd4>
 8008476:	7bfb      	ldrb	r3, [r7, #15]
 8008478:	3b01      	subs	r3, #1
 800847a:	73fb      	strb	r3, [r7, #15]
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1f0      	bne.n	8008464 <send_cmd+0xb6>

	return res;							/* Return received response */
 8008482:	7bbb      	ldrb	r3, [r7, #14]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3710      	adds	r7, #16
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800848c:	b590      	push	{r4, r7, lr}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	4603      	mov	r3, r0
 8008494:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008496:	79fb      	ldrb	r3, [r7, #7]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <USER_SPI_initialize+0x14>
 800849c:	2301      	movs	r3, #1
 800849e:	e0d6      	b.n	800864e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80084a0:	4b6d      	ldr	r3, [pc, #436]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	f003 0302 	and.w	r3, r3, #2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <USER_SPI_initialize+0x2a>
 80084ae:	4b6a      	ldr	r3, [pc, #424]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	e0cb      	b.n	800864e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80084b6:	4b69      	ldr	r3, [pc, #420]	@ (800865c <USER_SPI_initialize+0x1d0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80084c0:	4b66      	ldr	r3, [pc, #408]	@ (800865c <USER_SPI_initialize+0x1d0>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80084c8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80084ca:	230a      	movs	r3, #10
 80084cc:	73fb      	strb	r3, [r7, #15]
 80084ce:	e005      	b.n	80084dc <USER_SPI_initialize+0x50>
 80084d0:	20ff      	movs	r0, #255	@ 0xff
 80084d2:	f7ff fe7b 	bl	80081cc <xchg_spi>
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	3b01      	subs	r3, #1
 80084da:	73fb      	strb	r3, [r7, #15]
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1f6      	bne.n	80084d0 <USER_SPI_initialize+0x44>

	ty = 0;
 80084e2:	2300      	movs	r3, #0
 80084e4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80084e6:	2100      	movs	r1, #0
 80084e8:	2000      	movs	r0, #0
 80084ea:	f7ff ff60 	bl	80083ae <send_cmd>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	f040 808b 	bne.w	800860c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80084f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80084fa:	f7ff fe3d 	bl	8008178 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80084fe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8008502:	2008      	movs	r0, #8
 8008504:	f7ff ff53 	bl	80083ae <send_cmd>
 8008508:	4603      	mov	r3, r0
 800850a:	2b01      	cmp	r3, #1
 800850c:	d151      	bne.n	80085b2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800850e:	2300      	movs	r3, #0
 8008510:	73fb      	strb	r3, [r7, #15]
 8008512:	e00d      	b.n	8008530 <USER_SPI_initialize+0xa4>
 8008514:	7bfc      	ldrb	r4, [r7, #15]
 8008516:	20ff      	movs	r0, #255	@ 0xff
 8008518:	f7ff fe58 	bl	80081cc <xchg_spi>
 800851c:	4603      	mov	r3, r0
 800851e:	461a      	mov	r2, r3
 8008520:	f104 0310 	add.w	r3, r4, #16
 8008524:	443b      	add	r3, r7
 8008526:	f803 2c08 	strb.w	r2, [r3, #-8]
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	3301      	adds	r3, #1
 800852e:	73fb      	strb	r3, [r7, #15]
 8008530:	7bfb      	ldrb	r3, [r7, #15]
 8008532:	2b03      	cmp	r3, #3
 8008534:	d9ee      	bls.n	8008514 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008536:	7abb      	ldrb	r3, [r7, #10]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d167      	bne.n	800860c <USER_SPI_initialize+0x180>
 800853c:	7afb      	ldrb	r3, [r7, #11]
 800853e:	2baa      	cmp	r3, #170	@ 0xaa
 8008540:	d164      	bne.n	800860c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008542:	bf00      	nop
 8008544:	f7ff fe2c 	bl	80081a0 <SPI_Timer_Status>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d007      	beq.n	800855e <USER_SPI_initialize+0xd2>
 800854e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008552:	20a9      	movs	r0, #169	@ 0xa9
 8008554:	f7ff ff2b 	bl	80083ae <send_cmd>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1f2      	bne.n	8008544 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800855e:	f7ff fe1f 	bl	80081a0 <SPI_Timer_Status>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d051      	beq.n	800860c <USER_SPI_initialize+0x180>
 8008568:	2100      	movs	r1, #0
 800856a:	203a      	movs	r0, #58	@ 0x3a
 800856c:	f7ff ff1f 	bl	80083ae <send_cmd>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d14a      	bne.n	800860c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008576:	2300      	movs	r3, #0
 8008578:	73fb      	strb	r3, [r7, #15]
 800857a:	e00d      	b.n	8008598 <USER_SPI_initialize+0x10c>
 800857c:	7bfc      	ldrb	r4, [r7, #15]
 800857e:	20ff      	movs	r0, #255	@ 0xff
 8008580:	f7ff fe24 	bl	80081cc <xchg_spi>
 8008584:	4603      	mov	r3, r0
 8008586:	461a      	mov	r2, r3
 8008588:	f104 0310 	add.w	r3, r4, #16
 800858c:	443b      	add	r3, r7
 800858e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	3301      	adds	r3, #1
 8008596:	73fb      	strb	r3, [r7, #15]
 8008598:	7bfb      	ldrb	r3, [r7, #15]
 800859a:	2b03      	cmp	r3, #3
 800859c:	d9ee      	bls.n	800857c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800859e:	7a3b      	ldrb	r3, [r7, #8]
 80085a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d001      	beq.n	80085ac <USER_SPI_initialize+0x120>
 80085a8:	230c      	movs	r3, #12
 80085aa:	e000      	b.n	80085ae <USER_SPI_initialize+0x122>
 80085ac:	2304      	movs	r3, #4
 80085ae:	737b      	strb	r3, [r7, #13]
 80085b0:	e02c      	b.n	800860c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80085b2:	2100      	movs	r1, #0
 80085b4:	20a9      	movs	r0, #169	@ 0xa9
 80085b6:	f7ff fefa 	bl	80083ae <send_cmd>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d804      	bhi.n	80085ca <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80085c0:	2302      	movs	r3, #2
 80085c2:	737b      	strb	r3, [r7, #13]
 80085c4:	23a9      	movs	r3, #169	@ 0xa9
 80085c6:	73bb      	strb	r3, [r7, #14]
 80085c8:	e003      	b.n	80085d2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80085ca:	2301      	movs	r3, #1
 80085cc:	737b      	strb	r3, [r7, #13]
 80085ce:	2301      	movs	r3, #1
 80085d0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80085d2:	bf00      	nop
 80085d4:	f7ff fde4 	bl	80081a0 <SPI_Timer_Status>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <USER_SPI_initialize+0x162>
 80085de:	7bbb      	ldrb	r3, [r7, #14]
 80085e0:	2100      	movs	r1, #0
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7ff fee3 	bl	80083ae <send_cmd>
 80085e8:	4603      	mov	r3, r0
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1f2      	bne.n	80085d4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80085ee:	f7ff fdd7 	bl	80081a0 <SPI_Timer_Status>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d007      	beq.n	8008608 <USER_SPI_initialize+0x17c>
 80085f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80085fc:	2010      	movs	r0, #16
 80085fe:	f7ff fed6 	bl	80083ae <send_cmd>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <USER_SPI_initialize+0x180>
				ty = 0;
 8008608:	2300      	movs	r3, #0
 800860a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800860c:	4a14      	ldr	r2, [pc, #80]	@ (8008660 <USER_SPI_initialize+0x1d4>)
 800860e:	7b7b      	ldrb	r3, [r7, #13]
 8008610:	7013      	strb	r3, [r2, #0]
	despiselect();
 8008612:	f7ff fe45 	bl	80082a0 <despiselect>

	if (ty) {			/* OK */
 8008616:	7b7b      	ldrb	r3, [r7, #13]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d012      	beq.n	8008642 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800861c:	4b0f      	ldr	r3, [pc, #60]	@ (800865c <USER_SPI_initialize+0x1d0>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008626:	4b0d      	ldr	r3, [pc, #52]	@ (800865c <USER_SPI_initialize+0x1d0>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f042 0208 	orr.w	r2, r2, #8
 800862e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008630:	4b09      	ldr	r3, [pc, #36]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	b2db      	uxtb	r3, r3
 8008636:	f023 0301 	bic.w	r3, r3, #1
 800863a:	b2da      	uxtb	r2, r3
 800863c:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	e002      	b.n	8008648 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008642:	4b05      	ldr	r3, [pc, #20]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 8008644:	2201      	movs	r2, #1
 8008646:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008648:	4b03      	ldr	r3, [pc, #12]	@ (8008658 <USER_SPI_initialize+0x1cc>)
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	b2db      	uxtb	r3, r3
}
 800864e:	4618      	mov	r0, r3
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	bd90      	pop	{r4, r7, pc}
 8008656:	bf00      	nop
 8008658:	20000008 	.word	0x20000008
 800865c:	200011f0 	.word	0x200011f0
 8008660:	2000297c 	.word	0x2000297c

08008664 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800866e:	79fb      	ldrb	r3, [r7, #7]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d001      	beq.n	8008678 <USER_SPI_status+0x14>
 8008674:	2301      	movs	r3, #1
 8008676:	e002      	b.n	800867e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008678:	4b04      	ldr	r3, [pc, #16]	@ (800868c <USER_SPI_status+0x28>)
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	b2db      	uxtb	r3, r3
}
 800867e:	4618      	mov	r0, r3
 8008680:	370c      	adds	r7, #12
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	20000008 	.word	0x20000008

08008690 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	60b9      	str	r1, [r7, #8]
 8008698:	607a      	str	r2, [r7, #4]
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	4603      	mov	r3, r0
 800869e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80086a0:	7bfb      	ldrb	r3, [r7, #15]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d102      	bne.n	80086ac <USER_SPI_read+0x1c>
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <USER_SPI_read+0x20>
 80086ac:	2304      	movs	r3, #4
 80086ae:	e04d      	b.n	800874c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80086b0:	4b28      	ldr	r3, [pc, #160]	@ (8008754 <USER_SPI_read+0xc4>)
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <USER_SPI_read+0x32>
 80086be:	2303      	movs	r3, #3
 80086c0:	e044      	b.n	800874c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80086c2:	4b25      	ldr	r3, [pc, #148]	@ (8008758 <USER_SPI_read+0xc8>)
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	f003 0308 	and.w	r3, r3, #8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d102      	bne.n	80086d4 <USER_SPI_read+0x44>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	025b      	lsls	r3, r3, #9
 80086d2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d111      	bne.n	80086fe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80086da:	6879      	ldr	r1, [r7, #4]
 80086dc:	2011      	movs	r0, #17
 80086de:	f7ff fe66 	bl	80083ae <send_cmd>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d129      	bne.n	800873c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80086e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80086ec:	68b8      	ldr	r0, [r7, #8]
 80086ee:	f7ff fe03 	bl	80082f8 <rcvr_datablock>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d021      	beq.n	800873c <USER_SPI_read+0xac>
			count = 0;
 80086f8:	2300      	movs	r3, #0
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	e01e      	b.n	800873c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80086fe:	6879      	ldr	r1, [r7, #4]
 8008700:	2012      	movs	r0, #18
 8008702:	f7ff fe54 	bl	80083ae <send_cmd>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d117      	bne.n	800873c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800870c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008710:	68b8      	ldr	r0, [r7, #8]
 8008712:	f7ff fdf1 	bl	80082f8 <rcvr_datablock>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00a      	beq.n	8008732 <USER_SPI_read+0xa2>
				buff += 512;
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008722:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	3b01      	subs	r3, #1
 8008728:	603b      	str	r3, [r7, #0]
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1ed      	bne.n	800870c <USER_SPI_read+0x7c>
 8008730:	e000      	b.n	8008734 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008732:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008734:	2100      	movs	r1, #0
 8008736:	200c      	movs	r0, #12
 8008738:	f7ff fe39 	bl	80083ae <send_cmd>
		}
	}
	despiselect();
 800873c:	f7ff fdb0 	bl	80082a0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	bf14      	ite	ne
 8008746:	2301      	movne	r3, #1
 8008748:	2300      	moveq	r3, #0
 800874a:	b2db      	uxtb	r3, r3
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000008 	.word	0x20000008
 8008758:	2000297c 	.word	0x2000297c

0800875c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
 8008766:	603b      	str	r3, [r7, #0]
 8008768:	4603      	mov	r3, r0
 800876a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800876c:	7bfb      	ldrb	r3, [r7, #15]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <USER_SPI_write+0x1c>
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <USER_SPI_write+0x20>
 8008778:	2304      	movs	r3, #4
 800877a:	e063      	b.n	8008844 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800877c:	4b33      	ldr	r3, [pc, #204]	@ (800884c <USER_SPI_write+0xf0>)
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	b2db      	uxtb	r3, r3
 8008782:	f003 0301 	and.w	r3, r3, #1
 8008786:	2b00      	cmp	r3, #0
 8008788:	d001      	beq.n	800878e <USER_SPI_write+0x32>
 800878a:	2303      	movs	r3, #3
 800878c:	e05a      	b.n	8008844 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800878e:	4b2f      	ldr	r3, [pc, #188]	@ (800884c <USER_SPI_write+0xf0>)
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	b2db      	uxtb	r3, r3
 8008794:	f003 0304 	and.w	r3, r3, #4
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <USER_SPI_write+0x44>
 800879c:	2302      	movs	r3, #2
 800879e:	e051      	b.n	8008844 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80087a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008850 <USER_SPI_write+0xf4>)
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	f003 0308 	and.w	r3, r3, #8
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d102      	bne.n	80087b2 <USER_SPI_write+0x56>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	025b      	lsls	r3, r3, #9
 80087b0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d110      	bne.n	80087da <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	2018      	movs	r0, #24
 80087bc:	f7ff fdf7 	bl	80083ae <send_cmd>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d136      	bne.n	8008834 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80087c6:	21fe      	movs	r1, #254	@ 0xfe
 80087c8:	68b8      	ldr	r0, [r7, #8]
 80087ca:	f7ff fdbe 	bl	800834a <xmit_datablock>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d02f      	beq.n	8008834 <USER_SPI_write+0xd8>
			count = 0;
 80087d4:	2300      	movs	r3, #0
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	e02c      	b.n	8008834 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80087da:	4b1d      	ldr	r3, [pc, #116]	@ (8008850 <USER_SPI_write+0xf4>)
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	f003 0306 	and.w	r3, r3, #6
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <USER_SPI_write+0x92>
 80087e6:	6839      	ldr	r1, [r7, #0]
 80087e8:	2097      	movs	r0, #151	@ 0x97
 80087ea:	f7ff fde0 	bl	80083ae <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	2019      	movs	r0, #25
 80087f2:	f7ff fddc 	bl	80083ae <send_cmd>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d11b      	bne.n	8008834 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80087fc:	21fc      	movs	r1, #252	@ 0xfc
 80087fe:	68b8      	ldr	r0, [r7, #8]
 8008800:	f7ff fda3 	bl	800834a <xmit_datablock>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00a      	beq.n	8008820 <USER_SPI_write+0xc4>
				buff += 512;
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008810:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	3b01      	subs	r3, #1
 8008816:	603b      	str	r3, [r7, #0]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1ee      	bne.n	80087fc <USER_SPI_write+0xa0>
 800881e:	e000      	b.n	8008822 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008820:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008822:	21fd      	movs	r1, #253	@ 0xfd
 8008824:	2000      	movs	r0, #0
 8008826:	f7ff fd90 	bl	800834a <xmit_datablock>
 800882a:	4603      	mov	r3, r0
 800882c:	2b00      	cmp	r3, #0
 800882e:	d101      	bne.n	8008834 <USER_SPI_write+0xd8>
 8008830:	2301      	movs	r3, #1
 8008832:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008834:	f7ff fd34 	bl	80082a0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	bf14      	ite	ne
 800883e:	2301      	movne	r3, #1
 8008840:	2300      	moveq	r3, #0
 8008842:	b2db      	uxtb	r3, r3
}
 8008844:	4618      	mov	r0, r3
 8008846:	3710      	adds	r7, #16
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	20000008 	.word	0x20000008
 8008850:	2000297c 	.word	0x2000297c

08008854 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b08c      	sub	sp, #48	@ 0x30
 8008858:	af00      	add	r7, sp, #0
 800885a:	4603      	mov	r3, r0
 800885c:	603a      	str	r2, [r7, #0]
 800885e:	71fb      	strb	r3, [r7, #7]
 8008860:	460b      	mov	r3, r1
 8008862:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008864:	79fb      	ldrb	r3, [r7, #7]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d001      	beq.n	800886e <USER_SPI_ioctl+0x1a>
 800886a:	2304      	movs	r3, #4
 800886c:	e15a      	b.n	8008b24 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800886e:	4baf      	ldr	r3, [pc, #700]	@ (8008b2c <USER_SPI_ioctl+0x2d8>)
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	b2db      	uxtb	r3, r3
 8008874:	f003 0301 	and.w	r3, r3, #1
 8008878:	2b00      	cmp	r3, #0
 800887a:	d001      	beq.n	8008880 <USER_SPI_ioctl+0x2c>
 800887c:	2303      	movs	r3, #3
 800887e:	e151      	b.n	8008b24 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8008886:	79bb      	ldrb	r3, [r7, #6]
 8008888:	2b04      	cmp	r3, #4
 800888a:	f200 8136 	bhi.w	8008afa <USER_SPI_ioctl+0x2a6>
 800888e:	a201      	add	r2, pc, #4	@ (adr r2, 8008894 <USER_SPI_ioctl+0x40>)
 8008890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008894:	080088a9 	.word	0x080088a9
 8008898:	080088bd 	.word	0x080088bd
 800889c:	08008afb 	.word	0x08008afb
 80088a0:	08008969 	.word	0x08008969
 80088a4:	08008a5f 	.word	0x08008a5f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80088a8:	f7ff fd0a 	bl	80082c0 <spiselect>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 8127 	beq.w	8008b02 <USER_SPI_ioctl+0x2ae>
 80088b4:	2300      	movs	r3, #0
 80088b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80088ba:	e122      	b.n	8008b02 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80088bc:	2100      	movs	r1, #0
 80088be:	2009      	movs	r0, #9
 80088c0:	f7ff fd75 	bl	80083ae <send_cmd>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f040 811d 	bne.w	8008b06 <USER_SPI_ioctl+0x2b2>
 80088cc:	f107 030c 	add.w	r3, r7, #12
 80088d0:	2110      	movs	r1, #16
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7ff fd10 	bl	80082f8 <rcvr_datablock>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 8113 	beq.w	8008b06 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80088e0:	7b3b      	ldrb	r3, [r7, #12]
 80088e2:	099b      	lsrs	r3, r3, #6
 80088e4:	b2db      	uxtb	r3, r3
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d111      	bne.n	800890e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80088ea:	7d7b      	ldrb	r3, [r7, #21]
 80088ec:	461a      	mov	r2, r3
 80088ee:	7d3b      	ldrb	r3, [r7, #20]
 80088f0:	021b      	lsls	r3, r3, #8
 80088f2:	4413      	add	r3, r2
 80088f4:	461a      	mov	r2, r3
 80088f6:	7cfb      	ldrb	r3, [r7, #19]
 80088f8:	041b      	lsls	r3, r3, #16
 80088fa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80088fe:	4413      	add	r3, r2
 8008900:	3301      	adds	r3, #1
 8008902:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	029a      	lsls	r2, r3, #10
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	e028      	b.n	8008960 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800890e:	7c7b      	ldrb	r3, [r7, #17]
 8008910:	f003 030f 	and.w	r3, r3, #15
 8008914:	b2da      	uxtb	r2, r3
 8008916:	7dbb      	ldrb	r3, [r7, #22]
 8008918:	09db      	lsrs	r3, r3, #7
 800891a:	b2db      	uxtb	r3, r3
 800891c:	4413      	add	r3, r2
 800891e:	b2da      	uxtb	r2, r3
 8008920:	7d7b      	ldrb	r3, [r7, #21]
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	b2db      	uxtb	r3, r3
 8008926:	f003 0306 	and.w	r3, r3, #6
 800892a:	b2db      	uxtb	r3, r3
 800892c:	4413      	add	r3, r2
 800892e:	b2db      	uxtb	r3, r3
 8008930:	3302      	adds	r3, #2
 8008932:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008936:	7d3b      	ldrb	r3, [r7, #20]
 8008938:	099b      	lsrs	r3, r3, #6
 800893a:	b2db      	uxtb	r3, r3
 800893c:	461a      	mov	r2, r3
 800893e:	7cfb      	ldrb	r3, [r7, #19]
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	441a      	add	r2, r3
 8008944:	7cbb      	ldrb	r3, [r7, #18]
 8008946:	029b      	lsls	r3, r3, #10
 8008948:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800894c:	4413      	add	r3, r2
 800894e:	3301      	adds	r3, #1
 8008950:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008952:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008956:	3b09      	subs	r3, #9
 8008958:	69fa      	ldr	r2, [r7, #28]
 800895a:	409a      	lsls	r2, r3
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008960:	2300      	movs	r3, #0
 8008962:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008966:	e0ce      	b.n	8008b06 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008968:	4b71      	ldr	r3, [pc, #452]	@ (8008b30 <USER_SPI_ioctl+0x2dc>)
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	f003 0304 	and.w	r3, r3, #4
 8008970:	2b00      	cmp	r3, #0
 8008972:	d031      	beq.n	80089d8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008974:	2100      	movs	r1, #0
 8008976:	208d      	movs	r0, #141	@ 0x8d
 8008978:	f7ff fd19 	bl	80083ae <send_cmd>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	f040 80c3 	bne.w	8008b0a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008984:	20ff      	movs	r0, #255	@ 0xff
 8008986:	f7ff fc21 	bl	80081cc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800898a:	f107 030c 	add.w	r3, r7, #12
 800898e:	2110      	movs	r1, #16
 8008990:	4618      	mov	r0, r3
 8008992:	f7ff fcb1 	bl	80082f8 <rcvr_datablock>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	f000 80b6 	beq.w	8008b0a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800899e:	2330      	movs	r3, #48	@ 0x30
 80089a0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089a4:	e007      	b.n	80089b6 <USER_SPI_ioctl+0x162>
 80089a6:	20ff      	movs	r0, #255	@ 0xff
 80089a8:	f7ff fc10 	bl	80081cc <xchg_spi>
 80089ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089b0:	3b01      	subs	r3, #1
 80089b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1f3      	bne.n	80089a6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80089be:	7dbb      	ldrb	r3, [r7, #22]
 80089c0:	091b      	lsrs	r3, r3, #4
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	461a      	mov	r2, r3
 80089c6:	2310      	movs	r3, #16
 80089c8:	fa03 f202 	lsl.w	r2, r3, r2
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80089d0:	2300      	movs	r3, #0
 80089d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80089d6:	e098      	b.n	8008b0a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80089d8:	2100      	movs	r1, #0
 80089da:	2009      	movs	r0, #9
 80089dc:	f7ff fce7 	bl	80083ae <send_cmd>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f040 8091 	bne.w	8008b0a <USER_SPI_ioctl+0x2b6>
 80089e8:	f107 030c 	add.w	r3, r7, #12
 80089ec:	2110      	movs	r1, #16
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff fc82 	bl	80082f8 <rcvr_datablock>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f000 8087 	beq.w	8008b0a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80089fc:	4b4c      	ldr	r3, [pc, #304]	@ (8008b30 <USER_SPI_ioctl+0x2dc>)
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d012      	beq.n	8008a2e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008a08:	7dbb      	ldrb	r3, [r7, #22]
 8008a0a:	005b      	lsls	r3, r3, #1
 8008a0c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008a10:	7dfa      	ldrb	r2, [r7, #23]
 8008a12:	09d2      	lsrs	r2, r2, #7
 8008a14:	b2d2      	uxtb	r2, r2
 8008a16:	4413      	add	r3, r2
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	7e7b      	ldrb	r3, [r7, #25]
 8008a1c:	099b      	lsrs	r3, r3, #6
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	3b01      	subs	r3, #1
 8008a22:	fa02 f303 	lsl.w	r3, r2, r3
 8008a26:	461a      	mov	r2, r3
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	601a      	str	r2, [r3, #0]
 8008a2c:	e013      	b.n	8008a56 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008a2e:	7dbb      	ldrb	r3, [r7, #22]
 8008a30:	109b      	asrs	r3, r3, #2
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	f003 031f 	and.w	r3, r3, #31
 8008a38:	3301      	adds	r3, #1
 8008a3a:	7dfa      	ldrb	r2, [r7, #23]
 8008a3c:	00d2      	lsls	r2, r2, #3
 8008a3e:	f002 0218 	and.w	r2, r2, #24
 8008a42:	7df9      	ldrb	r1, [r7, #23]
 8008a44:	0949      	lsrs	r1, r1, #5
 8008a46:	b2c9      	uxtb	r1, r1
 8008a48:	440a      	add	r2, r1
 8008a4a:	3201      	adds	r2, #1
 8008a4c:	fb02 f303 	mul.w	r3, r2, r3
 8008a50:	461a      	mov	r2, r3
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008a56:	2300      	movs	r3, #0
 8008a58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008a5c:	e055      	b.n	8008b0a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008a5e:	4b34      	ldr	r3, [pc, #208]	@ (8008b30 <USER_SPI_ioctl+0x2dc>)
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	f003 0306 	and.w	r3, r3, #6
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d051      	beq.n	8008b0e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008a6a:	f107 020c 	add.w	r2, r7, #12
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
 8008a70:	210b      	movs	r1, #11
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7ff feee 	bl	8008854 <USER_SPI_ioctl>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d149      	bne.n	8008b12 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008a7e:	7b3b      	ldrb	r3, [r7, #12]
 8008a80:	099b      	lsrs	r3, r3, #6
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d104      	bne.n	8008a92 <USER_SPI_ioctl+0x23e>
 8008a88:	7dbb      	ldrb	r3, [r7, #22]
 8008a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d041      	beq.n	8008b16 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	623b      	str	r3, [r7, #32]
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008aa2:	4b23      	ldr	r3, [pc, #140]	@ (8008b30 <USER_SPI_ioctl+0x2dc>)
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	f003 0308 	and.w	r3, r3, #8
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d105      	bne.n	8008aba <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab0:	025b      	lsls	r3, r3, #9
 8008ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab6:	025b      	lsls	r3, r3, #9
 8008ab8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008abc:	2020      	movs	r0, #32
 8008abe:	f7ff fc76 	bl	80083ae <send_cmd>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d128      	bne.n	8008b1a <USER_SPI_ioctl+0x2c6>
 8008ac8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aca:	2021      	movs	r0, #33	@ 0x21
 8008acc:	f7ff fc6f 	bl	80083ae <send_cmd>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d121      	bne.n	8008b1a <USER_SPI_ioctl+0x2c6>
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	2026      	movs	r0, #38	@ 0x26
 8008ada:	f7ff fc68 	bl	80083ae <send_cmd>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d11a      	bne.n	8008b1a <USER_SPI_ioctl+0x2c6>
 8008ae4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008ae8:	f7ff fbb6 	bl	8008258 <wait_ready>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d013      	beq.n	8008b1a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008af2:	2300      	movs	r3, #0
 8008af4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008af8:	e00f      	b.n	8008b1a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008afa:	2304      	movs	r3, #4
 8008afc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b00:	e00c      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		break;
 8008b02:	bf00      	nop
 8008b04:	e00a      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		break;
 8008b06:	bf00      	nop
 8008b08:	e008      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		break;
 8008b0a:	bf00      	nop
 8008b0c:	e006      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008b0e:	bf00      	nop
 8008b10:	e004      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008b12:	bf00      	nop
 8008b14:	e002      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008b16:	bf00      	nop
 8008b18:	e000      	b.n	8008b1c <USER_SPI_ioctl+0x2c8>
		break;
 8008b1a:	bf00      	nop
	}

	despiselect();
 8008b1c:	f7ff fbc0 	bl	80082a0 <despiselect>

	return res;
 8008b20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3730      	adds	r7, #48	@ 0x30
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	20000008 	.word	0x20000008
 8008b30:	2000297c 	.word	0x2000297c

08008b34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008b34:	480d      	ldr	r0, [pc, #52]	@ (8008b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008b36:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8008b38:	f7fc fd8a 	bl	8005650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008b3c:	480c      	ldr	r0, [pc, #48]	@ (8008b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8008b3e:	490d      	ldr	r1, [pc, #52]	@ (8008b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008b40:	4a0d      	ldr	r2, [pc, #52]	@ (8008b78 <LoopForever+0xe>)
  movs r3, #0
 8008b42:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008b44:	e002      	b.n	8008b4c <LoopCopyDataInit>

08008b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b4a:	3304      	adds	r3, #4

08008b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b50:	d3f9      	bcc.n	8008b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b52:	4a0a      	ldr	r2, [pc, #40]	@ (8008b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008b54:	4c0a      	ldr	r4, [pc, #40]	@ (8008b80 <LoopForever+0x16>)
  movs r3, #0
 8008b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b58:	e001      	b.n	8008b5e <LoopFillZerobss>

08008b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b5c:	3204      	adds	r2, #4

08008b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b60:	d3fb      	bcc.n	8008b5a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8008b62:	f010 fbb1 	bl	80192c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008b66:	f7fb fcfd 	bl	8004564 <main>

08008b6a <LoopForever>:

LoopForever:
    b LoopForever
 8008b6a:	e7fe      	b.n	8008b6a <LoopForever>
  ldr   r0, =_estack
 8008b6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008b74:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8008b78:	0801dbac 	.word	0x0801dbac
  ldr r2, =_sbss
 8008b7c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8008b80:	20003ee0 	.word	0x20003ee0

08008b84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008b84:	e7fe      	b.n	8008b84 <ADC1_2_IRQHandler>

08008b86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b082      	sub	sp, #8
 8008b8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008b90:	2003      	movs	r0, #3
 8008b92:	f001 fd8b 	bl	800a6ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008b96:	200f      	movs	r0, #15
 8008b98:	f000 f80e 	bl	8008bb8 <HAL_InitTick>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	71fb      	strb	r3, [r7, #7]
 8008ba6:	e001      	b.n	8008bac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008ba8:	f7fc f9be 	bl	8004f28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008bac:	79fb      	ldrb	r3, [r7, #7]

}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
	...

08008bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008bc4:	4b16      	ldr	r3, [pc, #88]	@ (8008c20 <HAL_InitTick+0x68>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d022      	beq.n	8008c12 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008bcc:	4b15      	ldr	r3, [pc, #84]	@ (8008c24 <HAL_InitTick+0x6c>)
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	4b13      	ldr	r3, [pc, #76]	@ (8008c20 <HAL_InitTick+0x68>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008bd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8008bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008be0:	4618      	mov	r0, r3
 8008be2:	f001 fd96 	bl	800a712 <HAL_SYSTICK_Config>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10f      	bne.n	8008c0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b0f      	cmp	r3, #15
 8008bf0:	d809      	bhi.n	8008c06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	6879      	ldr	r1, [r7, #4]
 8008bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfa:	f001 fd62 	bl	800a6c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8008c28 <HAL_InitTick+0x70>)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6013      	str	r3, [r2, #0]
 8008c04:	e007      	b.n	8008c16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	73fb      	strb	r3, [r7, #15]
 8008c0a:	e004      	b.n	8008c16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	73fb      	strb	r3, [r7, #15]
 8008c10:	e001      	b.n	8008c16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}
 8008c20:	20000010 	.word	0x20000010
 8008c24:	20000004 	.word	0x20000004
 8008c28:	2000000c 	.word	0x2000000c

08008c2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c30:	4b05      	ldr	r3, [pc, #20]	@ (8008c48 <HAL_IncTick+0x1c>)
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	4b05      	ldr	r3, [pc, #20]	@ (8008c4c <HAL_IncTick+0x20>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4413      	add	r3, r2
 8008c3a:	4a03      	ldr	r2, [pc, #12]	@ (8008c48 <HAL_IncTick+0x1c>)
 8008c3c:	6013      	str	r3, [r2, #0]
}
 8008c3e:	bf00      	nop
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr
 8008c48:	20002988 	.word	0x20002988
 8008c4c:	20000010 	.word	0x20000010

08008c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008c50:	b480      	push	{r7}
 8008c52:	af00      	add	r7, sp, #0
  return uwTick;
 8008c54:	4b03      	ldr	r3, [pc, #12]	@ (8008c64 <HAL_GetTick+0x14>)
 8008c56:	681b      	ldr	r3, [r3, #0]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	20002988 	.word	0x20002988

08008c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008c70:	f7ff ffee 	bl	8008c50 <HAL_GetTick>
 8008c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c80:	d004      	beq.n	8008c8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008c82:	4b09      	ldr	r3, [pc, #36]	@ (8008ca8 <HAL_Delay+0x40>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	4413      	add	r3, r2
 8008c8a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008c8c:	bf00      	nop
 8008c8e:	f7ff ffdf 	bl	8008c50 <HAL_GetTick>
 8008c92:	4602      	mov	r2, r0
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d8f7      	bhi.n	8008c8e <HAL_Delay+0x26>
  {
  }
}
 8008c9e:	bf00      	nop
 8008ca0:	bf00      	nop
 8008ca2:	3710      	adds	r7, #16
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	20000010 	.word	0x20000010

08008cac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	609a      	str	r2, [r3, #8]
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b083      	sub	sp, #12
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
 8008cda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	431a      	orrs	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	609a      	str	r2, [r3, #8]
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	3360      	adds	r3, #96	@ 0x60
 8008d26:	461a      	mov	r2, r3
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	4b08      	ldr	r3, [pc, #32]	@ (8008d58 <LL_ADC_SetOffset+0x44>)
 8008d36:	4013      	ands	r3, r2
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008d3e:	683a      	ldr	r2, [r7, #0]
 8008d40:	430a      	orrs	r2, r1
 8008d42:	4313      	orrs	r3, r2
 8008d44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008d4c:	bf00      	nop
 8008d4e:	371c      	adds	r7, #28
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr
 8008d58:	03fff000 	.word	0x03fff000

08008d5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	3360      	adds	r3, #96	@ 0x60
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4413      	add	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b087      	sub	sp, #28
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	3360      	adds	r3, #96	@ 0x60
 8008d98:	461a      	mov	r2, r3
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	4413      	add	r3, r2
 8008da0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	431a      	orrs	r2, r3
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008db2:	bf00      	nop
 8008db4:	371c      	adds	r7, #28
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr

08008dbe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008dbe:	b480      	push	{r7}
 8008dc0:	b087      	sub	sp, #28
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	60f8      	str	r0, [r7, #12]
 8008dc6:	60b9      	str	r1, [r7, #8]
 8008dc8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	3360      	adds	r3, #96	@ 0x60
 8008dce:	461a      	mov	r2, r3
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	431a      	orrs	r2, r3
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008de8:	bf00      	nop
 8008dea:	371c      	adds	r7, #28
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	3360      	adds	r3, #96	@ 0x60
 8008e04:	461a      	mov	r2, r3
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4413      	add	r3, r2
 8008e0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	431a      	orrs	r2, r3
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008e1e:	bf00      	nop
 8008e20:	371c      	adds	r7, #28
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b083      	sub	sp, #12
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
 8008e32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	695b      	ldr	r3, [r3, #20]
 8008e38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	431a      	orrs	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	615a      	str	r2, [r3, #20]
}
 8008e44:	bf00      	nop
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d101      	bne.n	8008e68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008e64:	2301      	movs	r3, #1
 8008e66:	e000      	b.n	8008e6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	370c      	adds	r7, #12
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr

08008e76 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008e76:	b480      	push	{r7}
 8008e78:	b087      	sub	sp, #28
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	60f8      	str	r0, [r7, #12]
 8008e7e:	60b9      	str	r1, [r7, #8]
 8008e80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	3330      	adds	r3, #48	@ 0x30
 8008e86:	461a      	mov	r2, r3
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	0a1b      	lsrs	r3, r3, #8
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	f003 030c 	and.w	r3, r3, #12
 8008e92:	4413      	add	r3, r2
 8008e94:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	f003 031f 	and.w	r3, r3, #31
 8008ea0:	211f      	movs	r1, #31
 8008ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ea6:	43db      	mvns	r3, r3
 8008ea8:	401a      	ands	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	0e9b      	lsrs	r3, r3, #26
 8008eae:	f003 011f 	and.w	r1, r3, #31
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	f003 031f 	and.w	r3, r3, #31
 8008eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8008ebc:	431a      	orrs	r2, r3
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ec2:	bf00      	nop
 8008ec4:	371c      	adds	r7, #28
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr

08008ece <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b087      	sub	sp, #28
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	60f8      	str	r0, [r7, #12]
 8008ed6:	60b9      	str	r1, [r7, #8]
 8008ed8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	3314      	adds	r3, #20
 8008ede:	461a      	mov	r2, r3
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	0e5b      	lsrs	r3, r3, #25
 8008ee4:	009b      	lsls	r3, r3, #2
 8008ee6:	f003 0304 	and.w	r3, r3, #4
 8008eea:	4413      	add	r3, r2
 8008eec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	0d1b      	lsrs	r3, r3, #20
 8008ef6:	f003 031f 	and.w	r3, r3, #31
 8008efa:	2107      	movs	r1, #7
 8008efc:	fa01 f303 	lsl.w	r3, r1, r3
 8008f00:	43db      	mvns	r3, r3
 8008f02:	401a      	ands	r2, r3
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	0d1b      	lsrs	r3, r3, #20
 8008f08:	f003 031f 	and.w	r3, r3, #31
 8008f0c:	6879      	ldr	r1, [r7, #4]
 8008f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f12:	431a      	orrs	r2, r3
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008f18:	bf00      	nop
 8008f1a:	371c      	adds	r7, #28
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f3c:	43db      	mvns	r3, r3
 8008f3e:	401a      	ands	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f003 0318 	and.w	r3, r3, #24
 8008f46:	4908      	ldr	r1, [pc, #32]	@ (8008f68 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008f48:	40d9      	lsrs	r1, r3
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	400b      	ands	r3, r1
 8008f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f52:	431a      	orrs	r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008f5a:	bf00      	nop
 8008f5c:	3714      	adds	r7, #20
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr
 8008f66:	bf00      	nop
 8008f68:	0007ffff 	.word	0x0007ffff

08008f6c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	f003 031f 	and.w	r3, r3, #31
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008fb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	6093      	str	r3, [r2, #8]
}
 8008fbc:	bf00      	nop
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fdc:	d101      	bne.n	8008fe2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e000      	b.n	8008fe4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008fe2:	2300      	movs	r3, #0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009000:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009004:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800900c:	bf00      	nop
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009018:	b480      	push	{r7}
 800901a:	b083      	sub	sp, #12
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800902c:	d101      	bne.n	8009032 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800902e:	2301      	movs	r3, #1
 8009030:	e000      	b.n	8009034 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	370c      	adds	r7, #12
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009050:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009054:	f043 0201 	orr.w	r2, r3, #1
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009078:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800907c:	f043 0202 	orr.w	r2, r3, #2
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	f003 0301 	and.w	r3, r3, #1
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d101      	bne.n	80090a8 <LL_ADC_IsEnabled+0x18>
 80090a4:	2301      	movs	r3, #1
 80090a6:	e000      	b.n	80090aa <LL_ADC_IsEnabled+0x1a>
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	370c      	adds	r7, #12
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b083      	sub	sp, #12
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	689b      	ldr	r3, [r3, #8]
 80090c2:	f003 0302 	and.w	r3, r3, #2
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d101      	bne.n	80090ce <LL_ADC_IsDisableOngoing+0x18>
 80090ca:	2301      	movs	r3, #1
 80090cc:	e000      	b.n	80090d0 <LL_ADC_IsDisableOngoing+0x1a>
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090f0:	f043 0204 	orr.w	r2, r3, #4
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009114:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009118:	f043 0210 	orr.w	r2, r3, #16
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	f003 0304 	and.w	r3, r3, #4
 800913c:	2b04      	cmp	r3, #4
 800913e:	d101      	bne.n	8009144 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009140:	2301      	movs	r3, #1
 8009142:	e000      	b.n	8009146 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	370c      	adds	r7, #12
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009152:	b480      	push	{r7}
 8009154:	b083      	sub	sp, #12
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009162:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009166:	f043 0220 	orr.w	r2, r3, #32
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800916e:	bf00      	nop
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800917a:	b480      	push	{r7}
 800917c:	b083      	sub	sp, #12
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f003 0308 	and.w	r3, r3, #8
 800918a:	2b08      	cmp	r3, #8
 800918c:	d101      	bne.n	8009192 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800918e:	2301      	movs	r3, #1
 8009190:	e000      	b.n	8009194 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009192:	2300      	movs	r3, #0
}
 8009194:	4618      	mov	r0, r3
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80091a0:	b590      	push	{r4, r7, lr}
 80091a2:	b089      	sub	sp, #36	@ 0x24
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80091a8:	2300      	movs	r3, #0
 80091aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80091ac:	2300      	movs	r3, #0
 80091ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d101      	bne.n	80091ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e167      	b.n	800948a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	695b      	ldr	r3, [r3, #20]
 80091be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d109      	bne.n	80091dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f7fb fed1 	bl	8004f70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff fef1 	bl	8008fc8 <LL_ADC_IsDeepPowerDownEnabled>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d004      	beq.n	80091f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7ff fed7 	bl	8008fa4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7ff ff0c 	bl	8009018 <LL_ADC_IsInternalRegulatorEnabled>
 8009200:	4603      	mov	r3, r0
 8009202:	2b00      	cmp	r3, #0
 8009204:	d115      	bne.n	8009232 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4618      	mov	r0, r3
 800920c:	f7ff fef0 	bl	8008ff0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009210:	4ba0      	ldr	r3, [pc, #640]	@ (8009494 <HAL_ADC_Init+0x2f4>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	099b      	lsrs	r3, r3, #6
 8009216:	4aa0      	ldr	r2, [pc, #640]	@ (8009498 <HAL_ADC_Init+0x2f8>)
 8009218:	fba2 2303 	umull	r2, r3, r2, r3
 800921c:	099b      	lsrs	r3, r3, #6
 800921e:	3301      	adds	r3, #1
 8009220:	005b      	lsls	r3, r3, #1
 8009222:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009224:	e002      	b.n	800922c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	3b01      	subs	r3, #1
 800922a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1f9      	bne.n	8009226 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4618      	mov	r0, r3
 8009238:	f7ff feee 	bl	8009018 <LL_ADC_IsInternalRegulatorEnabled>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d10d      	bne.n	800925e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009246:	f043 0210 	orr.w	r2, r3, #16
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009252:	f043 0201 	orr.w	r2, r3, #1
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4618      	mov	r0, r3
 8009264:	f7ff ff62 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 8009268:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800926e:	f003 0310 	and.w	r3, r3, #16
 8009272:	2b00      	cmp	r3, #0
 8009274:	f040 8100 	bne.w	8009478 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	2b00      	cmp	r3, #0
 800927c:	f040 80fc 	bne.w	8009478 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009284:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009288:	f043 0202 	orr.w	r2, r3, #2
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4618      	mov	r0, r3
 8009296:	f7ff fefb 	bl	8009090 <LL_ADC_IsEnabled>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d111      	bne.n	80092c4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80092a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80092a4:	f7ff fef4 	bl	8009090 <LL_ADC_IsEnabled>
 80092a8:	4604      	mov	r4, r0
 80092aa:	487c      	ldr	r0, [pc, #496]	@ (800949c <HAL_ADC_Init+0x2fc>)
 80092ac:	f7ff fef0 	bl	8009090 <LL_ADC_IsEnabled>
 80092b0:	4603      	mov	r3, r0
 80092b2:	4323      	orrs	r3, r4
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d105      	bne.n	80092c4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	4619      	mov	r1, r3
 80092be:	4878      	ldr	r0, [pc, #480]	@ (80094a0 <HAL_ADC_Init+0x300>)
 80092c0:	f7ff fcf4 	bl	8008cac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	7f5b      	ldrb	r3, [r3, #29]
 80092c8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092ce:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80092d4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80092da:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80092e2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092e4:	4313      	orrs	r3, r2
 80092e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d106      	bne.n	8009300 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f6:	3b01      	subs	r3, #1
 80092f8:	045b      	lsls	r3, r3, #17
 80092fa:	69ba      	ldr	r2, [r7, #24]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009304:	2b00      	cmp	r3, #0
 8009306:	d009      	beq.n	800931c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800930c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009314:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009316:	69ba      	ldr	r2, [r7, #24]
 8009318:	4313      	orrs	r3, r2
 800931a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68da      	ldr	r2, [r3, #12]
 8009322:	4b60      	ldr	r3, [pc, #384]	@ (80094a4 <HAL_ADC_Init+0x304>)
 8009324:	4013      	ands	r3, r2
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	6812      	ldr	r2, [r2, #0]
 800932a:	69b9      	ldr	r1, [r7, #24]
 800932c:	430b      	orrs	r3, r1
 800932e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	430a      	orrs	r2, r1
 8009344:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4618      	mov	r0, r3
 800934c:	f7ff ff15 	bl	800917a <LL_ADC_INJ_IsConversionOngoing>
 8009350:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d16d      	bne.n	8009434 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d16a      	bne.n	8009434 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009362:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800936a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800936c:	4313      	orrs	r3, r2
 800936e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68db      	ldr	r3, [r3, #12]
 8009376:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800937a:	f023 0302 	bic.w	r3, r3, #2
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	6812      	ldr	r2, [r2, #0]
 8009382:	69b9      	ldr	r1, [r7, #24]
 8009384:	430b      	orrs	r3, r1
 8009386:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d017      	beq.n	80093c0 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	691a      	ldr	r2, [r3, #16]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800939e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80093a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80093ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6911      	ldr	r1, [r2, #16]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	6812      	ldr	r2, [r2, #0]
 80093b8:	430b      	orrs	r3, r1
 80093ba:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80093be:	e013      	b.n	80093e8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	691a      	ldr	r2, [r3, #16]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80093ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	6812      	ldr	r2, [r2, #0]
 80093dc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80093e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d118      	bne.n	8009424 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80093fc:	f023 0304 	bic.w	r3, r3, #4
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009408:	4311      	orrs	r1, r2
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800940e:	4311      	orrs	r1, r2
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009414:	430a      	orrs	r2, r1
 8009416:	431a      	orrs	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f042 0201 	orr.w	r2, r2, #1
 8009420:	611a      	str	r2, [r3, #16]
 8009422:	e007      	b.n	8009434 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	691a      	ldr	r2, [r3, #16]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f022 0201 	bic.w	r2, r2, #1
 8009432:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	695b      	ldr	r3, [r3, #20]
 8009438:	2b01      	cmp	r3, #1
 800943a:	d10c      	bne.n	8009456 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009442:	f023 010f 	bic.w	r1, r3, #15
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	1e5a      	subs	r2, r3, #1
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	430a      	orrs	r2, r1
 8009452:	631a      	str	r2, [r3, #48]	@ 0x30
 8009454:	e007      	b.n	8009466 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f022 020f 	bic.w	r2, r2, #15
 8009464:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800946a:	f023 0303 	bic.w	r3, r3, #3
 800946e:	f043 0201 	orr.w	r2, r3, #1
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009476:	e007      	b.n	8009488 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800947c:	f043 0210 	orr.w	r2, r3, #16
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009488:	7ffb      	ldrb	r3, [r7, #31]
}
 800948a:	4618      	mov	r0, r3
 800948c:	3724      	adds	r7, #36	@ 0x24
 800948e:	46bd      	mov	sp, r7
 8009490:	bd90      	pop	{r4, r7, pc}
 8009492:	bf00      	nop
 8009494:	20000004 	.word	0x20000004
 8009498:	053e2d63 	.word	0x053e2d63
 800949c:	50000100 	.word	0x50000100
 80094a0:	50000300 	.word	0x50000300
 80094a4:	fff04007 	.word	0xfff04007

080094a8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b086      	sub	sp, #24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80094b0:	4859      	ldr	r0, [pc, #356]	@ (8009618 <HAL_ADC_Start+0x170>)
 80094b2:	f7ff fd5b 	bl	8008f6c <LL_ADC_GetMultimode>
 80094b6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4618      	mov	r0, r3
 80094be:	f7ff fe35 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f040 809f 	bne.w	8009608 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_ADC_Start+0x30>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e09a      	b.n	800960e <HAL_ADC_Start+0x166>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fe63 	bl	800a1ac <ADC_Enable>
 80094e6:	4603      	mov	r3, r0
 80094e8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80094ea:	7dfb      	ldrb	r3, [r7, #23]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f040 8086 	bne.w	80095fe <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80094fa:	f023 0301 	bic.w	r3, r3, #1
 80094fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a44      	ldr	r2, [pc, #272]	@ (800961c <HAL_ADC_Start+0x174>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d002      	beq.n	8009516 <HAL_ADC_Start+0x6e>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	e001      	b.n	800951a <HAL_ADC_Start+0x72>
 8009516:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	6812      	ldr	r2, [r2, #0]
 800951e:	4293      	cmp	r3, r2
 8009520:	d002      	beq.n	8009528 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d105      	bne.n	8009534 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800953c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009540:	d106      	bne.n	8009550 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009546:	f023 0206 	bic.w	r2, r3, #6
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	661a      	str	r2, [r3, #96]	@ 0x60
 800954e:	e002      	b.n	8009556 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	221c      	movs	r2, #28
 800955c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a2c      	ldr	r2, [pc, #176]	@ (800961c <HAL_ADC_Start+0x174>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d002      	beq.n	8009576 <HAL_ADC_Start+0xce>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	e001      	b.n	800957a <HAL_ADC_Start+0xd2>
 8009576:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	6812      	ldr	r2, [r2, #0]
 800957e:	4293      	cmp	r3, r2
 8009580:	d008      	beq.n	8009594 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d005      	beq.n	8009594 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	2b05      	cmp	r3, #5
 800958c:	d002      	beq.n	8009594 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b09      	cmp	r3, #9
 8009592:	d114      	bne.n	80095be <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d007      	beq.n	80095b2 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80095aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4618      	mov	r0, r3
 80095b8:	f7ff fd90 	bl	80090dc <LL_ADC_REG_StartConversion>
 80095bc:	e026      	b.n	800960c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a13      	ldr	r2, [pc, #76]	@ (800961c <HAL_ADC_Start+0x174>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d002      	beq.n	80095da <HAL_ADC_Start+0x132>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	e001      	b.n	80095de <HAL_ADC_Start+0x136>
 80095da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80095de:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00f      	beq.n	800960c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80095f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80095fc:	e006      	b.n	800960c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009606:	e001      	b.n	800960c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009608:	2302      	movs	r3, #2
 800960a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800960c:	7dfb      	ldrb	r3, [r7, #23]
}
 800960e:	4618      	mov	r0, r3
 8009610:	3718      	adds	r7, #24
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
 8009616:	bf00      	nop
 8009618:	50000300 	.word	0x50000300
 800961c:	50000100 	.word	0x50000100

08009620 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800962e:	2b01      	cmp	r3, #1
 8009630:	d101      	bne.n	8009636 <HAL_ADC_Stop+0x16>
 8009632:	2302      	movs	r3, #2
 8009634:	e023      	b.n	800967e <HAL_ADC_Stop+0x5e>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2201      	movs	r2, #1
 800963a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800963e:	2103      	movs	r1, #3
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f000 fcf7 	bl	800a034 <ADC_ConversionStop>
 8009646:	4603      	mov	r3, r0
 8009648:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800964a:	7bfb      	ldrb	r3, [r7, #15]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d111      	bne.n	8009674 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 fe31 	bl	800a2b8 <ADC_Disable>
 8009656:	4603      	mov	r3, r0
 8009658:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800965a:	7bfb      	ldrb	r3, [r7, #15]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d109      	bne.n	8009674 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009664:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009668:	f023 0301 	bic.w	r3, r3, #1
 800966c:	f043 0201 	orr.w	r2, r3, #1
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800967c:	7bfb      	ldrb	r3, [r7, #15]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
	...

08009688 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b088      	sub	sp, #32
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009692:	4867      	ldr	r0, [pc, #412]	@ (8009830 <HAL_ADC_PollForConversion+0x1a8>)
 8009694:	f7ff fc6a 	bl	8008f6c <LL_ADC_GetMultimode>
 8009698:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	699b      	ldr	r3, [r3, #24]
 800969e:	2b08      	cmp	r3, #8
 80096a0:	d102      	bne.n	80096a8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80096a2:	2308      	movs	r3, #8
 80096a4:	61fb      	str	r3, [r7, #28]
 80096a6:	e02a      	b.n	80096fe <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d005      	beq.n	80096ba <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b05      	cmp	r3, #5
 80096b2:	d002      	beq.n	80096ba <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	2b09      	cmp	r3, #9
 80096b8:	d111      	bne.n	80096de <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 0301 	and.w	r3, r3, #1
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d007      	beq.n	80096d8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096cc:	f043 0220 	orr.w	r2, r3, #32
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e0a6      	b.n	8009826 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80096d8:	2304      	movs	r3, #4
 80096da:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80096dc:	e00f      	b.n	80096fe <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80096de:	4854      	ldr	r0, [pc, #336]	@ (8009830 <HAL_ADC_PollForConversion+0x1a8>)
 80096e0:	f7ff fc52 	bl	8008f88 <LL_ADC_GetMultiDMATransfer>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d007      	beq.n	80096fa <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096ee:	f043 0220 	orr.w	r2, r3, #32
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e095      	b.n	8009826 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80096fa:	2304      	movs	r3, #4
 80096fc:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80096fe:	f7ff faa7 	bl	8008c50 <HAL_GetTick>
 8009702:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009704:	e021      	b.n	800974a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800970c:	d01d      	beq.n	800974a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800970e:	f7ff fa9f 	bl	8008c50 <HAL_GetTick>
 8009712:	4602      	mov	r2, r0
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	429a      	cmp	r2, r3
 800971c:	d302      	bcc.n	8009724 <HAL_ADC_PollForConversion+0x9c>
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d112      	bne.n	800974a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	4013      	ands	r3, r2
 800972e:	2b00      	cmp	r3, #0
 8009730:	d10b      	bne.n	800974a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009736:	f043 0204 	orr.w	r2, r3, #4
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e06d      	b.n	8009826 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	4013      	ands	r3, r2
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0d6      	beq.n	8009706 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800975c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4618      	mov	r0, r3
 800976a:	f7ff fb71 	bl	8008e50 <LL_ADC_REG_IsTriggerSourceSWStart>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d01c      	beq.n	80097ae <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	7f5b      	ldrb	r3, [r3, #29]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d118      	bne.n	80097ae <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f003 0308 	and.w	r3, r3, #8
 8009786:	2b08      	cmp	r3, #8
 8009788:	d111      	bne.n	80097ae <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800978e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800979a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d105      	bne.n	80097ae <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097a6:	f043 0201 	orr.w	r2, r3, #1
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a20      	ldr	r2, [pc, #128]	@ (8009834 <HAL_ADC_PollForConversion+0x1ac>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d002      	beq.n	80097be <HAL_ADC_PollForConversion+0x136>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	e001      	b.n	80097c2 <HAL_ADC_PollForConversion+0x13a>
 80097be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	6812      	ldr	r2, [r2, #0]
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d008      	beq.n	80097dc <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d005      	beq.n	80097dc <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	2b05      	cmp	r3, #5
 80097d4:	d002      	beq.n	80097dc <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	2b09      	cmp	r3, #9
 80097da:	d104      	bne.n	80097e6 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	61bb      	str	r3, [r7, #24]
 80097e4:	e00d      	b.n	8009802 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a12      	ldr	r2, [pc, #72]	@ (8009834 <HAL_ADC_PollForConversion+0x1ac>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d002      	beq.n	80097f6 <HAL_ADC_PollForConversion+0x16e>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	e001      	b.n	80097fa <HAL_ADC_PollForConversion+0x172>
 80097f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80097fa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	2b08      	cmp	r3, #8
 8009806:	d104      	bne.n	8009812 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2208      	movs	r2, #8
 800980e:	601a      	str	r2, [r3, #0]
 8009810:	e008      	b.n	8009824 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009818:	2b00      	cmp	r3, #0
 800981a:	d103      	bne.n	8009824 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	220c      	movs	r2, #12
 8009822:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3720      	adds	r7, #32
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	50000300 	.word	0x50000300
 8009834:	50000100 	.word	0x50000100

08009838 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009846:	4618      	mov	r0, r3
 8009848:	370c      	adds	r7, #12
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
	...

08009854 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b0b6      	sub	sp, #216	@ 0xd8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009864:	2300      	movs	r3, #0
 8009866:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800986e:	2b01      	cmp	r3, #1
 8009870:	d101      	bne.n	8009876 <HAL_ADC_ConfigChannel+0x22>
 8009872:	2302      	movs	r3, #2
 8009874:	e3c8      	b.n	800a008 <HAL_ADC_ConfigChannel+0x7b4>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4618      	mov	r0, r3
 8009884:	f7ff fc52 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	f040 83ad 	bne.w	8009fea <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6818      	ldr	r0, [r3, #0]
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	6859      	ldr	r1, [r3, #4]
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	461a      	mov	r2, r3
 800989e:	f7ff faea 	bl	8008e76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7ff fc40 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 80098ac:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff fc60 	bl	800917a <LL_ADC_INJ_IsConversionOngoing>
 80098ba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80098be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f040 81d9 	bne.w	8009c7a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80098c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f040 81d4 	bne.w	8009c7a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098da:	d10f      	bne.n	80098fc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6818      	ldr	r0, [r3, #0]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2200      	movs	r2, #0
 80098e6:	4619      	mov	r1, r3
 80098e8:	f7ff faf1 	bl	8008ece <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7ff fa98 	bl	8008e2a <LL_ADC_SetSamplingTimeCommonConfig>
 80098fa:	e00e      	b.n	800991a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6818      	ldr	r0, [r3, #0]
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	6819      	ldr	r1, [r3, #0]
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	689b      	ldr	r3, [r3, #8]
 8009908:	461a      	mov	r2, r3
 800990a:	f7ff fae0 	bl	8008ece <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2100      	movs	r1, #0
 8009914:	4618      	mov	r0, r3
 8009916:	f7ff fa88 	bl	8008e2a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	695a      	ldr	r2, [r3, #20]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	68db      	ldr	r3, [r3, #12]
 8009924:	08db      	lsrs	r3, r3, #3
 8009926:	f003 0303 	and.w	r3, r3, #3
 800992a:	005b      	lsls	r3, r3, #1
 800992c:	fa02 f303 	lsl.w	r3, r2, r3
 8009930:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	691b      	ldr	r3, [r3, #16]
 8009938:	2b04      	cmp	r3, #4
 800993a:	d022      	beq.n	8009982 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6818      	ldr	r0, [r3, #0]
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	6919      	ldr	r1, [r3, #16]
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800994c:	f7ff f9e2 	bl	8008d14 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6818      	ldr	r0, [r3, #0]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	6919      	ldr	r1, [r3, #16]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	699b      	ldr	r3, [r3, #24]
 800995c:	461a      	mov	r2, r3
 800995e:	f7ff fa2e 	bl	8008dbe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6818      	ldr	r0, [r3, #0]
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800996e:	2b01      	cmp	r3, #1
 8009970:	d102      	bne.n	8009978 <HAL_ADC_ConfigChannel+0x124>
 8009972:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009976:	e000      	b.n	800997a <HAL_ADC_ConfigChannel+0x126>
 8009978:	2300      	movs	r3, #0
 800997a:	461a      	mov	r2, r3
 800997c:	f7ff fa3a 	bl	8008df4 <LL_ADC_SetOffsetSaturation>
 8009980:	e17b      	b.n	8009c7a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2100      	movs	r1, #0
 8009988:	4618      	mov	r0, r3
 800998a:	f7ff f9e7 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 800998e:	4603      	mov	r3, r0
 8009990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10a      	bne.n	80099ae <HAL_ADC_ConfigChannel+0x15a>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2100      	movs	r1, #0
 800999e:	4618      	mov	r0, r3
 80099a0:	f7ff f9dc 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 80099a4:	4603      	mov	r3, r0
 80099a6:	0e9b      	lsrs	r3, r3, #26
 80099a8:	f003 021f 	and.w	r2, r3, #31
 80099ac:	e01e      	b.n	80099ec <HAL_ADC_ConfigChannel+0x198>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2100      	movs	r1, #0
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff f9d1 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 80099ba:	4603      	mov	r3, r0
 80099bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80099c4:	fa93 f3a3 	rbit	r3, r3
 80099c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80099cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80099d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80099d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d101      	bne.n	80099e0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80099dc:	2320      	movs	r3, #32
 80099de:	e004      	b.n	80099ea <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80099e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80099e4:	fab3 f383 	clz	r3, r3
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d105      	bne.n	8009a04 <HAL_ADC_ConfigChannel+0x1b0>
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	0e9b      	lsrs	r3, r3, #26
 80099fe:	f003 031f 	and.w	r3, r3, #31
 8009a02:	e018      	b.n	8009a36 <HAL_ADC_ConfigChannel+0x1e2>
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009a10:	fa93 f3a3 	rbit	r3, r3
 8009a14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009a20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8009a28:	2320      	movs	r3, #32
 8009a2a:	e004      	b.n	8009a36 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8009a2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a30:	fab3 f383 	clz	r3, r3
 8009a34:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d106      	bne.n	8009a48 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2100      	movs	r1, #0
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7ff f9a0 	bl	8008d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7ff f984 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d10a      	bne.n	8009a74 <HAL_ADC_ConfigChannel+0x220>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	2101      	movs	r1, #1
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7ff f979 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	0e9b      	lsrs	r3, r3, #26
 8009a6e:	f003 021f 	and.w	r2, r3, #31
 8009a72:	e01e      	b.n	8009ab2 <HAL_ADC_ConfigChannel+0x25e>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2101      	movs	r1, #1
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff f96e 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009a80:	4603      	mov	r3, r0
 8009a82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009a8a:	fa93 f3a3 	rbit	r3, r3
 8009a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009a9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d101      	bne.n	8009aa6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8009aa2:	2320      	movs	r3, #32
 8009aa4:	e004      	b.n	8009ab0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8009aa6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009aaa:	fab3 f383 	clz	r3, r3
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d105      	bne.n	8009aca <HAL_ADC_ConfigChannel+0x276>
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	0e9b      	lsrs	r3, r3, #26
 8009ac4:	f003 031f 	and.w	r3, r3, #31
 8009ac8:	e018      	b.n	8009afc <HAL_ADC_ConfigChannel+0x2a8>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ad2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ad6:	fa93 f3a3 	rbit	r3, r3
 8009ada:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009ade:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ae2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d101      	bne.n	8009af2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009aee:	2320      	movs	r3, #32
 8009af0:	e004      	b.n	8009afc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8009af2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009af6:	fab3 f383 	clz	r3, r3
 8009afa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d106      	bne.n	8009b0e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2200      	movs	r2, #0
 8009b06:	2101      	movs	r1, #1
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7ff f93d 	bl	8008d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2102      	movs	r1, #2
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7ff f921 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d10a      	bne.n	8009b3a <HAL_ADC_ConfigChannel+0x2e6>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2102      	movs	r1, #2
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7ff f916 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009b30:	4603      	mov	r3, r0
 8009b32:	0e9b      	lsrs	r3, r3, #26
 8009b34:	f003 021f 	and.w	r2, r3, #31
 8009b38:	e01e      	b.n	8009b78 <HAL_ADC_ConfigChannel+0x324>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2102      	movs	r1, #2
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7ff f90b 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009b46:	4603      	mov	r3, r0
 8009b48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b50:	fa93 f3a3 	rbit	r3, r3
 8009b54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009b58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009b60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d101      	bne.n	8009b6c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8009b68:	2320      	movs	r3, #32
 8009b6a:	e004      	b.n	8009b76 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009b6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b70:	fab3 f383 	clz	r3, r3
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d105      	bne.n	8009b90 <HAL_ADC_ConfigChannel+0x33c>
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	0e9b      	lsrs	r3, r3, #26
 8009b8a:	f003 031f 	and.w	r3, r3, #31
 8009b8e:	e016      	b.n	8009bbe <HAL_ADC_ConfigChannel+0x36a>
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b9c:	fa93 f3a3 	rbit	r3, r3
 8009ba0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009ba2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009ba4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009ba8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d101      	bne.n	8009bb4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009bb0:	2320      	movs	r3, #32
 8009bb2:	e004      	b.n	8009bbe <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8009bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bb8:	fab3 f383 	clz	r3, r3
 8009bbc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d106      	bne.n	8009bd0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	2102      	movs	r1, #2
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7ff f8dc 	bl	8008d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2103      	movs	r1, #3
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7ff f8c0 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10a      	bne.n	8009bfc <HAL_ADC_ConfigChannel+0x3a8>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2103      	movs	r1, #3
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff f8b5 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	0e9b      	lsrs	r3, r3, #26
 8009bf6:	f003 021f 	and.w	r2, r3, #31
 8009bfa:	e017      	b.n	8009c2c <HAL_ADC_ConfigChannel+0x3d8>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2103      	movs	r1, #3
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7ff f8aa 	bl	8008d5c <LL_ADC_GetOffsetChannel>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c0e:	fa93 f3a3 	rbit	r3, r3
 8009c12:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009c14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c16:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8009c1e:	2320      	movs	r3, #32
 8009c20:	e003      	b.n	8009c2a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8009c22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c24:	fab3 f383 	clz	r3, r3
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d105      	bne.n	8009c44 <HAL_ADC_ConfigChannel+0x3f0>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	0e9b      	lsrs	r3, r3, #26
 8009c3e:	f003 031f 	and.w	r3, r3, #31
 8009c42:	e011      	b.n	8009c68 <HAL_ADC_ConfigChannel+0x414>
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c4c:	fa93 f3a3 	rbit	r3, r3
 8009c50:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009c52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c54:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009c56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d101      	bne.n	8009c60 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009c5c:	2320      	movs	r3, #32
 8009c5e:	e003      	b.n	8009c68 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8009c60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c62:	fab3 f383 	clz	r3, r3
 8009c66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d106      	bne.n	8009c7a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2200      	movs	r2, #0
 8009c72:	2103      	movs	r1, #3
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7ff f887 	bl	8008d88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7ff fa06 	bl	8009090 <LL_ADC_IsEnabled>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f040 8140 	bne.w	8009f0c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6818      	ldr	r0, [r3, #0]
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	6819      	ldr	r1, [r3, #0]
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	461a      	mov	r2, r3
 8009c9a:	f7ff f943 	bl	8008f24 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	4a8f      	ldr	r2, [pc, #572]	@ (8009ee0 <HAL_ADC_ConfigChannel+0x68c>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	f040 8131 	bne.w	8009f0c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d10b      	bne.n	8009cd2 <HAL_ADC_ConfigChannel+0x47e>
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	0e9b      	lsrs	r3, r3, #26
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	f003 031f 	and.w	r3, r3, #31
 8009cc6:	2b09      	cmp	r3, #9
 8009cc8:	bf94      	ite	ls
 8009cca:	2301      	movls	r3, #1
 8009ccc:	2300      	movhi	r3, #0
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	e019      	b.n	8009d06 <HAL_ADC_ConfigChannel+0x4b2>
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cda:	fa93 f3a3 	rbit	r3, r3
 8009cde:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009ce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ce2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009ce4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d101      	bne.n	8009cee <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8009cea:	2320      	movs	r3, #32
 8009cec:	e003      	b.n	8009cf6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cf0:	fab3 f383 	clz	r3, r3
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	f003 031f 	and.w	r3, r3, #31
 8009cfc:	2b09      	cmp	r3, #9
 8009cfe:	bf94      	ite	ls
 8009d00:	2301      	movls	r3, #1
 8009d02:	2300      	movhi	r3, #0
 8009d04:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d079      	beq.n	8009dfe <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d107      	bne.n	8009d26 <HAL_ADC_ConfigChannel+0x4d2>
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	0e9b      	lsrs	r3, r3, #26
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	069b      	lsls	r3, r3, #26
 8009d20:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009d24:	e015      	b.n	8009d52 <HAL_ADC_ConfigChannel+0x4fe>
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d2e:	fa93 f3a3 	rbit	r3, r3
 8009d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009d34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d36:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d101      	bne.n	8009d42 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8009d3e:	2320      	movs	r3, #32
 8009d40:	e003      	b.n	8009d4a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8009d42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d44:	fab3 f383 	clz	r3, r3
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	069b      	lsls	r3, r3, #26
 8009d4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d109      	bne.n	8009d72 <HAL_ADC_ConfigChannel+0x51e>
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	0e9b      	lsrs	r3, r3, #26
 8009d64:	3301      	adds	r3, #1
 8009d66:	f003 031f 	and.w	r3, r3, #31
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8009d70:	e017      	b.n	8009da2 <HAL_ADC_ConfigChannel+0x54e>
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d7a:	fa93 f3a3 	rbit	r3, r3
 8009d7e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009d80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d82:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009d84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009d8a:	2320      	movs	r3, #32
 8009d8c:	e003      	b.n	8009d96 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d90:	fab3 f383 	clz	r3, r3
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	3301      	adds	r3, #1
 8009d98:	f003 031f 	and.w	r3, r3, #31
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009da2:	ea42 0103 	orr.w	r1, r2, r3
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d10a      	bne.n	8009dc8 <HAL_ADC_ConfigChannel+0x574>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	0e9b      	lsrs	r3, r3, #26
 8009db8:	3301      	adds	r3, #1
 8009dba:	f003 021f 	and.w	r2, r3, #31
 8009dbe:	4613      	mov	r3, r2
 8009dc0:	005b      	lsls	r3, r3, #1
 8009dc2:	4413      	add	r3, r2
 8009dc4:	051b      	lsls	r3, r3, #20
 8009dc6:	e018      	b.n	8009dfa <HAL_ADC_ConfigChannel+0x5a6>
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd0:	fa93 f3a3 	rbit	r3, r3
 8009dd4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d101      	bne.n	8009de4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009de0:	2320      	movs	r3, #32
 8009de2:	e003      	b.n	8009dec <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009de6:	fab3 f383 	clz	r3, r3
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	3301      	adds	r3, #1
 8009dee:	f003 021f 	and.w	r2, r3, #31
 8009df2:	4613      	mov	r3, r2
 8009df4:	005b      	lsls	r3, r3, #1
 8009df6:	4413      	add	r3, r2
 8009df8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009dfa:	430b      	orrs	r3, r1
 8009dfc:	e081      	b.n	8009f02 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d107      	bne.n	8009e1a <HAL_ADC_ConfigChannel+0x5c6>
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	0e9b      	lsrs	r3, r3, #26
 8009e10:	3301      	adds	r3, #1
 8009e12:	069b      	lsls	r3, r3, #26
 8009e14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e18:	e015      	b.n	8009e46 <HAL_ADC_ConfigChannel+0x5f2>
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e22:	fa93 f3a3 	rbit	r3, r3
 8009e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009e32:	2320      	movs	r3, #32
 8009e34:	e003      	b.n	8009e3e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8009e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e38:	fab3 f383 	clz	r3, r3
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	3301      	adds	r3, #1
 8009e40:	069b      	lsls	r3, r3, #26
 8009e42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d109      	bne.n	8009e66 <HAL_ADC_ConfigChannel+0x612>
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	0e9b      	lsrs	r3, r3, #26
 8009e58:	3301      	adds	r3, #1
 8009e5a:	f003 031f 	and.w	r3, r3, #31
 8009e5e:	2101      	movs	r1, #1
 8009e60:	fa01 f303 	lsl.w	r3, r1, r3
 8009e64:	e017      	b.n	8009e96 <HAL_ADC_ConfigChannel+0x642>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e6c:	6a3b      	ldr	r3, [r7, #32]
 8009e6e:	fa93 f3a3 	rbit	r3, r3
 8009e72:	61fb      	str	r3, [r7, #28]
  return result;
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009e7e:	2320      	movs	r3, #32
 8009e80:	e003      	b.n	8009e8a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e84:	fab3 f383 	clz	r3, r3
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	f003 031f 	and.w	r3, r3, #31
 8009e90:	2101      	movs	r1, #1
 8009e92:	fa01 f303 	lsl.w	r3, r1, r3
 8009e96:	ea42 0103 	orr.w	r1, r2, r3
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d10d      	bne.n	8009ec2 <HAL_ADC_ConfigChannel+0x66e>
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	0e9b      	lsrs	r3, r3, #26
 8009eac:	3301      	adds	r3, #1
 8009eae:	f003 021f 	and.w	r2, r3, #31
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	005b      	lsls	r3, r3, #1
 8009eb6:	4413      	add	r3, r2
 8009eb8:	3b1e      	subs	r3, #30
 8009eba:	051b      	lsls	r3, r3, #20
 8009ebc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009ec0:	e01e      	b.n	8009f00 <HAL_ADC_ConfigChannel+0x6ac>
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	fa93 f3a3 	rbit	r3, r3
 8009ece:	613b      	str	r3, [r7, #16]
  return result;
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d104      	bne.n	8009ee4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009eda:	2320      	movs	r3, #32
 8009edc:	e006      	b.n	8009eec <HAL_ADC_ConfigChannel+0x698>
 8009ede:	bf00      	nop
 8009ee0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	fab3 f383 	clz	r3, r3
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	3301      	adds	r3, #1
 8009eee:	f003 021f 	and.w	r2, r3, #31
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	005b      	lsls	r3, r3, #1
 8009ef6:	4413      	add	r3, r2
 8009ef8:	3b1e      	subs	r3, #30
 8009efa:	051b      	lsls	r3, r3, #20
 8009efc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f00:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009f02:	683a      	ldr	r2, [r7, #0]
 8009f04:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f06:	4619      	mov	r1, r3
 8009f08:	f7fe ffe1 	bl	8008ece <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	681a      	ldr	r2, [r3, #0]
 8009f10:	4b3f      	ldr	r3, [pc, #252]	@ (800a010 <HAL_ADC_ConfigChannel+0x7bc>)
 8009f12:	4013      	ands	r3, r2
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d071      	beq.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009f18:	483e      	ldr	r0, [pc, #248]	@ (800a014 <HAL_ADC_ConfigChannel+0x7c0>)
 8009f1a:	f7fe feed 	bl	8008cf8 <LL_ADC_GetCommonPathInternalCh>
 8009f1e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a3c      	ldr	r2, [pc, #240]	@ (800a018 <HAL_ADC_ConfigChannel+0x7c4>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d004      	beq.n	8009f36 <HAL_ADC_ConfigChannel+0x6e2>
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a3a      	ldr	r2, [pc, #232]	@ (800a01c <HAL_ADC_ConfigChannel+0x7c8>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d127      	bne.n	8009f86 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009f36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d121      	bne.n	8009f86 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f4a:	d157      	bne.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009f4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009f54:	4619      	mov	r1, r3
 8009f56:	482f      	ldr	r0, [pc, #188]	@ (800a014 <HAL_ADC_ConfigChannel+0x7c0>)
 8009f58:	f7fe febb 	bl	8008cd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009f5c:	4b30      	ldr	r3, [pc, #192]	@ (800a020 <HAL_ADC_ConfigChannel+0x7cc>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	099b      	lsrs	r3, r3, #6
 8009f62:	4a30      	ldr	r2, [pc, #192]	@ (800a024 <HAL_ADC_ConfigChannel+0x7d0>)
 8009f64:	fba2 2303 	umull	r2, r3, r2, r3
 8009f68:	099b      	lsrs	r3, r3, #6
 8009f6a:	1c5a      	adds	r2, r3, #1
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	005b      	lsls	r3, r3, #1
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f76:	e002      	b.n	8009f7e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1f9      	bne.n	8009f78 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f84:	e03a      	b.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a27      	ldr	r2, [pc, #156]	@ (800a028 <HAL_ADC_ConfigChannel+0x7d4>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d113      	bne.n	8009fb8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009f90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10d      	bne.n	8009fb8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a22      	ldr	r2, [pc, #136]	@ (800a02c <HAL_ADC_ConfigChannel+0x7d8>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d02a      	beq.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4818      	ldr	r0, [pc, #96]	@ (800a014 <HAL_ADC_ConfigChannel+0x7c0>)
 8009fb2:	f7fe fe8e 	bl	8008cd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009fb6:	e021      	b.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a1c      	ldr	r2, [pc, #112]	@ (800a030 <HAL_ADC_ConfigChannel+0x7dc>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d11c      	bne.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009fc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d116      	bne.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a16      	ldr	r2, [pc, #88]	@ (800a02c <HAL_ADC_ConfigChannel+0x7d8>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d011      	beq.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009fdc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	480c      	ldr	r0, [pc, #48]	@ (800a014 <HAL_ADC_ConfigChannel+0x7c0>)
 8009fe4:	f7fe fe75 	bl	8008cd2 <LL_ADC_SetCommonPathInternalCh>
 8009fe8:	e008      	b.n	8009ffc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fee:	f043 0220 	orr.w	r2, r3, #32
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a004:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a008:	4618      	mov	r0, r3
 800a00a:	37d8      	adds	r7, #216	@ 0xd8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	80080000 	.word	0x80080000
 800a014:	50000300 	.word	0x50000300
 800a018:	c3210000 	.word	0xc3210000
 800a01c:	90c00010 	.word	0x90c00010
 800a020:	20000004 	.word	0x20000004
 800a024:	053e2d63 	.word	0x053e2d63
 800a028:	c7520000 	.word	0xc7520000
 800a02c:	50000100 	.word	0x50000100
 800a030:	cb840000 	.word	0xcb840000

0800a034 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b088      	sub	sp, #32
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a03e:	2300      	movs	r3, #0
 800a040:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4618      	mov	r0, r3
 800a04c:	f7ff f86e 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 800a050:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4618      	mov	r0, r3
 800a058:	f7ff f88f 	bl	800917a <LL_ADC_INJ_IsConversionOngoing>
 800a05c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d103      	bne.n	800a06c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 8098 	beq.w	800a19c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a076:	2b00      	cmp	r3, #0
 800a078:	d02a      	beq.n	800a0d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	7f5b      	ldrb	r3, [r3, #29]
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d126      	bne.n	800a0d0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	7f1b      	ldrb	r3, [r3, #28]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d122      	bne.n	800a0d0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a08a:	2301      	movs	r3, #1
 800a08c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a08e:	e014      	b.n	800a0ba <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	4a45      	ldr	r2, [pc, #276]	@ (800a1a8 <ADC_ConversionStop+0x174>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d90d      	bls.n	800a0b4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a09c:	f043 0210 	orr.w	r2, r3, #16
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0a8:	f043 0201 	orr.w	r2, r3, #1
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e074      	b.n	800a19e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0c4:	2b40      	cmp	r3, #64	@ 0x40
 800a0c6:	d1e3      	bne.n	800a090 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2240      	movs	r2, #64	@ 0x40
 800a0ce:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d014      	beq.n	800a100 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7ff f826 	bl	800912c <LL_ADC_REG_IsConversionOngoing>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d00c      	beq.n	800a100 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f7fe ffe3 	bl	80090b6 <LL_ADC_IsDisableOngoing>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d104      	bne.n	800a100 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7ff f802 	bl	8009104 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a100:	69bb      	ldr	r3, [r7, #24]
 800a102:	2b01      	cmp	r3, #1
 800a104:	d014      	beq.n	800a130 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff f835 	bl	800917a <LL_ADC_INJ_IsConversionOngoing>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	d00c      	beq.n	800a130 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe ffcb 	bl	80090b6 <LL_ADC_IsDisableOngoing>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d104      	bne.n	800a130 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff f811 	bl	8009152 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	2b02      	cmp	r3, #2
 800a134:	d005      	beq.n	800a142 <ADC_ConversionStop+0x10e>
 800a136:	69bb      	ldr	r3, [r7, #24]
 800a138:	2b03      	cmp	r3, #3
 800a13a:	d105      	bne.n	800a148 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a13c:	230c      	movs	r3, #12
 800a13e:	617b      	str	r3, [r7, #20]
        break;
 800a140:	e005      	b.n	800a14e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a142:	2308      	movs	r3, #8
 800a144:	617b      	str	r3, [r7, #20]
        break;
 800a146:	e002      	b.n	800a14e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a148:	2304      	movs	r3, #4
 800a14a:	617b      	str	r3, [r7, #20]
        break;
 800a14c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a14e:	f7fe fd7f 	bl	8008c50 <HAL_GetTick>
 800a152:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a154:	e01b      	b.n	800a18e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a156:	f7fe fd7b 	bl	8008c50 <HAL_GetTick>
 800a15a:	4602      	mov	r2, r0
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	1ad3      	subs	r3, r2, r3
 800a160:	2b05      	cmp	r3, #5
 800a162:	d914      	bls.n	800a18e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	689a      	ldr	r2, [r3, #8]
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	4013      	ands	r3, r2
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d00d      	beq.n	800a18e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a176:	f043 0210 	orr.w	r2, r3, #16
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a182:	f043 0201 	orr.w	r2, r3, #1
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e007      	b.n	800a19e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689a      	ldr	r2, [r3, #8]
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	4013      	ands	r3, r2
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1dc      	bne.n	800a156 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a19c:	2300      	movs	r3, #0
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3720      	adds	r7, #32
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	a33fffff 	.word	0xa33fffff

0800a1ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f7fe ff67 	bl	8009090 <LL_ADC_IsEnabled>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d169      	bne.n	800a29c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689a      	ldr	r2, [r3, #8]
 800a1ce:	4b36      	ldr	r3, [pc, #216]	@ (800a2a8 <ADC_Enable+0xfc>)
 800a1d0:	4013      	ands	r3, r2
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00d      	beq.n	800a1f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1da:	f043 0210 	orr.w	r2, r3, #16
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1e6:	f043 0201 	orr.w	r2, r3, #1
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e055      	b.n	800a29e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f7fe ff22 	bl	8009040 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a1fc:	482b      	ldr	r0, [pc, #172]	@ (800a2ac <ADC_Enable+0x100>)
 800a1fe:	f7fe fd7b 	bl	8008cf8 <LL_ADC_GetCommonPathInternalCh>
 800a202:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a204:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d013      	beq.n	800a234 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a20c:	4b28      	ldr	r3, [pc, #160]	@ (800a2b0 <ADC_Enable+0x104>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	099b      	lsrs	r3, r3, #6
 800a212:	4a28      	ldr	r2, [pc, #160]	@ (800a2b4 <ADC_Enable+0x108>)
 800a214:	fba2 2303 	umull	r2, r3, r2, r3
 800a218:	099b      	lsrs	r3, r3, #6
 800a21a:	1c5a      	adds	r2, r3, #1
 800a21c:	4613      	mov	r3, r2
 800a21e:	005b      	lsls	r3, r3, #1
 800a220:	4413      	add	r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a226:	e002      	b.n	800a22e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	3b01      	subs	r3, #1
 800a22c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d1f9      	bne.n	800a228 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a234:	f7fe fd0c 	bl	8008c50 <HAL_GetTick>
 800a238:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a23a:	e028      	b.n	800a28e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4618      	mov	r0, r3
 800a242:	f7fe ff25 	bl	8009090 <LL_ADC_IsEnabled>
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d104      	bne.n	800a256 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4618      	mov	r0, r3
 800a252:	f7fe fef5 	bl	8009040 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a256:	f7fe fcfb 	bl	8008c50 <HAL_GetTick>
 800a25a:	4602      	mov	r2, r0
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	1ad3      	subs	r3, r2, r3
 800a260:	2b02      	cmp	r3, #2
 800a262:	d914      	bls.n	800a28e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f003 0301 	and.w	r3, r3, #1
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d00d      	beq.n	800a28e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a276:	f043 0210 	orr.w	r2, r3, #16
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a282:	f043 0201 	orr.w	r2, r3, #1
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a28a:	2301      	movs	r3, #1
 800a28c:	e007      	b.n	800a29e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f003 0301 	and.w	r3, r3, #1
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d1cf      	bne.n	800a23c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3710      	adds	r7, #16
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	8000003f 	.word	0x8000003f
 800a2ac:	50000300 	.word	0x50000300
 800a2b0:	20000004 	.word	0x20000004
 800a2b4:	053e2d63 	.word	0x053e2d63

0800a2b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f7fe fef6 	bl	80090b6 <LL_ADC_IsDisableOngoing>
 800a2ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7fe fedd 	bl	8009090 <LL_ADC_IsEnabled>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d047      	beq.n	800a36c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d144      	bne.n	800a36c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	f003 030d 	and.w	r3, r3, #13
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d10c      	bne.n	800a30a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f7fe feb7 	bl	8009068 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	2203      	movs	r2, #3
 800a300:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a302:	f7fe fca5 	bl	8008c50 <HAL_GetTick>
 800a306:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a308:	e029      	b.n	800a35e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a30e:	f043 0210 	orr.w	r2, r3, #16
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a31a:	f043 0201 	orr.w	r2, r3, #1
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e023      	b.n	800a36e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a326:	f7fe fc93 	bl	8008c50 <HAL_GetTick>
 800a32a:	4602      	mov	r2, r0
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	2b02      	cmp	r3, #2
 800a332:	d914      	bls.n	800a35e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	f003 0301 	and.w	r3, r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00d      	beq.n	800a35e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a346:	f043 0210 	orr.w	r2, r3, #16
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a352:	f043 0201 	orr.w	r2, r3, #1
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e007      	b.n	800a36e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1dc      	bne.n	800a326 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}

0800a376 <LL_ADC_IsEnabled>:
{
 800a376:	b480      	push	{r7}
 800a378:	b083      	sub	sp, #12
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b01      	cmp	r3, #1
 800a388:	d101      	bne.n	800a38e <LL_ADC_IsEnabled+0x18>
 800a38a:	2301      	movs	r3, #1
 800a38c:	e000      	b.n	800a390 <LL_ADC_IsEnabled+0x1a>
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <LL_ADC_REG_IsConversionOngoing>:
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	f003 0304 	and.w	r3, r3, #4
 800a3ac:	2b04      	cmp	r3, #4
 800a3ae:	d101      	bne.n	800a3b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e000      	b.n	800a3b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a3b4:	2300      	movs	r3, #0
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	370c      	adds	r7, #12
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c0:	4770      	bx	lr
	...

0800a3c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a3c4:	b590      	push	{r4, r7, lr}
 800a3c6:	b0a1      	sub	sp, #132	@ 0x84
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d101      	bne.n	800a3e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a3de:	2302      	movs	r3, #2
 800a3e0:	e08b      	b.n	800a4fa <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3fa:	d102      	bne.n	800a402 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a3fc:	4b41      	ldr	r3, [pc, #260]	@ (800a504 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a3fe:	60bb      	str	r3, [r7, #8]
 800a400:	e001      	b.n	800a406 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800a402:	2300      	movs	r3, #0
 800a404:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10b      	bne.n	800a424 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a410:	f043 0220 	orr.w	r2, r3, #32
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2200      	movs	r2, #0
 800a41c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a420:	2301      	movs	r3, #1
 800a422:	e06a      	b.n	800a4fa <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	4618      	mov	r0, r3
 800a428:	f7ff ffb8 	bl	800a39c <LL_ADC_REG_IsConversionOngoing>
 800a42c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4618      	mov	r0, r3
 800a434:	f7ff ffb2 	bl	800a39c <LL_ADC_REG_IsConversionOngoing>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d14c      	bne.n	800a4d8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a43e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a440:	2b00      	cmp	r3, #0
 800a442:	d149      	bne.n	800a4d8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a444:	4b30      	ldr	r3, [pc, #192]	@ (800a508 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800a446:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d028      	beq.n	800a4a2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a450:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	6859      	ldr	r1, [r3, #4]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a462:	035b      	lsls	r3, r3, #13
 800a464:	430b      	orrs	r3, r1
 800a466:	431a      	orrs	r2, r3
 800a468:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a46a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a46c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a470:	f7ff ff81 	bl	800a376 <LL_ADC_IsEnabled>
 800a474:	4604      	mov	r4, r0
 800a476:	4823      	ldr	r0, [pc, #140]	@ (800a504 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a478:	f7ff ff7d 	bl	800a376 <LL_ADC_IsEnabled>
 800a47c:	4603      	mov	r3, r0
 800a47e:	4323      	orrs	r3, r4
 800a480:	2b00      	cmp	r3, #0
 800a482:	d133      	bne.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a484:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a48c:	f023 030f 	bic.w	r3, r3, #15
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	6811      	ldr	r1, [r2, #0]
 800a494:	683a      	ldr	r2, [r7, #0]
 800a496:	6892      	ldr	r2, [r2, #8]
 800a498:	430a      	orrs	r2, r1
 800a49a:	431a      	orrs	r2, r3
 800a49c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a49e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a4a0:	e024      	b.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a4a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a4aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4ac:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a4ae:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a4b2:	f7ff ff60 	bl	800a376 <LL_ADC_IsEnabled>
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	4812      	ldr	r0, [pc, #72]	@ (800a504 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a4ba:	f7ff ff5c 	bl	800a376 <LL_ADC_IsEnabled>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	4323      	orrs	r3, r4
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d112      	bne.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a4c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a4ce:	f023 030f 	bic.w	r3, r3, #15
 800a4d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a4d4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a4d6:	e009      	b.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4dc:	f043 0220 	orr.w	r2, r3, #32
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a4ea:	e000      	b.n	800a4ee <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a4ec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a4f6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3784      	adds	r7, #132	@ 0x84
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd90      	pop	{r4, r7, pc}
 800a502:	bf00      	nop
 800a504:	50000100 	.word	0x50000100
 800a508:	50000300 	.word	0x50000300

0800a50c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b085      	sub	sp, #20
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f003 0307 	and.w	r3, r3, #7
 800a51a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a51c:	4b0c      	ldr	r3, [pc, #48]	@ (800a550 <__NVIC_SetPriorityGrouping+0x44>)
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a522:	68ba      	ldr	r2, [r7, #8]
 800a524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a528:	4013      	ands	r3, r2
 800a52a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a534:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a53c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a53e:	4a04      	ldr	r2, [pc, #16]	@ (800a550 <__NVIC_SetPriorityGrouping+0x44>)
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	60d3      	str	r3, [r2, #12]
}
 800a544:	bf00      	nop
 800a546:	3714      	adds	r7, #20
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr
 800a550:	e000ed00 	.word	0xe000ed00

0800a554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a554:	b480      	push	{r7}
 800a556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a558:	4b04      	ldr	r3, [pc, #16]	@ (800a56c <__NVIC_GetPriorityGrouping+0x18>)
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	0a1b      	lsrs	r3, r3, #8
 800a55e:	f003 0307 	and.w	r3, r3, #7
}
 800a562:	4618      	mov	r0, r3
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr
 800a56c:	e000ed00 	.word	0xe000ed00

0800a570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	4603      	mov	r3, r0
 800a578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a57a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	db0b      	blt.n	800a59a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a582:	79fb      	ldrb	r3, [r7, #7]
 800a584:	f003 021f 	and.w	r2, r3, #31
 800a588:	4907      	ldr	r1, [pc, #28]	@ (800a5a8 <__NVIC_EnableIRQ+0x38>)
 800a58a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a58e:	095b      	lsrs	r3, r3, #5
 800a590:	2001      	movs	r0, #1
 800a592:	fa00 f202 	lsl.w	r2, r0, r2
 800a596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a59a:	bf00      	nop
 800a59c:	370c      	adds	r7, #12
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	e000e100 	.word	0xe000e100

0800a5ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	6039      	str	r1, [r7, #0]
 800a5b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	db0a      	blt.n	800a5d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	b2da      	uxtb	r2, r3
 800a5c4:	490c      	ldr	r1, [pc, #48]	@ (800a5f8 <__NVIC_SetPriority+0x4c>)
 800a5c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5ca:	0112      	lsls	r2, r2, #4
 800a5cc:	b2d2      	uxtb	r2, r2
 800a5ce:	440b      	add	r3, r1
 800a5d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a5d4:	e00a      	b.n	800a5ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	b2da      	uxtb	r2, r3
 800a5da:	4908      	ldr	r1, [pc, #32]	@ (800a5fc <__NVIC_SetPriority+0x50>)
 800a5dc:	79fb      	ldrb	r3, [r7, #7]
 800a5de:	f003 030f 	and.w	r3, r3, #15
 800a5e2:	3b04      	subs	r3, #4
 800a5e4:	0112      	lsls	r2, r2, #4
 800a5e6:	b2d2      	uxtb	r2, r2
 800a5e8:	440b      	add	r3, r1
 800a5ea:	761a      	strb	r2, [r3, #24]
}
 800a5ec:	bf00      	nop
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr
 800a5f8:	e000e100 	.word	0xe000e100
 800a5fc:	e000ed00 	.word	0xe000ed00

0800a600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a600:	b480      	push	{r7}
 800a602:	b089      	sub	sp, #36	@ 0x24
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f003 0307 	and.w	r3, r3, #7
 800a612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a614:	69fb      	ldr	r3, [r7, #28]
 800a616:	f1c3 0307 	rsb	r3, r3, #7
 800a61a:	2b04      	cmp	r3, #4
 800a61c:	bf28      	it	cs
 800a61e:	2304      	movcs	r3, #4
 800a620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	3304      	adds	r3, #4
 800a626:	2b06      	cmp	r3, #6
 800a628:	d902      	bls.n	800a630 <NVIC_EncodePriority+0x30>
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	3b03      	subs	r3, #3
 800a62e:	e000      	b.n	800a632 <NVIC_EncodePriority+0x32>
 800a630:	2300      	movs	r3, #0
 800a632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a634:	f04f 32ff 	mov.w	r2, #4294967295
 800a638:	69bb      	ldr	r3, [r7, #24]
 800a63a:	fa02 f303 	lsl.w	r3, r2, r3
 800a63e:	43da      	mvns	r2, r3
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	401a      	ands	r2, r3
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a648:	f04f 31ff 	mov.w	r1, #4294967295
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	fa01 f303 	lsl.w	r3, r1, r3
 800a652:	43d9      	mvns	r1, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a658:	4313      	orrs	r3, r2
         );
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3724      	adds	r7, #36	@ 0x24
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
	...

0800a668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	3b01      	subs	r3, #1
 800a674:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a678:	d301      	bcc.n	800a67e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a67a:	2301      	movs	r3, #1
 800a67c:	e00f      	b.n	800a69e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a67e:	4a0a      	ldr	r2, [pc, #40]	@ (800a6a8 <SysTick_Config+0x40>)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	3b01      	subs	r3, #1
 800a684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a686:	210f      	movs	r1, #15
 800a688:	f04f 30ff 	mov.w	r0, #4294967295
 800a68c:	f7ff ff8e 	bl	800a5ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a690:	4b05      	ldr	r3, [pc, #20]	@ (800a6a8 <SysTick_Config+0x40>)
 800a692:	2200      	movs	r2, #0
 800a694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a696:	4b04      	ldr	r3, [pc, #16]	@ (800a6a8 <SysTick_Config+0x40>)
 800a698:	2207      	movs	r2, #7
 800a69a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3708      	adds	r7, #8
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	e000e010 	.word	0xe000e010

0800a6ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b082      	sub	sp, #8
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f7ff ff29 	bl	800a50c <__NVIC_SetPriorityGrouping>
}
 800a6ba:	bf00      	nop
 800a6bc:	3708      	adds	r7, #8
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b086      	sub	sp, #24
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	60b9      	str	r1, [r7, #8]
 800a6cc:	607a      	str	r2, [r7, #4]
 800a6ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a6d0:	f7ff ff40 	bl	800a554 <__NVIC_GetPriorityGrouping>
 800a6d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a6d6:	687a      	ldr	r2, [r7, #4]
 800a6d8:	68b9      	ldr	r1, [r7, #8]
 800a6da:	6978      	ldr	r0, [r7, #20]
 800a6dc:	f7ff ff90 	bl	800a600 <NVIC_EncodePriority>
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7ff ff5f 	bl	800a5ac <__NVIC_SetPriority>
}
 800a6ee:	bf00      	nop
 800a6f0:	3718      	adds	r7, #24
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b082      	sub	sp, #8
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a704:	4618      	mov	r0, r3
 800a706:	f7ff ff33 	bl	800a570 <__NVIC_EnableIRQ>
}
 800a70a:	bf00      	nop
 800a70c:	3708      	adds	r7, #8
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b082      	sub	sp, #8
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f7ff ffa4 	bl	800a668 <SysTick_Config>
 800a720:	4603      	mov	r3, r0
}
 800a722:	4618      	mov	r0, r3
 800a724:	3708      	adds	r7, #8
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b082      	sub	sp, #8
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d101      	bne.n	800a73c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a738:	2301      	movs	r3, #1
 800a73a:	e014      	b.n	800a766 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	791b      	ldrb	r3, [r3, #4]
 800a740:	b2db      	uxtb	r3, r3
 800a742:	2b00      	cmp	r3, #0
 800a744:	d105      	bne.n	800a752 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f7fa fc7d 	bl	800504c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2202      	movs	r2, #2
 800a756:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2201      	movs	r2, #1
 800a762:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
	...

0800a770 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a770:	b480      	push	{r7}
 800a772:	b085      	sub	sp, #20
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d101      	bne.n	800a784 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800a780:	2301      	movs	r3, #1
 800a782:	e056      	b.n	800a832 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	795b      	ldrb	r3, [r3, #5]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d101      	bne.n	800a790 <HAL_DAC_Start+0x20>
 800a78c:	2302      	movs	r3, #2
 800a78e:	e050      	b.n	800a832 <HAL_DAC_Start+0xc2>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2202      	movs	r2, #2
 800a79a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6819      	ldr	r1, [r3, #0]
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	f003 0310 	and.w	r3, r3, #16
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	409a      	lsls	r2, r3
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	430a      	orrs	r2, r1
 800a7b2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a7b4:	4b22      	ldr	r3, [pc, #136]	@ (800a840 <HAL_DAC_Start+0xd0>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	099b      	lsrs	r3, r3, #6
 800a7ba:	4a22      	ldr	r2, [pc, #136]	@ (800a844 <HAL_DAC_Start+0xd4>)
 800a7bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c0:	099b      	lsrs	r3, r3, #6
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a7c6:	e002      	b.n	800a7ce <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f9      	bne.n	800a7c8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10f      	bne.n	800a7fa <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	d11d      	bne.n	800a824 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f042 0201 	orr.w	r2, r2, #1
 800a7f6:	605a      	str	r2, [r3, #4]
 800a7f8:	e014      	b.n	800a824 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	f003 0310 	and.w	r3, r3, #16
 800a80a:	2102      	movs	r1, #2
 800a80c:	fa01 f303 	lsl.w	r3, r1, r3
 800a810:	429a      	cmp	r2, r3
 800a812:	d107      	bne.n	800a824 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	685a      	ldr	r2, [r3, #4]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f042 0202 	orr.w	r2, r2, #2
 800a822:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3714      	adds	r7, #20
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	20000004 	.word	0x20000004
 800a844:	053e2d63 	.word	0x053e2d63

0800a848 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a848:	b480      	push	{r7}
 800a84a:	b087      	sub	sp, #28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	60f8      	str	r0, [r7, #12]
 800a850:	60b9      	str	r1, [r7, #8]
 800a852:	607a      	str	r2, [r7, #4]
 800a854:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800a856:	2300      	movs	r3, #0
 800a858:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d101      	bne.n	800a864 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800a860:	2301      	movs	r3, #1
 800a862:	e018      	b.n	800a896 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d105      	bne.n	800a882 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a876:	697a      	ldr	r2, [r7, #20]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	4413      	add	r3, r2
 800a87c:	3308      	adds	r3, #8
 800a87e:	617b      	str	r3, [r7, #20]
 800a880:	e004      	b.n	800a88c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4413      	add	r3, r2
 800a888:	3314      	adds	r3, #20
 800a88a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	461a      	mov	r2, r3
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	371c      	adds	r7, #28
 800a89a:	46bd      	mov	sp, r7
 800a89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a0:	4770      	bx	lr
	...

0800a8a4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b08a      	sub	sp, #40	@ 0x28
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <HAL_DAC_ConfigChannel+0x1c>
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d101      	bne.n	800a8c4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	e1a1      	b.n	800ac08 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	689b      	ldr	r3, [r3, #8]
 800a8c8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	795b      	ldrb	r3, [r3, #5]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d101      	bne.n	800a8d6 <HAL_DAC_ConfigChannel+0x32>
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	e198      	b.n	800ac08 <HAL_DAC_ConfigChannel+0x364>
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2202      	movs	r2, #2
 800a8e0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	2b04      	cmp	r3, #4
 800a8e8:	d17a      	bne.n	800a9e0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a8ea:	f7fe f9b1 	bl	8008c50 <HAL_GetTick>
 800a8ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d13d      	bne.n	800a972 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a8f6:	e018      	b.n	800a92a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a8f8:	f7fe f9aa 	bl	8008c50 <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	2b01      	cmp	r3, #1
 800a904:	d911      	bls.n	800a92a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a90c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a910:	2b00      	cmp	r3, #0
 800a912:	d00a      	beq.n	800a92a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	691b      	ldr	r3, [r3, #16]
 800a918:	f043 0208 	orr.w	r2, r3, #8
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2203      	movs	r2, #3
 800a924:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a926:	2303      	movs	r3, #3
 800a928:	e16e      	b.n	800ac08 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a930:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a934:	2b00      	cmp	r3, #0
 800a936:	d1df      	bne.n	800a8f8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a940:	641a      	str	r2, [r3, #64]	@ 0x40
 800a942:	e020      	b.n	800a986 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a944:	f7fe f984 	bl	8008c50 <HAL_GetTick>
 800a948:	4602      	mov	r2, r0
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d90f      	bls.n	800a972 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a958:	2b00      	cmp	r3, #0
 800a95a:	da0a      	bge.n	800a972 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	691b      	ldr	r3, [r3, #16]
 800a960:	f043 0208 	orr.w	r2, r3, #8
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2203      	movs	r2, #3
 800a96c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a96e:	2303      	movs	r3, #3
 800a970:	e14a      	b.n	800ac08 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a978:	2b00      	cmp	r3, #0
 800a97a:	dbe3      	blt.n	800a944 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	68ba      	ldr	r2, [r7, #8]
 800a982:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a984:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f003 0310 	and.w	r3, r3, #16
 800a992:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800a996:	fa01 f303 	lsl.w	r3, r1, r3
 800a99a:	43db      	mvns	r3, r3
 800a99c:	ea02 0103 	and.w	r1, r2, r3
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f003 0310 	and.w	r3, r3, #16
 800a9aa:	409a      	lsls	r2, r3
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	430a      	orrs	r2, r1
 800a9b2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f003 0310 	and.w	r3, r3, #16
 800a9c0:	21ff      	movs	r1, #255	@ 0xff
 800a9c2:	fa01 f303 	lsl.w	r3, r1, r3
 800a9c6:	43db      	mvns	r3, r3
 800a9c8:	ea02 0103 	and.w	r1, r2, r3
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f003 0310 	and.w	r3, r3, #16
 800a9d6:	409a      	lsls	r2, r3
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	430a      	orrs	r2, r1
 800a9de:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	69db      	ldr	r3, [r3, #28]
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d11d      	bne.n	800aa24 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ee:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f003 0310 	and.w	r3, r3, #16
 800a9f6:	221f      	movs	r2, #31
 800a9f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fc:	43db      	mvns	r3, r3
 800a9fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa00:	4013      	ands	r3, r2
 800aa02:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	6a1b      	ldr	r3, [r3, #32]
 800aa08:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f003 0310 	and.w	r3, r3, #16
 800aa10:	697a      	ldr	r2, [r7, #20]
 800aa12:	fa02 f303 	lsl.w	r3, r2, r3
 800aa16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa22:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f003 0310 	and.w	r3, r3, #16
 800aa32:	2207      	movs	r2, #7
 800aa34:	fa02 f303 	lsl.w	r3, r2, r3
 800aa38:	43db      	mvns	r3, r3
 800aa3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d102      	bne.n	800aa4e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	623b      	str	r3, [r7, #32]
 800aa4c:	e00f      	b.n	800aa6e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	699b      	ldr	r3, [r3, #24]
 800aa52:	2b02      	cmp	r3, #2
 800aa54:	d102      	bne.n	800aa5c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800aa56:	2301      	movs	r3, #1
 800aa58:	623b      	str	r3, [r7, #32]
 800aa5a:	e008      	b.n	800aa6e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	695b      	ldr	r3, [r3, #20]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d102      	bne.n	800aa6a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800aa64:	2301      	movs	r3, #1
 800aa66:	623b      	str	r3, [r7, #32]
 800aa68:	e001      	b.n	800aa6e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	689a      	ldr	r2, [r3, #8]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	695b      	ldr	r3, [r3, #20]
 800aa76:	4313      	orrs	r3, r2
 800aa78:	6a3a      	ldr	r2, [r7, #32]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f003 0310 	and.w	r3, r3, #16
 800aa84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa88:	fa02 f303 	lsl.w	r3, r2, r3
 800aa8c:	43db      	mvns	r3, r3
 800aa8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa90:	4013      	ands	r3, r2
 800aa92:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	791b      	ldrb	r3, [r3, #4]
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d102      	bne.n	800aaa2 <HAL_DAC_ConfigChannel+0x1fe>
 800aa9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aaa0:	e000      	b.n	800aaa4 <HAL_DAC_ConfigChannel+0x200>
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	697a      	ldr	r2, [r7, #20]
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f003 0310 	and.w	r3, r3, #16
 800aab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aab4:	fa02 f303 	lsl.w	r3, r2, r3
 800aab8:	43db      	mvns	r3, r3
 800aaba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aabc:	4013      	ands	r3, r2
 800aabe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	795b      	ldrb	r3, [r3, #5]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d102      	bne.n	800aace <HAL_DAC_ConfigChannel+0x22a>
 800aac8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aacc:	e000      	b.n	800aad0 <HAL_DAC_ConfigChannel+0x22c>
 800aace:	2300      	movs	r3, #0
 800aad0:	697a      	ldr	r2, [r7, #20]
 800aad2:	4313      	orrs	r3, r2
 800aad4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800aad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800aadc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	2b02      	cmp	r3, #2
 800aae4:	d114      	bne.n	800ab10 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800aae6:	f003 ff2f 	bl	800e948 <HAL_RCC_GetHCLKFreq>
 800aaea:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	4a48      	ldr	r2, [pc, #288]	@ (800ac10 <HAL_DAC_ConfigChannel+0x36c>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d904      	bls.n	800aafe <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800aaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aafa:	627b      	str	r3, [r7, #36]	@ 0x24
 800aafc:	e00f      	b.n	800ab1e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	4a44      	ldr	r2, [pc, #272]	@ (800ac14 <HAL_DAC_ConfigChannel+0x370>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d90a      	bls.n	800ab1c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800ab06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab0c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab0e:	e006      	b.n	800ab1e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab16:	4313      	orrs	r3, r2
 800ab18:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab1a:	e000      	b.n	800ab1e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800ab1c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f003 0310 	and.w	r3, r3, #16
 800ab24:	697a      	ldr	r2, [r7, #20]
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	6819      	ldr	r1, [r3, #0]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f003 0310 	and.w	r3, r3, #16
 800ab44:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ab48:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4c:	43da      	mvns	r2, r3
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	400a      	ands	r2, r1
 800ab54:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f003 0310 	and.w	r3, r3, #16
 800ab64:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800ab68:	fa02 f303 	lsl.w	r3, r2, r3
 800ab6c:	43db      	mvns	r3, r3
 800ab6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab70:	4013      	ands	r3, r2
 800ab72:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f003 0310 	and.w	r3, r3, #16
 800ab80:	697a      	ldr	r2, [r7, #20]
 800ab82:	fa02 f303 	lsl.w	r3, r2, r3
 800ab86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab92:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	6819      	ldr	r1, [r3, #0]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f003 0310 	and.w	r3, r3, #16
 800aba0:	22c0      	movs	r2, #192	@ 0xc0
 800aba2:	fa02 f303 	lsl.w	r3, r2, r3
 800aba6:	43da      	mvns	r2, r3
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	400a      	ands	r2, r1
 800abae:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	089b      	lsrs	r3, r3, #2
 800abb6:	f003 030f 	and.w	r3, r3, #15
 800abba:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	691b      	ldr	r3, [r3, #16]
 800abc0:	089b      	lsrs	r3, r3, #2
 800abc2:	021b      	lsls	r3, r3, #8
 800abc4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800abc8:	697a      	ldr	r2, [r7, #20]
 800abca:	4313      	orrs	r3, r2
 800abcc:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f003 0310 	and.w	r3, r3, #16
 800abda:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800abde:	fa01 f303 	lsl.w	r3, r1, r3
 800abe2:	43db      	mvns	r3, r3
 800abe4:	ea02 0103 	and.w	r1, r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f003 0310 	and.w	r3, r3, #16
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	409a      	lsls	r2, r3
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	430a      	orrs	r2, r1
 800abf8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2201      	movs	r2, #1
 800abfe:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2200      	movs	r2, #0
 800ac04:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800ac06:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3728      	adds	r7, #40	@ 0x28
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	09896800 	.word	0x09896800
 800ac14:	04c4b400 	.word	0x04c4b400

0800ac18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b084      	sub	sp, #16
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d101      	bne.n	800ac2a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	e08d      	b.n	800ad46 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	461a      	mov	r2, r3
 800ac30:	4b47      	ldr	r3, [pc, #284]	@ (800ad50 <HAL_DMA_Init+0x138>)
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d80f      	bhi.n	800ac56 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	4b45      	ldr	r3, [pc, #276]	@ (800ad54 <HAL_DMA_Init+0x13c>)
 800ac3e:	4413      	add	r3, r2
 800ac40:	4a45      	ldr	r2, [pc, #276]	@ (800ad58 <HAL_DMA_Init+0x140>)
 800ac42:	fba2 2303 	umull	r2, r3, r2, r3
 800ac46:	091b      	lsrs	r3, r3, #4
 800ac48:	009a      	lsls	r2, r3, #2
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a42      	ldr	r2, [pc, #264]	@ (800ad5c <HAL_DMA_Init+0x144>)
 800ac52:	641a      	str	r2, [r3, #64]	@ 0x40
 800ac54:	e00e      	b.n	800ac74 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	4b40      	ldr	r3, [pc, #256]	@ (800ad60 <HAL_DMA_Init+0x148>)
 800ac5e:	4413      	add	r3, r2
 800ac60:	4a3d      	ldr	r2, [pc, #244]	@ (800ad58 <HAL_DMA_Init+0x140>)
 800ac62:	fba2 2303 	umull	r2, r3, r2, r3
 800ac66:	091b      	lsrs	r3, r3, #4
 800ac68:	009a      	lsls	r2, r3, #2
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a3c      	ldr	r2, [pc, #240]	@ (800ad64 <HAL_DMA_Init+0x14c>)
 800ac72:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2202      	movs	r2, #2
 800ac78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ac8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800ac98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	691b      	ldr	r3, [r3, #16]
 800ac9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aca4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800acb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a1b      	ldr	r3, [r3, #32]
 800acb6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800acb8:	68fa      	ldr	r2, [r7, #12]
 800acba:	4313      	orrs	r3, r2
 800acbc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f000 fa76 	bl	800b1b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800acd4:	d102      	bne.n	800acdc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ace4:	b2d2      	uxtb	r2, r2
 800ace6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800acf0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d010      	beq.n	800ad1c <HAL_DMA_Init+0x104>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	2b04      	cmp	r3, #4
 800ad00:	d80c      	bhi.n	800ad1c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fa96 	bl	800b234 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad14:	687a      	ldr	r2, [r7, #4]
 800ad16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ad18:	605a      	str	r2, [r3, #4]
 800ad1a:	e008      	b.n	800ad2e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2200      	movs	r2, #0
 800ad32:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ad44:	2300      	movs	r3, #0
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	40020407 	.word	0x40020407
 800ad54:	bffdfff8 	.word	0xbffdfff8
 800ad58:	cccccccd 	.word	0xcccccccd
 800ad5c:	40020000 	.word	0x40020000
 800ad60:	bffdfbf8 	.word	0xbffdfbf8
 800ad64:	40020400 	.word	0x40020400

0800ad68 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b086      	sub	sp, #24
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	607a      	str	r2, [r7, #4]
 800ad74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad76:	2300      	movs	r3, #0
 800ad78:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d101      	bne.n	800ad88 <HAL_DMA_Start_IT+0x20>
 800ad84:	2302      	movs	r3, #2
 800ad86:	e066      	b.n	800ae56 <HAL_DMA_Start_IT+0xee>
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d155      	bne.n	800ae48 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2202      	movs	r2, #2
 800ada0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2200      	movs	r2, #0
 800ada8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f022 0201 	bic.w	r2, r2, #1
 800adb8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	68b9      	ldr	r1, [r7, #8]
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f000 f9bb 	bl	800b13c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d008      	beq.n	800ade0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f042 020e 	orr.w	r2, r2, #14
 800addc:	601a      	str	r2, [r3, #0]
 800adde:	e00f      	b.n	800ae00 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f022 0204 	bic.w	r2, r2, #4
 800adee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f042 020a 	orr.w	r2, r2, #10
 800adfe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d007      	beq.n	800ae1e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae1c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d007      	beq.n	800ae36 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae34:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	681a      	ldr	r2, [r3, #0]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f042 0201 	orr.w	r2, r2, #1
 800ae44:	601a      	str	r2, [r3, #0]
 800ae46:	e005      	b.n	800ae54 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800ae50:	2302      	movs	r3, #2
 800ae52:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800ae54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3718      	adds	r7, #24
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ae5e:	b480      	push	{r7}
 800ae60:	b085      	sub	sp, #20
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae66:	2300      	movs	r3, #0
 800ae68:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	2b02      	cmp	r3, #2
 800ae74:	d005      	beq.n	800ae82 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2204      	movs	r2, #4
 800ae7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	73fb      	strb	r3, [r7, #15]
 800ae80:	e037      	b.n	800aef2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f022 020e 	bic.w	r2, r2, #14
 800ae90:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aea0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	681a      	ldr	r2, [r3, #0]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f022 0201 	bic.w	r2, r2, #1
 800aeb0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeb6:	f003 021f 	and.w	r2, r3, #31
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aebe:	2101      	movs	r1, #1
 800aec0:	fa01 f202 	lsl.w	r2, r1, r2
 800aec4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aece:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00c      	beq.n	800aef2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aee2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aee6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aef0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2201      	movs	r2, #1
 800aef6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800af02:	7bfb      	ldrb	r3, [r7, #15]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800af22:	b2db      	uxtb	r3, r3
 800af24:	2b02      	cmp	r3, #2
 800af26:	d00d      	beq.n	800af44 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2204      	movs	r2, #4
 800af2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2201      	movs	r2, #1
 800af32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2200      	movs	r2, #0
 800af3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	73fb      	strb	r3, [r7, #15]
 800af42:	e047      	b.n	800afd4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	681a      	ldr	r2, [r3, #0]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 020e 	bic.w	r2, r2, #14
 800af52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f022 0201 	bic.w	r2, r2, #1
 800af62:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800af72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af78:	f003 021f 	and.w	r2, r3, #31
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af80:	2101      	movs	r1, #1
 800af82:	fa01 f202 	lsl.w	r2, r1, r2
 800af86:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800af90:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00c      	beq.n	800afb4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800afa8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800afb2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d003      	beq.n	800afd4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	4798      	blx	r3
    }
  }
  return status;
 800afd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}

0800afde <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800afde:	b580      	push	{r7, lr}
 800afe0:	b084      	sub	sp, #16
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800affa:	f003 031f 	and.w	r3, r3, #31
 800affe:	2204      	movs	r2, #4
 800b000:	409a      	lsls	r2, r3
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	4013      	ands	r3, r2
 800b006:	2b00      	cmp	r3, #0
 800b008:	d026      	beq.n	800b058 <HAL_DMA_IRQHandler+0x7a>
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	f003 0304 	and.w	r3, r3, #4
 800b010:	2b00      	cmp	r3, #0
 800b012:	d021      	beq.n	800b058 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f003 0320 	and.w	r3, r3, #32
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d107      	bne.n	800b032 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	681a      	ldr	r2, [r3, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f022 0204 	bic.w	r2, r2, #4
 800b030:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b036:	f003 021f 	and.w	r2, r3, #31
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b03e:	2104      	movs	r1, #4
 800b040:	fa01 f202 	lsl.w	r2, r1, r2
 800b044:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d071      	beq.n	800b132 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b056:	e06c      	b.n	800b132 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b05c:	f003 031f 	and.w	r3, r3, #31
 800b060:	2202      	movs	r2, #2
 800b062:	409a      	lsls	r2, r3
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	4013      	ands	r3, r2
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d02e      	beq.n	800b0ca <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	f003 0302 	and.w	r3, r3, #2
 800b072:	2b00      	cmp	r3, #0
 800b074:	d029      	beq.n	800b0ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f003 0320 	and.w	r3, r3, #32
 800b080:	2b00      	cmp	r3, #0
 800b082:	d10b      	bne.n	800b09c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	681a      	ldr	r2, [r3, #0]
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f022 020a 	bic.w	r2, r2, #10
 800b092:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2201      	movs	r2, #1
 800b098:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0a0:	f003 021f 	and.w	r2, r3, #31
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0a8:	2102      	movs	r1, #2
 800b0aa:	fa01 f202 	lsl.w	r2, r1, r2
 800b0ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d038      	beq.n	800b132 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b0c8:	e033      	b.n	800b132 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0ce:	f003 031f 	and.w	r3, r3, #31
 800b0d2:	2208      	movs	r2, #8
 800b0d4:	409a      	lsls	r2, r3
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	4013      	ands	r3, r2
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d02a      	beq.n	800b134 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	f003 0308 	and.w	r3, r3, #8
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d025      	beq.n	800b134 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	681a      	ldr	r2, [r3, #0]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f022 020e 	bic.w	r2, r2, #14
 800b0f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0fc:	f003 021f 	and.w	r2, r3, #31
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b104:	2101      	movs	r1, #1
 800b106:	fa01 f202 	lsl.w	r2, r1, r2
 800b10a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2201      	movs	r2, #1
 800b110:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2201      	movs	r2, #1
 800b116:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2200      	movs	r2, #0
 800b11e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b126:	2b00      	cmp	r3, #0
 800b128:	d004      	beq.n	800b134 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b132:	bf00      	nop
 800b134:	bf00      	nop
}
 800b136:	3710      	adds	r7, #16
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b085      	sub	sp, #20
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	607a      	str	r2, [r7, #4]
 800b148:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b152:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d004      	beq.n	800b166 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b160:	68fa      	ldr	r2, [r7, #12]
 800b162:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b164:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b16a:	f003 021f 	and.w	r2, r3, #31
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b172:	2101      	movs	r1, #1
 800b174:	fa01 f202 	lsl.w	r2, r1, r2
 800b178:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	683a      	ldr	r2, [r7, #0]
 800b180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	689b      	ldr	r3, [r3, #8]
 800b186:	2b10      	cmp	r3, #16
 800b188:	d108      	bne.n	800b19c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	68ba      	ldr	r2, [r7, #8]
 800b198:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b19a:	e007      	b.n	800b1ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	687a      	ldr	r2, [r7, #4]
 800b1aa:	60da      	str	r2, [r3, #12]
}
 800b1ac:	bf00      	nop
 800b1ae:	3714      	adds	r7, #20
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr

0800b1b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b087      	sub	sp, #28
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	461a      	mov	r2, r3
 800b1c6:	4b16      	ldr	r3, [pc, #88]	@ (800b220 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d802      	bhi.n	800b1d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b1cc:	4b15      	ldr	r3, [pc, #84]	@ (800b224 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b1ce:	617b      	str	r3, [r7, #20]
 800b1d0:	e001      	b.n	800b1d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800b1d2:	4b15      	ldr	r3, [pc, #84]	@ (800b228 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b1d4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	3b08      	subs	r3, #8
 800b1e2:	4a12      	ldr	r2, [pc, #72]	@ (800b22c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b1e4:	fba2 2303 	umull	r2, r3, r2, r3
 800b1e8:	091b      	lsrs	r3, r3, #4
 800b1ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1f0:	089b      	lsrs	r3, r3, #2
 800b1f2:	009a      	lsls	r2, r3, #2
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a0b      	ldr	r2, [pc, #44]	@ (800b230 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b202:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f003 031f 	and.w	r3, r3, #31
 800b20a:	2201      	movs	r2, #1
 800b20c:	409a      	lsls	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b212:	bf00      	nop
 800b214:	371c      	adds	r7, #28
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	40020407 	.word	0x40020407
 800b224:	40020800 	.word	0x40020800
 800b228:	40020820 	.word	0x40020820
 800b22c:	cccccccd 	.word	0xcccccccd
 800b230:	40020880 	.word	0x40020880

0800b234 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	b2db      	uxtb	r3, r3
 800b242:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	4b0b      	ldr	r3, [pc, #44]	@ (800b274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b248:	4413      	add	r3, r2
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	461a      	mov	r2, r3
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a08      	ldr	r2, [pc, #32]	@ (800b278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b256:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	3b01      	subs	r3, #1
 800b25c:	f003 031f 	and.w	r3, r3, #31
 800b260:	2201      	movs	r2, #1
 800b262:	409a      	lsls	r2, r3
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b268:	bf00      	nop
 800b26a:	3714      	adds	r7, #20
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr
 800b274:	1000823f 	.word	0x1000823f
 800b278:	40020940 	.word	0x40020940

0800b27c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b087      	sub	sp, #28
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b286:	2300      	movs	r3, #0
 800b288:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b28a:	e15a      	b.n	800b542 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	2101      	movs	r1, #1
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	fa01 f303 	lsl.w	r3, r1, r3
 800b298:	4013      	ands	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f000 814c 	beq.w	800b53c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	f003 0303 	and.w	r3, r3, #3
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d005      	beq.n	800b2bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2b8:	2b02      	cmp	r3, #2
 800b2ba:	d130      	bne.n	800b31e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	005b      	lsls	r3, r3, #1
 800b2c6:	2203      	movs	r2, #3
 800b2c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2cc:	43db      	mvns	r3, r3
 800b2ce:	693a      	ldr	r2, [r7, #16]
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	68da      	ldr	r2, [r3, #12]
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e0:	693a      	ldr	r2, [r7, #16]
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	693a      	ldr	r2, [r7, #16]
 800b2ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	685b      	ldr	r3, [r3, #4]
 800b2f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2fa:	43db      	mvns	r3, r3
 800b2fc:	693a      	ldr	r2, [r7, #16]
 800b2fe:	4013      	ands	r3, r2
 800b300:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	091b      	lsrs	r3, r3, #4
 800b308:	f003 0201 	and.w	r2, r3, #1
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	fa02 f303 	lsl.w	r3, r2, r3
 800b312:	693a      	ldr	r2, [r7, #16]
 800b314:	4313      	orrs	r3, r2
 800b316:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	693a      	ldr	r2, [r7, #16]
 800b31c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	f003 0303 	and.w	r3, r3, #3
 800b326:	2b03      	cmp	r3, #3
 800b328:	d017      	beq.n	800b35a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	005b      	lsls	r3, r3, #1
 800b334:	2203      	movs	r2, #3
 800b336:	fa02 f303 	lsl.w	r3, r2, r3
 800b33a:	43db      	mvns	r3, r3
 800b33c:	693a      	ldr	r2, [r7, #16]
 800b33e:	4013      	ands	r3, r2
 800b340:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	689a      	ldr	r2, [r3, #8]
 800b346:	697b      	ldr	r3, [r7, #20]
 800b348:	005b      	lsls	r3, r3, #1
 800b34a:	fa02 f303 	lsl.w	r3, r2, r3
 800b34e:	693a      	ldr	r2, [r7, #16]
 800b350:	4313      	orrs	r3, r2
 800b352:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	693a      	ldr	r2, [r7, #16]
 800b358:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	f003 0303 	and.w	r3, r3, #3
 800b362:	2b02      	cmp	r3, #2
 800b364:	d123      	bne.n	800b3ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	08da      	lsrs	r2, r3, #3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	3208      	adds	r2, #8
 800b36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b372:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	f003 0307 	and.w	r3, r3, #7
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	220f      	movs	r2, #15
 800b37e:	fa02 f303 	lsl.w	r3, r2, r3
 800b382:	43db      	mvns	r3, r3
 800b384:	693a      	ldr	r2, [r7, #16]
 800b386:	4013      	ands	r3, r2
 800b388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	691a      	ldr	r2, [r3, #16]
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	f003 0307 	and.w	r3, r3, #7
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	fa02 f303 	lsl.w	r3, r2, r3
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	4313      	orrs	r3, r2
 800b39e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	08da      	lsrs	r2, r3, #3
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	3208      	adds	r2, #8
 800b3a8:	6939      	ldr	r1, [r7, #16]
 800b3aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	005b      	lsls	r3, r3, #1
 800b3b8:	2203      	movs	r2, #3
 800b3ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b3be:	43db      	mvns	r3, r3
 800b3c0:	693a      	ldr	r2, [r7, #16]
 800b3c2:	4013      	ands	r3, r2
 800b3c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	685b      	ldr	r3, [r3, #4]
 800b3ca:	f003 0203 	and.w	r2, r3, #3
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	005b      	lsls	r3, r3, #1
 800b3d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d6:	693a      	ldr	r2, [r7, #16]
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	693a      	ldr	r2, [r7, #16]
 800b3e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	f000 80a6 	beq.w	800b53c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b3f0:	4b5b      	ldr	r3, [pc, #364]	@ (800b560 <HAL_GPIO_Init+0x2e4>)
 800b3f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3f4:	4a5a      	ldr	r2, [pc, #360]	@ (800b560 <HAL_GPIO_Init+0x2e4>)
 800b3f6:	f043 0301 	orr.w	r3, r3, #1
 800b3fa:	6613      	str	r3, [r2, #96]	@ 0x60
 800b3fc:	4b58      	ldr	r3, [pc, #352]	@ (800b560 <HAL_GPIO_Init+0x2e4>)
 800b3fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b400:	f003 0301 	and.w	r3, r3, #1
 800b404:	60bb      	str	r3, [r7, #8]
 800b406:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b408:	4a56      	ldr	r2, [pc, #344]	@ (800b564 <HAL_GPIO_Init+0x2e8>)
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	089b      	lsrs	r3, r3, #2
 800b40e:	3302      	adds	r3, #2
 800b410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b414:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	f003 0303 	and.w	r3, r3, #3
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	220f      	movs	r2, #15
 800b420:	fa02 f303 	lsl.w	r3, r2, r3
 800b424:	43db      	mvns	r3, r3
 800b426:	693a      	ldr	r2, [r7, #16]
 800b428:	4013      	ands	r3, r2
 800b42a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b432:	d01f      	beq.n	800b474 <HAL_GPIO_Init+0x1f8>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a4c      	ldr	r2, [pc, #304]	@ (800b568 <HAL_GPIO_Init+0x2ec>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d019      	beq.n	800b470 <HAL_GPIO_Init+0x1f4>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	4a4b      	ldr	r2, [pc, #300]	@ (800b56c <HAL_GPIO_Init+0x2f0>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d013      	beq.n	800b46c <HAL_GPIO_Init+0x1f0>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	4a4a      	ldr	r2, [pc, #296]	@ (800b570 <HAL_GPIO_Init+0x2f4>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	d00d      	beq.n	800b468 <HAL_GPIO_Init+0x1ec>
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a49      	ldr	r2, [pc, #292]	@ (800b574 <HAL_GPIO_Init+0x2f8>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d007      	beq.n	800b464 <HAL_GPIO_Init+0x1e8>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a48      	ldr	r2, [pc, #288]	@ (800b578 <HAL_GPIO_Init+0x2fc>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d101      	bne.n	800b460 <HAL_GPIO_Init+0x1e4>
 800b45c:	2305      	movs	r3, #5
 800b45e:	e00a      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b460:	2306      	movs	r3, #6
 800b462:	e008      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b464:	2304      	movs	r3, #4
 800b466:	e006      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b468:	2303      	movs	r3, #3
 800b46a:	e004      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b46c:	2302      	movs	r3, #2
 800b46e:	e002      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b470:	2301      	movs	r3, #1
 800b472:	e000      	b.n	800b476 <HAL_GPIO_Init+0x1fa>
 800b474:	2300      	movs	r3, #0
 800b476:	697a      	ldr	r2, [r7, #20]
 800b478:	f002 0203 	and.w	r2, r2, #3
 800b47c:	0092      	lsls	r2, r2, #2
 800b47e:	4093      	lsls	r3, r2
 800b480:	693a      	ldr	r2, [r7, #16]
 800b482:	4313      	orrs	r3, r2
 800b484:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b486:	4937      	ldr	r1, [pc, #220]	@ (800b564 <HAL_GPIO_Init+0x2e8>)
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	089b      	lsrs	r3, r3, #2
 800b48c:	3302      	adds	r3, #2
 800b48e:	693a      	ldr	r2, [r7, #16]
 800b490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b494:	4b39      	ldr	r3, [pc, #228]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b496:	689b      	ldr	r3, [r3, #8]
 800b498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	43db      	mvns	r3, r3
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d003      	beq.n	800b4b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b4b0:	693a      	ldr	r2, [r7, #16]
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b4b8:	4a30      	ldr	r2, [pc, #192]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b4be:	4b2f      	ldr	r3, [pc, #188]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b4c0:	68db      	ldr	r3, [r3, #12]
 800b4c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	43db      	mvns	r3, r3
 800b4c8:	693a      	ldr	r2, [r7, #16]
 800b4ca:	4013      	ands	r3, r2
 800b4cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d003      	beq.n	800b4e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b4da:	693a      	ldr	r2, [r7, #16]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	4313      	orrs	r3, r2
 800b4e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b4e2:	4a26      	ldr	r2, [pc, #152]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b4e8:	4b24      	ldr	r3, [pc, #144]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	43db      	mvns	r3, r3
 800b4f2:	693a      	ldr	r2, [r7, #16]
 800b4f4:	4013      	ands	r3, r2
 800b4f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b500:	2b00      	cmp	r3, #0
 800b502:	d003      	beq.n	800b50c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b504:	693a      	ldr	r2, [r7, #16]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	4313      	orrs	r3, r2
 800b50a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b50c:	4a1b      	ldr	r2, [pc, #108]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b512:	4b1a      	ldr	r3, [pc, #104]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	43db      	mvns	r3, r3
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	4013      	ands	r3, r2
 800b520:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d003      	beq.n	800b536 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	4313      	orrs	r3, r2
 800b534:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b536:	4a11      	ldr	r2, [pc, #68]	@ (800b57c <HAL_GPIO_Init+0x300>)
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	3301      	adds	r3, #1
 800b540:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	fa22 f303 	lsr.w	r3, r2, r3
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f47f ae9d 	bne.w	800b28c <HAL_GPIO_Init+0x10>
  }
}
 800b552:	bf00      	nop
 800b554:	bf00      	nop
 800b556:	371c      	adds	r7, #28
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr
 800b560:	40021000 	.word	0x40021000
 800b564:	40010000 	.word	0x40010000
 800b568:	48000400 	.word	0x48000400
 800b56c:	48000800 	.word	0x48000800
 800b570:	48000c00 	.word	0x48000c00
 800b574:	48001000 	.word	0x48001000
 800b578:	48001400 	.word	0x48001400
 800b57c:	40010400 	.word	0x40010400

0800b580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b580:	b480      	push	{r7}
 800b582:	b085      	sub	sp, #20
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	460b      	mov	r3, r1
 800b58a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	691a      	ldr	r2, [r3, #16]
 800b590:	887b      	ldrh	r3, [r7, #2]
 800b592:	4013      	ands	r3, r2
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b598:	2301      	movs	r3, #1
 800b59a:	73fb      	strb	r3, [r7, #15]
 800b59c:	e001      	b.n	800b5a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b5a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3714      	adds	r7, #20
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	807b      	strh	r3, [r7, #2]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b5c0:	787b      	ldrb	r3, [r7, #1]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d003      	beq.n	800b5ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b5c6:	887a      	ldrh	r2, [r7, #2]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b5cc:	e002      	b.n	800b5d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b5ce:	887a      	ldrh	r2, [r7, #2]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b5d4:	bf00      	nop
 800b5d6:	370c      	adds	r7, #12
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr

0800b5e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b082      	sub	sp, #8
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d101      	bne.n	800b5f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	e08d      	b.n	800b70e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d106      	bne.n	800b60c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f7f9 fd5e 	bl	80050c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2224      	movs	r2, #36	@ 0x24
 800b610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f022 0201 	bic.w	r2, r2, #1
 800b622:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	685a      	ldr	r2, [r3, #4]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b630:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	689a      	ldr	r2, [r3, #8]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b640:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	68db      	ldr	r3, [r3, #12]
 800b646:	2b01      	cmp	r3, #1
 800b648:	d107      	bne.n	800b65a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	689a      	ldr	r2, [r3, #8]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b656:	609a      	str	r2, [r3, #8]
 800b658:	e006      	b.n	800b668 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	689a      	ldr	r2, [r3, #8]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b666:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	2b02      	cmp	r3, #2
 800b66e:	d108      	bne.n	800b682 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	685a      	ldr	r2, [r3, #4]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b67e:	605a      	str	r2, [r3, #4]
 800b680:	e007      	b.n	800b692 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	685a      	ldr	r2, [r3, #4]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b690:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	6812      	ldr	r2, [r2, #0]
 800b69c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b6a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	68da      	ldr	r2, [r3, #12]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b6b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	691a      	ldr	r2, [r3, #16]
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	695b      	ldr	r3, [r3, #20]
 800b6be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	699b      	ldr	r3, [r3, #24]
 800b6c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	430a      	orrs	r2, r1
 800b6ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	69d9      	ldr	r1, [r3, #28]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6a1a      	ldr	r2, [r3, #32]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	430a      	orrs	r2, r1
 800b6de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f042 0201 	orr.w	r2, r2, #1
 800b6ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2220      	movs	r2, #32
 800b6fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3708      	adds	r7, #8
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
	...

0800b718 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b088      	sub	sp, #32
 800b71c:	af02      	add	r7, sp, #8
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	607a      	str	r2, [r7, #4]
 800b722:	461a      	mov	r2, r3
 800b724:	460b      	mov	r3, r1
 800b726:	817b      	strh	r3, [r7, #10]
 800b728:	4613      	mov	r3, r2
 800b72a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b732:	b2db      	uxtb	r3, r3
 800b734:	2b20      	cmp	r3, #32
 800b736:	f040 80fd 	bne.w	800b934 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b740:	2b01      	cmp	r3, #1
 800b742:	d101      	bne.n	800b748 <HAL_I2C_Master_Transmit+0x30>
 800b744:	2302      	movs	r3, #2
 800b746:	e0f6      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2201      	movs	r2, #1
 800b74c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b750:	f7fd fa7e 	bl	8008c50 <HAL_GetTick>
 800b754:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	9300      	str	r3, [sp, #0]
 800b75a:	2319      	movs	r3, #25
 800b75c:	2201      	movs	r2, #1
 800b75e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b762:	68f8      	ldr	r0, [r7, #12]
 800b764:	f000 fb72 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d001      	beq.n	800b772 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b76e:	2301      	movs	r3, #1
 800b770:	e0e1      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	2221      	movs	r2, #33	@ 0x21
 800b776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2210      	movs	r2, #16
 800b77e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2200      	movs	r2, #0
 800b786:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	687a      	ldr	r2, [r7, #4]
 800b78c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	893a      	ldrh	r2, [r7, #8]
 800b792:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2200      	movs	r2, #0
 800b798:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	2bff      	cmp	r3, #255	@ 0xff
 800b7a2:	d906      	bls.n	800b7b2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	22ff      	movs	r2, #255	@ 0xff
 800b7a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b7aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b7ae:	617b      	str	r3, [r7, #20]
 800b7b0:	e007      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7b6:	b29a      	uxth	r2, r3
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b7bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b7c0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d024      	beq.n	800b814 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ce:	781a      	ldrb	r2, [r3, #0]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7da:	1c5a      	adds	r2, r3, #1
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	b29a      	uxth	r2, r3
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	3301      	adds	r3, #1
 800b802:	b2da      	uxtb	r2, r3
 800b804:	8979      	ldrh	r1, [r7, #10]
 800b806:	4b4e      	ldr	r3, [pc, #312]	@ (800b940 <HAL_I2C_Master_Transmit+0x228>)
 800b808:	9300      	str	r3, [sp, #0]
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f000 fd6d 	bl	800c2ec <I2C_TransferConfig>
 800b812:	e066      	b.n	800b8e2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b818:	b2da      	uxtb	r2, r3
 800b81a:	8979      	ldrh	r1, [r7, #10]
 800b81c:	4b48      	ldr	r3, [pc, #288]	@ (800b940 <HAL_I2C_Master_Transmit+0x228>)
 800b81e:	9300      	str	r3, [sp, #0]
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f000 fd62 	bl	800c2ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b828:	e05b      	b.n	800b8e2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b82a:	693a      	ldr	r2, [r7, #16]
 800b82c:	6a39      	ldr	r1, [r7, #32]
 800b82e:	68f8      	ldr	r0, [r7, #12]
 800b830:	f000 fb65 	bl	800befe <I2C_WaitOnTXISFlagUntilTimeout>
 800b834:	4603      	mov	r3, r0
 800b836:	2b00      	cmp	r3, #0
 800b838:	d001      	beq.n	800b83e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b83a:	2301      	movs	r3, #1
 800b83c:	e07b      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b842:	781a      	ldrb	r2, [r3, #0]
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b84e:	1c5a      	adds	r2, r3, #1
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b858:	b29b      	uxth	r3, r3
 800b85a:	3b01      	subs	r3, #1
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b866:	3b01      	subs	r3, #1
 800b868:	b29a      	uxth	r2, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b872:	b29b      	uxth	r3, r3
 800b874:	2b00      	cmp	r3, #0
 800b876:	d034      	beq.n	800b8e2 <HAL_I2C_Master_Transmit+0x1ca>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d130      	bne.n	800b8e2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	9300      	str	r3, [sp, #0]
 800b884:	6a3b      	ldr	r3, [r7, #32]
 800b886:	2200      	movs	r2, #0
 800b888:	2180      	movs	r1, #128	@ 0x80
 800b88a:	68f8      	ldr	r0, [r7, #12]
 800b88c:	f000 fade 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800b890:	4603      	mov	r3, r0
 800b892:	2b00      	cmp	r3, #0
 800b894:	d001      	beq.n	800b89a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	e04d      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	2bff      	cmp	r3, #255	@ 0xff
 800b8a2:	d90e      	bls.n	800b8c2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	22ff      	movs	r2, #255	@ 0xff
 800b8a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8ae:	b2da      	uxtb	r2, r3
 800b8b0:	8979      	ldrh	r1, [r7, #10]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b8ba:	68f8      	ldr	r0, [r7, #12]
 800b8bc:	f000 fd16 	bl	800c2ec <I2C_TransferConfig>
 800b8c0:	e00f      	b.n	800b8e2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8c6:	b29a      	uxth	r2, r3
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8d0:	b2da      	uxtb	r2, r3
 800b8d2:	8979      	ldrh	r1, [r7, #10]
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	9300      	str	r3, [sp, #0]
 800b8d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b8dc:	68f8      	ldr	r0, [r7, #12]
 800b8de:	f000 fd05 	bl	800c2ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8e6:	b29b      	uxth	r3, r3
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d19e      	bne.n	800b82a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	6a39      	ldr	r1, [r7, #32]
 800b8f0:	68f8      	ldr	r0, [r7, #12]
 800b8f2:	f000 fb4b 	bl	800bf8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d001      	beq.n	800b900 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	e01a      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	2220      	movs	r2, #32
 800b906:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	6859      	ldr	r1, [r3, #4]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	4b0c      	ldr	r3, [pc, #48]	@ (800b944 <HAL_I2C_Master_Transmit+0x22c>)
 800b914:	400b      	ands	r3, r1
 800b916:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	2220      	movs	r2, #32
 800b91c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	2200      	movs	r2, #0
 800b924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2200      	movs	r2, #0
 800b92c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b930:	2300      	movs	r3, #0
 800b932:	e000      	b.n	800b936 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b934:	2302      	movs	r3, #2
  }
}
 800b936:	4618      	mov	r0, r3
 800b938:	3718      	adds	r7, #24
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}
 800b93e:	bf00      	nop
 800b940:	80002000 	.word	0x80002000
 800b944:	fe00e800 	.word	0xfe00e800

0800b948 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b088      	sub	sp, #32
 800b94c:	af02      	add	r7, sp, #8
 800b94e:	60f8      	str	r0, [r7, #12]
 800b950:	607a      	str	r2, [r7, #4]
 800b952:	461a      	mov	r2, r3
 800b954:	460b      	mov	r3, r1
 800b956:	817b      	strh	r3, [r7, #10]
 800b958:	4613      	mov	r3, r2
 800b95a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b962:	b2db      	uxtb	r3, r3
 800b964:	2b20      	cmp	r3, #32
 800b966:	f040 80db 	bne.w	800bb20 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b970:	2b01      	cmp	r3, #1
 800b972:	d101      	bne.n	800b978 <HAL_I2C_Master_Receive+0x30>
 800b974:	2302      	movs	r3, #2
 800b976:	e0d4      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2201      	movs	r2, #1
 800b97c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b980:	f7fd f966 	bl	8008c50 <HAL_GetTick>
 800b984:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	2319      	movs	r3, #25
 800b98c:	2201      	movs	r2, #1
 800b98e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b992:	68f8      	ldr	r0, [r7, #12]
 800b994:	f000 fa5a 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d001      	beq.n	800b9a2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	e0bf      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2222      	movs	r2, #34	@ 0x22
 800b9a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2210      	movs	r2, #16
 800b9ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	893a      	ldrh	r2, [r7, #8]
 800b9c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9ce:	b29b      	uxth	r3, r3
 800b9d0:	2bff      	cmp	r3, #255	@ 0xff
 800b9d2:	d90e      	bls.n	800b9f2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	22ff      	movs	r2, #255	@ 0xff
 800b9d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9de:	b2da      	uxtb	r2, r3
 800b9e0:	8979      	ldrh	r1, [r7, #10]
 800b9e2:	4b52      	ldr	r3, [pc, #328]	@ (800bb2c <HAL_I2C_Master_Receive+0x1e4>)
 800b9e4:	9300      	str	r3, [sp, #0]
 800b9e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b9ea:	68f8      	ldr	r0, [r7, #12]
 800b9ec:	f000 fc7e 	bl	800c2ec <I2C_TransferConfig>
 800b9f0:	e06d      	b.n	800bace <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9f6:	b29a      	uxth	r2, r3
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	8979      	ldrh	r1, [r7, #10]
 800ba04:	4b49      	ldr	r3, [pc, #292]	@ (800bb2c <HAL_I2C_Master_Receive+0x1e4>)
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f000 fc6d 	bl	800c2ec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800ba12:	e05c      	b.n	800bace <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ba14:	697a      	ldr	r2, [r7, #20]
 800ba16:	6a39      	ldr	r1, [r7, #32]
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f000 fafb 	bl	800c014 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e07c      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba32:	b2d2      	uxtb	r2, r2
 800ba34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba3a:	1c5a      	adds	r2, r3, #1
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba44:	3b01      	subs	r3, #1
 800ba46:	b29a      	uxth	r2, r3
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	3b01      	subs	r3, #1
 800ba54:	b29a      	uxth	r2, r3
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d034      	beq.n	800bace <HAL_I2C_Master_Receive+0x186>
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d130      	bne.n	800bace <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	6a3b      	ldr	r3, [r7, #32]
 800ba72:	2200      	movs	r2, #0
 800ba74:	2180      	movs	r1, #128	@ 0x80
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f000 f9e8 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d001      	beq.n	800ba86 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ba82:	2301      	movs	r3, #1
 800ba84:	e04d      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	2bff      	cmp	r3, #255	@ 0xff
 800ba8e:	d90e      	bls.n	800baae <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	22ff      	movs	r2, #255	@ 0xff
 800ba94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	8979      	ldrh	r1, [r7, #10]
 800ba9e:	2300      	movs	r3, #0
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f000 fc20 	bl	800c2ec <I2C_TransferConfig>
 800baac:	e00f      	b.n	800bace <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800babc:	b2da      	uxtb	r2, r3
 800babe:	8979      	ldrh	r1, [r7, #10]
 800bac0:	2300      	movs	r3, #0
 800bac2:	9300      	str	r3, [sp, #0]
 800bac4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bac8:	68f8      	ldr	r0, [r7, #12]
 800baca:	f000 fc0f 	bl	800c2ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d19d      	bne.n	800ba14 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bad8:	697a      	ldr	r2, [r7, #20]
 800bada:	6a39      	ldr	r1, [r7, #32]
 800badc:	68f8      	ldr	r0, [r7, #12]
 800bade:	f000 fa55 	bl	800bf8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800bae2:	4603      	mov	r3, r0
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d001      	beq.n	800baec <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800bae8:	2301      	movs	r3, #1
 800baea:	e01a      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2220      	movs	r2, #32
 800baf2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	6859      	ldr	r1, [r3, #4]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	4b0c      	ldr	r3, [pc, #48]	@ (800bb30 <HAL_I2C_Master_Receive+0x1e8>)
 800bb00:	400b      	ands	r3, r1
 800bb02:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2220      	movs	r2, #32
 800bb08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2200      	movs	r2, #0
 800bb18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	e000      	b.n	800bb22 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800bb20:	2302      	movs	r3, #2
  }
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3718      	adds	r7, #24
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop
 800bb2c:	80002400 	.word	0x80002400
 800bb30:	fe00e800 	.word	0xfe00e800

0800bb34 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b088      	sub	sp, #32
 800bb38:	af02      	add	r7, sp, #8
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	4608      	mov	r0, r1
 800bb3e:	4611      	mov	r1, r2
 800bb40:	461a      	mov	r2, r3
 800bb42:	4603      	mov	r3, r0
 800bb44:	817b      	strh	r3, [r7, #10]
 800bb46:	460b      	mov	r3, r1
 800bb48:	813b      	strh	r3, [r7, #8]
 800bb4a:	4613      	mov	r3, r2
 800bb4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	2b20      	cmp	r3, #32
 800bb58:	f040 80f9 	bne.w	800bd4e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb5c:	6a3b      	ldr	r3, [r7, #32]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d002      	beq.n	800bb68 <HAL_I2C_Mem_Write+0x34>
 800bb62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d105      	bne.n	800bb74 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb6e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bb70:	2301      	movs	r3, #1
 800bb72:	e0ed      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	d101      	bne.n	800bb82 <HAL_I2C_Mem_Write+0x4e>
 800bb7e:	2302      	movs	r3, #2
 800bb80:	e0e6      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bb8a:	f7fd f861 	bl	8008c50 <HAL_GetTick>
 800bb8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	9300      	str	r3, [sp, #0]
 800bb94:	2319      	movs	r3, #25
 800bb96:	2201      	movs	r2, #1
 800bb98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f000 f955 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d001      	beq.n	800bbac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	e0d1      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	2221      	movs	r2, #33	@ 0x21
 800bbb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2240      	movs	r2, #64	@ 0x40
 800bbb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	6a3a      	ldr	r2, [r7, #32]
 800bbc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bbcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bbd4:	88f8      	ldrh	r0, [r7, #6]
 800bbd6:	893a      	ldrh	r2, [r7, #8]
 800bbd8:	8979      	ldrh	r1, [r7, #10]
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	9301      	str	r3, [sp, #4]
 800bbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe0:	9300      	str	r3, [sp, #0]
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	68f8      	ldr	r0, [r7, #12]
 800bbe6:	f000 f8b9 	bl	800bd5c <I2C_RequestMemoryWrite>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d005      	beq.n	800bbfc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	e0a9      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	2bff      	cmp	r3, #255	@ 0xff
 800bc04:	d90e      	bls.n	800bc24 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	22ff      	movs	r2, #255	@ 0xff
 800bc0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc10:	b2da      	uxtb	r2, r3
 800bc12:	8979      	ldrh	r1, [r7, #10]
 800bc14:	2300      	movs	r3, #0
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f000 fb65 	bl	800c2ec <I2C_TransferConfig>
 800bc22:	e00f      	b.n	800bc44 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc28:	b29a      	uxth	r2, r3
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc32:	b2da      	uxtb	r2, r3
 800bc34:	8979      	ldrh	r1, [r7, #10]
 800bc36:	2300      	movs	r3, #0
 800bc38:	9300      	str	r3, [sp, #0]
 800bc3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bc3e:	68f8      	ldr	r0, [r7, #12]
 800bc40:	f000 fb54 	bl	800c2ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc44:	697a      	ldr	r2, [r7, #20]
 800bc46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc48:	68f8      	ldr	r0, [r7, #12]
 800bc4a:	f000 f958 	bl	800befe <I2C_WaitOnTXISFlagUntilTimeout>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bc54:	2301      	movs	r3, #1
 800bc56:	e07b      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc5c:	781a      	ldrb	r2, [r3, #0]
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc68:	1c5a      	adds	r2, r3, #1
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc72:	b29b      	uxth	r3, r3
 800bc74:	3b01      	subs	r3, #1
 800bc76:	b29a      	uxth	r2, r3
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc80:	3b01      	subs	r3, #1
 800bc82:	b29a      	uxth	r2, r3
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d034      	beq.n	800bcfc <HAL_I2C_Mem_Write+0x1c8>
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d130      	bne.n	800bcfc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	9300      	str	r3, [sp, #0]
 800bc9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca0:	2200      	movs	r2, #0
 800bca2:	2180      	movs	r1, #128	@ 0x80
 800bca4:	68f8      	ldr	r0, [r7, #12]
 800bca6:	f000 f8d1 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d001      	beq.n	800bcb4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e04d      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	2bff      	cmp	r3, #255	@ 0xff
 800bcbc:	d90e      	bls.n	800bcdc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	22ff      	movs	r2, #255	@ 0xff
 800bcc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcc8:	b2da      	uxtb	r2, r3
 800bcca:	8979      	ldrh	r1, [r7, #10]
 800bccc:	2300      	movs	r3, #0
 800bcce:	9300      	str	r3, [sp, #0]
 800bcd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bcd4:	68f8      	ldr	r0, [r7, #12]
 800bcd6:	f000 fb09 	bl	800c2ec <I2C_TransferConfig>
 800bcda:	e00f      	b.n	800bcfc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bce0:	b29a      	uxth	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcea:	b2da      	uxtb	r2, r3
 800bcec:	8979      	ldrh	r1, [r7, #10]
 800bcee:	2300      	movs	r3, #0
 800bcf0:	9300      	str	r3, [sp, #0]
 800bcf2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bcf6:	68f8      	ldr	r0, [r7, #12]
 800bcf8:	f000 faf8 	bl	800c2ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d19e      	bne.n	800bc44 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bd06:	697a      	ldr	r2, [r7, #20]
 800bd08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	f000 f93e 	bl	800bf8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d001      	beq.n	800bd1a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	e01a      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	2220      	movs	r2, #32
 800bd20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	6859      	ldr	r1, [r3, #4]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd58 <HAL_I2C_Mem_Write+0x224>)
 800bd2e:	400b      	ands	r3, r1
 800bd30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2220      	movs	r2, #32
 800bd36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2200      	movs	r2, #0
 800bd46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	e000      	b.n	800bd50 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bd4e:	2302      	movs	r3, #2
  }
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	fe00e800 	.word	0xfe00e800

0800bd5c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af02      	add	r7, sp, #8
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	4608      	mov	r0, r1
 800bd66:	4611      	mov	r1, r2
 800bd68:	461a      	mov	r2, r3
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	817b      	strh	r3, [r7, #10]
 800bd6e:	460b      	mov	r3, r1
 800bd70:	813b      	strh	r3, [r7, #8]
 800bd72:	4613      	mov	r3, r2
 800bd74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bd76:	88fb      	ldrh	r3, [r7, #6]
 800bd78:	b2da      	uxtb	r2, r3
 800bd7a:	8979      	ldrh	r1, [r7, #10]
 800bd7c:	4b20      	ldr	r3, [pc, #128]	@ (800be00 <I2C_RequestMemoryWrite+0xa4>)
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bd84:	68f8      	ldr	r0, [r7, #12]
 800bd86:	f000 fab1 	bl	800c2ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd8a:	69fa      	ldr	r2, [r7, #28]
 800bd8c:	69b9      	ldr	r1, [r7, #24]
 800bd8e:	68f8      	ldr	r0, [r7, #12]
 800bd90:	f000 f8b5 	bl	800befe <I2C_WaitOnTXISFlagUntilTimeout>
 800bd94:	4603      	mov	r3, r0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d001      	beq.n	800bd9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	e02c      	b.n	800bdf8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bd9e:	88fb      	ldrh	r3, [r7, #6]
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d105      	bne.n	800bdb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bda4:	893b      	ldrh	r3, [r7, #8]
 800bda6:	b2da      	uxtb	r2, r3
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	629a      	str	r2, [r3, #40]	@ 0x28
 800bdae:	e015      	b.n	800bddc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bdb0:	893b      	ldrh	r3, [r7, #8]
 800bdb2:	0a1b      	lsrs	r3, r3, #8
 800bdb4:	b29b      	uxth	r3, r3
 800bdb6:	b2da      	uxtb	r2, r3
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bdbe:	69fa      	ldr	r2, [r7, #28]
 800bdc0:	69b9      	ldr	r1, [r7, #24]
 800bdc2:	68f8      	ldr	r0, [r7, #12]
 800bdc4:	f000 f89b 	bl	800befe <I2C_WaitOnTXISFlagUntilTimeout>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d001      	beq.n	800bdd2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e012      	b.n	800bdf8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bdd2:	893b      	ldrh	r3, [r7, #8]
 800bdd4:	b2da      	uxtb	r2, r3
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	9300      	str	r3, [sp, #0]
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	2200      	movs	r2, #0
 800bde4:	2180      	movs	r1, #128	@ 0x80
 800bde6:	68f8      	ldr	r0, [r7, #12]
 800bde8:	f000 f830 	bl	800be4c <I2C_WaitOnFlagUntilTimeout>
 800bdec:	4603      	mov	r3, r0
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d001      	beq.n	800bdf6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e000      	b.n	800bdf8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800bdf6:	2300      	movs	r3, #0
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3710      	adds	r7, #16
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	80002000 	.word	0x80002000

0800be04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	699b      	ldr	r3, [r3, #24]
 800be12:	f003 0302 	and.w	r3, r3, #2
 800be16:	2b02      	cmp	r3, #2
 800be18:	d103      	bne.n	800be22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	2200      	movs	r2, #0
 800be20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	699b      	ldr	r3, [r3, #24]
 800be28:	f003 0301 	and.w	r3, r3, #1
 800be2c:	2b01      	cmp	r3, #1
 800be2e:	d007      	beq.n	800be40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	699a      	ldr	r2, [r3, #24]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f042 0201 	orr.w	r2, r2, #1
 800be3e:	619a      	str	r2, [r3, #24]
  }
}
 800be40:	bf00      	nop
 800be42:	370c      	adds	r7, #12
 800be44:	46bd      	mov	sp, r7
 800be46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4a:	4770      	bx	lr

0800be4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	60f8      	str	r0, [r7, #12]
 800be54:	60b9      	str	r1, [r7, #8]
 800be56:	603b      	str	r3, [r7, #0]
 800be58:	4613      	mov	r3, r2
 800be5a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800be5c:	e03b      	b.n	800bed6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	68f8      	ldr	r0, [r7, #12]
 800be64:	f000 f962 	bl	800c12c <I2C_IsErrorOccurred>
 800be68:	4603      	mov	r3, r0
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d001      	beq.n	800be72 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	e041      	b.n	800bef6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be78:	d02d      	beq.n	800bed6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be7a:	f7fc fee9 	bl	8008c50 <HAL_GetTick>
 800be7e:	4602      	mov	r2, r0
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	1ad3      	subs	r3, r2, r3
 800be84:	683a      	ldr	r2, [r7, #0]
 800be86:	429a      	cmp	r2, r3
 800be88:	d302      	bcc.n	800be90 <I2C_WaitOnFlagUntilTimeout+0x44>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d122      	bne.n	800bed6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	699a      	ldr	r2, [r3, #24]
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	4013      	ands	r3, r2
 800be9a:	68ba      	ldr	r2, [r7, #8]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	bf0c      	ite	eq
 800bea0:	2301      	moveq	r3, #1
 800bea2:	2300      	movne	r3, #0
 800bea4:	b2db      	uxtb	r3, r3
 800bea6:	461a      	mov	r2, r3
 800bea8:	79fb      	ldrb	r3, [r7, #7]
 800beaa:	429a      	cmp	r2, r3
 800beac:	d113      	bne.n	800bed6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800beb2:	f043 0220 	orr.w	r2, r3, #32
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2220      	movs	r2, #32
 800bebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2200      	movs	r2, #0
 800bec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	e00f      	b.n	800bef6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	699a      	ldr	r2, [r3, #24]
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	4013      	ands	r3, r2
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	bf0c      	ite	eq
 800bee6:	2301      	moveq	r3, #1
 800bee8:	2300      	movne	r3, #0
 800beea:	b2db      	uxtb	r3, r3
 800beec:	461a      	mov	r2, r3
 800beee:	79fb      	ldrb	r3, [r7, #7]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d0b4      	beq.n	800be5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bef4:	2300      	movs	r3, #0
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3710      	adds	r7, #16
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}

0800befe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800befe:	b580      	push	{r7, lr}
 800bf00:	b084      	sub	sp, #16
 800bf02:	af00      	add	r7, sp, #0
 800bf04:	60f8      	str	r0, [r7, #12]
 800bf06:	60b9      	str	r1, [r7, #8]
 800bf08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf0a:	e033      	b.n	800bf74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf0c:	687a      	ldr	r2, [r7, #4]
 800bf0e:	68b9      	ldr	r1, [r7, #8]
 800bf10:	68f8      	ldr	r0, [r7, #12]
 800bf12:	f000 f90b 	bl	800c12c <I2C_IsErrorOccurred>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d001      	beq.n	800bf20 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	e031      	b.n	800bf84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf26:	d025      	beq.n	800bf74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf28:	f7fc fe92 	bl	8008c50 <HAL_GetTick>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	1ad3      	subs	r3, r2, r3
 800bf32:	68ba      	ldr	r2, [r7, #8]
 800bf34:	429a      	cmp	r2, r3
 800bf36:	d302      	bcc.n	800bf3e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d11a      	bne.n	800bf74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	699b      	ldr	r3, [r3, #24]
 800bf44:	f003 0302 	and.w	r3, r3, #2
 800bf48:	2b02      	cmp	r3, #2
 800bf4a:	d013      	beq.n	800bf74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf50:	f043 0220 	orr.w	r2, r3, #32
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2220      	movs	r2, #32
 800bf5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bf70:	2301      	movs	r3, #1
 800bf72:	e007      	b.n	800bf84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	699b      	ldr	r3, [r3, #24]
 800bf7a:	f003 0302 	and.w	r3, r3, #2
 800bf7e:	2b02      	cmp	r3, #2
 800bf80:	d1c4      	bne.n	800bf0c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bf82:	2300      	movs	r3, #0
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	3710      	adds	r7, #16
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bd80      	pop	{r7, pc}

0800bf8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	60f8      	str	r0, [r7, #12]
 800bf94:	60b9      	str	r1, [r7, #8]
 800bf96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf98:	e02f      	b.n	800bffa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	68b9      	ldr	r1, [r7, #8]
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	f000 f8c4 	bl	800c12c <I2C_IsErrorOccurred>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d001      	beq.n	800bfae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	e02d      	b.n	800c00a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfae:	f7fc fe4f 	bl	8008c50 <HAL_GetTick>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	1ad3      	subs	r3, r2, r3
 800bfb8:	68ba      	ldr	r2, [r7, #8]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d302      	bcc.n	800bfc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d11a      	bne.n	800bffa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	699b      	ldr	r3, [r3, #24]
 800bfca:	f003 0320 	and.w	r3, r3, #32
 800bfce:	2b20      	cmp	r3, #32
 800bfd0:	d013      	beq.n	800bffa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfd6:	f043 0220 	orr.w	r2, r3, #32
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2220      	movs	r2, #32
 800bfe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800bff6:	2301      	movs	r3, #1
 800bff8:	e007      	b.n	800c00a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	699b      	ldr	r3, [r3, #24]
 800c000:	f003 0320 	and.w	r3, r3, #32
 800c004:	2b20      	cmp	r3, #32
 800c006:	d1c8      	bne.n	800bf9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c008:	2300      	movs	r3, #0
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
	...

0800c014 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b086      	sub	sp, #24
 800c018:	af00      	add	r7, sp, #0
 800c01a:	60f8      	str	r0, [r7, #12]
 800c01c:	60b9      	str	r1, [r7, #8]
 800c01e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c020:	2300      	movs	r3, #0
 800c022:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c024:	e071      	b.n	800c10a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	68b9      	ldr	r1, [r7, #8]
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f000 f87e 	bl	800c12c <I2C_IsErrorOccurred>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	699b      	ldr	r3, [r3, #24]
 800c040:	f003 0320 	and.w	r3, r3, #32
 800c044:	2b20      	cmp	r3, #32
 800c046:	d13b      	bne.n	800c0c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800c048:	7dfb      	ldrb	r3, [r7, #23]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d138      	bne.n	800c0c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	699b      	ldr	r3, [r3, #24]
 800c054:	f003 0304 	and.w	r3, r3, #4
 800c058:	2b04      	cmp	r3, #4
 800c05a:	d105      	bne.n	800c068 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c060:	2b00      	cmp	r3, #0
 800c062:	d001      	beq.n	800c068 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800c064:	2300      	movs	r3, #0
 800c066:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	699b      	ldr	r3, [r3, #24]
 800c06e:	f003 0310 	and.w	r3, r3, #16
 800c072:	2b10      	cmp	r3, #16
 800c074:	d121      	bne.n	800c0ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	2210      	movs	r2, #16
 800c07c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2204      	movs	r2, #4
 800c082:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2220      	movs	r2, #32
 800c08a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	6859      	ldr	r1, [r3, #4]
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	4b24      	ldr	r3, [pc, #144]	@ (800c128 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800c098:	400b      	ands	r3, r1
 800c09a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2220      	movs	r2, #32
 800c0a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	75fb      	strb	r3, [r7, #23]
 800c0b8:	e002      	b.n	800c0c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800c0c0:	f7fc fdc6 	bl	8008c50 <HAL_GetTick>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	1ad3      	subs	r3, r2, r3
 800c0ca:	68ba      	ldr	r2, [r7, #8]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d302      	bcc.n	800c0d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d119      	bne.n	800c10a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800c0d6:	7dfb      	ldrb	r3, [r7, #23]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d116      	bne.n	800c10a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	699b      	ldr	r3, [r3, #24]
 800c0e2:	f003 0304 	and.w	r3, r3, #4
 800c0e6:	2b04      	cmp	r3, #4
 800c0e8:	d00f      	beq.n	800c10a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0ee:	f043 0220 	orr.w	r2, r3, #32
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2220      	movs	r2, #32
 800c0fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	2200      	movs	r2, #0
 800c102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c106:	2301      	movs	r3, #1
 800c108:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	699b      	ldr	r3, [r3, #24]
 800c110:	f003 0304 	and.w	r3, r3, #4
 800c114:	2b04      	cmp	r3, #4
 800c116:	d002      	beq.n	800c11e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800c118:	7dfb      	ldrb	r3, [r7, #23]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d083      	beq.n	800c026 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800c11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c120:	4618      	mov	r0, r3
 800c122:	3718      	adds	r7, #24
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	fe00e800 	.word	0xfe00e800

0800c12c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b08a      	sub	sp, #40	@ 0x28
 800c130:	af00      	add	r7, sp, #0
 800c132:	60f8      	str	r0, [r7, #12]
 800c134:	60b9      	str	r1, [r7, #8]
 800c136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c138:	2300      	movs	r3, #0
 800c13a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	699b      	ldr	r3, [r3, #24]
 800c144:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c146:	2300      	movs	r3, #0
 800c148:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c14e:	69bb      	ldr	r3, [r7, #24]
 800c150:	f003 0310 	and.w	r3, r3, #16
 800c154:	2b00      	cmp	r3, #0
 800c156:	d068      	beq.n	800c22a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	2210      	movs	r2, #16
 800c15e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c160:	e049      	b.n	800c1f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c168:	d045      	beq.n	800c1f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c16a:	f7fc fd71 	bl	8008c50 <HAL_GetTick>
 800c16e:	4602      	mov	r2, r0
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	1ad3      	subs	r3, r2, r3
 800c174:	68ba      	ldr	r2, [r7, #8]
 800c176:	429a      	cmp	r2, r3
 800c178:	d302      	bcc.n	800c180 <I2C_IsErrorOccurred+0x54>
 800c17a:	68bb      	ldr	r3, [r7, #8]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d13a      	bne.n	800c1f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c18a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c192:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	699b      	ldr	r3, [r3, #24]
 800c19a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c19e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1a2:	d121      	bne.n	800c1e8 <I2C_IsErrorOccurred+0xbc>
 800c1a4:	697b      	ldr	r3, [r7, #20]
 800c1a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1aa:	d01d      	beq.n	800c1e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c1ac:	7cfb      	ldrb	r3, [r7, #19]
 800c1ae:	2b20      	cmp	r3, #32
 800c1b0:	d01a      	beq.n	800c1e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	685a      	ldr	r2, [r3, #4]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c1c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c1c2:	f7fc fd45 	bl	8008c50 <HAL_GetTick>
 800c1c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c1c8:	e00e      	b.n	800c1e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c1ca:	f7fc fd41 	bl	8008c50 <HAL_GetTick>
 800c1ce:	4602      	mov	r2, r0
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	1ad3      	subs	r3, r2, r3
 800c1d4:	2b19      	cmp	r3, #25
 800c1d6:	d907      	bls.n	800c1e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c1d8:	6a3b      	ldr	r3, [r7, #32]
 800c1da:	f043 0320 	orr.w	r3, r3, #32
 800c1de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c1e6:	e006      	b.n	800c1f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	699b      	ldr	r3, [r3, #24]
 800c1ee:	f003 0320 	and.w	r3, r3, #32
 800c1f2:	2b20      	cmp	r3, #32
 800c1f4:	d1e9      	bne.n	800c1ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	f003 0320 	and.w	r3, r3, #32
 800c200:	2b20      	cmp	r3, #32
 800c202:	d003      	beq.n	800c20c <I2C_IsErrorOccurred+0xe0>
 800c204:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d0aa      	beq.n	800c162 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c20c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c210:	2b00      	cmp	r3, #0
 800c212:	d103      	bne.n	800c21c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	2220      	movs	r2, #32
 800c21a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c21c:	6a3b      	ldr	r3, [r7, #32]
 800c21e:	f043 0304 	orr.w	r3, r3, #4
 800c222:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c224:	2301      	movs	r3, #1
 800c226:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	699b      	ldr	r3, [r3, #24]
 800c230:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c232:	69bb      	ldr	r3, [r7, #24]
 800c234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d00b      	beq.n	800c254 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c23c:	6a3b      	ldr	r3, [r7, #32]
 800c23e:	f043 0301 	orr.w	r3, r3, #1
 800c242:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c24c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c24e:	2301      	movs	r3, #1
 800c250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c254:	69bb      	ldr	r3, [r7, #24]
 800c256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00b      	beq.n	800c276 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c25e:	6a3b      	ldr	r3, [r7, #32]
 800c260:	f043 0308 	orr.w	r3, r3, #8
 800c264:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c26e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c276:	69bb      	ldr	r3, [r7, #24]
 800c278:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d00b      	beq.n	800c298 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c280:	6a3b      	ldr	r3, [r7, #32]
 800c282:	f043 0302 	orr.w	r3, r3, #2
 800c286:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c290:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c292:	2301      	movs	r3, #1
 800c294:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d01c      	beq.n	800c2da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c2a0:	68f8      	ldr	r0, [r7, #12]
 800c2a2:	f7ff fdaf 	bl	800be04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	6859      	ldr	r1, [r3, #4]
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	4b0d      	ldr	r3, [pc, #52]	@ (800c2e8 <I2C_IsErrorOccurred+0x1bc>)
 800c2b2:	400b      	ands	r3, r1
 800c2b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2ba:	6a3b      	ldr	r3, [r7, #32]
 800c2bc:	431a      	orrs	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2220      	movs	r2, #32
 800c2c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c2da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3728      	adds	r7, #40	@ 0x28
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	fe00e800 	.word	0xfe00e800

0800c2ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b087      	sub	sp, #28
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	607b      	str	r3, [r7, #4]
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	817b      	strh	r3, [r7, #10]
 800c2fa:	4613      	mov	r3, r2
 800c2fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c2fe:	897b      	ldrh	r3, [r7, #10]
 800c300:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c304:	7a7b      	ldrb	r3, [r7, #9]
 800c306:	041b      	lsls	r3, r3, #16
 800c308:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c30c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	4313      	orrs	r3, r2
 800c316:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c31a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	685a      	ldr	r2, [r3, #4]
 800c322:	6a3b      	ldr	r3, [r7, #32]
 800c324:	0d5b      	lsrs	r3, r3, #21
 800c326:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c32a:	4b08      	ldr	r3, [pc, #32]	@ (800c34c <I2C_TransferConfig+0x60>)
 800c32c:	430b      	orrs	r3, r1
 800c32e:	43db      	mvns	r3, r3
 800c330:	ea02 0103 	and.w	r1, r2, r3
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	697a      	ldr	r2, [r7, #20]
 800c33a:	430a      	orrs	r2, r1
 800c33c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c33e:	bf00      	nop
 800c340:	371c      	adds	r7, #28
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr
 800c34a:	bf00      	nop
 800c34c:	03ff63ff 	.word	0x03ff63ff

0800c350 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c360:	b2db      	uxtb	r3, r3
 800c362:	2b20      	cmp	r3, #32
 800c364:	d138      	bne.n	800c3d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c36c:	2b01      	cmp	r3, #1
 800c36e:	d101      	bne.n	800c374 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c370:	2302      	movs	r3, #2
 800c372:	e032      	b.n	800c3da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2201      	movs	r2, #1
 800c378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2224      	movs	r2, #36	@ 0x24
 800c380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	681a      	ldr	r2, [r3, #0]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	f022 0201 	bic.w	r2, r2, #1
 800c392:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	681a      	ldr	r2, [r3, #0]
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c3a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	6819      	ldr	r1, [r3, #0]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	430a      	orrs	r2, r1
 800c3b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	681a      	ldr	r2, [r3, #0]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f042 0201 	orr.w	r2, r2, #1
 800c3c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2220      	movs	r2, #32
 800c3c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	e000      	b.n	800c3da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c3d8:	2302      	movs	r3, #2
  }
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	370c      	adds	r7, #12
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e4:	4770      	bx	lr

0800c3e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c3e6:	b480      	push	{r7}
 800c3e8:	b085      	sub	sp, #20
 800c3ea:	af00      	add	r7, sp, #0
 800c3ec:	6078      	str	r0, [r7, #4]
 800c3ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	2b20      	cmp	r3, #32
 800c3fa:	d139      	bne.n	800c470 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c402:	2b01      	cmp	r3, #1
 800c404:	d101      	bne.n	800c40a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c406:	2302      	movs	r3, #2
 800c408:	e033      	b.n	800c472 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2201      	movs	r2, #1
 800c40e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2224      	movs	r2, #36	@ 0x24
 800c416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f022 0201 	bic.w	r2, r2, #1
 800c428:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c438:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	021b      	lsls	r3, r3, #8
 800c43e:	68fa      	ldr	r2, [r7, #12]
 800c440:	4313      	orrs	r3, r2
 800c442:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68fa      	ldr	r2, [r7, #12]
 800c44a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f042 0201 	orr.w	r2, r2, #1
 800c45a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2220      	movs	r2, #32
 800c460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c46c:	2300      	movs	r3, #0
 800c46e:	e000      	b.n	800c472 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c470:	2302      	movs	r3, #2
  }
}
 800c472:	4618      	mov	r0, r3
 800c474:	3714      	adds	r7, #20
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr

0800c47e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c47e:	b580      	push	{r7, lr}
 800c480:	b084      	sub	sp, #16
 800c482:	af00      	add	r7, sp, #0
 800c484:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d101      	bne.n	800c490 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c48c:	2301      	movs	r3, #1
 800c48e:	e0c0      	b.n	800c612 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c496:	b2db      	uxtb	r3, r3
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d106      	bne.n	800c4aa <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f00b fde5 	bl	8018074 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2203      	movs	r2, #3
 800c4ae:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f004 ff7f 	bl	80113ba <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c4bc:	2300      	movs	r3, #0
 800c4be:	73fb      	strb	r3, [r7, #15]
 800c4c0:	e03e      	b.n	800c540 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c4c2:	7bfa      	ldrb	r2, [r7, #15]
 800c4c4:	6879      	ldr	r1, [r7, #4]
 800c4c6:	4613      	mov	r3, r2
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	4413      	add	r3, r2
 800c4cc:	00db      	lsls	r3, r3, #3
 800c4ce:	440b      	add	r3, r1
 800c4d0:	3311      	adds	r3, #17
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c4d6:	7bfa      	ldrb	r2, [r7, #15]
 800c4d8:	6879      	ldr	r1, [r7, #4]
 800c4da:	4613      	mov	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	4413      	add	r3, r2
 800c4e0:	00db      	lsls	r3, r3, #3
 800c4e2:	440b      	add	r3, r1
 800c4e4:	3310      	adds	r3, #16
 800c4e6:	7bfa      	ldrb	r2, [r7, #15]
 800c4e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c4ea:	7bfa      	ldrb	r2, [r7, #15]
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	00db      	lsls	r3, r3, #3
 800c4f6:	440b      	add	r3, r1
 800c4f8:	3313      	adds	r3, #19
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c4fe:	7bfa      	ldrb	r2, [r7, #15]
 800c500:	6879      	ldr	r1, [r7, #4]
 800c502:	4613      	mov	r3, r2
 800c504:	009b      	lsls	r3, r3, #2
 800c506:	4413      	add	r3, r2
 800c508:	00db      	lsls	r3, r3, #3
 800c50a:	440b      	add	r3, r1
 800c50c:	3320      	adds	r3, #32
 800c50e:	2200      	movs	r2, #0
 800c510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c512:	7bfa      	ldrb	r2, [r7, #15]
 800c514:	6879      	ldr	r1, [r7, #4]
 800c516:	4613      	mov	r3, r2
 800c518:	009b      	lsls	r3, r3, #2
 800c51a:	4413      	add	r3, r2
 800c51c:	00db      	lsls	r3, r3, #3
 800c51e:	440b      	add	r3, r1
 800c520:	3324      	adds	r3, #36	@ 0x24
 800c522:	2200      	movs	r2, #0
 800c524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c526:	7bfb      	ldrb	r3, [r7, #15]
 800c528:	6879      	ldr	r1, [r7, #4]
 800c52a:	1c5a      	adds	r2, r3, #1
 800c52c:	4613      	mov	r3, r2
 800c52e:	009b      	lsls	r3, r3, #2
 800c530:	4413      	add	r3, r2
 800c532:	00db      	lsls	r3, r3, #3
 800c534:	440b      	add	r3, r1
 800c536:	2200      	movs	r2, #0
 800c538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c53a:	7bfb      	ldrb	r3, [r7, #15]
 800c53c:	3301      	adds	r3, #1
 800c53e:	73fb      	strb	r3, [r7, #15]
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	791b      	ldrb	r3, [r3, #4]
 800c544:	7bfa      	ldrb	r2, [r7, #15]
 800c546:	429a      	cmp	r2, r3
 800c548:	d3bb      	bcc.n	800c4c2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c54a:	2300      	movs	r3, #0
 800c54c:	73fb      	strb	r3, [r7, #15]
 800c54e:	e044      	b.n	800c5da <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c550:	7bfa      	ldrb	r2, [r7, #15]
 800c552:	6879      	ldr	r1, [r7, #4]
 800c554:	4613      	mov	r3, r2
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	4413      	add	r3, r2
 800c55a:	00db      	lsls	r3, r3, #3
 800c55c:	440b      	add	r3, r1
 800c55e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c562:	2200      	movs	r2, #0
 800c564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c566:	7bfa      	ldrb	r2, [r7, #15]
 800c568:	6879      	ldr	r1, [r7, #4]
 800c56a:	4613      	mov	r3, r2
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	4413      	add	r3, r2
 800c570:	00db      	lsls	r3, r3, #3
 800c572:	440b      	add	r3, r1
 800c574:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c578:	7bfa      	ldrb	r2, [r7, #15]
 800c57a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c57c:	7bfa      	ldrb	r2, [r7, #15]
 800c57e:	6879      	ldr	r1, [r7, #4]
 800c580:	4613      	mov	r3, r2
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	4413      	add	r3, r2
 800c586:	00db      	lsls	r3, r3, #3
 800c588:	440b      	add	r3, r1
 800c58a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c58e:	2200      	movs	r2, #0
 800c590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c592:	7bfa      	ldrb	r2, [r7, #15]
 800c594:	6879      	ldr	r1, [r7, #4]
 800c596:	4613      	mov	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	4413      	add	r3, r2
 800c59c:	00db      	lsls	r3, r3, #3
 800c59e:	440b      	add	r3, r1
 800c5a0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c5a8:	7bfa      	ldrb	r2, [r7, #15]
 800c5aa:	6879      	ldr	r1, [r7, #4]
 800c5ac:	4613      	mov	r3, r2
 800c5ae:	009b      	lsls	r3, r3, #2
 800c5b0:	4413      	add	r3, r2
 800c5b2:	00db      	lsls	r3, r3, #3
 800c5b4:	440b      	add	r3, r1
 800c5b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c5be:	7bfa      	ldrb	r2, [r7, #15]
 800c5c0:	6879      	ldr	r1, [r7, #4]
 800c5c2:	4613      	mov	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4413      	add	r3, r2
 800c5c8:	00db      	lsls	r3, r3, #3
 800c5ca:	440b      	add	r3, r1
 800c5cc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c5d4:	7bfb      	ldrb	r3, [r7, #15]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	73fb      	strb	r3, [r7, #15]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	791b      	ldrb	r3, [r3, #4]
 800c5de:	7bfa      	ldrb	r2, [r7, #15]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d3b5      	bcc.n	800c550 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6818      	ldr	r0, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c5f0:	f004 fefe 	bl	80113f0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2201      	movs	r2, #1
 800c5fe:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	7a9b      	ldrb	r3, [r3, #10]
 800c606:	2b01      	cmp	r3, #1
 800c608:	d102      	bne.n	800c610 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f001 fc0e 	bl	800de2c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c610:	2300      	movs	r3, #0
}
 800c612:	4618      	mov	r0, r3
 800c614:	3710      	adds	r7, #16
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b082      	sub	sp, #8
 800c61e:	af00      	add	r7, sp, #0
 800c620:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c628:	2b01      	cmp	r3, #1
 800c62a:	d101      	bne.n	800c630 <HAL_PCD_Start+0x16>
 800c62c:	2302      	movs	r3, #2
 800c62e:	e012      	b.n	800c656 <HAL_PCD_Start+0x3c>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2201      	movs	r2, #1
 800c634:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f004 fea5 	bl	801138c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	4618      	mov	r0, r3
 800c648:	f006 fc82 	bl	8012f50 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2200      	movs	r2, #0
 800c650:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	3708      	adds	r7, #8
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}

0800c65e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c65e:	b580      	push	{r7, lr}
 800c660:	b084      	sub	sp, #16
 800c662:	af00      	add	r7, sp, #0
 800c664:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4618      	mov	r0, r3
 800c66c:	f006 fc87 	bl	8012f7e <USB_ReadInterrupts>
 800c670:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d003      	beq.n	800c684 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 fb06 	bl	800cc8e <PCD_EP_ISR_Handler>

    return;
 800c682:	e110      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d013      	beq.n	800c6b6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c696:	b29a      	uxth	r2, r3
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c6a0:	b292      	uxth	r2, r2
 800c6a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f00b fd75 	bl	8018196 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c6ac:	2100      	movs	r1, #0
 800c6ae:	6878      	ldr	r0, [r7, #4]
 800c6b0:	f000 f8fc 	bl	800c8ac <HAL_PCD_SetAddress>

    return;
 800c6b4:	e0f7      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d00c      	beq.n	800c6da <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c6c8:	b29a      	uxth	r2, r3
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c6d2:	b292      	uxth	r2, r2
 800c6d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c6d8:	e0e5      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00c      	beq.n	800c6fe <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c6ec:	b29a      	uxth	r2, r3
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c6f6:	b292      	uxth	r2, r2
 800c6f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c6fc:	e0d3      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c704:	2b00      	cmp	r3, #0
 800c706:	d034      	beq.n	800c772 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c710:	b29a      	uxth	r2, r3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f022 0204 	bic.w	r2, r2, #4
 800c71a:	b292      	uxth	r2, r2
 800c71c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c728:	b29a      	uxth	r2, r3
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f022 0208 	bic.w	r2, r2, #8
 800c732:	b292      	uxth	r2, r2
 800c734:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d107      	bne.n	800c752 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c74a:	2100      	movs	r1, #0
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f00b ff15 	bl	801857c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f00b fd58 	bl	8018208 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c760:	b29a      	uxth	r2, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c76a:	b292      	uxth	r2, r2
 800c76c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c770:	e099      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d027      	beq.n	800c7cc <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c784:	b29a      	uxth	r2, r3
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f042 0208 	orr.w	r2, r2, #8
 800c78e:	b292      	uxth	r2, r2
 800c790:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c79c:	b29a      	uxth	r2, r3
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c7a6:	b292      	uxth	r2, r2
 800c7a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7b4:	b29a      	uxth	r2, r3
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f042 0204 	orr.w	r2, r2, #4
 800c7be:	b292      	uxth	r2, r2
 800c7c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c7c4:	6878      	ldr	r0, [r7, #4]
 800c7c6:	f00b fd05 	bl	80181d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c7ca:	e06c      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d040      	beq.n	800c858 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c7de:	b29a      	uxth	r2, r3
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c7e8:	b292      	uxth	r2, r2
 800c7ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d12b      	bne.n	800c850 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c800:	b29a      	uxth	r2, r3
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f042 0204 	orr.w	r2, r2, #4
 800c80a:	b292      	uxth	r2, r2
 800c80c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c818:	b29a      	uxth	r2, r3
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f042 0208 	orr.w	r2, r2, #8
 800c822:	b292      	uxth	r2, r2
 800c824:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2201      	movs	r2, #1
 800c82c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c838:	b29b      	uxth	r3, r3
 800c83a:	089b      	lsrs	r3, r3, #2
 800c83c:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c846:	2101      	movs	r1, #1
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f00b fe97 	bl	801857c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800c84e:	e02a      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800c850:	6878      	ldr	r0, [r7, #4]
 800c852:	f00b fcbf 	bl	80181d4 <HAL_PCD_SuspendCallback>
    return;
 800c856:	e026      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d00f      	beq.n	800c882 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c86a:	b29a      	uxth	r2, r3
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c874:	b292      	uxth	r2, r2
 800c876:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f00b fc7d 	bl	801817a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c880:	e011      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d00c      	beq.n	800c8a6 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c894:	b29a      	uxth	r2, r3
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c89e:	b292      	uxth	r2, r2
 800c8a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c8a4:	bf00      	nop
  }
}
 800c8a6:	3710      	adds	r7, #16
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b082      	sub	sp, #8
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c8be:	2b01      	cmp	r3, #1
 800c8c0:	d101      	bne.n	800c8c6 <HAL_PCD_SetAddress+0x1a>
 800c8c2:	2302      	movs	r3, #2
 800c8c4:	e012      	b.n	800c8ec <HAL_PCD_SetAddress+0x40>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	78fa      	ldrb	r2, [r7, #3]
 800c8d2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	78fa      	ldrb	r2, [r7, #3]
 800c8da:	4611      	mov	r1, r2
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f006 fb23 	bl	8012f28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c8ea:	2300      	movs	r3, #0
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3708      	adds	r7, #8
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	4611      	mov	r1, r2
 800c900:	461a      	mov	r2, r3
 800c902:	4603      	mov	r3, r0
 800c904:	70fb      	strb	r3, [r7, #3]
 800c906:	460b      	mov	r3, r1
 800c908:	803b      	strh	r3, [r7, #0]
 800c90a:	4613      	mov	r3, r2
 800c90c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c90e:	2300      	movs	r3, #0
 800c910:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c912:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c916:	2b00      	cmp	r3, #0
 800c918:	da0e      	bge.n	800c938 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c91a:	78fb      	ldrb	r3, [r7, #3]
 800c91c:	f003 0207 	and.w	r2, r3, #7
 800c920:	4613      	mov	r3, r2
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	4413      	add	r3, r2
 800c926:	00db      	lsls	r3, r3, #3
 800c928:	3310      	adds	r3, #16
 800c92a:	687a      	ldr	r2, [r7, #4]
 800c92c:	4413      	add	r3, r2
 800c92e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	2201      	movs	r2, #1
 800c934:	705a      	strb	r2, [r3, #1]
 800c936:	e00e      	b.n	800c956 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c938:	78fb      	ldrb	r3, [r7, #3]
 800c93a:	f003 0207 	and.w	r2, r3, #7
 800c93e:	4613      	mov	r3, r2
 800c940:	009b      	lsls	r3, r3, #2
 800c942:	4413      	add	r3, r2
 800c944:	00db      	lsls	r3, r3, #3
 800c946:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c94a:	687a      	ldr	r2, [r7, #4]
 800c94c:	4413      	add	r3, r2
 800c94e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2200      	movs	r2, #0
 800c954:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c956:	78fb      	ldrb	r3, [r7, #3]
 800c958:	f003 0307 	and.w	r3, r3, #7
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c962:	883b      	ldrh	r3, [r7, #0]
 800c964:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	78ba      	ldrb	r2, [r7, #2]
 800c970:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c972:	78bb      	ldrb	r3, [r7, #2]
 800c974:	2b02      	cmp	r3, #2
 800c976:	d102      	bne.n	800c97e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	2200      	movs	r2, #0
 800c97c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c984:	2b01      	cmp	r3, #1
 800c986:	d101      	bne.n	800c98c <HAL_PCD_EP_Open+0x98>
 800c988:	2302      	movs	r3, #2
 800c98a:	e00e      	b.n	800c9aa <HAL_PCD_EP_Open+0xb6>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2201      	movs	r2, #1
 800c990:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	68f9      	ldr	r1, [r7, #12]
 800c99a:	4618      	mov	r0, r3
 800c99c:	f004 fd46 	bl	801142c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800c9a8:	7afb      	ldrb	r3, [r7, #11]
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3710      	adds	r7, #16
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}

0800c9b2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9b2:	b580      	push	{r7, lr}
 800c9b4:	b084      	sub	sp, #16
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	6078      	str	r0, [r7, #4]
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c9be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	da0e      	bge.n	800c9e4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9c6:	78fb      	ldrb	r3, [r7, #3]
 800c9c8:	f003 0207 	and.w	r2, r3, #7
 800c9cc:	4613      	mov	r3, r2
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	4413      	add	r3, r2
 800c9d2:	00db      	lsls	r3, r3, #3
 800c9d4:	3310      	adds	r3, #16
 800c9d6:	687a      	ldr	r2, [r7, #4]
 800c9d8:	4413      	add	r3, r2
 800c9da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	2201      	movs	r2, #1
 800c9e0:	705a      	strb	r2, [r3, #1]
 800c9e2:	e00e      	b.n	800ca02 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c9e4:	78fb      	ldrb	r3, [r7, #3]
 800c9e6:	f003 0207 	and.w	r2, r3, #7
 800c9ea:	4613      	mov	r3, r2
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	4413      	add	r3, r2
 800c9f0:	00db      	lsls	r3, r3, #3
 800c9f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca02:	78fb      	ldrb	r3, [r7, #3]
 800ca04:	f003 0307 	and.w	r3, r3, #7
 800ca08:	b2da      	uxtb	r2, r3
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d101      	bne.n	800ca1c <HAL_PCD_EP_Close+0x6a>
 800ca18:	2302      	movs	r3, #2
 800ca1a:	e00e      	b.n	800ca3a <HAL_PCD_EP_Close+0x88>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	68f9      	ldr	r1, [r7, #12]
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f005 f9e6 	bl	8011dfc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2200      	movs	r2, #0
 800ca34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800ca38:	2300      	movs	r3, #0
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b086      	sub	sp, #24
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	60f8      	str	r0, [r7, #12]
 800ca4a:	607a      	str	r2, [r7, #4]
 800ca4c:	603b      	str	r3, [r7, #0]
 800ca4e:	460b      	mov	r3, r1
 800ca50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ca52:	7afb      	ldrb	r3, [r7, #11]
 800ca54:	f003 0207 	and.w	r2, r3, #7
 800ca58:	4613      	mov	r3, r2
 800ca5a:	009b      	lsls	r3, r3, #2
 800ca5c:	4413      	add	r3, r2
 800ca5e:	00db      	lsls	r3, r3, #3
 800ca60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca64:	68fa      	ldr	r2, [r7, #12]
 800ca66:	4413      	add	r3, r2
 800ca68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	687a      	ldr	r2, [r7, #4]
 800ca6e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	683a      	ldr	r2, [r7, #0]
 800ca74:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca82:	7afb      	ldrb	r3, [r7, #11]
 800ca84:	f003 0307 	and.w	r3, r3, #7
 800ca88:	b2da      	uxtb	r2, r3
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	6979      	ldr	r1, [r7, #20]
 800ca94:	4618      	mov	r0, r3
 800ca96:	f005 fb9e 	bl	80121d6 <USB_EPStartXfer>

  return HAL_OK;
 800ca9a:	2300      	movs	r3, #0
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3718      	adds	r7, #24
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}

0800caa4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
 800caac:	460b      	mov	r3, r1
 800caae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800cab0:	78fb      	ldrb	r3, [r7, #3]
 800cab2:	f003 0207 	and.w	r2, r3, #7
 800cab6:	6879      	ldr	r1, [r7, #4]
 800cab8:	4613      	mov	r3, r2
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	4413      	add	r3, r2
 800cabe:	00db      	lsls	r3, r3, #3
 800cac0:	440b      	add	r3, r1
 800cac2:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800cac6:	681b      	ldr	r3, [r3, #0]
}
 800cac8:	4618      	mov	r0, r3
 800caca:	370c      	adds	r7, #12
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b086      	sub	sp, #24
 800cad8:	af00      	add	r7, sp, #0
 800cada:	60f8      	str	r0, [r7, #12]
 800cadc:	607a      	str	r2, [r7, #4]
 800cade:	603b      	str	r3, [r7, #0]
 800cae0:	460b      	mov	r3, r1
 800cae2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cae4:	7afb      	ldrb	r3, [r7, #11]
 800cae6:	f003 0207 	and.w	r2, r3, #7
 800caea:	4613      	mov	r3, r2
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	4413      	add	r3, r2
 800caf0:	00db      	lsls	r3, r3, #3
 800caf2:	3310      	adds	r3, #16
 800caf4:	68fa      	ldr	r2, [r7, #12]
 800caf6:	4413      	add	r3, r2
 800caf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	687a      	ldr	r2, [r7, #4]
 800cafe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	683a      	ldr	r2, [r7, #0]
 800cb04:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	683a      	ldr	r2, [r7, #0]
 800cb12:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	2200      	movs	r2, #0
 800cb18:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	2201      	movs	r2, #1
 800cb1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb20:	7afb      	ldrb	r3, [r7, #11]
 800cb22:	f003 0307 	and.w	r3, r3, #7
 800cb26:	b2da      	uxtb	r2, r3
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	6979      	ldr	r1, [r7, #20]
 800cb32:	4618      	mov	r0, r3
 800cb34:	f005 fb4f 	bl	80121d6 <USB_EPStartXfer>

  return HAL_OK;
 800cb38:	2300      	movs	r3, #0
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3718      	adds	r7, #24
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}

0800cb42 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb42:	b580      	push	{r7, lr}
 800cb44:	b084      	sub	sp, #16
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	6078      	str	r0, [r7, #4]
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	f003 0307 	and.w	r3, r3, #7
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	7912      	ldrb	r2, [r2, #4]
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d901      	bls.n	800cb60 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	e03e      	b.n	800cbde <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cb60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	da0e      	bge.n	800cb86 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb68:	78fb      	ldrb	r3, [r7, #3]
 800cb6a:	f003 0207 	and.w	r2, r3, #7
 800cb6e:	4613      	mov	r3, r2
 800cb70:	009b      	lsls	r3, r3, #2
 800cb72:	4413      	add	r3, r2
 800cb74:	00db      	lsls	r3, r3, #3
 800cb76:	3310      	adds	r3, #16
 800cb78:	687a      	ldr	r2, [r7, #4]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2201      	movs	r2, #1
 800cb82:	705a      	strb	r2, [r3, #1]
 800cb84:	e00c      	b.n	800cba0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cb86:	78fa      	ldrb	r2, [r7, #3]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	009b      	lsls	r3, r3, #2
 800cb8c:	4413      	add	r3, r2
 800cb8e:	00db      	lsls	r3, r3, #3
 800cb90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cb94:	687a      	ldr	r2, [r7, #4]
 800cb96:	4413      	add	r3, r2
 800cb98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2201      	movs	r2, #1
 800cba4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cba6:	78fb      	ldrb	r3, [r7, #3]
 800cba8:	f003 0307 	and.w	r3, r3, #7
 800cbac:	b2da      	uxtb	r2, r3
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d101      	bne.n	800cbc0 <HAL_PCD_EP_SetStall+0x7e>
 800cbbc:	2302      	movs	r3, #2
 800cbbe:	e00e      	b.n	800cbde <HAL_PCD_EP_SetStall+0x9c>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	68f9      	ldr	r1, [r7, #12]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f006 f8b0 	bl	8012d34 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cbdc:	2300      	movs	r3, #0
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3710      	adds	r7, #16
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}

0800cbe6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cbe6:	b580      	push	{r7, lr}
 800cbe8:	b084      	sub	sp, #16
 800cbea:	af00      	add	r7, sp, #0
 800cbec:	6078      	str	r0, [r7, #4]
 800cbee:	460b      	mov	r3, r1
 800cbf0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cbf2:	78fb      	ldrb	r3, [r7, #3]
 800cbf4:	f003 030f 	and.w	r3, r3, #15
 800cbf8:	687a      	ldr	r2, [r7, #4]
 800cbfa:	7912      	ldrb	r2, [r2, #4]
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d901      	bls.n	800cc04 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cc00:	2301      	movs	r3, #1
 800cc02:	e040      	b.n	800cc86 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cc04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	da0e      	bge.n	800cc2a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc0c:	78fb      	ldrb	r3, [r7, #3]
 800cc0e:	f003 0207 	and.w	r2, r3, #7
 800cc12:	4613      	mov	r3, r2
 800cc14:	009b      	lsls	r3, r3, #2
 800cc16:	4413      	add	r3, r2
 800cc18:	00db      	lsls	r3, r3, #3
 800cc1a:	3310      	adds	r3, #16
 800cc1c:	687a      	ldr	r2, [r7, #4]
 800cc1e:	4413      	add	r3, r2
 800cc20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	2201      	movs	r2, #1
 800cc26:	705a      	strb	r2, [r3, #1]
 800cc28:	e00e      	b.n	800cc48 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc2a:	78fb      	ldrb	r3, [r7, #3]
 800cc2c:	f003 0207 	and.w	r2, r3, #7
 800cc30:	4613      	mov	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4413      	add	r3, r2
 800cc36:	00db      	lsls	r3, r3, #3
 800cc38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	4413      	add	r3, r2
 800cc40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	2200      	movs	r2, #0
 800cc46:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cc4e:	78fb      	ldrb	r3, [r7, #3]
 800cc50:	f003 0307 	and.w	r3, r3, #7
 800cc54:	b2da      	uxtb	r2, r3
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d101      	bne.n	800cc68 <HAL_PCD_EP_ClrStall+0x82>
 800cc64:	2302      	movs	r3, #2
 800cc66:	e00e      	b.n	800cc86 <HAL_PCD_EP_ClrStall+0xa0>
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	68f9      	ldr	r1, [r7, #12]
 800cc76:	4618      	mov	r0, r3
 800cc78:	f006 f8ad 	bl	8012dd6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cc84:	2300      	movs	r3, #0
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	3710      	adds	r7, #16
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}

0800cc8e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800cc8e:	b580      	push	{r7, lr}
 800cc90:	b092      	sub	sp, #72	@ 0x48
 800cc92:	af00      	add	r7, sp, #0
 800cc94:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800cc96:	e333      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cca0:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800cca2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cca4:	b2db      	uxtb	r3, r3
 800cca6:	f003 030f 	and.w	r3, r3, #15
 800ccaa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800ccae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	f040 8108 	bne.w	800cec8 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800ccb8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ccba:	f003 0310 	and.w	r3, r3, #16
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d14c      	bne.n	800cd5c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	881b      	ldrh	r3, [r3, #0]
 800ccc8:	b29b      	uxth	r3, r3
 800ccca:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ccce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccd2:	813b      	strh	r3, [r7, #8]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681a      	ldr	r2, [r3, #0]
 800ccd8:	893b      	ldrh	r3, [r7, #8]
 800ccda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cce2:	b29b      	uxth	r3, r3
 800cce4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	3310      	adds	r3, #16
 800ccea:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccfa:	781b      	ldrb	r3, [r3, #0]
 800ccfc:	00db      	lsls	r3, r3, #3
 800ccfe:	4413      	add	r3, r2
 800cd00:	687a      	ldr	r2, [r7, #4]
 800cd02:	6812      	ldr	r2, [r2, #0]
 800cd04:	4413      	add	r3, r2
 800cd06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd0a:	881b      	ldrh	r3, [r3, #0]
 800cd0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cd10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd12:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800cd14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd16:	695a      	ldr	r2, [r3, #20]
 800cd18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd1a:	69db      	ldr	r3, [r3, #28]
 800cd1c:	441a      	add	r2, r3
 800cd1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd20:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800cd22:	2100      	movs	r1, #0
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f00b fa0e 	bl	8018146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	7b1b      	ldrb	r3, [r3, #12]
 800cd2e:	b2db      	uxtb	r3, r3
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	f000 82e5 	beq.w	800d300 <PCD_EP_ISR_Handler+0x672>
 800cd36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd38:	699b      	ldr	r3, [r3, #24]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f040 82e0 	bne.w	800d300 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	7b1b      	ldrb	r3, [r3, #12]
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd4a:	b2da      	uxtb	r2, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2200      	movs	r2, #0
 800cd58:	731a      	strb	r2, [r3, #12]
 800cd5a:	e2d1      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd62:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	881b      	ldrh	r3, [r3, #0]
 800cd6a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800cd6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cd6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d032      	beq.n	800cddc <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	461a      	mov	r2, r3
 800cd82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	00db      	lsls	r3, r3, #3
 800cd88:	4413      	add	r3, r2
 800cd8a:	687a      	ldr	r2, [r7, #4]
 800cd8c:	6812      	ldr	r2, [r2, #0]
 800cd8e:	4413      	add	r3, r2
 800cd90:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cd94:	881b      	ldrh	r3, [r3, #0]
 800cd96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cd9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd9c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	6818      	ldr	r0, [r3, #0]
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800cda8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdaa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800cdac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800cdb0:	b29b      	uxth	r3, r3
 800cdb2:	f006 f937 	bl	8013024 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	881b      	ldrh	r3, [r3, #0]
 800cdbc:	b29a      	uxth	r2, r3
 800cdbe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cdc2:	4013      	ands	r3, r2
 800cdc4:	817b      	strh	r3, [r7, #10]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	897a      	ldrh	r2, [r7, #10]
 800cdcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cdd0:	b292      	uxth	r2, r2
 800cdd2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f00b f989 	bl	80180ec <HAL_PCD_SetupStageCallback>
 800cdda:	e291      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cddc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f280 828d 	bge.w	800d300 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	881b      	ldrh	r3, [r3, #0]
 800cdec:	b29a      	uxth	r2, r3
 800cdee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	81fb      	strh	r3, [r7, #14]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	89fa      	ldrh	r2, [r7, #14]
 800cdfc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ce00:	b292      	uxth	r2, r2
 800ce02:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce0c:	b29b      	uxth	r3, r3
 800ce0e:	461a      	mov	r2, r3
 800ce10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce12:	781b      	ldrb	r3, [r3, #0]
 800ce14:	00db      	lsls	r3, r3, #3
 800ce16:	4413      	add	r3, r2
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	6812      	ldr	r2, [r2, #0]
 800ce1c:	4413      	add	r3, r2
 800ce1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce22:	881b      	ldrh	r3, [r3, #0]
 800ce24:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ce28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce2a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ce2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce2e:	69db      	ldr	r3, [r3, #28]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d019      	beq.n	800ce68 <PCD_EP_ISR_Handler+0x1da>
 800ce34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce36:	695b      	ldr	r3, [r3, #20]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d015      	beq.n	800ce68 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	6818      	ldr	r0, [r3, #0]
 800ce40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce42:	6959      	ldr	r1, [r3, #20]
 800ce44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce46:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ce48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce4a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	f006 f8e9 	bl	8013024 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ce52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce54:	695a      	ldr	r2, [r3, #20]
 800ce56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce58:	69db      	ldr	r3, [r3, #28]
 800ce5a:	441a      	add	r2, r3
 800ce5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce5e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ce60:	2100      	movs	r1, #0
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f00b f954 	bl	8018110 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	881b      	ldrh	r3, [r3, #0]
 800ce6e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800ce70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	f040 8242 	bne.w	800d300 <PCD_EP_ISR_Handler+0x672>
 800ce7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ce82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ce86:	f000 823b 	beq.w	800d300 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	881b      	ldrh	r3, [r3, #0]
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce9a:	81bb      	strh	r3, [r7, #12]
 800ce9c:	89bb      	ldrh	r3, [r7, #12]
 800ce9e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cea2:	81bb      	strh	r3, [r7, #12]
 800cea4:	89bb      	ldrh	r3, [r7, #12]
 800cea6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ceaa:	81bb      	strh	r3, [r7, #12]
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	89bb      	ldrh	r3, [r7, #12]
 800ceb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ceb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ceba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	8013      	strh	r3, [r2, #0]
 800cec6:	e21b      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	461a      	mov	r2, r3
 800cece:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	4413      	add	r3, r2
 800ced6:	881b      	ldrh	r3, [r3, #0]
 800ced8:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800ceda:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f280 80f1 	bge.w	800d0c6 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	461a      	mov	r2, r3
 800ceea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ceee:	009b      	lsls	r3, r3, #2
 800cef0:	4413      	add	r3, r2
 800cef2:	881b      	ldrh	r3, [r3, #0]
 800cef4:	b29a      	uxth	r2, r3
 800cef6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cefa:	4013      	ands	r3, r2
 800cefc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	461a      	mov	r2, r3
 800cf04:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cf08:	009b      	lsls	r3, r3, #2
 800cf0a:	4413      	add	r3, r2
 800cf0c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800cf0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cf12:	b292      	uxth	r2, r2
 800cf14:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cf16:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	4413      	add	r3, r2
 800cf20:	00db      	lsls	r3, r3, #3
 800cf22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	4413      	add	r3, r2
 800cf2a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cf2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf2e:	7b1b      	ldrb	r3, [r3, #12]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d123      	bne.n	800cf7c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	461a      	mov	r2, r3
 800cf40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf42:	781b      	ldrb	r3, [r3, #0]
 800cf44:	00db      	lsls	r3, r3, #3
 800cf46:	4413      	add	r3, r2
 800cf48:	687a      	ldr	r2, [r7, #4]
 800cf4a:	6812      	ldr	r2, [r2, #0]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf52:	881b      	ldrh	r3, [r3, #0]
 800cf54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf58:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800cf5c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 808b 	beq.w	800d07c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	6818      	ldr	r0, [r3, #0]
 800cf6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf6c:	6959      	ldr	r1, [r3, #20]
 800cf6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf70:	88da      	ldrh	r2, [r3, #6]
 800cf72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf76:	f006 f855 	bl	8013024 <USB_ReadPMA>
 800cf7a:	e07f      	b.n	800d07c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800cf7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf7e:	78db      	ldrb	r3, [r3, #3]
 800cf80:	2b02      	cmp	r3, #2
 800cf82:	d109      	bne.n	800cf98 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800cf84:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf86:	461a      	mov	r2, r3
 800cf88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 f9c6 	bl	800d31c <HAL_PCD_EP_DB_Receive>
 800cf90:	4603      	mov	r3, r0
 800cf92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cf96:	e071      	b.n	800d07c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	461a      	mov	r2, r3
 800cf9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	009b      	lsls	r3, r3, #2
 800cfa4:	4413      	add	r3, r2
 800cfa6:	881b      	ldrh	r3, [r3, #0]
 800cfa8:	b29b      	uxth	r3, r3
 800cfaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfb2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	461a      	mov	r2, r3
 800cfba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	441a      	add	r2, r3
 800cfc2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cfc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	461a      	mov	r2, r3
 800cfde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	009b      	lsls	r3, r3, #2
 800cfe4:	4413      	add	r3, r2
 800cfe6:	881b      	ldrh	r3, [r3, #0]
 800cfe8:	b29b      	uxth	r3, r3
 800cfea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d022      	beq.n	800d038 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cffa:	b29b      	uxth	r3, r3
 800cffc:	461a      	mov	r2, r3
 800cffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	00db      	lsls	r3, r3, #3
 800d004:	4413      	add	r3, r2
 800d006:	687a      	ldr	r2, [r7, #4]
 800d008:	6812      	ldr	r2, [r2, #0]
 800d00a:	4413      	add	r3, r2
 800d00c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d010:	881b      	ldrh	r3, [r3, #0]
 800d012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d016:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d01a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d02c      	beq.n	800d07c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6818      	ldr	r0, [r3, #0]
 800d026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d028:	6959      	ldr	r1, [r3, #20]
 800d02a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d02c:	891a      	ldrh	r2, [r3, #8]
 800d02e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d032:	f005 fff7 	bl	8013024 <USB_ReadPMA>
 800d036:	e021      	b.n	800d07c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d040:	b29b      	uxth	r3, r3
 800d042:	461a      	mov	r2, r3
 800d044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	00db      	lsls	r3, r3, #3
 800d04a:	4413      	add	r3, r2
 800d04c:	687a      	ldr	r2, [r7, #4]
 800d04e:	6812      	ldr	r2, [r2, #0]
 800d050:	4413      	add	r3, r2
 800d052:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d056:	881b      	ldrh	r3, [r3, #0]
 800d058:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d05c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d060:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d064:	2b00      	cmp	r3, #0
 800d066:	d009      	beq.n	800d07c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	6818      	ldr	r0, [r3, #0]
 800d06c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d06e:	6959      	ldr	r1, [r3, #20]
 800d070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d072:	895a      	ldrh	r2, [r3, #10]
 800d074:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d078:	f005 ffd4 	bl	8013024 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800d07c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d07e:	69da      	ldr	r2, [r3, #28]
 800d080:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d084:	441a      	add	r2, r3
 800d086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d088:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800d08a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d08c:	695a      	ldr	r2, [r3, #20]
 800d08e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d092:	441a      	add	r2, r3
 800d094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d096:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800d098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d09a:	699b      	ldr	r3, [r3, #24]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d005      	beq.n	800d0ac <PCD_EP_ISR_Handler+0x41e>
 800d0a0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d0a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a6:	691b      	ldr	r3, [r3, #16]
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d206      	bcs.n	800d0ba <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800d0ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f00b f82c 	bl	8018110 <HAL_PCD_DataOutStageCallback>
 800d0b8:	e005      	b.n	800d0c6 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	f005 f888 	bl	80121d6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800d0c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	f000 8117 	beq.w	800d300 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800d0d2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	009b      	lsls	r3, r3, #2
 800d0da:	4413      	add	r3, r2
 800d0dc:	00db      	lsls	r3, r3, #3
 800d0de:	3310      	adds	r3, #16
 800d0e0:	687a      	ldr	r2, [r7, #4]
 800d0e2:	4413      	add	r3, r2
 800d0e4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d0f0:	009b      	lsls	r3, r3, #2
 800d0f2:	4413      	add	r3, r2
 800d0f4:	881b      	ldrh	r3, [r3, #0]
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d0fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d100:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	461a      	mov	r2, r3
 800d108:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d10c:	009b      	lsls	r3, r3, #2
 800d10e:	441a      	add	r2, r3
 800d110:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d11a:	b29b      	uxth	r3, r3
 800d11c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800d11e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d120:	78db      	ldrb	r3, [r3, #3]
 800d122:	2b01      	cmp	r3, #1
 800d124:	f040 80a1 	bne.w	800d26a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800d128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d12a:	2200      	movs	r2, #0
 800d12c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800d12e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d130:	7b1b      	ldrb	r3, [r3, #12]
 800d132:	2b00      	cmp	r3, #0
 800d134:	f000 8092 	beq.w	800d25c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d138:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d13a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d046      	beq.n	800d1d0 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d144:	785b      	ldrb	r3, [r3, #1]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d126      	bne.n	800d198 <PCD_EP_ISR_Handler+0x50a>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	617b      	str	r3, [r7, #20]
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d158:	b29b      	uxth	r3, r3
 800d15a:	461a      	mov	r2, r3
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	4413      	add	r3, r2
 800d160:	617b      	str	r3, [r7, #20]
 800d162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	00da      	lsls	r2, r3, #3
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	4413      	add	r3, r2
 800d16c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d170:	613b      	str	r3, [r7, #16]
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	881b      	ldrh	r3, [r3, #0]
 800d176:	b29b      	uxth	r3, r3
 800d178:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d17c:	b29a      	uxth	r2, r3
 800d17e:	693b      	ldr	r3, [r7, #16]
 800d180:	801a      	strh	r2, [r3, #0]
 800d182:	693b      	ldr	r3, [r7, #16]
 800d184:	881b      	ldrh	r3, [r3, #0]
 800d186:	b29b      	uxth	r3, r3
 800d188:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d18c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d190:	b29a      	uxth	r2, r3
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	801a      	strh	r2, [r3, #0]
 800d196:	e061      	b.n	800d25c <PCD_EP_ISR_Handler+0x5ce>
 800d198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d19a:	785b      	ldrb	r3, [r3, #1]
 800d19c:	2b01      	cmp	r3, #1
 800d19e:	d15d      	bne.n	800d25c <PCD_EP_ISR_Handler+0x5ce>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	61fb      	str	r3, [r7, #28]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1ae:	b29b      	uxth	r3, r3
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	69fb      	ldr	r3, [r7, #28]
 800d1b4:	4413      	add	r3, r2
 800d1b6:	61fb      	str	r3, [r7, #28]
 800d1b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	00da      	lsls	r2, r3, #3
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	4413      	add	r3, r2
 800d1c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d1c6:	61bb      	str	r3, [r7, #24]
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	801a      	strh	r2, [r3, #0]
 800d1ce:	e045      	b.n	800d25c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1d8:	785b      	ldrb	r3, [r3, #1]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d126      	bne.n	800d22c <PCD_EP_ISR_Handler+0x59e>
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f2:	4413      	add	r3, r2
 800d1f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1f8:	781b      	ldrb	r3, [r3, #0]
 800d1fa:	00da      	lsls	r2, r3, #3
 800d1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1fe:	4413      	add	r3, r2
 800d200:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d204:	623b      	str	r3, [r7, #32]
 800d206:	6a3b      	ldr	r3, [r7, #32]
 800d208:	881b      	ldrh	r3, [r3, #0]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d210:	b29a      	uxth	r2, r3
 800d212:	6a3b      	ldr	r3, [r7, #32]
 800d214:	801a      	strh	r2, [r3, #0]
 800d216:	6a3b      	ldr	r3, [r7, #32]
 800d218:	881b      	ldrh	r3, [r3, #0]
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d224:	b29a      	uxth	r2, r3
 800d226:	6a3b      	ldr	r3, [r7, #32]
 800d228:	801a      	strh	r2, [r3, #0]
 800d22a:	e017      	b.n	800d25c <PCD_EP_ISR_Handler+0x5ce>
 800d22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d22e:	785b      	ldrb	r3, [r3, #1]
 800d230:	2b01      	cmp	r3, #1
 800d232:	d113      	bne.n	800d25c <PCD_EP_ISR_Handler+0x5ce>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d23c:	b29b      	uxth	r3, r3
 800d23e:	461a      	mov	r2, r3
 800d240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d242:	4413      	add	r3, r2
 800d244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	00da      	lsls	r2, r3, #3
 800d24c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d24e:	4413      	add	r3, r2
 800d250:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d254:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d258:	2200      	movs	r2, #0
 800d25a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d25c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	4619      	mov	r1, r3
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f00a ff6f 	bl	8018146 <HAL_PCD_DataInStageCallback>
 800d268:	e04a      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800d26a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d26c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d270:	2b00      	cmp	r3, #0
 800d272:	d13f      	bne.n	800d2f4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	461a      	mov	r2, r3
 800d280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	00db      	lsls	r3, r3, #3
 800d286:	4413      	add	r3, r2
 800d288:	687a      	ldr	r2, [r7, #4]
 800d28a:	6812      	ldr	r2, [r2, #0]
 800d28c:	4413      	add	r3, r2
 800d28e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d292:	881b      	ldrh	r3, [r3, #0]
 800d294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d298:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800d29a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d29c:	699a      	ldr	r2, [r3, #24]
 800d29e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d906      	bls.n	800d2b2 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800d2a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2a6:	699a      	ldr	r2, [r3, #24]
 800d2a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2aa:	1ad2      	subs	r2, r2, r3
 800d2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ae:	619a      	str	r2, [r3, #24]
 800d2b0:	e002      	b.n	800d2b8 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800d2b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800d2b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ba:	699b      	ldr	r3, [r3, #24]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d106      	bne.n	800d2ce <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2c2:	781b      	ldrb	r3, [r3, #0]
 800d2c4:	4619      	mov	r1, r3
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f00a ff3d 	bl	8018146 <HAL_PCD_DataInStageCallback>
 800d2cc:	e018      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800d2ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2d0:	695a      	ldr	r2, [r3, #20]
 800d2d2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2d4:	441a      	add	r2, r3
 800d2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2d8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800d2da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2dc:	69da      	ldr	r2, [r3, #28]
 800d2de:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2e0:	441a      	add	r2, r3
 800d2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2e4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	f004 ff72 	bl	80121d6 <USB_EPStartXfer>
 800d2f2:	e005      	b.n	800d300 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800d2f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f000 f917 	bl	800d52e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d308:	b29b      	uxth	r3, r3
 800d30a:	b21b      	sxth	r3, r3
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	f6ff acc3 	blt.w	800cc98 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800d312:	2300      	movs	r3, #0
}
 800d314:	4618      	mov	r0, r3
 800d316:	3748      	adds	r7, #72	@ 0x48
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b088      	sub	sp, #32
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	4613      	mov	r3, r2
 800d328:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d32a:	88fb      	ldrh	r3, [r7, #6]
 800d32c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d330:	2b00      	cmp	r3, #0
 800d332:	d07c      	beq.n	800d42e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d33c:	b29b      	uxth	r3, r3
 800d33e:	461a      	mov	r2, r3
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	00db      	lsls	r3, r3, #3
 800d346:	4413      	add	r3, r2
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	6812      	ldr	r2, [r2, #0]
 800d34c:	4413      	add	r3, r2
 800d34e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d352:	881b      	ldrh	r3, [r3, #0]
 800d354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d358:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	699a      	ldr	r2, [r3, #24]
 800d35e:	8b7b      	ldrh	r3, [r7, #26]
 800d360:	429a      	cmp	r2, r3
 800d362:	d306      	bcc.n	800d372 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	699a      	ldr	r2, [r3, #24]
 800d368:	8b7b      	ldrh	r3, [r7, #26]
 800d36a:	1ad2      	subs	r2, r2, r3
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	619a      	str	r2, [r3, #24]
 800d370:	e002      	b.n	800d378 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	2200      	movs	r2, #0
 800d376:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	699b      	ldr	r3, [r3, #24]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d123      	bne.n	800d3c8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	461a      	mov	r2, r3
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	781b      	ldrb	r3, [r3, #0]
 800d38a:	009b      	lsls	r3, r3, #2
 800d38c:	4413      	add	r3, r2
 800d38e:	881b      	ldrh	r3, [r3, #0]
 800d390:	b29b      	uxth	r3, r3
 800d392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d39a:	833b      	strh	r3, [r7, #24]
 800d39c:	8b3b      	ldrh	r3, [r7, #24]
 800d39e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d3a2:	833b      	strh	r3, [r7, #24]
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	68bb      	ldr	r3, [r7, #8]
 800d3ac:	781b      	ldrb	r3, [r3, #0]
 800d3ae:	009b      	lsls	r3, r3, #2
 800d3b0:	441a      	add	r2, r3
 800d3b2:	8b3b      	ldrh	r3, [r7, #24]
 800d3b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d3c8:	88fb      	ldrh	r3, [r7, #6]
 800d3ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d01f      	beq.n	800d412 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	461a      	mov	r2, r3
 800d3d8:	68bb      	ldr	r3, [r7, #8]
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	009b      	lsls	r3, r3, #2
 800d3de:	4413      	add	r3, r2
 800d3e0:	881b      	ldrh	r3, [r3, #0]
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3ec:	82fb      	strh	r3, [r7, #22]
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	009b      	lsls	r3, r3, #2
 800d3fa:	441a      	add	r2, r3
 800d3fc:	8afb      	ldrh	r3, [r7, #22]
 800d3fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d40a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d40e:	b29b      	uxth	r3, r3
 800d410:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d412:	8b7b      	ldrh	r3, [r7, #26]
 800d414:	2b00      	cmp	r3, #0
 800d416:	f000 8085 	beq.w	800d524 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	6818      	ldr	r0, [r3, #0]
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	6959      	ldr	r1, [r3, #20]
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	891a      	ldrh	r2, [r3, #8]
 800d426:	8b7b      	ldrh	r3, [r7, #26]
 800d428:	f005 fdfc 	bl	8013024 <USB_ReadPMA>
 800d42c:	e07a      	b.n	800d524 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d436:	b29b      	uxth	r3, r3
 800d438:	461a      	mov	r2, r3
 800d43a:	68bb      	ldr	r3, [r7, #8]
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	00db      	lsls	r3, r3, #3
 800d440:	4413      	add	r3, r2
 800d442:	68fa      	ldr	r2, [r7, #12]
 800d444:	6812      	ldr	r2, [r2, #0]
 800d446:	4413      	add	r3, r2
 800d448:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d44c:	881b      	ldrh	r3, [r3, #0]
 800d44e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d452:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	699a      	ldr	r2, [r3, #24]
 800d458:	8b7b      	ldrh	r3, [r7, #26]
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d306      	bcc.n	800d46c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	699a      	ldr	r2, [r3, #24]
 800d462:	8b7b      	ldrh	r3, [r7, #26]
 800d464:	1ad2      	subs	r2, r2, r3
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	619a      	str	r2, [r3, #24]
 800d46a:	e002      	b.n	800d472 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	2200      	movs	r2, #0
 800d470:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d472:	68bb      	ldr	r3, [r7, #8]
 800d474:	699b      	ldr	r3, [r3, #24]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d123      	bne.n	800d4c2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	461a      	mov	r2, r3
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	4413      	add	r3, r2
 800d488:	881b      	ldrh	r3, [r3, #0]
 800d48a:	b29b      	uxth	r3, r3
 800d48c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d490:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d494:	83fb      	strh	r3, [r7, #30]
 800d496:	8bfb      	ldrh	r3, [r7, #30]
 800d498:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d49c:	83fb      	strh	r3, [r7, #30]
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	781b      	ldrb	r3, [r3, #0]
 800d4a8:	009b      	lsls	r3, r3, #2
 800d4aa:	441a      	add	r2, r3
 800d4ac:	8bfb      	ldrh	r3, [r7, #30]
 800d4ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d4c2:	88fb      	ldrh	r3, [r7, #6]
 800d4c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d11f      	bne.n	800d50c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	461a      	mov	r2, r3
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	009b      	lsls	r3, r3, #2
 800d4d8:	4413      	add	r3, r2
 800d4da:	881b      	ldrh	r3, [r3, #0]
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4e6:	83bb      	strh	r3, [r7, #28]
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	441a      	add	r2, r3
 800d4f6:	8bbb      	ldrh	r3, [r7, #28]
 800d4f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d504:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d508:	b29b      	uxth	r3, r3
 800d50a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d50c:	8b7b      	ldrh	r3, [r7, #26]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d008      	beq.n	800d524 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	6818      	ldr	r0, [r3, #0]
 800d516:	68bb      	ldr	r3, [r7, #8]
 800d518:	6959      	ldr	r1, [r3, #20]
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	895a      	ldrh	r2, [r3, #10]
 800d51e:	8b7b      	ldrh	r3, [r7, #26]
 800d520:	f005 fd80 	bl	8013024 <USB_ReadPMA>
    }
  }

  return count;
 800d524:	8b7b      	ldrh	r3, [r7, #26]
}
 800d526:	4618      	mov	r0, r3
 800d528:	3720      	adds	r7, #32
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}

0800d52e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d52e:	b580      	push	{r7, lr}
 800d530:	b0a6      	sub	sp, #152	@ 0x98
 800d532:	af00      	add	r7, sp, #0
 800d534:	60f8      	str	r0, [r7, #12]
 800d536:	60b9      	str	r1, [r7, #8]
 800d538:	4613      	mov	r3, r2
 800d53a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d53c:	88fb      	ldrh	r3, [r7, #6]
 800d53e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d542:	2b00      	cmp	r3, #0
 800d544:	f000 81f7 	beq.w	800d936 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d550:	b29b      	uxth	r3, r3
 800d552:	461a      	mov	r2, r3
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	00db      	lsls	r3, r3, #3
 800d55a:	4413      	add	r3, r2
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	6812      	ldr	r2, [r2, #0]
 800d560:	4413      	add	r3, r2
 800d562:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d566:	881b      	ldrh	r3, [r3, #0]
 800d568:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d56c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	699a      	ldr	r2, [r3, #24]
 800d574:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d578:	429a      	cmp	r2, r3
 800d57a:	d907      	bls.n	800d58c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	699a      	ldr	r2, [r3, #24]
 800d580:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d584:	1ad2      	subs	r2, r2, r3
 800d586:	68bb      	ldr	r3, [r7, #8]
 800d588:	619a      	str	r2, [r3, #24]
 800d58a:	e002      	b.n	800d592 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	2200      	movs	r2, #0
 800d590:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	699b      	ldr	r3, [r3, #24]
 800d596:	2b00      	cmp	r3, #0
 800d598:	f040 80e1 	bne.w	800d75e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	785b      	ldrb	r3, [r3, #1]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d126      	bne.n	800d5f2 <HAL_PCD_EP_DB_Transmit+0xc4>
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	461a      	mov	r2, r3
 800d5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b8:	4413      	add	r3, r2
 800d5ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	00da      	lsls	r2, r3, #3
 800d5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c4:	4413      	add	r3, r2
 800d5c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ce:	881b      	ldrh	r3, [r3, #0]
 800d5d0:	b29b      	uxth	r3, r3
 800d5d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5d6:	b29a      	uxth	r2, r3
 800d5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5da:	801a      	strh	r2, [r3, #0]
 800d5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5de:	881b      	ldrh	r3, [r3, #0]
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5ea:	b29a      	uxth	r2, r3
 800d5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ee:	801a      	strh	r2, [r3, #0]
 800d5f0:	e01a      	b.n	800d628 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	785b      	ldrb	r3, [r3, #1]
 800d5f6:	2b01      	cmp	r3, #1
 800d5f8:	d116      	bne.n	800d628 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d608:	b29b      	uxth	r3, r3
 800d60a:	461a      	mov	r2, r3
 800d60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d60e:	4413      	add	r3, r2
 800d610:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	00da      	lsls	r2, r3, #3
 800d618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d61a:	4413      	add	r3, r2
 800d61c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d620:	637b      	str	r3, [r7, #52]	@ 0x34
 800d622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d624:	2200      	movs	r2, #0
 800d626:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	785b      	ldrb	r3, [r3, #1]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d126      	bne.n	800d684 <HAL_PCD_EP_DB_Transmit+0x156>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	623b      	str	r3, [r7, #32]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d644:	b29b      	uxth	r3, r3
 800d646:	461a      	mov	r2, r3
 800d648:	6a3b      	ldr	r3, [r7, #32]
 800d64a:	4413      	add	r3, r2
 800d64c:	623b      	str	r3, [r7, #32]
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	00da      	lsls	r2, r3, #3
 800d654:	6a3b      	ldr	r3, [r7, #32]
 800d656:	4413      	add	r3, r2
 800d658:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d65c:	61fb      	str	r3, [r7, #28]
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	881b      	ldrh	r3, [r3, #0]
 800d662:	b29b      	uxth	r3, r3
 800d664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d668:	b29a      	uxth	r2, r3
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	801a      	strh	r2, [r3, #0]
 800d66e:	69fb      	ldr	r3, [r7, #28]
 800d670:	881b      	ldrh	r3, [r3, #0]
 800d672:	b29b      	uxth	r3, r3
 800d674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	69fb      	ldr	r3, [r7, #28]
 800d680:	801a      	strh	r2, [r3, #0]
 800d682:	e017      	b.n	800d6b4 <HAL_PCD_EP_DB_Transmit+0x186>
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	785b      	ldrb	r3, [r3, #1]
 800d688:	2b01      	cmp	r3, #1
 800d68a:	d113      	bne.n	800d6b4 <HAL_PCD_EP_DB_Transmit+0x186>
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d694:	b29b      	uxth	r3, r3
 800d696:	461a      	mov	r2, r3
 800d698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d69a:	4413      	add	r3, r2
 800d69c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	781b      	ldrb	r3, [r3, #0]
 800d6a2:	00da      	lsls	r2, r3, #3
 800d6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a6:	4413      	add	r3, r2
 800d6a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	78db      	ldrb	r3, [r3, #3]
 800d6b8:	2b02      	cmp	r3, #2
 800d6ba:	d123      	bne.n	800d704 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	461a      	mov	r2, r3
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	009b      	lsls	r3, r3, #2
 800d6c8:	4413      	add	r3, r2
 800d6ca:	881b      	ldrh	r3, [r3, #0]
 800d6cc:	b29b      	uxth	r3, r3
 800d6ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6d6:	837b      	strh	r3, [r7, #26]
 800d6d8:	8b7b      	ldrh	r3, [r7, #26]
 800d6da:	f083 0320 	eor.w	r3, r3, #32
 800d6de:	837b      	strh	r3, [r7, #26]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	009b      	lsls	r3, r3, #2
 800d6ec:	441a      	add	r2, r3
 800d6ee:	8b7b      	ldrh	r3, [r7, #26]
 800d6f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d700:	b29b      	uxth	r3, r3
 800d702:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	4619      	mov	r1, r3
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f00a fd1b 	bl	8018146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d710:	88fb      	ldrh	r3, [r7, #6]
 800d712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d716:	2b00      	cmp	r3, #0
 800d718:	d01f      	beq.n	800d75a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	461a      	mov	r2, r3
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	4413      	add	r3, r2
 800d728:	881b      	ldrh	r3, [r3, #0]
 800d72a:	b29b      	uxth	r3, r3
 800d72c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d734:	833b      	strh	r3, [r7, #24]
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	461a      	mov	r2, r3
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	009b      	lsls	r3, r3, #2
 800d742:	441a      	add	r2, r3
 800d744:	8b3b      	ldrh	r3, [r7, #24]
 800d746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d74a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d74e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d756:	b29b      	uxth	r3, r3
 800d758:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	e31f      	b.n	800dd9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d75e:	88fb      	ldrh	r3, [r7, #6]
 800d760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d764:	2b00      	cmp	r3, #0
 800d766:	d021      	beq.n	800d7ac <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	461a      	mov	r2, r3
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	009b      	lsls	r3, r3, #2
 800d774:	4413      	add	r3, r2
 800d776:	881b      	ldrh	r3, [r3, #0]
 800d778:	b29b      	uxth	r3, r3
 800d77a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d77e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d782:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	461a      	mov	r2, r3
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	441a      	add	r2, r3
 800d794:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d798:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d79c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d7a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7a8:	b29b      	uxth	r3, r3
 800d7aa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d7ac:	68bb      	ldr	r3, [r7, #8]
 800d7ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d7b2:	2b01      	cmp	r3, #1
 800d7b4:	f040 82ca 	bne.w	800dd4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d7b8:	68bb      	ldr	r3, [r7, #8]
 800d7ba:	695a      	ldr	r2, [r3, #20]
 800d7bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7c0:	441a      	add	r2, r3
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	69da      	ldr	r2, [r3, #28]
 800d7ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7ce:	441a      	add	r2, r3
 800d7d0:	68bb      	ldr	r3, [r7, #8]
 800d7d2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	6a1a      	ldr	r2, [r3, #32]
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	429a      	cmp	r2, r3
 800d7de:	d309      	bcc.n	800d7f4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	691b      	ldr	r3, [r3, #16]
 800d7e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	6a1a      	ldr	r2, [r3, #32]
 800d7ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d7ec:	1ad2      	subs	r2, r2, r3
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	621a      	str	r2, [r3, #32]
 800d7f2:	e015      	b.n	800d820 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	6a1b      	ldr	r3, [r3, #32]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d107      	bne.n	800d80c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800d7fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d800:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	2200      	movs	r2, #0
 800d806:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d80a:	e009      	b.n	800d820 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	2200      	movs	r2, #0
 800d810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800d814:	68bb      	ldr	r3, [r7, #8]
 800d816:	6a1b      	ldr	r3, [r3, #32]
 800d818:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	2200      	movs	r2, #0
 800d81e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	785b      	ldrb	r3, [r3, #1]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d15f      	bne.n	800d8e8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d836:	b29b      	uxth	r3, r3
 800d838:	461a      	mov	r2, r3
 800d83a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d83c:	4413      	add	r3, r2
 800d83e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	781b      	ldrb	r3, [r3, #0]
 800d844:	00da      	lsls	r2, r3, #3
 800d846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d848:	4413      	add	r3, r2
 800d84a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d84e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d852:	881b      	ldrh	r3, [r3, #0]
 800d854:	b29b      	uxth	r3, r3
 800d856:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d85a:	b29a      	uxth	r2, r3
 800d85c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85e:	801a      	strh	r2, [r3, #0]
 800d860:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d862:	2b00      	cmp	r3, #0
 800d864:	d10a      	bne.n	800d87c <HAL_PCD_EP_DB_Transmit+0x34e>
 800d866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d868:	881b      	ldrh	r3, [r3, #0]
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d874:	b29a      	uxth	r2, r3
 800d876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d878:	801a      	strh	r2, [r3, #0]
 800d87a:	e051      	b.n	800d920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d87c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d87e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d880:	d816      	bhi.n	800d8b0 <HAL_PCD_EP_DB_Transmit+0x382>
 800d882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d884:	085b      	lsrs	r3, r3, #1
 800d886:	653b      	str	r3, [r7, #80]	@ 0x50
 800d888:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d88a:	f003 0301 	and.w	r3, r3, #1
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d002      	beq.n	800d898 <HAL_PCD_EP_DB_Transmit+0x36a>
 800d892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d894:	3301      	adds	r3, #1
 800d896:	653b      	str	r3, [r7, #80]	@ 0x50
 800d898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d89a:	881b      	ldrh	r3, [r3, #0]
 800d89c:	b29a      	uxth	r2, r3
 800d89e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8a0:	b29b      	uxth	r3, r3
 800d8a2:	029b      	lsls	r3, r3, #10
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	4313      	orrs	r3, r2
 800d8a8:	b29a      	uxth	r2, r3
 800d8aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ac:	801a      	strh	r2, [r3, #0]
 800d8ae:	e037      	b.n	800d920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d8b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8b2:	095b      	lsrs	r3, r3, #5
 800d8b4:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8b8:	f003 031f 	and.w	r3, r3, #31
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d102      	bne.n	800d8c6 <HAL_PCD_EP_DB_Transmit+0x398>
 800d8c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8c2:	3b01      	subs	r3, #1
 800d8c4:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8c8:	881b      	ldrh	r3, [r3, #0]
 800d8ca:	b29a      	uxth	r2, r3
 800d8cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8ce:	b29b      	uxth	r3, r3
 800d8d0:	029b      	lsls	r3, r3, #10
 800d8d2:	b29b      	uxth	r3, r3
 800d8d4:	4313      	orrs	r3, r2
 800d8d6:	b29b      	uxth	r3, r3
 800d8d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8e0:	b29a      	uxth	r2, r3
 800d8e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8e4:	801a      	strh	r2, [r3, #0]
 800d8e6:	e01b      	b.n	800d920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	785b      	ldrb	r3, [r3, #1]
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	d117      	bne.n	800d920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8fe:	b29b      	uxth	r3, r3
 800d900:	461a      	mov	r2, r3
 800d902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d904:	4413      	add	r3, r2
 800d906:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	00da      	lsls	r2, r3, #3
 800d90e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d910:	4413      	add	r3, r2
 800d912:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d916:	647b      	str	r3, [r7, #68]	@ 0x44
 800d918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d91a:	b29a      	uxth	r2, r3
 800d91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d91e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6818      	ldr	r0, [r3, #0]
 800d924:	68bb      	ldr	r3, [r7, #8]
 800d926:	6959      	ldr	r1, [r3, #20]
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	891a      	ldrh	r2, [r3, #8]
 800d92c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d92e:	b29b      	uxth	r3, r3
 800d930:	f005 fb35 	bl	8012f9e <USB_WritePMA>
 800d934:	e20a      	b.n	800dd4c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d93e:	b29b      	uxth	r3, r3
 800d940:	461a      	mov	r2, r3
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	781b      	ldrb	r3, [r3, #0]
 800d946:	00db      	lsls	r3, r3, #3
 800d948:	4413      	add	r3, r2
 800d94a:	68fa      	ldr	r2, [r7, #12]
 800d94c:	6812      	ldr	r2, [r2, #0]
 800d94e:	4413      	add	r3, r2
 800d950:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d954:	881b      	ldrh	r3, [r3, #0]
 800d956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d95a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800d95e:	68bb      	ldr	r3, [r7, #8]
 800d960:	699a      	ldr	r2, [r3, #24]
 800d962:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d966:	429a      	cmp	r2, r3
 800d968:	d307      	bcc.n	800d97a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	699a      	ldr	r2, [r3, #24]
 800d96e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d972:	1ad2      	subs	r2, r2, r3
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	619a      	str	r2, [r3, #24]
 800d978:	e002      	b.n	800d980 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	2200      	movs	r2, #0
 800d97e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d980:	68bb      	ldr	r3, [r7, #8]
 800d982:	699b      	ldr	r3, [r3, #24]
 800d984:	2b00      	cmp	r3, #0
 800d986:	f040 80f6 	bne.w	800db76 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	785b      	ldrb	r3, [r3, #1]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d126      	bne.n	800d9e0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	677b      	str	r3, [r7, #116]	@ 0x74
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9a0:	b29b      	uxth	r3, r3
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9a6:	4413      	add	r3, r2
 800d9a8:	677b      	str	r3, [r7, #116]	@ 0x74
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	00da      	lsls	r2, r3, #3
 800d9b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9b2:	4413      	add	r3, r2
 800d9b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9b8:	673b      	str	r3, [r7, #112]	@ 0x70
 800d9ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9bc:	881b      	ldrh	r3, [r3, #0]
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9c4:	b29a      	uxth	r2, r3
 800d9c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9c8:	801a      	strh	r2, [r3, #0]
 800d9ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9cc:	881b      	ldrh	r3, [r3, #0]
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9d8:	b29a      	uxth	r2, r3
 800d9da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9dc:	801a      	strh	r2, [r3, #0]
 800d9de:	e01a      	b.n	800da16 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	785b      	ldrb	r3, [r3, #1]
 800d9e4:	2b01      	cmp	r3, #1
 800d9e6:	d116      	bne.n	800da16 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d9fc:	4413      	add	r3, r2
 800d9fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da00:	68bb      	ldr	r3, [r7, #8]
 800da02:	781b      	ldrb	r3, [r3, #0]
 800da04:	00da      	lsls	r2, r3, #3
 800da06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da08:	4413      	add	r3, r2
 800da0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800da10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800da12:	2200      	movs	r2, #0
 800da14:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	785b      	ldrb	r3, [r3, #1]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d12f      	bne.n	800da86 <HAL_PCD_EP_DB_Transmit+0x558>
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da36:	b29b      	uxth	r3, r3
 800da38:	461a      	mov	r2, r3
 800da3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da3e:	4413      	add	r3, r2
 800da40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	781b      	ldrb	r3, [r3, #0]
 800da48:	00da      	lsls	r2, r3, #3
 800da4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da4e:	4413      	add	r3, r2
 800da50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800da58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da5c:	881b      	ldrh	r3, [r3, #0]
 800da5e:	b29b      	uxth	r3, r3
 800da60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da64:	b29a      	uxth	r2, r3
 800da66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da6a:	801a      	strh	r2, [r3, #0]
 800da6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da70:	881b      	ldrh	r3, [r3, #0]
 800da72:	b29b      	uxth	r3, r3
 800da74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da7c:	b29a      	uxth	r2, r3
 800da7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da82:	801a      	strh	r2, [r3, #0]
 800da84:	e01c      	b.n	800dac0 <HAL_PCD_EP_DB_Transmit+0x592>
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	785b      	ldrb	r3, [r3, #1]
 800da8a:	2b01      	cmp	r3, #1
 800da8c:	d118      	bne.n	800dac0 <HAL_PCD_EP_DB_Transmit+0x592>
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da96:	b29b      	uxth	r3, r3
 800da98:	461a      	mov	r2, r3
 800da9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800da9e:	4413      	add	r3, r2
 800daa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800daa4:	68bb      	ldr	r3, [r7, #8]
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	00da      	lsls	r2, r3, #3
 800daaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800daae:	4413      	add	r3, r2
 800dab0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dab8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dabc:	2200      	movs	r2, #0
 800dabe:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	78db      	ldrb	r3, [r3, #3]
 800dac4:	2b02      	cmp	r3, #2
 800dac6:	d127      	bne.n	800db18 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	461a      	mov	r2, r3
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	009b      	lsls	r3, r3, #2
 800dad4:	4413      	add	r3, r2
 800dad6:	881b      	ldrh	r3, [r3, #0]
 800dad8:	b29b      	uxth	r3, r3
 800dada:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dade:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dae2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dae6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800daea:	f083 0320 	eor.w	r3, r3, #32
 800daee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	461a      	mov	r2, r3
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	009b      	lsls	r3, r3, #2
 800dafe:	441a      	add	r2, r3
 800db00:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db14:	b29b      	uxth	r3, r3
 800db16:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	781b      	ldrb	r3, [r3, #0]
 800db1c:	4619      	mov	r1, r3
 800db1e:	68f8      	ldr	r0, [r7, #12]
 800db20:	f00a fb11 	bl	8018146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800db24:	88fb      	ldrh	r3, [r7, #6]
 800db26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d121      	bne.n	800db72 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	461a      	mov	r2, r3
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	781b      	ldrb	r3, [r3, #0]
 800db38:	009b      	lsls	r3, r3, #2
 800db3a:	4413      	add	r3, r2
 800db3c:	881b      	ldrh	r3, [r3, #0]
 800db3e:	b29b      	uxth	r3, r3
 800db40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db48:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	461a      	mov	r2, r3
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	009b      	lsls	r3, r3, #2
 800db58:	441a      	add	r2, r3
 800db5a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800db5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800db6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db6e:	b29b      	uxth	r3, r3
 800db70:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800db72:	2300      	movs	r3, #0
 800db74:	e113      	b.n	800dd9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800db76:	88fb      	ldrh	r3, [r7, #6]
 800db78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d121      	bne.n	800dbc4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	461a      	mov	r2, r3
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	781b      	ldrb	r3, [r3, #0]
 800db8a:	009b      	lsls	r3, r3, #2
 800db8c:	4413      	add	r3, r2
 800db8e:	881b      	ldrh	r3, [r3, #0]
 800db90:	b29b      	uxth	r3, r3
 800db92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db9a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	461a      	mov	r2, r3
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	009b      	lsls	r3, r3, #2
 800dbaa:	441a      	add	r2, r3
 800dbac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800dbb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dbbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbc0:	b29b      	uxth	r3, r3
 800dbc2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dbca:	2b01      	cmp	r3, #1
 800dbcc:	f040 80be 	bne.w	800dd4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	695a      	ldr	r2, [r3, #20]
 800dbd4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbd8:	441a      	add	r2, r3
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	69da      	ldr	r2, [r3, #28]
 800dbe2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbe6:	441a      	add	r2, r3
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	6a1a      	ldr	r2, [r3, #32]
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	691b      	ldr	r3, [r3, #16]
 800dbf4:	429a      	cmp	r2, r3
 800dbf6:	d309      	bcc.n	800dc0c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	691b      	ldr	r3, [r3, #16]
 800dbfc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	6a1a      	ldr	r2, [r3, #32]
 800dc02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc04:	1ad2      	subs	r2, r2, r3
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	621a      	str	r2, [r3, #32]
 800dc0a:	e015      	b.n	800dc38 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	6a1b      	ldr	r3, [r3, #32]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d107      	bne.n	800dc24 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800dc14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc18:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dc22:	e009      	b.n	800dc38 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	6a1b      	ldr	r3, [r3, #32]
 800dc28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	2200      	movs	r2, #0
 800dc34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	785b      	ldrb	r3, [r3, #1]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d15f      	bne.n	800dd06 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc54:	b29b      	uxth	r3, r3
 800dc56:	461a      	mov	r2, r3
 800dc58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc5a:	4413      	add	r3, r2
 800dc5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	00da      	lsls	r2, r3, #3
 800dc64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc66:	4413      	add	r3, r2
 800dc68:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc6c:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc70:	881b      	ldrh	r3, [r3, #0]
 800dc72:	b29b      	uxth	r3, r3
 800dc74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc78:	b29a      	uxth	r2, r3
 800dc7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc7c:	801a      	strh	r2, [r3, #0]
 800dc7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d10a      	bne.n	800dc9a <HAL_PCD_EP_DB_Transmit+0x76c>
 800dc84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc86:	881b      	ldrh	r3, [r3, #0]
 800dc88:	b29b      	uxth	r3, r3
 800dc8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc92:	b29a      	uxth	r2, r3
 800dc94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc96:	801a      	strh	r2, [r3, #0]
 800dc98:	e04e      	b.n	800dd38 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dc9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc9c:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc9e:	d816      	bhi.n	800dcce <HAL_PCD_EP_DB_Transmit+0x7a0>
 800dca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dca2:	085b      	lsrs	r3, r3, #1
 800dca4:	663b      	str	r3, [r7, #96]	@ 0x60
 800dca6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dca8:	f003 0301 	and.w	r3, r3, #1
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d002      	beq.n	800dcb6 <HAL_PCD_EP_DB_Transmit+0x788>
 800dcb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcb8:	881b      	ldrh	r3, [r3, #0]
 800dcba:	b29a      	uxth	r2, r3
 800dcbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcbe:	b29b      	uxth	r3, r3
 800dcc0:	029b      	lsls	r3, r3, #10
 800dcc2:	b29b      	uxth	r3, r3
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	b29a      	uxth	r2, r3
 800dcc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcca:	801a      	strh	r2, [r3, #0]
 800dccc:	e034      	b.n	800dd38 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dcce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcd0:	095b      	lsrs	r3, r3, #5
 800dcd2:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcd6:	f003 031f 	and.w	r3, r3, #31
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d102      	bne.n	800dce4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800dcde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dce0:	3b01      	subs	r3, #1
 800dce2:	663b      	str	r3, [r7, #96]	@ 0x60
 800dce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dce6:	881b      	ldrh	r3, [r3, #0]
 800dce8:	b29a      	uxth	r2, r3
 800dcea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	029b      	lsls	r3, r3, #10
 800dcf0:	b29b      	uxth	r3, r3
 800dcf2:	4313      	orrs	r3, r2
 800dcf4:	b29b      	uxth	r3, r3
 800dcf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dcfe:	b29a      	uxth	r2, r3
 800dd00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd02:	801a      	strh	r2, [r3, #0]
 800dd04:	e018      	b.n	800dd38 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd06:	68bb      	ldr	r3, [r7, #8]
 800dd08:	785b      	ldrb	r3, [r3, #1]
 800dd0a:	2b01      	cmp	r3, #1
 800dd0c:	d114      	bne.n	800dd38 <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	461a      	mov	r2, r3
 800dd1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd1c:	4413      	add	r3, r2
 800dd1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd20:	68bb      	ldr	r3, [r7, #8]
 800dd22:	781b      	ldrb	r3, [r3, #0]
 800dd24:	00da      	lsls	r2, r3, #3
 800dd26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd28:	4413      	add	r3, r2
 800dd2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd32:	b29a      	uxth	r2, r3
 800dd34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd36:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	6818      	ldr	r0, [r3, #0]
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	6959      	ldr	r1, [r3, #20]
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	895a      	ldrh	r2, [r3, #10]
 800dd44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	f005 f929 	bl	8012f9e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	461a      	mov	r2, r3
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	009b      	lsls	r3, r3, #2
 800dd58:	4413      	add	r3, r2
 800dd5a:	881b      	ldrh	r3, [r3, #0]
 800dd5c:	b29b      	uxth	r3, r3
 800dd5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd66:	82fb      	strh	r3, [r7, #22]
 800dd68:	8afb      	ldrh	r3, [r7, #22]
 800dd6a:	f083 0310 	eor.w	r3, r3, #16
 800dd6e:	82fb      	strh	r3, [r7, #22]
 800dd70:	8afb      	ldrh	r3, [r7, #22]
 800dd72:	f083 0320 	eor.w	r3, r3, #32
 800dd76:	82fb      	strh	r3, [r7, #22]
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	441a      	add	r2, r3
 800dd86:	8afb      	ldrh	r3, [r7, #22]
 800dd88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd98:	b29b      	uxth	r3, r3
 800dd9a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800dd9c:	2300      	movs	r3, #0
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3798      	adds	r7, #152	@ 0x98
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}

0800dda6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800dda6:	b480      	push	{r7}
 800dda8:	b087      	sub	sp, #28
 800ddaa:	af00      	add	r7, sp, #0
 800ddac:	60f8      	str	r0, [r7, #12]
 800ddae:	607b      	str	r3, [r7, #4]
 800ddb0:	460b      	mov	r3, r1
 800ddb2:	817b      	strh	r3, [r7, #10]
 800ddb4:	4613      	mov	r3, r2
 800ddb6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800ddb8:	897b      	ldrh	r3, [r7, #10]
 800ddba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d00b      	beq.n	800dddc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ddc4:	897b      	ldrh	r3, [r7, #10]
 800ddc6:	f003 0207 	and.w	r2, r3, #7
 800ddca:	4613      	mov	r3, r2
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	4413      	add	r3, r2
 800ddd0:	00db      	lsls	r3, r3, #3
 800ddd2:	3310      	adds	r3, #16
 800ddd4:	68fa      	ldr	r2, [r7, #12]
 800ddd6:	4413      	add	r3, r2
 800ddd8:	617b      	str	r3, [r7, #20]
 800ddda:	e009      	b.n	800ddf0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800dddc:	897a      	ldrh	r2, [r7, #10]
 800ddde:	4613      	mov	r3, r2
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4413      	add	r3, r2
 800dde4:	00db      	lsls	r3, r3, #3
 800dde6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ddea:	68fa      	ldr	r2, [r7, #12]
 800ddec:	4413      	add	r3, r2
 800ddee:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800ddf0:	893b      	ldrh	r3, [r7, #8]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d107      	bne.n	800de06 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	b29a      	uxth	r2, r3
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	80da      	strh	r2, [r3, #6]
 800de04:	e00b      	b.n	800de1e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	2201      	movs	r2, #1
 800de0a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	b29a      	uxth	r2, r3
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	0c1b      	lsrs	r3, r3, #16
 800de18:	b29a      	uxth	r2, r3
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800de1e:	2300      	movs	r3, #0
}
 800de20:	4618      	mov	r0, r3
 800de22:	371c      	adds	r7, #28
 800de24:	46bd      	mov	sp, r7
 800de26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2a:	4770      	bx	lr

0800de2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800de2c:	b480      	push	{r7}
 800de2e:	b085      	sub	sp, #20
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2201      	movs	r2, #1
 800de3e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2200      	movs	r2, #0
 800de46:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800de50:	b29b      	uxth	r3, r3
 800de52:	f043 0301 	orr.w	r3, r3, #1
 800de56:	b29a      	uxth	r2, r3
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800de64:	b29b      	uxth	r3, r3
 800de66:	f043 0302 	orr.w	r3, r3, #2
 800de6a:	b29a      	uxth	r2, r3
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800de72:	2300      	movs	r3, #0
}
 800de74:	4618      	mov	r0, r3
 800de76:	3714      	adds	r7, #20
 800de78:	46bd      	mov	sp, r7
 800de7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7e:	4770      	bx	lr

0800de80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800de80:	b480      	push	{r7}
 800de82:	b085      	sub	sp, #20
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d141      	bne.n	800df12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800de8e:	4b4b      	ldr	r3, [pc, #300]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800de96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800de9a:	d131      	bne.n	800df00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800de9c:	4b47      	ldr	r3, [pc, #284]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800de9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dea2:	4a46      	ldr	r2, [pc, #280]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800deac:	4b43      	ldr	r3, [pc, #268]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800deb4:	4a41      	ldr	r2, [pc, #260]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800deb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800deba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800debc:	4b40      	ldr	r3, [pc, #256]	@ (800dfc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	2232      	movs	r2, #50	@ 0x32
 800dec2:	fb02 f303 	mul.w	r3, r2, r3
 800dec6:	4a3f      	ldr	r2, [pc, #252]	@ (800dfc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800dec8:	fba2 2303 	umull	r2, r3, r2, r3
 800decc:	0c9b      	lsrs	r3, r3, #18
 800dece:	3301      	adds	r3, #1
 800ded0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ded2:	e002      	b.n	800deda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	3b01      	subs	r3, #1
 800ded8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800deda:	4b38      	ldr	r3, [pc, #224]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dedc:	695b      	ldr	r3, [r3, #20]
 800dede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dee6:	d102      	bne.n	800deee <HAL_PWREx_ControlVoltageScaling+0x6e>
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1f2      	bne.n	800ded4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800deee:	4b33      	ldr	r3, [pc, #204]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800def0:	695b      	ldr	r3, [r3, #20]
 800def2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800def6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800defa:	d158      	bne.n	800dfae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800defc:	2303      	movs	r3, #3
 800defe:	e057      	b.n	800dfb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df00:	4b2e      	ldr	r3, [pc, #184]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df06:	4a2d      	ldr	r2, [pc, #180]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800df10:	e04d      	b.n	800dfae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df18:	d141      	bne.n	800df9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800df1a:	4b28      	ldr	r3, [pc, #160]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800df22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df26:	d131      	bne.n	800df8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df28:	4b24      	ldr	r3, [pc, #144]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df2e:	4a23      	ldr	r2, [pc, #140]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800df38:	4b20      	ldr	r3, [pc, #128]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800df40:	4a1e      	ldr	r2, [pc, #120]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800df46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800df48:	4b1d      	ldr	r3, [pc, #116]	@ (800dfc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	2232      	movs	r2, #50	@ 0x32
 800df4e:	fb02 f303 	mul.w	r3, r2, r3
 800df52:	4a1c      	ldr	r2, [pc, #112]	@ (800dfc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800df54:	fba2 2303 	umull	r2, r3, r2, r3
 800df58:	0c9b      	lsrs	r3, r3, #18
 800df5a:	3301      	adds	r3, #1
 800df5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df5e:	e002      	b.n	800df66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	3b01      	subs	r3, #1
 800df64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df66:	4b15      	ldr	r3, [pc, #84]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df68:	695b      	ldr	r3, [r3, #20]
 800df6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df72:	d102      	bne.n	800df7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1f2      	bne.n	800df60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800df7a:	4b10      	ldr	r3, [pc, #64]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df7c:	695b      	ldr	r3, [r3, #20]
 800df7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df86:	d112      	bne.n	800dfae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800df88:	2303      	movs	r3, #3
 800df8a:	e011      	b.n	800dfb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df8c:	4b0b      	ldr	r3, [pc, #44]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df92:	4a0a      	ldr	r2, [pc, #40]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800df9c:	e007      	b.n	800dfae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800df9e:	4b07      	ldr	r3, [pc, #28]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dfa6:	4a05      	ldr	r2, [pc, #20]	@ (800dfbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dfac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800dfae:	2300      	movs	r3, #0
}
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	3714      	adds	r7, #20
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr
 800dfbc:	40007000 	.word	0x40007000
 800dfc0:	20000004 	.word	0x20000004
 800dfc4:	431bde83 	.word	0x431bde83

0800dfc8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800dfcc:	4b05      	ldr	r3, [pc, #20]	@ (800dfe4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dfce:	689b      	ldr	r3, [r3, #8]
 800dfd0:	4a04      	ldr	r2, [pc, #16]	@ (800dfe4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dfd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dfd6:	6093      	str	r3, [r2, #8]
}
 800dfd8:	bf00      	nop
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe0:	4770      	bx	lr
 800dfe2:	bf00      	nop
 800dfe4:	40007000 	.word	0x40007000

0800dfe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b088      	sub	sp, #32
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d101      	bne.n	800dffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dff6:	2301      	movs	r3, #1
 800dff8:	e2fe      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	f003 0301 	and.w	r3, r3, #1
 800e002:	2b00      	cmp	r3, #0
 800e004:	d075      	beq.n	800e0f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e006:	4b97      	ldr	r3, [pc, #604]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e008:	689b      	ldr	r3, [r3, #8]
 800e00a:	f003 030c 	and.w	r3, r3, #12
 800e00e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e010:	4b94      	ldr	r3, [pc, #592]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e012:	68db      	ldr	r3, [r3, #12]
 800e014:	f003 0303 	and.w	r3, r3, #3
 800e018:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800e01a:	69bb      	ldr	r3, [r7, #24]
 800e01c:	2b0c      	cmp	r3, #12
 800e01e:	d102      	bne.n	800e026 <HAL_RCC_OscConfig+0x3e>
 800e020:	697b      	ldr	r3, [r7, #20]
 800e022:	2b03      	cmp	r3, #3
 800e024:	d002      	beq.n	800e02c <HAL_RCC_OscConfig+0x44>
 800e026:	69bb      	ldr	r3, [r7, #24]
 800e028:	2b08      	cmp	r3, #8
 800e02a:	d10b      	bne.n	800e044 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e02c:	4b8d      	ldr	r3, [pc, #564]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e034:	2b00      	cmp	r3, #0
 800e036:	d05b      	beq.n	800e0f0 <HAL_RCC_OscConfig+0x108>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	685b      	ldr	r3, [r3, #4]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d157      	bne.n	800e0f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800e040:	2301      	movs	r3, #1
 800e042:	e2d9      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	685b      	ldr	r3, [r3, #4]
 800e048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e04c:	d106      	bne.n	800e05c <HAL_RCC_OscConfig+0x74>
 800e04e:	4b85      	ldr	r3, [pc, #532]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	4a84      	ldr	r2, [pc, #528]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e058:	6013      	str	r3, [r2, #0]
 800e05a:	e01d      	b.n	800e098 <HAL_RCC_OscConfig+0xb0>
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	685b      	ldr	r3, [r3, #4]
 800e060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e064:	d10c      	bne.n	800e080 <HAL_RCC_OscConfig+0x98>
 800e066:	4b7f      	ldr	r3, [pc, #508]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	4a7e      	ldr	r2, [pc, #504]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e06c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e070:	6013      	str	r3, [r2, #0]
 800e072:	4b7c      	ldr	r3, [pc, #496]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	4a7b      	ldr	r2, [pc, #492]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e07c:	6013      	str	r3, [r2, #0]
 800e07e:	e00b      	b.n	800e098 <HAL_RCC_OscConfig+0xb0>
 800e080:	4b78      	ldr	r3, [pc, #480]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	4a77      	ldr	r2, [pc, #476]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e08a:	6013      	str	r3, [r2, #0]
 800e08c:	4b75      	ldr	r3, [pc, #468]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4a74      	ldr	r2, [pc, #464]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	685b      	ldr	r3, [r3, #4]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d013      	beq.n	800e0c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0a0:	f7fa fdd6 	bl	8008c50 <HAL_GetTick>
 800e0a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e0a6:	e008      	b.n	800e0ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0a8:	f7fa fdd2 	bl	8008c50 <HAL_GetTick>
 800e0ac:	4602      	mov	r2, r0
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	1ad3      	subs	r3, r2, r3
 800e0b2:	2b64      	cmp	r3, #100	@ 0x64
 800e0b4:	d901      	bls.n	800e0ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800e0b6:	2303      	movs	r3, #3
 800e0b8:	e29e      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e0ba:	4b6a      	ldr	r3, [pc, #424]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d0f0      	beq.n	800e0a8 <HAL_RCC_OscConfig+0xc0>
 800e0c6:	e014      	b.n	800e0f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0c8:	f7fa fdc2 	bl	8008c50 <HAL_GetTick>
 800e0cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e0ce:	e008      	b.n	800e0e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0d0:	f7fa fdbe 	bl	8008c50 <HAL_GetTick>
 800e0d4:	4602      	mov	r2, r0
 800e0d6:	693b      	ldr	r3, [r7, #16]
 800e0d8:	1ad3      	subs	r3, r2, r3
 800e0da:	2b64      	cmp	r3, #100	@ 0x64
 800e0dc:	d901      	bls.n	800e0e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e0de:	2303      	movs	r3, #3
 800e0e0:	e28a      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e0e2:	4b60      	ldr	r3, [pc, #384]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d1f0      	bne.n	800e0d0 <HAL_RCC_OscConfig+0xe8>
 800e0ee:	e000      	b.n	800e0f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e0f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f003 0302 	and.w	r3, r3, #2
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d075      	beq.n	800e1ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e0fe:	4b59      	ldr	r3, [pc, #356]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e100:	689b      	ldr	r3, [r3, #8]
 800e102:	f003 030c 	and.w	r3, r3, #12
 800e106:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e108:	4b56      	ldr	r3, [pc, #344]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	f003 0303 	and.w	r3, r3, #3
 800e110:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800e112:	69bb      	ldr	r3, [r7, #24]
 800e114:	2b0c      	cmp	r3, #12
 800e116:	d102      	bne.n	800e11e <HAL_RCC_OscConfig+0x136>
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	2b02      	cmp	r3, #2
 800e11c:	d002      	beq.n	800e124 <HAL_RCC_OscConfig+0x13c>
 800e11e:	69bb      	ldr	r3, [r7, #24]
 800e120:	2b04      	cmp	r3, #4
 800e122:	d11f      	bne.n	800e164 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e124:	4b4f      	ldr	r3, [pc, #316]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d005      	beq.n	800e13c <HAL_RCC_OscConfig+0x154>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	68db      	ldr	r3, [r3, #12]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d101      	bne.n	800e13c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800e138:	2301      	movs	r3, #1
 800e13a:	e25d      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e13c:	4b49      	ldr	r3, [pc, #292]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e13e:	685b      	ldr	r3, [r3, #4]
 800e140:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	691b      	ldr	r3, [r3, #16]
 800e148:	061b      	lsls	r3, r3, #24
 800e14a:	4946      	ldr	r1, [pc, #280]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e14c:	4313      	orrs	r3, r2
 800e14e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800e150:	4b45      	ldr	r3, [pc, #276]	@ (800e268 <HAL_RCC_OscConfig+0x280>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	4618      	mov	r0, r3
 800e156:	f7fa fd2f 	bl	8008bb8 <HAL_InitTick>
 800e15a:	4603      	mov	r3, r0
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d043      	beq.n	800e1e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800e160:	2301      	movs	r3, #1
 800e162:	e249      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	68db      	ldr	r3, [r3, #12]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d023      	beq.n	800e1b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e16c:	4b3d      	ldr	r3, [pc, #244]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4a3c      	ldr	r2, [pc, #240]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e178:	f7fa fd6a 	bl	8008c50 <HAL_GetTick>
 800e17c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e17e:	e008      	b.n	800e192 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e180:	f7fa fd66 	bl	8008c50 <HAL_GetTick>
 800e184:	4602      	mov	r2, r0
 800e186:	693b      	ldr	r3, [r7, #16]
 800e188:	1ad3      	subs	r3, r2, r3
 800e18a:	2b02      	cmp	r3, #2
 800e18c:	d901      	bls.n	800e192 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e18e:	2303      	movs	r3, #3
 800e190:	e232      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e192:	4b34      	ldr	r3, [pc, #208]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d0f0      	beq.n	800e180 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e19e:	4b31      	ldr	r3, [pc, #196]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e1a0:	685b      	ldr	r3, [r3, #4]
 800e1a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	691b      	ldr	r3, [r3, #16]
 800e1aa:	061b      	lsls	r3, r3, #24
 800e1ac:	492d      	ldr	r1, [pc, #180]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e1ae:	4313      	orrs	r3, r2
 800e1b0:	604b      	str	r3, [r1, #4]
 800e1b2:	e01a      	b.n	800e1ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e1b4:	4b2b      	ldr	r3, [pc, #172]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	4a2a      	ldr	r2, [pc, #168]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e1ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1c0:	f7fa fd46 	bl	8008c50 <HAL_GetTick>
 800e1c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e1c6:	e008      	b.n	800e1da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e1c8:	f7fa fd42 	bl	8008c50 <HAL_GetTick>
 800e1cc:	4602      	mov	r2, r0
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	1ad3      	subs	r3, r2, r3
 800e1d2:	2b02      	cmp	r3, #2
 800e1d4:	d901      	bls.n	800e1da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800e1d6:	2303      	movs	r3, #3
 800e1d8:	e20e      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e1da:	4b22      	ldr	r3, [pc, #136]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d1f0      	bne.n	800e1c8 <HAL_RCC_OscConfig+0x1e0>
 800e1e6:	e000      	b.n	800e1ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e1e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f003 0308 	and.w	r3, r3, #8
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d041      	beq.n	800e27a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	695b      	ldr	r3, [r3, #20]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d01c      	beq.n	800e238 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e1fe:	4b19      	ldr	r3, [pc, #100]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e204:	4a17      	ldr	r2, [pc, #92]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e206:	f043 0301 	orr.w	r3, r3, #1
 800e20a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e20e:	f7fa fd1f 	bl	8008c50 <HAL_GetTick>
 800e212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e214:	e008      	b.n	800e228 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e216:	f7fa fd1b 	bl	8008c50 <HAL_GetTick>
 800e21a:	4602      	mov	r2, r0
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	1ad3      	subs	r3, r2, r3
 800e220:	2b02      	cmp	r3, #2
 800e222:	d901      	bls.n	800e228 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800e224:	2303      	movs	r3, #3
 800e226:	e1e7      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e228:	4b0e      	ldr	r3, [pc, #56]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e22a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e22e:	f003 0302 	and.w	r3, r3, #2
 800e232:	2b00      	cmp	r3, #0
 800e234:	d0ef      	beq.n	800e216 <HAL_RCC_OscConfig+0x22e>
 800e236:	e020      	b.n	800e27a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e238:	4b0a      	ldr	r3, [pc, #40]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e23a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e23e:	4a09      	ldr	r2, [pc, #36]	@ (800e264 <HAL_RCC_OscConfig+0x27c>)
 800e240:	f023 0301 	bic.w	r3, r3, #1
 800e244:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e248:	f7fa fd02 	bl	8008c50 <HAL_GetTick>
 800e24c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e24e:	e00d      	b.n	800e26c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e250:	f7fa fcfe 	bl	8008c50 <HAL_GetTick>
 800e254:	4602      	mov	r2, r0
 800e256:	693b      	ldr	r3, [r7, #16]
 800e258:	1ad3      	subs	r3, r2, r3
 800e25a:	2b02      	cmp	r3, #2
 800e25c:	d906      	bls.n	800e26c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800e25e:	2303      	movs	r3, #3
 800e260:	e1ca      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
 800e262:	bf00      	nop
 800e264:	40021000 	.word	0x40021000
 800e268:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e26c:	4b8c      	ldr	r3, [pc, #560]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e26e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e272:	f003 0302 	and.w	r3, r3, #2
 800e276:	2b00      	cmp	r3, #0
 800e278:	d1ea      	bne.n	800e250 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f003 0304 	and.w	r3, r3, #4
 800e282:	2b00      	cmp	r3, #0
 800e284:	f000 80a6 	beq.w	800e3d4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e288:	2300      	movs	r3, #0
 800e28a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800e28c:	4b84      	ldr	r3, [pc, #528]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e28e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e294:	2b00      	cmp	r3, #0
 800e296:	d101      	bne.n	800e29c <HAL_RCC_OscConfig+0x2b4>
 800e298:	2301      	movs	r3, #1
 800e29a:	e000      	b.n	800e29e <HAL_RCC_OscConfig+0x2b6>
 800e29c:	2300      	movs	r3, #0
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d00d      	beq.n	800e2be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e2a2:	4b7f      	ldr	r3, [pc, #508]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e2a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2a6:	4a7e      	ldr	r2, [pc, #504]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e2a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e2ac:	6593      	str	r3, [r2, #88]	@ 0x58
 800e2ae:	4b7c      	ldr	r3, [pc, #496]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e2b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e2b6:	60fb      	str	r3, [r7, #12]
 800e2b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2be:	4b79      	ldr	r3, [pc, #484]	@ (800e4a4 <HAL_RCC_OscConfig+0x4bc>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d118      	bne.n	800e2fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e2ca:	4b76      	ldr	r3, [pc, #472]	@ (800e4a4 <HAL_RCC_OscConfig+0x4bc>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	4a75      	ldr	r2, [pc, #468]	@ (800e4a4 <HAL_RCC_OscConfig+0x4bc>)
 800e2d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e2d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e2d6:	f7fa fcbb 	bl	8008c50 <HAL_GetTick>
 800e2da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2dc:	e008      	b.n	800e2f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e2de:	f7fa fcb7 	bl	8008c50 <HAL_GetTick>
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	1ad3      	subs	r3, r2, r3
 800e2e8:	2b02      	cmp	r3, #2
 800e2ea:	d901      	bls.n	800e2f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800e2ec:	2303      	movs	r3, #3
 800e2ee:	e183      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2f0:	4b6c      	ldr	r3, [pc, #432]	@ (800e4a4 <HAL_RCC_OscConfig+0x4bc>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d0f0      	beq.n	800e2de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	689b      	ldr	r3, [r3, #8]
 800e300:	2b01      	cmp	r3, #1
 800e302:	d108      	bne.n	800e316 <HAL_RCC_OscConfig+0x32e>
 800e304:	4b66      	ldr	r3, [pc, #408]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e30a:	4a65      	ldr	r2, [pc, #404]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e30c:	f043 0301 	orr.w	r3, r3, #1
 800e310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e314:	e024      	b.n	800e360 <HAL_RCC_OscConfig+0x378>
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	689b      	ldr	r3, [r3, #8]
 800e31a:	2b05      	cmp	r3, #5
 800e31c:	d110      	bne.n	800e340 <HAL_RCC_OscConfig+0x358>
 800e31e:	4b60      	ldr	r3, [pc, #384]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e324:	4a5e      	ldr	r2, [pc, #376]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e326:	f043 0304 	orr.w	r3, r3, #4
 800e32a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e32e:	4b5c      	ldr	r3, [pc, #368]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e334:	4a5a      	ldr	r2, [pc, #360]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e336:	f043 0301 	orr.w	r3, r3, #1
 800e33a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e33e:	e00f      	b.n	800e360 <HAL_RCC_OscConfig+0x378>
 800e340:	4b57      	ldr	r3, [pc, #348]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e346:	4a56      	ldr	r2, [pc, #344]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e348:	f023 0301 	bic.w	r3, r3, #1
 800e34c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e350:	4b53      	ldr	r3, [pc, #332]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e356:	4a52      	ldr	r2, [pc, #328]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e358:	f023 0304 	bic.w	r3, r3, #4
 800e35c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	689b      	ldr	r3, [r3, #8]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d016      	beq.n	800e396 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e368:	f7fa fc72 	bl	8008c50 <HAL_GetTick>
 800e36c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e36e:	e00a      	b.n	800e386 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e370:	f7fa fc6e 	bl	8008c50 <HAL_GetTick>
 800e374:	4602      	mov	r2, r0
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	1ad3      	subs	r3, r2, r3
 800e37a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e37e:	4293      	cmp	r3, r2
 800e380:	d901      	bls.n	800e386 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800e382:	2303      	movs	r3, #3
 800e384:	e138      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e386:	4b46      	ldr	r3, [pc, #280]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e38c:	f003 0302 	and.w	r3, r3, #2
 800e390:	2b00      	cmp	r3, #0
 800e392:	d0ed      	beq.n	800e370 <HAL_RCC_OscConfig+0x388>
 800e394:	e015      	b.n	800e3c2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e396:	f7fa fc5b 	bl	8008c50 <HAL_GetTick>
 800e39a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e39c:	e00a      	b.n	800e3b4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e39e:	f7fa fc57 	bl	8008c50 <HAL_GetTick>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	1ad3      	subs	r3, r2, r3
 800e3a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e3ac:	4293      	cmp	r3, r2
 800e3ae:	d901      	bls.n	800e3b4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800e3b0:	2303      	movs	r3, #3
 800e3b2:	e121      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e3b4:	4b3a      	ldr	r3, [pc, #232]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e3b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3ba:	f003 0302 	and.w	r3, r3, #2
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d1ed      	bne.n	800e39e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e3c2:	7ffb      	ldrb	r3, [r7, #31]
 800e3c4:	2b01      	cmp	r3, #1
 800e3c6:	d105      	bne.n	800e3d4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e3c8:	4b35      	ldr	r3, [pc, #212]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e3ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3cc:	4a34      	ldr	r2, [pc, #208]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e3ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e3d2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f003 0320 	and.w	r3, r3, #32
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d03c      	beq.n	800e45a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	699b      	ldr	r3, [r3, #24]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d01c      	beq.n	800e422 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e3e8:	4b2d      	ldr	r3, [pc, #180]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e3ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e3ee:	4a2c      	ldr	r2, [pc, #176]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e3f0:	f043 0301 	orr.w	r3, r3, #1
 800e3f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3f8:	f7fa fc2a 	bl	8008c50 <HAL_GetTick>
 800e3fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e3fe:	e008      	b.n	800e412 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e400:	f7fa fc26 	bl	8008c50 <HAL_GetTick>
 800e404:	4602      	mov	r2, r0
 800e406:	693b      	ldr	r3, [r7, #16]
 800e408:	1ad3      	subs	r3, r2, r3
 800e40a:	2b02      	cmp	r3, #2
 800e40c:	d901      	bls.n	800e412 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800e40e:	2303      	movs	r3, #3
 800e410:	e0f2      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e412:	4b23      	ldr	r3, [pc, #140]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e414:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e418:	f003 0302 	and.w	r3, r3, #2
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d0ef      	beq.n	800e400 <HAL_RCC_OscConfig+0x418>
 800e420:	e01b      	b.n	800e45a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e422:	4b1f      	ldr	r3, [pc, #124]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e424:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e428:	4a1d      	ldr	r2, [pc, #116]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e42a:	f023 0301 	bic.w	r3, r3, #1
 800e42e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e432:	f7fa fc0d 	bl	8008c50 <HAL_GetTick>
 800e436:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e438:	e008      	b.n	800e44c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e43a:	f7fa fc09 	bl	8008c50 <HAL_GetTick>
 800e43e:	4602      	mov	r2, r0
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	1ad3      	subs	r3, r2, r3
 800e444:	2b02      	cmp	r3, #2
 800e446:	d901      	bls.n	800e44c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800e448:	2303      	movs	r3, #3
 800e44a:	e0d5      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e44c:	4b14      	ldr	r3, [pc, #80]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e44e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e452:	f003 0302 	and.w	r3, r3, #2
 800e456:	2b00      	cmp	r3, #0
 800e458:	d1ef      	bne.n	800e43a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	69db      	ldr	r3, [r3, #28]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f000 80c9 	beq.w	800e5f6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e464:	4b0e      	ldr	r3, [pc, #56]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e466:	689b      	ldr	r3, [r3, #8]
 800e468:	f003 030c 	and.w	r3, r3, #12
 800e46c:	2b0c      	cmp	r3, #12
 800e46e:	f000 8083 	beq.w	800e578 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	69db      	ldr	r3, [r3, #28]
 800e476:	2b02      	cmp	r3, #2
 800e478:	d15e      	bne.n	800e538 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e47a:	4b09      	ldr	r3, [pc, #36]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	4a08      	ldr	r2, [pc, #32]	@ (800e4a0 <HAL_RCC_OscConfig+0x4b8>)
 800e480:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e486:	f7fa fbe3 	bl	8008c50 <HAL_GetTick>
 800e48a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e48c:	e00c      	b.n	800e4a8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e48e:	f7fa fbdf 	bl	8008c50 <HAL_GetTick>
 800e492:	4602      	mov	r2, r0
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	1ad3      	subs	r3, r2, r3
 800e498:	2b02      	cmp	r3, #2
 800e49a:	d905      	bls.n	800e4a8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e49c:	2303      	movs	r3, #3
 800e49e:	e0ab      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
 800e4a0:	40021000 	.word	0x40021000
 800e4a4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e4a8:	4b55      	ldr	r3, [pc, #340]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d1ec      	bne.n	800e48e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e4b4:	4b52      	ldr	r3, [pc, #328]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e4b6:	68da      	ldr	r2, [r3, #12]
 800e4b8:	4b52      	ldr	r3, [pc, #328]	@ (800e604 <HAL_RCC_OscConfig+0x61c>)
 800e4ba:	4013      	ands	r3, r2
 800e4bc:	687a      	ldr	r2, [r7, #4]
 800e4be:	6a11      	ldr	r1, [r2, #32]
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e4c4:	3a01      	subs	r2, #1
 800e4c6:	0112      	lsls	r2, r2, #4
 800e4c8:	4311      	orrs	r1, r2
 800e4ca:	687a      	ldr	r2, [r7, #4]
 800e4cc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e4ce:	0212      	lsls	r2, r2, #8
 800e4d0:	4311      	orrs	r1, r2
 800e4d2:	687a      	ldr	r2, [r7, #4]
 800e4d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e4d6:	0852      	lsrs	r2, r2, #1
 800e4d8:	3a01      	subs	r2, #1
 800e4da:	0552      	lsls	r2, r2, #21
 800e4dc:	4311      	orrs	r1, r2
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e4e2:	0852      	lsrs	r2, r2, #1
 800e4e4:	3a01      	subs	r2, #1
 800e4e6:	0652      	lsls	r2, r2, #25
 800e4e8:	4311      	orrs	r1, r2
 800e4ea:	687a      	ldr	r2, [r7, #4]
 800e4ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e4ee:	06d2      	lsls	r2, r2, #27
 800e4f0:	430a      	orrs	r2, r1
 800e4f2:	4943      	ldr	r1, [pc, #268]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e4f4:	4313      	orrs	r3, r2
 800e4f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e4f8:	4b41      	ldr	r3, [pc, #260]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	4a40      	ldr	r2, [pc, #256]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e4fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e502:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e504:	4b3e      	ldr	r3, [pc, #248]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e506:	68db      	ldr	r3, [r3, #12]
 800e508:	4a3d      	ldr	r2, [pc, #244]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e50a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e50e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e510:	f7fa fb9e 	bl	8008c50 <HAL_GetTick>
 800e514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e516:	e008      	b.n	800e52a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e518:	f7fa fb9a 	bl	8008c50 <HAL_GetTick>
 800e51c:	4602      	mov	r2, r0
 800e51e:	693b      	ldr	r3, [r7, #16]
 800e520:	1ad3      	subs	r3, r2, r3
 800e522:	2b02      	cmp	r3, #2
 800e524:	d901      	bls.n	800e52a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e526:	2303      	movs	r3, #3
 800e528:	e066      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e52a:	4b35      	ldr	r3, [pc, #212]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e532:	2b00      	cmp	r3, #0
 800e534:	d0f0      	beq.n	800e518 <HAL_RCC_OscConfig+0x530>
 800e536:	e05e      	b.n	800e5f6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e538:	4b31      	ldr	r3, [pc, #196]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	4a30      	ldr	r2, [pc, #192]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e53e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e542:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e544:	f7fa fb84 	bl	8008c50 <HAL_GetTick>
 800e548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e54a:	e008      	b.n	800e55e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e54c:	f7fa fb80 	bl	8008c50 <HAL_GetTick>
 800e550:	4602      	mov	r2, r0
 800e552:	693b      	ldr	r3, [r7, #16]
 800e554:	1ad3      	subs	r3, r2, r3
 800e556:	2b02      	cmp	r3, #2
 800e558:	d901      	bls.n	800e55e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e55a:	2303      	movs	r3, #3
 800e55c:	e04c      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e55e:	4b28      	ldr	r3, [pc, #160]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e566:	2b00      	cmp	r3, #0
 800e568:	d1f0      	bne.n	800e54c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e56a:	4b25      	ldr	r3, [pc, #148]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e56c:	68da      	ldr	r2, [r3, #12]
 800e56e:	4924      	ldr	r1, [pc, #144]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e570:	4b25      	ldr	r3, [pc, #148]	@ (800e608 <HAL_RCC_OscConfig+0x620>)
 800e572:	4013      	ands	r3, r2
 800e574:	60cb      	str	r3, [r1, #12]
 800e576:	e03e      	b.n	800e5f6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	69db      	ldr	r3, [r3, #28]
 800e57c:	2b01      	cmp	r3, #1
 800e57e:	d101      	bne.n	800e584 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e580:	2301      	movs	r3, #1
 800e582:	e039      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e584:	4b1e      	ldr	r3, [pc, #120]	@ (800e600 <HAL_RCC_OscConfig+0x618>)
 800e586:	68db      	ldr	r3, [r3, #12]
 800e588:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e58a:	697b      	ldr	r3, [r7, #20]
 800e58c:	f003 0203 	and.w	r2, r3, #3
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6a1b      	ldr	r3, [r3, #32]
 800e594:	429a      	cmp	r2, r3
 800e596:	d12c      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5a2:	3b01      	subs	r3, #1
 800e5a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	d123      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e5aa:	697b      	ldr	r3, [r7, #20]
 800e5ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e5b6:	429a      	cmp	r2, r3
 800e5b8:	d11b      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e5c6:	429a      	cmp	r2, r3
 800e5c8:	d113      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e5ca:	697b      	ldr	r3, [r7, #20]
 800e5cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5d4:	085b      	lsrs	r3, r3, #1
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d109      	bne.n	800e5f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5e8:	085b      	lsrs	r3, r3, #1
 800e5ea:	3b01      	subs	r3, #1
 800e5ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e5ee:	429a      	cmp	r2, r3
 800e5f0:	d001      	beq.n	800e5f6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	e000      	b.n	800e5f8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e5f6:	2300      	movs	r3, #0
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3720      	adds	r7, #32
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}
 800e600:	40021000 	.word	0x40021000
 800e604:	019f800c 	.word	0x019f800c
 800e608:	feeefffc 	.word	0xfeeefffc

0800e60c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b086      	sub	sp, #24
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
 800e614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e616:	2300      	movs	r3, #0
 800e618:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d101      	bne.n	800e624 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e620:	2301      	movs	r3, #1
 800e622:	e11e      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e624:	4b91      	ldr	r3, [pc, #580]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	f003 030f 	and.w	r3, r3, #15
 800e62c:	683a      	ldr	r2, [r7, #0]
 800e62e:	429a      	cmp	r2, r3
 800e630:	d910      	bls.n	800e654 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e632:	4b8e      	ldr	r3, [pc, #568]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	f023 020f 	bic.w	r2, r3, #15
 800e63a:	498c      	ldr	r1, [pc, #560]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	4313      	orrs	r3, r2
 800e640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e642:	4b8a      	ldr	r3, [pc, #552]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f003 030f 	and.w	r3, r3, #15
 800e64a:	683a      	ldr	r2, [r7, #0]
 800e64c:	429a      	cmp	r2, r3
 800e64e:	d001      	beq.n	800e654 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e650:	2301      	movs	r3, #1
 800e652:	e106      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f003 0301 	and.w	r3, r3, #1
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d073      	beq.n	800e748 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	2b03      	cmp	r3, #3
 800e666:	d129      	bne.n	800e6bc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e668:	4b81      	ldr	r3, [pc, #516]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e670:	2b00      	cmp	r3, #0
 800e672:	d101      	bne.n	800e678 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e674:	2301      	movs	r3, #1
 800e676:	e0f4      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e678:	f000 f99e 	bl	800e9b8 <RCC_GetSysClockFreqFromPLLSource>
 800e67c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e67e:	693b      	ldr	r3, [r7, #16]
 800e680:	4a7c      	ldr	r2, [pc, #496]	@ (800e874 <HAL_RCC_ClockConfig+0x268>)
 800e682:	4293      	cmp	r3, r2
 800e684:	d93f      	bls.n	800e706 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e686:	4b7a      	ldr	r3, [pc, #488]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e688:	689b      	ldr	r3, [r3, #8]
 800e68a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d009      	beq.n	800e6a6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d033      	beq.n	800e706 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d12f      	bne.n	800e706 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e6a6:	4b72      	ldr	r3, [pc, #456]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6a8:	689b      	ldr	r3, [r3, #8]
 800e6aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6ae:	4a70      	ldr	r2, [pc, #448]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e6b6:	2380      	movs	r3, #128	@ 0x80
 800e6b8:	617b      	str	r3, [r7, #20]
 800e6ba:	e024      	b.n	800e706 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	2b02      	cmp	r3, #2
 800e6c2:	d107      	bne.n	800e6d4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e6c4:	4b6a      	ldr	r3, [pc, #424]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d109      	bne.n	800e6e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	e0c6      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e6d4:	4b66      	ldr	r3, [pc, #408]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d101      	bne.n	800e6e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e6e0:	2301      	movs	r3, #1
 800e6e2:	e0be      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e6e4:	f000 f8ce 	bl	800e884 <HAL_RCC_GetSysClockFreq>
 800e6e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e6ea:	693b      	ldr	r3, [r7, #16]
 800e6ec:	4a61      	ldr	r2, [pc, #388]	@ (800e874 <HAL_RCC_ClockConfig+0x268>)
 800e6ee:	4293      	cmp	r3, r2
 800e6f0:	d909      	bls.n	800e706 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e6f2:	4b5f      	ldr	r3, [pc, #380]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6f4:	689b      	ldr	r3, [r3, #8]
 800e6f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6fa:	4a5d      	ldr	r2, [pc, #372]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e6fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e700:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e702:	2380      	movs	r3, #128	@ 0x80
 800e704:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e706:	4b5a      	ldr	r3, [pc, #360]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e708:	689b      	ldr	r3, [r3, #8]
 800e70a:	f023 0203 	bic.w	r2, r3, #3
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	685b      	ldr	r3, [r3, #4]
 800e712:	4957      	ldr	r1, [pc, #348]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e714:	4313      	orrs	r3, r2
 800e716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e718:	f7fa fa9a 	bl	8008c50 <HAL_GetTick>
 800e71c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e71e:	e00a      	b.n	800e736 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e720:	f7fa fa96 	bl	8008c50 <HAL_GetTick>
 800e724:	4602      	mov	r2, r0
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	1ad3      	subs	r3, r2, r3
 800e72a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e72e:	4293      	cmp	r3, r2
 800e730:	d901      	bls.n	800e736 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e732:	2303      	movs	r3, #3
 800e734:	e095      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e736:	4b4e      	ldr	r3, [pc, #312]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	f003 020c 	and.w	r2, r3, #12
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	685b      	ldr	r3, [r3, #4]
 800e742:	009b      	lsls	r3, r3, #2
 800e744:	429a      	cmp	r2, r3
 800e746:	d1eb      	bne.n	800e720 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f003 0302 	and.w	r3, r3, #2
 800e750:	2b00      	cmp	r3, #0
 800e752:	d023      	beq.n	800e79c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f003 0304 	and.w	r3, r3, #4
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d005      	beq.n	800e76c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e760:	4b43      	ldr	r3, [pc, #268]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e762:	689b      	ldr	r3, [r3, #8]
 800e764:	4a42      	ldr	r2, [pc, #264]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e766:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e76a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f003 0308 	and.w	r3, r3, #8
 800e774:	2b00      	cmp	r3, #0
 800e776:	d007      	beq.n	800e788 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e778:	4b3d      	ldr	r3, [pc, #244]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e77a:	689b      	ldr	r3, [r3, #8]
 800e77c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e780:	4a3b      	ldr	r2, [pc, #236]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e782:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e786:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e788:	4b39      	ldr	r3, [pc, #228]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e78a:	689b      	ldr	r3, [r3, #8]
 800e78c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	689b      	ldr	r3, [r3, #8]
 800e794:	4936      	ldr	r1, [pc, #216]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e796:	4313      	orrs	r3, r2
 800e798:	608b      	str	r3, [r1, #8]
 800e79a:	e008      	b.n	800e7ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e79c:	697b      	ldr	r3, [r7, #20]
 800e79e:	2b80      	cmp	r3, #128	@ 0x80
 800e7a0:	d105      	bne.n	800e7ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e7a2:	4b33      	ldr	r3, [pc, #204]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e7a4:	689b      	ldr	r3, [r3, #8]
 800e7a6:	4a32      	ldr	r2, [pc, #200]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e7a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e7ae:	4b2f      	ldr	r3, [pc, #188]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f003 030f 	and.w	r3, r3, #15
 800e7b6:	683a      	ldr	r2, [r7, #0]
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d21d      	bcs.n	800e7f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e7bc:	4b2b      	ldr	r3, [pc, #172]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	f023 020f 	bic.w	r2, r3, #15
 800e7c4:	4929      	ldr	r1, [pc, #164]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e7cc:	f7fa fa40 	bl	8008c50 <HAL_GetTick>
 800e7d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e7d2:	e00a      	b.n	800e7ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e7d4:	f7fa fa3c 	bl	8008c50 <HAL_GetTick>
 800e7d8:	4602      	mov	r2, r0
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	1ad3      	subs	r3, r2, r3
 800e7de:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d901      	bls.n	800e7ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e7e6:	2303      	movs	r3, #3
 800e7e8:	e03b      	b.n	800e862 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e7ea:	4b20      	ldr	r3, [pc, #128]	@ (800e86c <HAL_RCC_ClockConfig+0x260>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f003 030f 	and.w	r3, r3, #15
 800e7f2:	683a      	ldr	r2, [r7, #0]
 800e7f4:	429a      	cmp	r2, r3
 800e7f6:	d1ed      	bne.n	800e7d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	f003 0304 	and.w	r3, r3, #4
 800e800:	2b00      	cmp	r3, #0
 800e802:	d008      	beq.n	800e816 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e804:	4b1a      	ldr	r3, [pc, #104]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e806:	689b      	ldr	r3, [r3, #8]
 800e808:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	68db      	ldr	r3, [r3, #12]
 800e810:	4917      	ldr	r1, [pc, #92]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e812:	4313      	orrs	r3, r2
 800e814:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	f003 0308 	and.w	r3, r3, #8
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d009      	beq.n	800e836 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e822:	4b13      	ldr	r3, [pc, #76]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e824:	689b      	ldr	r3, [r3, #8]
 800e826:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	691b      	ldr	r3, [r3, #16]
 800e82e:	00db      	lsls	r3, r3, #3
 800e830:	490f      	ldr	r1, [pc, #60]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e832:	4313      	orrs	r3, r2
 800e834:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e836:	f000 f825 	bl	800e884 <HAL_RCC_GetSysClockFreq>
 800e83a:	4602      	mov	r2, r0
 800e83c:	4b0c      	ldr	r3, [pc, #48]	@ (800e870 <HAL_RCC_ClockConfig+0x264>)
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	091b      	lsrs	r3, r3, #4
 800e842:	f003 030f 	and.w	r3, r3, #15
 800e846:	490c      	ldr	r1, [pc, #48]	@ (800e878 <HAL_RCC_ClockConfig+0x26c>)
 800e848:	5ccb      	ldrb	r3, [r1, r3]
 800e84a:	f003 031f 	and.w	r3, r3, #31
 800e84e:	fa22 f303 	lsr.w	r3, r2, r3
 800e852:	4a0a      	ldr	r2, [pc, #40]	@ (800e87c <HAL_RCC_ClockConfig+0x270>)
 800e854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e856:	4b0a      	ldr	r3, [pc, #40]	@ (800e880 <HAL_RCC_ClockConfig+0x274>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4618      	mov	r0, r3
 800e85c:	f7fa f9ac 	bl	8008bb8 <HAL_InitTick>
 800e860:	4603      	mov	r3, r0
}
 800e862:	4618      	mov	r0, r3
 800e864:	3718      	adds	r7, #24
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	bf00      	nop
 800e86c:	40022000 	.word	0x40022000
 800e870:	40021000 	.word	0x40021000
 800e874:	04c4b400 	.word	0x04c4b400
 800e878:	0801d3a4 	.word	0x0801d3a4
 800e87c:	20000004 	.word	0x20000004
 800e880:	2000000c 	.word	0x2000000c

0800e884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e884:	b480      	push	{r7}
 800e886:	b087      	sub	sp, #28
 800e888:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e88a:	4b2c      	ldr	r3, [pc, #176]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e88c:	689b      	ldr	r3, [r3, #8]
 800e88e:	f003 030c 	and.w	r3, r3, #12
 800e892:	2b04      	cmp	r3, #4
 800e894:	d102      	bne.n	800e89c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e896:	4b2a      	ldr	r3, [pc, #168]	@ (800e940 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e898:	613b      	str	r3, [r7, #16]
 800e89a:	e047      	b.n	800e92c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e89c:	4b27      	ldr	r3, [pc, #156]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e89e:	689b      	ldr	r3, [r3, #8]
 800e8a0:	f003 030c 	and.w	r3, r3, #12
 800e8a4:	2b08      	cmp	r3, #8
 800e8a6:	d102      	bne.n	800e8ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e8a8:	4b26      	ldr	r3, [pc, #152]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e8aa:	613b      	str	r3, [r7, #16]
 800e8ac:	e03e      	b.n	800e92c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e8ae:	4b23      	ldr	r3, [pc, #140]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8b0:	689b      	ldr	r3, [r3, #8]
 800e8b2:	f003 030c 	and.w	r3, r3, #12
 800e8b6:	2b0c      	cmp	r3, #12
 800e8b8:	d136      	bne.n	800e928 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e8ba:	4b20      	ldr	r3, [pc, #128]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8bc:	68db      	ldr	r3, [r3, #12]
 800e8be:	f003 0303 	and.w	r3, r3, #3
 800e8c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e8c4:	4b1d      	ldr	r3, [pc, #116]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8c6:	68db      	ldr	r3, [r3, #12]
 800e8c8:	091b      	lsrs	r3, r3, #4
 800e8ca:	f003 030f 	and.w	r3, r3, #15
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	2b03      	cmp	r3, #3
 800e8d6:	d10c      	bne.n	800e8f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e8d8:	4a1a      	ldr	r2, [pc, #104]	@ (800e944 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8e0:	4a16      	ldr	r2, [pc, #88]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8e2:	68d2      	ldr	r2, [r2, #12]
 800e8e4:	0a12      	lsrs	r2, r2, #8
 800e8e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e8ea:	fb02 f303 	mul.w	r3, r2, r3
 800e8ee:	617b      	str	r3, [r7, #20]
      break;
 800e8f0:	e00c      	b.n	800e90c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e8f2:	4a13      	ldr	r2, [pc, #76]	@ (800e940 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e8f4:	68bb      	ldr	r3, [r7, #8]
 800e8f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8fa:	4a10      	ldr	r2, [pc, #64]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8fc:	68d2      	ldr	r2, [r2, #12]
 800e8fe:	0a12      	lsrs	r2, r2, #8
 800e900:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e904:	fb02 f303 	mul.w	r3, r2, r3
 800e908:	617b      	str	r3, [r7, #20]
      break;
 800e90a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e90c:	4b0b      	ldr	r3, [pc, #44]	@ (800e93c <HAL_RCC_GetSysClockFreq+0xb8>)
 800e90e:	68db      	ldr	r3, [r3, #12]
 800e910:	0e5b      	lsrs	r3, r3, #25
 800e912:	f003 0303 	and.w	r3, r3, #3
 800e916:	3301      	adds	r3, #1
 800e918:	005b      	lsls	r3, r3, #1
 800e91a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e91c:	697a      	ldr	r2, [r7, #20]
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	fbb2 f3f3 	udiv	r3, r2, r3
 800e924:	613b      	str	r3, [r7, #16]
 800e926:	e001      	b.n	800e92c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e928:	2300      	movs	r3, #0
 800e92a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e92c:	693b      	ldr	r3, [r7, #16]
}
 800e92e:	4618      	mov	r0, r3
 800e930:	371c      	adds	r7, #28
 800e932:	46bd      	mov	sp, r7
 800e934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e938:	4770      	bx	lr
 800e93a:	bf00      	nop
 800e93c:	40021000 	.word	0x40021000
 800e940:	00f42400 	.word	0x00f42400
 800e944:	007a1200 	.word	0x007a1200

0800e948 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e948:	b480      	push	{r7}
 800e94a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e94c:	4b03      	ldr	r3, [pc, #12]	@ (800e95c <HAL_RCC_GetHCLKFreq+0x14>)
 800e94e:	681b      	ldr	r3, [r3, #0]
}
 800e950:	4618      	mov	r0, r3
 800e952:	46bd      	mov	sp, r7
 800e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e958:	4770      	bx	lr
 800e95a:	bf00      	nop
 800e95c:	20000004 	.word	0x20000004

0800e960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e964:	f7ff fff0 	bl	800e948 <HAL_RCC_GetHCLKFreq>
 800e968:	4602      	mov	r2, r0
 800e96a:	4b06      	ldr	r3, [pc, #24]	@ (800e984 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e96c:	689b      	ldr	r3, [r3, #8]
 800e96e:	0a1b      	lsrs	r3, r3, #8
 800e970:	f003 0307 	and.w	r3, r3, #7
 800e974:	4904      	ldr	r1, [pc, #16]	@ (800e988 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e976:	5ccb      	ldrb	r3, [r1, r3]
 800e978:	f003 031f 	and.w	r3, r3, #31
 800e97c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e980:	4618      	mov	r0, r3
 800e982:	bd80      	pop	{r7, pc}
 800e984:	40021000 	.word	0x40021000
 800e988:	0801d3b4 	.word	0x0801d3b4

0800e98c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e990:	f7ff ffda 	bl	800e948 <HAL_RCC_GetHCLKFreq>
 800e994:	4602      	mov	r2, r0
 800e996:	4b06      	ldr	r3, [pc, #24]	@ (800e9b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e998:	689b      	ldr	r3, [r3, #8]
 800e99a:	0adb      	lsrs	r3, r3, #11
 800e99c:	f003 0307 	and.w	r3, r3, #7
 800e9a0:	4904      	ldr	r1, [pc, #16]	@ (800e9b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e9a2:	5ccb      	ldrb	r3, [r1, r3]
 800e9a4:	f003 031f 	and.w	r3, r3, #31
 800e9a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	bd80      	pop	{r7, pc}
 800e9b0:	40021000 	.word	0x40021000
 800e9b4:	0801d3b4 	.word	0x0801d3b4

0800e9b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e9b8:	b480      	push	{r7}
 800e9ba:	b087      	sub	sp, #28
 800e9bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e9be:	4b1e      	ldr	r3, [pc, #120]	@ (800ea38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9c0:	68db      	ldr	r3, [r3, #12]
 800e9c2:	f003 0303 	and.w	r3, r3, #3
 800e9c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e9c8:	4b1b      	ldr	r3, [pc, #108]	@ (800ea38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9ca:	68db      	ldr	r3, [r3, #12]
 800e9cc:	091b      	lsrs	r3, r3, #4
 800e9ce:	f003 030f 	and.w	r3, r3, #15
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e9d6:	693b      	ldr	r3, [r7, #16]
 800e9d8:	2b03      	cmp	r3, #3
 800e9da:	d10c      	bne.n	800e9f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e9dc:	4a17      	ldr	r2, [pc, #92]	@ (800ea3c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9e4:	4a14      	ldr	r2, [pc, #80]	@ (800ea38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9e6:	68d2      	ldr	r2, [r2, #12]
 800e9e8:	0a12      	lsrs	r2, r2, #8
 800e9ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e9ee:	fb02 f303 	mul.w	r3, r2, r3
 800e9f2:	617b      	str	r3, [r7, #20]
    break;
 800e9f4:	e00c      	b.n	800ea10 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e9f6:	4a12      	ldr	r2, [pc, #72]	@ (800ea40 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9fe:	4a0e      	ldr	r2, [pc, #56]	@ (800ea38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea00:	68d2      	ldr	r2, [r2, #12]
 800ea02:	0a12      	lsrs	r2, r2, #8
 800ea04:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ea08:	fb02 f303 	mul.w	r3, r2, r3
 800ea0c:	617b      	str	r3, [r7, #20]
    break;
 800ea0e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ea10:	4b09      	ldr	r3, [pc, #36]	@ (800ea38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea12:	68db      	ldr	r3, [r3, #12]
 800ea14:	0e5b      	lsrs	r3, r3, #25
 800ea16:	f003 0303 	and.w	r3, r3, #3
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	005b      	lsls	r3, r3, #1
 800ea1e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800ea20:	697a      	ldr	r2, [r7, #20]
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea28:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ea2a:	687b      	ldr	r3, [r7, #4]
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	371c      	adds	r7, #28
 800ea30:	46bd      	mov	sp, r7
 800ea32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea36:	4770      	bx	lr
 800ea38:	40021000 	.word	0x40021000
 800ea3c:	007a1200 	.word	0x007a1200
 800ea40:	00f42400 	.word	0x00f42400

0800ea44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ea50:	2300      	movs	r3, #0
 800ea52:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	f000 8098 	beq.w	800eb92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ea62:	2300      	movs	r3, #0
 800ea64:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ea66:	4b43      	ldr	r3, [pc, #268]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d10d      	bne.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ea72:	4b40      	ldr	r3, [pc, #256]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea76:	4a3f      	ldr	r2, [pc, #252]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ea7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ea7e:	4b3d      	ldr	r3, [pc, #244]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea86:	60bb      	str	r3, [r7, #8]
 800ea88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ea8e:	4b3a      	ldr	r3, [pc, #232]	@ (800eb78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	4a39      	ldr	r2, [pc, #228]	@ (800eb78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ea94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ea98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ea9a:	f7fa f8d9 	bl	8008c50 <HAL_GetTick>
 800ea9e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eaa0:	e009      	b.n	800eab6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800eaa2:	f7fa f8d5 	bl	8008c50 <HAL_GetTick>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	1ad3      	subs	r3, r2, r3
 800eaac:	2b02      	cmp	r3, #2
 800eaae:	d902      	bls.n	800eab6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800eab0:	2303      	movs	r3, #3
 800eab2:	74fb      	strb	r3, [r7, #19]
        break;
 800eab4:	e005      	b.n	800eac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eab6:	4b30      	ldr	r3, [pc, #192]	@ (800eb78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d0ef      	beq.n	800eaa2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800eac2:	7cfb      	ldrb	r3, [r7, #19]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d159      	bne.n	800eb7c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800eac8:	4b2a      	ldr	r3, [pc, #168]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eaca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ead2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d01e      	beq.n	800eb18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eade:	697a      	ldr	r2, [r7, #20]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d019      	beq.n	800eb18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800eae4:	4b23      	ldr	r3, [pc, #140]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eaea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eaee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800eaf0:	4b20      	ldr	r3, [pc, #128]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eaf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eaf6:	4a1f      	ldr	r2, [pc, #124]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eaf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eafc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800eb00:	4b1c      	ldr	r3, [pc, #112]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb06:	4a1b      	ldr	r2, [pc, #108]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eb0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800eb10:	4a18      	ldr	r2, [pc, #96]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb12:	697b      	ldr	r3, [r7, #20]
 800eb14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800eb18:	697b      	ldr	r3, [r7, #20]
 800eb1a:	f003 0301 	and.w	r3, r3, #1
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d016      	beq.n	800eb50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb22:	f7fa f895 	bl	8008c50 <HAL_GetTick>
 800eb26:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb28:	e00b      	b.n	800eb42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb2a:	f7fa f891 	bl	8008c50 <HAL_GetTick>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	1ad3      	subs	r3, r2, r3
 800eb34:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb38:	4293      	cmp	r3, r2
 800eb3a:	d902      	bls.n	800eb42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800eb3c:	2303      	movs	r3, #3
 800eb3e:	74fb      	strb	r3, [r7, #19]
            break;
 800eb40:	e006      	b.n	800eb50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb42:	4b0c      	ldr	r3, [pc, #48]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb48:	f003 0302 	and.w	r3, r3, #2
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d0ec      	beq.n	800eb2a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800eb50:	7cfb      	ldrb	r3, [r7, #19]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d10b      	bne.n	800eb6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800eb56:	4b07      	ldr	r3, [pc, #28]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb64:	4903      	ldr	r1, [pc, #12]	@ (800eb74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb66:	4313      	orrs	r3, r2
 800eb68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800eb6c:	e008      	b.n	800eb80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800eb6e:	7cfb      	ldrb	r3, [r7, #19]
 800eb70:	74bb      	strb	r3, [r7, #18]
 800eb72:	e005      	b.n	800eb80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800eb74:	40021000 	.word	0x40021000
 800eb78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb7c:	7cfb      	ldrb	r3, [r7, #19]
 800eb7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800eb80:	7c7b      	ldrb	r3, [r7, #17]
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d105      	bne.n	800eb92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800eb86:	4ba6      	ldr	r3, [pc, #664]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb8a:	4aa5      	ldr	r2, [pc, #660]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eb90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	f003 0301 	and.w	r3, r3, #1
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d00a      	beq.n	800ebb4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800eb9e:	4ba0      	ldr	r3, [pc, #640]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eba4:	f023 0203 	bic.w	r2, r3, #3
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	685b      	ldr	r3, [r3, #4]
 800ebac:	499c      	ldr	r1, [pc, #624]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebae:	4313      	orrs	r3, r2
 800ebb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	f003 0302 	and.w	r3, r3, #2
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d00a      	beq.n	800ebd6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ebc0:	4b97      	ldr	r3, [pc, #604]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebc6:	f023 020c 	bic.w	r2, r3, #12
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	689b      	ldr	r3, [r3, #8]
 800ebce:	4994      	ldr	r1, [pc, #592]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebd0:	4313      	orrs	r3, r2
 800ebd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	f003 0304 	and.w	r3, r3, #4
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00a      	beq.n	800ebf8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ebe2:	4b8f      	ldr	r3, [pc, #572]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebe8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	68db      	ldr	r3, [r3, #12]
 800ebf0:	498b      	ldr	r1, [pc, #556]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebf2:	4313      	orrs	r3, r2
 800ebf4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	f003 0308 	and.w	r3, r3, #8
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00a      	beq.n	800ec1a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ec04:	4b86      	ldr	r3, [pc, #536]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	691b      	ldr	r3, [r3, #16]
 800ec12:	4983      	ldr	r1, [pc, #524]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec14:	4313      	orrs	r3, r2
 800ec16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	f003 0320 	and.w	r3, r3, #32
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d00a      	beq.n	800ec3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ec26:	4b7e      	ldr	r3, [pc, #504]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec2c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	695b      	ldr	r3, [r3, #20]
 800ec34:	497a      	ldr	r1, [pc, #488]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec36:	4313      	orrs	r3, r2
 800ec38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d00a      	beq.n	800ec5e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ec48:	4b75      	ldr	r3, [pc, #468]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec4e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	699b      	ldr	r3, [r3, #24]
 800ec56:	4972      	ldr	r1, [pc, #456]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec58:	4313      	orrs	r3, r2
 800ec5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d00a      	beq.n	800ec80 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ec6a:	4b6d      	ldr	r3, [pc, #436]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec70:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	69db      	ldr	r3, [r3, #28]
 800ec78:	4969      	ldr	r1, [pc, #420]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d00a      	beq.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ec8c:	4b64      	ldr	r3, [pc, #400]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6a1b      	ldr	r3, [r3, #32]
 800ec9a:	4961      	ldr	r1, [pc, #388]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec9c:	4313      	orrs	r3, r2
 800ec9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d00a      	beq.n	800ecc4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ecae:	4b5c      	ldr	r3, [pc, #368]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecb4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecbc:	4958      	ldr	r1, [pc, #352]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecbe:	4313      	orrs	r3, r2
 800ecc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d015      	beq.n	800ecfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ecd0:	4b53      	ldr	r3, [pc, #332]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecd6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecde:	4950      	ldr	r1, [pc, #320]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ece0:	4313      	orrs	r3, r2
 800ece2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecee:	d105      	bne.n	800ecfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ecf0:	4b4b      	ldr	r3, [pc, #300]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecf2:	68db      	ldr	r3, [r3, #12]
 800ecf4:	4a4a      	ldr	r2, [pc, #296]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ecfa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d015      	beq.n	800ed34 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ed08:	4b45      	ldr	r3, [pc, #276]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed16:	4942      	ldr	r1, [pc, #264]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed18:	4313      	orrs	r3, r2
 800ed1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed26:	d105      	bne.n	800ed34 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed28:	4b3d      	ldr	r3, [pc, #244]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed2a:	68db      	ldr	r3, [r3, #12]
 800ed2c:	4a3c      	ldr	r2, [pc, #240]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed32:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d015      	beq.n	800ed6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ed40:	4b37      	ldr	r3, [pc, #220]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed4e:	4934      	ldr	r1, [pc, #208]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed50:	4313      	orrs	r3, r2
 800ed52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ed5e:	d105      	bne.n	800ed6c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed60:	4b2f      	ldr	r3, [pc, #188]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	4a2e      	ldr	r2, [pc, #184]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed6a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d015      	beq.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ed78:	4b29      	ldr	r3, [pc, #164]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed86:	4926      	ldr	r1, [pc, #152]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed88:	4313      	orrs	r3, r2
 800ed8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ed96:	d105      	bne.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed98:	4b21      	ldr	r3, [pc, #132]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed9a:	68db      	ldr	r3, [r3, #12]
 800ed9c:	4a20      	ldr	r2, [pc, #128]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eda2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800edac:	2b00      	cmp	r3, #0
 800edae:	d015      	beq.n	800eddc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800edb0:	4b1b      	ldr	r3, [pc, #108]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edb6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edbe:	4918      	ldr	r1, [pc, #96]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edc0:	4313      	orrs	r3, r2
 800edc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800edce:	d105      	bne.n	800eddc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800edd0:	4b13      	ldr	r3, [pc, #76]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edd2:	68db      	ldr	r3, [r3, #12]
 800edd4:	4a12      	ldr	r2, [pc, #72]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800edda:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d015      	beq.n	800ee14 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ede8:	4b0d      	ldr	r3, [pc, #52]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edf6:	490a      	ldr	r1, [pc, #40]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edf8:	4313      	orrs	r3, r2
 800edfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee06:	d105      	bne.n	800ee14 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ee08:	4b05      	ldr	r3, [pc, #20]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee0a:	68db      	ldr	r3, [r3, #12]
 800ee0c:	4a04      	ldr	r2, [pc, #16]	@ (800ee20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ee12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ee14:	7cbb      	ldrb	r3, [r7, #18]
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	3718      	adds	r7, #24
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}
 800ee1e:	bf00      	nop
 800ee20:	40021000 	.word	0x40021000

0800ee24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b084      	sub	sp, #16
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d101      	bne.n	800ee36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ee32:	2301      	movs	r3, #1
 800ee34:	e09d      	b.n	800ef72 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d108      	bne.n	800ee50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	685b      	ldr	r3, [r3, #4]
 800ee42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee46:	d009      	beq.n	800ee5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	61da      	str	r2, [r3, #28]
 800ee4e:	e005      	b.n	800ee5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2200      	movs	r2, #0
 800ee54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ee68:	b2db      	uxtb	r3, r3
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d106      	bne.n	800ee7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2200      	movs	r2, #0
 800ee72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f7f6 f99c 	bl	80051b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2202      	movs	r2, #2
 800ee80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	681a      	ldr	r2, [r3, #0]
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	68db      	ldr	r3, [r3, #12]
 800ee98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ee9c:	d902      	bls.n	800eea4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ee9e:	2300      	movs	r3, #0
 800eea0:	60fb      	str	r3, [r7, #12]
 800eea2:	e002      	b.n	800eeaa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eea4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800eea8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	68db      	ldr	r3, [r3, #12]
 800eeae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800eeb2:	d007      	beq.n	800eec4 <HAL_SPI_Init+0xa0>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	68db      	ldr	r3, [r3, #12]
 800eeb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eebc:	d002      	beq.n	800eec4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	2200      	movs	r2, #0
 800eec2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	685b      	ldr	r3, [r3, #4]
 800eec8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	689b      	ldr	r3, [r3, #8]
 800eed0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800eed4:	431a      	orrs	r2, r3
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	691b      	ldr	r3, [r3, #16]
 800eeda:	f003 0302 	and.w	r3, r3, #2
 800eede:	431a      	orrs	r2, r3
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	695b      	ldr	r3, [r3, #20]
 800eee4:	f003 0301 	and.w	r3, r3, #1
 800eee8:	431a      	orrs	r2, r3
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	699b      	ldr	r3, [r3, #24]
 800eeee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eef2:	431a      	orrs	r2, r3
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	69db      	ldr	r3, [r3, #28]
 800eef8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eefc:	431a      	orrs	r2, r3
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	6a1b      	ldr	r3, [r3, #32]
 800ef02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef06:	ea42 0103 	orr.w	r1, r2, r3
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef0e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	430a      	orrs	r2, r1
 800ef18:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	699b      	ldr	r3, [r3, #24]
 800ef1e:	0c1b      	lsrs	r3, r3, #16
 800ef20:	f003 0204 	and.w	r2, r3, #4
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef28:	f003 0310 	and.w	r3, r3, #16
 800ef2c:	431a      	orrs	r2, r3
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef32:	f003 0308 	and.w	r3, r3, #8
 800ef36:	431a      	orrs	r2, r3
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	68db      	ldr	r3, [r3, #12]
 800ef3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ef40:	ea42 0103 	orr.w	r1, r2, r3
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	430a      	orrs	r2, r1
 800ef50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	69da      	ldr	r2, [r3, #28]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ef60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2200      	movs	r2, #0
 800ef66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2201      	movs	r2, #1
 800ef6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3710      	adds	r7, #16
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}

0800ef7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef7a:	b580      	push	{r7, lr}
 800ef7c:	b088      	sub	sp, #32
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	60f8      	str	r0, [r7, #12]
 800ef82:	60b9      	str	r1, [r7, #8]
 800ef84:	603b      	str	r3, [r7, #0]
 800ef86:	4613      	mov	r3, r2
 800ef88:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ef8a:	f7f9 fe61 	bl	8008c50 <HAL_GetTick>
 800ef8e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ef90:	88fb      	ldrh	r3, [r7, #6]
 800ef92:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ef9a:	b2db      	uxtb	r3, r3
 800ef9c:	2b01      	cmp	r3, #1
 800ef9e:	d001      	beq.n	800efa4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800efa0:	2302      	movs	r3, #2
 800efa2:	e15c      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d002      	beq.n	800efb0 <HAL_SPI_Transmit+0x36>
 800efaa:	88fb      	ldrh	r3, [r7, #6]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d101      	bne.n	800efb4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800efb0:	2301      	movs	r3, #1
 800efb2:	e154      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800efba:	2b01      	cmp	r3, #1
 800efbc:	d101      	bne.n	800efc2 <HAL_SPI_Transmit+0x48>
 800efbe:	2302      	movs	r3, #2
 800efc0:	e14d      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	2201      	movs	r2, #1
 800efc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	2203      	movs	r2, #3
 800efce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	2200      	movs	r2, #0
 800efd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	68ba      	ldr	r2, [r7, #8]
 800efdc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	88fa      	ldrh	r2, [r7, #6]
 800efe2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	88fa      	ldrh	r2, [r7, #6]
 800efe8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2200      	movs	r2, #0
 800efee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	2200      	movs	r2, #0
 800eff4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	2200      	movs	r2, #0
 800effc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	2200      	movs	r2, #0
 800f004:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	2200      	movs	r2, #0
 800f00a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f014:	d10f      	bne.n	800f036 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	681a      	ldr	r2, [r3, #0]
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f024:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	681a      	ldr	r2, [r3, #0]
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f034:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f040:	2b40      	cmp	r3, #64	@ 0x40
 800f042:	d007      	beq.n	800f054 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	681a      	ldr	r2, [r3, #0]
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f05c:	d952      	bls.n	800f104 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d002      	beq.n	800f06c <HAL_SPI_Transmit+0xf2>
 800f066:	8b7b      	ldrh	r3, [r7, #26]
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d145      	bne.n	800f0f8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f070:	881a      	ldrh	r2, [r3, #0]
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f07c:	1c9a      	adds	r2, r3, #2
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f086:	b29b      	uxth	r3, r3
 800f088:	3b01      	subs	r3, #1
 800f08a:	b29a      	uxth	r2, r3
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f090:	e032      	b.n	800f0f8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	689b      	ldr	r3, [r3, #8]
 800f098:	f003 0302 	and.w	r3, r3, #2
 800f09c:	2b02      	cmp	r3, #2
 800f09e:	d112      	bne.n	800f0c6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0a4:	881a      	ldrh	r2, [r3, #0]
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0b0:	1c9a      	adds	r2, r3, #2
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0ba:	b29b      	uxth	r3, r3
 800f0bc:	3b01      	subs	r3, #1
 800f0be:	b29a      	uxth	r2, r3
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f0c4:	e018      	b.n	800f0f8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0c6:	f7f9 fdc3 	bl	8008c50 <HAL_GetTick>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	69fb      	ldr	r3, [r7, #28]
 800f0ce:	1ad3      	subs	r3, r2, r3
 800f0d0:	683a      	ldr	r2, [r7, #0]
 800f0d2:	429a      	cmp	r2, r3
 800f0d4:	d803      	bhi.n	800f0de <HAL_SPI_Transmit+0x164>
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0dc:	d102      	bne.n	800f0e4 <HAL_SPI_Transmit+0x16a>
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d109      	bne.n	800f0f8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2201      	movs	r2, #1
 800f0e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f0f4:	2303      	movs	r3, #3
 800f0f6:	e0b2      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0fc:	b29b      	uxth	r3, r3
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d1c7      	bne.n	800f092 <HAL_SPI_Transmit+0x118>
 800f102:	e083      	b.n	800f20c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	685b      	ldr	r3, [r3, #4]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d002      	beq.n	800f112 <HAL_SPI_Transmit+0x198>
 800f10c:	8b7b      	ldrh	r3, [r7, #26]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	d177      	bne.n	800f202 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f116:	b29b      	uxth	r3, r3
 800f118:	2b01      	cmp	r3, #1
 800f11a:	d912      	bls.n	800f142 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f120:	881a      	ldrh	r2, [r3, #0]
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f12c:	1c9a      	adds	r2, r3, #2
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f136:	b29b      	uxth	r3, r3
 800f138:	3b02      	subs	r3, #2
 800f13a:	b29a      	uxth	r2, r3
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f140:	e05f      	b.n	800f202 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	330c      	adds	r3, #12
 800f14c:	7812      	ldrb	r2, [r2, #0]
 800f14e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f154:	1c5a      	adds	r2, r3, #1
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f15e:	b29b      	uxth	r3, r3
 800f160:	3b01      	subs	r3, #1
 800f162:	b29a      	uxth	r2, r3
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800f168:	e04b      	b.n	800f202 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	689b      	ldr	r3, [r3, #8]
 800f170:	f003 0302 	and.w	r3, r3, #2
 800f174:	2b02      	cmp	r3, #2
 800f176:	d12b      	bne.n	800f1d0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d912      	bls.n	800f1a8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f186:	881a      	ldrh	r2, [r3, #0]
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f192:	1c9a      	adds	r2, r3, #2
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f19c:	b29b      	uxth	r3, r3
 800f19e:	3b02      	subs	r3, #2
 800f1a0:	b29a      	uxth	r2, r3
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f1a6:	e02c      	b.n	800f202 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	330c      	adds	r3, #12
 800f1b2:	7812      	ldrb	r2, [r2, #0]
 800f1b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ba:	1c5a      	adds	r2, r3, #1
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1c4:	b29b      	uxth	r3, r3
 800f1c6:	3b01      	subs	r3, #1
 800f1c8:	b29a      	uxth	r2, r3
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f1ce:	e018      	b.n	800f202 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f1d0:	f7f9 fd3e 	bl	8008c50 <HAL_GetTick>
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	1ad3      	subs	r3, r2, r3
 800f1da:	683a      	ldr	r2, [r7, #0]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d803      	bhi.n	800f1e8 <HAL_SPI_Transmit+0x26e>
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1e6:	d102      	bne.n	800f1ee <HAL_SPI_Transmit+0x274>
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d109      	bne.n	800f202 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	2201      	movs	r2, #1
 800f1f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	2200      	movs	r2, #0
 800f1fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f1fe:	2303      	movs	r3, #3
 800f200:	e02d      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f206:	b29b      	uxth	r3, r3
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d1ae      	bne.n	800f16a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f20c:	69fa      	ldr	r2, [r7, #28]
 800f20e:	6839      	ldr	r1, [r7, #0]
 800f210:	68f8      	ldr	r0, [r7, #12]
 800f212:	f000 fb65 	bl	800f8e0 <SPI_EndRxTxTransaction>
 800f216:	4603      	mov	r3, r0
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d002      	beq.n	800f222 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2220      	movs	r2, #32
 800f220:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	689b      	ldr	r3, [r3, #8]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d10a      	bne.n	800f240 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f22a:	2300      	movs	r3, #0
 800f22c:	617b      	str	r3, [r7, #20]
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	68db      	ldr	r3, [r3, #12]
 800f234:	617b      	str	r3, [r7, #20]
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	689b      	ldr	r3, [r3, #8]
 800f23c:	617b      	str	r3, [r7, #20]
 800f23e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	2201      	movs	r2, #1
 800f244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	2200      	movs	r2, #0
 800f24c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f254:	2b00      	cmp	r3, #0
 800f256:	d001      	beq.n	800f25c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800f258:	2301      	movs	r3, #1
 800f25a:	e000      	b.n	800f25e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800f25c:	2300      	movs	r3, #0
  }
}
 800f25e:	4618      	mov	r0, r3
 800f260:	3720      	adds	r7, #32
 800f262:	46bd      	mov	sp, r7
 800f264:	bd80      	pop	{r7, pc}

0800f266 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f266:	b580      	push	{r7, lr}
 800f268:	b08a      	sub	sp, #40	@ 0x28
 800f26a:	af00      	add	r7, sp, #0
 800f26c:	60f8      	str	r0, [r7, #12]
 800f26e:	60b9      	str	r1, [r7, #8]
 800f270:	607a      	str	r2, [r7, #4]
 800f272:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f274:	2301      	movs	r3, #1
 800f276:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f278:	f7f9 fcea 	bl	8008c50 <HAL_GetTick>
 800f27c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f284:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	685b      	ldr	r3, [r3, #4]
 800f28a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800f28c:	887b      	ldrh	r3, [r7, #2]
 800f28e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800f290:	887b      	ldrh	r3, [r7, #2]
 800f292:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f294:	7ffb      	ldrb	r3, [r7, #31]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d00c      	beq.n	800f2b4 <HAL_SPI_TransmitReceive+0x4e>
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f2a0:	d106      	bne.n	800f2b0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d102      	bne.n	800f2b0 <HAL_SPI_TransmitReceive+0x4a>
 800f2aa:	7ffb      	ldrb	r3, [r7, #31]
 800f2ac:	2b04      	cmp	r3, #4
 800f2ae:	d001      	beq.n	800f2b4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800f2b0:	2302      	movs	r3, #2
 800f2b2:	e1f3      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f2b4:	68bb      	ldr	r3, [r7, #8]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d005      	beq.n	800f2c6 <HAL_SPI_TransmitReceive+0x60>
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d002      	beq.n	800f2c6 <HAL_SPI_TransmitReceive+0x60>
 800f2c0:	887b      	ldrh	r3, [r7, #2]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d101      	bne.n	800f2ca <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	e1e8      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f2d0:	2b01      	cmp	r3, #1
 800f2d2:	d101      	bne.n	800f2d8 <HAL_SPI_TransmitReceive+0x72>
 800f2d4:	2302      	movs	r3, #2
 800f2d6:	e1e1      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f2e6:	b2db      	uxtb	r3, r3
 800f2e8:	2b04      	cmp	r3, #4
 800f2ea:	d003      	beq.n	800f2f4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2205      	movs	r2, #5
 800f2f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	687a      	ldr	r2, [r7, #4]
 800f2fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	887a      	ldrh	r2, [r7, #2]
 800f304:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	887a      	ldrh	r2, [r7, #2]
 800f30c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	68ba      	ldr	r2, [r7, #8]
 800f314:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	887a      	ldrh	r2, [r7, #2]
 800f31a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	887a      	ldrh	r2, [r7, #2]
 800f320:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	2200      	movs	r2, #0
 800f326:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	2200      	movs	r2, #0
 800f32c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	68db      	ldr	r3, [r3, #12]
 800f332:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f336:	d802      	bhi.n	800f33e <HAL_SPI_TransmitReceive+0xd8>
 800f338:	8abb      	ldrh	r3, [r7, #20]
 800f33a:	2b01      	cmp	r3, #1
 800f33c:	d908      	bls.n	800f350 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	685a      	ldr	r2, [r3, #4]
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f34c:	605a      	str	r2, [r3, #4]
 800f34e:	e007      	b.n	800f360 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	685a      	ldr	r2, [r3, #4]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f35e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f36a:	2b40      	cmp	r3, #64	@ 0x40
 800f36c:	d007      	beq.n	800f37e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	681a      	ldr	r2, [r3, #0]
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f37c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	68db      	ldr	r3, [r3, #12]
 800f382:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f386:	f240 8083 	bls.w	800f490 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	685b      	ldr	r3, [r3, #4]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d002      	beq.n	800f398 <HAL_SPI_TransmitReceive+0x132>
 800f392:	8afb      	ldrh	r3, [r7, #22]
 800f394:	2b01      	cmp	r3, #1
 800f396:	d16f      	bne.n	800f478 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f39c:	881a      	ldrh	r2, [r3, #0]
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3a8:	1c9a      	adds	r2, r3, #2
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f3b2:	b29b      	uxth	r3, r3
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	b29a      	uxth	r2, r3
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f3bc:	e05c      	b.n	800f478 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	689b      	ldr	r3, [r3, #8]
 800f3c4:	f003 0302 	and.w	r3, r3, #2
 800f3c8:	2b02      	cmp	r3, #2
 800f3ca:	d11b      	bne.n	800f404 <HAL_SPI_TransmitReceive+0x19e>
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f3d0:	b29b      	uxth	r3, r3
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d016      	beq.n	800f404 <HAL_SPI_TransmitReceive+0x19e>
 800f3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	d113      	bne.n	800f404 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3e0:	881a      	ldrh	r2, [r3, #0]
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3ec:	1c9a      	adds	r2, r3, #2
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f3f6:	b29b      	uxth	r3, r3
 800f3f8:	3b01      	subs	r3, #1
 800f3fa:	b29a      	uxth	r2, r3
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f400:	2300      	movs	r3, #0
 800f402:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	689b      	ldr	r3, [r3, #8]
 800f40a:	f003 0301 	and.w	r3, r3, #1
 800f40e:	2b01      	cmp	r3, #1
 800f410:	d11c      	bne.n	800f44c <HAL_SPI_TransmitReceive+0x1e6>
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f418:	b29b      	uxth	r3, r3
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d016      	beq.n	800f44c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	68da      	ldr	r2, [r3, #12]
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f428:	b292      	uxth	r2, r2
 800f42a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f430:	1c9a      	adds	r2, r3, #2
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f43c:	b29b      	uxth	r3, r3
 800f43e:	3b01      	subs	r3, #1
 800f440:	b29a      	uxth	r2, r3
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f448:	2301      	movs	r3, #1
 800f44a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f44c:	f7f9 fc00 	bl	8008c50 <HAL_GetTick>
 800f450:	4602      	mov	r2, r0
 800f452:	6a3b      	ldr	r3, [r7, #32]
 800f454:	1ad3      	subs	r3, r2, r3
 800f456:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f458:	429a      	cmp	r2, r3
 800f45a:	d80d      	bhi.n	800f478 <HAL_SPI_TransmitReceive+0x212>
 800f45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f45e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f462:	d009      	beq.n	800f478 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	2201      	movs	r2, #1
 800f468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	2200      	movs	r2, #0
 800f470:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f474:	2303      	movs	r3, #3
 800f476:	e111      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f47c:	b29b      	uxth	r3, r3
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d19d      	bne.n	800f3be <HAL_SPI_TransmitReceive+0x158>
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f488:	b29b      	uxth	r3, r3
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d197      	bne.n	800f3be <HAL_SPI_TransmitReceive+0x158>
 800f48e:	e0e5      	b.n	800f65c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d003      	beq.n	800f4a0 <HAL_SPI_TransmitReceive+0x23a>
 800f498:	8afb      	ldrh	r3, [r7, #22]
 800f49a:	2b01      	cmp	r3, #1
 800f49c:	f040 80d1 	bne.w	800f642 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4a4:	b29b      	uxth	r3, r3
 800f4a6:	2b01      	cmp	r3, #1
 800f4a8:	d912      	bls.n	800f4d0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4ae:	881a      	ldrh	r2, [r3, #0]
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4ba:	1c9a      	adds	r2, r3, #2
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4c4:	b29b      	uxth	r3, r3
 800f4c6:	3b02      	subs	r3, #2
 800f4c8:	b29a      	uxth	r2, r3
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f4ce:	e0b8      	b.n	800f642 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	330c      	adds	r3, #12
 800f4da:	7812      	ldrb	r2, [r2, #0]
 800f4dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4e2:	1c5a      	adds	r2, r3, #1
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	3b01      	subs	r3, #1
 800f4f0:	b29a      	uxth	r2, r3
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f4f6:	e0a4      	b.n	800f642 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	689b      	ldr	r3, [r3, #8]
 800f4fe:	f003 0302 	and.w	r3, r3, #2
 800f502:	2b02      	cmp	r3, #2
 800f504:	d134      	bne.n	800f570 <HAL_SPI_TransmitReceive+0x30a>
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f50a:	b29b      	uxth	r3, r3
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d02f      	beq.n	800f570 <HAL_SPI_TransmitReceive+0x30a>
 800f510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f512:	2b01      	cmp	r3, #1
 800f514:	d12c      	bne.n	800f570 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f51a:	b29b      	uxth	r3, r3
 800f51c:	2b01      	cmp	r3, #1
 800f51e:	d912      	bls.n	800f546 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f524:	881a      	ldrh	r2, [r3, #0]
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f530:	1c9a      	adds	r2, r3, #2
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f53a:	b29b      	uxth	r3, r3
 800f53c:	3b02      	subs	r3, #2
 800f53e:	b29a      	uxth	r2, r3
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f544:	e012      	b.n	800f56c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	330c      	adds	r3, #12
 800f550:	7812      	ldrb	r2, [r2, #0]
 800f552:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f558:	1c5a      	adds	r2, r3, #1
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f562:	b29b      	uxth	r3, r3
 800f564:	3b01      	subs	r3, #1
 800f566:	b29a      	uxth	r2, r3
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f56c:	2300      	movs	r3, #0
 800f56e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	689b      	ldr	r3, [r3, #8]
 800f576:	f003 0301 	and.w	r3, r3, #1
 800f57a:	2b01      	cmp	r3, #1
 800f57c:	d148      	bne.n	800f610 <HAL_SPI_TransmitReceive+0x3aa>
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f584:	b29b      	uxth	r3, r3
 800f586:	2b00      	cmp	r3, #0
 800f588:	d042      	beq.n	800f610 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f590:	b29b      	uxth	r3, r3
 800f592:	2b01      	cmp	r3, #1
 800f594:	d923      	bls.n	800f5de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	68da      	ldr	r2, [r3, #12]
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5a0:	b292      	uxth	r2, r2
 800f5a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5a8:	1c9a      	adds	r2, r3, #2
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f5b4:	b29b      	uxth	r3, r3
 800f5b6:	3b02      	subs	r3, #2
 800f5b8:	b29a      	uxth	r2, r3
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f5c6:	b29b      	uxth	r3, r3
 800f5c8:	2b01      	cmp	r3, #1
 800f5ca:	d81f      	bhi.n	800f60c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	685a      	ldr	r2, [r3, #4]
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f5da:	605a      	str	r2, [r3, #4]
 800f5dc:	e016      	b.n	800f60c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f103 020c 	add.w	r2, r3, #12
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5ea:	7812      	ldrb	r2, [r2, #0]
 800f5ec:	b2d2      	uxtb	r2, r2
 800f5ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5f4:	1c5a      	adds	r2, r3, #1
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f600:	b29b      	uxth	r3, r3
 800f602:	3b01      	subs	r3, #1
 800f604:	b29a      	uxth	r2, r3
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f60c:	2301      	movs	r3, #1
 800f60e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f610:	f7f9 fb1e 	bl	8008c50 <HAL_GetTick>
 800f614:	4602      	mov	r2, r0
 800f616:	6a3b      	ldr	r3, [r7, #32]
 800f618:	1ad3      	subs	r3, r2, r3
 800f61a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f61c:	429a      	cmp	r2, r3
 800f61e:	d803      	bhi.n	800f628 <HAL_SPI_TransmitReceive+0x3c2>
 800f620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f622:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f626:	d102      	bne.n	800f62e <HAL_SPI_TransmitReceive+0x3c8>
 800f628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d109      	bne.n	800f642 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	2201      	movs	r2, #1
 800f632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	2200      	movs	r2, #0
 800f63a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f63e:	2303      	movs	r3, #3
 800f640:	e02c      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f646:	b29b      	uxth	r3, r3
 800f648:	2b00      	cmp	r3, #0
 800f64a:	f47f af55 	bne.w	800f4f8 <HAL_SPI_TransmitReceive+0x292>
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f654:	b29b      	uxth	r3, r3
 800f656:	2b00      	cmp	r3, #0
 800f658:	f47f af4e 	bne.w	800f4f8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f65c:	6a3a      	ldr	r2, [r7, #32]
 800f65e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f660:	68f8      	ldr	r0, [r7, #12]
 800f662:	f000 f93d 	bl	800f8e0 <SPI_EndRxTxTransaction>
 800f666:	4603      	mov	r3, r0
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d008      	beq.n	800f67e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	2220      	movs	r2, #32
 800f670:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	2200      	movs	r2, #0
 800f676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f67a:	2301      	movs	r3, #1
 800f67c:	e00e      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	2201      	movs	r2, #1
 800f682:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2200      	movs	r2, #0
 800f68a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f692:	2b00      	cmp	r3, #0
 800f694:	d001      	beq.n	800f69a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f696:	2301      	movs	r3, #1
 800f698:	e000      	b.n	800f69c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f69a:	2300      	movs	r3, #0
  }
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3728      	adds	r7, #40	@ 0x28
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b088      	sub	sp, #32
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	60f8      	str	r0, [r7, #12]
 800f6ac:	60b9      	str	r1, [r7, #8]
 800f6ae:	603b      	str	r3, [r7, #0]
 800f6b0:	4613      	mov	r3, r2
 800f6b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f6b4:	f7f9 facc 	bl	8008c50 <HAL_GetTick>
 800f6b8:	4602      	mov	r2, r0
 800f6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6bc:	1a9b      	subs	r3, r3, r2
 800f6be:	683a      	ldr	r2, [r7, #0]
 800f6c0:	4413      	add	r3, r2
 800f6c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f6c4:	f7f9 fac4 	bl	8008c50 <HAL_GetTick>
 800f6c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f6ca:	4b39      	ldr	r3, [pc, #228]	@ (800f7b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	015b      	lsls	r3, r3, #5
 800f6d0:	0d1b      	lsrs	r3, r3, #20
 800f6d2:	69fa      	ldr	r2, [r7, #28]
 800f6d4:	fb02 f303 	mul.w	r3, r2, r3
 800f6d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f6da:	e054      	b.n	800f786 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6e2:	d050      	beq.n	800f786 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f6e4:	f7f9 fab4 	bl	8008c50 <HAL_GetTick>
 800f6e8:	4602      	mov	r2, r0
 800f6ea:	69bb      	ldr	r3, [r7, #24]
 800f6ec:	1ad3      	subs	r3, r2, r3
 800f6ee:	69fa      	ldr	r2, [r7, #28]
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d902      	bls.n	800f6fa <SPI_WaitFlagStateUntilTimeout+0x56>
 800f6f4:	69fb      	ldr	r3, [r7, #28]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d13d      	bne.n	800f776 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	685a      	ldr	r2, [r3, #4]
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f708:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	685b      	ldr	r3, [r3, #4]
 800f70e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f712:	d111      	bne.n	800f738 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	689b      	ldr	r3, [r3, #8]
 800f718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f71c:	d004      	beq.n	800f728 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	689b      	ldr	r3, [r3, #8]
 800f722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f726:	d107      	bne.n	800f738 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	681a      	ldr	r2, [r3, #0]
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f736:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f73c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f740:	d10f      	bne.n	800f762 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	681a      	ldr	r2, [r3, #0]
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f750:	601a      	str	r2, [r3, #0]
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	681a      	ldr	r2, [r3, #0]
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f760:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	2201      	movs	r2, #1
 800f766:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	2200      	movs	r2, #0
 800f76e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f772:	2303      	movs	r3, #3
 800f774:	e017      	b.n	800f7a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f776:	697b      	ldr	r3, [r7, #20]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d101      	bne.n	800f780 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f77c:	2300      	movs	r3, #0
 800f77e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f780:	697b      	ldr	r3, [r7, #20]
 800f782:	3b01      	subs	r3, #1
 800f784:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	689a      	ldr	r2, [r3, #8]
 800f78c:	68bb      	ldr	r3, [r7, #8]
 800f78e:	4013      	ands	r3, r2
 800f790:	68ba      	ldr	r2, [r7, #8]
 800f792:	429a      	cmp	r2, r3
 800f794:	bf0c      	ite	eq
 800f796:	2301      	moveq	r3, #1
 800f798:	2300      	movne	r3, #0
 800f79a:	b2db      	uxtb	r3, r3
 800f79c:	461a      	mov	r2, r3
 800f79e:	79fb      	ldrb	r3, [r7, #7]
 800f7a0:	429a      	cmp	r2, r3
 800f7a2:	d19b      	bne.n	800f6dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f7a4:	2300      	movs	r3, #0
}
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	3720      	adds	r7, #32
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	bd80      	pop	{r7, pc}
 800f7ae:	bf00      	nop
 800f7b0:	20000004 	.word	0x20000004

0800f7b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b08a      	sub	sp, #40	@ 0x28
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	60f8      	str	r0, [r7, #12]
 800f7bc:	60b9      	str	r1, [r7, #8]
 800f7be:	607a      	str	r2, [r7, #4]
 800f7c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f7c6:	f7f9 fa43 	bl	8008c50 <HAL_GetTick>
 800f7ca:	4602      	mov	r2, r0
 800f7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7ce:	1a9b      	subs	r3, r3, r2
 800f7d0:	683a      	ldr	r2, [r7, #0]
 800f7d2:	4413      	add	r3, r2
 800f7d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f7d6:	f7f9 fa3b 	bl	8008c50 <HAL_GetTick>
 800f7da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	330c      	adds	r3, #12
 800f7e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f7e4:	4b3d      	ldr	r3, [pc, #244]	@ (800f8dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f7e6:	681a      	ldr	r2, [r3, #0]
 800f7e8:	4613      	mov	r3, r2
 800f7ea:	009b      	lsls	r3, r3, #2
 800f7ec:	4413      	add	r3, r2
 800f7ee:	00da      	lsls	r2, r3, #3
 800f7f0:	1ad3      	subs	r3, r2, r3
 800f7f2:	0d1b      	lsrs	r3, r3, #20
 800f7f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f7f6:	fb02 f303 	mul.w	r3, r2, r3
 800f7fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f7fc:	e060      	b.n	800f8c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f7fe:	68bb      	ldr	r3, [r7, #8]
 800f800:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f804:	d107      	bne.n	800f816 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d104      	bne.n	800f816 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f80c:	69fb      	ldr	r3, [r7, #28]
 800f80e:	781b      	ldrb	r3, [r3, #0]
 800f810:	b2db      	uxtb	r3, r3
 800f812:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f814:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f816:	683b      	ldr	r3, [r7, #0]
 800f818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f81c:	d050      	beq.n	800f8c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f81e:	f7f9 fa17 	bl	8008c50 <HAL_GetTick>
 800f822:	4602      	mov	r2, r0
 800f824:	6a3b      	ldr	r3, [r7, #32]
 800f826:	1ad3      	subs	r3, r2, r3
 800f828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d902      	bls.n	800f834 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f830:	2b00      	cmp	r3, #0
 800f832:	d13d      	bne.n	800f8b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	685a      	ldr	r2, [r3, #4]
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f842:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	685b      	ldr	r3, [r3, #4]
 800f848:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f84c:	d111      	bne.n	800f872 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	689b      	ldr	r3, [r3, #8]
 800f852:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f856:	d004      	beq.n	800f862 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f860:	d107      	bne.n	800f872 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f870:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f87a:	d10f      	bne.n	800f89c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	681a      	ldr	r2, [r3, #0]
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f88a:	601a      	str	r2, [r3, #0]
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	681a      	ldr	r2, [r3, #0]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f89a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f8ac:	2303      	movs	r3, #3
 800f8ae:	e010      	b.n	800f8d2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f8b0:	69bb      	ldr	r3, [r7, #24]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d101      	bne.n	800f8ba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f8ba:	69bb      	ldr	r3, [r7, #24]
 800f8bc:	3b01      	subs	r3, #1
 800f8be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	689a      	ldr	r2, [r3, #8]
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	4013      	ands	r3, r2
 800f8ca:	687a      	ldr	r2, [r7, #4]
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d196      	bne.n	800f7fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f8d0:	2300      	movs	r3, #0
}
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	3728      	adds	r7, #40	@ 0x28
 800f8d6:	46bd      	mov	sp, r7
 800f8d8:	bd80      	pop	{r7, pc}
 800f8da:	bf00      	nop
 800f8dc:	20000004 	.word	0x20000004

0800f8e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	b086      	sub	sp, #24
 800f8e4:	af02      	add	r7, sp, #8
 800f8e6:	60f8      	str	r0, [r7, #12]
 800f8e8:	60b9      	str	r1, [r7, #8]
 800f8ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	9300      	str	r3, [sp, #0]
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f8f8:	68f8      	ldr	r0, [r7, #12]
 800f8fa:	f7ff ff5b 	bl	800f7b4 <SPI_WaitFifoStateUntilTimeout>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d007      	beq.n	800f914 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f908:	f043 0220 	orr.w	r2, r3, #32
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f910:	2303      	movs	r3, #3
 800f912:	e027      	b.n	800f964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	9300      	str	r3, [sp, #0]
 800f918:	68bb      	ldr	r3, [r7, #8]
 800f91a:	2200      	movs	r2, #0
 800f91c:	2180      	movs	r1, #128	@ 0x80
 800f91e:	68f8      	ldr	r0, [r7, #12]
 800f920:	f7ff fec0 	bl	800f6a4 <SPI_WaitFlagStateUntilTimeout>
 800f924:	4603      	mov	r3, r0
 800f926:	2b00      	cmp	r3, #0
 800f928:	d007      	beq.n	800f93a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f92e:	f043 0220 	orr.w	r2, r3, #32
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f936:	2303      	movs	r3, #3
 800f938:	e014      	b.n	800f964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	9300      	str	r3, [sp, #0]
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	2200      	movs	r2, #0
 800f942:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f946:	68f8      	ldr	r0, [r7, #12]
 800f948:	f7ff ff34 	bl	800f7b4 <SPI_WaitFifoStateUntilTimeout>
 800f94c:	4603      	mov	r3, r0
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d007      	beq.n	800f962 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f956:	f043 0220 	orr.w	r2, r3, #32
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f95e:	2303      	movs	r3, #3
 800f960:	e000      	b.n	800f964 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f962:	2300      	movs	r3, #0
}
 800f964:	4618      	mov	r0, r3
 800f966:	3710      	adds	r7, #16
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b082      	sub	sp, #8
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d101      	bne.n	800f97e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f97a:	2301      	movs	r3, #1
 800f97c:	e042      	b.n	800fa04 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f984:	2b00      	cmp	r3, #0
 800f986:	d106      	bne.n	800f996 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2200      	movs	r2, #0
 800f98c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f7f5 fc6f 	bl	8005274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2224      	movs	r2, #36	@ 0x24
 800f99a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	681a      	ldr	r2, [r3, #0]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	f022 0201 	bic.w	r2, r2, #1
 800f9ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d002      	beq.n	800f9bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f000 fede 	bl	8010778 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f9bc:	6878      	ldr	r0, [r7, #4]
 800f9be:	f000 fc0f 	bl	80101e0 <UART_SetConfig>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	2b01      	cmp	r3, #1
 800f9c6:	d101      	bne.n	800f9cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f9c8:	2301      	movs	r3, #1
 800f9ca:	e01b      	b.n	800fa04 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	685a      	ldr	r2, [r3, #4]
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f9da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	689a      	ldr	r2, [r3, #8]
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f9ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	681a      	ldr	r2, [r3, #0]
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	f042 0201 	orr.w	r2, r2, #1
 800f9fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f000 ff5d 	bl	80108bc <UART_CheckIdleState>
 800fa02:	4603      	mov	r3, r0
}
 800fa04:	4618      	mov	r0, r3
 800fa06:	3708      	adds	r7, #8
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	bd80      	pop	{r7, pc}

0800fa0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b08a      	sub	sp, #40	@ 0x28
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	60f8      	str	r0, [r7, #12]
 800fa14:	60b9      	str	r1, [r7, #8]
 800fa16:	4613      	mov	r3, r2
 800fa18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa20:	2b20      	cmp	r3, #32
 800fa22:	d167      	bne.n	800faf4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d002      	beq.n	800fa30 <HAL_UART_Transmit_DMA+0x24>
 800fa2a:	88fb      	ldrh	r3, [r7, #6]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d101      	bne.n	800fa34 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fa30:	2301      	movs	r3, #1
 800fa32:	e060      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	68ba      	ldr	r2, [r7, #8]
 800fa38:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	88fa      	ldrh	r2, [r7, #6]
 800fa3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	88fa      	ldrh	r2, [r7, #6]
 800fa46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2221      	movs	r2, #33	@ 0x21
 800fa56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d028      	beq.n	800fab4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa66:	4a26      	ldr	r2, [pc, #152]	@ (800fb00 <HAL_UART_Transmit_DMA+0xf4>)
 800fa68:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa6e:	4a25      	ldr	r2, [pc, #148]	@ (800fb04 <HAL_UART_Transmit_DMA+0xf8>)
 800fa70:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa76:	4a24      	ldr	r2, [pc, #144]	@ (800fb08 <HAL_UART_Transmit_DMA+0xfc>)
 800fa78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa7e:	2200      	movs	r2, #0
 800fa80:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa8a:	4619      	mov	r1, r3
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	3328      	adds	r3, #40	@ 0x28
 800fa92:	461a      	mov	r2, r3
 800fa94:	88fb      	ldrh	r3, [r7, #6]
 800fa96:	f7fb f967 	bl	800ad68 <HAL_DMA_Start_IT>
 800fa9a:	4603      	mov	r3, r0
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d009      	beq.n	800fab4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2210      	movs	r2, #16
 800faa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	2220      	movs	r2, #32
 800faac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fab0:	2301      	movs	r3, #1
 800fab2:	e020      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	2240      	movs	r2, #64	@ 0x40
 800faba:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	3308      	adds	r3, #8
 800fac2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	e853 3f00 	ldrex	r3, [r3]
 800faca:	613b      	str	r3, [r7, #16]
   return(result);
 800facc:	693b      	ldr	r3, [r7, #16]
 800face:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fad2:	627b      	str	r3, [r7, #36]	@ 0x24
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	3308      	adds	r3, #8
 800fada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fadc:	623a      	str	r2, [r7, #32]
 800fade:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fae0:	69f9      	ldr	r1, [r7, #28]
 800fae2:	6a3a      	ldr	r2, [r7, #32]
 800fae4:	e841 2300 	strex	r3, r2, [r1]
 800fae8:	61bb      	str	r3, [r7, #24]
   return(result);
 800faea:	69bb      	ldr	r3, [r7, #24]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d1e5      	bne.n	800fabc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800faf0:	2300      	movs	r3, #0
 800faf2:	e000      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800faf4:	2302      	movs	r3, #2
  }
}
 800faf6:	4618      	mov	r0, r3
 800faf8:	3728      	adds	r7, #40	@ 0x28
 800fafa:	46bd      	mov	sp, r7
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	08010d87 	.word	0x08010d87
 800fb04:	08010e21 	.word	0x08010e21
 800fb08:	08010fa7 	.word	0x08010fa7

0800fb0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b0ba      	sub	sp, #232	@ 0xe8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	69db      	ldr	r3, [r3, #28]
 800fb1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	689b      	ldr	r3, [r3, #8]
 800fb2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fb32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fb36:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fb3a:	4013      	ands	r3, r2
 800fb3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fb40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d11b      	bne.n	800fb80 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fb48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb4c:	f003 0320 	and.w	r3, r3, #32
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d015      	beq.n	800fb80 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fb54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb58:	f003 0320 	and.w	r3, r3, #32
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d105      	bne.n	800fb6c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fb60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d009      	beq.n	800fb80 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	f000 8300 	beq.w	8010176 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	4798      	blx	r3
      }
      return;
 800fb7e:	e2fa      	b.n	8010176 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fb80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	f000 8123 	beq.w	800fdd0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fb8a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fb8e:	4b8d      	ldr	r3, [pc, #564]	@ (800fdc4 <HAL_UART_IRQHandler+0x2b8>)
 800fb90:	4013      	ands	r3, r2
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d106      	bne.n	800fba4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fb96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fb9a:	4b8b      	ldr	r3, [pc, #556]	@ (800fdc8 <HAL_UART_IRQHandler+0x2bc>)
 800fb9c:	4013      	ands	r3, r2
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	f000 8116 	beq.w	800fdd0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fba8:	f003 0301 	and.w	r3, r3, #1
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d011      	beq.n	800fbd4 <HAL_UART_IRQHandler+0xc8>
 800fbb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fbb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d00b      	beq.n	800fbd4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2201      	movs	r2, #1
 800fbc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbca:	f043 0201 	orr.w	r2, r3, #1
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbd8:	f003 0302 	and.w	r3, r3, #2
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d011      	beq.n	800fc04 <HAL_UART_IRQHandler+0xf8>
 800fbe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fbe4:	f003 0301 	and.w	r3, r3, #1
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d00b      	beq.n	800fc04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	2202      	movs	r2, #2
 800fbf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbfa:	f043 0204 	orr.w	r2, r3, #4
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc08:	f003 0304 	and.w	r3, r3, #4
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d011      	beq.n	800fc34 <HAL_UART_IRQHandler+0x128>
 800fc10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc14:	f003 0301 	and.w	r3, r3, #1
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d00b      	beq.n	800fc34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	2204      	movs	r2, #4
 800fc22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc2a:	f043 0202 	orr.w	r2, r3, #2
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fc34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc38:	f003 0308 	and.w	r3, r3, #8
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d017      	beq.n	800fc70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc44:	f003 0320 	and.w	r3, r3, #32
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d105      	bne.n	800fc58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fc4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc50:	4b5c      	ldr	r3, [pc, #368]	@ (800fdc4 <HAL_UART_IRQHandler+0x2b8>)
 800fc52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d00b      	beq.n	800fc70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2208      	movs	r2, #8
 800fc5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc66:	f043 0208 	orr.w	r2, r3, #8
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fc70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d012      	beq.n	800fca2 <HAL_UART_IRQHandler+0x196>
 800fc7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d00c      	beq.n	800fca2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fc90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc98:	f043 0220 	orr.w	r2, r3, #32
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	f000 8266 	beq.w	801017a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fcae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcb2:	f003 0320 	and.w	r3, r3, #32
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d013      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fcba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcbe:	f003 0320 	and.w	r3, r3, #32
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d105      	bne.n	800fcd2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fcc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d007      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d003      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fce8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	689b      	ldr	r3, [r3, #8]
 800fcf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcf6:	2b40      	cmp	r3, #64	@ 0x40
 800fcf8:	d005      	beq.n	800fd06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fcfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fcfe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d054      	beq.n	800fdb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f000 ffd7 	bl	8010cba <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	689b      	ldr	r3, [r3, #8]
 800fd12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd16:	2b40      	cmp	r3, #64	@ 0x40
 800fd18:	d146      	bne.n	800fda8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	3308      	adds	r3, #8
 800fd20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd28:	e853 3f00 	ldrex	r3, [r3]
 800fd2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fd30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	3308      	adds	r3, #8
 800fd42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fd46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fd4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fd52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fd56:	e841 2300 	strex	r3, r2, [r1]
 800fd5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fd5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d1d9      	bne.n	800fd1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d017      	beq.n	800fda0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd76:	4a15      	ldr	r2, [pc, #84]	@ (800fdcc <HAL_UART_IRQHandler+0x2c0>)
 800fd78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7fb f8c5 	bl	800af10 <HAL_DMA_Abort_IT>
 800fd86:	4603      	mov	r3, r0
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d019      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fd9a:	4610      	mov	r0, r2
 800fd9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd9e:	e00f      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fda0:	6878      	ldr	r0, [r7, #4]
 800fda2:	f7f7 ff83 	bl	8007cac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fda6:	e00b      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fda8:	6878      	ldr	r0, [r7, #4]
 800fdaa:	f7f7 ff7f 	bl	8007cac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdae:	e007      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f7f7 ff7b 	bl	8007cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fdbe:	e1dc      	b.n	801017a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdc0:	bf00      	nop
    return;
 800fdc2:	e1da      	b.n	801017a <HAL_UART_IRQHandler+0x66e>
 800fdc4:	10000001 	.word	0x10000001
 800fdc8:	04000120 	.word	0x04000120
 800fdcc:	08011027 	.word	0x08011027

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	f040 8170 	bne.w	80100ba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fdda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdde:	f003 0310 	and.w	r3, r3, #16
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	f000 8169 	beq.w	80100ba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fde8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdec:	f003 0310 	and.w	r3, r3, #16
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	f000 8162 	beq.w	80100ba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	2210      	movs	r2, #16
 800fdfc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	689b      	ldr	r3, [r3, #8]
 800fe04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe08:	2b40      	cmp	r3, #64	@ 0x40
 800fe0a:	f040 80d8 	bne.w	800ffbe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fe1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	f000 80af 	beq.w	800ff84 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fe2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fe30:	429a      	cmp	r2, r3
 800fe32:	f080 80a7 	bcs.w	800ff84 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fe3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	f003 0320 	and.w	r3, r3, #32
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	f040 8087 	bne.w	800ff62 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fe60:	e853 3f00 	ldrex	r3, [r3]
 800fe64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fe68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fe6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	461a      	mov	r2, r3
 800fe7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fe7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fe82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fe8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fe8e:	e841 2300 	strex	r3, r2, [r1]
 800fe92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fe96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d1da      	bne.n	800fe54 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	3308      	adds	r3, #8
 800fea4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fea8:	e853 3f00 	ldrex	r3, [r3]
 800feac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800feae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800feb0:	f023 0301 	bic.w	r3, r3, #1
 800feb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	3308      	adds	r3, #8
 800febe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fec2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800feca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fece:	e841 2300 	strex	r3, r2, [r1]
 800fed2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fed4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d1e1      	bne.n	800fe9e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	3308      	adds	r3, #8
 800fee0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fee2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fee4:	e853 3f00 	ldrex	r3, [r3]
 800fee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800feea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800feec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fef0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	3308      	adds	r3, #8
 800fefa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fefe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ff00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ff04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ff06:	e841 2300 	strex	r3, r2, [r1]
 800ff0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ff0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d1e3      	bne.n	800feda <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	2220      	movs	r2, #32
 800ff16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff28:	e853 3f00 	ldrex	r3, [r3]
 800ff2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ff2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff30:	f023 0310 	bic.w	r3, r3, #16
 800ff34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	461a      	mov	r2, r3
 800ff3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff42:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ff44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ff48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ff4a:	e841 2300 	strex	r3, r2, [r1]
 800ff4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ff50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d1e4      	bne.n	800ff20 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	f7fa ff7e 	bl	800ae5e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	2202      	movs	r2, #2
 800ff66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff74:	b29b      	uxth	r3, r3
 800ff76:	1ad3      	subs	r3, r2, r3
 800ff78:	b29b      	uxth	r3, r3
 800ff7a:	4619      	mov	r1, r3
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f7f7 fd41 	bl	8007a04 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ff82:	e0fc      	b.n	801017e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	f040 80f5 	bne.w	801017e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	f003 0320 	and.w	r3, r3, #32
 800ffa2:	2b20      	cmp	r3, #32
 800ffa4:	f040 80eb 	bne.w	801017e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	2202      	movs	r2, #2
 800ffac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	6878      	ldr	r0, [r7, #4]
 800ffb8:	f7f7 fd24 	bl	8007a04 <HAL_UARTEx_RxEventCallback>
      return;
 800ffbc:	e0df      	b.n	801017e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ffca:	b29b      	uxth	r3, r3
 800ffcc:	1ad3      	subs	r3, r2, r3
 800ffce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ffd8:	b29b      	uxth	r3, r3
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	f000 80d1 	beq.w	8010182 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ffe0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	f000 80cc 	beq.w	8010182 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fff2:	e853 3f00 	ldrex	r3, [r3]
 800fff6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fffa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fffe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	461a      	mov	r2, r3
 8010008:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801000c:	647b      	str	r3, [r7, #68]	@ 0x44
 801000e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010010:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010012:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010014:	e841 2300 	strex	r3, r2, [r1]
 8010018:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801001a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801001c:	2b00      	cmp	r3, #0
 801001e:	d1e4      	bne.n	800ffea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	3308      	adds	r3, #8
 8010026:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801002a:	e853 3f00 	ldrex	r3, [r3]
 801002e:	623b      	str	r3, [r7, #32]
   return(result);
 8010030:	6a3b      	ldr	r3, [r7, #32]
 8010032:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010036:	f023 0301 	bic.w	r3, r3, #1
 801003a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	3308      	adds	r3, #8
 8010044:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010048:	633a      	str	r2, [r7, #48]	@ 0x30
 801004a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801004c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801004e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010050:	e841 2300 	strex	r3, r2, [r1]
 8010054:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1e1      	bne.n	8010020 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2220      	movs	r2, #32
 8010060:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	2200      	movs	r2, #0
 8010068:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2200      	movs	r2, #0
 801006e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010076:	693b      	ldr	r3, [r7, #16]
 8010078:	e853 3f00 	ldrex	r3, [r3]
 801007c:	60fb      	str	r3, [r7, #12]
   return(result);
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	f023 0310 	bic.w	r3, r3, #16
 8010084:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	461a      	mov	r2, r3
 801008e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010092:	61fb      	str	r3, [r7, #28]
 8010094:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010096:	69b9      	ldr	r1, [r7, #24]
 8010098:	69fa      	ldr	r2, [r7, #28]
 801009a:	e841 2300 	strex	r3, r2, [r1]
 801009e:	617b      	str	r3, [r7, #20]
   return(result);
 80100a0:	697b      	ldr	r3, [r7, #20]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d1e4      	bne.n	8010070 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	2202      	movs	r2, #2
 80100aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80100ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80100b0:	4619      	mov	r1, r3
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f7f7 fca6 	bl	8007a04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80100b8:	e063      	b.n	8010182 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80100ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d00e      	beq.n	80100e4 <HAL_UART_IRQHandler+0x5d8>
 80100c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80100ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d008      	beq.n	80100e4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80100da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f000 ffdf 	bl	80110a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80100e2:	e051      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80100e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d014      	beq.n	801011a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80100f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80100f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d105      	bne.n	8010108 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80100fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010100:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010104:	2b00      	cmp	r3, #0
 8010106:	d008      	beq.n	801011a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801010c:	2b00      	cmp	r3, #0
 801010e:	d03a      	beq.n	8010186 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010114:	6878      	ldr	r0, [r7, #4]
 8010116:	4798      	blx	r3
    }
    return;
 8010118:	e035      	b.n	8010186 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801011a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801011e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010122:	2b00      	cmp	r3, #0
 8010124:	d009      	beq.n	801013a <HAL_UART_IRQHandler+0x62e>
 8010126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801012a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801012e:	2b00      	cmp	r3, #0
 8010130:	d003      	beq.n	801013a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f000 ff89 	bl	801104a <UART_EndTransmit_IT>
    return;
 8010138:	e026      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801013a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801013e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010142:	2b00      	cmp	r3, #0
 8010144:	d009      	beq.n	801015a <HAL_UART_IRQHandler+0x64e>
 8010146:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801014a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801014e:	2b00      	cmp	r3, #0
 8010150:	d003      	beq.n	801015a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010152:	6878      	ldr	r0, [r7, #4]
 8010154:	f000 ffb8 	bl	80110c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010158:	e016      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801015a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801015e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010162:	2b00      	cmp	r3, #0
 8010164:	d010      	beq.n	8010188 <HAL_UART_IRQHandler+0x67c>
 8010166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801016a:	2b00      	cmp	r3, #0
 801016c:	da0c      	bge.n	8010188 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801016e:	6878      	ldr	r0, [r7, #4]
 8010170:	f000 ffa0 	bl	80110b4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010174:	e008      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
      return;
 8010176:	bf00      	nop
 8010178:	e006      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
    return;
 801017a:	bf00      	nop
 801017c:	e004      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
      return;
 801017e:	bf00      	nop
 8010180:	e002      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
      return;
 8010182:	bf00      	nop
 8010184:	e000      	b.n	8010188 <HAL_UART_IRQHandler+0x67c>
    return;
 8010186:	bf00      	nop
  }
}
 8010188:	37e8      	adds	r7, #232	@ 0xe8
 801018a:	46bd      	mov	sp, r7
 801018c:	bd80      	pop	{r7, pc}
 801018e:	bf00      	nop

08010190 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010190:	b480      	push	{r7}
 8010192:	b083      	sub	sp, #12
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010198:	bf00      	nop
 801019a:	370c      	adds	r7, #12
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b083      	sub	sp, #12
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80101ac:	bf00      	nop
 80101ae:	370c      	adds	r7, #12
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr

080101b8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b083      	sub	sp, #12
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80101c0:	bf00      	nop
 80101c2:	370c      	adds	r7, #12
 80101c4:	46bd      	mov	sp, r7
 80101c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ca:	4770      	bx	lr

080101cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80101cc:	b480      	push	{r7}
 80101ce:	b083      	sub	sp, #12
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80101d4:	bf00      	nop
 80101d6:	370c      	adds	r7, #12
 80101d8:	46bd      	mov	sp, r7
 80101da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101de:	4770      	bx	lr

080101e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80101e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80101e4:	b08c      	sub	sp, #48	@ 0x30
 80101e6:	af00      	add	r7, sp, #0
 80101e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80101ea:	2300      	movs	r3, #0
 80101ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80101f0:	697b      	ldr	r3, [r7, #20]
 80101f2:	689a      	ldr	r2, [r3, #8]
 80101f4:	697b      	ldr	r3, [r7, #20]
 80101f6:	691b      	ldr	r3, [r3, #16]
 80101f8:	431a      	orrs	r2, r3
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	695b      	ldr	r3, [r3, #20]
 80101fe:	431a      	orrs	r2, r3
 8010200:	697b      	ldr	r3, [r7, #20]
 8010202:	69db      	ldr	r3, [r3, #28]
 8010204:	4313      	orrs	r3, r2
 8010206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	681a      	ldr	r2, [r3, #0]
 801020e:	4bab      	ldr	r3, [pc, #684]	@ (80104bc <UART_SetConfig+0x2dc>)
 8010210:	4013      	ands	r3, r2
 8010212:	697a      	ldr	r2, [r7, #20]
 8010214:	6812      	ldr	r2, [r2, #0]
 8010216:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010218:	430b      	orrs	r3, r1
 801021a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	685b      	ldr	r3, [r3, #4]
 8010222:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	68da      	ldr	r2, [r3, #12]
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	430a      	orrs	r2, r1
 8010230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010232:	697b      	ldr	r3, [r7, #20]
 8010234:	699b      	ldr	r3, [r3, #24]
 8010236:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010238:	697b      	ldr	r3, [r7, #20]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	4aa0      	ldr	r2, [pc, #640]	@ (80104c0 <UART_SetConfig+0x2e0>)
 801023e:	4293      	cmp	r3, r2
 8010240:	d004      	beq.n	801024c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	6a1b      	ldr	r3, [r3, #32]
 8010246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010248:	4313      	orrs	r3, r2
 801024a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	689b      	ldr	r3, [r3, #8]
 8010252:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010256:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801025a:	697a      	ldr	r2, [r7, #20]
 801025c:	6812      	ldr	r2, [r2, #0]
 801025e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010260:	430b      	orrs	r3, r1
 8010262:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010264:	697b      	ldr	r3, [r7, #20]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801026a:	f023 010f 	bic.w	r1, r3, #15
 801026e:	697b      	ldr	r3, [r7, #20]
 8010270:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	430a      	orrs	r2, r1
 8010278:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	4a91      	ldr	r2, [pc, #580]	@ (80104c4 <UART_SetConfig+0x2e4>)
 8010280:	4293      	cmp	r3, r2
 8010282:	d125      	bne.n	80102d0 <UART_SetConfig+0xf0>
 8010284:	4b90      	ldr	r3, [pc, #576]	@ (80104c8 <UART_SetConfig+0x2e8>)
 8010286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801028a:	f003 0303 	and.w	r3, r3, #3
 801028e:	2b03      	cmp	r3, #3
 8010290:	d81a      	bhi.n	80102c8 <UART_SetConfig+0xe8>
 8010292:	a201      	add	r2, pc, #4	@ (adr r2, 8010298 <UART_SetConfig+0xb8>)
 8010294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010298:	080102a9 	.word	0x080102a9
 801029c:	080102b9 	.word	0x080102b9
 80102a0:	080102b1 	.word	0x080102b1
 80102a4:	080102c1 	.word	0x080102c1
 80102a8:	2301      	movs	r3, #1
 80102aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102ae:	e0d6      	b.n	801045e <UART_SetConfig+0x27e>
 80102b0:	2302      	movs	r3, #2
 80102b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102b6:	e0d2      	b.n	801045e <UART_SetConfig+0x27e>
 80102b8:	2304      	movs	r3, #4
 80102ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102be:	e0ce      	b.n	801045e <UART_SetConfig+0x27e>
 80102c0:	2308      	movs	r3, #8
 80102c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102c6:	e0ca      	b.n	801045e <UART_SetConfig+0x27e>
 80102c8:	2310      	movs	r3, #16
 80102ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102ce:	e0c6      	b.n	801045e <UART_SetConfig+0x27e>
 80102d0:	697b      	ldr	r3, [r7, #20]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	4a7d      	ldr	r2, [pc, #500]	@ (80104cc <UART_SetConfig+0x2ec>)
 80102d6:	4293      	cmp	r3, r2
 80102d8:	d138      	bne.n	801034c <UART_SetConfig+0x16c>
 80102da:	4b7b      	ldr	r3, [pc, #492]	@ (80104c8 <UART_SetConfig+0x2e8>)
 80102dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80102e0:	f003 030c 	and.w	r3, r3, #12
 80102e4:	2b0c      	cmp	r3, #12
 80102e6:	d82d      	bhi.n	8010344 <UART_SetConfig+0x164>
 80102e8:	a201      	add	r2, pc, #4	@ (adr r2, 80102f0 <UART_SetConfig+0x110>)
 80102ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102ee:	bf00      	nop
 80102f0:	08010325 	.word	0x08010325
 80102f4:	08010345 	.word	0x08010345
 80102f8:	08010345 	.word	0x08010345
 80102fc:	08010345 	.word	0x08010345
 8010300:	08010335 	.word	0x08010335
 8010304:	08010345 	.word	0x08010345
 8010308:	08010345 	.word	0x08010345
 801030c:	08010345 	.word	0x08010345
 8010310:	0801032d 	.word	0x0801032d
 8010314:	08010345 	.word	0x08010345
 8010318:	08010345 	.word	0x08010345
 801031c:	08010345 	.word	0x08010345
 8010320:	0801033d 	.word	0x0801033d
 8010324:	2300      	movs	r3, #0
 8010326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801032a:	e098      	b.n	801045e <UART_SetConfig+0x27e>
 801032c:	2302      	movs	r3, #2
 801032e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010332:	e094      	b.n	801045e <UART_SetConfig+0x27e>
 8010334:	2304      	movs	r3, #4
 8010336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801033a:	e090      	b.n	801045e <UART_SetConfig+0x27e>
 801033c:	2308      	movs	r3, #8
 801033e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010342:	e08c      	b.n	801045e <UART_SetConfig+0x27e>
 8010344:	2310      	movs	r3, #16
 8010346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801034a:	e088      	b.n	801045e <UART_SetConfig+0x27e>
 801034c:	697b      	ldr	r3, [r7, #20]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	4a5f      	ldr	r2, [pc, #380]	@ (80104d0 <UART_SetConfig+0x2f0>)
 8010352:	4293      	cmp	r3, r2
 8010354:	d125      	bne.n	80103a2 <UART_SetConfig+0x1c2>
 8010356:	4b5c      	ldr	r3, [pc, #368]	@ (80104c8 <UART_SetConfig+0x2e8>)
 8010358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801035c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010360:	2b30      	cmp	r3, #48	@ 0x30
 8010362:	d016      	beq.n	8010392 <UART_SetConfig+0x1b2>
 8010364:	2b30      	cmp	r3, #48	@ 0x30
 8010366:	d818      	bhi.n	801039a <UART_SetConfig+0x1ba>
 8010368:	2b20      	cmp	r3, #32
 801036a:	d00a      	beq.n	8010382 <UART_SetConfig+0x1a2>
 801036c:	2b20      	cmp	r3, #32
 801036e:	d814      	bhi.n	801039a <UART_SetConfig+0x1ba>
 8010370:	2b00      	cmp	r3, #0
 8010372:	d002      	beq.n	801037a <UART_SetConfig+0x19a>
 8010374:	2b10      	cmp	r3, #16
 8010376:	d008      	beq.n	801038a <UART_SetConfig+0x1aa>
 8010378:	e00f      	b.n	801039a <UART_SetConfig+0x1ba>
 801037a:	2300      	movs	r3, #0
 801037c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010380:	e06d      	b.n	801045e <UART_SetConfig+0x27e>
 8010382:	2302      	movs	r3, #2
 8010384:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010388:	e069      	b.n	801045e <UART_SetConfig+0x27e>
 801038a:	2304      	movs	r3, #4
 801038c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010390:	e065      	b.n	801045e <UART_SetConfig+0x27e>
 8010392:	2308      	movs	r3, #8
 8010394:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010398:	e061      	b.n	801045e <UART_SetConfig+0x27e>
 801039a:	2310      	movs	r3, #16
 801039c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103a0:	e05d      	b.n	801045e <UART_SetConfig+0x27e>
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	4a4b      	ldr	r2, [pc, #300]	@ (80104d4 <UART_SetConfig+0x2f4>)
 80103a8:	4293      	cmp	r3, r2
 80103aa:	d125      	bne.n	80103f8 <UART_SetConfig+0x218>
 80103ac:	4b46      	ldr	r3, [pc, #280]	@ (80104c8 <UART_SetConfig+0x2e8>)
 80103ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80103b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80103b8:	d016      	beq.n	80103e8 <UART_SetConfig+0x208>
 80103ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80103bc:	d818      	bhi.n	80103f0 <UART_SetConfig+0x210>
 80103be:	2b80      	cmp	r3, #128	@ 0x80
 80103c0:	d00a      	beq.n	80103d8 <UART_SetConfig+0x1f8>
 80103c2:	2b80      	cmp	r3, #128	@ 0x80
 80103c4:	d814      	bhi.n	80103f0 <UART_SetConfig+0x210>
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d002      	beq.n	80103d0 <UART_SetConfig+0x1f0>
 80103ca:	2b40      	cmp	r3, #64	@ 0x40
 80103cc:	d008      	beq.n	80103e0 <UART_SetConfig+0x200>
 80103ce:	e00f      	b.n	80103f0 <UART_SetConfig+0x210>
 80103d0:	2300      	movs	r3, #0
 80103d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103d6:	e042      	b.n	801045e <UART_SetConfig+0x27e>
 80103d8:	2302      	movs	r3, #2
 80103da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103de:	e03e      	b.n	801045e <UART_SetConfig+0x27e>
 80103e0:	2304      	movs	r3, #4
 80103e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103e6:	e03a      	b.n	801045e <UART_SetConfig+0x27e>
 80103e8:	2308      	movs	r3, #8
 80103ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103ee:	e036      	b.n	801045e <UART_SetConfig+0x27e>
 80103f0:	2310      	movs	r3, #16
 80103f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103f6:	e032      	b.n	801045e <UART_SetConfig+0x27e>
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4a30      	ldr	r2, [pc, #192]	@ (80104c0 <UART_SetConfig+0x2e0>)
 80103fe:	4293      	cmp	r3, r2
 8010400:	d12a      	bne.n	8010458 <UART_SetConfig+0x278>
 8010402:	4b31      	ldr	r3, [pc, #196]	@ (80104c8 <UART_SetConfig+0x2e8>)
 8010404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010408:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801040c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010410:	d01a      	beq.n	8010448 <UART_SetConfig+0x268>
 8010412:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010416:	d81b      	bhi.n	8010450 <UART_SetConfig+0x270>
 8010418:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801041c:	d00c      	beq.n	8010438 <UART_SetConfig+0x258>
 801041e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010422:	d815      	bhi.n	8010450 <UART_SetConfig+0x270>
 8010424:	2b00      	cmp	r3, #0
 8010426:	d003      	beq.n	8010430 <UART_SetConfig+0x250>
 8010428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801042c:	d008      	beq.n	8010440 <UART_SetConfig+0x260>
 801042e:	e00f      	b.n	8010450 <UART_SetConfig+0x270>
 8010430:	2300      	movs	r3, #0
 8010432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010436:	e012      	b.n	801045e <UART_SetConfig+0x27e>
 8010438:	2302      	movs	r3, #2
 801043a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801043e:	e00e      	b.n	801045e <UART_SetConfig+0x27e>
 8010440:	2304      	movs	r3, #4
 8010442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010446:	e00a      	b.n	801045e <UART_SetConfig+0x27e>
 8010448:	2308      	movs	r3, #8
 801044a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801044e:	e006      	b.n	801045e <UART_SetConfig+0x27e>
 8010450:	2310      	movs	r3, #16
 8010452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010456:	e002      	b.n	801045e <UART_SetConfig+0x27e>
 8010458:	2310      	movs	r3, #16
 801045a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	4a17      	ldr	r2, [pc, #92]	@ (80104c0 <UART_SetConfig+0x2e0>)
 8010464:	4293      	cmp	r3, r2
 8010466:	f040 80a8 	bne.w	80105ba <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801046a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801046e:	2b08      	cmp	r3, #8
 8010470:	d834      	bhi.n	80104dc <UART_SetConfig+0x2fc>
 8010472:	a201      	add	r2, pc, #4	@ (adr r2, 8010478 <UART_SetConfig+0x298>)
 8010474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010478:	0801049d 	.word	0x0801049d
 801047c:	080104dd 	.word	0x080104dd
 8010480:	080104a5 	.word	0x080104a5
 8010484:	080104dd 	.word	0x080104dd
 8010488:	080104ab 	.word	0x080104ab
 801048c:	080104dd 	.word	0x080104dd
 8010490:	080104dd 	.word	0x080104dd
 8010494:	080104dd 	.word	0x080104dd
 8010498:	080104b3 	.word	0x080104b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801049c:	f7fe fa60 	bl	800e960 <HAL_RCC_GetPCLK1Freq>
 80104a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80104a2:	e021      	b.n	80104e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80104a4:	4b0c      	ldr	r3, [pc, #48]	@ (80104d8 <UART_SetConfig+0x2f8>)
 80104a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80104a8:	e01e      	b.n	80104e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80104aa:	f7fe f9eb 	bl	800e884 <HAL_RCC_GetSysClockFreq>
 80104ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80104b0:	e01a      	b.n	80104e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80104b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80104b8:	e016      	b.n	80104e8 <UART_SetConfig+0x308>
 80104ba:	bf00      	nop
 80104bc:	cfff69f3 	.word	0xcfff69f3
 80104c0:	40008000 	.word	0x40008000
 80104c4:	40013800 	.word	0x40013800
 80104c8:	40021000 	.word	0x40021000
 80104cc:	40004400 	.word	0x40004400
 80104d0:	40004800 	.word	0x40004800
 80104d4:	40004c00 	.word	0x40004c00
 80104d8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80104dc:	2300      	movs	r3, #0
 80104de:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80104e0:	2301      	movs	r3, #1
 80104e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80104e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80104e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f000 812a 	beq.w	8010744 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80104f0:	697b      	ldr	r3, [r7, #20]
 80104f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104f4:	4a9e      	ldr	r2, [pc, #632]	@ (8010770 <UART_SetConfig+0x590>)
 80104f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104fa:	461a      	mov	r2, r3
 80104fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8010502:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	685a      	ldr	r2, [r3, #4]
 8010508:	4613      	mov	r3, r2
 801050a:	005b      	lsls	r3, r3, #1
 801050c:	4413      	add	r3, r2
 801050e:	69ba      	ldr	r2, [r7, #24]
 8010510:	429a      	cmp	r2, r3
 8010512:	d305      	bcc.n	8010520 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010514:	697b      	ldr	r3, [r7, #20]
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801051a:	69ba      	ldr	r2, [r7, #24]
 801051c:	429a      	cmp	r2, r3
 801051e:	d903      	bls.n	8010528 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8010520:	2301      	movs	r3, #1
 8010522:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010526:	e10d      	b.n	8010744 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801052a:	2200      	movs	r2, #0
 801052c:	60bb      	str	r3, [r7, #8]
 801052e:	60fa      	str	r2, [r7, #12]
 8010530:	697b      	ldr	r3, [r7, #20]
 8010532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010534:	4a8e      	ldr	r2, [pc, #568]	@ (8010770 <UART_SetConfig+0x590>)
 8010536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801053a:	b29b      	uxth	r3, r3
 801053c:	2200      	movs	r2, #0
 801053e:	603b      	str	r3, [r7, #0]
 8010540:	607a      	str	r2, [r7, #4]
 8010542:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010546:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801054a:	f7f0 fb55 	bl	8000bf8 <__aeabi_uldivmod>
 801054e:	4602      	mov	r2, r0
 8010550:	460b      	mov	r3, r1
 8010552:	4610      	mov	r0, r2
 8010554:	4619      	mov	r1, r3
 8010556:	f04f 0200 	mov.w	r2, #0
 801055a:	f04f 0300 	mov.w	r3, #0
 801055e:	020b      	lsls	r3, r1, #8
 8010560:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010564:	0202      	lsls	r2, r0, #8
 8010566:	6979      	ldr	r1, [r7, #20]
 8010568:	6849      	ldr	r1, [r1, #4]
 801056a:	0849      	lsrs	r1, r1, #1
 801056c:	2000      	movs	r0, #0
 801056e:	460c      	mov	r4, r1
 8010570:	4605      	mov	r5, r0
 8010572:	eb12 0804 	adds.w	r8, r2, r4
 8010576:	eb43 0905 	adc.w	r9, r3, r5
 801057a:	697b      	ldr	r3, [r7, #20]
 801057c:	685b      	ldr	r3, [r3, #4]
 801057e:	2200      	movs	r2, #0
 8010580:	469a      	mov	sl, r3
 8010582:	4693      	mov	fp, r2
 8010584:	4652      	mov	r2, sl
 8010586:	465b      	mov	r3, fp
 8010588:	4640      	mov	r0, r8
 801058a:	4649      	mov	r1, r9
 801058c:	f7f0 fb34 	bl	8000bf8 <__aeabi_uldivmod>
 8010590:	4602      	mov	r2, r0
 8010592:	460b      	mov	r3, r1
 8010594:	4613      	mov	r3, r2
 8010596:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010598:	6a3b      	ldr	r3, [r7, #32]
 801059a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801059e:	d308      	bcc.n	80105b2 <UART_SetConfig+0x3d2>
 80105a0:	6a3b      	ldr	r3, [r7, #32]
 80105a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105a6:	d204      	bcs.n	80105b2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	6a3a      	ldr	r2, [r7, #32]
 80105ae:	60da      	str	r2, [r3, #12]
 80105b0:	e0c8      	b.n	8010744 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80105b2:	2301      	movs	r3, #1
 80105b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80105b8:	e0c4      	b.n	8010744 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80105ba:	697b      	ldr	r3, [r7, #20]
 80105bc:	69db      	ldr	r3, [r3, #28]
 80105be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80105c2:	d167      	bne.n	8010694 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80105c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80105c8:	2b08      	cmp	r3, #8
 80105ca:	d828      	bhi.n	801061e <UART_SetConfig+0x43e>
 80105cc:	a201      	add	r2, pc, #4	@ (adr r2, 80105d4 <UART_SetConfig+0x3f4>)
 80105ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105d2:	bf00      	nop
 80105d4:	080105f9 	.word	0x080105f9
 80105d8:	08010601 	.word	0x08010601
 80105dc:	08010609 	.word	0x08010609
 80105e0:	0801061f 	.word	0x0801061f
 80105e4:	0801060f 	.word	0x0801060f
 80105e8:	0801061f 	.word	0x0801061f
 80105ec:	0801061f 	.word	0x0801061f
 80105f0:	0801061f 	.word	0x0801061f
 80105f4:	08010617 	.word	0x08010617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80105f8:	f7fe f9b2 	bl	800e960 <HAL_RCC_GetPCLK1Freq>
 80105fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80105fe:	e014      	b.n	801062a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010600:	f7fe f9c4 	bl	800e98c <HAL_RCC_GetPCLK2Freq>
 8010604:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010606:	e010      	b.n	801062a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010608:	4b5a      	ldr	r3, [pc, #360]	@ (8010774 <UART_SetConfig+0x594>)
 801060a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801060c:	e00d      	b.n	801062a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801060e:	f7fe f939 	bl	800e884 <HAL_RCC_GetSysClockFreq>
 8010612:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010614:	e009      	b.n	801062a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801061a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801061c:	e005      	b.n	801062a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 801061e:	2300      	movs	r3, #0
 8010620:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010622:	2301      	movs	r3, #1
 8010624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801062a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801062c:	2b00      	cmp	r3, #0
 801062e:	f000 8089 	beq.w	8010744 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010632:	697b      	ldr	r3, [r7, #20]
 8010634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010636:	4a4e      	ldr	r2, [pc, #312]	@ (8010770 <UART_SetConfig+0x590>)
 8010638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801063c:	461a      	mov	r2, r3
 801063e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010640:	fbb3 f3f2 	udiv	r3, r3, r2
 8010644:	005a      	lsls	r2, r3, #1
 8010646:	697b      	ldr	r3, [r7, #20]
 8010648:	685b      	ldr	r3, [r3, #4]
 801064a:	085b      	lsrs	r3, r3, #1
 801064c:	441a      	add	r2, r3
 801064e:	697b      	ldr	r3, [r7, #20]
 8010650:	685b      	ldr	r3, [r3, #4]
 8010652:	fbb2 f3f3 	udiv	r3, r2, r3
 8010656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010658:	6a3b      	ldr	r3, [r7, #32]
 801065a:	2b0f      	cmp	r3, #15
 801065c:	d916      	bls.n	801068c <UART_SetConfig+0x4ac>
 801065e:	6a3b      	ldr	r3, [r7, #32]
 8010660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010664:	d212      	bcs.n	801068c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010666:	6a3b      	ldr	r3, [r7, #32]
 8010668:	b29b      	uxth	r3, r3
 801066a:	f023 030f 	bic.w	r3, r3, #15
 801066e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010670:	6a3b      	ldr	r3, [r7, #32]
 8010672:	085b      	lsrs	r3, r3, #1
 8010674:	b29b      	uxth	r3, r3
 8010676:	f003 0307 	and.w	r3, r3, #7
 801067a:	b29a      	uxth	r2, r3
 801067c:	8bfb      	ldrh	r3, [r7, #30]
 801067e:	4313      	orrs	r3, r2
 8010680:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010682:	697b      	ldr	r3, [r7, #20]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	8bfa      	ldrh	r2, [r7, #30]
 8010688:	60da      	str	r2, [r3, #12]
 801068a:	e05b      	b.n	8010744 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 801068c:	2301      	movs	r3, #1
 801068e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010692:	e057      	b.n	8010744 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010694:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010698:	2b08      	cmp	r3, #8
 801069a:	d828      	bhi.n	80106ee <UART_SetConfig+0x50e>
 801069c:	a201      	add	r2, pc, #4	@ (adr r2, 80106a4 <UART_SetConfig+0x4c4>)
 801069e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106a2:	bf00      	nop
 80106a4:	080106c9 	.word	0x080106c9
 80106a8:	080106d1 	.word	0x080106d1
 80106ac:	080106d9 	.word	0x080106d9
 80106b0:	080106ef 	.word	0x080106ef
 80106b4:	080106df 	.word	0x080106df
 80106b8:	080106ef 	.word	0x080106ef
 80106bc:	080106ef 	.word	0x080106ef
 80106c0:	080106ef 	.word	0x080106ef
 80106c4:	080106e7 	.word	0x080106e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80106c8:	f7fe f94a 	bl	800e960 <HAL_RCC_GetPCLK1Freq>
 80106cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106ce:	e014      	b.n	80106fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106d0:	f7fe f95c 	bl	800e98c <HAL_RCC_GetPCLK2Freq>
 80106d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106d6:	e010      	b.n	80106fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80106d8:	4b26      	ldr	r3, [pc, #152]	@ (8010774 <UART_SetConfig+0x594>)
 80106da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106dc:	e00d      	b.n	80106fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106de:	f7fe f8d1 	bl	800e884 <HAL_RCC_GetSysClockFreq>
 80106e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106e4:	e009      	b.n	80106fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106ec:	e005      	b.n	80106fa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80106ee:	2300      	movs	r3, #0
 80106f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80106f2:	2301      	movs	r3, #1
 80106f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80106f8:	bf00      	nop
    }

    if (pclk != 0U)
 80106fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d021      	beq.n	8010744 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010704:	4a1a      	ldr	r2, [pc, #104]	@ (8010770 <UART_SetConfig+0x590>)
 8010706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801070a:	461a      	mov	r2, r3
 801070c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801070e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010712:	697b      	ldr	r3, [r7, #20]
 8010714:	685b      	ldr	r3, [r3, #4]
 8010716:	085b      	lsrs	r3, r3, #1
 8010718:	441a      	add	r2, r3
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	685b      	ldr	r3, [r3, #4]
 801071e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010724:	6a3b      	ldr	r3, [r7, #32]
 8010726:	2b0f      	cmp	r3, #15
 8010728:	d909      	bls.n	801073e <UART_SetConfig+0x55e>
 801072a:	6a3b      	ldr	r3, [r7, #32]
 801072c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010730:	d205      	bcs.n	801073e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010732:	6a3b      	ldr	r3, [r7, #32]
 8010734:	b29a      	uxth	r2, r3
 8010736:	697b      	ldr	r3, [r7, #20]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	60da      	str	r2, [r3, #12]
 801073c:	e002      	b.n	8010744 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 801073e:	2301      	movs	r3, #1
 8010740:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010744:	697b      	ldr	r3, [r7, #20]
 8010746:	2201      	movs	r2, #1
 8010748:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801074c:	697b      	ldr	r3, [r7, #20]
 801074e:	2201      	movs	r2, #1
 8010750:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	2200      	movs	r2, #0
 8010758:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	2200      	movs	r2, #0
 801075e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010760:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010764:	4618      	mov	r0, r3
 8010766:	3730      	adds	r7, #48	@ 0x30
 8010768:	46bd      	mov	sp, r7
 801076a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801076e:	bf00      	nop
 8010770:	0801d3bc 	.word	0x0801d3bc
 8010774:	00f42400 	.word	0x00f42400

08010778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010778:	b480      	push	{r7}
 801077a:	b083      	sub	sp, #12
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010784:	f003 0308 	and.w	r3, r3, #8
 8010788:	2b00      	cmp	r3, #0
 801078a:	d00a      	beq.n	80107a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	685b      	ldr	r3, [r3, #4]
 8010792:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	430a      	orrs	r2, r1
 80107a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107a6:	f003 0301 	and.w	r3, r3, #1
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d00a      	beq.n	80107c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	685b      	ldr	r3, [r3, #4]
 80107b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	430a      	orrs	r2, r1
 80107c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107c8:	f003 0302 	and.w	r3, r3, #2
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d00a      	beq.n	80107e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	685b      	ldr	r3, [r3, #4]
 80107d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	430a      	orrs	r2, r1
 80107e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107ea:	f003 0304 	and.w	r3, r3, #4
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d00a      	beq.n	8010808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	685b      	ldr	r3, [r3, #4]
 80107f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	430a      	orrs	r2, r1
 8010806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801080c:	f003 0310 	and.w	r3, r3, #16
 8010810:	2b00      	cmp	r3, #0
 8010812:	d00a      	beq.n	801082a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	689b      	ldr	r3, [r3, #8]
 801081a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	430a      	orrs	r2, r1
 8010828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801082e:	f003 0320 	and.w	r3, r3, #32
 8010832:	2b00      	cmp	r3, #0
 8010834:	d00a      	beq.n	801084c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	689b      	ldr	r3, [r3, #8]
 801083c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	430a      	orrs	r2, r1
 801084a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010854:	2b00      	cmp	r3, #0
 8010856:	d01a      	beq.n	801088e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	685b      	ldr	r3, [r3, #4]
 801085e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	430a      	orrs	r2, r1
 801086c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010876:	d10a      	bne.n	801088e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	430a      	orrs	r2, r1
 801088c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010896:	2b00      	cmp	r3, #0
 8010898:	d00a      	beq.n	80108b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	685b      	ldr	r3, [r3, #4]
 80108a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	430a      	orrs	r2, r1
 80108ae:	605a      	str	r2, [r3, #4]
  }
}
 80108b0:	bf00      	nop
 80108b2:	370c      	adds	r7, #12
 80108b4:	46bd      	mov	sp, r7
 80108b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ba:	4770      	bx	lr

080108bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80108bc:	b580      	push	{r7, lr}
 80108be:	b098      	sub	sp, #96	@ 0x60
 80108c0:	af02      	add	r7, sp, #8
 80108c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	2200      	movs	r2, #0
 80108c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80108cc:	f7f8 f9c0 	bl	8008c50 <HAL_GetTick>
 80108d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	f003 0308 	and.w	r3, r3, #8
 80108dc:	2b08      	cmp	r3, #8
 80108de:	d12f      	bne.n	8010940 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80108e4:	9300      	str	r3, [sp, #0]
 80108e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108e8:	2200      	movs	r2, #0
 80108ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80108ee:	6878      	ldr	r0, [r7, #4]
 80108f0:	f000 f88e 	bl	8010a10 <UART_WaitOnFlagUntilTimeout>
 80108f4:	4603      	mov	r3, r0
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d022      	beq.n	8010940 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010902:	e853 3f00 	ldrex	r3, [r3]
 8010906:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801090a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801090e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	461a      	mov	r2, r3
 8010916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010918:	647b      	str	r3, [r7, #68]	@ 0x44
 801091a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801091c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801091e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010920:	e841 2300 	strex	r3, r2, [r1]
 8010924:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010928:	2b00      	cmp	r3, #0
 801092a:	d1e6      	bne.n	80108fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2220      	movs	r2, #32
 8010930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	2200      	movs	r2, #0
 8010938:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801093c:	2303      	movs	r3, #3
 801093e:	e063      	b.n	8010a08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	f003 0304 	and.w	r3, r3, #4
 801094a:	2b04      	cmp	r3, #4
 801094c:	d149      	bne.n	80109e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801094e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010952:	9300      	str	r3, [sp, #0]
 8010954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010956:	2200      	movs	r2, #0
 8010958:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f000 f857 	bl	8010a10 <UART_WaitOnFlagUntilTimeout>
 8010962:	4603      	mov	r3, r0
 8010964:	2b00      	cmp	r3, #0
 8010966:	d03c      	beq.n	80109e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801096e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010970:	e853 3f00 	ldrex	r3, [r3]
 8010974:	623b      	str	r3, [r7, #32]
   return(result);
 8010976:	6a3b      	ldr	r3, [r7, #32]
 8010978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801097c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	461a      	mov	r2, r3
 8010984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010986:	633b      	str	r3, [r7, #48]	@ 0x30
 8010988:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801098c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801098e:	e841 2300 	strex	r3, r2, [r1]
 8010992:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010996:	2b00      	cmp	r3, #0
 8010998:	d1e6      	bne.n	8010968 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	3308      	adds	r3, #8
 80109a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109a2:	693b      	ldr	r3, [r7, #16]
 80109a4:	e853 3f00 	ldrex	r3, [r3]
 80109a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	f023 0301 	bic.w	r3, r3, #1
 80109b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	3308      	adds	r3, #8
 80109b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80109ba:	61fa      	str	r2, [r7, #28]
 80109bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109be:	69b9      	ldr	r1, [r7, #24]
 80109c0:	69fa      	ldr	r2, [r7, #28]
 80109c2:	e841 2300 	strex	r3, r2, [r1]
 80109c6:	617b      	str	r3, [r7, #20]
   return(result);
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d1e5      	bne.n	801099a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2220      	movs	r2, #32
 80109d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2200      	movs	r2, #0
 80109da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109de:	2303      	movs	r3, #3
 80109e0:	e012      	b.n	8010a08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	2220      	movs	r2, #32
 80109e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2220      	movs	r2, #32
 80109ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	2200      	movs	r2, #0
 80109f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2200      	movs	r2, #0
 80109fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	2200      	movs	r2, #0
 8010a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a06:	2300      	movs	r3, #0
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	3758      	adds	r7, #88	@ 0x58
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b084      	sub	sp, #16
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	60f8      	str	r0, [r7, #12]
 8010a18:	60b9      	str	r1, [r7, #8]
 8010a1a:	603b      	str	r3, [r7, #0]
 8010a1c:	4613      	mov	r3, r2
 8010a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a20:	e04f      	b.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010a22:	69bb      	ldr	r3, [r7, #24]
 8010a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a28:	d04b      	beq.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010a2a:	f7f8 f911 	bl	8008c50 <HAL_GetTick>
 8010a2e:	4602      	mov	r2, r0
 8010a30:	683b      	ldr	r3, [r7, #0]
 8010a32:	1ad3      	subs	r3, r2, r3
 8010a34:	69ba      	ldr	r2, [r7, #24]
 8010a36:	429a      	cmp	r2, r3
 8010a38:	d302      	bcc.n	8010a40 <UART_WaitOnFlagUntilTimeout+0x30>
 8010a3a:	69bb      	ldr	r3, [r7, #24]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d101      	bne.n	8010a44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010a40:	2303      	movs	r3, #3
 8010a42:	e04e      	b.n	8010ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f003 0304 	and.w	r3, r3, #4
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d037      	beq.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	2b80      	cmp	r3, #128	@ 0x80
 8010a56:	d034      	beq.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	2b40      	cmp	r3, #64	@ 0x40
 8010a5c:	d031      	beq.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	69db      	ldr	r3, [r3, #28]
 8010a64:	f003 0308 	and.w	r3, r3, #8
 8010a68:	2b08      	cmp	r3, #8
 8010a6a:	d110      	bne.n	8010a8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	2208      	movs	r2, #8
 8010a72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a74:	68f8      	ldr	r0, [r7, #12]
 8010a76:	f000 f920 	bl	8010cba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	2208      	movs	r2, #8
 8010a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	2200      	movs	r2, #0
 8010a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	e029      	b.n	8010ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	69db      	ldr	r3, [r3, #28]
 8010a94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010a98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010a9c:	d111      	bne.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010aa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010aa8:	68f8      	ldr	r0, [r7, #12]
 8010aaa:	f000 f906 	bl	8010cba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	2220      	movs	r2, #32
 8010ab2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2200      	movs	r2, #0
 8010aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010abe:	2303      	movs	r3, #3
 8010ac0:	e00f      	b.n	8010ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	69da      	ldr	r2, [r3, #28]
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	4013      	ands	r3, r2
 8010acc:	68ba      	ldr	r2, [r7, #8]
 8010ace:	429a      	cmp	r2, r3
 8010ad0:	bf0c      	ite	eq
 8010ad2:	2301      	moveq	r3, #1
 8010ad4:	2300      	movne	r3, #0
 8010ad6:	b2db      	uxtb	r3, r3
 8010ad8:	461a      	mov	r2, r3
 8010ada:	79fb      	ldrb	r3, [r7, #7]
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d0a0      	beq.n	8010a22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010ae0:	2300      	movs	r3, #0
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	3710      	adds	r7, #16
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}
	...

08010aec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b096      	sub	sp, #88	@ 0x58
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	60f8      	str	r0, [r7, #12]
 8010af4:	60b9      	str	r1, [r7, #8]
 8010af6:	4613      	mov	r3, r2
 8010af8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	68ba      	ldr	r2, [r7, #8]
 8010afe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	88fa      	ldrh	r2, [r7, #6]
 8010b04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2222      	movs	r2, #34	@ 0x22
 8010b14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d02d      	beq.n	8010b7e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b28:	4a40      	ldr	r2, [pc, #256]	@ (8010c2c <UART_Start_Receive_DMA+0x140>)
 8010b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b32:	4a3f      	ldr	r2, [pc, #252]	@ (8010c30 <UART_Start_Receive_DMA+0x144>)
 8010b34:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b3c:	4a3d      	ldr	r2, [pc, #244]	@ (8010c34 <UART_Start_Receive_DMA+0x148>)
 8010b3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b46:	2200      	movs	r2, #0
 8010b48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	3324      	adds	r3, #36	@ 0x24
 8010b56:	4619      	mov	r1, r3
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b5c:	461a      	mov	r2, r3
 8010b5e:	88fb      	ldrh	r3, [r7, #6]
 8010b60:	f7fa f902 	bl	800ad68 <HAL_DMA_Start_IT>
 8010b64:	4603      	mov	r3, r0
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d009      	beq.n	8010b7e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	2210      	movs	r2, #16
 8010b6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	2220      	movs	r2, #32
 8010b76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	e051      	b.n	8010c22 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	691b      	ldr	r3, [r3, #16]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d018      	beq.n	8010bb8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b8e:	e853 3f00 	ldrex	r3, [r3]
 8010b92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	461a      	mov	r2, r3
 8010ba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ba6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ba8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010baa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010bac:	e841 2300 	strex	r3, r2, [r1]
 8010bb0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d1e6      	bne.n	8010b86 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	3308      	adds	r3, #8
 8010bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bc2:	e853 3f00 	ldrex	r3, [r3]
 8010bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bca:	f043 0301 	orr.w	r3, r3, #1
 8010bce:	653b      	str	r3, [r7, #80]	@ 0x50
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	3308      	adds	r3, #8
 8010bd6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010bd8:	637a      	str	r2, [r7, #52]	@ 0x34
 8010bda:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010bde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010be0:	e841 2300 	strex	r3, r2, [r1]
 8010be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d1e5      	bne.n	8010bb8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	3308      	adds	r3, #8
 8010bf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	e853 3f00 	ldrex	r3, [r3]
 8010bfa:	613b      	str	r3, [r7, #16]
   return(result);
 8010bfc:	693b      	ldr	r3, [r7, #16]
 8010bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	3308      	adds	r3, #8
 8010c0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010c0c:	623a      	str	r2, [r7, #32]
 8010c0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c10:	69f9      	ldr	r1, [r7, #28]
 8010c12:	6a3a      	ldr	r2, [r7, #32]
 8010c14:	e841 2300 	strex	r3, r2, [r1]
 8010c18:	61bb      	str	r3, [r7, #24]
   return(result);
 8010c1a:	69bb      	ldr	r3, [r7, #24]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d1e5      	bne.n	8010bec <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010c20:	2300      	movs	r3, #0
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	3758      	adds	r7, #88	@ 0x58
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bd80      	pop	{r7, pc}
 8010c2a:	bf00      	nop
 8010c2c:	08010e3d 	.word	0x08010e3d
 8010c30:	08010f69 	.word	0x08010f69
 8010c34:	08010fa7 	.word	0x08010fa7

08010c38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b08f      	sub	sp, #60	@ 0x3c
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c46:	6a3b      	ldr	r3, [r7, #32]
 8010c48:	e853 3f00 	ldrex	r3, [r3]
 8010c4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c4e:	69fb      	ldr	r3, [r7, #28]
 8010c50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	461a      	mov	r2, r3
 8010c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010c60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c66:	e841 2300 	strex	r3, r2, [r1]
 8010c6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d1e6      	bne.n	8010c40 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	3308      	adds	r3, #8
 8010c78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	e853 3f00 	ldrex	r3, [r3]
 8010c80:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c82:	68bb      	ldr	r3, [r7, #8]
 8010c84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010c88:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	3308      	adds	r3, #8
 8010c90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c92:	61ba      	str	r2, [r7, #24]
 8010c94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c96:	6979      	ldr	r1, [r7, #20]
 8010c98:	69ba      	ldr	r2, [r7, #24]
 8010c9a:	e841 2300 	strex	r3, r2, [r1]
 8010c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8010ca0:	693b      	ldr	r3, [r7, #16]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d1e5      	bne.n	8010c72 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	2220      	movs	r2, #32
 8010caa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010cae:	bf00      	nop
 8010cb0:	373c      	adds	r7, #60	@ 0x3c
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb8:	4770      	bx	lr

08010cba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010cba:	b480      	push	{r7}
 8010cbc:	b095      	sub	sp, #84	@ 0x54
 8010cbe:	af00      	add	r7, sp, #0
 8010cc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cca:	e853 3f00 	ldrex	r3, [r3]
 8010cce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	461a      	mov	r2, r3
 8010cde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ce0:	643b      	str	r3, [r7, #64]	@ 0x40
 8010ce2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ce4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010ce6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ce8:	e841 2300 	strex	r3, r2, [r1]
 8010cec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d1e6      	bne.n	8010cc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	3308      	adds	r3, #8
 8010cfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cfc:	6a3b      	ldr	r3, [r7, #32]
 8010cfe:	e853 3f00 	ldrex	r3, [r3]
 8010d02:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d04:	69fb      	ldr	r3, [r7, #28]
 8010d06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010d0a:	f023 0301 	bic.w	r3, r3, #1
 8010d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	3308      	adds	r3, #8
 8010d16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d20:	e841 2300 	strex	r3, r2, [r1]
 8010d24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d1e3      	bne.n	8010cf4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d30:	2b01      	cmp	r3, #1
 8010d32:	d118      	bne.n	8010d66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	e853 3f00 	ldrex	r3, [r3]
 8010d40:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	f023 0310 	bic.w	r3, r3, #16
 8010d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	461a      	mov	r2, r3
 8010d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d52:	61bb      	str	r3, [r7, #24]
 8010d54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d56:	6979      	ldr	r1, [r7, #20]
 8010d58:	69ba      	ldr	r2, [r7, #24]
 8010d5a:	e841 2300 	strex	r3, r2, [r1]
 8010d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8010d60:	693b      	ldr	r3, [r7, #16]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d1e6      	bne.n	8010d34 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2220      	movs	r2, #32
 8010d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	2200      	movs	r2, #0
 8010d72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	2200      	movs	r2, #0
 8010d78:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010d7a:	bf00      	nop
 8010d7c:	3754      	adds	r7, #84	@ 0x54
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr

08010d86 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010d86:	b580      	push	{r7, lr}
 8010d88:	b090      	sub	sp, #64	@ 0x40
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d92:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	f003 0320 	and.w	r3, r3, #32
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d137      	bne.n	8010e12 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010da2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010da4:	2200      	movs	r2, #0
 8010da6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	3308      	adds	r3, #8
 8010db0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010db4:	e853 3f00 	ldrex	r3, [r3]
 8010db8:	623b      	str	r3, [r7, #32]
   return(result);
 8010dba:	6a3b      	ldr	r3, [r7, #32]
 8010dbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	3308      	adds	r3, #8
 8010dc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010dca:	633a      	str	r2, [r7, #48]	@ 0x30
 8010dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010dd2:	e841 2300 	strex	r3, r2, [r1]
 8010dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d1e5      	bne.n	8010daa <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010de4:	693b      	ldr	r3, [r7, #16]
 8010de6:	e853 3f00 	ldrex	r3, [r3]
 8010dea:	60fb      	str	r3, [r7, #12]
   return(result);
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8010df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	461a      	mov	r2, r3
 8010dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dfc:	61fb      	str	r3, [r7, #28]
 8010dfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e00:	69b9      	ldr	r1, [r7, #24]
 8010e02:	69fa      	ldr	r2, [r7, #28]
 8010e04:	e841 2300 	strex	r3, r2, [r1]
 8010e08:	617b      	str	r3, [r7, #20]
   return(result);
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d1e6      	bne.n	8010dde <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010e10:	e002      	b.n	8010e18 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010e12:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010e14:	f7ff f9bc 	bl	8010190 <HAL_UART_TxCpltCallback>
}
 8010e18:	bf00      	nop
 8010e1a:	3740      	adds	r7, #64	@ 0x40
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	bd80      	pop	{r7, pc}

08010e20 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b084      	sub	sp, #16
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e2c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010e2e:	68f8      	ldr	r0, [r7, #12]
 8010e30:	f7ff f9b8 	bl	80101a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e34:	bf00      	nop
 8010e36:	3710      	adds	r7, #16
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	bd80      	pop	{r7, pc}

08010e3c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b09c      	sub	sp, #112	@ 0x70
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e48:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f003 0320 	and.w	r3, r3, #32
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d171      	bne.n	8010f3c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e5a:	2200      	movs	r2, #0
 8010e5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e68:	e853 3f00 	ldrex	r3, [r3]
 8010e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010e74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	461a      	mov	r2, r3
 8010e7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e86:	e841 2300 	strex	r3, r2, [r1]
 8010e8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010e8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d1e6      	bne.n	8010e60 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	3308      	adds	r3, #8
 8010e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e9c:	e853 3f00 	ldrex	r3, [r3]
 8010ea0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ea4:	f023 0301 	bic.w	r3, r3, #1
 8010ea8:	667b      	str	r3, [r7, #100]	@ 0x64
 8010eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	3308      	adds	r3, #8
 8010eb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010eb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8010eb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010eba:	e841 2300 	strex	r3, r2, [r1]
 8010ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d1e5      	bne.n	8010e92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	3308      	adds	r3, #8
 8010ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed0:	e853 3f00 	ldrex	r3, [r3]
 8010ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8010ed6:	6a3b      	ldr	r3, [r7, #32]
 8010ed8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010edc:	663b      	str	r3, [r7, #96]	@ 0x60
 8010ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	3308      	adds	r3, #8
 8010ee4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8010ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010eee:	e841 2300 	strex	r3, r2, [r1]
 8010ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d1e5      	bne.n	8010ec6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010efc:	2220      	movs	r2, #32
 8010efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f06:	2b01      	cmp	r3, #1
 8010f08:	d118      	bne.n	8010f3c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f10:	693b      	ldr	r3, [r7, #16]
 8010f12:	e853 3f00 	ldrex	r3, [r3]
 8010f16:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	f023 0310 	bic.w	r3, r3, #16
 8010f1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	461a      	mov	r2, r3
 8010f26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f28:	61fb      	str	r3, [r7, #28]
 8010f2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f2c:	69b9      	ldr	r1, [r7, #24]
 8010f2e:	69fa      	ldr	r2, [r7, #28]
 8010f30:	e841 2300 	strex	r3, r2, [r1]
 8010f34:	617b      	str	r3, [r7, #20]
   return(result);
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d1e6      	bne.n	8010f0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f3e:	2200      	movs	r2, #0
 8010f40:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f46:	2b01      	cmp	r3, #1
 8010f48:	d107      	bne.n	8010f5a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f50:	4619      	mov	r1, r3
 8010f52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f54:	f7f6 fd56 	bl	8007a04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f58:	e002      	b.n	8010f60 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010f5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f5c:	f7ff f92c 	bl	80101b8 <HAL_UART_RxCpltCallback>
}
 8010f60:	bf00      	nop
 8010f62:	3770      	adds	r7, #112	@ 0x70
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}

08010f68 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	b084      	sub	sp, #16
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f74:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	2201      	movs	r2, #1
 8010f7a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	d109      	bne.n	8010f98 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f8a:	085b      	lsrs	r3, r3, #1
 8010f8c:	b29b      	uxth	r3, r3
 8010f8e:	4619      	mov	r1, r3
 8010f90:	68f8      	ldr	r0, [r7, #12]
 8010f92:	f7f6 fd37 	bl	8007a04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f96:	e002      	b.n	8010f9e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	f7ff f917 	bl	80101cc <HAL_UART_RxHalfCpltCallback>
}
 8010f9e:	bf00      	nop
 8010fa0:	3710      	adds	r7, #16
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	bd80      	pop	{r7, pc}

08010fa6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010fa6:	b580      	push	{r7, lr}
 8010fa8:	b086      	sub	sp, #24
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fb2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010fba:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010fc2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	689b      	ldr	r3, [r3, #8]
 8010fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fce:	2b80      	cmp	r3, #128	@ 0x80
 8010fd0:	d109      	bne.n	8010fe6 <UART_DMAError+0x40>
 8010fd2:	693b      	ldr	r3, [r7, #16]
 8010fd4:	2b21      	cmp	r3, #33	@ 0x21
 8010fd6:	d106      	bne.n	8010fe6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	2200      	movs	r2, #0
 8010fdc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010fe0:	6978      	ldr	r0, [r7, #20]
 8010fe2:	f7ff fe29 	bl	8010c38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	689b      	ldr	r3, [r3, #8]
 8010fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ff0:	2b40      	cmp	r3, #64	@ 0x40
 8010ff2:	d109      	bne.n	8011008 <UART_DMAError+0x62>
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	2b22      	cmp	r3, #34	@ 0x22
 8010ff8:	d106      	bne.n	8011008 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011002:	6978      	ldr	r0, [r7, #20]
 8011004:	f7ff fe59 	bl	8010cba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801100e:	f043 0210 	orr.w	r2, r3, #16
 8011012:	697b      	ldr	r3, [r7, #20]
 8011014:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011018:	6978      	ldr	r0, [r7, #20]
 801101a:	f7f6 fe47 	bl	8007cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801101e:	bf00      	nop
 8011020:	3718      	adds	r7, #24
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}

08011026 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011026:	b580      	push	{r7, lr}
 8011028:	b084      	sub	sp, #16
 801102a:	af00      	add	r7, sp, #0
 801102c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011032:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	2200      	movs	r2, #0
 8011038:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801103c:	68f8      	ldr	r0, [r7, #12]
 801103e:	f7f6 fe35 	bl	8007cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011042:	bf00      	nop
 8011044:	3710      	adds	r7, #16
 8011046:	46bd      	mov	sp, r7
 8011048:	bd80      	pop	{r7, pc}

0801104a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801104a:	b580      	push	{r7, lr}
 801104c:	b088      	sub	sp, #32
 801104e:	af00      	add	r7, sp, #0
 8011050:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	e853 3f00 	ldrex	r3, [r3]
 801105e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011060:	68bb      	ldr	r3, [r7, #8]
 8011062:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011066:	61fb      	str	r3, [r7, #28]
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	461a      	mov	r2, r3
 801106e:	69fb      	ldr	r3, [r7, #28]
 8011070:	61bb      	str	r3, [r7, #24]
 8011072:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011074:	6979      	ldr	r1, [r7, #20]
 8011076:	69ba      	ldr	r2, [r7, #24]
 8011078:	e841 2300 	strex	r3, r2, [r1]
 801107c:	613b      	str	r3, [r7, #16]
   return(result);
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d1e6      	bne.n	8011052 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	2220      	movs	r2, #32
 8011088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2200      	movs	r2, #0
 8011090:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011092:	6878      	ldr	r0, [r7, #4]
 8011094:	f7ff f87c 	bl	8010190 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011098:	bf00      	nop
 801109a:	3720      	adds	r7, #32
 801109c:	46bd      	mov	sp, r7
 801109e:	bd80      	pop	{r7, pc}

080110a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80110a0:	b480      	push	{r7}
 80110a2:	b083      	sub	sp, #12
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80110a8:	bf00      	nop
 80110aa:	370c      	adds	r7, #12
 80110ac:	46bd      	mov	sp, r7
 80110ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b2:	4770      	bx	lr

080110b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80110b4:	b480      	push	{r7}
 80110b6:	b083      	sub	sp, #12
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80110bc:	bf00      	nop
 80110be:	370c      	adds	r7, #12
 80110c0:	46bd      	mov	sp, r7
 80110c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c6:	4770      	bx	lr

080110c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80110c8:	b480      	push	{r7}
 80110ca:	b083      	sub	sp, #12
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80110d0:	bf00      	nop
 80110d2:	370c      	adds	r7, #12
 80110d4:	46bd      	mov	sp, r7
 80110d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110da:	4770      	bx	lr

080110dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80110dc:	b480      	push	{r7}
 80110de:	b085      	sub	sp, #20
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80110ea:	2b01      	cmp	r3, #1
 80110ec:	d101      	bne.n	80110f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80110ee:	2302      	movs	r3, #2
 80110f0:	e027      	b.n	8011142 <HAL_UARTEx_DisableFifoMode+0x66>
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	2201      	movs	r2, #1
 80110f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	2224      	movs	r2, #36	@ 0x24
 80110fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	681a      	ldr	r2, [r3, #0]
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	f022 0201 	bic.w	r2, r2, #1
 8011118:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011120:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2200      	movs	r2, #0
 8011126:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	68fa      	ldr	r2, [r7, #12]
 801112e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2220      	movs	r2, #32
 8011134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2200      	movs	r2, #0
 801113c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011140:	2300      	movs	r3, #0
}
 8011142:	4618      	mov	r0, r3
 8011144:	3714      	adds	r7, #20
 8011146:	46bd      	mov	sp, r7
 8011148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801114c:	4770      	bx	lr

0801114e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801114e:	b580      	push	{r7, lr}
 8011150:	b084      	sub	sp, #16
 8011152:	af00      	add	r7, sp, #0
 8011154:	6078      	str	r0, [r7, #4]
 8011156:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801115e:	2b01      	cmp	r3, #1
 8011160:	d101      	bne.n	8011166 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011162:	2302      	movs	r3, #2
 8011164:	e02d      	b.n	80111c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	2201      	movs	r2, #1
 801116a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	2224      	movs	r2, #36	@ 0x24
 8011172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	681a      	ldr	r2, [r3, #0]
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	f022 0201 	bic.w	r2, r2, #1
 801118c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	689b      	ldr	r3, [r3, #8]
 8011194:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	683a      	ldr	r2, [r7, #0]
 801119e:	430a      	orrs	r2, r1
 80111a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80111a2:	6878      	ldr	r0, [r7, #4]
 80111a4:	f000 f8a4 	bl	80112f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	68fa      	ldr	r2, [r7, #12]
 80111ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2220      	movs	r2, #32
 80111b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2200      	movs	r2, #0
 80111bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111c0:	2300      	movs	r3, #0
}
 80111c2:	4618      	mov	r0, r3
 80111c4:	3710      	adds	r7, #16
 80111c6:	46bd      	mov	sp, r7
 80111c8:	bd80      	pop	{r7, pc}

080111ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80111ca:	b580      	push	{r7, lr}
 80111cc:	b084      	sub	sp, #16
 80111ce:	af00      	add	r7, sp, #0
 80111d0:	6078      	str	r0, [r7, #4]
 80111d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80111da:	2b01      	cmp	r3, #1
 80111dc:	d101      	bne.n	80111e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80111de:	2302      	movs	r3, #2
 80111e0:	e02d      	b.n	801123e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	2201      	movs	r2, #1
 80111e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	2224      	movs	r2, #36	@ 0x24
 80111ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	681a      	ldr	r2, [r3, #0]
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	f022 0201 	bic.w	r2, r2, #1
 8011208:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	689b      	ldr	r3, [r3, #8]
 8011210:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	683a      	ldr	r2, [r7, #0]
 801121a:	430a      	orrs	r2, r1
 801121c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f000 f866 	bl	80112f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	68fa      	ldr	r2, [r7, #12]
 801122a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	2220      	movs	r2, #32
 8011230:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	2200      	movs	r2, #0
 8011238:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801123c:	2300      	movs	r3, #0
}
 801123e:	4618      	mov	r0, r3
 8011240:	3710      	adds	r7, #16
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}

08011246 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011246:	b580      	push	{r7, lr}
 8011248:	b08c      	sub	sp, #48	@ 0x30
 801124a:	af00      	add	r7, sp, #0
 801124c:	60f8      	str	r0, [r7, #12]
 801124e:	60b9      	str	r1, [r7, #8]
 8011250:	4613      	mov	r3, r2
 8011252:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801125a:	2b20      	cmp	r3, #32
 801125c:	d142      	bne.n	80112e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d002      	beq.n	801126a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011264:	88fb      	ldrh	r3, [r7, #6]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d101      	bne.n	801126e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801126a:	2301      	movs	r3, #1
 801126c:	e03b      	b.n	80112e6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	2201      	movs	r2, #1
 8011272:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	2200      	movs	r2, #0
 8011278:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801127a:	88fb      	ldrh	r3, [r7, #6]
 801127c:	461a      	mov	r2, r3
 801127e:	68b9      	ldr	r1, [r7, #8]
 8011280:	68f8      	ldr	r0, [r7, #12]
 8011282:	f7ff fc33 	bl	8010aec <UART_Start_Receive_DMA>
 8011286:	4603      	mov	r3, r0
 8011288:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801128c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011290:	2b00      	cmp	r3, #0
 8011292:	d124      	bne.n	80112de <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011298:	2b01      	cmp	r3, #1
 801129a:	d11d      	bne.n	80112d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	2210      	movs	r2, #16
 80112a2:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112aa:	69bb      	ldr	r3, [r7, #24]
 80112ac:	e853 3f00 	ldrex	r3, [r3]
 80112b0:	617b      	str	r3, [r7, #20]
   return(result);
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	f043 0310 	orr.w	r3, r3, #16
 80112b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	461a      	mov	r2, r3
 80112c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80112c4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112c6:	6a39      	ldr	r1, [r7, #32]
 80112c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112ca:	e841 2300 	strex	r3, r2, [r1]
 80112ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80112d0:	69fb      	ldr	r3, [r7, #28]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d1e6      	bne.n	80112a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80112d6:	e002      	b.n	80112de <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80112d8:	2301      	movs	r3, #1
 80112da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80112de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80112e2:	e000      	b.n	80112e6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80112e4:	2302      	movs	r3, #2
  }
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3730      	adds	r7, #48	@ 0x30
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
	...

080112f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80112f0:	b480      	push	{r7}
 80112f2:	b085      	sub	sp, #20
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d108      	bne.n	8011312 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2201      	movs	r2, #1
 8011304:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2201      	movs	r2, #1
 801130c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011310:	e031      	b.n	8011376 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011312:	2308      	movs	r3, #8
 8011314:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011316:	2308      	movs	r3, #8
 8011318:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	689b      	ldr	r3, [r3, #8]
 8011320:	0e5b      	lsrs	r3, r3, #25
 8011322:	b2db      	uxtb	r3, r3
 8011324:	f003 0307 	and.w	r3, r3, #7
 8011328:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	689b      	ldr	r3, [r3, #8]
 8011330:	0f5b      	lsrs	r3, r3, #29
 8011332:	b2db      	uxtb	r3, r3
 8011334:	f003 0307 	and.w	r3, r3, #7
 8011338:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801133a:	7bbb      	ldrb	r3, [r7, #14]
 801133c:	7b3a      	ldrb	r2, [r7, #12]
 801133e:	4911      	ldr	r1, [pc, #68]	@ (8011384 <UARTEx_SetNbDataToProcess+0x94>)
 8011340:	5c8a      	ldrb	r2, [r1, r2]
 8011342:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011346:	7b3a      	ldrb	r2, [r7, #12]
 8011348:	490f      	ldr	r1, [pc, #60]	@ (8011388 <UARTEx_SetNbDataToProcess+0x98>)
 801134a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801134c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011350:	b29a      	uxth	r2, r3
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011358:	7bfb      	ldrb	r3, [r7, #15]
 801135a:	7b7a      	ldrb	r2, [r7, #13]
 801135c:	4909      	ldr	r1, [pc, #36]	@ (8011384 <UARTEx_SetNbDataToProcess+0x94>)
 801135e:	5c8a      	ldrb	r2, [r1, r2]
 8011360:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011364:	7b7a      	ldrb	r2, [r7, #13]
 8011366:	4908      	ldr	r1, [pc, #32]	@ (8011388 <UARTEx_SetNbDataToProcess+0x98>)
 8011368:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801136a:	fb93 f3f2 	sdiv	r3, r3, r2
 801136e:	b29a      	uxth	r2, r3
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011376:	bf00      	nop
 8011378:	3714      	adds	r7, #20
 801137a:	46bd      	mov	sp, r7
 801137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011380:	4770      	bx	lr
 8011382:	bf00      	nop
 8011384:	0801d3d4 	.word	0x0801d3d4
 8011388:	0801d3dc 	.word	0x0801d3dc

0801138c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 801138c:	b480      	push	{r7}
 801138e:	b085      	sub	sp, #20
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	2200      	movs	r2, #0
 8011398:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801139c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80113a0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	b29a      	uxth	r2, r3
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80113ac:	2300      	movs	r3, #0
}
 80113ae:	4618      	mov	r0, r3
 80113b0:	3714      	adds	r7, #20
 80113b2:	46bd      	mov	sp, r7
 80113b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b8:	4770      	bx	lr

080113ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80113ba:	b480      	push	{r7}
 80113bc:	b085      	sub	sp, #20
 80113be:	af00      	add	r7, sp, #0
 80113c0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80113c2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80113c6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80113ce:	b29a      	uxth	r2, r3
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	43db      	mvns	r3, r3
 80113d6:	b29b      	uxth	r3, r3
 80113d8:	4013      	ands	r3, r2
 80113da:	b29a      	uxth	r2, r3
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80113f0:	b480      	push	{r7}
 80113f2:	b085      	sub	sp, #20
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	60f8      	str	r0, [r7, #12]
 80113f8:	1d3b      	adds	r3, r7, #4
 80113fa:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	2201      	movs	r2, #1
 8011402:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	2200      	movs	r2, #0
 801140a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	2200      	movs	r2, #0
 8011412:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	2200      	movs	r2, #0
 801141a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801141e:	2300      	movs	r3, #0
}
 8011420:	4618      	mov	r0, r3
 8011422:	3714      	adds	r7, #20
 8011424:	46bd      	mov	sp, r7
 8011426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142a:	4770      	bx	lr

0801142c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801142c:	b480      	push	{r7}
 801142e:	b0a7      	sub	sp, #156	@ 0x9c
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
 8011434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8011436:	2300      	movs	r3, #0
 8011438:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 801143c:	687a      	ldr	r2, [r7, #4]
 801143e:	683b      	ldr	r3, [r7, #0]
 8011440:	781b      	ldrb	r3, [r3, #0]
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	4413      	add	r3, r2
 8011446:	881b      	ldrh	r3, [r3, #0]
 8011448:	b29b      	uxth	r3, r3
 801144a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801144e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011452:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8011456:	683b      	ldr	r3, [r7, #0]
 8011458:	78db      	ldrb	r3, [r3, #3]
 801145a:	2b03      	cmp	r3, #3
 801145c:	d81f      	bhi.n	801149e <USB_ActivateEndpoint+0x72>
 801145e:	a201      	add	r2, pc, #4	@ (adr r2, 8011464 <USB_ActivateEndpoint+0x38>)
 8011460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011464:	08011475 	.word	0x08011475
 8011468:	08011491 	.word	0x08011491
 801146c:	080114a7 	.word	0x080114a7
 8011470:	08011483 	.word	0x08011483
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8011474:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011478:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801147c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011480:	e012      	b.n	80114a8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8011482:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011486:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 801148a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801148e:	e00b      	b.n	80114a8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011490:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011494:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011498:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801149c:	e004      	b.n	80114a8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801149e:	2301      	movs	r3, #1
 80114a0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80114a4:	e000      	b.n	80114a8 <USB_ActivateEndpoint+0x7c>
      break;
 80114a6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80114a8:	687a      	ldr	r2, [r7, #4]
 80114aa:	683b      	ldr	r3, [r7, #0]
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	009b      	lsls	r3, r3, #2
 80114b0:	441a      	add	r2, r3
 80114b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80114b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114c6:	b29b      	uxth	r3, r3
 80114c8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	683b      	ldr	r3, [r7, #0]
 80114ce:	781b      	ldrb	r3, [r3, #0]
 80114d0:	009b      	lsls	r3, r3, #2
 80114d2:	4413      	add	r3, r2
 80114d4:	881b      	ldrh	r3, [r3, #0]
 80114d6:	b29b      	uxth	r3, r3
 80114d8:	b21b      	sxth	r3, r3
 80114da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114e2:	b21a      	sxth	r2, r3
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	781b      	ldrb	r3, [r3, #0]
 80114e8:	b21b      	sxth	r3, r3
 80114ea:	4313      	orrs	r3, r2
 80114ec:	b21b      	sxth	r3, r3
 80114ee:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80114f2:	687a      	ldr	r2, [r7, #4]
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	781b      	ldrb	r3, [r3, #0]
 80114f8:	009b      	lsls	r3, r3, #2
 80114fa:	441a      	add	r2, r3
 80114fc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011500:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011504:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801150c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011510:	b29b      	uxth	r3, r3
 8011512:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011514:	683b      	ldr	r3, [r7, #0]
 8011516:	7b1b      	ldrb	r3, [r3, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	f040 8180 	bne.w	801181e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801151e:	683b      	ldr	r3, [r7, #0]
 8011520:	785b      	ldrb	r3, [r3, #1]
 8011522:	2b00      	cmp	r3, #0
 8011524:	f000 8084 	beq.w	8011630 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	61bb      	str	r3, [r7, #24]
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011532:	b29b      	uxth	r3, r3
 8011534:	461a      	mov	r2, r3
 8011536:	69bb      	ldr	r3, [r7, #24]
 8011538:	4413      	add	r3, r2
 801153a:	61bb      	str	r3, [r7, #24]
 801153c:	683b      	ldr	r3, [r7, #0]
 801153e:	781b      	ldrb	r3, [r3, #0]
 8011540:	00da      	lsls	r2, r3, #3
 8011542:	69bb      	ldr	r3, [r7, #24]
 8011544:	4413      	add	r3, r2
 8011546:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801154a:	617b      	str	r3, [r7, #20]
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	88db      	ldrh	r3, [r3, #6]
 8011550:	085b      	lsrs	r3, r3, #1
 8011552:	b29b      	uxth	r3, r3
 8011554:	005b      	lsls	r3, r3, #1
 8011556:	b29a      	uxth	r2, r3
 8011558:	697b      	ldr	r3, [r7, #20]
 801155a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801155c:	687a      	ldr	r2, [r7, #4]
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	781b      	ldrb	r3, [r3, #0]
 8011562:	009b      	lsls	r3, r3, #2
 8011564:	4413      	add	r3, r2
 8011566:	881b      	ldrh	r3, [r3, #0]
 8011568:	827b      	strh	r3, [r7, #18]
 801156a:	8a7b      	ldrh	r3, [r7, #18]
 801156c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011570:	2b00      	cmp	r3, #0
 8011572:	d01b      	beq.n	80115ac <USB_ActivateEndpoint+0x180>
 8011574:	687a      	ldr	r2, [r7, #4]
 8011576:	683b      	ldr	r3, [r7, #0]
 8011578:	781b      	ldrb	r3, [r3, #0]
 801157a:	009b      	lsls	r3, r3, #2
 801157c:	4413      	add	r3, r2
 801157e:	881b      	ldrh	r3, [r3, #0]
 8011580:	b29b      	uxth	r3, r3
 8011582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801158a:	823b      	strh	r3, [r7, #16]
 801158c:	687a      	ldr	r2, [r7, #4]
 801158e:	683b      	ldr	r3, [r7, #0]
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	009b      	lsls	r3, r3, #2
 8011594:	441a      	add	r2, r3
 8011596:	8a3b      	ldrh	r3, [r7, #16]
 8011598:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801159c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80115a8:	b29b      	uxth	r3, r3
 80115aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	78db      	ldrb	r3, [r3, #3]
 80115b0:	2b01      	cmp	r3, #1
 80115b2:	d020      	beq.n	80115f6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80115b4:	687a      	ldr	r2, [r7, #4]
 80115b6:	683b      	ldr	r3, [r7, #0]
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	009b      	lsls	r3, r3, #2
 80115bc:	4413      	add	r3, r2
 80115be:	881b      	ldrh	r3, [r3, #0]
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115ca:	81bb      	strh	r3, [r7, #12]
 80115cc:	89bb      	ldrh	r3, [r7, #12]
 80115ce:	f083 0320 	eor.w	r3, r3, #32
 80115d2:	81bb      	strh	r3, [r7, #12]
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	683b      	ldr	r3, [r7, #0]
 80115d8:	781b      	ldrb	r3, [r3, #0]
 80115da:	009b      	lsls	r3, r3, #2
 80115dc:	441a      	add	r2, r3
 80115de:	89bb      	ldrh	r3, [r7, #12]
 80115e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115f0:	b29b      	uxth	r3, r3
 80115f2:	8013      	strh	r3, [r2, #0]
 80115f4:	e3f9      	b.n	8011dea <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80115f6:	687a      	ldr	r2, [r7, #4]
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	781b      	ldrb	r3, [r3, #0]
 80115fc:	009b      	lsls	r3, r3, #2
 80115fe:	4413      	add	r3, r2
 8011600:	881b      	ldrh	r3, [r3, #0]
 8011602:	b29b      	uxth	r3, r3
 8011604:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011608:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801160c:	81fb      	strh	r3, [r7, #14]
 801160e:	687a      	ldr	r2, [r7, #4]
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	781b      	ldrb	r3, [r3, #0]
 8011614:	009b      	lsls	r3, r3, #2
 8011616:	441a      	add	r2, r3
 8011618:	89fb      	ldrh	r3, [r7, #14]
 801161a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801161e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011622:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801162a:	b29b      	uxth	r3, r3
 801162c:	8013      	strh	r3, [r2, #0]
 801162e:	e3dc      	b.n	8011dea <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	633b      	str	r3, [r7, #48]	@ 0x30
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801163a:	b29b      	uxth	r3, r3
 801163c:	461a      	mov	r2, r3
 801163e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011640:	4413      	add	r3, r2
 8011642:	633b      	str	r3, [r7, #48]	@ 0x30
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	781b      	ldrb	r3, [r3, #0]
 8011648:	00da      	lsls	r2, r3, #3
 801164a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801164c:	4413      	add	r3, r2
 801164e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011652:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	88db      	ldrh	r3, [r3, #6]
 8011658:	085b      	lsrs	r3, r3, #1
 801165a:	b29b      	uxth	r3, r3
 801165c:	005b      	lsls	r3, r3, #1
 801165e:	b29a      	uxth	r2, r3
 8011660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011662:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801166e:	b29b      	uxth	r3, r3
 8011670:	461a      	mov	r2, r3
 8011672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011674:	4413      	add	r3, r2
 8011676:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	781b      	ldrb	r3, [r3, #0]
 801167c:	00da      	lsls	r2, r3, #3
 801167e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011680:	4413      	add	r3, r2
 8011682:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011686:	627b      	str	r3, [r7, #36]	@ 0x24
 8011688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801168a:	881b      	ldrh	r3, [r3, #0]
 801168c:	b29b      	uxth	r3, r3
 801168e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011692:	b29a      	uxth	r2, r3
 8011694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011696:	801a      	strh	r2, [r3, #0]
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	691b      	ldr	r3, [r3, #16]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d10a      	bne.n	80116b6 <USB_ActivateEndpoint+0x28a>
 80116a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a2:	881b      	ldrh	r3, [r3, #0]
 80116a4:	b29b      	uxth	r3, r3
 80116a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116ae:	b29a      	uxth	r2, r3
 80116b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b2:	801a      	strh	r2, [r3, #0]
 80116b4:	e041      	b.n	801173a <USB_ActivateEndpoint+0x30e>
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	691b      	ldr	r3, [r3, #16]
 80116ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80116bc:	d81c      	bhi.n	80116f8 <USB_ActivateEndpoint+0x2cc>
 80116be:	683b      	ldr	r3, [r7, #0]
 80116c0:	691b      	ldr	r3, [r3, #16]
 80116c2:	085b      	lsrs	r3, r3, #1
 80116c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	691b      	ldr	r3, [r3, #16]
 80116cc:	f003 0301 	and.w	r3, r3, #1
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d004      	beq.n	80116de <USB_ActivateEndpoint+0x2b2>
 80116d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116d8:	3301      	adds	r3, #1
 80116da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e0:	881b      	ldrh	r3, [r3, #0]
 80116e2:	b29a      	uxth	r2, r3
 80116e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116e8:	b29b      	uxth	r3, r3
 80116ea:	029b      	lsls	r3, r3, #10
 80116ec:	b29b      	uxth	r3, r3
 80116ee:	4313      	orrs	r3, r2
 80116f0:	b29a      	uxth	r2, r3
 80116f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f4:	801a      	strh	r2, [r3, #0]
 80116f6:	e020      	b.n	801173a <USB_ActivateEndpoint+0x30e>
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	691b      	ldr	r3, [r3, #16]
 80116fc:	095b      	lsrs	r3, r3, #5
 80116fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011702:	683b      	ldr	r3, [r7, #0]
 8011704:	691b      	ldr	r3, [r3, #16]
 8011706:	f003 031f 	and.w	r3, r3, #31
 801170a:	2b00      	cmp	r3, #0
 801170c:	d104      	bne.n	8011718 <USB_ActivateEndpoint+0x2ec>
 801170e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011712:	3b01      	subs	r3, #1
 8011714:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801171a:	881b      	ldrh	r3, [r3, #0]
 801171c:	b29a      	uxth	r2, r3
 801171e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011722:	b29b      	uxth	r3, r3
 8011724:	029b      	lsls	r3, r3, #10
 8011726:	b29b      	uxth	r3, r3
 8011728:	4313      	orrs	r3, r2
 801172a:	b29b      	uxth	r3, r3
 801172c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011730:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011734:	b29a      	uxth	r2, r3
 8011736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011738:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801173a:	687a      	ldr	r2, [r7, #4]
 801173c:	683b      	ldr	r3, [r7, #0]
 801173e:	781b      	ldrb	r3, [r3, #0]
 8011740:	009b      	lsls	r3, r3, #2
 8011742:	4413      	add	r3, r2
 8011744:	881b      	ldrh	r3, [r3, #0]
 8011746:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011748:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801174a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801174e:	2b00      	cmp	r3, #0
 8011750:	d01b      	beq.n	801178a <USB_ActivateEndpoint+0x35e>
 8011752:	687a      	ldr	r2, [r7, #4]
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	781b      	ldrb	r3, [r3, #0]
 8011758:	009b      	lsls	r3, r3, #2
 801175a:	4413      	add	r3, r2
 801175c:	881b      	ldrh	r3, [r3, #0]
 801175e:	b29b      	uxth	r3, r3
 8011760:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011768:	843b      	strh	r3, [r7, #32]
 801176a:	687a      	ldr	r2, [r7, #4]
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	781b      	ldrb	r3, [r3, #0]
 8011770:	009b      	lsls	r3, r3, #2
 8011772:	441a      	add	r2, r3
 8011774:	8c3b      	ldrh	r3, [r7, #32]
 8011776:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801177a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801177e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011786:	b29b      	uxth	r3, r3
 8011788:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 801178a:	683b      	ldr	r3, [r7, #0]
 801178c:	781b      	ldrb	r3, [r3, #0]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d124      	bne.n	80117dc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011792:	687a      	ldr	r2, [r7, #4]
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	781b      	ldrb	r3, [r3, #0]
 8011798:	009b      	lsls	r3, r3, #2
 801179a:	4413      	add	r3, r2
 801179c:	881b      	ldrh	r3, [r3, #0]
 801179e:	b29b      	uxth	r3, r3
 80117a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80117a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117a8:	83bb      	strh	r3, [r7, #28]
 80117aa:	8bbb      	ldrh	r3, [r7, #28]
 80117ac:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80117b0:	83bb      	strh	r3, [r7, #28]
 80117b2:	8bbb      	ldrh	r3, [r7, #28]
 80117b4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80117b8:	83bb      	strh	r3, [r7, #28]
 80117ba:	687a      	ldr	r2, [r7, #4]
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	781b      	ldrb	r3, [r3, #0]
 80117c0:	009b      	lsls	r3, r3, #2
 80117c2:	441a      	add	r2, r3
 80117c4:	8bbb      	ldrh	r3, [r7, #28]
 80117c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117d6:	b29b      	uxth	r3, r3
 80117d8:	8013      	strh	r3, [r2, #0]
 80117da:	e306      	b.n	8011dea <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80117dc:	687a      	ldr	r2, [r7, #4]
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	781b      	ldrb	r3, [r3, #0]
 80117e2:	009b      	lsls	r3, r3, #2
 80117e4:	4413      	add	r3, r2
 80117e6:	881b      	ldrh	r3, [r3, #0]
 80117e8:	b29b      	uxth	r3, r3
 80117ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80117ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117f2:	83fb      	strh	r3, [r7, #30]
 80117f4:	8bfb      	ldrh	r3, [r7, #30]
 80117f6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80117fa:	83fb      	strh	r3, [r7, #30]
 80117fc:	687a      	ldr	r2, [r7, #4]
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	781b      	ldrb	r3, [r3, #0]
 8011802:	009b      	lsls	r3, r3, #2
 8011804:	441a      	add	r2, r3
 8011806:	8bfb      	ldrh	r3, [r7, #30]
 8011808:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801180c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011810:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011818:	b29b      	uxth	r3, r3
 801181a:	8013      	strh	r3, [r2, #0]
 801181c:	e2e5      	b.n	8011dea <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801181e:	683b      	ldr	r3, [r7, #0]
 8011820:	78db      	ldrb	r3, [r3, #3]
 8011822:	2b02      	cmp	r3, #2
 8011824:	d11e      	bne.n	8011864 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011826:	687a      	ldr	r2, [r7, #4]
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	781b      	ldrb	r3, [r3, #0]
 801182c:	009b      	lsls	r3, r3, #2
 801182e:	4413      	add	r3, r2
 8011830:	881b      	ldrh	r3, [r3, #0]
 8011832:	b29b      	uxth	r3, r3
 8011834:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011838:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801183c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8011840:	687a      	ldr	r2, [r7, #4]
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	781b      	ldrb	r3, [r3, #0]
 8011846:	009b      	lsls	r3, r3, #2
 8011848:	441a      	add	r2, r3
 801184a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801184e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011852:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011856:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801185a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801185e:	b29b      	uxth	r3, r3
 8011860:	8013      	strh	r3, [r2, #0]
 8011862:	e01d      	b.n	80118a0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011864:	687a      	ldr	r2, [r7, #4]
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	781b      	ldrb	r3, [r3, #0]
 801186a:	009b      	lsls	r3, r3, #2
 801186c:	4413      	add	r3, r2
 801186e:	881b      	ldrh	r3, [r3, #0]
 8011870:	b29b      	uxth	r3, r3
 8011872:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801187a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801187e:	687a      	ldr	r2, [r7, #4]
 8011880:	683b      	ldr	r3, [r7, #0]
 8011882:	781b      	ldrb	r3, [r3, #0]
 8011884:	009b      	lsls	r3, r3, #2
 8011886:	441a      	add	r2, r3
 8011888:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 801188c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801189c:	b29b      	uxth	r3, r3
 801189e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118aa:	b29b      	uxth	r3, r3
 80118ac:	461a      	mov	r2, r3
 80118ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80118b0:	4413      	add	r3, r2
 80118b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	781b      	ldrb	r3, [r3, #0]
 80118b8:	00da      	lsls	r2, r3, #3
 80118ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80118bc:	4413      	add	r3, r2
 80118be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	891b      	ldrh	r3, [r3, #8]
 80118c8:	085b      	lsrs	r3, r3, #1
 80118ca:	b29b      	uxth	r3, r3
 80118cc:	005b      	lsls	r3, r3, #1
 80118ce:	b29a      	uxth	r2, r3
 80118d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80118d2:	801a      	strh	r2, [r3, #0]
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118de:	b29b      	uxth	r3, r3
 80118e0:	461a      	mov	r2, r3
 80118e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80118e4:	4413      	add	r3, r2
 80118e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80118e8:	683b      	ldr	r3, [r7, #0]
 80118ea:	781b      	ldrb	r3, [r3, #0]
 80118ec:	00da      	lsls	r2, r3, #3
 80118ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80118f0:	4413      	add	r3, r2
 80118f2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80118f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	895b      	ldrh	r3, [r3, #10]
 80118fc:	085b      	lsrs	r3, r3, #1
 80118fe:	b29b      	uxth	r3, r3
 8011900:	005b      	lsls	r3, r3, #1
 8011902:	b29a      	uxth	r2, r3
 8011904:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011906:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011908:	683b      	ldr	r3, [r7, #0]
 801190a:	785b      	ldrb	r3, [r3, #1]
 801190c:	2b00      	cmp	r3, #0
 801190e:	f040 81af 	bne.w	8011c70 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011912:	687a      	ldr	r2, [r7, #4]
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	781b      	ldrb	r3, [r3, #0]
 8011918:	009b      	lsls	r3, r3, #2
 801191a:	4413      	add	r3, r2
 801191c:	881b      	ldrh	r3, [r3, #0]
 801191e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8011922:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8011926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801192a:	2b00      	cmp	r3, #0
 801192c:	d01d      	beq.n	801196a <USB_ActivateEndpoint+0x53e>
 801192e:	687a      	ldr	r2, [r7, #4]
 8011930:	683b      	ldr	r3, [r7, #0]
 8011932:	781b      	ldrb	r3, [r3, #0]
 8011934:	009b      	lsls	r3, r3, #2
 8011936:	4413      	add	r3, r2
 8011938:	881b      	ldrh	r3, [r3, #0]
 801193a:	b29b      	uxth	r3, r3
 801193c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011944:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8011948:	687a      	ldr	r2, [r7, #4]
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	781b      	ldrb	r3, [r3, #0]
 801194e:	009b      	lsls	r3, r3, #2
 8011950:	441a      	add	r2, r3
 8011952:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8011956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801195a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801195e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011966:	b29b      	uxth	r3, r3
 8011968:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801196a:	687a      	ldr	r2, [r7, #4]
 801196c:	683b      	ldr	r3, [r7, #0]
 801196e:	781b      	ldrb	r3, [r3, #0]
 8011970:	009b      	lsls	r3, r3, #2
 8011972:	4413      	add	r3, r2
 8011974:	881b      	ldrh	r3, [r3, #0]
 8011976:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801197a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801197e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011982:	2b00      	cmp	r3, #0
 8011984:	d01d      	beq.n	80119c2 <USB_ActivateEndpoint+0x596>
 8011986:	687a      	ldr	r2, [r7, #4]
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	781b      	ldrb	r3, [r3, #0]
 801198c:	009b      	lsls	r3, r3, #2
 801198e:	4413      	add	r3, r2
 8011990:	881b      	ldrh	r3, [r3, #0]
 8011992:	b29b      	uxth	r3, r3
 8011994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801199c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80119a0:	687a      	ldr	r2, [r7, #4]
 80119a2:	683b      	ldr	r3, [r7, #0]
 80119a4:	781b      	ldrb	r3, [r3, #0]
 80119a6:	009b      	lsls	r3, r3, #2
 80119a8:	441a      	add	r2, r3
 80119aa:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80119ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80119be:	b29b      	uxth	r3, r3
 80119c0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	785b      	ldrb	r3, [r3, #1]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d16b      	bne.n	8011aa2 <USB_ActivateEndpoint+0x676>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119d4:	b29b      	uxth	r3, r3
 80119d6:	461a      	mov	r2, r3
 80119d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119da:	4413      	add	r3, r2
 80119dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	781b      	ldrb	r3, [r3, #0]
 80119e2:	00da      	lsls	r2, r3, #3
 80119e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119e6:	4413      	add	r3, r2
 80119e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80119ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80119ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119f0:	881b      	ldrh	r3, [r3, #0]
 80119f2:	b29b      	uxth	r3, r3
 80119f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80119f8:	b29a      	uxth	r2, r3
 80119fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119fc:	801a      	strh	r2, [r3, #0]
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	691b      	ldr	r3, [r3, #16]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d10a      	bne.n	8011a1c <USB_ActivateEndpoint+0x5f0>
 8011a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a08:	881b      	ldrh	r3, [r3, #0]
 8011a0a:	b29b      	uxth	r3, r3
 8011a0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a14:	b29a      	uxth	r2, r3
 8011a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a18:	801a      	strh	r2, [r3, #0]
 8011a1a:	e05d      	b.n	8011ad8 <USB_ActivateEndpoint+0x6ac>
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	691b      	ldr	r3, [r3, #16]
 8011a20:	2b3e      	cmp	r3, #62	@ 0x3e
 8011a22:	d81c      	bhi.n	8011a5e <USB_ActivateEndpoint+0x632>
 8011a24:	683b      	ldr	r3, [r7, #0]
 8011a26:	691b      	ldr	r3, [r3, #16]
 8011a28:	085b      	lsrs	r3, r3, #1
 8011a2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a2e:	683b      	ldr	r3, [r7, #0]
 8011a30:	691b      	ldr	r3, [r3, #16]
 8011a32:	f003 0301 	and.w	r3, r3, #1
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d004      	beq.n	8011a44 <USB_ActivateEndpoint+0x618>
 8011a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a3e:	3301      	adds	r3, #1
 8011a40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a46:	881b      	ldrh	r3, [r3, #0]
 8011a48:	b29a      	uxth	r2, r3
 8011a4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a4e:	b29b      	uxth	r3, r3
 8011a50:	029b      	lsls	r3, r3, #10
 8011a52:	b29b      	uxth	r3, r3
 8011a54:	4313      	orrs	r3, r2
 8011a56:	b29a      	uxth	r2, r3
 8011a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a5a:	801a      	strh	r2, [r3, #0]
 8011a5c:	e03c      	b.n	8011ad8 <USB_ActivateEndpoint+0x6ac>
 8011a5e:	683b      	ldr	r3, [r7, #0]
 8011a60:	691b      	ldr	r3, [r3, #16]
 8011a62:	095b      	lsrs	r3, r3, #5
 8011a64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a68:	683b      	ldr	r3, [r7, #0]
 8011a6a:	691b      	ldr	r3, [r3, #16]
 8011a6c:	f003 031f 	and.w	r3, r3, #31
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d104      	bne.n	8011a7e <USB_ActivateEndpoint+0x652>
 8011a74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a78:	3b01      	subs	r3, #1
 8011a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a80:	881b      	ldrh	r3, [r3, #0]
 8011a82:	b29a      	uxth	r2, r3
 8011a84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a88:	b29b      	uxth	r3, r3
 8011a8a:	029b      	lsls	r3, r3, #10
 8011a8c:	b29b      	uxth	r3, r3
 8011a8e:	4313      	orrs	r3, r2
 8011a90:	b29b      	uxth	r3, r3
 8011a92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a9a:	b29a      	uxth	r2, r3
 8011a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a9e:	801a      	strh	r2, [r3, #0]
 8011aa0:	e01a      	b.n	8011ad8 <USB_ActivateEndpoint+0x6ac>
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	785b      	ldrb	r3, [r3, #1]
 8011aa6:	2b01      	cmp	r3, #1
 8011aa8:	d116      	bne.n	8011ad8 <USB_ActivateEndpoint+0x6ac>
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	657b      	str	r3, [r7, #84]	@ 0x54
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ab4:	b29b      	uxth	r3, r3
 8011ab6:	461a      	mov	r2, r3
 8011ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011aba:	4413      	add	r3, r2
 8011abc:	657b      	str	r3, [r7, #84]	@ 0x54
 8011abe:	683b      	ldr	r3, [r7, #0]
 8011ac0:	781b      	ldrb	r3, [r3, #0]
 8011ac2:	00da      	lsls	r2, r3, #3
 8011ac4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ac6:	4413      	add	r3, r2
 8011ac8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011acc:	653b      	str	r3, [r7, #80]	@ 0x50
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	691b      	ldr	r3, [r3, #16]
 8011ad2:	b29a      	uxth	r2, r3
 8011ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ad6:	801a      	strh	r2, [r3, #0]
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	647b      	str	r3, [r7, #68]	@ 0x44
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	785b      	ldrb	r3, [r3, #1]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d16b      	bne.n	8011bbc <USB_ActivateEndpoint+0x790>
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011aee:	b29b      	uxth	r3, r3
 8011af0:	461a      	mov	r2, r3
 8011af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011af4:	4413      	add	r3, r2
 8011af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	781b      	ldrb	r3, [r3, #0]
 8011afc:	00da      	lsls	r2, r3, #3
 8011afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b00:	4413      	add	r3, r2
 8011b02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011b06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b0a:	881b      	ldrh	r3, [r3, #0]
 8011b0c:	b29b      	uxth	r3, r3
 8011b0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b12:	b29a      	uxth	r2, r3
 8011b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b16:	801a      	strh	r2, [r3, #0]
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	691b      	ldr	r3, [r3, #16]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d10a      	bne.n	8011b36 <USB_ActivateEndpoint+0x70a>
 8011b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b22:	881b      	ldrh	r3, [r3, #0]
 8011b24:	b29b      	uxth	r3, r3
 8011b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b2e:	b29a      	uxth	r2, r3
 8011b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b32:	801a      	strh	r2, [r3, #0]
 8011b34:	e05b      	b.n	8011bee <USB_ActivateEndpoint+0x7c2>
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	691b      	ldr	r3, [r3, #16]
 8011b3a:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b3c:	d81c      	bhi.n	8011b78 <USB_ActivateEndpoint+0x74c>
 8011b3e:	683b      	ldr	r3, [r7, #0]
 8011b40:	691b      	ldr	r3, [r3, #16]
 8011b42:	085b      	lsrs	r3, r3, #1
 8011b44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b48:	683b      	ldr	r3, [r7, #0]
 8011b4a:	691b      	ldr	r3, [r3, #16]
 8011b4c:	f003 0301 	and.w	r3, r3, #1
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d004      	beq.n	8011b5e <USB_ActivateEndpoint+0x732>
 8011b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b58:	3301      	adds	r3, #1
 8011b5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b60:	881b      	ldrh	r3, [r3, #0]
 8011b62:	b29a      	uxth	r2, r3
 8011b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b68:	b29b      	uxth	r3, r3
 8011b6a:	029b      	lsls	r3, r3, #10
 8011b6c:	b29b      	uxth	r3, r3
 8011b6e:	4313      	orrs	r3, r2
 8011b70:	b29a      	uxth	r2, r3
 8011b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b74:	801a      	strh	r2, [r3, #0]
 8011b76:	e03a      	b.n	8011bee <USB_ActivateEndpoint+0x7c2>
 8011b78:	683b      	ldr	r3, [r7, #0]
 8011b7a:	691b      	ldr	r3, [r3, #16]
 8011b7c:	095b      	lsrs	r3, r3, #5
 8011b7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b82:	683b      	ldr	r3, [r7, #0]
 8011b84:	691b      	ldr	r3, [r3, #16]
 8011b86:	f003 031f 	and.w	r3, r3, #31
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d104      	bne.n	8011b98 <USB_ActivateEndpoint+0x76c>
 8011b8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b92:	3b01      	subs	r3, #1
 8011b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b9a:	881b      	ldrh	r3, [r3, #0]
 8011b9c:	b29a      	uxth	r2, r3
 8011b9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011ba2:	b29b      	uxth	r3, r3
 8011ba4:	029b      	lsls	r3, r3, #10
 8011ba6:	b29b      	uxth	r3, r3
 8011ba8:	4313      	orrs	r3, r2
 8011baa:	b29b      	uxth	r3, r3
 8011bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bb4:	b29a      	uxth	r2, r3
 8011bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bb8:	801a      	strh	r2, [r3, #0]
 8011bba:	e018      	b.n	8011bee <USB_ActivateEndpoint+0x7c2>
 8011bbc:	683b      	ldr	r3, [r7, #0]
 8011bbe:	785b      	ldrb	r3, [r3, #1]
 8011bc0:	2b01      	cmp	r3, #1
 8011bc2:	d114      	bne.n	8011bee <USB_ActivateEndpoint+0x7c2>
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bca:	b29b      	uxth	r3, r3
 8011bcc:	461a      	mov	r2, r3
 8011bce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bd0:	4413      	add	r3, r2
 8011bd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8011bd4:	683b      	ldr	r3, [r7, #0]
 8011bd6:	781b      	ldrb	r3, [r3, #0]
 8011bd8:	00da      	lsls	r2, r3, #3
 8011bda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bdc:	4413      	add	r3, r2
 8011bde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011be2:	643b      	str	r3, [r7, #64]	@ 0x40
 8011be4:	683b      	ldr	r3, [r7, #0]
 8011be6:	691b      	ldr	r3, [r3, #16]
 8011be8:	b29a      	uxth	r2, r3
 8011bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011bec:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011bee:	687a      	ldr	r2, [r7, #4]
 8011bf0:	683b      	ldr	r3, [r7, #0]
 8011bf2:	781b      	ldrb	r3, [r3, #0]
 8011bf4:	009b      	lsls	r3, r3, #2
 8011bf6:	4413      	add	r3, r2
 8011bf8:	881b      	ldrh	r3, [r3, #0]
 8011bfa:	b29b      	uxth	r3, r3
 8011bfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c04:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011c0c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c0e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011c14:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c16:	687a      	ldr	r2, [r7, #4]
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	781b      	ldrb	r3, [r3, #0]
 8011c1c:	009b      	lsls	r3, r3, #2
 8011c1e:	441a      	add	r2, r3
 8011c20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c32:	b29b      	uxth	r3, r3
 8011c34:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011c36:	687a      	ldr	r2, [r7, #4]
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	781b      	ldrb	r3, [r3, #0]
 8011c3c:	009b      	lsls	r3, r3, #2
 8011c3e:	4413      	add	r3, r2
 8011c40:	881b      	ldrh	r3, [r3, #0]
 8011c42:	b29b      	uxth	r3, r3
 8011c44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c4c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8011c4e:	687a      	ldr	r2, [r7, #4]
 8011c50:	683b      	ldr	r3, [r7, #0]
 8011c52:	781b      	ldrb	r3, [r3, #0]
 8011c54:	009b      	lsls	r3, r3, #2
 8011c56:	441a      	add	r2, r3
 8011c58:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011c5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c6a:	b29b      	uxth	r3, r3
 8011c6c:	8013      	strh	r3, [r2, #0]
 8011c6e:	e0bc      	b.n	8011dea <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011c70:	687a      	ldr	r2, [r7, #4]
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	781b      	ldrb	r3, [r3, #0]
 8011c76:	009b      	lsls	r3, r3, #2
 8011c78:	4413      	add	r3, r2
 8011c7a:	881b      	ldrh	r3, [r3, #0]
 8011c7c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011c80:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d01d      	beq.n	8011cc8 <USB_ActivateEndpoint+0x89c>
 8011c8c:	687a      	ldr	r2, [r7, #4]
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	781b      	ldrb	r3, [r3, #0]
 8011c92:	009b      	lsls	r3, r3, #2
 8011c94:	4413      	add	r3, r2
 8011c96:	881b      	ldrh	r3, [r3, #0]
 8011c98:	b29b      	uxth	r3, r3
 8011c9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ca2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011ca6:	687a      	ldr	r2, [r7, #4]
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	009b      	lsls	r3, r3, #2
 8011cae:	441a      	add	r2, r3
 8011cb0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011cb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cc4:	b29b      	uxth	r3, r3
 8011cc6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011cc8:	687a      	ldr	r2, [r7, #4]
 8011cca:	683b      	ldr	r3, [r7, #0]
 8011ccc:	781b      	ldrb	r3, [r3, #0]
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	4413      	add	r3, r2
 8011cd2:	881b      	ldrh	r3, [r3, #0]
 8011cd4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011cd8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d01d      	beq.n	8011d20 <USB_ActivateEndpoint+0x8f4>
 8011ce4:	687a      	ldr	r2, [r7, #4]
 8011ce6:	683b      	ldr	r3, [r7, #0]
 8011ce8:	781b      	ldrb	r3, [r3, #0]
 8011cea:	009b      	lsls	r3, r3, #2
 8011cec:	4413      	add	r3, r2
 8011cee:	881b      	ldrh	r3, [r3, #0]
 8011cf0:	b29b      	uxth	r3, r3
 8011cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cfa:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011cfe:	687a      	ldr	r2, [r7, #4]
 8011d00:	683b      	ldr	r3, [r7, #0]
 8011d02:	781b      	ldrb	r3, [r3, #0]
 8011d04:	009b      	lsls	r3, r3, #2
 8011d06:	441a      	add	r2, r3
 8011d08:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011d0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d1c:	b29b      	uxth	r3, r3
 8011d1e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011d20:	683b      	ldr	r3, [r7, #0]
 8011d22:	78db      	ldrb	r3, [r3, #3]
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	d024      	beq.n	8011d72 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011d28:	687a      	ldr	r2, [r7, #4]
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	781b      	ldrb	r3, [r3, #0]
 8011d2e:	009b      	lsls	r3, r3, #2
 8011d30:	4413      	add	r3, r2
 8011d32:	881b      	ldrh	r3, [r3, #0]
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d3e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011d42:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011d46:	f083 0320 	eor.w	r3, r3, #32
 8011d4a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011d4e:	687a      	ldr	r2, [r7, #4]
 8011d50:	683b      	ldr	r3, [r7, #0]
 8011d52:	781b      	ldrb	r3, [r3, #0]
 8011d54:	009b      	lsls	r3, r3, #2
 8011d56:	441a      	add	r2, r3
 8011d58:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011d5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d6c:	b29b      	uxth	r3, r3
 8011d6e:	8013      	strh	r3, [r2, #0]
 8011d70:	e01d      	b.n	8011dae <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011d72:	687a      	ldr	r2, [r7, #4]
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	781b      	ldrb	r3, [r3, #0]
 8011d78:	009b      	lsls	r3, r3, #2
 8011d7a:	4413      	add	r3, r2
 8011d7c:	881b      	ldrh	r3, [r3, #0]
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d88:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011d8c:	687a      	ldr	r2, [r7, #4]
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	781b      	ldrb	r3, [r3, #0]
 8011d92:	009b      	lsls	r3, r3, #2
 8011d94:	441a      	add	r2, r3
 8011d96:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011d9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011da6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011daa:	b29b      	uxth	r3, r3
 8011dac:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011dae:	687a      	ldr	r2, [r7, #4]
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	781b      	ldrb	r3, [r3, #0]
 8011db4:	009b      	lsls	r3, r3, #2
 8011db6:	4413      	add	r3, r2
 8011db8:	881b      	ldrh	r3, [r3, #0]
 8011dba:	b29b      	uxth	r3, r3
 8011dbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dc4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	683b      	ldr	r3, [r7, #0]
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	009b      	lsls	r3, r3, #2
 8011dd0:	441a      	add	r2, r3
 8011dd2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011dd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011de6:	b29b      	uxth	r3, r3
 8011de8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011dea:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	379c      	adds	r7, #156	@ 0x9c
 8011df2:	46bd      	mov	sp, r7
 8011df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df8:	4770      	bx	lr
 8011dfa:	bf00      	nop

08011dfc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011dfc:	b480      	push	{r7}
 8011dfe:	b08d      	sub	sp, #52	@ 0x34
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
 8011e04:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	7b1b      	ldrb	r3, [r3, #12]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	f040 808e 	bne.w	8011f2c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	785b      	ldrb	r3, [r3, #1]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d044      	beq.n	8011ea2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011e18:	687a      	ldr	r2, [r7, #4]
 8011e1a:	683b      	ldr	r3, [r7, #0]
 8011e1c:	781b      	ldrb	r3, [r3, #0]
 8011e1e:	009b      	lsls	r3, r3, #2
 8011e20:	4413      	add	r3, r2
 8011e22:	881b      	ldrh	r3, [r3, #0]
 8011e24:	81bb      	strh	r3, [r7, #12]
 8011e26:	89bb      	ldrh	r3, [r7, #12]
 8011e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d01b      	beq.n	8011e68 <USB_DeactivateEndpoint+0x6c>
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	781b      	ldrb	r3, [r3, #0]
 8011e36:	009b      	lsls	r3, r3, #2
 8011e38:	4413      	add	r3, r2
 8011e3a:	881b      	ldrh	r3, [r3, #0]
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e46:	817b      	strh	r3, [r7, #10]
 8011e48:	687a      	ldr	r2, [r7, #4]
 8011e4a:	683b      	ldr	r3, [r7, #0]
 8011e4c:	781b      	ldrb	r3, [r3, #0]
 8011e4e:	009b      	lsls	r3, r3, #2
 8011e50:	441a      	add	r2, r3
 8011e52:	897b      	ldrh	r3, [r7, #10]
 8011e54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e64:	b29b      	uxth	r3, r3
 8011e66:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011e68:	687a      	ldr	r2, [r7, #4]
 8011e6a:	683b      	ldr	r3, [r7, #0]
 8011e6c:	781b      	ldrb	r3, [r3, #0]
 8011e6e:	009b      	lsls	r3, r3, #2
 8011e70:	4413      	add	r3, r2
 8011e72:	881b      	ldrh	r3, [r3, #0]
 8011e74:	b29b      	uxth	r3, r3
 8011e76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e7e:	813b      	strh	r3, [r7, #8]
 8011e80:	687a      	ldr	r2, [r7, #4]
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	781b      	ldrb	r3, [r3, #0]
 8011e86:	009b      	lsls	r3, r3, #2
 8011e88:	441a      	add	r2, r3
 8011e8a:	893b      	ldrh	r3, [r7, #8]
 8011e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e9c:	b29b      	uxth	r3, r3
 8011e9e:	8013      	strh	r3, [r2, #0]
 8011ea0:	e192      	b.n	80121c8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ea2:	687a      	ldr	r2, [r7, #4]
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	781b      	ldrb	r3, [r3, #0]
 8011ea8:	009b      	lsls	r3, r3, #2
 8011eaa:	4413      	add	r3, r2
 8011eac:	881b      	ldrh	r3, [r3, #0]
 8011eae:	827b      	strh	r3, [r7, #18]
 8011eb0:	8a7b      	ldrh	r3, [r7, #18]
 8011eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d01b      	beq.n	8011ef2 <USB_DeactivateEndpoint+0xf6>
 8011eba:	687a      	ldr	r2, [r7, #4]
 8011ebc:	683b      	ldr	r3, [r7, #0]
 8011ebe:	781b      	ldrb	r3, [r3, #0]
 8011ec0:	009b      	lsls	r3, r3, #2
 8011ec2:	4413      	add	r3, r2
 8011ec4:	881b      	ldrh	r3, [r3, #0]
 8011ec6:	b29b      	uxth	r3, r3
 8011ec8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ed0:	823b      	strh	r3, [r7, #16]
 8011ed2:	687a      	ldr	r2, [r7, #4]
 8011ed4:	683b      	ldr	r3, [r7, #0]
 8011ed6:	781b      	ldrb	r3, [r3, #0]
 8011ed8:	009b      	lsls	r3, r3, #2
 8011eda:	441a      	add	r2, r3
 8011edc:	8a3b      	ldrh	r3, [r7, #16]
 8011ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ee6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011eee:	b29b      	uxth	r3, r3
 8011ef0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	781b      	ldrb	r3, [r3, #0]
 8011ef8:	009b      	lsls	r3, r3, #2
 8011efa:	4413      	add	r3, r2
 8011efc:	881b      	ldrh	r3, [r3, #0]
 8011efe:	b29b      	uxth	r3, r3
 8011f00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f08:	81fb      	strh	r3, [r7, #14]
 8011f0a:	687a      	ldr	r2, [r7, #4]
 8011f0c:	683b      	ldr	r3, [r7, #0]
 8011f0e:	781b      	ldrb	r3, [r3, #0]
 8011f10:	009b      	lsls	r3, r3, #2
 8011f12:	441a      	add	r2, r3
 8011f14:	89fb      	ldrh	r3, [r7, #14]
 8011f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f26:	b29b      	uxth	r3, r3
 8011f28:	8013      	strh	r3, [r2, #0]
 8011f2a:	e14d      	b.n	80121c8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	785b      	ldrb	r3, [r3, #1]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	f040 80a5 	bne.w	8012080 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011f36:	687a      	ldr	r2, [r7, #4]
 8011f38:	683b      	ldr	r3, [r7, #0]
 8011f3a:	781b      	ldrb	r3, [r3, #0]
 8011f3c:	009b      	lsls	r3, r3, #2
 8011f3e:	4413      	add	r3, r2
 8011f40:	881b      	ldrh	r3, [r3, #0]
 8011f42:	843b      	strh	r3, [r7, #32]
 8011f44:	8c3b      	ldrh	r3, [r7, #32]
 8011f46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d01b      	beq.n	8011f86 <USB_DeactivateEndpoint+0x18a>
 8011f4e:	687a      	ldr	r2, [r7, #4]
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	781b      	ldrb	r3, [r3, #0]
 8011f54:	009b      	lsls	r3, r3, #2
 8011f56:	4413      	add	r3, r2
 8011f58:	881b      	ldrh	r3, [r3, #0]
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f64:	83fb      	strh	r3, [r7, #30]
 8011f66:	687a      	ldr	r2, [r7, #4]
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	781b      	ldrb	r3, [r3, #0]
 8011f6c:	009b      	lsls	r3, r3, #2
 8011f6e:	441a      	add	r2, r3
 8011f70:	8bfb      	ldrh	r3, [r7, #30]
 8011f72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f82:	b29b      	uxth	r3, r3
 8011f84:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011f86:	687a      	ldr	r2, [r7, #4]
 8011f88:	683b      	ldr	r3, [r7, #0]
 8011f8a:	781b      	ldrb	r3, [r3, #0]
 8011f8c:	009b      	lsls	r3, r3, #2
 8011f8e:	4413      	add	r3, r2
 8011f90:	881b      	ldrh	r3, [r3, #0]
 8011f92:	83bb      	strh	r3, [r7, #28]
 8011f94:	8bbb      	ldrh	r3, [r7, #28]
 8011f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d01b      	beq.n	8011fd6 <USB_DeactivateEndpoint+0x1da>
 8011f9e:	687a      	ldr	r2, [r7, #4]
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	781b      	ldrb	r3, [r3, #0]
 8011fa4:	009b      	lsls	r3, r3, #2
 8011fa6:	4413      	add	r3, r2
 8011fa8:	881b      	ldrh	r3, [r3, #0]
 8011faa:	b29b      	uxth	r3, r3
 8011fac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fb4:	837b      	strh	r3, [r7, #26]
 8011fb6:	687a      	ldr	r2, [r7, #4]
 8011fb8:	683b      	ldr	r3, [r7, #0]
 8011fba:	781b      	ldrb	r3, [r3, #0]
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	441a      	add	r2, r3
 8011fc0:	8b7b      	ldrh	r3, [r7, #26]
 8011fc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011fd2:	b29b      	uxth	r3, r3
 8011fd4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011fd6:	687a      	ldr	r2, [r7, #4]
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	781b      	ldrb	r3, [r3, #0]
 8011fdc:	009b      	lsls	r3, r3, #2
 8011fde:	4413      	add	r3, r2
 8011fe0:	881b      	ldrh	r3, [r3, #0]
 8011fe2:	b29b      	uxth	r3, r3
 8011fe4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fe8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fec:	833b      	strh	r3, [r7, #24]
 8011fee:	687a      	ldr	r2, [r7, #4]
 8011ff0:	683b      	ldr	r3, [r7, #0]
 8011ff2:	781b      	ldrb	r3, [r3, #0]
 8011ff4:	009b      	lsls	r3, r3, #2
 8011ff6:	441a      	add	r2, r3
 8011ff8:	8b3b      	ldrh	r3, [r7, #24]
 8011ffa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ffe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012002:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012006:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801200a:	b29b      	uxth	r3, r3
 801200c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801200e:	687a      	ldr	r2, [r7, #4]
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	781b      	ldrb	r3, [r3, #0]
 8012014:	009b      	lsls	r3, r3, #2
 8012016:	4413      	add	r3, r2
 8012018:	881b      	ldrh	r3, [r3, #0]
 801201a:	b29b      	uxth	r3, r3
 801201c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012024:	82fb      	strh	r3, [r7, #22]
 8012026:	687a      	ldr	r2, [r7, #4]
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	781b      	ldrb	r3, [r3, #0]
 801202c:	009b      	lsls	r3, r3, #2
 801202e:	441a      	add	r2, r3
 8012030:	8afb      	ldrh	r3, [r7, #22]
 8012032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801203a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801203e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012042:	b29b      	uxth	r3, r3
 8012044:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8012046:	687a      	ldr	r2, [r7, #4]
 8012048:	683b      	ldr	r3, [r7, #0]
 801204a:	781b      	ldrb	r3, [r3, #0]
 801204c:	009b      	lsls	r3, r3, #2
 801204e:	4413      	add	r3, r2
 8012050:	881b      	ldrh	r3, [r3, #0]
 8012052:	b29b      	uxth	r3, r3
 8012054:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012058:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801205c:	82bb      	strh	r3, [r7, #20]
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	683b      	ldr	r3, [r7, #0]
 8012062:	781b      	ldrb	r3, [r3, #0]
 8012064:	009b      	lsls	r3, r3, #2
 8012066:	441a      	add	r2, r3
 8012068:	8abb      	ldrh	r3, [r7, #20]
 801206a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801206e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012072:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801207a:	b29b      	uxth	r3, r3
 801207c:	8013      	strh	r3, [r2, #0]
 801207e:	e0a3      	b.n	80121c8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012080:	687a      	ldr	r2, [r7, #4]
 8012082:	683b      	ldr	r3, [r7, #0]
 8012084:	781b      	ldrb	r3, [r3, #0]
 8012086:	009b      	lsls	r3, r3, #2
 8012088:	4413      	add	r3, r2
 801208a:	881b      	ldrh	r3, [r3, #0]
 801208c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801208e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012090:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012094:	2b00      	cmp	r3, #0
 8012096:	d01b      	beq.n	80120d0 <USB_DeactivateEndpoint+0x2d4>
 8012098:	687a      	ldr	r2, [r7, #4]
 801209a:	683b      	ldr	r3, [r7, #0]
 801209c:	781b      	ldrb	r3, [r3, #0]
 801209e:	009b      	lsls	r3, r3, #2
 80120a0:	4413      	add	r3, r2
 80120a2:	881b      	ldrh	r3, [r3, #0]
 80120a4:	b29b      	uxth	r3, r3
 80120a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120ae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80120b0:	687a      	ldr	r2, [r7, #4]
 80120b2:	683b      	ldr	r3, [r7, #0]
 80120b4:	781b      	ldrb	r3, [r3, #0]
 80120b6:	009b      	lsls	r3, r3, #2
 80120b8:	441a      	add	r2, r3
 80120ba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80120bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80120c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80120c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80120c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120cc:	b29b      	uxth	r3, r3
 80120ce:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80120d0:	687a      	ldr	r2, [r7, #4]
 80120d2:	683b      	ldr	r3, [r7, #0]
 80120d4:	781b      	ldrb	r3, [r3, #0]
 80120d6:	009b      	lsls	r3, r3, #2
 80120d8:	4413      	add	r3, r2
 80120da:	881b      	ldrh	r3, [r3, #0]
 80120dc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80120de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80120e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d01b      	beq.n	8012120 <USB_DeactivateEndpoint+0x324>
 80120e8:	687a      	ldr	r2, [r7, #4]
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	781b      	ldrb	r3, [r3, #0]
 80120ee:	009b      	lsls	r3, r3, #2
 80120f0:	4413      	add	r3, r2
 80120f2:	881b      	ldrh	r3, [r3, #0]
 80120f4:	b29b      	uxth	r3, r3
 80120f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012100:	687a      	ldr	r2, [r7, #4]
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	781b      	ldrb	r3, [r3, #0]
 8012106:	009b      	lsls	r3, r3, #2
 8012108:	441a      	add	r2, r3
 801210a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801210c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012110:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012114:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012118:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801211c:	b29b      	uxth	r3, r3
 801211e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8012120:	687a      	ldr	r2, [r7, #4]
 8012122:	683b      	ldr	r3, [r7, #0]
 8012124:	781b      	ldrb	r3, [r3, #0]
 8012126:	009b      	lsls	r3, r3, #2
 8012128:	4413      	add	r3, r2
 801212a:	881b      	ldrh	r3, [r3, #0]
 801212c:	b29b      	uxth	r3, r3
 801212e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012136:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012138:	687a      	ldr	r2, [r7, #4]
 801213a:	683b      	ldr	r3, [r7, #0]
 801213c:	781b      	ldrb	r3, [r3, #0]
 801213e:	009b      	lsls	r3, r3, #2
 8012140:	441a      	add	r2, r3
 8012142:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012144:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012148:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801214c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012154:	b29b      	uxth	r3, r3
 8012156:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8012158:	687a      	ldr	r2, [r7, #4]
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	781b      	ldrb	r3, [r3, #0]
 801215e:	009b      	lsls	r3, r3, #2
 8012160:	4413      	add	r3, r2
 8012162:	881b      	ldrh	r3, [r3, #0]
 8012164:	b29b      	uxth	r3, r3
 8012166:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801216a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801216e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012170:	687a      	ldr	r2, [r7, #4]
 8012172:	683b      	ldr	r3, [r7, #0]
 8012174:	781b      	ldrb	r3, [r3, #0]
 8012176:	009b      	lsls	r3, r3, #2
 8012178:	441a      	add	r2, r3
 801217a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801217c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801218c:	b29b      	uxth	r3, r3
 801218e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012190:	687a      	ldr	r2, [r7, #4]
 8012192:	683b      	ldr	r3, [r7, #0]
 8012194:	781b      	ldrb	r3, [r3, #0]
 8012196:	009b      	lsls	r3, r3, #2
 8012198:	4413      	add	r3, r2
 801219a:	881b      	ldrh	r3, [r3, #0]
 801219c:	b29b      	uxth	r3, r3
 801219e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80121a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80121a6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80121a8:	687a      	ldr	r2, [r7, #4]
 80121aa:	683b      	ldr	r3, [r7, #0]
 80121ac:	781b      	ldrb	r3, [r3, #0]
 80121ae:	009b      	lsls	r3, r3, #2
 80121b0:	441a      	add	r2, r3
 80121b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80121b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80121b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80121bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121c4:	b29b      	uxth	r3, r3
 80121c6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80121c8:	2300      	movs	r3, #0
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3734      	adds	r7, #52	@ 0x34
 80121ce:	46bd      	mov	sp, r7
 80121d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121d4:	4770      	bx	lr

080121d6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80121d6:	b580      	push	{r7, lr}
 80121d8:	b0ac      	sub	sp, #176	@ 0xb0
 80121da:	af00      	add	r7, sp, #0
 80121dc:	6078      	str	r0, [r7, #4]
 80121de:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80121e0:	683b      	ldr	r3, [r7, #0]
 80121e2:	785b      	ldrb	r3, [r3, #1]
 80121e4:	2b01      	cmp	r3, #1
 80121e6:	f040 84ca 	bne.w	8012b7e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80121ea:	683b      	ldr	r3, [r7, #0]
 80121ec:	699a      	ldr	r2, [r3, #24]
 80121ee:	683b      	ldr	r3, [r7, #0]
 80121f0:	691b      	ldr	r3, [r3, #16]
 80121f2:	429a      	cmp	r2, r3
 80121f4:	d904      	bls.n	8012200 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	691b      	ldr	r3, [r3, #16]
 80121fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80121fe:	e003      	b.n	8012208 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	699b      	ldr	r3, [r3, #24]
 8012204:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	7b1b      	ldrb	r3, [r3, #12]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d122      	bne.n	8012256 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	6959      	ldr	r1, [r3, #20]
 8012214:	683b      	ldr	r3, [r7, #0]
 8012216:	88da      	ldrh	r2, [r3, #6]
 8012218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801221c:	b29b      	uxth	r3, r3
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f000 febd 	bl	8012f9e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	613b      	str	r3, [r7, #16]
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801222e:	b29b      	uxth	r3, r3
 8012230:	461a      	mov	r2, r3
 8012232:	693b      	ldr	r3, [r7, #16]
 8012234:	4413      	add	r3, r2
 8012236:	613b      	str	r3, [r7, #16]
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	781b      	ldrb	r3, [r3, #0]
 801223c:	00da      	lsls	r2, r3, #3
 801223e:	693b      	ldr	r3, [r7, #16]
 8012240:	4413      	add	r3, r2
 8012242:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012246:	60fb      	str	r3, [r7, #12]
 8012248:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801224c:	b29a      	uxth	r2, r3
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	801a      	strh	r2, [r3, #0]
 8012252:	f000 bc6f 	b.w	8012b34 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	78db      	ldrb	r3, [r3, #3]
 801225a:	2b02      	cmp	r3, #2
 801225c:	f040 831e 	bne.w	801289c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	6a1a      	ldr	r2, [r3, #32]
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	691b      	ldr	r3, [r3, #16]
 8012268:	429a      	cmp	r2, r3
 801226a:	f240 82cf 	bls.w	801280c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	781b      	ldrb	r3, [r3, #0]
 8012274:	009b      	lsls	r3, r3, #2
 8012276:	4413      	add	r3, r2
 8012278:	881b      	ldrh	r3, [r3, #0]
 801227a:	b29b      	uxth	r3, r3
 801227c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012280:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012284:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8012288:	687a      	ldr	r2, [r7, #4]
 801228a:	683b      	ldr	r3, [r7, #0]
 801228c:	781b      	ldrb	r3, [r3, #0]
 801228e:	009b      	lsls	r3, r3, #2
 8012290:	441a      	add	r2, r3
 8012292:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8012296:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801229a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801229e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80122a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122a6:	b29b      	uxth	r3, r3
 80122a8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	6a1a      	ldr	r2, [r3, #32]
 80122ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122b2:	1ad2      	subs	r2, r2, r3
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80122b8:	687a      	ldr	r2, [r7, #4]
 80122ba:	683b      	ldr	r3, [r7, #0]
 80122bc:	781b      	ldrb	r3, [r3, #0]
 80122be:	009b      	lsls	r3, r3, #2
 80122c0:	4413      	add	r3, r2
 80122c2:	881b      	ldrh	r3, [r3, #0]
 80122c4:	b29b      	uxth	r3, r3
 80122c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	f000 814f 	beq.w	801256e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80122d4:	683b      	ldr	r3, [r7, #0]
 80122d6:	785b      	ldrb	r3, [r3, #1]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d16b      	bne.n	80123b4 <USB_EPStartXfer+0x1de>
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122e6:	b29b      	uxth	r3, r3
 80122e8:	461a      	mov	r2, r3
 80122ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122ec:	4413      	add	r3, r2
 80122ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80122f0:	683b      	ldr	r3, [r7, #0]
 80122f2:	781b      	ldrb	r3, [r3, #0]
 80122f4:	00da      	lsls	r2, r3, #3
 80122f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122f8:	4413      	add	r3, r2
 80122fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80122fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8012300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012302:	881b      	ldrh	r3, [r3, #0]
 8012304:	b29b      	uxth	r3, r3
 8012306:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801230a:	b29a      	uxth	r2, r3
 801230c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801230e:	801a      	strh	r2, [r3, #0]
 8012310:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012314:	2b00      	cmp	r3, #0
 8012316:	d10a      	bne.n	801232e <USB_EPStartXfer+0x158>
 8012318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801231a:	881b      	ldrh	r3, [r3, #0]
 801231c:	b29b      	uxth	r3, r3
 801231e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012326:	b29a      	uxth	r2, r3
 8012328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801232a:	801a      	strh	r2, [r3, #0]
 801232c:	e05b      	b.n	80123e6 <USB_EPStartXfer+0x210>
 801232e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012332:	2b3e      	cmp	r3, #62	@ 0x3e
 8012334:	d81c      	bhi.n	8012370 <USB_EPStartXfer+0x19a>
 8012336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801233a:	085b      	lsrs	r3, r3, #1
 801233c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012344:	f003 0301 	and.w	r3, r3, #1
 8012348:	2b00      	cmp	r3, #0
 801234a:	d004      	beq.n	8012356 <USB_EPStartXfer+0x180>
 801234c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012350:	3301      	adds	r3, #1
 8012352:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012358:	881b      	ldrh	r3, [r3, #0]
 801235a:	b29a      	uxth	r2, r3
 801235c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012360:	b29b      	uxth	r3, r3
 8012362:	029b      	lsls	r3, r3, #10
 8012364:	b29b      	uxth	r3, r3
 8012366:	4313      	orrs	r3, r2
 8012368:	b29a      	uxth	r2, r3
 801236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801236c:	801a      	strh	r2, [r3, #0]
 801236e:	e03a      	b.n	80123e6 <USB_EPStartXfer+0x210>
 8012370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012374:	095b      	lsrs	r3, r3, #5
 8012376:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801237a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801237e:	f003 031f 	and.w	r3, r3, #31
 8012382:	2b00      	cmp	r3, #0
 8012384:	d104      	bne.n	8012390 <USB_EPStartXfer+0x1ba>
 8012386:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801238a:	3b01      	subs	r3, #1
 801238c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012392:	881b      	ldrh	r3, [r3, #0]
 8012394:	b29a      	uxth	r2, r3
 8012396:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801239a:	b29b      	uxth	r3, r3
 801239c:	029b      	lsls	r3, r3, #10
 801239e:	b29b      	uxth	r3, r3
 80123a0:	4313      	orrs	r3, r2
 80123a2:	b29b      	uxth	r3, r3
 80123a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123ac:	b29a      	uxth	r2, r3
 80123ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123b0:	801a      	strh	r2, [r3, #0]
 80123b2:	e018      	b.n	80123e6 <USB_EPStartXfer+0x210>
 80123b4:	683b      	ldr	r3, [r7, #0]
 80123b6:	785b      	ldrb	r3, [r3, #1]
 80123b8:	2b01      	cmp	r3, #1
 80123ba:	d114      	bne.n	80123e6 <USB_EPStartXfer+0x210>
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123c2:	b29b      	uxth	r3, r3
 80123c4:	461a      	mov	r2, r3
 80123c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123c8:	4413      	add	r3, r2
 80123ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80123cc:	683b      	ldr	r3, [r7, #0]
 80123ce:	781b      	ldrb	r3, [r3, #0]
 80123d0:	00da      	lsls	r2, r3, #3
 80123d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123d4:	4413      	add	r3, r2
 80123d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80123da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80123dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123e0:	b29a      	uxth	r2, r3
 80123e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123e4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80123e6:	683b      	ldr	r3, [r7, #0]
 80123e8:	895b      	ldrh	r3, [r3, #10]
 80123ea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80123ee:	683b      	ldr	r3, [r7, #0]
 80123f0:	6959      	ldr	r1, [r3, #20]
 80123f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123f6:	b29b      	uxth	r3, r3
 80123f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123fc:	6878      	ldr	r0, [r7, #4]
 80123fe:	f000 fdce 	bl	8012f9e <USB_WritePMA>
            ep->xfer_buff += len;
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	695a      	ldr	r2, [r3, #20]
 8012406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801240a:	441a      	add	r2, r3
 801240c:	683b      	ldr	r3, [r7, #0]
 801240e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012410:	683b      	ldr	r3, [r7, #0]
 8012412:	6a1a      	ldr	r2, [r3, #32]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	691b      	ldr	r3, [r3, #16]
 8012418:	429a      	cmp	r2, r3
 801241a:	d907      	bls.n	801242c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	6a1a      	ldr	r2, [r3, #32]
 8012420:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012424:	1ad2      	subs	r2, r2, r3
 8012426:	683b      	ldr	r3, [r7, #0]
 8012428:	621a      	str	r2, [r3, #32]
 801242a:	e006      	b.n	801243a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 801242c:	683b      	ldr	r3, [r7, #0]
 801242e:	6a1b      	ldr	r3, [r3, #32]
 8012430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	2200      	movs	r2, #0
 8012438:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801243a:	683b      	ldr	r3, [r7, #0]
 801243c:	785b      	ldrb	r3, [r3, #1]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d16b      	bne.n	801251a <USB_EPStartXfer+0x344>
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	61bb      	str	r3, [r7, #24]
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801244c:	b29b      	uxth	r3, r3
 801244e:	461a      	mov	r2, r3
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	4413      	add	r3, r2
 8012454:	61bb      	str	r3, [r7, #24]
 8012456:	683b      	ldr	r3, [r7, #0]
 8012458:	781b      	ldrb	r3, [r3, #0]
 801245a:	00da      	lsls	r2, r3, #3
 801245c:	69bb      	ldr	r3, [r7, #24]
 801245e:	4413      	add	r3, r2
 8012460:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012464:	617b      	str	r3, [r7, #20]
 8012466:	697b      	ldr	r3, [r7, #20]
 8012468:	881b      	ldrh	r3, [r3, #0]
 801246a:	b29b      	uxth	r3, r3
 801246c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012470:	b29a      	uxth	r2, r3
 8012472:	697b      	ldr	r3, [r7, #20]
 8012474:	801a      	strh	r2, [r3, #0]
 8012476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801247a:	2b00      	cmp	r3, #0
 801247c:	d10a      	bne.n	8012494 <USB_EPStartXfer+0x2be>
 801247e:	697b      	ldr	r3, [r7, #20]
 8012480:	881b      	ldrh	r3, [r3, #0]
 8012482:	b29b      	uxth	r3, r3
 8012484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801248c:	b29a      	uxth	r2, r3
 801248e:	697b      	ldr	r3, [r7, #20]
 8012490:	801a      	strh	r2, [r3, #0]
 8012492:	e05d      	b.n	8012550 <USB_EPStartXfer+0x37a>
 8012494:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012498:	2b3e      	cmp	r3, #62	@ 0x3e
 801249a:	d81c      	bhi.n	80124d6 <USB_EPStartXfer+0x300>
 801249c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124a0:	085b      	lsrs	r3, r3, #1
 80124a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124aa:	f003 0301 	and.w	r3, r3, #1
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d004      	beq.n	80124bc <USB_EPStartXfer+0x2e6>
 80124b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80124b6:	3301      	adds	r3, #1
 80124b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124bc:	697b      	ldr	r3, [r7, #20]
 80124be:	881b      	ldrh	r3, [r3, #0]
 80124c0:	b29a      	uxth	r2, r3
 80124c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80124c6:	b29b      	uxth	r3, r3
 80124c8:	029b      	lsls	r3, r3, #10
 80124ca:	b29b      	uxth	r3, r3
 80124cc:	4313      	orrs	r3, r2
 80124ce:	b29a      	uxth	r2, r3
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	801a      	strh	r2, [r3, #0]
 80124d4:	e03c      	b.n	8012550 <USB_EPStartXfer+0x37a>
 80124d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124da:	095b      	lsrs	r3, r3, #5
 80124dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124e4:	f003 031f 	and.w	r3, r3, #31
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d104      	bne.n	80124f6 <USB_EPStartXfer+0x320>
 80124ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80124f0:	3b01      	subs	r3, #1
 80124f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124f6:	697b      	ldr	r3, [r7, #20]
 80124f8:	881b      	ldrh	r3, [r3, #0]
 80124fa:	b29a      	uxth	r2, r3
 80124fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012500:	b29b      	uxth	r3, r3
 8012502:	029b      	lsls	r3, r3, #10
 8012504:	b29b      	uxth	r3, r3
 8012506:	4313      	orrs	r3, r2
 8012508:	b29b      	uxth	r3, r3
 801250a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801250e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012512:	b29a      	uxth	r2, r3
 8012514:	697b      	ldr	r3, [r7, #20]
 8012516:	801a      	strh	r2, [r3, #0]
 8012518:	e01a      	b.n	8012550 <USB_EPStartXfer+0x37a>
 801251a:	683b      	ldr	r3, [r7, #0]
 801251c:	785b      	ldrb	r3, [r3, #1]
 801251e:	2b01      	cmp	r3, #1
 8012520:	d116      	bne.n	8012550 <USB_EPStartXfer+0x37a>
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	623b      	str	r3, [r7, #32]
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801252c:	b29b      	uxth	r3, r3
 801252e:	461a      	mov	r2, r3
 8012530:	6a3b      	ldr	r3, [r7, #32]
 8012532:	4413      	add	r3, r2
 8012534:	623b      	str	r3, [r7, #32]
 8012536:	683b      	ldr	r3, [r7, #0]
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	00da      	lsls	r2, r3, #3
 801253c:	6a3b      	ldr	r3, [r7, #32]
 801253e:	4413      	add	r3, r2
 8012540:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012544:	61fb      	str	r3, [r7, #28]
 8012546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801254a:	b29a      	uxth	r2, r3
 801254c:	69fb      	ldr	r3, [r7, #28]
 801254e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012550:	683b      	ldr	r3, [r7, #0]
 8012552:	891b      	ldrh	r3, [r3, #8]
 8012554:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	6959      	ldr	r1, [r3, #20]
 801255c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012560:	b29b      	uxth	r3, r3
 8012562:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012566:	6878      	ldr	r0, [r7, #4]
 8012568:	f000 fd19 	bl	8012f9e <USB_WritePMA>
 801256c:	e2e2      	b.n	8012b34 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801256e:	683b      	ldr	r3, [r7, #0]
 8012570:	785b      	ldrb	r3, [r3, #1]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d16b      	bne.n	801264e <USB_EPStartXfer+0x478>
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	64bb      	str	r3, [r7, #72]	@ 0x48
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012580:	b29b      	uxth	r3, r3
 8012582:	461a      	mov	r2, r3
 8012584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012586:	4413      	add	r3, r2
 8012588:	64bb      	str	r3, [r7, #72]	@ 0x48
 801258a:	683b      	ldr	r3, [r7, #0]
 801258c:	781b      	ldrb	r3, [r3, #0]
 801258e:	00da      	lsls	r2, r3, #3
 8012590:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012592:	4413      	add	r3, r2
 8012594:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012598:	647b      	str	r3, [r7, #68]	@ 0x44
 801259a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801259c:	881b      	ldrh	r3, [r3, #0]
 801259e:	b29b      	uxth	r3, r3
 80125a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80125a4:	b29a      	uxth	r2, r3
 80125a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125a8:	801a      	strh	r2, [r3, #0]
 80125aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d10a      	bne.n	80125c8 <USB_EPStartXfer+0x3f2>
 80125b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125b4:	881b      	ldrh	r3, [r3, #0]
 80125b6:	b29b      	uxth	r3, r3
 80125b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80125bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80125c0:	b29a      	uxth	r2, r3
 80125c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125c4:	801a      	strh	r2, [r3, #0]
 80125c6:	e05d      	b.n	8012684 <USB_EPStartXfer+0x4ae>
 80125c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80125ce:	d81c      	bhi.n	801260a <USB_EPStartXfer+0x434>
 80125d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125d4:	085b      	lsrs	r3, r3, #1
 80125d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80125da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125de:	f003 0301 	and.w	r3, r3, #1
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d004      	beq.n	80125f0 <USB_EPStartXfer+0x41a>
 80125e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80125ea:	3301      	adds	r3, #1
 80125ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80125f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125f2:	881b      	ldrh	r3, [r3, #0]
 80125f4:	b29a      	uxth	r2, r3
 80125f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80125fa:	b29b      	uxth	r3, r3
 80125fc:	029b      	lsls	r3, r3, #10
 80125fe:	b29b      	uxth	r3, r3
 8012600:	4313      	orrs	r3, r2
 8012602:	b29a      	uxth	r2, r3
 8012604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012606:	801a      	strh	r2, [r3, #0]
 8012608:	e03c      	b.n	8012684 <USB_EPStartXfer+0x4ae>
 801260a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801260e:	095b      	lsrs	r3, r3, #5
 8012610:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012618:	f003 031f 	and.w	r3, r3, #31
 801261c:	2b00      	cmp	r3, #0
 801261e:	d104      	bne.n	801262a <USB_EPStartXfer+0x454>
 8012620:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012624:	3b01      	subs	r3, #1
 8012626:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801262a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801262c:	881b      	ldrh	r3, [r3, #0]
 801262e:	b29a      	uxth	r2, r3
 8012630:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012634:	b29b      	uxth	r3, r3
 8012636:	029b      	lsls	r3, r3, #10
 8012638:	b29b      	uxth	r3, r3
 801263a:	4313      	orrs	r3, r2
 801263c:	b29b      	uxth	r3, r3
 801263e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012642:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012646:	b29a      	uxth	r2, r3
 8012648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801264a:	801a      	strh	r2, [r3, #0]
 801264c:	e01a      	b.n	8012684 <USB_EPStartXfer+0x4ae>
 801264e:	683b      	ldr	r3, [r7, #0]
 8012650:	785b      	ldrb	r3, [r3, #1]
 8012652:	2b01      	cmp	r3, #1
 8012654:	d116      	bne.n	8012684 <USB_EPStartXfer+0x4ae>
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	653b      	str	r3, [r7, #80]	@ 0x50
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012660:	b29b      	uxth	r3, r3
 8012662:	461a      	mov	r2, r3
 8012664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012666:	4413      	add	r3, r2
 8012668:	653b      	str	r3, [r7, #80]	@ 0x50
 801266a:	683b      	ldr	r3, [r7, #0]
 801266c:	781b      	ldrb	r3, [r3, #0]
 801266e:	00da      	lsls	r2, r3, #3
 8012670:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012672:	4413      	add	r3, r2
 8012674:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012678:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801267a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801267e:	b29a      	uxth	r2, r3
 8012680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012682:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012684:	683b      	ldr	r3, [r7, #0]
 8012686:	891b      	ldrh	r3, [r3, #8]
 8012688:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801268c:	683b      	ldr	r3, [r7, #0]
 801268e:	6959      	ldr	r1, [r3, #20]
 8012690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012694:	b29b      	uxth	r3, r3
 8012696:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801269a:	6878      	ldr	r0, [r7, #4]
 801269c:	f000 fc7f 	bl	8012f9e <USB_WritePMA>
            ep->xfer_buff += len;
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	695a      	ldr	r2, [r3, #20]
 80126a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126a8:	441a      	add	r2, r3
 80126aa:	683b      	ldr	r3, [r7, #0]
 80126ac:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80126ae:	683b      	ldr	r3, [r7, #0]
 80126b0:	6a1a      	ldr	r2, [r3, #32]
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	691b      	ldr	r3, [r3, #16]
 80126b6:	429a      	cmp	r2, r3
 80126b8:	d907      	bls.n	80126ca <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	6a1a      	ldr	r2, [r3, #32]
 80126be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126c2:	1ad2      	subs	r2, r2, r3
 80126c4:	683b      	ldr	r3, [r7, #0]
 80126c6:	621a      	str	r2, [r3, #32]
 80126c8:	e006      	b.n	80126d8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80126ca:	683b      	ldr	r3, [r7, #0]
 80126cc:	6a1b      	ldr	r3, [r3, #32]
 80126ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	2200      	movs	r2, #0
 80126d6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	643b      	str	r3, [r7, #64]	@ 0x40
 80126dc:	683b      	ldr	r3, [r7, #0]
 80126de:	785b      	ldrb	r3, [r3, #1]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d16b      	bne.n	80127bc <USB_EPStartXfer+0x5e6>
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80126ee:	b29b      	uxth	r3, r3
 80126f0:	461a      	mov	r2, r3
 80126f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126f4:	4413      	add	r3, r2
 80126f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	781b      	ldrb	r3, [r3, #0]
 80126fc:	00da      	lsls	r2, r3, #3
 80126fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012700:	4413      	add	r3, r2
 8012702:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012706:	637b      	str	r3, [r7, #52]	@ 0x34
 8012708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801270a:	881b      	ldrh	r3, [r3, #0]
 801270c:	b29b      	uxth	r3, r3
 801270e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012712:	b29a      	uxth	r2, r3
 8012714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012716:	801a      	strh	r2, [r3, #0]
 8012718:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801271c:	2b00      	cmp	r3, #0
 801271e:	d10a      	bne.n	8012736 <USB_EPStartXfer+0x560>
 8012720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012722:	881b      	ldrh	r3, [r3, #0]
 8012724:	b29b      	uxth	r3, r3
 8012726:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801272a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801272e:	b29a      	uxth	r2, r3
 8012730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012732:	801a      	strh	r2, [r3, #0]
 8012734:	e05b      	b.n	80127ee <USB_EPStartXfer+0x618>
 8012736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801273a:	2b3e      	cmp	r3, #62	@ 0x3e
 801273c:	d81c      	bhi.n	8012778 <USB_EPStartXfer+0x5a2>
 801273e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012742:	085b      	lsrs	r3, r3, #1
 8012744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801274c:	f003 0301 	and.w	r3, r3, #1
 8012750:	2b00      	cmp	r3, #0
 8012752:	d004      	beq.n	801275e <USB_EPStartXfer+0x588>
 8012754:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012758:	3301      	adds	r3, #1
 801275a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801275e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012760:	881b      	ldrh	r3, [r3, #0]
 8012762:	b29a      	uxth	r2, r3
 8012764:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012768:	b29b      	uxth	r3, r3
 801276a:	029b      	lsls	r3, r3, #10
 801276c:	b29b      	uxth	r3, r3
 801276e:	4313      	orrs	r3, r2
 8012770:	b29a      	uxth	r2, r3
 8012772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012774:	801a      	strh	r2, [r3, #0]
 8012776:	e03a      	b.n	80127ee <USB_EPStartXfer+0x618>
 8012778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801277c:	095b      	lsrs	r3, r3, #5
 801277e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012786:	f003 031f 	and.w	r3, r3, #31
 801278a:	2b00      	cmp	r3, #0
 801278c:	d104      	bne.n	8012798 <USB_EPStartXfer+0x5c2>
 801278e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012792:	3b01      	subs	r3, #1
 8012794:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801279a:	881b      	ldrh	r3, [r3, #0]
 801279c:	b29a      	uxth	r2, r3
 801279e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80127a2:	b29b      	uxth	r3, r3
 80127a4:	029b      	lsls	r3, r3, #10
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	4313      	orrs	r3, r2
 80127aa:	b29b      	uxth	r3, r3
 80127ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127b4:	b29a      	uxth	r2, r3
 80127b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127b8:	801a      	strh	r2, [r3, #0]
 80127ba:	e018      	b.n	80127ee <USB_EPStartXfer+0x618>
 80127bc:	683b      	ldr	r3, [r7, #0]
 80127be:	785b      	ldrb	r3, [r3, #1]
 80127c0:	2b01      	cmp	r3, #1
 80127c2:	d114      	bne.n	80127ee <USB_EPStartXfer+0x618>
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80127ca:	b29b      	uxth	r3, r3
 80127cc:	461a      	mov	r2, r3
 80127ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127d0:	4413      	add	r3, r2
 80127d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	781b      	ldrb	r3, [r3, #0]
 80127d8:	00da      	lsls	r2, r3, #3
 80127da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127dc:	4413      	add	r3, r2
 80127de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80127e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80127e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127e8:	b29a      	uxth	r2, r3
 80127ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127ec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80127ee:	683b      	ldr	r3, [r7, #0]
 80127f0:	895b      	ldrh	r3, [r3, #10]
 80127f2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	6959      	ldr	r1, [r3, #20]
 80127fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127fe:	b29b      	uxth	r3, r3
 8012800:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012804:	6878      	ldr	r0, [r7, #4]
 8012806:	f000 fbca 	bl	8012f9e <USB_WritePMA>
 801280a:	e193      	b.n	8012b34 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	6a1b      	ldr	r3, [r3, #32]
 8012810:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012814:	687a      	ldr	r2, [r7, #4]
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	781b      	ldrb	r3, [r3, #0]
 801281a:	009b      	lsls	r3, r3, #2
 801281c:	4413      	add	r3, r2
 801281e:	881b      	ldrh	r3, [r3, #0]
 8012820:	b29b      	uxth	r3, r3
 8012822:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801282a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801282e:	687a      	ldr	r2, [r7, #4]
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	781b      	ldrb	r3, [r3, #0]
 8012834:	009b      	lsls	r3, r3, #2
 8012836:	441a      	add	r2, r3
 8012838:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801283c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012840:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801284c:	b29b      	uxth	r3, r3
 801284e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801285a:	b29b      	uxth	r3, r3
 801285c:	461a      	mov	r2, r3
 801285e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012860:	4413      	add	r3, r2
 8012862:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	781b      	ldrb	r3, [r3, #0]
 8012868:	00da      	lsls	r2, r3, #3
 801286a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801286c:	4413      	add	r3, r2
 801286e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012872:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012874:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012878:	b29a      	uxth	r2, r3
 801287a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801287c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801287e:	683b      	ldr	r3, [r7, #0]
 8012880:	891b      	ldrh	r3, [r3, #8]
 8012882:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012886:	683b      	ldr	r3, [r7, #0]
 8012888:	6959      	ldr	r1, [r3, #20]
 801288a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801288e:	b29b      	uxth	r3, r3
 8012890:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012894:	6878      	ldr	r0, [r7, #4]
 8012896:	f000 fb82 	bl	8012f9e <USB_WritePMA>
 801289a:	e14b      	b.n	8012b34 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801289c:	683b      	ldr	r3, [r7, #0]
 801289e:	6a1a      	ldr	r2, [r3, #32]
 80128a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128a4:	1ad2      	subs	r2, r2, r3
 80128a6:	683b      	ldr	r3, [r7, #0]
 80128a8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80128aa:	687a      	ldr	r2, [r7, #4]
 80128ac:	683b      	ldr	r3, [r7, #0]
 80128ae:	781b      	ldrb	r3, [r3, #0]
 80128b0:	009b      	lsls	r3, r3, #2
 80128b2:	4413      	add	r3, r2
 80128b4:	881b      	ldrh	r3, [r3, #0]
 80128b6:	b29b      	uxth	r3, r3
 80128b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128bc:	2b00      	cmp	r3, #0
 80128be:	f000 809a 	beq.w	80129f6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	785b      	ldrb	r3, [r3, #1]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d16b      	bne.n	80129a6 <USB_EPStartXfer+0x7d0>
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80128d8:	b29b      	uxth	r3, r3
 80128da:	461a      	mov	r2, r3
 80128dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80128de:	4413      	add	r3, r2
 80128e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80128e2:	683b      	ldr	r3, [r7, #0]
 80128e4:	781b      	ldrb	r3, [r3, #0]
 80128e6:	00da      	lsls	r2, r3, #3
 80128e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80128ea:	4413      	add	r3, r2
 80128ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80128f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80128f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80128f4:	881b      	ldrh	r3, [r3, #0]
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80128fc:	b29a      	uxth	r2, r3
 80128fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012900:	801a      	strh	r2, [r3, #0]
 8012902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012906:	2b00      	cmp	r3, #0
 8012908:	d10a      	bne.n	8012920 <USB_EPStartXfer+0x74a>
 801290a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801290c:	881b      	ldrh	r3, [r3, #0]
 801290e:	b29b      	uxth	r3, r3
 8012910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012918:	b29a      	uxth	r2, r3
 801291a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801291c:	801a      	strh	r2, [r3, #0]
 801291e:	e05b      	b.n	80129d8 <USB_EPStartXfer+0x802>
 8012920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012924:	2b3e      	cmp	r3, #62	@ 0x3e
 8012926:	d81c      	bhi.n	8012962 <USB_EPStartXfer+0x78c>
 8012928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801292c:	085b      	lsrs	r3, r3, #1
 801292e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012936:	f003 0301 	and.w	r3, r3, #1
 801293a:	2b00      	cmp	r3, #0
 801293c:	d004      	beq.n	8012948 <USB_EPStartXfer+0x772>
 801293e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012942:	3301      	adds	r3, #1
 8012944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012948:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801294a:	881b      	ldrh	r3, [r3, #0]
 801294c:	b29a      	uxth	r2, r3
 801294e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012952:	b29b      	uxth	r3, r3
 8012954:	029b      	lsls	r3, r3, #10
 8012956:	b29b      	uxth	r3, r3
 8012958:	4313      	orrs	r3, r2
 801295a:	b29a      	uxth	r2, r3
 801295c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801295e:	801a      	strh	r2, [r3, #0]
 8012960:	e03a      	b.n	80129d8 <USB_EPStartXfer+0x802>
 8012962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012966:	095b      	lsrs	r3, r3, #5
 8012968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801296c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012970:	f003 031f 	and.w	r3, r3, #31
 8012974:	2b00      	cmp	r3, #0
 8012976:	d104      	bne.n	8012982 <USB_EPStartXfer+0x7ac>
 8012978:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801297c:	3b01      	subs	r3, #1
 801297e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012982:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012984:	881b      	ldrh	r3, [r3, #0]
 8012986:	b29a      	uxth	r2, r3
 8012988:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801298c:	b29b      	uxth	r3, r3
 801298e:	029b      	lsls	r3, r3, #10
 8012990:	b29b      	uxth	r3, r3
 8012992:	4313      	orrs	r3, r2
 8012994:	b29b      	uxth	r3, r3
 8012996:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801299a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801299e:	b29a      	uxth	r2, r3
 80129a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129a2:	801a      	strh	r2, [r3, #0]
 80129a4:	e018      	b.n	80129d8 <USB_EPStartXfer+0x802>
 80129a6:	683b      	ldr	r3, [r7, #0]
 80129a8:	785b      	ldrb	r3, [r3, #1]
 80129aa:	2b01      	cmp	r3, #1
 80129ac:	d114      	bne.n	80129d8 <USB_EPStartXfer+0x802>
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80129b4:	b29b      	uxth	r3, r3
 80129b6:	461a      	mov	r2, r3
 80129b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80129ba:	4413      	add	r3, r2
 80129bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80129be:	683b      	ldr	r3, [r7, #0]
 80129c0:	781b      	ldrb	r3, [r3, #0]
 80129c2:	00da      	lsls	r2, r3, #3
 80129c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80129c6:	4413      	add	r3, r2
 80129c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80129cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80129ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129d2:	b29a      	uxth	r2, r3
 80129d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129d6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80129d8:	683b      	ldr	r3, [r7, #0]
 80129da:	895b      	ldrh	r3, [r3, #10]
 80129dc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80129e0:	683b      	ldr	r3, [r7, #0]
 80129e2:	6959      	ldr	r1, [r3, #20]
 80129e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129e8:	b29b      	uxth	r3, r3
 80129ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f000 fad5 	bl	8012f9e <USB_WritePMA>
 80129f4:	e09e      	b.n	8012b34 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	785b      	ldrb	r3, [r3, #1]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d16b      	bne.n	8012ad6 <USB_EPStartXfer+0x900>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012a08:	b29b      	uxth	r3, r3
 8012a0a:	461a      	mov	r2, r3
 8012a0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012a0e:	4413      	add	r3, r2
 8012a10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	781b      	ldrb	r3, [r3, #0]
 8012a16:	00da      	lsls	r2, r3, #3
 8012a18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012a1a:	4413      	add	r3, r2
 8012a1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012a20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012a22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a24:	881b      	ldrh	r3, [r3, #0]
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012a2c:	b29a      	uxth	r2, r3
 8012a2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a30:	801a      	strh	r2, [r3, #0]
 8012a32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10a      	bne.n	8012a50 <USB_EPStartXfer+0x87a>
 8012a3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a3c:	881b      	ldrh	r3, [r3, #0]
 8012a3e:	b29b      	uxth	r3, r3
 8012a40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012a44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012a48:	b29a      	uxth	r2, r3
 8012a4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a4c:	801a      	strh	r2, [r3, #0]
 8012a4e:	e063      	b.n	8012b18 <USB_EPStartXfer+0x942>
 8012a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a54:	2b3e      	cmp	r3, #62	@ 0x3e
 8012a56:	d81c      	bhi.n	8012a92 <USB_EPStartXfer+0x8bc>
 8012a58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a5c:	085b      	lsrs	r3, r3, #1
 8012a5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012a62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a66:	f003 0301 	and.w	r3, r3, #1
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d004      	beq.n	8012a78 <USB_EPStartXfer+0x8a2>
 8012a6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012a72:	3301      	adds	r3, #1
 8012a74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012a78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a7a:	881b      	ldrh	r3, [r3, #0]
 8012a7c:	b29a      	uxth	r2, r3
 8012a7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012a82:	b29b      	uxth	r3, r3
 8012a84:	029b      	lsls	r3, r3, #10
 8012a86:	b29b      	uxth	r3, r3
 8012a88:	4313      	orrs	r3, r2
 8012a8a:	b29a      	uxth	r2, r3
 8012a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a8e:	801a      	strh	r2, [r3, #0]
 8012a90:	e042      	b.n	8012b18 <USB_EPStartXfer+0x942>
 8012a92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a96:	095b      	lsrs	r3, r3, #5
 8012a98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012a9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012aa0:	f003 031f 	and.w	r3, r3, #31
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d104      	bne.n	8012ab2 <USB_EPStartXfer+0x8dc>
 8012aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012aac:	3b01      	subs	r3, #1
 8012aae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012ab2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ab4:	881b      	ldrh	r3, [r3, #0]
 8012ab6:	b29a      	uxth	r2, r3
 8012ab8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012abc:	b29b      	uxth	r3, r3
 8012abe:	029b      	lsls	r3, r3, #10
 8012ac0:	b29b      	uxth	r3, r3
 8012ac2:	4313      	orrs	r3, r2
 8012ac4:	b29b      	uxth	r3, r3
 8012ac6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012aca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ace:	b29a      	uxth	r2, r3
 8012ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ad2:	801a      	strh	r2, [r3, #0]
 8012ad4:	e020      	b.n	8012b18 <USB_EPStartXfer+0x942>
 8012ad6:	683b      	ldr	r3, [r7, #0]
 8012ad8:	785b      	ldrb	r3, [r3, #1]
 8012ada:	2b01      	cmp	r3, #1
 8012adc:	d11c      	bne.n	8012b18 <USB_EPStartXfer+0x942>
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012aea:	b29b      	uxth	r3, r3
 8012aec:	461a      	mov	r2, r3
 8012aee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012af2:	4413      	add	r3, r2
 8012af4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012af8:	683b      	ldr	r3, [r7, #0]
 8012afa:	781b      	ldrb	r3, [r3, #0]
 8012afc:	00da      	lsls	r2, r3, #3
 8012afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012b02:	4413      	add	r3, r2
 8012b04:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012b08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b10:	b29a      	uxth	r2, r3
 8012b12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012b16:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	891b      	ldrh	r3, [r3, #8]
 8012b1c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012b20:	683b      	ldr	r3, [r7, #0]
 8012b22:	6959      	ldr	r1, [r3, #20]
 8012b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b28:	b29b      	uxth	r3, r3
 8012b2a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012b2e:	6878      	ldr	r0, [r7, #4]
 8012b30:	f000 fa35 	bl	8012f9e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012b34:	687a      	ldr	r2, [r7, #4]
 8012b36:	683b      	ldr	r3, [r7, #0]
 8012b38:	781b      	ldrb	r3, [r3, #0]
 8012b3a:	009b      	lsls	r3, r3, #2
 8012b3c:	4413      	add	r3, r2
 8012b3e:	881b      	ldrh	r3, [r3, #0]
 8012b40:	b29b      	uxth	r3, r3
 8012b42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012b46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012b4a:	817b      	strh	r3, [r7, #10]
 8012b4c:	897b      	ldrh	r3, [r7, #10]
 8012b4e:	f083 0310 	eor.w	r3, r3, #16
 8012b52:	817b      	strh	r3, [r7, #10]
 8012b54:	897b      	ldrh	r3, [r7, #10]
 8012b56:	f083 0320 	eor.w	r3, r3, #32
 8012b5a:	817b      	strh	r3, [r7, #10]
 8012b5c:	687a      	ldr	r2, [r7, #4]
 8012b5e:	683b      	ldr	r3, [r7, #0]
 8012b60:	781b      	ldrb	r3, [r3, #0]
 8012b62:	009b      	lsls	r3, r3, #2
 8012b64:	441a      	add	r2, r3
 8012b66:	897b      	ldrh	r3, [r7, #10]
 8012b68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012b6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012b70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b78:	b29b      	uxth	r3, r3
 8012b7a:	8013      	strh	r3, [r2, #0]
 8012b7c:	e0d5      	b.n	8012d2a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012b7e:	683b      	ldr	r3, [r7, #0]
 8012b80:	7b1b      	ldrb	r3, [r3, #12]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d156      	bne.n	8012c34 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012b86:	683b      	ldr	r3, [r7, #0]
 8012b88:	699b      	ldr	r3, [r3, #24]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d122      	bne.n	8012bd4 <USB_EPStartXfer+0x9fe>
 8012b8e:	683b      	ldr	r3, [r7, #0]
 8012b90:	78db      	ldrb	r3, [r3, #3]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d11e      	bne.n	8012bd4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012b96:	687a      	ldr	r2, [r7, #4]
 8012b98:	683b      	ldr	r3, [r7, #0]
 8012b9a:	781b      	ldrb	r3, [r3, #0]
 8012b9c:	009b      	lsls	r3, r3, #2
 8012b9e:	4413      	add	r3, r2
 8012ba0:	881b      	ldrh	r3, [r3, #0]
 8012ba2:	b29b      	uxth	r3, r3
 8012ba4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012ba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012bac:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012bb0:	687a      	ldr	r2, [r7, #4]
 8012bb2:	683b      	ldr	r3, [r7, #0]
 8012bb4:	781b      	ldrb	r3, [r3, #0]
 8012bb6:	009b      	lsls	r3, r3, #2
 8012bb8:	441a      	add	r2, r3
 8012bba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012bbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012bc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012bc6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bce:	b29b      	uxth	r3, r3
 8012bd0:	8013      	strh	r3, [r2, #0]
 8012bd2:	e01d      	b.n	8012c10 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012bd4:	687a      	ldr	r2, [r7, #4]
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	781b      	ldrb	r3, [r3, #0]
 8012bda:	009b      	lsls	r3, r3, #2
 8012bdc:	4413      	add	r3, r2
 8012bde:	881b      	ldrh	r3, [r3, #0]
 8012be0:	b29b      	uxth	r3, r3
 8012be2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012bea:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012bee:	687a      	ldr	r2, [r7, #4]
 8012bf0:	683b      	ldr	r3, [r7, #0]
 8012bf2:	781b      	ldrb	r3, [r3, #0]
 8012bf4:	009b      	lsls	r3, r3, #2
 8012bf6:	441a      	add	r2, r3
 8012bf8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012bfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c0c:	b29b      	uxth	r3, r3
 8012c0e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	699a      	ldr	r2, [r3, #24]
 8012c14:	683b      	ldr	r3, [r7, #0]
 8012c16:	691b      	ldr	r3, [r3, #16]
 8012c18:	429a      	cmp	r2, r3
 8012c1a:	d907      	bls.n	8012c2c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	699a      	ldr	r2, [r3, #24]
 8012c20:	683b      	ldr	r3, [r7, #0]
 8012c22:	691b      	ldr	r3, [r3, #16]
 8012c24:	1ad2      	subs	r2, r2, r3
 8012c26:	683b      	ldr	r3, [r7, #0]
 8012c28:	619a      	str	r2, [r3, #24]
 8012c2a:	e054      	b.n	8012cd6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	619a      	str	r2, [r3, #24]
 8012c32:	e050      	b.n	8012cd6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	78db      	ldrb	r3, [r3, #3]
 8012c38:	2b02      	cmp	r3, #2
 8012c3a:	d142      	bne.n	8012cc2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012c3c:	683b      	ldr	r3, [r7, #0]
 8012c3e:	69db      	ldr	r3, [r3, #28]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d048      	beq.n	8012cd6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012c44:	687a      	ldr	r2, [r7, #4]
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	781b      	ldrb	r3, [r3, #0]
 8012c4a:	009b      	lsls	r3, r3, #2
 8012c4c:	4413      	add	r3, r2
 8012c4e:	881b      	ldrh	r3, [r3, #0]
 8012c50:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012c54:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d005      	beq.n	8012c6c <USB_EPStartXfer+0xa96>
 8012c60:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d10b      	bne.n	8012c84 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012c6c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d12e      	bne.n	8012cd6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012c78:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d128      	bne.n	8012cd6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012c84:	687a      	ldr	r2, [r7, #4]
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	781b      	ldrb	r3, [r3, #0]
 8012c8a:	009b      	lsls	r3, r3, #2
 8012c8c:	4413      	add	r3, r2
 8012c8e:	881b      	ldrh	r3, [r3, #0]
 8012c90:	b29b      	uxth	r3, r3
 8012c92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c9a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012c9e:	687a      	ldr	r2, [r7, #4]
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	781b      	ldrb	r3, [r3, #0]
 8012ca4:	009b      	lsls	r3, r3, #2
 8012ca6:	441a      	add	r2, r3
 8012ca8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012cac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012cb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012cb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012cb8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012cbc:	b29b      	uxth	r3, r3
 8012cbe:	8013      	strh	r3, [r2, #0]
 8012cc0:	e009      	b.n	8012cd6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012cc2:	683b      	ldr	r3, [r7, #0]
 8012cc4:	78db      	ldrb	r3, [r3, #3]
 8012cc6:	2b01      	cmp	r3, #1
 8012cc8:	d103      	bne.n	8012cd2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012cca:	683b      	ldr	r3, [r7, #0]
 8012ccc:	2200      	movs	r2, #0
 8012cce:	619a      	str	r2, [r3, #24]
 8012cd0:	e001      	b.n	8012cd6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	e02a      	b.n	8012d2c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012cd6:	687a      	ldr	r2, [r7, #4]
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	781b      	ldrb	r3, [r3, #0]
 8012cdc:	009b      	lsls	r3, r3, #2
 8012cde:	4413      	add	r3, r2
 8012ce0:	881b      	ldrh	r3, [r3, #0]
 8012ce2:	b29b      	uxth	r3, r3
 8012ce4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ce8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012cec:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012cf0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012cf4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012cf8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012cfc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012d00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012d04:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012d08:	687a      	ldr	r2, [r7, #4]
 8012d0a:	683b      	ldr	r3, [r7, #0]
 8012d0c:	781b      	ldrb	r3, [r3, #0]
 8012d0e:	009b      	lsls	r3, r3, #2
 8012d10:	441a      	add	r2, r3
 8012d12:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012d16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d26:	b29b      	uxth	r3, r3
 8012d28:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012d2a:	2300      	movs	r3, #0
}
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	37b0      	adds	r7, #176	@ 0xb0
 8012d30:	46bd      	mov	sp, r7
 8012d32:	bd80      	pop	{r7, pc}

08012d34 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012d34:	b480      	push	{r7}
 8012d36:	b085      	sub	sp, #20
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
 8012d3c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	785b      	ldrb	r3, [r3, #1]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d020      	beq.n	8012d88 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012d46:	687a      	ldr	r2, [r7, #4]
 8012d48:	683b      	ldr	r3, [r7, #0]
 8012d4a:	781b      	ldrb	r3, [r3, #0]
 8012d4c:	009b      	lsls	r3, r3, #2
 8012d4e:	4413      	add	r3, r2
 8012d50:	881b      	ldrh	r3, [r3, #0]
 8012d52:	b29b      	uxth	r3, r3
 8012d54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012d58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012d5c:	81bb      	strh	r3, [r7, #12]
 8012d5e:	89bb      	ldrh	r3, [r7, #12]
 8012d60:	f083 0310 	eor.w	r3, r3, #16
 8012d64:	81bb      	strh	r3, [r7, #12]
 8012d66:	687a      	ldr	r2, [r7, #4]
 8012d68:	683b      	ldr	r3, [r7, #0]
 8012d6a:	781b      	ldrb	r3, [r3, #0]
 8012d6c:	009b      	lsls	r3, r3, #2
 8012d6e:	441a      	add	r2, r3
 8012d70:	89bb      	ldrh	r3, [r7, #12]
 8012d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d82:	b29b      	uxth	r3, r3
 8012d84:	8013      	strh	r3, [r2, #0]
 8012d86:	e01f      	b.n	8012dc8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012d88:	687a      	ldr	r2, [r7, #4]
 8012d8a:	683b      	ldr	r3, [r7, #0]
 8012d8c:	781b      	ldrb	r3, [r3, #0]
 8012d8e:	009b      	lsls	r3, r3, #2
 8012d90:	4413      	add	r3, r2
 8012d92:	881b      	ldrh	r3, [r3, #0]
 8012d94:	b29b      	uxth	r3, r3
 8012d96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012d9e:	81fb      	strh	r3, [r7, #14]
 8012da0:	89fb      	ldrh	r3, [r7, #14]
 8012da2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012da6:	81fb      	strh	r3, [r7, #14]
 8012da8:	687a      	ldr	r2, [r7, #4]
 8012daa:	683b      	ldr	r3, [r7, #0]
 8012dac:	781b      	ldrb	r3, [r3, #0]
 8012dae:	009b      	lsls	r3, r3, #2
 8012db0:	441a      	add	r2, r3
 8012db2:	89fb      	ldrh	r3, [r7, #14]
 8012db4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012db8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012dbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012dc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012dc4:	b29b      	uxth	r3, r3
 8012dc6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012dc8:	2300      	movs	r3, #0
}
 8012dca:	4618      	mov	r0, r3
 8012dcc:	3714      	adds	r7, #20
 8012dce:	46bd      	mov	sp, r7
 8012dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd4:	4770      	bx	lr

08012dd6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012dd6:	b480      	push	{r7}
 8012dd8:	b087      	sub	sp, #28
 8012dda:	af00      	add	r7, sp, #0
 8012ddc:	6078      	str	r0, [r7, #4]
 8012dde:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012de0:	683b      	ldr	r3, [r7, #0]
 8012de2:	785b      	ldrb	r3, [r3, #1]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d04c      	beq.n	8012e82 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012de8:	687a      	ldr	r2, [r7, #4]
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	781b      	ldrb	r3, [r3, #0]
 8012dee:	009b      	lsls	r3, r3, #2
 8012df0:	4413      	add	r3, r2
 8012df2:	881b      	ldrh	r3, [r3, #0]
 8012df4:	823b      	strh	r3, [r7, #16]
 8012df6:	8a3b      	ldrh	r3, [r7, #16]
 8012df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d01b      	beq.n	8012e38 <USB_EPClearStall+0x62>
 8012e00:	687a      	ldr	r2, [r7, #4]
 8012e02:	683b      	ldr	r3, [r7, #0]
 8012e04:	781b      	ldrb	r3, [r3, #0]
 8012e06:	009b      	lsls	r3, r3, #2
 8012e08:	4413      	add	r3, r2
 8012e0a:	881b      	ldrh	r3, [r3, #0]
 8012e0c:	b29b      	uxth	r3, r3
 8012e0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012e16:	81fb      	strh	r3, [r7, #14]
 8012e18:	687a      	ldr	r2, [r7, #4]
 8012e1a:	683b      	ldr	r3, [r7, #0]
 8012e1c:	781b      	ldrb	r3, [r3, #0]
 8012e1e:	009b      	lsls	r3, r3, #2
 8012e20:	441a      	add	r2, r3
 8012e22:	89fb      	ldrh	r3, [r7, #14]
 8012e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012e34:	b29b      	uxth	r3, r3
 8012e36:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012e38:	683b      	ldr	r3, [r7, #0]
 8012e3a:	78db      	ldrb	r3, [r3, #3]
 8012e3c:	2b01      	cmp	r3, #1
 8012e3e:	d06c      	beq.n	8012f1a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012e40:	687a      	ldr	r2, [r7, #4]
 8012e42:	683b      	ldr	r3, [r7, #0]
 8012e44:	781b      	ldrb	r3, [r3, #0]
 8012e46:	009b      	lsls	r3, r3, #2
 8012e48:	4413      	add	r3, r2
 8012e4a:	881b      	ldrh	r3, [r3, #0]
 8012e4c:	b29b      	uxth	r3, r3
 8012e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012e52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012e56:	81bb      	strh	r3, [r7, #12]
 8012e58:	89bb      	ldrh	r3, [r7, #12]
 8012e5a:	f083 0320 	eor.w	r3, r3, #32
 8012e5e:	81bb      	strh	r3, [r7, #12]
 8012e60:	687a      	ldr	r2, [r7, #4]
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	781b      	ldrb	r3, [r3, #0]
 8012e66:	009b      	lsls	r3, r3, #2
 8012e68:	441a      	add	r2, r3
 8012e6a:	89bb      	ldrh	r3, [r7, #12]
 8012e6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e7c:	b29b      	uxth	r3, r3
 8012e7e:	8013      	strh	r3, [r2, #0]
 8012e80:	e04b      	b.n	8012f1a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012e82:	687a      	ldr	r2, [r7, #4]
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	781b      	ldrb	r3, [r3, #0]
 8012e88:	009b      	lsls	r3, r3, #2
 8012e8a:	4413      	add	r3, r2
 8012e8c:	881b      	ldrh	r3, [r3, #0]
 8012e8e:	82fb      	strh	r3, [r7, #22]
 8012e90:	8afb      	ldrh	r3, [r7, #22]
 8012e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d01b      	beq.n	8012ed2 <USB_EPClearStall+0xfc>
 8012e9a:	687a      	ldr	r2, [r7, #4]
 8012e9c:	683b      	ldr	r3, [r7, #0]
 8012e9e:	781b      	ldrb	r3, [r3, #0]
 8012ea0:	009b      	lsls	r3, r3, #2
 8012ea2:	4413      	add	r3, r2
 8012ea4:	881b      	ldrh	r3, [r3, #0]
 8012ea6:	b29b      	uxth	r3, r3
 8012ea8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012eac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012eb0:	82bb      	strh	r3, [r7, #20]
 8012eb2:	687a      	ldr	r2, [r7, #4]
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	781b      	ldrb	r3, [r3, #0]
 8012eb8:	009b      	lsls	r3, r3, #2
 8012eba:	441a      	add	r2, r3
 8012ebc:	8abb      	ldrh	r3, [r7, #20]
 8012ebe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012ec2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012ec6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012ed2:	687a      	ldr	r2, [r7, #4]
 8012ed4:	683b      	ldr	r3, [r7, #0]
 8012ed6:	781b      	ldrb	r3, [r3, #0]
 8012ed8:	009b      	lsls	r3, r3, #2
 8012eda:	4413      	add	r3, r2
 8012edc:	881b      	ldrh	r3, [r3, #0]
 8012ede:	b29b      	uxth	r3, r3
 8012ee0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ee4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ee8:	827b      	strh	r3, [r7, #18]
 8012eea:	8a7b      	ldrh	r3, [r7, #18]
 8012eec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012ef0:	827b      	strh	r3, [r7, #18]
 8012ef2:	8a7b      	ldrh	r3, [r7, #18]
 8012ef4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012ef8:	827b      	strh	r3, [r7, #18]
 8012efa:	687a      	ldr	r2, [r7, #4]
 8012efc:	683b      	ldr	r3, [r7, #0]
 8012efe:	781b      	ldrb	r3, [r3, #0]
 8012f00:	009b      	lsls	r3, r3, #2
 8012f02:	441a      	add	r2, r3
 8012f04:	8a7b      	ldrh	r3, [r7, #18]
 8012f06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012f0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012f0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f16:	b29b      	uxth	r3, r3
 8012f18:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012f1a:	2300      	movs	r3, #0
}
 8012f1c:	4618      	mov	r0, r3
 8012f1e:	371c      	adds	r7, #28
 8012f20:	46bd      	mov	sp, r7
 8012f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f26:	4770      	bx	lr

08012f28 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012f28:	b480      	push	{r7}
 8012f2a:	b083      	sub	sp, #12
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	6078      	str	r0, [r7, #4]
 8012f30:	460b      	mov	r3, r1
 8012f32:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012f34:	78fb      	ldrb	r3, [r7, #3]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d103      	bne.n	8012f42 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	2280      	movs	r2, #128	@ 0x80
 8012f3e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012f42:	2300      	movs	r3, #0
}
 8012f44:	4618      	mov	r0, r3
 8012f46:	370c      	adds	r7, #12
 8012f48:	46bd      	mov	sp, r7
 8012f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4e:	4770      	bx	lr

08012f50 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012f50:	b480      	push	{r7}
 8012f52:	b083      	sub	sp, #12
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012f5e:	b29b      	uxth	r3, r3
 8012f60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f68:	b29a      	uxth	r2, r3
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012f70:	2300      	movs	r3, #0
}
 8012f72:	4618      	mov	r0, r3
 8012f74:	370c      	adds	r7, #12
 8012f76:	46bd      	mov	sp, r7
 8012f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7c:	4770      	bx	lr

08012f7e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012f7e:	b480      	push	{r7}
 8012f80:	b085      	sub	sp, #20
 8012f82:	af00      	add	r7, sp, #0
 8012f84:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012f8c:	b29b      	uxth	r3, r3
 8012f8e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012f90:	68fb      	ldr	r3, [r7, #12]
}
 8012f92:	4618      	mov	r0, r3
 8012f94:	3714      	adds	r7, #20
 8012f96:	46bd      	mov	sp, r7
 8012f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f9c:	4770      	bx	lr

08012f9e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012f9e:	b480      	push	{r7}
 8012fa0:	b08b      	sub	sp, #44	@ 0x2c
 8012fa2:	af00      	add	r7, sp, #0
 8012fa4:	60f8      	str	r0, [r7, #12]
 8012fa6:	60b9      	str	r1, [r7, #8]
 8012fa8:	4611      	mov	r1, r2
 8012faa:	461a      	mov	r2, r3
 8012fac:	460b      	mov	r3, r1
 8012fae:	80fb      	strh	r3, [r7, #6]
 8012fb0:	4613      	mov	r3, r2
 8012fb2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012fb4:	88bb      	ldrh	r3, [r7, #4]
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	085b      	lsrs	r3, r3, #1
 8012fba:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012fc0:	68bb      	ldr	r3, [r7, #8]
 8012fc2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012fc4:	88fa      	ldrh	r2, [r7, #6]
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	4413      	add	r3, r2
 8012fca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012fce:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012fd0:	69bb      	ldr	r3, [r7, #24]
 8012fd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012fd4:	e01c      	b.n	8013010 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8012fd6:	69fb      	ldr	r3, [r7, #28]
 8012fd8:	781b      	ldrb	r3, [r3, #0]
 8012fda:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012fdc:	69fb      	ldr	r3, [r7, #28]
 8012fde:	3301      	adds	r3, #1
 8012fe0:	781b      	ldrb	r3, [r3, #0]
 8012fe2:	b21b      	sxth	r3, r3
 8012fe4:	021b      	lsls	r3, r3, #8
 8012fe6:	b21a      	sxth	r2, r3
 8012fe8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012fec:	4313      	orrs	r3, r2
 8012fee:	b21b      	sxth	r3, r3
 8012ff0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012ff2:	6a3b      	ldr	r3, [r7, #32]
 8012ff4:	8a7a      	ldrh	r2, [r7, #18]
 8012ff6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012ff8:	6a3b      	ldr	r3, [r7, #32]
 8012ffa:	3302      	adds	r3, #2
 8012ffc:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012ffe:	69fb      	ldr	r3, [r7, #28]
 8013000:	3301      	adds	r3, #1
 8013002:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8013004:	69fb      	ldr	r3, [r7, #28]
 8013006:	3301      	adds	r3, #1
 8013008:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801300c:	3b01      	subs	r3, #1
 801300e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013012:	2b00      	cmp	r3, #0
 8013014:	d1df      	bne.n	8012fd6 <USB_WritePMA+0x38>
  }
}
 8013016:	bf00      	nop
 8013018:	bf00      	nop
 801301a:	372c      	adds	r7, #44	@ 0x2c
 801301c:	46bd      	mov	sp, r7
 801301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013022:	4770      	bx	lr

08013024 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8013024:	b480      	push	{r7}
 8013026:	b08b      	sub	sp, #44	@ 0x2c
 8013028:	af00      	add	r7, sp, #0
 801302a:	60f8      	str	r0, [r7, #12]
 801302c:	60b9      	str	r1, [r7, #8]
 801302e:	4611      	mov	r1, r2
 8013030:	461a      	mov	r2, r3
 8013032:	460b      	mov	r3, r1
 8013034:	80fb      	strh	r3, [r7, #6]
 8013036:	4613      	mov	r3, r2
 8013038:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801303a:	88bb      	ldrh	r3, [r7, #4]
 801303c:	085b      	lsrs	r3, r3, #1
 801303e:	b29b      	uxth	r3, r3
 8013040:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013042:	68fb      	ldr	r3, [r7, #12]
 8013044:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013046:	68bb      	ldr	r3, [r7, #8]
 8013048:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801304a:	88fa      	ldrh	r2, [r7, #6]
 801304c:	697b      	ldr	r3, [r7, #20]
 801304e:	4413      	add	r3, r2
 8013050:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013054:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8013056:	69bb      	ldr	r3, [r7, #24]
 8013058:	627b      	str	r3, [r7, #36]	@ 0x24
 801305a:	e018      	b.n	801308e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 801305c:	6a3b      	ldr	r3, [r7, #32]
 801305e:	881b      	ldrh	r3, [r3, #0]
 8013060:	b29b      	uxth	r3, r3
 8013062:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013064:	6a3b      	ldr	r3, [r7, #32]
 8013066:	3302      	adds	r3, #2
 8013068:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801306a:	693b      	ldr	r3, [r7, #16]
 801306c:	b2da      	uxtb	r2, r3
 801306e:	69fb      	ldr	r3, [r7, #28]
 8013070:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013072:	69fb      	ldr	r3, [r7, #28]
 8013074:	3301      	adds	r3, #1
 8013076:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8013078:	693b      	ldr	r3, [r7, #16]
 801307a:	0a1b      	lsrs	r3, r3, #8
 801307c:	b2da      	uxtb	r2, r3
 801307e:	69fb      	ldr	r3, [r7, #28]
 8013080:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013082:	69fb      	ldr	r3, [r7, #28]
 8013084:	3301      	adds	r3, #1
 8013086:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8013088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801308a:	3b01      	subs	r3, #1
 801308c:	627b      	str	r3, [r7, #36]	@ 0x24
 801308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013090:	2b00      	cmp	r3, #0
 8013092:	d1e3      	bne.n	801305c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8013094:	88bb      	ldrh	r3, [r7, #4]
 8013096:	f003 0301 	and.w	r3, r3, #1
 801309a:	b29b      	uxth	r3, r3
 801309c:	2b00      	cmp	r3, #0
 801309e:	d007      	beq.n	80130b0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80130a0:	6a3b      	ldr	r3, [r7, #32]
 80130a2:	881b      	ldrh	r3, [r3, #0]
 80130a4:	b29b      	uxth	r3, r3
 80130a6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	b2da      	uxtb	r2, r3
 80130ac:	69fb      	ldr	r3, [r7, #28]
 80130ae:	701a      	strb	r2, [r3, #0]
  }
}
 80130b0:	bf00      	nop
 80130b2:	372c      	adds	r7, #44	@ 0x2c
 80130b4:	46bd      	mov	sp, r7
 80130b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ba:	4770      	bx	lr

080130bc <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 80130bc:	b580      	push	{r7, lr}
 80130be:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80130c0:	4907      	ldr	r1, [pc, #28]	@ (80130e0 <MX_FATFS_Init+0x24>)
 80130c2:	4808      	ldr	r0, [pc, #32]	@ (80130e4 <MX_FATFS_Init+0x28>)
 80130c4:	f004 fcfa 	bl	8017abc <FATFS_LinkDriver>
 80130c8:	4603      	mov	r3, r0
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d002      	beq.n	80130d4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80130ce:	f04f 33ff 	mov.w	r3, #4294967295
 80130d2:	e003      	b.n	80130dc <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80130d4:	4b04      	ldr	r3, [pc, #16]	@ (80130e8 <MX_FATFS_Init+0x2c>)
 80130d6:	2201      	movs	r2, #1
 80130d8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80130da:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80130dc:	4618      	mov	r0, r3
 80130de:	bd80      	pop	{r7, pc}
 80130e0:	2000298c 	.word	0x2000298c
 80130e4:	20000014 	.word	0x20000014
 80130e8:	20002990 	.word	0x20002990

080130ec <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80130ec:	b480      	push	{r7}
 80130ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80130f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80130f2:	4618      	mov	r0, r3
 80130f4:	46bd      	mov	sp, r7
 80130f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fa:	4770      	bx	lr

080130fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b082      	sub	sp, #8
 8013100:	af00      	add	r7, sp, #0
 8013102:	4603      	mov	r3, r0
 8013104:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8013106:	79fb      	ldrb	r3, [r7, #7]
 8013108:	4618      	mov	r0, r3
 801310a:	f7f5 f9bf 	bl	800848c <USER_SPI_initialize>
 801310e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8013110:	4618      	mov	r0, r3
 8013112:	3708      	adds	r7, #8
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}

08013118 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8013118:	b580      	push	{r7, lr}
 801311a:	b082      	sub	sp, #8
 801311c:	af00      	add	r7, sp, #0
 801311e:	4603      	mov	r3, r0
 8013120:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8013122:	79fb      	ldrb	r3, [r7, #7]
 8013124:	4618      	mov	r0, r3
 8013126:	f7f5 fa9d 	bl	8008664 <USER_SPI_status>
 801312a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 801312c:	4618      	mov	r0, r3
 801312e:	3708      	adds	r7, #8
 8013130:	46bd      	mov	sp, r7
 8013132:	bd80      	pop	{r7, pc}

08013134 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8013134:	b580      	push	{r7, lr}
 8013136:	b084      	sub	sp, #16
 8013138:	af00      	add	r7, sp, #0
 801313a:	60b9      	str	r1, [r7, #8]
 801313c:	607a      	str	r2, [r7, #4]
 801313e:	603b      	str	r3, [r7, #0]
 8013140:	4603      	mov	r3, r0
 8013142:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8013144:	7bf8      	ldrb	r0, [r7, #15]
 8013146:	683b      	ldr	r3, [r7, #0]
 8013148:	687a      	ldr	r2, [r7, #4]
 801314a:	68b9      	ldr	r1, [r7, #8]
 801314c:	f7f5 faa0 	bl	8008690 <USER_SPI_read>
 8013150:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8013152:	4618      	mov	r0, r3
 8013154:	3710      	adds	r7, #16
 8013156:	46bd      	mov	sp, r7
 8013158:	bd80      	pop	{r7, pc}

0801315a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801315a:	b580      	push	{r7, lr}
 801315c:	b084      	sub	sp, #16
 801315e:	af00      	add	r7, sp, #0
 8013160:	60b9      	str	r1, [r7, #8]
 8013162:	607a      	str	r2, [r7, #4]
 8013164:	603b      	str	r3, [r7, #0]
 8013166:	4603      	mov	r3, r0
 8013168:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801316a:	7bf8      	ldrb	r0, [r7, #15]
 801316c:	683b      	ldr	r3, [r7, #0]
 801316e:	687a      	ldr	r2, [r7, #4]
 8013170:	68b9      	ldr	r1, [r7, #8]
 8013172:	f7f5 faf3 	bl	800875c <USER_SPI_write>
 8013176:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8013178:	4618      	mov	r0, r3
 801317a:	3710      	adds	r7, #16
 801317c:	46bd      	mov	sp, r7
 801317e:	bd80      	pop	{r7, pc}

08013180 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8013180:	b580      	push	{r7, lr}
 8013182:	b082      	sub	sp, #8
 8013184:	af00      	add	r7, sp, #0
 8013186:	4603      	mov	r3, r0
 8013188:	603a      	str	r2, [r7, #0]
 801318a:	71fb      	strb	r3, [r7, #7]
 801318c:	460b      	mov	r3, r1
 801318e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8013190:	79b9      	ldrb	r1, [r7, #6]
 8013192:	79fb      	ldrb	r3, [r7, #7]
 8013194:	683a      	ldr	r2, [r7, #0]
 8013196:	4618      	mov	r0, r3
 8013198:	f7f5 fb5c 	bl	8008854 <USER_SPI_ioctl>
 801319c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801319e:	4618      	mov	r0, r3
 80131a0:	3708      	adds	r7, #8
 80131a2:	46bd      	mov	sp, r7
 80131a4:	bd80      	pop	{r7, pc}

080131a6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80131a6:	b580      	push	{r7, lr}
 80131a8:	b084      	sub	sp, #16
 80131aa:	af00      	add	r7, sp, #0
 80131ac:	6078      	str	r0, [r7, #4]
 80131ae:	460b      	mov	r3, r1
 80131b0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80131b2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80131b6:	f005 fa17 	bl	80185e8 <USBD_static_malloc>
 80131ba:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d105      	bne.n	80131ce <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	2200      	movs	r2, #0
 80131c6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80131ca:	2302      	movs	r3, #2
 80131cc:	e066      	b.n	801329c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	68fa      	ldr	r2, [r7, #12]
 80131d2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	7c1b      	ldrb	r3, [r3, #16]
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d119      	bne.n	8013212 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80131de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80131e2:	2202      	movs	r2, #2
 80131e4:	2181      	movs	r1, #129	@ 0x81
 80131e6:	6878      	ldr	r0, [r7, #4]
 80131e8:	f005 f8a5 	bl	8018336 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	2201      	movs	r2, #1
 80131f0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80131f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80131f6:	2202      	movs	r2, #2
 80131f8:	2101      	movs	r1, #1
 80131fa:	6878      	ldr	r0, [r7, #4]
 80131fc:	f005 f89b 	bl	8018336 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2201      	movs	r2, #1
 8013204:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2210      	movs	r2, #16
 801320c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8013210:	e016      	b.n	8013240 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013212:	2340      	movs	r3, #64	@ 0x40
 8013214:	2202      	movs	r2, #2
 8013216:	2181      	movs	r1, #129	@ 0x81
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	f005 f88c 	bl	8018336 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	2201      	movs	r2, #1
 8013222:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013224:	2340      	movs	r3, #64	@ 0x40
 8013226:	2202      	movs	r2, #2
 8013228:	2101      	movs	r1, #1
 801322a:	6878      	ldr	r0, [r7, #4]
 801322c:	f005 f883 	bl	8018336 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	2201      	movs	r2, #1
 8013234:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	2210      	movs	r2, #16
 801323c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013240:	2308      	movs	r3, #8
 8013242:	2203      	movs	r2, #3
 8013244:	2182      	movs	r1, #130	@ 0x82
 8013246:	6878      	ldr	r0, [r7, #4]
 8013248:	f005 f875 	bl	8018336 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2201      	movs	r2, #1
 8013250:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	2200      	movs	r2, #0
 8013262:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	2200      	movs	r2, #0
 801326a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	7c1b      	ldrb	r3, [r3, #16]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d109      	bne.n	801328a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013276:	68fb      	ldr	r3, [r7, #12]
 8013278:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801327c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013280:	2101      	movs	r1, #1
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f005 f946 	bl	8018514 <USBD_LL_PrepareReceive>
 8013288:	e007      	b.n	801329a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013290:	2340      	movs	r3, #64	@ 0x40
 8013292:	2101      	movs	r1, #1
 8013294:	6878      	ldr	r0, [r7, #4]
 8013296:	f005 f93d 	bl	8018514 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801329a:	2300      	movs	r3, #0
}
 801329c:	4618      	mov	r0, r3
 801329e:	3710      	adds	r7, #16
 80132a0:	46bd      	mov	sp, r7
 80132a2:	bd80      	pop	{r7, pc}

080132a4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b082      	sub	sp, #8
 80132a8:	af00      	add	r7, sp, #0
 80132aa:	6078      	str	r0, [r7, #4]
 80132ac:	460b      	mov	r3, r1
 80132ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80132b0:	2181      	movs	r1, #129	@ 0x81
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	f005 f865 	bl	8018382 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2200      	movs	r2, #0
 80132bc:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80132be:	2101      	movs	r1, #1
 80132c0:	6878      	ldr	r0, [r7, #4]
 80132c2:	f005 f85e 	bl	8018382 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	2200      	movs	r2, #0
 80132ca:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80132ce:	2182      	movs	r1, #130	@ 0x82
 80132d0:	6878      	ldr	r0, [r7, #4]
 80132d2:	f005 f856 	bl	8018382 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	2200      	movs	r2, #0
 80132da:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2200      	movs	r2, #0
 80132e2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d00e      	beq.n	801330e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80132f6:	685b      	ldr	r3, [r3, #4]
 80132f8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013300:	4618      	mov	r0, r3
 8013302:	f005 f97f 	bl	8018604 <USBD_static_free>
    pdev->pClassData = NULL;
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	2200      	movs	r2, #0
 801330a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801330e:	2300      	movs	r3, #0
}
 8013310:	4618      	mov	r0, r3
 8013312:	3708      	adds	r7, #8
 8013314:	46bd      	mov	sp, r7
 8013316:	bd80      	pop	{r7, pc}

08013318 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013318:	b580      	push	{r7, lr}
 801331a:	b086      	sub	sp, #24
 801331c:	af00      	add	r7, sp, #0
 801331e:	6078      	str	r0, [r7, #4]
 8013320:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013328:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801332a:	2300      	movs	r3, #0
 801332c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801332e:	2300      	movs	r3, #0
 8013330:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013332:	2300      	movs	r3, #0
 8013334:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013336:	693b      	ldr	r3, [r7, #16]
 8013338:	2b00      	cmp	r3, #0
 801333a:	d101      	bne.n	8013340 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 801333c:	2303      	movs	r3, #3
 801333e:	e0af      	b.n	80134a0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	781b      	ldrb	r3, [r3, #0]
 8013344:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013348:	2b00      	cmp	r3, #0
 801334a:	d03f      	beq.n	80133cc <USBD_CDC_Setup+0xb4>
 801334c:	2b20      	cmp	r3, #32
 801334e:	f040 809f 	bne.w	8013490 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	88db      	ldrh	r3, [r3, #6]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d02e      	beq.n	80133b8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801335a:	683b      	ldr	r3, [r7, #0]
 801335c:	781b      	ldrb	r3, [r3, #0]
 801335e:	b25b      	sxtb	r3, r3
 8013360:	2b00      	cmp	r3, #0
 8013362:	da16      	bge.n	8013392 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801336a:	689b      	ldr	r3, [r3, #8]
 801336c:	683a      	ldr	r2, [r7, #0]
 801336e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013370:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013372:	683a      	ldr	r2, [r7, #0]
 8013374:	88d2      	ldrh	r2, [r2, #6]
 8013376:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	88db      	ldrh	r3, [r3, #6]
 801337c:	2b07      	cmp	r3, #7
 801337e:	bf28      	it	cs
 8013380:	2307      	movcs	r3, #7
 8013382:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013384:	693b      	ldr	r3, [r7, #16]
 8013386:	89fa      	ldrh	r2, [r7, #14]
 8013388:	4619      	mov	r1, r3
 801338a:	6878      	ldr	r0, [r7, #4]
 801338c:	f001 facf 	bl	801492e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013390:	e085      	b.n	801349e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013392:	683b      	ldr	r3, [r7, #0]
 8013394:	785a      	ldrb	r2, [r3, #1]
 8013396:	693b      	ldr	r3, [r7, #16]
 8013398:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801339c:	683b      	ldr	r3, [r7, #0]
 801339e:	88db      	ldrh	r3, [r3, #6]
 80133a0:	b2da      	uxtb	r2, r3
 80133a2:	693b      	ldr	r3, [r7, #16]
 80133a4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80133a8:	6939      	ldr	r1, [r7, #16]
 80133aa:	683b      	ldr	r3, [r7, #0]
 80133ac:	88db      	ldrh	r3, [r3, #6]
 80133ae:	461a      	mov	r2, r3
 80133b0:	6878      	ldr	r0, [r7, #4]
 80133b2:	f001 fae8 	bl	8014986 <USBD_CtlPrepareRx>
      break;
 80133b6:	e072      	b.n	801349e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80133be:	689b      	ldr	r3, [r3, #8]
 80133c0:	683a      	ldr	r2, [r7, #0]
 80133c2:	7850      	ldrb	r0, [r2, #1]
 80133c4:	2200      	movs	r2, #0
 80133c6:	6839      	ldr	r1, [r7, #0]
 80133c8:	4798      	blx	r3
      break;
 80133ca:	e068      	b.n	801349e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	785b      	ldrb	r3, [r3, #1]
 80133d0:	2b0b      	cmp	r3, #11
 80133d2:	d852      	bhi.n	801347a <USBD_CDC_Setup+0x162>
 80133d4:	a201      	add	r2, pc, #4	@ (adr r2, 80133dc <USBD_CDC_Setup+0xc4>)
 80133d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133da:	bf00      	nop
 80133dc:	0801340d 	.word	0x0801340d
 80133e0:	08013489 	.word	0x08013489
 80133e4:	0801347b 	.word	0x0801347b
 80133e8:	0801347b 	.word	0x0801347b
 80133ec:	0801347b 	.word	0x0801347b
 80133f0:	0801347b 	.word	0x0801347b
 80133f4:	0801347b 	.word	0x0801347b
 80133f8:	0801347b 	.word	0x0801347b
 80133fc:	0801347b 	.word	0x0801347b
 8013400:	0801347b 	.word	0x0801347b
 8013404:	08013437 	.word	0x08013437
 8013408:	08013461 	.word	0x08013461
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013412:	b2db      	uxtb	r3, r3
 8013414:	2b03      	cmp	r3, #3
 8013416:	d107      	bne.n	8013428 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013418:	f107 030a 	add.w	r3, r7, #10
 801341c:	2202      	movs	r2, #2
 801341e:	4619      	mov	r1, r3
 8013420:	6878      	ldr	r0, [r7, #4]
 8013422:	f001 fa84 	bl	801492e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013426:	e032      	b.n	801348e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013428:	6839      	ldr	r1, [r7, #0]
 801342a:	6878      	ldr	r0, [r7, #4]
 801342c:	f001 fa0e 	bl	801484c <USBD_CtlError>
            ret = USBD_FAIL;
 8013430:	2303      	movs	r3, #3
 8013432:	75fb      	strb	r3, [r7, #23]
          break;
 8013434:	e02b      	b.n	801348e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801343c:	b2db      	uxtb	r3, r3
 801343e:	2b03      	cmp	r3, #3
 8013440:	d107      	bne.n	8013452 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013442:	f107 030d 	add.w	r3, r7, #13
 8013446:	2201      	movs	r2, #1
 8013448:	4619      	mov	r1, r3
 801344a:	6878      	ldr	r0, [r7, #4]
 801344c:	f001 fa6f 	bl	801492e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013450:	e01d      	b.n	801348e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013452:	6839      	ldr	r1, [r7, #0]
 8013454:	6878      	ldr	r0, [r7, #4]
 8013456:	f001 f9f9 	bl	801484c <USBD_CtlError>
            ret = USBD_FAIL;
 801345a:	2303      	movs	r3, #3
 801345c:	75fb      	strb	r3, [r7, #23]
          break;
 801345e:	e016      	b.n	801348e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013466:	b2db      	uxtb	r3, r3
 8013468:	2b03      	cmp	r3, #3
 801346a:	d00f      	beq.n	801348c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 801346c:	6839      	ldr	r1, [r7, #0]
 801346e:	6878      	ldr	r0, [r7, #4]
 8013470:	f001 f9ec 	bl	801484c <USBD_CtlError>
            ret = USBD_FAIL;
 8013474:	2303      	movs	r3, #3
 8013476:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013478:	e008      	b.n	801348c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801347a:	6839      	ldr	r1, [r7, #0]
 801347c:	6878      	ldr	r0, [r7, #4]
 801347e:	f001 f9e5 	bl	801484c <USBD_CtlError>
          ret = USBD_FAIL;
 8013482:	2303      	movs	r3, #3
 8013484:	75fb      	strb	r3, [r7, #23]
          break;
 8013486:	e002      	b.n	801348e <USBD_CDC_Setup+0x176>
          break;
 8013488:	bf00      	nop
 801348a:	e008      	b.n	801349e <USBD_CDC_Setup+0x186>
          break;
 801348c:	bf00      	nop
      }
      break;
 801348e:	e006      	b.n	801349e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013490:	6839      	ldr	r1, [r7, #0]
 8013492:	6878      	ldr	r0, [r7, #4]
 8013494:	f001 f9da 	bl	801484c <USBD_CtlError>
      ret = USBD_FAIL;
 8013498:	2303      	movs	r3, #3
 801349a:	75fb      	strb	r3, [r7, #23]
      break;
 801349c:	bf00      	nop
  }

  return (uint8_t)ret;
 801349e:	7dfb      	ldrb	r3, [r7, #23]
}
 80134a0:	4618      	mov	r0, r3
 80134a2:	3718      	adds	r7, #24
 80134a4:	46bd      	mov	sp, r7
 80134a6:	bd80      	pop	{r7, pc}

080134a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b084      	sub	sp, #16
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	6078      	str	r0, [r7, #4]
 80134b0:	460b      	mov	r3, r1
 80134b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80134ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d101      	bne.n	80134ca <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80134c6:	2303      	movs	r3, #3
 80134c8:	e04f      	b.n	801356a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80134d2:	78fa      	ldrb	r2, [r7, #3]
 80134d4:	6879      	ldr	r1, [r7, #4]
 80134d6:	4613      	mov	r3, r2
 80134d8:	009b      	lsls	r3, r3, #2
 80134da:	4413      	add	r3, r2
 80134dc:	009b      	lsls	r3, r3, #2
 80134de:	440b      	add	r3, r1
 80134e0:	3318      	adds	r3, #24
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d029      	beq.n	801353c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80134e8:	78fa      	ldrb	r2, [r7, #3]
 80134ea:	6879      	ldr	r1, [r7, #4]
 80134ec:	4613      	mov	r3, r2
 80134ee:	009b      	lsls	r3, r3, #2
 80134f0:	4413      	add	r3, r2
 80134f2:	009b      	lsls	r3, r3, #2
 80134f4:	440b      	add	r3, r1
 80134f6:	3318      	adds	r3, #24
 80134f8:	681a      	ldr	r2, [r3, #0]
 80134fa:	78f9      	ldrb	r1, [r7, #3]
 80134fc:	68f8      	ldr	r0, [r7, #12]
 80134fe:	460b      	mov	r3, r1
 8013500:	009b      	lsls	r3, r3, #2
 8013502:	440b      	add	r3, r1
 8013504:	00db      	lsls	r3, r3, #3
 8013506:	4403      	add	r3, r0
 8013508:	3320      	adds	r3, #32
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	fbb2 f1f3 	udiv	r1, r2, r3
 8013510:	fb01 f303 	mul.w	r3, r1, r3
 8013514:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013516:	2b00      	cmp	r3, #0
 8013518:	d110      	bne.n	801353c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801351a:	78fa      	ldrb	r2, [r7, #3]
 801351c:	6879      	ldr	r1, [r7, #4]
 801351e:	4613      	mov	r3, r2
 8013520:	009b      	lsls	r3, r3, #2
 8013522:	4413      	add	r3, r2
 8013524:	009b      	lsls	r3, r3, #2
 8013526:	440b      	add	r3, r1
 8013528:	3318      	adds	r3, #24
 801352a:	2200      	movs	r2, #0
 801352c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801352e:	78f9      	ldrb	r1, [r7, #3]
 8013530:	2300      	movs	r3, #0
 8013532:	2200      	movs	r2, #0
 8013534:	6878      	ldr	r0, [r7, #4]
 8013536:	f004 ffcc 	bl	80184d2 <USBD_LL_Transmit>
 801353a:	e015      	b.n	8013568 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 801353c:	68bb      	ldr	r3, [r7, #8]
 801353e:	2200      	movs	r2, #0
 8013540:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801354a:	691b      	ldr	r3, [r3, #16]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d00b      	beq.n	8013568 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013556:	691b      	ldr	r3, [r3, #16]
 8013558:	68ba      	ldr	r2, [r7, #8]
 801355a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801355e:	68ba      	ldr	r2, [r7, #8]
 8013560:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013564:	78fa      	ldrb	r2, [r7, #3]
 8013566:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013568:	2300      	movs	r3, #0
}
 801356a:	4618      	mov	r0, r3
 801356c:	3710      	adds	r7, #16
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}

08013572 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013572:	b580      	push	{r7, lr}
 8013574:	b084      	sub	sp, #16
 8013576:	af00      	add	r7, sp, #0
 8013578:	6078      	str	r0, [r7, #4]
 801357a:	460b      	mov	r3, r1
 801357c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013584:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801358c:	2b00      	cmp	r3, #0
 801358e:	d101      	bne.n	8013594 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013590:	2303      	movs	r3, #3
 8013592:	e015      	b.n	80135c0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013594:	78fb      	ldrb	r3, [r7, #3]
 8013596:	4619      	mov	r1, r3
 8013598:	6878      	ldr	r0, [r7, #4]
 801359a:	f004 ffdc 	bl	8018556 <USBD_LL_GetRxDataSize>
 801359e:	4602      	mov	r2, r0
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80135ac:	68db      	ldr	r3, [r3, #12]
 80135ae:	68fa      	ldr	r2, [r7, #12]
 80135b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80135b4:	68fa      	ldr	r2, [r7, #12]
 80135b6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80135ba:	4611      	mov	r1, r2
 80135bc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80135be:	2300      	movs	r3, #0
}
 80135c0:	4618      	mov	r0, r3
 80135c2:	3710      	adds	r7, #16
 80135c4:	46bd      	mov	sp, r7
 80135c6:	bd80      	pop	{r7, pc}

080135c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b084      	sub	sp, #16
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80135d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d101      	bne.n	80135e2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80135de:	2303      	movs	r3, #3
 80135e0:	e01a      	b.n	8013618 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d014      	beq.n	8013616 <USBD_CDC_EP0_RxReady+0x4e>
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80135f2:	2bff      	cmp	r3, #255	@ 0xff
 80135f4:	d00f      	beq.n	8013616 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80135fc:	689b      	ldr	r3, [r3, #8]
 80135fe:	68fa      	ldr	r2, [r7, #12]
 8013600:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8013604:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013606:	68fa      	ldr	r2, [r7, #12]
 8013608:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801360c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	22ff      	movs	r2, #255	@ 0xff
 8013612:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013616:	2300      	movs	r3, #0
}
 8013618:	4618      	mov	r0, r3
 801361a:	3710      	adds	r7, #16
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}

08013620 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013620:	b480      	push	{r7}
 8013622:	b083      	sub	sp, #12
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	2243      	movs	r2, #67	@ 0x43
 801362c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801362e:	4b03      	ldr	r3, [pc, #12]	@ (801363c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8013630:	4618      	mov	r0, r3
 8013632:	370c      	adds	r7, #12
 8013634:	46bd      	mov	sp, r7
 8013636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801363a:	4770      	bx	lr
 801363c:	200000b0 	.word	0x200000b0

08013640 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013640:	b480      	push	{r7}
 8013642:	b083      	sub	sp, #12
 8013644:	af00      	add	r7, sp, #0
 8013646:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	2243      	movs	r2, #67	@ 0x43
 801364c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801364e:	4b03      	ldr	r3, [pc, #12]	@ (801365c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013650:	4618      	mov	r0, r3
 8013652:	370c      	adds	r7, #12
 8013654:	46bd      	mov	sp, r7
 8013656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801365a:	4770      	bx	lr
 801365c:	2000006c 	.word	0x2000006c

08013660 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013660:	b480      	push	{r7}
 8013662:	b083      	sub	sp, #12
 8013664:	af00      	add	r7, sp, #0
 8013666:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	2243      	movs	r2, #67	@ 0x43
 801366c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801366e:	4b03      	ldr	r3, [pc, #12]	@ (801367c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013670:	4618      	mov	r0, r3
 8013672:	370c      	adds	r7, #12
 8013674:	46bd      	mov	sp, r7
 8013676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801367a:	4770      	bx	lr
 801367c:	200000f4 	.word	0x200000f4

08013680 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013680:	b480      	push	{r7}
 8013682:	b083      	sub	sp, #12
 8013684:	af00      	add	r7, sp, #0
 8013686:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	220a      	movs	r2, #10
 801368c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801368e:	4b03      	ldr	r3, [pc, #12]	@ (801369c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013690:	4618      	mov	r0, r3
 8013692:	370c      	adds	r7, #12
 8013694:	46bd      	mov	sp, r7
 8013696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801369a:	4770      	bx	lr
 801369c:	20000028 	.word	0x20000028

080136a0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80136a0:	b480      	push	{r7}
 80136a2:	b083      	sub	sp, #12
 80136a4:	af00      	add	r7, sp, #0
 80136a6:	6078      	str	r0, [r7, #4]
 80136a8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80136aa:	683b      	ldr	r3, [r7, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d101      	bne.n	80136b4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80136b0:	2303      	movs	r3, #3
 80136b2:	e004      	b.n	80136be <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	683a      	ldr	r2, [r7, #0]
 80136b8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80136bc:	2300      	movs	r3, #0
}
 80136be:	4618      	mov	r0, r3
 80136c0:	370c      	adds	r7, #12
 80136c2:	46bd      	mov	sp, r7
 80136c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c8:	4770      	bx	lr

080136ca <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80136ca:	b480      	push	{r7}
 80136cc:	b087      	sub	sp, #28
 80136ce:	af00      	add	r7, sp, #0
 80136d0:	60f8      	str	r0, [r7, #12]
 80136d2:	60b9      	str	r1, [r7, #8]
 80136d4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80136dc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80136de:	697b      	ldr	r3, [r7, #20]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d101      	bne.n	80136e8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80136e4:	2303      	movs	r3, #3
 80136e6:	e008      	b.n	80136fa <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	68ba      	ldr	r2, [r7, #8]
 80136ec:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80136f0:	697b      	ldr	r3, [r7, #20]
 80136f2:	687a      	ldr	r2, [r7, #4]
 80136f4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80136f8:	2300      	movs	r3, #0
}
 80136fa:	4618      	mov	r0, r3
 80136fc:	371c      	adds	r7, #28
 80136fe:	46bd      	mov	sp, r7
 8013700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013704:	4770      	bx	lr

08013706 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013706:	b480      	push	{r7}
 8013708:	b085      	sub	sp, #20
 801370a:	af00      	add	r7, sp, #0
 801370c:	6078      	str	r0, [r7, #4]
 801370e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013716:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d101      	bne.n	8013722 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801371e:	2303      	movs	r3, #3
 8013720:	e004      	b.n	801372c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	683a      	ldr	r2, [r7, #0]
 8013726:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801372a:	2300      	movs	r3, #0
}
 801372c:	4618      	mov	r0, r3
 801372e:	3714      	adds	r7, #20
 8013730:	46bd      	mov	sp, r7
 8013732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013736:	4770      	bx	lr

08013738 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b084      	sub	sp, #16
 801373c:	af00      	add	r7, sp, #0
 801373e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013746:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8013748:	2301      	movs	r3, #1
 801374a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013752:	2b00      	cmp	r3, #0
 8013754:	d101      	bne.n	801375a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013756:	2303      	movs	r3, #3
 8013758:	e01a      	b.n	8013790 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801375a:	68bb      	ldr	r3, [r7, #8]
 801375c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013760:	2b00      	cmp	r3, #0
 8013762:	d114      	bne.n	801378e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013764:	68bb      	ldr	r3, [r7, #8]
 8013766:	2201      	movs	r2, #1
 8013768:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 801376c:	68bb      	ldr	r3, [r7, #8]
 801376e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8013776:	68bb      	ldr	r3, [r7, #8]
 8013778:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013782:	2181      	movs	r1, #129	@ 0x81
 8013784:	6878      	ldr	r0, [r7, #4]
 8013786:	f004 fea4 	bl	80184d2 <USBD_LL_Transmit>

    ret = USBD_OK;
 801378a:	2300      	movs	r3, #0
 801378c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801378e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013790:	4618      	mov	r0, r3
 8013792:	3710      	adds	r7, #16
 8013794:	46bd      	mov	sp, r7
 8013796:	bd80      	pop	{r7, pc}

08013798 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b084      	sub	sp, #16
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d101      	bne.n	80137b6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80137b2:	2303      	movs	r3, #3
 80137b4:	e016      	b.n	80137e4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	7c1b      	ldrb	r3, [r3, #16]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d109      	bne.n	80137d2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80137c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80137c8:	2101      	movs	r1, #1
 80137ca:	6878      	ldr	r0, [r7, #4]
 80137cc:	f004 fea2 	bl	8018514 <USBD_LL_PrepareReceive>
 80137d0:	e007      	b.n	80137e2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80137d8:	2340      	movs	r3, #64	@ 0x40
 80137da:	2101      	movs	r1, #1
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f004 fe99 	bl	8018514 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80137e2:	2300      	movs	r3, #0
}
 80137e4:	4618      	mov	r0, r3
 80137e6:	3710      	adds	r7, #16
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}

080137ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b086      	sub	sp, #24
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	60f8      	str	r0, [r7, #12]
 80137f4:	60b9      	str	r1, [r7, #8]
 80137f6:	4613      	mov	r3, r2
 80137f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d101      	bne.n	8013804 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013800:	2303      	movs	r3, #3
 8013802:	e01f      	b.n	8013844 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	2200      	movs	r2, #0
 8013808:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	2200      	movs	r2, #0
 8013810:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	2200      	movs	r2, #0
 8013818:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801381c:	68bb      	ldr	r3, [r7, #8]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d003      	beq.n	801382a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	68ba      	ldr	r2, [r7, #8]
 8013826:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	2201      	movs	r2, #1
 801382e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	79fa      	ldrb	r2, [r7, #7]
 8013836:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013838:	68f8      	ldr	r0, [r7, #12]
 801383a:	f004 fd01 	bl	8018240 <USBD_LL_Init>
 801383e:	4603      	mov	r3, r0
 8013840:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013842:	7dfb      	ldrb	r3, [r7, #23]
}
 8013844:	4618      	mov	r0, r3
 8013846:	3718      	adds	r7, #24
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}

0801384c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b084      	sub	sp, #16
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013856:	2300      	movs	r3, #0
 8013858:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801385a:	683b      	ldr	r3, [r7, #0]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d101      	bne.n	8013864 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8013860:	2303      	movs	r3, #3
 8013862:	e016      	b.n	8013892 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	683a      	ldr	r2, [r7, #0]
 8013868:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013874:	2b00      	cmp	r3, #0
 8013876:	d00b      	beq.n	8013890 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013880:	f107 020e 	add.w	r2, r7, #14
 8013884:	4610      	mov	r0, r2
 8013886:	4798      	blx	r3
 8013888:	4602      	mov	r2, r0
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8013890:	2300      	movs	r3, #0
}
 8013892:	4618      	mov	r0, r3
 8013894:	3710      	adds	r7, #16
 8013896:	46bd      	mov	sp, r7
 8013898:	bd80      	pop	{r7, pc}

0801389a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801389a:	b580      	push	{r7, lr}
 801389c:	b082      	sub	sp, #8
 801389e:	af00      	add	r7, sp, #0
 80138a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f004 fd2c 	bl	8018300 <USBD_LL_Start>
 80138a8:	4603      	mov	r3, r0
}
 80138aa:	4618      	mov	r0, r3
 80138ac:	3708      	adds	r7, #8
 80138ae:	46bd      	mov	sp, r7
 80138b0:	bd80      	pop	{r7, pc}

080138b2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80138b2:	b480      	push	{r7}
 80138b4:	b083      	sub	sp, #12
 80138b6:	af00      	add	r7, sp, #0
 80138b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80138ba:	2300      	movs	r3, #0
}
 80138bc:	4618      	mov	r0, r3
 80138be:	370c      	adds	r7, #12
 80138c0:	46bd      	mov	sp, r7
 80138c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138c6:	4770      	bx	lr

080138c8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b084      	sub	sp, #16
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	6078      	str	r0, [r7, #4]
 80138d0:	460b      	mov	r3, r1
 80138d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80138d4:	2303      	movs	r3, #3
 80138d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d009      	beq.n	80138f6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138e8:	681b      	ldr	r3, [r3, #0]
 80138ea:	78fa      	ldrb	r2, [r7, #3]
 80138ec:	4611      	mov	r1, r2
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	4798      	blx	r3
 80138f2:	4603      	mov	r3, r0
 80138f4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80138f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80138f8:	4618      	mov	r0, r3
 80138fa:	3710      	adds	r7, #16
 80138fc:	46bd      	mov	sp, r7
 80138fe:	bd80      	pop	{r7, pc}

08013900 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b082      	sub	sp, #8
 8013904:	af00      	add	r7, sp, #0
 8013906:	6078      	str	r0, [r7, #4]
 8013908:	460b      	mov	r3, r1
 801390a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013912:	2b00      	cmp	r3, #0
 8013914:	d007      	beq.n	8013926 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801391c:	685b      	ldr	r3, [r3, #4]
 801391e:	78fa      	ldrb	r2, [r7, #3]
 8013920:	4611      	mov	r1, r2
 8013922:	6878      	ldr	r0, [r7, #4]
 8013924:	4798      	blx	r3
  }

  return USBD_OK;
 8013926:	2300      	movs	r3, #0
}
 8013928:	4618      	mov	r0, r3
 801392a:	3708      	adds	r7, #8
 801392c:	46bd      	mov	sp, r7
 801392e:	bd80      	pop	{r7, pc}

08013930 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013930:	b580      	push	{r7, lr}
 8013932:	b084      	sub	sp, #16
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
 8013938:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013940:	6839      	ldr	r1, [r7, #0]
 8013942:	4618      	mov	r0, r3
 8013944:	f000 ff48 	bl	80147d8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	2201      	movs	r2, #1
 801394c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013956:	461a      	mov	r2, r3
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013964:	f003 031f 	and.w	r3, r3, #31
 8013968:	2b02      	cmp	r3, #2
 801396a:	d01a      	beq.n	80139a2 <USBD_LL_SetupStage+0x72>
 801396c:	2b02      	cmp	r3, #2
 801396e:	d822      	bhi.n	80139b6 <USBD_LL_SetupStage+0x86>
 8013970:	2b00      	cmp	r3, #0
 8013972:	d002      	beq.n	801397a <USBD_LL_SetupStage+0x4a>
 8013974:	2b01      	cmp	r3, #1
 8013976:	d00a      	beq.n	801398e <USBD_LL_SetupStage+0x5e>
 8013978:	e01d      	b.n	80139b6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013980:	4619      	mov	r1, r3
 8013982:	6878      	ldr	r0, [r7, #4]
 8013984:	f000 f9f0 	bl	8013d68 <USBD_StdDevReq>
 8013988:	4603      	mov	r3, r0
 801398a:	73fb      	strb	r3, [r7, #15]
      break;
 801398c:	e020      	b.n	80139d0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013994:	4619      	mov	r1, r3
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	f000 fa54 	bl	8013e44 <USBD_StdItfReq>
 801399c:	4603      	mov	r3, r0
 801399e:	73fb      	strb	r3, [r7, #15]
      break;
 80139a0:	e016      	b.n	80139d0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80139a8:	4619      	mov	r1, r3
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f000 fa93 	bl	8013ed6 <USBD_StdEPReq>
 80139b0:	4603      	mov	r3, r0
 80139b2:	73fb      	strb	r3, [r7, #15]
      break;
 80139b4:	e00c      	b.n	80139d0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80139bc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80139c0:	b2db      	uxtb	r3, r3
 80139c2:	4619      	mov	r1, r3
 80139c4:	6878      	ldr	r0, [r7, #4]
 80139c6:	f004 fcfb 	bl	80183c0 <USBD_LL_StallEP>
 80139ca:	4603      	mov	r3, r0
 80139cc:	73fb      	strb	r3, [r7, #15]
      break;
 80139ce:	bf00      	nop
  }

  return ret;
 80139d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80139d2:	4618      	mov	r0, r3
 80139d4:	3710      	adds	r7, #16
 80139d6:	46bd      	mov	sp, r7
 80139d8:	bd80      	pop	{r7, pc}

080139da <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80139da:	b580      	push	{r7, lr}
 80139dc:	b086      	sub	sp, #24
 80139de:	af00      	add	r7, sp, #0
 80139e0:	60f8      	str	r0, [r7, #12]
 80139e2:	460b      	mov	r3, r1
 80139e4:	607a      	str	r2, [r7, #4]
 80139e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80139e8:	7afb      	ldrb	r3, [r7, #11]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d138      	bne.n	8013a60 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80139f4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80139fc:	2b03      	cmp	r3, #3
 80139fe:	d14a      	bne.n	8013a96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8013a00:	693b      	ldr	r3, [r7, #16]
 8013a02:	689a      	ldr	r2, [r3, #8]
 8013a04:	693b      	ldr	r3, [r7, #16]
 8013a06:	68db      	ldr	r3, [r3, #12]
 8013a08:	429a      	cmp	r2, r3
 8013a0a:	d913      	bls.n	8013a34 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013a0c:	693b      	ldr	r3, [r7, #16]
 8013a0e:	689a      	ldr	r2, [r3, #8]
 8013a10:	693b      	ldr	r3, [r7, #16]
 8013a12:	68db      	ldr	r3, [r3, #12]
 8013a14:	1ad2      	subs	r2, r2, r3
 8013a16:	693b      	ldr	r3, [r7, #16]
 8013a18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013a1a:	693b      	ldr	r3, [r7, #16]
 8013a1c:	68da      	ldr	r2, [r3, #12]
 8013a1e:	693b      	ldr	r3, [r7, #16]
 8013a20:	689b      	ldr	r3, [r3, #8]
 8013a22:	4293      	cmp	r3, r2
 8013a24:	bf28      	it	cs
 8013a26:	4613      	movcs	r3, r2
 8013a28:	461a      	mov	r2, r3
 8013a2a:	6879      	ldr	r1, [r7, #4]
 8013a2c:	68f8      	ldr	r0, [r7, #12]
 8013a2e:	f000 ffc7 	bl	80149c0 <USBD_CtlContinueRx>
 8013a32:	e030      	b.n	8013a96 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a3a:	b2db      	uxtb	r3, r3
 8013a3c:	2b03      	cmp	r3, #3
 8013a3e:	d10b      	bne.n	8013a58 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a46:	691b      	ldr	r3, [r3, #16]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d005      	beq.n	8013a58 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a52:	691b      	ldr	r3, [r3, #16]
 8013a54:	68f8      	ldr	r0, [r7, #12]
 8013a56:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013a58:	68f8      	ldr	r0, [r7, #12]
 8013a5a:	f000 ffc2 	bl	80149e2 <USBD_CtlSendStatus>
 8013a5e:	e01a      	b.n	8013a96 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a66:	b2db      	uxtb	r3, r3
 8013a68:	2b03      	cmp	r3, #3
 8013a6a:	d114      	bne.n	8013a96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a72:	699b      	ldr	r3, [r3, #24]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d00e      	beq.n	8013a96 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a7e:	699b      	ldr	r3, [r3, #24]
 8013a80:	7afa      	ldrb	r2, [r7, #11]
 8013a82:	4611      	mov	r1, r2
 8013a84:	68f8      	ldr	r0, [r7, #12]
 8013a86:	4798      	blx	r3
 8013a88:	4603      	mov	r3, r0
 8013a8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013a8c:	7dfb      	ldrb	r3, [r7, #23]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d001      	beq.n	8013a96 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8013a92:	7dfb      	ldrb	r3, [r7, #23]
 8013a94:	e000      	b.n	8013a98 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8013a96:	2300      	movs	r3, #0
}
 8013a98:	4618      	mov	r0, r3
 8013a9a:	3718      	adds	r7, #24
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	bd80      	pop	{r7, pc}

08013aa0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b086      	sub	sp, #24
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	60f8      	str	r0, [r7, #12]
 8013aa8:	460b      	mov	r3, r1
 8013aaa:	607a      	str	r2, [r7, #4]
 8013aac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013aae:	7afb      	ldrb	r3, [r7, #11]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d16b      	bne.n	8013b8c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8013ab4:	68fb      	ldr	r3, [r7, #12]
 8013ab6:	3314      	adds	r3, #20
 8013ab8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013ac0:	2b02      	cmp	r3, #2
 8013ac2:	d156      	bne.n	8013b72 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8013ac4:	693b      	ldr	r3, [r7, #16]
 8013ac6:	689a      	ldr	r2, [r3, #8]
 8013ac8:	693b      	ldr	r3, [r7, #16]
 8013aca:	68db      	ldr	r3, [r3, #12]
 8013acc:	429a      	cmp	r2, r3
 8013ace:	d914      	bls.n	8013afa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013ad0:	693b      	ldr	r3, [r7, #16]
 8013ad2:	689a      	ldr	r2, [r3, #8]
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	68db      	ldr	r3, [r3, #12]
 8013ad8:	1ad2      	subs	r2, r2, r3
 8013ada:	693b      	ldr	r3, [r7, #16]
 8013adc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013ade:	693b      	ldr	r3, [r7, #16]
 8013ae0:	689b      	ldr	r3, [r3, #8]
 8013ae2:	461a      	mov	r2, r3
 8013ae4:	6879      	ldr	r1, [r7, #4]
 8013ae6:	68f8      	ldr	r0, [r7, #12]
 8013ae8:	f000 ff3c 	bl	8014964 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013aec:	2300      	movs	r3, #0
 8013aee:	2200      	movs	r2, #0
 8013af0:	2100      	movs	r1, #0
 8013af2:	68f8      	ldr	r0, [r7, #12]
 8013af4:	f004 fd0e 	bl	8018514 <USBD_LL_PrepareReceive>
 8013af8:	e03b      	b.n	8013b72 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013afa:	693b      	ldr	r3, [r7, #16]
 8013afc:	68da      	ldr	r2, [r3, #12]
 8013afe:	693b      	ldr	r3, [r7, #16]
 8013b00:	689b      	ldr	r3, [r3, #8]
 8013b02:	429a      	cmp	r2, r3
 8013b04:	d11c      	bne.n	8013b40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013b06:	693b      	ldr	r3, [r7, #16]
 8013b08:	685a      	ldr	r2, [r3, #4]
 8013b0a:	693b      	ldr	r3, [r7, #16]
 8013b0c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d316      	bcc.n	8013b40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013b12:	693b      	ldr	r3, [r7, #16]
 8013b14:	685a      	ldr	r2, [r3, #4]
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013b1c:	429a      	cmp	r2, r3
 8013b1e:	d20f      	bcs.n	8013b40 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013b20:	2200      	movs	r2, #0
 8013b22:	2100      	movs	r1, #0
 8013b24:	68f8      	ldr	r0, [r7, #12]
 8013b26:	f000 ff1d 	bl	8014964 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013b32:	2300      	movs	r3, #0
 8013b34:	2200      	movs	r2, #0
 8013b36:	2100      	movs	r1, #0
 8013b38:	68f8      	ldr	r0, [r7, #12]
 8013b3a:	f004 fceb 	bl	8018514 <USBD_LL_PrepareReceive>
 8013b3e:	e018      	b.n	8013b72 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b46:	b2db      	uxtb	r3, r3
 8013b48:	2b03      	cmp	r3, #3
 8013b4a:	d10b      	bne.n	8013b64 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b52:	68db      	ldr	r3, [r3, #12]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d005      	beq.n	8013b64 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b5e:	68db      	ldr	r3, [r3, #12]
 8013b60:	68f8      	ldr	r0, [r7, #12]
 8013b62:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013b64:	2180      	movs	r1, #128	@ 0x80
 8013b66:	68f8      	ldr	r0, [r7, #12]
 8013b68:	f004 fc2a 	bl	80183c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013b6c:	68f8      	ldr	r0, [r7, #12]
 8013b6e:	f000 ff4b 	bl	8014a08 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013b72:	68fb      	ldr	r3, [r7, #12]
 8013b74:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013b78:	2b01      	cmp	r3, #1
 8013b7a:	d122      	bne.n	8013bc2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8013b7c:	68f8      	ldr	r0, [r7, #12]
 8013b7e:	f7ff fe98 	bl	80138b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	2200      	movs	r2, #0
 8013b86:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013b8a:	e01a      	b.n	8013bc2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b92:	b2db      	uxtb	r3, r3
 8013b94:	2b03      	cmp	r3, #3
 8013b96:	d114      	bne.n	8013bc2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b9e:	695b      	ldr	r3, [r3, #20]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d00e      	beq.n	8013bc2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013baa:	695b      	ldr	r3, [r3, #20]
 8013bac:	7afa      	ldrb	r2, [r7, #11]
 8013bae:	4611      	mov	r1, r2
 8013bb0:	68f8      	ldr	r0, [r7, #12]
 8013bb2:	4798      	blx	r3
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013bb8:	7dfb      	ldrb	r3, [r7, #23]
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d001      	beq.n	8013bc2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8013bbe:	7dfb      	ldrb	r3, [r7, #23]
 8013bc0:	e000      	b.n	8013bc4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8013bc2:	2300      	movs	r3, #0
}
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	3718      	adds	r7, #24
 8013bc8:	46bd      	mov	sp, r7
 8013bca:	bd80      	pop	{r7, pc}

08013bcc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013bcc:	b580      	push	{r7, lr}
 8013bce:	b082      	sub	sp, #8
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	2201      	movs	r2, #1
 8013bd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	2200      	movs	r2, #0
 8013be0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	2200      	movs	r2, #0
 8013be8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	2200      	movs	r2, #0
 8013bee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d101      	bne.n	8013c00 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013bfc:	2303      	movs	r3, #3
 8013bfe:	e02f      	b.n	8013c60 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d00f      	beq.n	8013c2a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c10:	685b      	ldr	r3, [r3, #4]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d009      	beq.n	8013c2a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c1c:	685b      	ldr	r3, [r3, #4]
 8013c1e:	687a      	ldr	r2, [r7, #4]
 8013c20:	6852      	ldr	r2, [r2, #4]
 8013c22:	b2d2      	uxtb	r2, r2
 8013c24:	4611      	mov	r1, r2
 8013c26:	6878      	ldr	r0, [r7, #4]
 8013c28:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013c2a:	2340      	movs	r3, #64	@ 0x40
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	2100      	movs	r1, #0
 8013c30:	6878      	ldr	r0, [r7, #4]
 8013c32:	f004 fb80 	bl	8018336 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	2201      	movs	r2, #1
 8013c3a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	2240      	movs	r2, #64	@ 0x40
 8013c42:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013c46:	2340      	movs	r3, #64	@ 0x40
 8013c48:	2200      	movs	r2, #0
 8013c4a:	2180      	movs	r1, #128	@ 0x80
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f004 fb72 	bl	8018336 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	2240      	movs	r2, #64	@ 0x40
 8013c5c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8013c5e:	2300      	movs	r3, #0
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	3708      	adds	r7, #8
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd80      	pop	{r7, pc}

08013c68 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013c68:	b480      	push	{r7}
 8013c6a:	b083      	sub	sp, #12
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	6078      	str	r0, [r7, #4]
 8013c70:	460b      	mov	r3, r1
 8013c72:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	78fa      	ldrb	r2, [r7, #3]
 8013c78:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013c7a:	2300      	movs	r3, #0
}
 8013c7c:	4618      	mov	r0, r3
 8013c7e:	370c      	adds	r7, #12
 8013c80:	46bd      	mov	sp, r7
 8013c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c86:	4770      	bx	lr

08013c88 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013c88:	b480      	push	{r7}
 8013c8a:	b083      	sub	sp, #12
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c96:	b2da      	uxtb	r2, r3
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	2204      	movs	r2, #4
 8013ca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013ca6:	2300      	movs	r3, #0
}
 8013ca8:	4618      	mov	r0, r3
 8013caa:	370c      	adds	r7, #12
 8013cac:	46bd      	mov	sp, r7
 8013cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb2:	4770      	bx	lr

08013cb4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013cb4:	b480      	push	{r7}
 8013cb6:	b083      	sub	sp, #12
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cc2:	b2db      	uxtb	r3, r3
 8013cc4:	2b04      	cmp	r3, #4
 8013cc6:	d106      	bne.n	8013cd6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013cce:	b2da      	uxtb	r2, r3
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013cd6:	2300      	movs	r3, #0
}
 8013cd8:	4618      	mov	r0, r3
 8013cda:	370c      	adds	r7, #12
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce2:	4770      	bx	lr

08013ce4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b082      	sub	sp, #8
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d101      	bne.n	8013cfa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013cf6:	2303      	movs	r3, #3
 8013cf8:	e012      	b.n	8013d20 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d00:	b2db      	uxtb	r3, r3
 8013d02:	2b03      	cmp	r3, #3
 8013d04:	d10b      	bne.n	8013d1e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d0c:	69db      	ldr	r3, [r3, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d005      	beq.n	8013d1e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d18:	69db      	ldr	r3, [r3, #28]
 8013d1a:	6878      	ldr	r0, [r7, #4]
 8013d1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013d1e:	2300      	movs	r3, #0
}
 8013d20:	4618      	mov	r0, r3
 8013d22:	3708      	adds	r7, #8
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}

08013d28 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013d28:	b480      	push	{r7}
 8013d2a:	b087      	sub	sp, #28
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013d34:	697b      	ldr	r3, [r7, #20]
 8013d36:	781b      	ldrb	r3, [r3, #0]
 8013d38:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013d3a:	697b      	ldr	r3, [r7, #20]
 8013d3c:	3301      	adds	r3, #1
 8013d3e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013d40:	697b      	ldr	r3, [r7, #20]
 8013d42:	781b      	ldrb	r3, [r3, #0]
 8013d44:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013d46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013d4a:	021b      	lsls	r3, r3, #8
 8013d4c:	b21a      	sxth	r2, r3
 8013d4e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013d52:	4313      	orrs	r3, r2
 8013d54:	b21b      	sxth	r3, r3
 8013d56:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013d58:	89fb      	ldrh	r3, [r7, #14]
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	371c      	adds	r7, #28
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d64:	4770      	bx	lr
	...

08013d68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d68:	b580      	push	{r7, lr}
 8013d6a:	b084      	sub	sp, #16
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
 8013d70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013d72:	2300      	movs	r3, #0
 8013d74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013d76:	683b      	ldr	r3, [r7, #0]
 8013d78:	781b      	ldrb	r3, [r3, #0]
 8013d7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013d7e:	2b40      	cmp	r3, #64	@ 0x40
 8013d80:	d005      	beq.n	8013d8e <USBD_StdDevReq+0x26>
 8013d82:	2b40      	cmp	r3, #64	@ 0x40
 8013d84:	d853      	bhi.n	8013e2e <USBD_StdDevReq+0xc6>
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d00b      	beq.n	8013da2 <USBD_StdDevReq+0x3a>
 8013d8a:	2b20      	cmp	r3, #32
 8013d8c:	d14f      	bne.n	8013e2e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d94:	689b      	ldr	r3, [r3, #8]
 8013d96:	6839      	ldr	r1, [r7, #0]
 8013d98:	6878      	ldr	r0, [r7, #4]
 8013d9a:	4798      	blx	r3
 8013d9c:	4603      	mov	r3, r0
 8013d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8013da0:	e04a      	b.n	8013e38 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013da2:	683b      	ldr	r3, [r7, #0]
 8013da4:	785b      	ldrb	r3, [r3, #1]
 8013da6:	2b09      	cmp	r3, #9
 8013da8:	d83b      	bhi.n	8013e22 <USBD_StdDevReq+0xba>
 8013daa:	a201      	add	r2, pc, #4	@ (adr r2, 8013db0 <USBD_StdDevReq+0x48>)
 8013dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013db0:	08013e05 	.word	0x08013e05
 8013db4:	08013e19 	.word	0x08013e19
 8013db8:	08013e23 	.word	0x08013e23
 8013dbc:	08013e0f 	.word	0x08013e0f
 8013dc0:	08013e23 	.word	0x08013e23
 8013dc4:	08013de3 	.word	0x08013de3
 8013dc8:	08013dd9 	.word	0x08013dd9
 8013dcc:	08013e23 	.word	0x08013e23
 8013dd0:	08013dfb 	.word	0x08013dfb
 8013dd4:	08013ded 	.word	0x08013ded
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013dd8:	6839      	ldr	r1, [r7, #0]
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f000 f9de 	bl	801419c <USBD_GetDescriptor>
          break;
 8013de0:	e024      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013de2:	6839      	ldr	r1, [r7, #0]
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f000 fb6d 	bl	80144c4 <USBD_SetAddress>
          break;
 8013dea:	e01f      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013dec:	6839      	ldr	r1, [r7, #0]
 8013dee:	6878      	ldr	r0, [r7, #4]
 8013df0:	f000 fbac 	bl	801454c <USBD_SetConfig>
 8013df4:	4603      	mov	r3, r0
 8013df6:	73fb      	strb	r3, [r7, #15]
          break;
 8013df8:	e018      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013dfa:	6839      	ldr	r1, [r7, #0]
 8013dfc:	6878      	ldr	r0, [r7, #4]
 8013dfe:	f000 fc4b 	bl	8014698 <USBD_GetConfig>
          break;
 8013e02:	e013      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013e04:	6839      	ldr	r1, [r7, #0]
 8013e06:	6878      	ldr	r0, [r7, #4]
 8013e08:	f000 fc7c 	bl	8014704 <USBD_GetStatus>
          break;
 8013e0c:	e00e      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013e0e:	6839      	ldr	r1, [r7, #0]
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f000 fcab 	bl	801476c <USBD_SetFeature>
          break;
 8013e16:	e009      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013e18:	6839      	ldr	r1, [r7, #0]
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	f000 fcba 	bl	8014794 <USBD_ClrFeature>
          break;
 8013e20:	e004      	b.n	8013e2c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013e22:	6839      	ldr	r1, [r7, #0]
 8013e24:	6878      	ldr	r0, [r7, #4]
 8013e26:	f000 fd11 	bl	801484c <USBD_CtlError>
          break;
 8013e2a:	bf00      	nop
      }
      break;
 8013e2c:	e004      	b.n	8013e38 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013e2e:	6839      	ldr	r1, [r7, #0]
 8013e30:	6878      	ldr	r0, [r7, #4]
 8013e32:	f000 fd0b 	bl	801484c <USBD_CtlError>
      break;
 8013e36:	bf00      	nop
  }

  return ret;
 8013e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	3710      	adds	r7, #16
 8013e3e:	46bd      	mov	sp, r7
 8013e40:	bd80      	pop	{r7, pc}
 8013e42:	bf00      	nop

08013e44 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e44:	b580      	push	{r7, lr}
 8013e46:	b084      	sub	sp, #16
 8013e48:	af00      	add	r7, sp, #0
 8013e4a:	6078      	str	r0, [r7, #4]
 8013e4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013e4e:	2300      	movs	r3, #0
 8013e50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013e52:	683b      	ldr	r3, [r7, #0]
 8013e54:	781b      	ldrb	r3, [r3, #0]
 8013e56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013e5a:	2b40      	cmp	r3, #64	@ 0x40
 8013e5c:	d005      	beq.n	8013e6a <USBD_StdItfReq+0x26>
 8013e5e:	2b40      	cmp	r3, #64	@ 0x40
 8013e60:	d82f      	bhi.n	8013ec2 <USBD_StdItfReq+0x7e>
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d001      	beq.n	8013e6a <USBD_StdItfReq+0x26>
 8013e66:	2b20      	cmp	r3, #32
 8013e68:	d12b      	bne.n	8013ec2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e70:	b2db      	uxtb	r3, r3
 8013e72:	3b01      	subs	r3, #1
 8013e74:	2b02      	cmp	r3, #2
 8013e76:	d81d      	bhi.n	8013eb4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013e78:	683b      	ldr	r3, [r7, #0]
 8013e7a:	889b      	ldrh	r3, [r3, #4]
 8013e7c:	b2db      	uxtb	r3, r3
 8013e7e:	2b01      	cmp	r3, #1
 8013e80:	d813      	bhi.n	8013eaa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013e88:	689b      	ldr	r3, [r3, #8]
 8013e8a:	6839      	ldr	r1, [r7, #0]
 8013e8c:	6878      	ldr	r0, [r7, #4]
 8013e8e:	4798      	blx	r3
 8013e90:	4603      	mov	r3, r0
 8013e92:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	88db      	ldrh	r3, [r3, #6]
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d110      	bne.n	8013ebe <USBD_StdItfReq+0x7a>
 8013e9c:	7bfb      	ldrb	r3, [r7, #15]
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d10d      	bne.n	8013ebe <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	f000 fd9d 	bl	80149e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013ea8:	e009      	b.n	8013ebe <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013eaa:	6839      	ldr	r1, [r7, #0]
 8013eac:	6878      	ldr	r0, [r7, #4]
 8013eae:	f000 fccd 	bl	801484c <USBD_CtlError>
          break;
 8013eb2:	e004      	b.n	8013ebe <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013eb4:	6839      	ldr	r1, [r7, #0]
 8013eb6:	6878      	ldr	r0, [r7, #4]
 8013eb8:	f000 fcc8 	bl	801484c <USBD_CtlError>
          break;
 8013ebc:	e000      	b.n	8013ec0 <USBD_StdItfReq+0x7c>
          break;
 8013ebe:	bf00      	nop
      }
      break;
 8013ec0:	e004      	b.n	8013ecc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013ec2:	6839      	ldr	r1, [r7, #0]
 8013ec4:	6878      	ldr	r0, [r7, #4]
 8013ec6:	f000 fcc1 	bl	801484c <USBD_CtlError>
      break;
 8013eca:	bf00      	nop
  }

  return ret;
 8013ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	3710      	adds	r7, #16
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	bd80      	pop	{r7, pc}

08013ed6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ed6:	b580      	push	{r7, lr}
 8013ed8:	b084      	sub	sp, #16
 8013eda:	af00      	add	r7, sp, #0
 8013edc:	6078      	str	r0, [r7, #4]
 8013ede:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013ee0:	2300      	movs	r3, #0
 8013ee2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013ee4:	683b      	ldr	r3, [r7, #0]
 8013ee6:	889b      	ldrh	r3, [r3, #4]
 8013ee8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	781b      	ldrb	r3, [r3, #0]
 8013eee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ef2:	2b40      	cmp	r3, #64	@ 0x40
 8013ef4:	d007      	beq.n	8013f06 <USBD_StdEPReq+0x30>
 8013ef6:	2b40      	cmp	r3, #64	@ 0x40
 8013ef8:	f200 8145 	bhi.w	8014186 <USBD_StdEPReq+0x2b0>
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d00c      	beq.n	8013f1a <USBD_StdEPReq+0x44>
 8013f00:	2b20      	cmp	r3, #32
 8013f02:	f040 8140 	bne.w	8014186 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013f0c:	689b      	ldr	r3, [r3, #8]
 8013f0e:	6839      	ldr	r1, [r7, #0]
 8013f10:	6878      	ldr	r0, [r7, #4]
 8013f12:	4798      	blx	r3
 8013f14:	4603      	mov	r3, r0
 8013f16:	73fb      	strb	r3, [r7, #15]
      break;
 8013f18:	e13a      	b.n	8014190 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	785b      	ldrb	r3, [r3, #1]
 8013f1e:	2b03      	cmp	r3, #3
 8013f20:	d007      	beq.n	8013f32 <USBD_StdEPReq+0x5c>
 8013f22:	2b03      	cmp	r3, #3
 8013f24:	f300 8129 	bgt.w	801417a <USBD_StdEPReq+0x2a4>
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d07f      	beq.n	801402c <USBD_StdEPReq+0x156>
 8013f2c:	2b01      	cmp	r3, #1
 8013f2e:	d03c      	beq.n	8013faa <USBD_StdEPReq+0xd4>
 8013f30:	e123      	b.n	801417a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f38:	b2db      	uxtb	r3, r3
 8013f3a:	2b02      	cmp	r3, #2
 8013f3c:	d002      	beq.n	8013f44 <USBD_StdEPReq+0x6e>
 8013f3e:	2b03      	cmp	r3, #3
 8013f40:	d016      	beq.n	8013f70 <USBD_StdEPReq+0x9a>
 8013f42:	e02c      	b.n	8013f9e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013f44:	7bbb      	ldrb	r3, [r7, #14]
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d00d      	beq.n	8013f66 <USBD_StdEPReq+0x90>
 8013f4a:	7bbb      	ldrb	r3, [r7, #14]
 8013f4c:	2b80      	cmp	r3, #128	@ 0x80
 8013f4e:	d00a      	beq.n	8013f66 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f50:	7bbb      	ldrb	r3, [r7, #14]
 8013f52:	4619      	mov	r1, r3
 8013f54:	6878      	ldr	r0, [r7, #4]
 8013f56:	f004 fa33 	bl	80183c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013f5a:	2180      	movs	r1, #128	@ 0x80
 8013f5c:	6878      	ldr	r0, [r7, #4]
 8013f5e:	f004 fa2f 	bl	80183c0 <USBD_LL_StallEP>
 8013f62:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013f64:	e020      	b.n	8013fa8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8013f66:	6839      	ldr	r1, [r7, #0]
 8013f68:	6878      	ldr	r0, [r7, #4]
 8013f6a:	f000 fc6f 	bl	801484c <USBD_CtlError>
              break;
 8013f6e:	e01b      	b.n	8013fa8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013f70:	683b      	ldr	r3, [r7, #0]
 8013f72:	885b      	ldrh	r3, [r3, #2]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d10e      	bne.n	8013f96 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013f78:	7bbb      	ldrb	r3, [r7, #14]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d00b      	beq.n	8013f96 <USBD_StdEPReq+0xc0>
 8013f7e:	7bbb      	ldrb	r3, [r7, #14]
 8013f80:	2b80      	cmp	r3, #128	@ 0x80
 8013f82:	d008      	beq.n	8013f96 <USBD_StdEPReq+0xc0>
 8013f84:	683b      	ldr	r3, [r7, #0]
 8013f86:	88db      	ldrh	r3, [r3, #6]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d104      	bne.n	8013f96 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f8c:	7bbb      	ldrb	r3, [r7, #14]
 8013f8e:	4619      	mov	r1, r3
 8013f90:	6878      	ldr	r0, [r7, #4]
 8013f92:	f004 fa15 	bl	80183c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013f96:	6878      	ldr	r0, [r7, #4]
 8013f98:	f000 fd23 	bl	80149e2 <USBD_CtlSendStatus>

              break;
 8013f9c:	e004      	b.n	8013fa8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013f9e:	6839      	ldr	r1, [r7, #0]
 8013fa0:	6878      	ldr	r0, [r7, #4]
 8013fa2:	f000 fc53 	bl	801484c <USBD_CtlError>
              break;
 8013fa6:	bf00      	nop
          }
          break;
 8013fa8:	e0ec      	b.n	8014184 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013fb0:	b2db      	uxtb	r3, r3
 8013fb2:	2b02      	cmp	r3, #2
 8013fb4:	d002      	beq.n	8013fbc <USBD_StdEPReq+0xe6>
 8013fb6:	2b03      	cmp	r3, #3
 8013fb8:	d016      	beq.n	8013fe8 <USBD_StdEPReq+0x112>
 8013fba:	e030      	b.n	801401e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013fbc:	7bbb      	ldrb	r3, [r7, #14]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d00d      	beq.n	8013fde <USBD_StdEPReq+0x108>
 8013fc2:	7bbb      	ldrb	r3, [r7, #14]
 8013fc4:	2b80      	cmp	r3, #128	@ 0x80
 8013fc6:	d00a      	beq.n	8013fde <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013fc8:	7bbb      	ldrb	r3, [r7, #14]
 8013fca:	4619      	mov	r1, r3
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f004 f9f7 	bl	80183c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013fd2:	2180      	movs	r1, #128	@ 0x80
 8013fd4:	6878      	ldr	r0, [r7, #4]
 8013fd6:	f004 f9f3 	bl	80183c0 <USBD_LL_StallEP>
 8013fda:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013fdc:	e025      	b.n	801402a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013fde:	6839      	ldr	r1, [r7, #0]
 8013fe0:	6878      	ldr	r0, [r7, #4]
 8013fe2:	f000 fc33 	bl	801484c <USBD_CtlError>
              break;
 8013fe6:	e020      	b.n	801402a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013fe8:	683b      	ldr	r3, [r7, #0]
 8013fea:	885b      	ldrh	r3, [r3, #2]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d11b      	bne.n	8014028 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013ff0:	7bbb      	ldrb	r3, [r7, #14]
 8013ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d004      	beq.n	8014004 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013ffa:	7bbb      	ldrb	r3, [r7, #14]
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	6878      	ldr	r0, [r7, #4]
 8014000:	f004 f9fd 	bl	80183fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014004:	6878      	ldr	r0, [r7, #4]
 8014006:	f000 fcec 	bl	80149e2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014010:	689b      	ldr	r3, [r3, #8]
 8014012:	6839      	ldr	r1, [r7, #0]
 8014014:	6878      	ldr	r0, [r7, #4]
 8014016:	4798      	blx	r3
 8014018:	4603      	mov	r3, r0
 801401a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801401c:	e004      	b.n	8014028 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801401e:	6839      	ldr	r1, [r7, #0]
 8014020:	6878      	ldr	r0, [r7, #4]
 8014022:	f000 fc13 	bl	801484c <USBD_CtlError>
              break;
 8014026:	e000      	b.n	801402a <USBD_StdEPReq+0x154>
              break;
 8014028:	bf00      	nop
          }
          break;
 801402a:	e0ab      	b.n	8014184 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014032:	b2db      	uxtb	r3, r3
 8014034:	2b02      	cmp	r3, #2
 8014036:	d002      	beq.n	801403e <USBD_StdEPReq+0x168>
 8014038:	2b03      	cmp	r3, #3
 801403a:	d032      	beq.n	80140a2 <USBD_StdEPReq+0x1cc>
 801403c:	e097      	b.n	801416e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801403e:	7bbb      	ldrb	r3, [r7, #14]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d007      	beq.n	8014054 <USBD_StdEPReq+0x17e>
 8014044:	7bbb      	ldrb	r3, [r7, #14]
 8014046:	2b80      	cmp	r3, #128	@ 0x80
 8014048:	d004      	beq.n	8014054 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801404a:	6839      	ldr	r1, [r7, #0]
 801404c:	6878      	ldr	r0, [r7, #4]
 801404e:	f000 fbfd 	bl	801484c <USBD_CtlError>
                break;
 8014052:	e091      	b.n	8014178 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014054:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014058:	2b00      	cmp	r3, #0
 801405a:	da0b      	bge.n	8014074 <USBD_StdEPReq+0x19e>
 801405c:	7bbb      	ldrb	r3, [r7, #14]
 801405e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014062:	4613      	mov	r3, r2
 8014064:	009b      	lsls	r3, r3, #2
 8014066:	4413      	add	r3, r2
 8014068:	009b      	lsls	r3, r3, #2
 801406a:	3310      	adds	r3, #16
 801406c:	687a      	ldr	r2, [r7, #4]
 801406e:	4413      	add	r3, r2
 8014070:	3304      	adds	r3, #4
 8014072:	e00b      	b.n	801408c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014074:	7bbb      	ldrb	r3, [r7, #14]
 8014076:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801407a:	4613      	mov	r3, r2
 801407c:	009b      	lsls	r3, r3, #2
 801407e:	4413      	add	r3, r2
 8014080:	009b      	lsls	r3, r3, #2
 8014082:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8014086:	687a      	ldr	r2, [r7, #4]
 8014088:	4413      	add	r3, r2
 801408a:	3304      	adds	r3, #4
 801408c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801408e:	68bb      	ldr	r3, [r7, #8]
 8014090:	2200      	movs	r2, #0
 8014092:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014094:	68bb      	ldr	r3, [r7, #8]
 8014096:	2202      	movs	r2, #2
 8014098:	4619      	mov	r1, r3
 801409a:	6878      	ldr	r0, [r7, #4]
 801409c:	f000 fc47 	bl	801492e <USBD_CtlSendData>
              break;
 80140a0:	e06a      	b.n	8014178 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80140a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	da11      	bge.n	80140ce <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80140aa:	7bbb      	ldrb	r3, [r7, #14]
 80140ac:	f003 020f 	and.w	r2, r3, #15
 80140b0:	6879      	ldr	r1, [r7, #4]
 80140b2:	4613      	mov	r3, r2
 80140b4:	009b      	lsls	r3, r3, #2
 80140b6:	4413      	add	r3, r2
 80140b8:	009b      	lsls	r3, r3, #2
 80140ba:	440b      	add	r3, r1
 80140bc:	3324      	adds	r3, #36	@ 0x24
 80140be:	881b      	ldrh	r3, [r3, #0]
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d117      	bne.n	80140f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80140c4:	6839      	ldr	r1, [r7, #0]
 80140c6:	6878      	ldr	r0, [r7, #4]
 80140c8:	f000 fbc0 	bl	801484c <USBD_CtlError>
                  break;
 80140cc:	e054      	b.n	8014178 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80140ce:	7bbb      	ldrb	r3, [r7, #14]
 80140d0:	f003 020f 	and.w	r2, r3, #15
 80140d4:	6879      	ldr	r1, [r7, #4]
 80140d6:	4613      	mov	r3, r2
 80140d8:	009b      	lsls	r3, r3, #2
 80140da:	4413      	add	r3, r2
 80140dc:	009b      	lsls	r3, r3, #2
 80140de:	440b      	add	r3, r1
 80140e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80140e4:	881b      	ldrh	r3, [r3, #0]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d104      	bne.n	80140f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80140ea:	6839      	ldr	r1, [r7, #0]
 80140ec:	6878      	ldr	r0, [r7, #4]
 80140ee:	f000 fbad 	bl	801484c <USBD_CtlError>
                  break;
 80140f2:	e041      	b.n	8014178 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80140f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	da0b      	bge.n	8014114 <USBD_StdEPReq+0x23e>
 80140fc:	7bbb      	ldrb	r3, [r7, #14]
 80140fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014102:	4613      	mov	r3, r2
 8014104:	009b      	lsls	r3, r3, #2
 8014106:	4413      	add	r3, r2
 8014108:	009b      	lsls	r3, r3, #2
 801410a:	3310      	adds	r3, #16
 801410c:	687a      	ldr	r2, [r7, #4]
 801410e:	4413      	add	r3, r2
 8014110:	3304      	adds	r3, #4
 8014112:	e00b      	b.n	801412c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014114:	7bbb      	ldrb	r3, [r7, #14]
 8014116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801411a:	4613      	mov	r3, r2
 801411c:	009b      	lsls	r3, r3, #2
 801411e:	4413      	add	r3, r2
 8014120:	009b      	lsls	r3, r3, #2
 8014122:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8014126:	687a      	ldr	r2, [r7, #4]
 8014128:	4413      	add	r3, r2
 801412a:	3304      	adds	r3, #4
 801412c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801412e:	7bbb      	ldrb	r3, [r7, #14]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d002      	beq.n	801413a <USBD_StdEPReq+0x264>
 8014134:	7bbb      	ldrb	r3, [r7, #14]
 8014136:	2b80      	cmp	r3, #128	@ 0x80
 8014138:	d103      	bne.n	8014142 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	2200      	movs	r2, #0
 801413e:	601a      	str	r2, [r3, #0]
 8014140:	e00e      	b.n	8014160 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014142:	7bbb      	ldrb	r3, [r7, #14]
 8014144:	4619      	mov	r1, r3
 8014146:	6878      	ldr	r0, [r7, #4]
 8014148:	f004 f978 	bl	801843c <USBD_LL_IsStallEP>
 801414c:	4603      	mov	r3, r0
 801414e:	2b00      	cmp	r3, #0
 8014150:	d003      	beq.n	801415a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014152:	68bb      	ldr	r3, [r7, #8]
 8014154:	2201      	movs	r2, #1
 8014156:	601a      	str	r2, [r3, #0]
 8014158:	e002      	b.n	8014160 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801415a:	68bb      	ldr	r3, [r7, #8]
 801415c:	2200      	movs	r2, #0
 801415e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	2202      	movs	r2, #2
 8014164:	4619      	mov	r1, r3
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f000 fbe1 	bl	801492e <USBD_CtlSendData>
              break;
 801416c:	e004      	b.n	8014178 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801416e:	6839      	ldr	r1, [r7, #0]
 8014170:	6878      	ldr	r0, [r7, #4]
 8014172:	f000 fb6b 	bl	801484c <USBD_CtlError>
              break;
 8014176:	bf00      	nop
          }
          break;
 8014178:	e004      	b.n	8014184 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801417a:	6839      	ldr	r1, [r7, #0]
 801417c:	6878      	ldr	r0, [r7, #4]
 801417e:	f000 fb65 	bl	801484c <USBD_CtlError>
          break;
 8014182:	bf00      	nop
      }
      break;
 8014184:	e004      	b.n	8014190 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8014186:	6839      	ldr	r1, [r7, #0]
 8014188:	6878      	ldr	r0, [r7, #4]
 801418a:	f000 fb5f 	bl	801484c <USBD_CtlError>
      break;
 801418e:	bf00      	nop
  }

  return ret;
 8014190:	7bfb      	ldrb	r3, [r7, #15]
}
 8014192:	4618      	mov	r0, r3
 8014194:	3710      	adds	r7, #16
 8014196:	46bd      	mov	sp, r7
 8014198:	bd80      	pop	{r7, pc}
	...

0801419c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	b084      	sub	sp, #16
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	6078      	str	r0, [r7, #4]
 80141a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80141a6:	2300      	movs	r3, #0
 80141a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80141aa:	2300      	movs	r3, #0
 80141ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80141ae:	2300      	movs	r3, #0
 80141b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80141b2:	683b      	ldr	r3, [r7, #0]
 80141b4:	885b      	ldrh	r3, [r3, #2]
 80141b6:	0a1b      	lsrs	r3, r3, #8
 80141b8:	b29b      	uxth	r3, r3
 80141ba:	3b01      	subs	r3, #1
 80141bc:	2b0e      	cmp	r3, #14
 80141be:	f200 8152 	bhi.w	8014466 <USBD_GetDescriptor+0x2ca>
 80141c2:	a201      	add	r2, pc, #4	@ (adr r2, 80141c8 <USBD_GetDescriptor+0x2c>)
 80141c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141c8:	08014239 	.word	0x08014239
 80141cc:	08014251 	.word	0x08014251
 80141d0:	08014291 	.word	0x08014291
 80141d4:	08014467 	.word	0x08014467
 80141d8:	08014467 	.word	0x08014467
 80141dc:	08014407 	.word	0x08014407
 80141e0:	08014433 	.word	0x08014433
 80141e4:	08014467 	.word	0x08014467
 80141e8:	08014467 	.word	0x08014467
 80141ec:	08014467 	.word	0x08014467
 80141f0:	08014467 	.word	0x08014467
 80141f4:	08014467 	.word	0x08014467
 80141f8:	08014467 	.word	0x08014467
 80141fc:	08014467 	.word	0x08014467
 8014200:	08014205 	.word	0x08014205
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801420a:	69db      	ldr	r3, [r3, #28]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d00b      	beq.n	8014228 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014216:	69db      	ldr	r3, [r3, #28]
 8014218:	687a      	ldr	r2, [r7, #4]
 801421a:	7c12      	ldrb	r2, [r2, #16]
 801421c:	f107 0108 	add.w	r1, r7, #8
 8014220:	4610      	mov	r0, r2
 8014222:	4798      	blx	r3
 8014224:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014226:	e126      	b.n	8014476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014228:	6839      	ldr	r1, [r7, #0]
 801422a:	6878      	ldr	r0, [r7, #4]
 801422c:	f000 fb0e 	bl	801484c <USBD_CtlError>
        err++;
 8014230:	7afb      	ldrb	r3, [r7, #11]
 8014232:	3301      	adds	r3, #1
 8014234:	72fb      	strb	r3, [r7, #11]
      break;
 8014236:	e11e      	b.n	8014476 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	687a      	ldr	r2, [r7, #4]
 8014242:	7c12      	ldrb	r2, [r2, #16]
 8014244:	f107 0108 	add.w	r1, r7, #8
 8014248:	4610      	mov	r0, r2
 801424a:	4798      	blx	r3
 801424c:	60f8      	str	r0, [r7, #12]
      break;
 801424e:	e112      	b.n	8014476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	7c1b      	ldrb	r3, [r3, #16]
 8014254:	2b00      	cmp	r3, #0
 8014256:	d10d      	bne.n	8014274 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801425e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014260:	f107 0208 	add.w	r2, r7, #8
 8014264:	4610      	mov	r0, r2
 8014266:	4798      	blx	r3
 8014268:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	3301      	adds	r3, #1
 801426e:	2202      	movs	r2, #2
 8014270:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014272:	e100      	b.n	8014476 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801427c:	f107 0208 	add.w	r2, r7, #8
 8014280:	4610      	mov	r0, r2
 8014282:	4798      	blx	r3
 8014284:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	3301      	adds	r3, #1
 801428a:	2202      	movs	r2, #2
 801428c:	701a      	strb	r2, [r3, #0]
      break;
 801428e:	e0f2      	b.n	8014476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014290:	683b      	ldr	r3, [r7, #0]
 8014292:	885b      	ldrh	r3, [r3, #2]
 8014294:	b2db      	uxtb	r3, r3
 8014296:	2b05      	cmp	r3, #5
 8014298:	f200 80ac 	bhi.w	80143f4 <USBD_GetDescriptor+0x258>
 801429c:	a201      	add	r2, pc, #4	@ (adr r2, 80142a4 <USBD_GetDescriptor+0x108>)
 801429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142a2:	bf00      	nop
 80142a4:	080142bd 	.word	0x080142bd
 80142a8:	080142f1 	.word	0x080142f1
 80142ac:	08014325 	.word	0x08014325
 80142b0:	08014359 	.word	0x08014359
 80142b4:	0801438d 	.word	0x0801438d
 80142b8:	080143c1 	.word	0x080143c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142c2:	685b      	ldr	r3, [r3, #4]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d00b      	beq.n	80142e0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142ce:	685b      	ldr	r3, [r3, #4]
 80142d0:	687a      	ldr	r2, [r7, #4]
 80142d2:	7c12      	ldrb	r2, [r2, #16]
 80142d4:	f107 0108 	add.w	r1, r7, #8
 80142d8:	4610      	mov	r0, r2
 80142da:	4798      	blx	r3
 80142dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80142de:	e091      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80142e0:	6839      	ldr	r1, [r7, #0]
 80142e2:	6878      	ldr	r0, [r7, #4]
 80142e4:	f000 fab2 	bl	801484c <USBD_CtlError>
            err++;
 80142e8:	7afb      	ldrb	r3, [r7, #11]
 80142ea:	3301      	adds	r3, #1
 80142ec:	72fb      	strb	r3, [r7, #11]
          break;
 80142ee:	e089      	b.n	8014404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142f6:	689b      	ldr	r3, [r3, #8]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d00b      	beq.n	8014314 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014302:	689b      	ldr	r3, [r3, #8]
 8014304:	687a      	ldr	r2, [r7, #4]
 8014306:	7c12      	ldrb	r2, [r2, #16]
 8014308:	f107 0108 	add.w	r1, r7, #8
 801430c:	4610      	mov	r0, r2
 801430e:	4798      	blx	r3
 8014310:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014312:	e077      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014314:	6839      	ldr	r1, [r7, #0]
 8014316:	6878      	ldr	r0, [r7, #4]
 8014318:	f000 fa98 	bl	801484c <USBD_CtlError>
            err++;
 801431c:	7afb      	ldrb	r3, [r7, #11]
 801431e:	3301      	adds	r3, #1
 8014320:	72fb      	strb	r3, [r7, #11]
          break;
 8014322:	e06f      	b.n	8014404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801432a:	68db      	ldr	r3, [r3, #12]
 801432c:	2b00      	cmp	r3, #0
 801432e:	d00b      	beq.n	8014348 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014336:	68db      	ldr	r3, [r3, #12]
 8014338:	687a      	ldr	r2, [r7, #4]
 801433a:	7c12      	ldrb	r2, [r2, #16]
 801433c:	f107 0108 	add.w	r1, r7, #8
 8014340:	4610      	mov	r0, r2
 8014342:	4798      	blx	r3
 8014344:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014346:	e05d      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014348:	6839      	ldr	r1, [r7, #0]
 801434a:	6878      	ldr	r0, [r7, #4]
 801434c:	f000 fa7e 	bl	801484c <USBD_CtlError>
            err++;
 8014350:	7afb      	ldrb	r3, [r7, #11]
 8014352:	3301      	adds	r3, #1
 8014354:	72fb      	strb	r3, [r7, #11]
          break;
 8014356:	e055      	b.n	8014404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801435e:	691b      	ldr	r3, [r3, #16]
 8014360:	2b00      	cmp	r3, #0
 8014362:	d00b      	beq.n	801437c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801436a:	691b      	ldr	r3, [r3, #16]
 801436c:	687a      	ldr	r2, [r7, #4]
 801436e:	7c12      	ldrb	r2, [r2, #16]
 8014370:	f107 0108 	add.w	r1, r7, #8
 8014374:	4610      	mov	r0, r2
 8014376:	4798      	blx	r3
 8014378:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801437a:	e043      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801437c:	6839      	ldr	r1, [r7, #0]
 801437e:	6878      	ldr	r0, [r7, #4]
 8014380:	f000 fa64 	bl	801484c <USBD_CtlError>
            err++;
 8014384:	7afb      	ldrb	r3, [r7, #11]
 8014386:	3301      	adds	r3, #1
 8014388:	72fb      	strb	r3, [r7, #11]
          break;
 801438a:	e03b      	b.n	8014404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014392:	695b      	ldr	r3, [r3, #20]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d00b      	beq.n	80143b0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801439e:	695b      	ldr	r3, [r3, #20]
 80143a0:	687a      	ldr	r2, [r7, #4]
 80143a2:	7c12      	ldrb	r2, [r2, #16]
 80143a4:	f107 0108 	add.w	r1, r7, #8
 80143a8:	4610      	mov	r0, r2
 80143aa:	4798      	blx	r3
 80143ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143ae:	e029      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143b0:	6839      	ldr	r1, [r7, #0]
 80143b2:	6878      	ldr	r0, [r7, #4]
 80143b4:	f000 fa4a 	bl	801484c <USBD_CtlError>
            err++;
 80143b8:	7afb      	ldrb	r3, [r7, #11]
 80143ba:	3301      	adds	r3, #1
 80143bc:	72fb      	strb	r3, [r7, #11]
          break;
 80143be:	e021      	b.n	8014404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143c6:	699b      	ldr	r3, [r3, #24]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d00b      	beq.n	80143e4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143d2:	699b      	ldr	r3, [r3, #24]
 80143d4:	687a      	ldr	r2, [r7, #4]
 80143d6:	7c12      	ldrb	r2, [r2, #16]
 80143d8:	f107 0108 	add.w	r1, r7, #8
 80143dc:	4610      	mov	r0, r2
 80143de:	4798      	blx	r3
 80143e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143e2:	e00f      	b.n	8014404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143e4:	6839      	ldr	r1, [r7, #0]
 80143e6:	6878      	ldr	r0, [r7, #4]
 80143e8:	f000 fa30 	bl	801484c <USBD_CtlError>
            err++;
 80143ec:	7afb      	ldrb	r3, [r7, #11]
 80143ee:	3301      	adds	r3, #1
 80143f0:	72fb      	strb	r3, [r7, #11]
          break;
 80143f2:	e007      	b.n	8014404 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80143f4:	6839      	ldr	r1, [r7, #0]
 80143f6:	6878      	ldr	r0, [r7, #4]
 80143f8:	f000 fa28 	bl	801484c <USBD_CtlError>
          err++;
 80143fc:	7afb      	ldrb	r3, [r7, #11]
 80143fe:	3301      	adds	r3, #1
 8014400:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014402:	bf00      	nop
      }
      break;
 8014404:	e037      	b.n	8014476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	7c1b      	ldrb	r3, [r3, #16]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d109      	bne.n	8014422 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014416:	f107 0208 	add.w	r2, r7, #8
 801441a:	4610      	mov	r0, r2
 801441c:	4798      	blx	r3
 801441e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014420:	e029      	b.n	8014476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014422:	6839      	ldr	r1, [r7, #0]
 8014424:	6878      	ldr	r0, [r7, #4]
 8014426:	f000 fa11 	bl	801484c <USBD_CtlError>
        err++;
 801442a:	7afb      	ldrb	r3, [r7, #11]
 801442c:	3301      	adds	r3, #1
 801442e:	72fb      	strb	r3, [r7, #11]
      break;
 8014430:	e021      	b.n	8014476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	7c1b      	ldrb	r3, [r3, #16]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d10d      	bne.n	8014456 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014442:	f107 0208 	add.w	r2, r7, #8
 8014446:	4610      	mov	r0, r2
 8014448:	4798      	blx	r3
 801444a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	3301      	adds	r3, #1
 8014450:	2207      	movs	r2, #7
 8014452:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014454:	e00f      	b.n	8014476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014456:	6839      	ldr	r1, [r7, #0]
 8014458:	6878      	ldr	r0, [r7, #4]
 801445a:	f000 f9f7 	bl	801484c <USBD_CtlError>
        err++;
 801445e:	7afb      	ldrb	r3, [r7, #11]
 8014460:	3301      	adds	r3, #1
 8014462:	72fb      	strb	r3, [r7, #11]
      break;
 8014464:	e007      	b.n	8014476 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8014466:	6839      	ldr	r1, [r7, #0]
 8014468:	6878      	ldr	r0, [r7, #4]
 801446a:	f000 f9ef 	bl	801484c <USBD_CtlError>
      err++;
 801446e:	7afb      	ldrb	r3, [r7, #11]
 8014470:	3301      	adds	r3, #1
 8014472:	72fb      	strb	r3, [r7, #11]
      break;
 8014474:	bf00      	nop
  }

  if (err != 0U)
 8014476:	7afb      	ldrb	r3, [r7, #11]
 8014478:	2b00      	cmp	r3, #0
 801447a:	d11e      	bne.n	80144ba <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801447c:	683b      	ldr	r3, [r7, #0]
 801447e:	88db      	ldrh	r3, [r3, #6]
 8014480:	2b00      	cmp	r3, #0
 8014482:	d016      	beq.n	80144b2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014484:	893b      	ldrh	r3, [r7, #8]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d00e      	beq.n	80144a8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801448a:	683b      	ldr	r3, [r7, #0]
 801448c:	88da      	ldrh	r2, [r3, #6]
 801448e:	893b      	ldrh	r3, [r7, #8]
 8014490:	4293      	cmp	r3, r2
 8014492:	bf28      	it	cs
 8014494:	4613      	movcs	r3, r2
 8014496:	b29b      	uxth	r3, r3
 8014498:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801449a:	893b      	ldrh	r3, [r7, #8]
 801449c:	461a      	mov	r2, r3
 801449e:	68f9      	ldr	r1, [r7, #12]
 80144a0:	6878      	ldr	r0, [r7, #4]
 80144a2:	f000 fa44 	bl	801492e <USBD_CtlSendData>
 80144a6:	e009      	b.n	80144bc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80144a8:	6839      	ldr	r1, [r7, #0]
 80144aa:	6878      	ldr	r0, [r7, #4]
 80144ac:	f000 f9ce 	bl	801484c <USBD_CtlError>
 80144b0:	e004      	b.n	80144bc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80144b2:	6878      	ldr	r0, [r7, #4]
 80144b4:	f000 fa95 	bl	80149e2 <USBD_CtlSendStatus>
 80144b8:	e000      	b.n	80144bc <USBD_GetDescriptor+0x320>
    return;
 80144ba:	bf00      	nop
  }
}
 80144bc:	3710      	adds	r7, #16
 80144be:	46bd      	mov	sp, r7
 80144c0:	bd80      	pop	{r7, pc}
 80144c2:	bf00      	nop

080144c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b084      	sub	sp, #16
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	6078      	str	r0, [r7, #4]
 80144cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80144ce:	683b      	ldr	r3, [r7, #0]
 80144d0:	889b      	ldrh	r3, [r3, #4]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d131      	bne.n	801453a <USBD_SetAddress+0x76>
 80144d6:	683b      	ldr	r3, [r7, #0]
 80144d8:	88db      	ldrh	r3, [r3, #6]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d12d      	bne.n	801453a <USBD_SetAddress+0x76>
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	885b      	ldrh	r3, [r3, #2]
 80144e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80144e4:	d829      	bhi.n	801453a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80144e6:	683b      	ldr	r3, [r7, #0]
 80144e8:	885b      	ldrh	r3, [r3, #2]
 80144ea:	b2db      	uxtb	r3, r3
 80144ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80144f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80144f8:	b2db      	uxtb	r3, r3
 80144fa:	2b03      	cmp	r3, #3
 80144fc:	d104      	bne.n	8014508 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80144fe:	6839      	ldr	r1, [r7, #0]
 8014500:	6878      	ldr	r0, [r7, #4]
 8014502:	f000 f9a3 	bl	801484c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014506:	e01d      	b.n	8014544 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	7bfa      	ldrb	r2, [r7, #15]
 801450c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014510:	7bfb      	ldrb	r3, [r7, #15]
 8014512:	4619      	mov	r1, r3
 8014514:	6878      	ldr	r0, [r7, #4]
 8014516:	f003 ffbd 	bl	8018494 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801451a:	6878      	ldr	r0, [r7, #4]
 801451c:	f000 fa61 	bl	80149e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014520:	7bfb      	ldrb	r3, [r7, #15]
 8014522:	2b00      	cmp	r3, #0
 8014524:	d004      	beq.n	8014530 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	2202      	movs	r2, #2
 801452a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801452e:	e009      	b.n	8014544 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	2201      	movs	r2, #1
 8014534:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014538:	e004      	b.n	8014544 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801453a:	6839      	ldr	r1, [r7, #0]
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f000 f985 	bl	801484c <USBD_CtlError>
  }
}
 8014542:	bf00      	nop
 8014544:	bf00      	nop
 8014546:	3710      	adds	r7, #16
 8014548:	46bd      	mov	sp, r7
 801454a:	bd80      	pop	{r7, pc}

0801454c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801454c:	b580      	push	{r7, lr}
 801454e:	b084      	sub	sp, #16
 8014550:	af00      	add	r7, sp, #0
 8014552:	6078      	str	r0, [r7, #4]
 8014554:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014556:	2300      	movs	r3, #0
 8014558:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801455a:	683b      	ldr	r3, [r7, #0]
 801455c:	885b      	ldrh	r3, [r3, #2]
 801455e:	b2da      	uxtb	r2, r3
 8014560:	4b4c      	ldr	r3, [pc, #304]	@ (8014694 <USBD_SetConfig+0x148>)
 8014562:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014564:	4b4b      	ldr	r3, [pc, #300]	@ (8014694 <USBD_SetConfig+0x148>)
 8014566:	781b      	ldrb	r3, [r3, #0]
 8014568:	2b01      	cmp	r3, #1
 801456a:	d905      	bls.n	8014578 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801456c:	6839      	ldr	r1, [r7, #0]
 801456e:	6878      	ldr	r0, [r7, #4]
 8014570:	f000 f96c 	bl	801484c <USBD_CtlError>
    return USBD_FAIL;
 8014574:	2303      	movs	r3, #3
 8014576:	e088      	b.n	801468a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801457e:	b2db      	uxtb	r3, r3
 8014580:	2b02      	cmp	r3, #2
 8014582:	d002      	beq.n	801458a <USBD_SetConfig+0x3e>
 8014584:	2b03      	cmp	r3, #3
 8014586:	d025      	beq.n	80145d4 <USBD_SetConfig+0x88>
 8014588:	e071      	b.n	801466e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801458a:	4b42      	ldr	r3, [pc, #264]	@ (8014694 <USBD_SetConfig+0x148>)
 801458c:	781b      	ldrb	r3, [r3, #0]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d01c      	beq.n	80145cc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8014592:	4b40      	ldr	r3, [pc, #256]	@ (8014694 <USBD_SetConfig+0x148>)
 8014594:	781b      	ldrb	r3, [r3, #0]
 8014596:	461a      	mov	r2, r3
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801459c:	4b3d      	ldr	r3, [pc, #244]	@ (8014694 <USBD_SetConfig+0x148>)
 801459e:	781b      	ldrb	r3, [r3, #0]
 80145a0:	4619      	mov	r1, r3
 80145a2:	6878      	ldr	r0, [r7, #4]
 80145a4:	f7ff f990 	bl	80138c8 <USBD_SetClassConfig>
 80145a8:	4603      	mov	r3, r0
 80145aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80145ac:	7bfb      	ldrb	r3, [r7, #15]
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d004      	beq.n	80145bc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80145b2:	6839      	ldr	r1, [r7, #0]
 80145b4:	6878      	ldr	r0, [r7, #4]
 80145b6:	f000 f949 	bl	801484c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80145ba:	e065      	b.n	8014688 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80145bc:	6878      	ldr	r0, [r7, #4]
 80145be:	f000 fa10 	bl	80149e2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	2203      	movs	r2, #3
 80145c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80145ca:	e05d      	b.n	8014688 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80145cc:	6878      	ldr	r0, [r7, #4]
 80145ce:	f000 fa08 	bl	80149e2 <USBD_CtlSendStatus>
      break;
 80145d2:	e059      	b.n	8014688 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80145d4:	4b2f      	ldr	r3, [pc, #188]	@ (8014694 <USBD_SetConfig+0x148>)
 80145d6:	781b      	ldrb	r3, [r3, #0]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d112      	bne.n	8014602 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	2202      	movs	r2, #2
 80145e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80145e4:	4b2b      	ldr	r3, [pc, #172]	@ (8014694 <USBD_SetConfig+0x148>)
 80145e6:	781b      	ldrb	r3, [r3, #0]
 80145e8:	461a      	mov	r2, r3
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80145ee:	4b29      	ldr	r3, [pc, #164]	@ (8014694 <USBD_SetConfig+0x148>)
 80145f0:	781b      	ldrb	r3, [r3, #0]
 80145f2:	4619      	mov	r1, r3
 80145f4:	6878      	ldr	r0, [r7, #4]
 80145f6:	f7ff f983 	bl	8013900 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80145fa:	6878      	ldr	r0, [r7, #4]
 80145fc:	f000 f9f1 	bl	80149e2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014600:	e042      	b.n	8014688 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8014602:	4b24      	ldr	r3, [pc, #144]	@ (8014694 <USBD_SetConfig+0x148>)
 8014604:	781b      	ldrb	r3, [r3, #0]
 8014606:	461a      	mov	r2, r3
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	685b      	ldr	r3, [r3, #4]
 801460c:	429a      	cmp	r2, r3
 801460e:	d02a      	beq.n	8014666 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	685b      	ldr	r3, [r3, #4]
 8014614:	b2db      	uxtb	r3, r3
 8014616:	4619      	mov	r1, r3
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f7ff f971 	bl	8013900 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801461e:	4b1d      	ldr	r3, [pc, #116]	@ (8014694 <USBD_SetConfig+0x148>)
 8014620:	781b      	ldrb	r3, [r3, #0]
 8014622:	461a      	mov	r2, r3
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014628:	4b1a      	ldr	r3, [pc, #104]	@ (8014694 <USBD_SetConfig+0x148>)
 801462a:	781b      	ldrb	r3, [r3, #0]
 801462c:	4619      	mov	r1, r3
 801462e:	6878      	ldr	r0, [r7, #4]
 8014630:	f7ff f94a 	bl	80138c8 <USBD_SetClassConfig>
 8014634:	4603      	mov	r3, r0
 8014636:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014638:	7bfb      	ldrb	r3, [r7, #15]
 801463a:	2b00      	cmp	r3, #0
 801463c:	d00f      	beq.n	801465e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801463e:	6839      	ldr	r1, [r7, #0]
 8014640:	6878      	ldr	r0, [r7, #4]
 8014642:	f000 f903 	bl	801484c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	685b      	ldr	r3, [r3, #4]
 801464a:	b2db      	uxtb	r3, r3
 801464c:	4619      	mov	r1, r3
 801464e:	6878      	ldr	r0, [r7, #4]
 8014650:	f7ff f956 	bl	8013900 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	2202      	movs	r2, #2
 8014658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801465c:	e014      	b.n	8014688 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801465e:	6878      	ldr	r0, [r7, #4]
 8014660:	f000 f9bf 	bl	80149e2 <USBD_CtlSendStatus>
      break;
 8014664:	e010      	b.n	8014688 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014666:	6878      	ldr	r0, [r7, #4]
 8014668:	f000 f9bb 	bl	80149e2 <USBD_CtlSendStatus>
      break;
 801466c:	e00c      	b.n	8014688 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801466e:	6839      	ldr	r1, [r7, #0]
 8014670:	6878      	ldr	r0, [r7, #4]
 8014672:	f000 f8eb 	bl	801484c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014676:	4b07      	ldr	r3, [pc, #28]	@ (8014694 <USBD_SetConfig+0x148>)
 8014678:	781b      	ldrb	r3, [r3, #0]
 801467a:	4619      	mov	r1, r3
 801467c:	6878      	ldr	r0, [r7, #4]
 801467e:	f7ff f93f 	bl	8013900 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014682:	2303      	movs	r3, #3
 8014684:	73fb      	strb	r3, [r7, #15]
      break;
 8014686:	bf00      	nop
  }

  return ret;
 8014688:	7bfb      	ldrb	r3, [r7, #15]
}
 801468a:	4618      	mov	r0, r3
 801468c:	3710      	adds	r7, #16
 801468e:	46bd      	mov	sp, r7
 8014690:	bd80      	pop	{r7, pc}
 8014692:	bf00      	nop
 8014694:	20002991 	.word	0x20002991

08014698 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014698:	b580      	push	{r7, lr}
 801469a:	b082      	sub	sp, #8
 801469c:	af00      	add	r7, sp, #0
 801469e:	6078      	str	r0, [r7, #4]
 80146a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80146a2:	683b      	ldr	r3, [r7, #0]
 80146a4:	88db      	ldrh	r3, [r3, #6]
 80146a6:	2b01      	cmp	r3, #1
 80146a8:	d004      	beq.n	80146b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80146aa:	6839      	ldr	r1, [r7, #0]
 80146ac:	6878      	ldr	r0, [r7, #4]
 80146ae:	f000 f8cd 	bl	801484c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80146b2:	e023      	b.n	80146fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80146ba:	b2db      	uxtb	r3, r3
 80146bc:	2b02      	cmp	r3, #2
 80146be:	dc02      	bgt.n	80146c6 <USBD_GetConfig+0x2e>
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	dc03      	bgt.n	80146cc <USBD_GetConfig+0x34>
 80146c4:	e015      	b.n	80146f2 <USBD_GetConfig+0x5a>
 80146c6:	2b03      	cmp	r3, #3
 80146c8:	d00b      	beq.n	80146e2 <USBD_GetConfig+0x4a>
 80146ca:	e012      	b.n	80146f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	2200      	movs	r2, #0
 80146d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	3308      	adds	r3, #8
 80146d6:	2201      	movs	r2, #1
 80146d8:	4619      	mov	r1, r3
 80146da:	6878      	ldr	r0, [r7, #4]
 80146dc:	f000 f927 	bl	801492e <USBD_CtlSendData>
        break;
 80146e0:	e00c      	b.n	80146fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	3304      	adds	r3, #4
 80146e6:	2201      	movs	r2, #1
 80146e8:	4619      	mov	r1, r3
 80146ea:	6878      	ldr	r0, [r7, #4]
 80146ec:	f000 f91f 	bl	801492e <USBD_CtlSendData>
        break;
 80146f0:	e004      	b.n	80146fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80146f2:	6839      	ldr	r1, [r7, #0]
 80146f4:	6878      	ldr	r0, [r7, #4]
 80146f6:	f000 f8a9 	bl	801484c <USBD_CtlError>
        break;
 80146fa:	bf00      	nop
}
 80146fc:	bf00      	nop
 80146fe:	3708      	adds	r7, #8
 8014700:	46bd      	mov	sp, r7
 8014702:	bd80      	pop	{r7, pc}

08014704 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014704:	b580      	push	{r7, lr}
 8014706:	b082      	sub	sp, #8
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
 801470c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014714:	b2db      	uxtb	r3, r3
 8014716:	3b01      	subs	r3, #1
 8014718:	2b02      	cmp	r3, #2
 801471a:	d81e      	bhi.n	801475a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801471c:	683b      	ldr	r3, [r7, #0]
 801471e:	88db      	ldrh	r3, [r3, #6]
 8014720:	2b02      	cmp	r3, #2
 8014722:	d004      	beq.n	801472e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014724:	6839      	ldr	r1, [r7, #0]
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	f000 f890 	bl	801484c <USBD_CtlError>
        break;
 801472c:	e01a      	b.n	8014764 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	2201      	movs	r2, #1
 8014732:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801473a:	2b00      	cmp	r3, #0
 801473c:	d005      	beq.n	801474a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	68db      	ldr	r3, [r3, #12]
 8014742:	f043 0202 	orr.w	r2, r3, #2
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	330c      	adds	r3, #12
 801474e:	2202      	movs	r2, #2
 8014750:	4619      	mov	r1, r3
 8014752:	6878      	ldr	r0, [r7, #4]
 8014754:	f000 f8eb 	bl	801492e <USBD_CtlSendData>
      break;
 8014758:	e004      	b.n	8014764 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801475a:	6839      	ldr	r1, [r7, #0]
 801475c:	6878      	ldr	r0, [r7, #4]
 801475e:	f000 f875 	bl	801484c <USBD_CtlError>
      break;
 8014762:	bf00      	nop
  }
}
 8014764:	bf00      	nop
 8014766:	3708      	adds	r7, #8
 8014768:	46bd      	mov	sp, r7
 801476a:	bd80      	pop	{r7, pc}

0801476c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b082      	sub	sp, #8
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
 8014774:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014776:	683b      	ldr	r3, [r7, #0]
 8014778:	885b      	ldrh	r3, [r3, #2]
 801477a:	2b01      	cmp	r3, #1
 801477c:	d106      	bne.n	801478c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	2201      	movs	r2, #1
 8014782:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014786:	6878      	ldr	r0, [r7, #4]
 8014788:	f000 f92b 	bl	80149e2 <USBD_CtlSendStatus>
  }
}
 801478c:	bf00      	nop
 801478e:	3708      	adds	r7, #8
 8014790:	46bd      	mov	sp, r7
 8014792:	bd80      	pop	{r7, pc}

08014794 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014794:	b580      	push	{r7, lr}
 8014796:	b082      	sub	sp, #8
 8014798:	af00      	add	r7, sp, #0
 801479a:	6078      	str	r0, [r7, #4]
 801479c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80147a4:	b2db      	uxtb	r3, r3
 80147a6:	3b01      	subs	r3, #1
 80147a8:	2b02      	cmp	r3, #2
 80147aa:	d80b      	bhi.n	80147c4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80147ac:	683b      	ldr	r3, [r7, #0]
 80147ae:	885b      	ldrh	r3, [r3, #2]
 80147b0:	2b01      	cmp	r3, #1
 80147b2:	d10c      	bne.n	80147ce <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	2200      	movs	r2, #0
 80147b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80147bc:	6878      	ldr	r0, [r7, #4]
 80147be:	f000 f910 	bl	80149e2 <USBD_CtlSendStatus>
      }
      break;
 80147c2:	e004      	b.n	80147ce <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80147c4:	6839      	ldr	r1, [r7, #0]
 80147c6:	6878      	ldr	r0, [r7, #4]
 80147c8:	f000 f840 	bl	801484c <USBD_CtlError>
      break;
 80147cc:	e000      	b.n	80147d0 <USBD_ClrFeature+0x3c>
      break;
 80147ce:	bf00      	nop
  }
}
 80147d0:	bf00      	nop
 80147d2:	3708      	adds	r7, #8
 80147d4:	46bd      	mov	sp, r7
 80147d6:	bd80      	pop	{r7, pc}

080147d8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80147d8:	b580      	push	{r7, lr}
 80147da:	b084      	sub	sp, #16
 80147dc:	af00      	add	r7, sp, #0
 80147de:	6078      	str	r0, [r7, #4]
 80147e0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80147e2:	683b      	ldr	r3, [r7, #0]
 80147e4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	781a      	ldrb	r2, [r3, #0]
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	3301      	adds	r3, #1
 80147f2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	781a      	ldrb	r2, [r3, #0]
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	3301      	adds	r3, #1
 8014800:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014802:	68f8      	ldr	r0, [r7, #12]
 8014804:	f7ff fa90 	bl	8013d28 <SWAPBYTE>
 8014808:	4603      	mov	r3, r0
 801480a:	461a      	mov	r2, r3
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014810:	68fb      	ldr	r3, [r7, #12]
 8014812:	3301      	adds	r3, #1
 8014814:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014816:	68fb      	ldr	r3, [r7, #12]
 8014818:	3301      	adds	r3, #1
 801481a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801481c:	68f8      	ldr	r0, [r7, #12]
 801481e:	f7ff fa83 	bl	8013d28 <SWAPBYTE>
 8014822:	4603      	mov	r3, r0
 8014824:	461a      	mov	r2, r3
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	3301      	adds	r3, #1
 801482e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	3301      	adds	r3, #1
 8014834:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014836:	68f8      	ldr	r0, [r7, #12]
 8014838:	f7ff fa76 	bl	8013d28 <SWAPBYTE>
 801483c:	4603      	mov	r3, r0
 801483e:	461a      	mov	r2, r3
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	80da      	strh	r2, [r3, #6]
}
 8014844:	bf00      	nop
 8014846:	3710      	adds	r7, #16
 8014848:	46bd      	mov	sp, r7
 801484a:	bd80      	pop	{r7, pc}

0801484c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801484c:	b580      	push	{r7, lr}
 801484e:	b082      	sub	sp, #8
 8014850:	af00      	add	r7, sp, #0
 8014852:	6078      	str	r0, [r7, #4]
 8014854:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014856:	2180      	movs	r1, #128	@ 0x80
 8014858:	6878      	ldr	r0, [r7, #4]
 801485a:	f003 fdb1 	bl	80183c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801485e:	2100      	movs	r1, #0
 8014860:	6878      	ldr	r0, [r7, #4]
 8014862:	f003 fdad 	bl	80183c0 <USBD_LL_StallEP>
}
 8014866:	bf00      	nop
 8014868:	3708      	adds	r7, #8
 801486a:	46bd      	mov	sp, r7
 801486c:	bd80      	pop	{r7, pc}

0801486e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801486e:	b580      	push	{r7, lr}
 8014870:	b086      	sub	sp, #24
 8014872:	af00      	add	r7, sp, #0
 8014874:	60f8      	str	r0, [r7, #12]
 8014876:	60b9      	str	r1, [r7, #8]
 8014878:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801487a:	2300      	movs	r3, #0
 801487c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d036      	beq.n	80148f2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8014888:	6938      	ldr	r0, [r7, #16]
 801488a:	f000 f836 	bl	80148fa <USBD_GetLen>
 801488e:	4603      	mov	r3, r0
 8014890:	3301      	adds	r3, #1
 8014892:	b29b      	uxth	r3, r3
 8014894:	005b      	lsls	r3, r3, #1
 8014896:	b29a      	uxth	r2, r3
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801489c:	7dfb      	ldrb	r3, [r7, #23]
 801489e:	68ba      	ldr	r2, [r7, #8]
 80148a0:	4413      	add	r3, r2
 80148a2:	687a      	ldr	r2, [r7, #4]
 80148a4:	7812      	ldrb	r2, [r2, #0]
 80148a6:	701a      	strb	r2, [r3, #0]
  idx++;
 80148a8:	7dfb      	ldrb	r3, [r7, #23]
 80148aa:	3301      	adds	r3, #1
 80148ac:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80148ae:	7dfb      	ldrb	r3, [r7, #23]
 80148b0:	68ba      	ldr	r2, [r7, #8]
 80148b2:	4413      	add	r3, r2
 80148b4:	2203      	movs	r2, #3
 80148b6:	701a      	strb	r2, [r3, #0]
  idx++;
 80148b8:	7dfb      	ldrb	r3, [r7, #23]
 80148ba:	3301      	adds	r3, #1
 80148bc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80148be:	e013      	b.n	80148e8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80148c0:	7dfb      	ldrb	r3, [r7, #23]
 80148c2:	68ba      	ldr	r2, [r7, #8]
 80148c4:	4413      	add	r3, r2
 80148c6:	693a      	ldr	r2, [r7, #16]
 80148c8:	7812      	ldrb	r2, [r2, #0]
 80148ca:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80148cc:	693b      	ldr	r3, [r7, #16]
 80148ce:	3301      	adds	r3, #1
 80148d0:	613b      	str	r3, [r7, #16]
    idx++;
 80148d2:	7dfb      	ldrb	r3, [r7, #23]
 80148d4:	3301      	adds	r3, #1
 80148d6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80148d8:	7dfb      	ldrb	r3, [r7, #23]
 80148da:	68ba      	ldr	r2, [r7, #8]
 80148dc:	4413      	add	r3, r2
 80148de:	2200      	movs	r2, #0
 80148e0:	701a      	strb	r2, [r3, #0]
    idx++;
 80148e2:	7dfb      	ldrb	r3, [r7, #23]
 80148e4:	3301      	adds	r3, #1
 80148e6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80148e8:	693b      	ldr	r3, [r7, #16]
 80148ea:	781b      	ldrb	r3, [r3, #0]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d1e7      	bne.n	80148c0 <USBD_GetString+0x52>
 80148f0:	e000      	b.n	80148f4 <USBD_GetString+0x86>
    return;
 80148f2:	bf00      	nop
  }
}
 80148f4:	3718      	adds	r7, #24
 80148f6:	46bd      	mov	sp, r7
 80148f8:	bd80      	pop	{r7, pc}

080148fa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80148fa:	b480      	push	{r7}
 80148fc:	b085      	sub	sp, #20
 80148fe:	af00      	add	r7, sp, #0
 8014900:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014902:	2300      	movs	r3, #0
 8014904:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801490a:	e005      	b.n	8014918 <USBD_GetLen+0x1e>
  {
    len++;
 801490c:	7bfb      	ldrb	r3, [r7, #15]
 801490e:	3301      	adds	r3, #1
 8014910:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014912:	68bb      	ldr	r3, [r7, #8]
 8014914:	3301      	adds	r3, #1
 8014916:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	781b      	ldrb	r3, [r3, #0]
 801491c:	2b00      	cmp	r3, #0
 801491e:	d1f5      	bne.n	801490c <USBD_GetLen+0x12>
  }

  return len;
 8014920:	7bfb      	ldrb	r3, [r7, #15]
}
 8014922:	4618      	mov	r0, r3
 8014924:	3714      	adds	r7, #20
 8014926:	46bd      	mov	sp, r7
 8014928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492c:	4770      	bx	lr

0801492e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801492e:	b580      	push	{r7, lr}
 8014930:	b084      	sub	sp, #16
 8014932:	af00      	add	r7, sp, #0
 8014934:	60f8      	str	r0, [r7, #12]
 8014936:	60b9      	str	r1, [r7, #8]
 8014938:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	2202      	movs	r2, #2
 801493e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	687a      	ldr	r2, [r7, #4]
 8014946:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	687a      	ldr	r2, [r7, #4]
 801494c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	68ba      	ldr	r2, [r7, #8]
 8014952:	2100      	movs	r1, #0
 8014954:	68f8      	ldr	r0, [r7, #12]
 8014956:	f003 fdbc 	bl	80184d2 <USBD_LL_Transmit>

  return USBD_OK;
 801495a:	2300      	movs	r3, #0
}
 801495c:	4618      	mov	r0, r3
 801495e:	3710      	adds	r7, #16
 8014960:	46bd      	mov	sp, r7
 8014962:	bd80      	pop	{r7, pc}

08014964 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014964:	b580      	push	{r7, lr}
 8014966:	b084      	sub	sp, #16
 8014968:	af00      	add	r7, sp, #0
 801496a:	60f8      	str	r0, [r7, #12]
 801496c:	60b9      	str	r1, [r7, #8]
 801496e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	68ba      	ldr	r2, [r7, #8]
 8014974:	2100      	movs	r1, #0
 8014976:	68f8      	ldr	r0, [r7, #12]
 8014978:	f003 fdab 	bl	80184d2 <USBD_LL_Transmit>

  return USBD_OK;
 801497c:	2300      	movs	r3, #0
}
 801497e:	4618      	mov	r0, r3
 8014980:	3710      	adds	r7, #16
 8014982:	46bd      	mov	sp, r7
 8014984:	bd80      	pop	{r7, pc}

08014986 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014986:	b580      	push	{r7, lr}
 8014988:	b084      	sub	sp, #16
 801498a:	af00      	add	r7, sp, #0
 801498c:	60f8      	str	r0, [r7, #12]
 801498e:	60b9      	str	r1, [r7, #8]
 8014990:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	2203      	movs	r2, #3
 8014996:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	687a      	ldr	r2, [r7, #4]
 801499e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	687a      	ldr	r2, [r7, #4]
 80149a6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	68ba      	ldr	r2, [r7, #8]
 80149ae:	2100      	movs	r1, #0
 80149b0:	68f8      	ldr	r0, [r7, #12]
 80149b2:	f003 fdaf 	bl	8018514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149b6:	2300      	movs	r3, #0
}
 80149b8:	4618      	mov	r0, r3
 80149ba:	3710      	adds	r7, #16
 80149bc:	46bd      	mov	sp, r7
 80149be:	bd80      	pop	{r7, pc}

080149c0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80149c0:	b580      	push	{r7, lr}
 80149c2:	b084      	sub	sp, #16
 80149c4:	af00      	add	r7, sp, #0
 80149c6:	60f8      	str	r0, [r7, #12]
 80149c8:	60b9      	str	r1, [r7, #8]
 80149ca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	68ba      	ldr	r2, [r7, #8]
 80149d0:	2100      	movs	r1, #0
 80149d2:	68f8      	ldr	r0, [r7, #12]
 80149d4:	f003 fd9e 	bl	8018514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149d8:	2300      	movs	r3, #0
}
 80149da:	4618      	mov	r0, r3
 80149dc:	3710      	adds	r7, #16
 80149de:	46bd      	mov	sp, r7
 80149e0:	bd80      	pop	{r7, pc}

080149e2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80149e2:	b580      	push	{r7, lr}
 80149e4:	b082      	sub	sp, #8
 80149e6:	af00      	add	r7, sp, #0
 80149e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	2204      	movs	r2, #4
 80149ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80149f2:	2300      	movs	r3, #0
 80149f4:	2200      	movs	r2, #0
 80149f6:	2100      	movs	r1, #0
 80149f8:	6878      	ldr	r0, [r7, #4]
 80149fa:	f003 fd6a 	bl	80184d2 <USBD_LL_Transmit>

  return USBD_OK;
 80149fe:	2300      	movs	r3, #0
}
 8014a00:	4618      	mov	r0, r3
 8014a02:	3708      	adds	r7, #8
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bd80      	pop	{r7, pc}

08014a08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b082      	sub	sp, #8
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	2205      	movs	r2, #5
 8014a14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014a18:	2300      	movs	r3, #0
 8014a1a:	2200      	movs	r2, #0
 8014a1c:	2100      	movs	r1, #0
 8014a1e:	6878      	ldr	r0, [r7, #4]
 8014a20:	f003 fd78 	bl	8018514 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a24:	2300      	movs	r3, #0
}
 8014a26:	4618      	mov	r0, r3
 8014a28:	3708      	adds	r7, #8
 8014a2a:	46bd      	mov	sp, r7
 8014a2c:	bd80      	pop	{r7, pc}
	...

08014a30 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b084      	sub	sp, #16
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	4603      	mov	r3, r0
 8014a38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014a3a:	79fb      	ldrb	r3, [r7, #7]
 8014a3c:	4a08      	ldr	r2, [pc, #32]	@ (8014a60 <disk_status+0x30>)
 8014a3e:	009b      	lsls	r3, r3, #2
 8014a40:	4413      	add	r3, r2
 8014a42:	685b      	ldr	r3, [r3, #4]
 8014a44:	685b      	ldr	r3, [r3, #4]
 8014a46:	79fa      	ldrb	r2, [r7, #7]
 8014a48:	4905      	ldr	r1, [pc, #20]	@ (8014a60 <disk_status+0x30>)
 8014a4a:	440a      	add	r2, r1
 8014a4c:	7a12      	ldrb	r2, [r2, #8]
 8014a4e:	4610      	mov	r0, r2
 8014a50:	4798      	blx	r3
 8014a52:	4603      	mov	r3, r0
 8014a54:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a58:	4618      	mov	r0, r3
 8014a5a:	3710      	adds	r7, #16
 8014a5c:	46bd      	mov	sp, r7
 8014a5e:	bd80      	pop	{r7, pc}
 8014a60:	20002bbc 	.word	0x20002bbc

08014a64 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b084      	sub	sp, #16
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	4603      	mov	r3, r0
 8014a6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8014a6e:	2300      	movs	r3, #0
 8014a70:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8014a72:	79fb      	ldrb	r3, [r7, #7]
 8014a74:	4a0d      	ldr	r2, [pc, #52]	@ (8014aac <disk_initialize+0x48>)
 8014a76:	5cd3      	ldrb	r3, [r2, r3]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d111      	bne.n	8014aa0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8014a7c:	79fb      	ldrb	r3, [r7, #7]
 8014a7e:	4a0b      	ldr	r2, [pc, #44]	@ (8014aac <disk_initialize+0x48>)
 8014a80:	2101      	movs	r1, #1
 8014a82:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8014a84:	79fb      	ldrb	r3, [r7, #7]
 8014a86:	4a09      	ldr	r2, [pc, #36]	@ (8014aac <disk_initialize+0x48>)
 8014a88:	009b      	lsls	r3, r3, #2
 8014a8a:	4413      	add	r3, r2
 8014a8c:	685b      	ldr	r3, [r3, #4]
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	79fa      	ldrb	r2, [r7, #7]
 8014a92:	4906      	ldr	r1, [pc, #24]	@ (8014aac <disk_initialize+0x48>)
 8014a94:	440a      	add	r2, r1
 8014a96:	7a12      	ldrb	r2, [r2, #8]
 8014a98:	4610      	mov	r0, r2
 8014a9a:	4798      	blx	r3
 8014a9c:	4603      	mov	r3, r0
 8014a9e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	3710      	adds	r7, #16
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	bd80      	pop	{r7, pc}
 8014aaa:	bf00      	nop
 8014aac:	20002bbc 	.word	0x20002bbc

08014ab0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014ab0:	b590      	push	{r4, r7, lr}
 8014ab2:	b087      	sub	sp, #28
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	60b9      	str	r1, [r7, #8]
 8014ab8:	607a      	str	r2, [r7, #4]
 8014aba:	603b      	str	r3, [r7, #0]
 8014abc:	4603      	mov	r3, r0
 8014abe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014ac0:	7bfb      	ldrb	r3, [r7, #15]
 8014ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8014aec <disk_read+0x3c>)
 8014ac4:	009b      	lsls	r3, r3, #2
 8014ac6:	4413      	add	r3, r2
 8014ac8:	685b      	ldr	r3, [r3, #4]
 8014aca:	689c      	ldr	r4, [r3, #8]
 8014acc:	7bfb      	ldrb	r3, [r7, #15]
 8014ace:	4a07      	ldr	r2, [pc, #28]	@ (8014aec <disk_read+0x3c>)
 8014ad0:	4413      	add	r3, r2
 8014ad2:	7a18      	ldrb	r0, [r3, #8]
 8014ad4:	683b      	ldr	r3, [r7, #0]
 8014ad6:	687a      	ldr	r2, [r7, #4]
 8014ad8:	68b9      	ldr	r1, [r7, #8]
 8014ada:	47a0      	blx	r4
 8014adc:	4603      	mov	r3, r0
 8014ade:	75fb      	strb	r3, [r7, #23]
  return res;
 8014ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	371c      	adds	r7, #28
 8014ae6:	46bd      	mov	sp, r7
 8014ae8:	bd90      	pop	{r4, r7, pc}
 8014aea:	bf00      	nop
 8014aec:	20002bbc 	.word	0x20002bbc

08014af0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014af0:	b590      	push	{r4, r7, lr}
 8014af2:	b087      	sub	sp, #28
 8014af4:	af00      	add	r7, sp, #0
 8014af6:	60b9      	str	r1, [r7, #8]
 8014af8:	607a      	str	r2, [r7, #4]
 8014afa:	603b      	str	r3, [r7, #0]
 8014afc:	4603      	mov	r3, r0
 8014afe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014b00:	7bfb      	ldrb	r3, [r7, #15]
 8014b02:	4a0a      	ldr	r2, [pc, #40]	@ (8014b2c <disk_write+0x3c>)
 8014b04:	009b      	lsls	r3, r3, #2
 8014b06:	4413      	add	r3, r2
 8014b08:	685b      	ldr	r3, [r3, #4]
 8014b0a:	68dc      	ldr	r4, [r3, #12]
 8014b0c:	7bfb      	ldrb	r3, [r7, #15]
 8014b0e:	4a07      	ldr	r2, [pc, #28]	@ (8014b2c <disk_write+0x3c>)
 8014b10:	4413      	add	r3, r2
 8014b12:	7a18      	ldrb	r0, [r3, #8]
 8014b14:	683b      	ldr	r3, [r7, #0]
 8014b16:	687a      	ldr	r2, [r7, #4]
 8014b18:	68b9      	ldr	r1, [r7, #8]
 8014b1a:	47a0      	blx	r4
 8014b1c:	4603      	mov	r3, r0
 8014b1e:	75fb      	strb	r3, [r7, #23]
  return res;
 8014b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b22:	4618      	mov	r0, r3
 8014b24:	371c      	adds	r7, #28
 8014b26:	46bd      	mov	sp, r7
 8014b28:	bd90      	pop	{r4, r7, pc}
 8014b2a:	bf00      	nop
 8014b2c:	20002bbc 	.word	0x20002bbc

08014b30 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b084      	sub	sp, #16
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	4603      	mov	r3, r0
 8014b38:	603a      	str	r2, [r7, #0]
 8014b3a:	71fb      	strb	r3, [r7, #7]
 8014b3c:	460b      	mov	r3, r1
 8014b3e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014b40:	79fb      	ldrb	r3, [r7, #7]
 8014b42:	4a09      	ldr	r2, [pc, #36]	@ (8014b68 <disk_ioctl+0x38>)
 8014b44:	009b      	lsls	r3, r3, #2
 8014b46:	4413      	add	r3, r2
 8014b48:	685b      	ldr	r3, [r3, #4]
 8014b4a:	691b      	ldr	r3, [r3, #16]
 8014b4c:	79fa      	ldrb	r2, [r7, #7]
 8014b4e:	4906      	ldr	r1, [pc, #24]	@ (8014b68 <disk_ioctl+0x38>)
 8014b50:	440a      	add	r2, r1
 8014b52:	7a10      	ldrb	r0, [r2, #8]
 8014b54:	79b9      	ldrb	r1, [r7, #6]
 8014b56:	683a      	ldr	r2, [r7, #0]
 8014b58:	4798      	blx	r3
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	73fb      	strb	r3, [r7, #15]
  return res;
 8014b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b60:	4618      	mov	r0, r3
 8014b62:	3710      	adds	r7, #16
 8014b64:	46bd      	mov	sp, r7
 8014b66:	bd80      	pop	{r7, pc}
 8014b68:	20002bbc 	.word	0x20002bbc

08014b6c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014b6c:	b480      	push	{r7}
 8014b6e:	b085      	sub	sp, #20
 8014b70:	af00      	add	r7, sp, #0
 8014b72:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	3301      	adds	r3, #1
 8014b78:	781b      	ldrb	r3, [r3, #0]
 8014b7a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014b7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014b80:	021b      	lsls	r3, r3, #8
 8014b82:	b21a      	sxth	r2, r3
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	781b      	ldrb	r3, [r3, #0]
 8014b88:	b21b      	sxth	r3, r3
 8014b8a:	4313      	orrs	r3, r2
 8014b8c:	b21b      	sxth	r3, r3
 8014b8e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014b90:	89fb      	ldrh	r3, [r7, #14]
}
 8014b92:	4618      	mov	r0, r3
 8014b94:	3714      	adds	r7, #20
 8014b96:	46bd      	mov	sp, r7
 8014b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9c:	4770      	bx	lr

08014b9e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014b9e:	b480      	push	{r7}
 8014ba0:	b085      	sub	sp, #20
 8014ba2:	af00      	add	r7, sp, #0
 8014ba4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	3303      	adds	r3, #3
 8014baa:	781b      	ldrb	r3, [r3, #0]
 8014bac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	021b      	lsls	r3, r3, #8
 8014bb2:	687a      	ldr	r2, [r7, #4]
 8014bb4:	3202      	adds	r2, #2
 8014bb6:	7812      	ldrb	r2, [r2, #0]
 8014bb8:	4313      	orrs	r3, r2
 8014bba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	021b      	lsls	r3, r3, #8
 8014bc0:	687a      	ldr	r2, [r7, #4]
 8014bc2:	3201      	adds	r2, #1
 8014bc4:	7812      	ldrb	r2, [r2, #0]
 8014bc6:	4313      	orrs	r3, r2
 8014bc8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	021b      	lsls	r3, r3, #8
 8014bce:	687a      	ldr	r2, [r7, #4]
 8014bd0:	7812      	ldrb	r2, [r2, #0]
 8014bd2:	4313      	orrs	r3, r2
 8014bd4:	60fb      	str	r3, [r7, #12]
	return rv;
 8014bd6:	68fb      	ldr	r3, [r7, #12]
}
 8014bd8:	4618      	mov	r0, r3
 8014bda:	3714      	adds	r7, #20
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014be2:	4770      	bx	lr

08014be4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014be4:	b480      	push	{r7}
 8014be6:	b083      	sub	sp, #12
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
 8014bec:	460b      	mov	r3, r1
 8014bee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	1c5a      	adds	r2, r3, #1
 8014bf4:	607a      	str	r2, [r7, #4]
 8014bf6:	887a      	ldrh	r2, [r7, #2]
 8014bf8:	b2d2      	uxtb	r2, r2
 8014bfa:	701a      	strb	r2, [r3, #0]
 8014bfc:	887b      	ldrh	r3, [r7, #2]
 8014bfe:	0a1b      	lsrs	r3, r3, #8
 8014c00:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	1c5a      	adds	r2, r3, #1
 8014c06:	607a      	str	r2, [r7, #4]
 8014c08:	887a      	ldrh	r2, [r7, #2]
 8014c0a:	b2d2      	uxtb	r2, r2
 8014c0c:	701a      	strb	r2, [r3, #0]
}
 8014c0e:	bf00      	nop
 8014c10:	370c      	adds	r7, #12
 8014c12:	46bd      	mov	sp, r7
 8014c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c18:	4770      	bx	lr

08014c1a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014c1a:	b480      	push	{r7}
 8014c1c:	b083      	sub	sp, #12
 8014c1e:	af00      	add	r7, sp, #0
 8014c20:	6078      	str	r0, [r7, #4]
 8014c22:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	1c5a      	adds	r2, r3, #1
 8014c28:	607a      	str	r2, [r7, #4]
 8014c2a:	683a      	ldr	r2, [r7, #0]
 8014c2c:	b2d2      	uxtb	r2, r2
 8014c2e:	701a      	strb	r2, [r3, #0]
 8014c30:	683b      	ldr	r3, [r7, #0]
 8014c32:	0a1b      	lsrs	r3, r3, #8
 8014c34:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	1c5a      	adds	r2, r3, #1
 8014c3a:	607a      	str	r2, [r7, #4]
 8014c3c:	683a      	ldr	r2, [r7, #0]
 8014c3e:	b2d2      	uxtb	r2, r2
 8014c40:	701a      	strb	r2, [r3, #0]
 8014c42:	683b      	ldr	r3, [r7, #0]
 8014c44:	0a1b      	lsrs	r3, r3, #8
 8014c46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	1c5a      	adds	r2, r3, #1
 8014c4c:	607a      	str	r2, [r7, #4]
 8014c4e:	683a      	ldr	r2, [r7, #0]
 8014c50:	b2d2      	uxtb	r2, r2
 8014c52:	701a      	strb	r2, [r3, #0]
 8014c54:	683b      	ldr	r3, [r7, #0]
 8014c56:	0a1b      	lsrs	r3, r3, #8
 8014c58:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	1c5a      	adds	r2, r3, #1
 8014c5e:	607a      	str	r2, [r7, #4]
 8014c60:	683a      	ldr	r2, [r7, #0]
 8014c62:	b2d2      	uxtb	r2, r2
 8014c64:	701a      	strb	r2, [r3, #0]
}
 8014c66:	bf00      	nop
 8014c68:	370c      	adds	r7, #12
 8014c6a:	46bd      	mov	sp, r7
 8014c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c70:	4770      	bx	lr

08014c72 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014c72:	b480      	push	{r7}
 8014c74:	b087      	sub	sp, #28
 8014c76:	af00      	add	r7, sp, #0
 8014c78:	60f8      	str	r0, [r7, #12]
 8014c7a:	60b9      	str	r1, [r7, #8]
 8014c7c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014c7e:	68fb      	ldr	r3, [r7, #12]
 8014c80:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d00d      	beq.n	8014ca8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014c8c:	693a      	ldr	r2, [r7, #16]
 8014c8e:	1c53      	adds	r3, r2, #1
 8014c90:	613b      	str	r3, [r7, #16]
 8014c92:	697b      	ldr	r3, [r7, #20]
 8014c94:	1c59      	adds	r1, r3, #1
 8014c96:	6179      	str	r1, [r7, #20]
 8014c98:	7812      	ldrb	r2, [r2, #0]
 8014c9a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	3b01      	subs	r3, #1
 8014ca0:	607b      	str	r3, [r7, #4]
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d1f1      	bne.n	8014c8c <mem_cpy+0x1a>
	}
}
 8014ca8:	bf00      	nop
 8014caa:	371c      	adds	r7, #28
 8014cac:	46bd      	mov	sp, r7
 8014cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cb2:	4770      	bx	lr

08014cb4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014cb4:	b480      	push	{r7}
 8014cb6:	b087      	sub	sp, #28
 8014cb8:	af00      	add	r7, sp, #0
 8014cba:	60f8      	str	r0, [r7, #12]
 8014cbc:	60b9      	str	r1, [r7, #8]
 8014cbe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014cc4:	697b      	ldr	r3, [r7, #20]
 8014cc6:	1c5a      	adds	r2, r3, #1
 8014cc8:	617a      	str	r2, [r7, #20]
 8014cca:	68ba      	ldr	r2, [r7, #8]
 8014ccc:	b2d2      	uxtb	r2, r2
 8014cce:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	3b01      	subs	r3, #1
 8014cd4:	607b      	str	r3, [r7, #4]
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d1f3      	bne.n	8014cc4 <mem_set+0x10>
}
 8014cdc:	bf00      	nop
 8014cde:	bf00      	nop
 8014ce0:	371c      	adds	r7, #28
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ce8:	4770      	bx	lr

08014cea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014cea:	b480      	push	{r7}
 8014cec:	b089      	sub	sp, #36	@ 0x24
 8014cee:	af00      	add	r7, sp, #0
 8014cf0:	60f8      	str	r0, [r7, #12]
 8014cf2:	60b9      	str	r1, [r7, #8]
 8014cf4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	61fb      	str	r3, [r7, #28]
 8014cfa:	68bb      	ldr	r3, [r7, #8]
 8014cfc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014cfe:	2300      	movs	r3, #0
 8014d00:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014d02:	69fb      	ldr	r3, [r7, #28]
 8014d04:	1c5a      	adds	r2, r3, #1
 8014d06:	61fa      	str	r2, [r7, #28]
 8014d08:	781b      	ldrb	r3, [r3, #0]
 8014d0a:	4619      	mov	r1, r3
 8014d0c:	69bb      	ldr	r3, [r7, #24]
 8014d0e:	1c5a      	adds	r2, r3, #1
 8014d10:	61ba      	str	r2, [r7, #24]
 8014d12:	781b      	ldrb	r3, [r3, #0]
 8014d14:	1acb      	subs	r3, r1, r3
 8014d16:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	3b01      	subs	r3, #1
 8014d1c:	607b      	str	r3, [r7, #4]
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d002      	beq.n	8014d2a <mem_cmp+0x40>
 8014d24:	697b      	ldr	r3, [r7, #20]
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d0eb      	beq.n	8014d02 <mem_cmp+0x18>

	return r;
 8014d2a:	697b      	ldr	r3, [r7, #20]
}
 8014d2c:	4618      	mov	r0, r3
 8014d2e:	3724      	adds	r7, #36	@ 0x24
 8014d30:	46bd      	mov	sp, r7
 8014d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d36:	4770      	bx	lr

08014d38 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014d38:	b480      	push	{r7}
 8014d3a:	b083      	sub	sp, #12
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]
 8014d40:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014d42:	e002      	b.n	8014d4a <chk_chr+0x12>
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	3301      	adds	r3, #1
 8014d48:	607b      	str	r3, [r7, #4]
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	781b      	ldrb	r3, [r3, #0]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d005      	beq.n	8014d5e <chk_chr+0x26>
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	781b      	ldrb	r3, [r3, #0]
 8014d56:	461a      	mov	r2, r3
 8014d58:	683b      	ldr	r3, [r7, #0]
 8014d5a:	4293      	cmp	r3, r2
 8014d5c:	d1f2      	bne.n	8014d44 <chk_chr+0xc>
	return *str;
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	781b      	ldrb	r3, [r3, #0]
}
 8014d62:	4618      	mov	r0, r3
 8014d64:	370c      	adds	r7, #12
 8014d66:	46bd      	mov	sp, r7
 8014d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d6c:	4770      	bx	lr
	...

08014d70 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014d70:	b480      	push	{r7}
 8014d72:	b085      	sub	sp, #20
 8014d74:	af00      	add	r7, sp, #0
 8014d76:	6078      	str	r0, [r7, #4]
 8014d78:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014d7a:	2300      	movs	r3, #0
 8014d7c:	60bb      	str	r3, [r7, #8]
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	60fb      	str	r3, [r7, #12]
 8014d82:	e029      	b.n	8014dd8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014d84:	4a27      	ldr	r2, [pc, #156]	@ (8014e24 <chk_lock+0xb4>)
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	011b      	lsls	r3, r3, #4
 8014d8a:	4413      	add	r3, r2
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d01d      	beq.n	8014dce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014d92:	4a24      	ldr	r2, [pc, #144]	@ (8014e24 <chk_lock+0xb4>)
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	011b      	lsls	r3, r3, #4
 8014d98:	4413      	add	r3, r2
 8014d9a:	681a      	ldr	r2, [r3, #0]
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	681b      	ldr	r3, [r3, #0]
 8014da0:	429a      	cmp	r2, r3
 8014da2:	d116      	bne.n	8014dd2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014da4:	4a1f      	ldr	r2, [pc, #124]	@ (8014e24 <chk_lock+0xb4>)
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	011b      	lsls	r3, r3, #4
 8014daa:	4413      	add	r3, r2
 8014dac:	3304      	adds	r3, #4
 8014dae:	681a      	ldr	r2, [r3, #0]
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d10c      	bne.n	8014dd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014db8:	4a1a      	ldr	r2, [pc, #104]	@ (8014e24 <chk_lock+0xb4>)
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	011b      	lsls	r3, r3, #4
 8014dbe:	4413      	add	r3, r2
 8014dc0:	3308      	adds	r3, #8
 8014dc2:	681a      	ldr	r2, [r3, #0]
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d102      	bne.n	8014dd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014dcc:	e007      	b.n	8014dde <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014dce:	2301      	movs	r3, #1
 8014dd0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	3301      	adds	r3, #1
 8014dd6:	60fb      	str	r3, [r7, #12]
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	2b01      	cmp	r3, #1
 8014ddc:	d9d2      	bls.n	8014d84 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	2b02      	cmp	r3, #2
 8014de2:	d109      	bne.n	8014df8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d102      	bne.n	8014df0 <chk_lock+0x80>
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	2b02      	cmp	r3, #2
 8014dee:	d101      	bne.n	8014df4 <chk_lock+0x84>
 8014df0:	2300      	movs	r3, #0
 8014df2:	e010      	b.n	8014e16 <chk_lock+0xa6>
 8014df4:	2312      	movs	r3, #18
 8014df6:	e00e      	b.n	8014e16 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014df8:	683b      	ldr	r3, [r7, #0]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d108      	bne.n	8014e10 <chk_lock+0xa0>
 8014dfe:	4a09      	ldr	r2, [pc, #36]	@ (8014e24 <chk_lock+0xb4>)
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	011b      	lsls	r3, r3, #4
 8014e04:	4413      	add	r3, r2
 8014e06:	330c      	adds	r3, #12
 8014e08:	881b      	ldrh	r3, [r3, #0]
 8014e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014e0e:	d101      	bne.n	8014e14 <chk_lock+0xa4>
 8014e10:	2310      	movs	r3, #16
 8014e12:	e000      	b.n	8014e16 <chk_lock+0xa6>
 8014e14:	2300      	movs	r3, #0
}
 8014e16:	4618      	mov	r0, r3
 8014e18:	3714      	adds	r7, #20
 8014e1a:	46bd      	mov	sp, r7
 8014e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e20:	4770      	bx	lr
 8014e22:	bf00      	nop
 8014e24:	2000299c 	.word	0x2000299c

08014e28 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014e28:	b480      	push	{r7}
 8014e2a:	b083      	sub	sp, #12
 8014e2c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014e2e:	2300      	movs	r3, #0
 8014e30:	607b      	str	r3, [r7, #4]
 8014e32:	e002      	b.n	8014e3a <enq_lock+0x12>
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	3301      	adds	r3, #1
 8014e38:	607b      	str	r3, [r7, #4]
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2b01      	cmp	r3, #1
 8014e3e:	d806      	bhi.n	8014e4e <enq_lock+0x26>
 8014e40:	4a09      	ldr	r2, [pc, #36]	@ (8014e68 <enq_lock+0x40>)
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	011b      	lsls	r3, r3, #4
 8014e46:	4413      	add	r3, r2
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d1f2      	bne.n	8014e34 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	2b02      	cmp	r3, #2
 8014e52:	bf14      	ite	ne
 8014e54:	2301      	movne	r3, #1
 8014e56:	2300      	moveq	r3, #0
 8014e58:	b2db      	uxtb	r3, r3
}
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	370c      	adds	r7, #12
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e64:	4770      	bx	lr
 8014e66:	bf00      	nop
 8014e68:	2000299c 	.word	0x2000299c

08014e6c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014e6c:	b480      	push	{r7}
 8014e6e:	b085      	sub	sp, #20
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
 8014e74:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014e76:	2300      	movs	r3, #0
 8014e78:	60fb      	str	r3, [r7, #12]
 8014e7a:	e01f      	b.n	8014ebc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014e7c:	4a41      	ldr	r2, [pc, #260]	@ (8014f84 <inc_lock+0x118>)
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	011b      	lsls	r3, r3, #4
 8014e82:	4413      	add	r3, r2
 8014e84:	681a      	ldr	r2, [r3, #0]
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	681b      	ldr	r3, [r3, #0]
 8014e8a:	429a      	cmp	r2, r3
 8014e8c:	d113      	bne.n	8014eb6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014e8e:	4a3d      	ldr	r2, [pc, #244]	@ (8014f84 <inc_lock+0x118>)
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	011b      	lsls	r3, r3, #4
 8014e94:	4413      	add	r3, r2
 8014e96:	3304      	adds	r3, #4
 8014e98:	681a      	ldr	r2, [r3, #0]
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d109      	bne.n	8014eb6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014ea2:	4a38      	ldr	r2, [pc, #224]	@ (8014f84 <inc_lock+0x118>)
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	011b      	lsls	r3, r3, #4
 8014ea8:	4413      	add	r3, r2
 8014eaa:	3308      	adds	r3, #8
 8014eac:	681a      	ldr	r2, [r3, #0]
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014eb2:	429a      	cmp	r2, r3
 8014eb4:	d006      	beq.n	8014ec4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	3301      	adds	r3, #1
 8014eba:	60fb      	str	r3, [r7, #12]
 8014ebc:	68fb      	ldr	r3, [r7, #12]
 8014ebe:	2b01      	cmp	r3, #1
 8014ec0:	d9dc      	bls.n	8014e7c <inc_lock+0x10>
 8014ec2:	e000      	b.n	8014ec6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014ec4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	2b02      	cmp	r3, #2
 8014eca:	d132      	bne.n	8014f32 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014ecc:	2300      	movs	r3, #0
 8014ece:	60fb      	str	r3, [r7, #12]
 8014ed0:	e002      	b.n	8014ed8 <inc_lock+0x6c>
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	3301      	adds	r3, #1
 8014ed6:	60fb      	str	r3, [r7, #12]
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	2b01      	cmp	r3, #1
 8014edc:	d806      	bhi.n	8014eec <inc_lock+0x80>
 8014ede:	4a29      	ldr	r2, [pc, #164]	@ (8014f84 <inc_lock+0x118>)
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	011b      	lsls	r3, r3, #4
 8014ee4:	4413      	add	r3, r2
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d1f2      	bne.n	8014ed2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	2b02      	cmp	r3, #2
 8014ef0:	d101      	bne.n	8014ef6 <inc_lock+0x8a>
 8014ef2:	2300      	movs	r3, #0
 8014ef4:	e040      	b.n	8014f78 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	681a      	ldr	r2, [r3, #0]
 8014efa:	4922      	ldr	r1, [pc, #136]	@ (8014f84 <inc_lock+0x118>)
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	011b      	lsls	r3, r3, #4
 8014f00:	440b      	add	r3, r1
 8014f02:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	689a      	ldr	r2, [r3, #8]
 8014f08:	491e      	ldr	r1, [pc, #120]	@ (8014f84 <inc_lock+0x118>)
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	011b      	lsls	r3, r3, #4
 8014f0e:	440b      	add	r3, r1
 8014f10:	3304      	adds	r3, #4
 8014f12:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	695a      	ldr	r2, [r3, #20]
 8014f18:	491a      	ldr	r1, [pc, #104]	@ (8014f84 <inc_lock+0x118>)
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	011b      	lsls	r3, r3, #4
 8014f1e:	440b      	add	r3, r1
 8014f20:	3308      	adds	r3, #8
 8014f22:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014f24:	4a17      	ldr	r2, [pc, #92]	@ (8014f84 <inc_lock+0x118>)
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	011b      	lsls	r3, r3, #4
 8014f2a:	4413      	add	r3, r2
 8014f2c:	330c      	adds	r3, #12
 8014f2e:	2200      	movs	r2, #0
 8014f30:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014f32:	683b      	ldr	r3, [r7, #0]
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d009      	beq.n	8014f4c <inc_lock+0xe0>
 8014f38:	4a12      	ldr	r2, [pc, #72]	@ (8014f84 <inc_lock+0x118>)
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	011b      	lsls	r3, r3, #4
 8014f3e:	4413      	add	r3, r2
 8014f40:	330c      	adds	r3, #12
 8014f42:	881b      	ldrh	r3, [r3, #0]
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d001      	beq.n	8014f4c <inc_lock+0xe0>
 8014f48:	2300      	movs	r3, #0
 8014f4a:	e015      	b.n	8014f78 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014f4c:	683b      	ldr	r3, [r7, #0]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d108      	bne.n	8014f64 <inc_lock+0xf8>
 8014f52:	4a0c      	ldr	r2, [pc, #48]	@ (8014f84 <inc_lock+0x118>)
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	011b      	lsls	r3, r3, #4
 8014f58:	4413      	add	r3, r2
 8014f5a:	330c      	adds	r3, #12
 8014f5c:	881b      	ldrh	r3, [r3, #0]
 8014f5e:	3301      	adds	r3, #1
 8014f60:	b29a      	uxth	r2, r3
 8014f62:	e001      	b.n	8014f68 <inc_lock+0xfc>
 8014f64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014f68:	4906      	ldr	r1, [pc, #24]	@ (8014f84 <inc_lock+0x118>)
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	011b      	lsls	r3, r3, #4
 8014f6e:	440b      	add	r3, r1
 8014f70:	330c      	adds	r3, #12
 8014f72:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	3301      	adds	r3, #1
}
 8014f78:	4618      	mov	r0, r3
 8014f7a:	3714      	adds	r7, #20
 8014f7c:	46bd      	mov	sp, r7
 8014f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f82:	4770      	bx	lr
 8014f84:	2000299c 	.word	0x2000299c

08014f88 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014f88:	b480      	push	{r7}
 8014f8a:	b085      	sub	sp, #20
 8014f8c:	af00      	add	r7, sp, #0
 8014f8e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	3b01      	subs	r3, #1
 8014f94:	607b      	str	r3, [r7, #4]
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	2b01      	cmp	r3, #1
 8014f9a:	d825      	bhi.n	8014fe8 <dec_lock+0x60>
		n = Files[i].ctr;
 8014f9c:	4a17      	ldr	r2, [pc, #92]	@ (8014ffc <dec_lock+0x74>)
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	011b      	lsls	r3, r3, #4
 8014fa2:	4413      	add	r3, r2
 8014fa4:	330c      	adds	r3, #12
 8014fa6:	881b      	ldrh	r3, [r3, #0]
 8014fa8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014faa:	89fb      	ldrh	r3, [r7, #14]
 8014fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014fb0:	d101      	bne.n	8014fb6 <dec_lock+0x2e>
 8014fb2:	2300      	movs	r3, #0
 8014fb4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8014fb6:	89fb      	ldrh	r3, [r7, #14]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d002      	beq.n	8014fc2 <dec_lock+0x3a>
 8014fbc:	89fb      	ldrh	r3, [r7, #14]
 8014fbe:	3b01      	subs	r3, #1
 8014fc0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8014ffc <dec_lock+0x74>)
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	011b      	lsls	r3, r3, #4
 8014fc8:	4413      	add	r3, r2
 8014fca:	330c      	adds	r3, #12
 8014fcc:	89fa      	ldrh	r2, [r7, #14]
 8014fce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014fd0:	89fb      	ldrh	r3, [r7, #14]
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d105      	bne.n	8014fe2 <dec_lock+0x5a>
 8014fd6:	4a09      	ldr	r2, [pc, #36]	@ (8014ffc <dec_lock+0x74>)
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	011b      	lsls	r3, r3, #4
 8014fdc:	4413      	add	r3, r2
 8014fde:	2200      	movs	r2, #0
 8014fe0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	737b      	strb	r3, [r7, #13]
 8014fe6:	e001      	b.n	8014fec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014fe8:	2302      	movs	r3, #2
 8014fea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014fec:	7b7b      	ldrb	r3, [r7, #13]
}
 8014fee:	4618      	mov	r0, r3
 8014ff0:	3714      	adds	r7, #20
 8014ff2:	46bd      	mov	sp, r7
 8014ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ff8:	4770      	bx	lr
 8014ffa:	bf00      	nop
 8014ffc:	2000299c 	.word	0x2000299c

08015000 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8015000:	b480      	push	{r7}
 8015002:	b085      	sub	sp, #20
 8015004:	af00      	add	r7, sp, #0
 8015006:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8015008:	2300      	movs	r3, #0
 801500a:	60fb      	str	r3, [r7, #12]
 801500c:	e010      	b.n	8015030 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801500e:	4a0d      	ldr	r2, [pc, #52]	@ (8015044 <clear_lock+0x44>)
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	011b      	lsls	r3, r3, #4
 8015014:	4413      	add	r3, r2
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	687a      	ldr	r2, [r7, #4]
 801501a:	429a      	cmp	r2, r3
 801501c:	d105      	bne.n	801502a <clear_lock+0x2a>
 801501e:	4a09      	ldr	r2, [pc, #36]	@ (8015044 <clear_lock+0x44>)
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	011b      	lsls	r3, r3, #4
 8015024:	4413      	add	r3, r2
 8015026:	2200      	movs	r2, #0
 8015028:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	3301      	adds	r3, #1
 801502e:	60fb      	str	r3, [r7, #12]
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	2b01      	cmp	r3, #1
 8015034:	d9eb      	bls.n	801500e <clear_lock+0xe>
	}
}
 8015036:	bf00      	nop
 8015038:	bf00      	nop
 801503a:	3714      	adds	r7, #20
 801503c:	46bd      	mov	sp, r7
 801503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015042:	4770      	bx	lr
 8015044:	2000299c 	.word	0x2000299c

08015048 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b086      	sub	sp, #24
 801504c:	af00      	add	r7, sp, #0
 801504e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015050:	2300      	movs	r3, #0
 8015052:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	78db      	ldrb	r3, [r3, #3]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d034      	beq.n	80150c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015060:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	7858      	ldrb	r0, [r3, #1]
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801506c:	2301      	movs	r3, #1
 801506e:	697a      	ldr	r2, [r7, #20]
 8015070:	f7ff fd3e 	bl	8014af0 <disk_write>
 8015074:	4603      	mov	r3, r0
 8015076:	2b00      	cmp	r3, #0
 8015078:	d002      	beq.n	8015080 <sync_window+0x38>
			res = FR_DISK_ERR;
 801507a:	2301      	movs	r3, #1
 801507c:	73fb      	strb	r3, [r7, #15]
 801507e:	e022      	b.n	80150c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	2200      	movs	r2, #0
 8015084:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801508a:	697a      	ldr	r2, [r7, #20]
 801508c:	1ad2      	subs	r2, r2, r3
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	69db      	ldr	r3, [r3, #28]
 8015092:	429a      	cmp	r2, r3
 8015094:	d217      	bcs.n	80150c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	789b      	ldrb	r3, [r3, #2]
 801509a:	613b      	str	r3, [r7, #16]
 801509c:	e010      	b.n	80150c0 <sync_window+0x78>
					wsect += fs->fsize;
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	69db      	ldr	r3, [r3, #28]
 80150a2:	697a      	ldr	r2, [r7, #20]
 80150a4:	4413      	add	r3, r2
 80150a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	7858      	ldrb	r0, [r3, #1]
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80150b2:	2301      	movs	r3, #1
 80150b4:	697a      	ldr	r2, [r7, #20]
 80150b6:	f7ff fd1b 	bl	8014af0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80150ba:	693b      	ldr	r3, [r7, #16]
 80150bc:	3b01      	subs	r3, #1
 80150be:	613b      	str	r3, [r7, #16]
 80150c0:	693b      	ldr	r3, [r7, #16]
 80150c2:	2b01      	cmp	r3, #1
 80150c4:	d8eb      	bhi.n	801509e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80150c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80150c8:	4618      	mov	r0, r3
 80150ca:	3718      	adds	r7, #24
 80150cc:	46bd      	mov	sp, r7
 80150ce:	bd80      	pop	{r7, pc}

080150d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80150d0:	b580      	push	{r7, lr}
 80150d2:	b084      	sub	sp, #16
 80150d4:	af00      	add	r7, sp, #0
 80150d6:	6078      	str	r0, [r7, #4]
 80150d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80150da:	2300      	movs	r3, #0
 80150dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80150e2:	683a      	ldr	r2, [r7, #0]
 80150e4:	429a      	cmp	r2, r3
 80150e6:	d01b      	beq.n	8015120 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80150e8:	6878      	ldr	r0, [r7, #4]
 80150ea:	f7ff ffad 	bl	8015048 <sync_window>
 80150ee:	4603      	mov	r3, r0
 80150f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80150f2:	7bfb      	ldrb	r3, [r7, #15]
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d113      	bne.n	8015120 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	7858      	ldrb	r0, [r3, #1]
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015102:	2301      	movs	r3, #1
 8015104:	683a      	ldr	r2, [r7, #0]
 8015106:	f7ff fcd3 	bl	8014ab0 <disk_read>
 801510a:	4603      	mov	r3, r0
 801510c:	2b00      	cmp	r3, #0
 801510e:	d004      	beq.n	801511a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8015110:	f04f 33ff 	mov.w	r3, #4294967295
 8015114:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8015116:	2301      	movs	r3, #1
 8015118:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	683a      	ldr	r2, [r7, #0]
 801511e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8015120:	7bfb      	ldrb	r3, [r7, #15]
}
 8015122:	4618      	mov	r0, r3
 8015124:	3710      	adds	r7, #16
 8015126:	46bd      	mov	sp, r7
 8015128:	bd80      	pop	{r7, pc}
	...

0801512c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801512c:	b580      	push	{r7, lr}
 801512e:	b084      	sub	sp, #16
 8015130:	af00      	add	r7, sp, #0
 8015132:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8015134:	6878      	ldr	r0, [r7, #4]
 8015136:	f7ff ff87 	bl	8015048 <sync_window>
 801513a:	4603      	mov	r3, r0
 801513c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801513e:	7bfb      	ldrb	r3, [r7, #15]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d158      	bne.n	80151f6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	781b      	ldrb	r3, [r3, #0]
 8015148:	2b03      	cmp	r3, #3
 801514a:	d148      	bne.n	80151de <sync_fs+0xb2>
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	791b      	ldrb	r3, [r3, #4]
 8015150:	2b01      	cmp	r3, #1
 8015152:	d144      	bne.n	80151de <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	3334      	adds	r3, #52	@ 0x34
 8015158:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801515c:	2100      	movs	r1, #0
 801515e:	4618      	mov	r0, r3
 8015160:	f7ff fda8 	bl	8014cb4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	3334      	adds	r3, #52	@ 0x34
 8015168:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801516c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8015170:	4618      	mov	r0, r3
 8015172:	f7ff fd37 	bl	8014be4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	3334      	adds	r3, #52	@ 0x34
 801517a:	4921      	ldr	r1, [pc, #132]	@ (8015200 <sync_fs+0xd4>)
 801517c:	4618      	mov	r0, r3
 801517e:	f7ff fd4c 	bl	8014c1a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	3334      	adds	r3, #52	@ 0x34
 8015186:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801518a:	491e      	ldr	r1, [pc, #120]	@ (8015204 <sync_fs+0xd8>)
 801518c:	4618      	mov	r0, r3
 801518e:	f7ff fd44 	bl	8014c1a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	3334      	adds	r3, #52	@ 0x34
 8015196:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	695b      	ldr	r3, [r3, #20]
 801519e:	4619      	mov	r1, r3
 80151a0:	4610      	mov	r0, r2
 80151a2:	f7ff fd3a 	bl	8014c1a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	3334      	adds	r3, #52	@ 0x34
 80151aa:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	691b      	ldr	r3, [r3, #16]
 80151b2:	4619      	mov	r1, r3
 80151b4:	4610      	mov	r0, r2
 80151b6:	f7ff fd30 	bl	8014c1a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	6a1b      	ldr	r3, [r3, #32]
 80151be:	1c5a      	adds	r2, r3, #1
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	7858      	ldrb	r0, [r3, #1]
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80151d2:	2301      	movs	r3, #1
 80151d4:	f7ff fc8c 	bl	8014af0 <disk_write>
			fs->fsi_flag = 0;
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	2200      	movs	r2, #0
 80151dc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	785b      	ldrb	r3, [r3, #1]
 80151e2:	2200      	movs	r2, #0
 80151e4:	2100      	movs	r1, #0
 80151e6:	4618      	mov	r0, r3
 80151e8:	f7ff fca2 	bl	8014b30 <disk_ioctl>
 80151ec:	4603      	mov	r3, r0
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	d001      	beq.n	80151f6 <sync_fs+0xca>
 80151f2:	2301      	movs	r3, #1
 80151f4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80151f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80151f8:	4618      	mov	r0, r3
 80151fa:	3710      	adds	r7, #16
 80151fc:	46bd      	mov	sp, r7
 80151fe:	bd80      	pop	{r7, pc}
 8015200:	41615252 	.word	0x41615252
 8015204:	61417272 	.word	0x61417272

08015208 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8015208:	b480      	push	{r7}
 801520a:	b083      	sub	sp, #12
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
 8015210:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8015212:	683b      	ldr	r3, [r7, #0]
 8015214:	3b02      	subs	r3, #2
 8015216:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	699b      	ldr	r3, [r3, #24]
 801521c:	3b02      	subs	r3, #2
 801521e:	683a      	ldr	r2, [r7, #0]
 8015220:	429a      	cmp	r2, r3
 8015222:	d301      	bcc.n	8015228 <clust2sect+0x20>
 8015224:	2300      	movs	r3, #0
 8015226:	e008      	b.n	801523a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	895b      	ldrh	r3, [r3, #10]
 801522c:	461a      	mov	r2, r3
 801522e:	683b      	ldr	r3, [r7, #0]
 8015230:	fb03 f202 	mul.w	r2, r3, r2
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015238:	4413      	add	r3, r2
}
 801523a:	4618      	mov	r0, r3
 801523c:	370c      	adds	r7, #12
 801523e:	46bd      	mov	sp, r7
 8015240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015244:	4770      	bx	lr

08015246 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8015246:	b580      	push	{r7, lr}
 8015248:	b086      	sub	sp, #24
 801524a:	af00      	add	r7, sp, #0
 801524c:	6078      	str	r0, [r7, #4]
 801524e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8015256:	683b      	ldr	r3, [r7, #0]
 8015258:	2b01      	cmp	r3, #1
 801525a:	d904      	bls.n	8015266 <get_fat+0x20>
 801525c:	693b      	ldr	r3, [r7, #16]
 801525e:	699b      	ldr	r3, [r3, #24]
 8015260:	683a      	ldr	r2, [r7, #0]
 8015262:	429a      	cmp	r2, r3
 8015264:	d302      	bcc.n	801526c <get_fat+0x26>
		val = 1;	/* Internal error */
 8015266:	2301      	movs	r3, #1
 8015268:	617b      	str	r3, [r7, #20]
 801526a:	e08e      	b.n	801538a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801526c:	f04f 33ff 	mov.w	r3, #4294967295
 8015270:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015272:	693b      	ldr	r3, [r7, #16]
 8015274:	781b      	ldrb	r3, [r3, #0]
 8015276:	2b03      	cmp	r3, #3
 8015278:	d061      	beq.n	801533e <get_fat+0xf8>
 801527a:	2b03      	cmp	r3, #3
 801527c:	dc7b      	bgt.n	8015376 <get_fat+0x130>
 801527e:	2b01      	cmp	r3, #1
 8015280:	d002      	beq.n	8015288 <get_fat+0x42>
 8015282:	2b02      	cmp	r3, #2
 8015284:	d041      	beq.n	801530a <get_fat+0xc4>
 8015286:	e076      	b.n	8015376 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8015288:	683b      	ldr	r3, [r7, #0]
 801528a:	60fb      	str	r3, [r7, #12]
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	085b      	lsrs	r3, r3, #1
 8015290:	68fa      	ldr	r2, [r7, #12]
 8015292:	4413      	add	r3, r2
 8015294:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015296:	693b      	ldr	r3, [r7, #16]
 8015298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	0a5b      	lsrs	r3, r3, #9
 801529e:	4413      	add	r3, r2
 80152a0:	4619      	mov	r1, r3
 80152a2:	6938      	ldr	r0, [r7, #16]
 80152a4:	f7ff ff14 	bl	80150d0 <move_window>
 80152a8:	4603      	mov	r3, r0
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d166      	bne.n	801537c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	1c5a      	adds	r2, r3, #1
 80152b2:	60fa      	str	r2, [r7, #12]
 80152b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80152b8:	693a      	ldr	r2, [r7, #16]
 80152ba:	4413      	add	r3, r2
 80152bc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80152c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80152c2:	693b      	ldr	r3, [r7, #16]
 80152c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80152c6:	68fb      	ldr	r3, [r7, #12]
 80152c8:	0a5b      	lsrs	r3, r3, #9
 80152ca:	4413      	add	r3, r2
 80152cc:	4619      	mov	r1, r3
 80152ce:	6938      	ldr	r0, [r7, #16]
 80152d0:	f7ff fefe 	bl	80150d0 <move_window>
 80152d4:	4603      	mov	r3, r0
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d152      	bne.n	8015380 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80152e0:	693a      	ldr	r2, [r7, #16]
 80152e2:	4413      	add	r3, r2
 80152e4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80152e8:	021b      	lsls	r3, r3, #8
 80152ea:	68ba      	ldr	r2, [r7, #8]
 80152ec:	4313      	orrs	r3, r2
 80152ee:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80152f0:	683b      	ldr	r3, [r7, #0]
 80152f2:	f003 0301 	and.w	r3, r3, #1
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	d002      	beq.n	8015300 <get_fat+0xba>
 80152fa:	68bb      	ldr	r3, [r7, #8]
 80152fc:	091b      	lsrs	r3, r3, #4
 80152fe:	e002      	b.n	8015306 <get_fat+0xc0>
 8015300:	68bb      	ldr	r3, [r7, #8]
 8015302:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015306:	617b      	str	r3, [r7, #20]
			break;
 8015308:	e03f      	b.n	801538a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801530a:	693b      	ldr	r3, [r7, #16]
 801530c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801530e:	683b      	ldr	r3, [r7, #0]
 8015310:	0a1b      	lsrs	r3, r3, #8
 8015312:	4413      	add	r3, r2
 8015314:	4619      	mov	r1, r3
 8015316:	6938      	ldr	r0, [r7, #16]
 8015318:	f7ff feda 	bl	80150d0 <move_window>
 801531c:	4603      	mov	r3, r0
 801531e:	2b00      	cmp	r3, #0
 8015320:	d130      	bne.n	8015384 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8015322:	693b      	ldr	r3, [r7, #16]
 8015324:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015328:	683b      	ldr	r3, [r7, #0]
 801532a:	005b      	lsls	r3, r3, #1
 801532c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015330:	4413      	add	r3, r2
 8015332:	4618      	mov	r0, r3
 8015334:	f7ff fc1a 	bl	8014b6c <ld_word>
 8015338:	4603      	mov	r3, r0
 801533a:	617b      	str	r3, [r7, #20]
			break;
 801533c:	e025      	b.n	801538a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801533e:	693b      	ldr	r3, [r7, #16]
 8015340:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015342:	683b      	ldr	r3, [r7, #0]
 8015344:	09db      	lsrs	r3, r3, #7
 8015346:	4413      	add	r3, r2
 8015348:	4619      	mov	r1, r3
 801534a:	6938      	ldr	r0, [r7, #16]
 801534c:	f7ff fec0 	bl	80150d0 <move_window>
 8015350:	4603      	mov	r3, r0
 8015352:	2b00      	cmp	r3, #0
 8015354:	d118      	bne.n	8015388 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015356:	693b      	ldr	r3, [r7, #16]
 8015358:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801535c:	683b      	ldr	r3, [r7, #0]
 801535e:	009b      	lsls	r3, r3, #2
 8015360:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015364:	4413      	add	r3, r2
 8015366:	4618      	mov	r0, r3
 8015368:	f7ff fc19 	bl	8014b9e <ld_dword>
 801536c:	4603      	mov	r3, r0
 801536e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8015372:	617b      	str	r3, [r7, #20]
			break;
 8015374:	e009      	b.n	801538a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8015376:	2301      	movs	r3, #1
 8015378:	617b      	str	r3, [r7, #20]
 801537a:	e006      	b.n	801538a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801537c:	bf00      	nop
 801537e:	e004      	b.n	801538a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015380:	bf00      	nop
 8015382:	e002      	b.n	801538a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015384:	bf00      	nop
 8015386:	e000      	b.n	801538a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015388:	bf00      	nop
		}
	}

	return val;
 801538a:	697b      	ldr	r3, [r7, #20]
}
 801538c:	4618      	mov	r0, r3
 801538e:	3718      	adds	r7, #24
 8015390:	46bd      	mov	sp, r7
 8015392:	bd80      	pop	{r7, pc}

08015394 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8015394:	b590      	push	{r4, r7, lr}
 8015396:	b089      	sub	sp, #36	@ 0x24
 8015398:	af00      	add	r7, sp, #0
 801539a:	60f8      	str	r0, [r7, #12]
 801539c:	60b9      	str	r1, [r7, #8]
 801539e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80153a0:	2302      	movs	r3, #2
 80153a2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80153a4:	68bb      	ldr	r3, [r7, #8]
 80153a6:	2b01      	cmp	r3, #1
 80153a8:	f240 80d9 	bls.w	801555e <put_fat+0x1ca>
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	699b      	ldr	r3, [r3, #24]
 80153b0:	68ba      	ldr	r2, [r7, #8]
 80153b2:	429a      	cmp	r2, r3
 80153b4:	f080 80d3 	bcs.w	801555e <put_fat+0x1ca>
		switch (fs->fs_type) {
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	781b      	ldrb	r3, [r3, #0]
 80153bc:	2b03      	cmp	r3, #3
 80153be:	f000 8096 	beq.w	80154ee <put_fat+0x15a>
 80153c2:	2b03      	cmp	r3, #3
 80153c4:	f300 80cb 	bgt.w	801555e <put_fat+0x1ca>
 80153c8:	2b01      	cmp	r3, #1
 80153ca:	d002      	beq.n	80153d2 <put_fat+0x3e>
 80153cc:	2b02      	cmp	r3, #2
 80153ce:	d06e      	beq.n	80154ae <put_fat+0x11a>
 80153d0:	e0c5      	b.n	801555e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80153d2:	68bb      	ldr	r3, [r7, #8]
 80153d4:	61bb      	str	r3, [r7, #24]
 80153d6:	69bb      	ldr	r3, [r7, #24]
 80153d8:	085b      	lsrs	r3, r3, #1
 80153da:	69ba      	ldr	r2, [r7, #24]
 80153dc:	4413      	add	r3, r2
 80153de:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80153e0:	68fb      	ldr	r3, [r7, #12]
 80153e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80153e4:	69bb      	ldr	r3, [r7, #24]
 80153e6:	0a5b      	lsrs	r3, r3, #9
 80153e8:	4413      	add	r3, r2
 80153ea:	4619      	mov	r1, r3
 80153ec:	68f8      	ldr	r0, [r7, #12]
 80153ee:	f7ff fe6f 	bl	80150d0 <move_window>
 80153f2:	4603      	mov	r3, r0
 80153f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80153f6:	7ffb      	ldrb	r3, [r7, #31]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	f040 80a9 	bne.w	8015550 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80153fe:	68fb      	ldr	r3, [r7, #12]
 8015400:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015404:	69bb      	ldr	r3, [r7, #24]
 8015406:	1c59      	adds	r1, r3, #1
 8015408:	61b9      	str	r1, [r7, #24]
 801540a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801540e:	4413      	add	r3, r2
 8015410:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8015412:	68bb      	ldr	r3, [r7, #8]
 8015414:	f003 0301 	and.w	r3, r3, #1
 8015418:	2b00      	cmp	r3, #0
 801541a:	d00d      	beq.n	8015438 <put_fat+0xa4>
 801541c:	697b      	ldr	r3, [r7, #20]
 801541e:	781b      	ldrb	r3, [r3, #0]
 8015420:	b25b      	sxtb	r3, r3
 8015422:	f003 030f 	and.w	r3, r3, #15
 8015426:	b25a      	sxtb	r2, r3
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	b25b      	sxtb	r3, r3
 801542c:	011b      	lsls	r3, r3, #4
 801542e:	b25b      	sxtb	r3, r3
 8015430:	4313      	orrs	r3, r2
 8015432:	b25b      	sxtb	r3, r3
 8015434:	b2db      	uxtb	r3, r3
 8015436:	e001      	b.n	801543c <put_fat+0xa8>
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	b2db      	uxtb	r3, r3
 801543c:	697a      	ldr	r2, [r7, #20]
 801543e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	2201      	movs	r2, #1
 8015444:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801544a:	69bb      	ldr	r3, [r7, #24]
 801544c:	0a5b      	lsrs	r3, r3, #9
 801544e:	4413      	add	r3, r2
 8015450:	4619      	mov	r1, r3
 8015452:	68f8      	ldr	r0, [r7, #12]
 8015454:	f7ff fe3c 	bl	80150d0 <move_window>
 8015458:	4603      	mov	r3, r0
 801545a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801545c:	7ffb      	ldrb	r3, [r7, #31]
 801545e:	2b00      	cmp	r3, #0
 8015460:	d178      	bne.n	8015554 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8015462:	68fb      	ldr	r3, [r7, #12]
 8015464:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015468:	69bb      	ldr	r3, [r7, #24]
 801546a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801546e:	4413      	add	r3, r2
 8015470:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015472:	68bb      	ldr	r3, [r7, #8]
 8015474:	f003 0301 	and.w	r3, r3, #1
 8015478:	2b00      	cmp	r3, #0
 801547a:	d003      	beq.n	8015484 <put_fat+0xf0>
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	091b      	lsrs	r3, r3, #4
 8015480:	b2db      	uxtb	r3, r3
 8015482:	e00e      	b.n	80154a2 <put_fat+0x10e>
 8015484:	697b      	ldr	r3, [r7, #20]
 8015486:	781b      	ldrb	r3, [r3, #0]
 8015488:	b25b      	sxtb	r3, r3
 801548a:	f023 030f 	bic.w	r3, r3, #15
 801548e:	b25a      	sxtb	r2, r3
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	0a1b      	lsrs	r3, r3, #8
 8015494:	b25b      	sxtb	r3, r3
 8015496:	f003 030f 	and.w	r3, r3, #15
 801549a:	b25b      	sxtb	r3, r3
 801549c:	4313      	orrs	r3, r2
 801549e:	b25b      	sxtb	r3, r3
 80154a0:	b2db      	uxtb	r3, r3
 80154a2:	697a      	ldr	r2, [r7, #20]
 80154a4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	2201      	movs	r2, #1
 80154aa:	70da      	strb	r2, [r3, #3]
			break;
 80154ac:	e057      	b.n	801555e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	0a1b      	lsrs	r3, r3, #8
 80154b6:	4413      	add	r3, r2
 80154b8:	4619      	mov	r1, r3
 80154ba:	68f8      	ldr	r0, [r7, #12]
 80154bc:	f7ff fe08 	bl	80150d0 <move_window>
 80154c0:	4603      	mov	r3, r0
 80154c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80154c4:	7ffb      	ldrb	r3, [r7, #31]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d146      	bne.n	8015558 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80154d0:	68bb      	ldr	r3, [r7, #8]
 80154d2:	005b      	lsls	r3, r3, #1
 80154d4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80154d8:	4413      	add	r3, r2
 80154da:	687a      	ldr	r2, [r7, #4]
 80154dc:	b292      	uxth	r2, r2
 80154de:	4611      	mov	r1, r2
 80154e0:	4618      	mov	r0, r3
 80154e2:	f7ff fb7f 	bl	8014be4 <st_word>
			fs->wflag = 1;
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	2201      	movs	r2, #1
 80154ea:	70da      	strb	r2, [r3, #3]
			break;
 80154ec:	e037      	b.n	801555e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	09db      	lsrs	r3, r3, #7
 80154f6:	4413      	add	r3, r2
 80154f8:	4619      	mov	r1, r3
 80154fa:	68f8      	ldr	r0, [r7, #12]
 80154fc:	f7ff fde8 	bl	80150d0 <move_window>
 8015500:	4603      	mov	r3, r0
 8015502:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015504:	7ffb      	ldrb	r3, [r7, #31]
 8015506:	2b00      	cmp	r3, #0
 8015508:	d128      	bne.n	801555c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015516:	68bb      	ldr	r3, [r7, #8]
 8015518:	009b      	lsls	r3, r3, #2
 801551a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801551e:	4413      	add	r3, r2
 8015520:	4618      	mov	r0, r3
 8015522:	f7ff fb3c 	bl	8014b9e <ld_dword>
 8015526:	4603      	mov	r3, r0
 8015528:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801552c:	4323      	orrs	r3, r4
 801552e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8015530:	68fb      	ldr	r3, [r7, #12]
 8015532:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015536:	68bb      	ldr	r3, [r7, #8]
 8015538:	009b      	lsls	r3, r3, #2
 801553a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801553e:	4413      	add	r3, r2
 8015540:	6879      	ldr	r1, [r7, #4]
 8015542:	4618      	mov	r0, r3
 8015544:	f7ff fb69 	bl	8014c1a <st_dword>
			fs->wflag = 1;
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	2201      	movs	r2, #1
 801554c:	70da      	strb	r2, [r3, #3]
			break;
 801554e:	e006      	b.n	801555e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015550:	bf00      	nop
 8015552:	e004      	b.n	801555e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015554:	bf00      	nop
 8015556:	e002      	b.n	801555e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015558:	bf00      	nop
 801555a:	e000      	b.n	801555e <put_fat+0x1ca>
			if (res != FR_OK) break;
 801555c:	bf00      	nop
		}
	}
	return res;
 801555e:	7ffb      	ldrb	r3, [r7, #31]
}
 8015560:	4618      	mov	r0, r3
 8015562:	3724      	adds	r7, #36	@ 0x24
 8015564:	46bd      	mov	sp, r7
 8015566:	bd90      	pop	{r4, r7, pc}

08015568 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8015568:	b580      	push	{r7, lr}
 801556a:	b088      	sub	sp, #32
 801556c:	af00      	add	r7, sp, #0
 801556e:	60f8      	str	r0, [r7, #12]
 8015570:	60b9      	str	r1, [r7, #8]
 8015572:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015574:	2300      	movs	r3, #0
 8015576:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8015578:	68fb      	ldr	r3, [r7, #12]
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801557e:	68bb      	ldr	r3, [r7, #8]
 8015580:	2b01      	cmp	r3, #1
 8015582:	d904      	bls.n	801558e <remove_chain+0x26>
 8015584:	69bb      	ldr	r3, [r7, #24]
 8015586:	699b      	ldr	r3, [r3, #24]
 8015588:	68ba      	ldr	r2, [r7, #8]
 801558a:	429a      	cmp	r2, r3
 801558c:	d301      	bcc.n	8015592 <remove_chain+0x2a>
 801558e:	2302      	movs	r3, #2
 8015590:	e04b      	b.n	801562a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	2b00      	cmp	r3, #0
 8015596:	d00c      	beq.n	80155b2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8015598:	f04f 32ff 	mov.w	r2, #4294967295
 801559c:	6879      	ldr	r1, [r7, #4]
 801559e:	69b8      	ldr	r0, [r7, #24]
 80155a0:	f7ff fef8 	bl	8015394 <put_fat>
 80155a4:	4603      	mov	r3, r0
 80155a6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80155a8:	7ffb      	ldrb	r3, [r7, #31]
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d001      	beq.n	80155b2 <remove_chain+0x4a>
 80155ae:	7ffb      	ldrb	r3, [r7, #31]
 80155b0:	e03b      	b.n	801562a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80155b2:	68b9      	ldr	r1, [r7, #8]
 80155b4:	68f8      	ldr	r0, [r7, #12]
 80155b6:	f7ff fe46 	bl	8015246 <get_fat>
 80155ba:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80155bc:	697b      	ldr	r3, [r7, #20]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d031      	beq.n	8015626 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80155c2:	697b      	ldr	r3, [r7, #20]
 80155c4:	2b01      	cmp	r3, #1
 80155c6:	d101      	bne.n	80155cc <remove_chain+0x64>
 80155c8:	2302      	movs	r3, #2
 80155ca:	e02e      	b.n	801562a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80155cc:	697b      	ldr	r3, [r7, #20]
 80155ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155d2:	d101      	bne.n	80155d8 <remove_chain+0x70>
 80155d4:	2301      	movs	r3, #1
 80155d6:	e028      	b.n	801562a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80155d8:	2200      	movs	r2, #0
 80155da:	68b9      	ldr	r1, [r7, #8]
 80155dc:	69b8      	ldr	r0, [r7, #24]
 80155de:	f7ff fed9 	bl	8015394 <put_fat>
 80155e2:	4603      	mov	r3, r0
 80155e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80155e6:	7ffb      	ldrb	r3, [r7, #31]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	d001      	beq.n	80155f0 <remove_chain+0x88>
 80155ec:	7ffb      	ldrb	r3, [r7, #31]
 80155ee:	e01c      	b.n	801562a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80155f0:	69bb      	ldr	r3, [r7, #24]
 80155f2:	695a      	ldr	r2, [r3, #20]
 80155f4:	69bb      	ldr	r3, [r7, #24]
 80155f6:	699b      	ldr	r3, [r3, #24]
 80155f8:	3b02      	subs	r3, #2
 80155fa:	429a      	cmp	r2, r3
 80155fc:	d20b      	bcs.n	8015616 <remove_chain+0xae>
			fs->free_clst++;
 80155fe:	69bb      	ldr	r3, [r7, #24]
 8015600:	695b      	ldr	r3, [r3, #20]
 8015602:	1c5a      	adds	r2, r3, #1
 8015604:	69bb      	ldr	r3, [r7, #24]
 8015606:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8015608:	69bb      	ldr	r3, [r7, #24]
 801560a:	791b      	ldrb	r3, [r3, #4]
 801560c:	f043 0301 	orr.w	r3, r3, #1
 8015610:	b2da      	uxtb	r2, r3
 8015612:	69bb      	ldr	r3, [r7, #24]
 8015614:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015616:	697b      	ldr	r3, [r7, #20]
 8015618:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801561a:	69bb      	ldr	r3, [r7, #24]
 801561c:	699b      	ldr	r3, [r3, #24]
 801561e:	68ba      	ldr	r2, [r7, #8]
 8015620:	429a      	cmp	r2, r3
 8015622:	d3c6      	bcc.n	80155b2 <remove_chain+0x4a>
 8015624:	e000      	b.n	8015628 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015626:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015628:	2300      	movs	r3, #0
}
 801562a:	4618      	mov	r0, r3
 801562c:	3720      	adds	r7, #32
 801562e:	46bd      	mov	sp, r7
 8015630:	bd80      	pop	{r7, pc}

08015632 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8015632:	b580      	push	{r7, lr}
 8015634:	b088      	sub	sp, #32
 8015636:	af00      	add	r7, sp, #0
 8015638:	6078      	str	r0, [r7, #4]
 801563a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8015642:	683b      	ldr	r3, [r7, #0]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d10d      	bne.n	8015664 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8015648:	693b      	ldr	r3, [r7, #16]
 801564a:	691b      	ldr	r3, [r3, #16]
 801564c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801564e:	69bb      	ldr	r3, [r7, #24]
 8015650:	2b00      	cmp	r3, #0
 8015652:	d004      	beq.n	801565e <create_chain+0x2c>
 8015654:	693b      	ldr	r3, [r7, #16]
 8015656:	699b      	ldr	r3, [r3, #24]
 8015658:	69ba      	ldr	r2, [r7, #24]
 801565a:	429a      	cmp	r2, r3
 801565c:	d31b      	bcc.n	8015696 <create_chain+0x64>
 801565e:	2301      	movs	r3, #1
 8015660:	61bb      	str	r3, [r7, #24]
 8015662:	e018      	b.n	8015696 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8015664:	6839      	ldr	r1, [r7, #0]
 8015666:	6878      	ldr	r0, [r7, #4]
 8015668:	f7ff fded 	bl	8015246 <get_fat>
 801566c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	2b01      	cmp	r3, #1
 8015672:	d801      	bhi.n	8015678 <create_chain+0x46>
 8015674:	2301      	movs	r3, #1
 8015676:	e070      	b.n	801575a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8015678:	68fb      	ldr	r3, [r7, #12]
 801567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801567e:	d101      	bne.n	8015684 <create_chain+0x52>
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	e06a      	b.n	801575a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8015684:	693b      	ldr	r3, [r7, #16]
 8015686:	699b      	ldr	r3, [r3, #24]
 8015688:	68fa      	ldr	r2, [r7, #12]
 801568a:	429a      	cmp	r2, r3
 801568c:	d201      	bcs.n	8015692 <create_chain+0x60>
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	e063      	b.n	801575a <create_chain+0x128>
		scl = clst;
 8015692:	683b      	ldr	r3, [r7, #0]
 8015694:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8015696:	69bb      	ldr	r3, [r7, #24]
 8015698:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801569a:	69fb      	ldr	r3, [r7, #28]
 801569c:	3301      	adds	r3, #1
 801569e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80156a0:	693b      	ldr	r3, [r7, #16]
 80156a2:	699b      	ldr	r3, [r3, #24]
 80156a4:	69fa      	ldr	r2, [r7, #28]
 80156a6:	429a      	cmp	r2, r3
 80156a8:	d307      	bcc.n	80156ba <create_chain+0x88>
				ncl = 2;
 80156aa:	2302      	movs	r3, #2
 80156ac:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80156ae:	69fa      	ldr	r2, [r7, #28]
 80156b0:	69bb      	ldr	r3, [r7, #24]
 80156b2:	429a      	cmp	r2, r3
 80156b4:	d901      	bls.n	80156ba <create_chain+0x88>
 80156b6:	2300      	movs	r3, #0
 80156b8:	e04f      	b.n	801575a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80156ba:	69f9      	ldr	r1, [r7, #28]
 80156bc:	6878      	ldr	r0, [r7, #4]
 80156be:	f7ff fdc2 	bl	8015246 <get_fat>
 80156c2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80156c4:	68fb      	ldr	r3, [r7, #12]
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d00e      	beq.n	80156e8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	2b01      	cmp	r3, #1
 80156ce:	d003      	beq.n	80156d8 <create_chain+0xa6>
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156d6:	d101      	bne.n	80156dc <create_chain+0xaa>
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	e03e      	b.n	801575a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80156dc:	69fa      	ldr	r2, [r7, #28]
 80156de:	69bb      	ldr	r3, [r7, #24]
 80156e0:	429a      	cmp	r2, r3
 80156e2:	d1da      	bne.n	801569a <create_chain+0x68>
 80156e4:	2300      	movs	r3, #0
 80156e6:	e038      	b.n	801575a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80156e8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80156ea:	f04f 32ff 	mov.w	r2, #4294967295
 80156ee:	69f9      	ldr	r1, [r7, #28]
 80156f0:	6938      	ldr	r0, [r7, #16]
 80156f2:	f7ff fe4f 	bl	8015394 <put_fat>
 80156f6:	4603      	mov	r3, r0
 80156f8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80156fa:	7dfb      	ldrb	r3, [r7, #23]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d109      	bne.n	8015714 <create_chain+0xe2>
 8015700:	683b      	ldr	r3, [r7, #0]
 8015702:	2b00      	cmp	r3, #0
 8015704:	d006      	beq.n	8015714 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8015706:	69fa      	ldr	r2, [r7, #28]
 8015708:	6839      	ldr	r1, [r7, #0]
 801570a:	6938      	ldr	r0, [r7, #16]
 801570c:	f7ff fe42 	bl	8015394 <put_fat>
 8015710:	4603      	mov	r3, r0
 8015712:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8015714:	7dfb      	ldrb	r3, [r7, #23]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d116      	bne.n	8015748 <create_chain+0x116>
		fs->last_clst = ncl;
 801571a:	693b      	ldr	r3, [r7, #16]
 801571c:	69fa      	ldr	r2, [r7, #28]
 801571e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8015720:	693b      	ldr	r3, [r7, #16]
 8015722:	695a      	ldr	r2, [r3, #20]
 8015724:	693b      	ldr	r3, [r7, #16]
 8015726:	699b      	ldr	r3, [r3, #24]
 8015728:	3b02      	subs	r3, #2
 801572a:	429a      	cmp	r2, r3
 801572c:	d804      	bhi.n	8015738 <create_chain+0x106>
 801572e:	693b      	ldr	r3, [r7, #16]
 8015730:	695b      	ldr	r3, [r3, #20]
 8015732:	1e5a      	subs	r2, r3, #1
 8015734:	693b      	ldr	r3, [r7, #16]
 8015736:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8015738:	693b      	ldr	r3, [r7, #16]
 801573a:	791b      	ldrb	r3, [r3, #4]
 801573c:	f043 0301 	orr.w	r3, r3, #1
 8015740:	b2da      	uxtb	r2, r3
 8015742:	693b      	ldr	r3, [r7, #16]
 8015744:	711a      	strb	r2, [r3, #4]
 8015746:	e007      	b.n	8015758 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8015748:	7dfb      	ldrb	r3, [r7, #23]
 801574a:	2b01      	cmp	r3, #1
 801574c:	d102      	bne.n	8015754 <create_chain+0x122>
 801574e:	f04f 33ff 	mov.w	r3, #4294967295
 8015752:	e000      	b.n	8015756 <create_chain+0x124>
 8015754:	2301      	movs	r3, #1
 8015756:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8015758:	69fb      	ldr	r3, [r7, #28]
}
 801575a:	4618      	mov	r0, r3
 801575c:	3720      	adds	r7, #32
 801575e:	46bd      	mov	sp, r7
 8015760:	bd80      	pop	{r7, pc}

08015762 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8015762:	b480      	push	{r7}
 8015764:	b087      	sub	sp, #28
 8015766:	af00      	add	r7, sp, #0
 8015768:	6078      	str	r0, [r7, #4]
 801576a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8015772:	687b      	ldr	r3, [r7, #4]
 8015774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015776:	3304      	adds	r3, #4
 8015778:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801577a:	683b      	ldr	r3, [r7, #0]
 801577c:	0a5b      	lsrs	r3, r3, #9
 801577e:	68fa      	ldr	r2, [r7, #12]
 8015780:	8952      	ldrh	r2, [r2, #10]
 8015782:	fbb3 f3f2 	udiv	r3, r3, r2
 8015786:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015788:	693b      	ldr	r3, [r7, #16]
 801578a:	1d1a      	adds	r2, r3, #4
 801578c:	613a      	str	r2, [r7, #16]
 801578e:	681b      	ldr	r3, [r3, #0]
 8015790:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8015792:	68bb      	ldr	r3, [r7, #8]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d101      	bne.n	801579c <clmt_clust+0x3a>
 8015798:	2300      	movs	r3, #0
 801579a:	e010      	b.n	80157be <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801579c:	697a      	ldr	r2, [r7, #20]
 801579e:	68bb      	ldr	r3, [r7, #8]
 80157a0:	429a      	cmp	r2, r3
 80157a2:	d307      	bcc.n	80157b4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80157a4:	697a      	ldr	r2, [r7, #20]
 80157a6:	68bb      	ldr	r3, [r7, #8]
 80157a8:	1ad3      	subs	r3, r2, r3
 80157aa:	617b      	str	r3, [r7, #20]
 80157ac:	693b      	ldr	r3, [r7, #16]
 80157ae:	3304      	adds	r3, #4
 80157b0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80157b2:	e7e9      	b.n	8015788 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80157b4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80157b6:	693b      	ldr	r3, [r7, #16]
 80157b8:	681a      	ldr	r2, [r3, #0]
 80157ba:	697b      	ldr	r3, [r7, #20]
 80157bc:	4413      	add	r3, r2
}
 80157be:	4618      	mov	r0, r3
 80157c0:	371c      	adds	r7, #28
 80157c2:	46bd      	mov	sp, r7
 80157c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157c8:	4770      	bx	lr

080157ca <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80157ca:	b580      	push	{r7, lr}
 80157cc:	b086      	sub	sp, #24
 80157ce:	af00      	add	r7, sp, #0
 80157d0:	6078      	str	r0, [r7, #4]
 80157d2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80157d4:	687b      	ldr	r3, [r7, #4]
 80157d6:	681b      	ldr	r3, [r3, #0]
 80157d8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80157da:	683b      	ldr	r3, [r7, #0]
 80157dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80157e0:	d204      	bcs.n	80157ec <dir_sdi+0x22>
 80157e2:	683b      	ldr	r3, [r7, #0]
 80157e4:	f003 031f 	and.w	r3, r3, #31
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d001      	beq.n	80157f0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80157ec:	2302      	movs	r3, #2
 80157ee:	e063      	b.n	80158b8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	683a      	ldr	r2, [r7, #0]
 80157f4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	689b      	ldr	r3, [r3, #8]
 80157fa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80157fc:	697b      	ldr	r3, [r7, #20]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d106      	bne.n	8015810 <dir_sdi+0x46>
 8015802:	693b      	ldr	r3, [r7, #16]
 8015804:	781b      	ldrb	r3, [r3, #0]
 8015806:	2b02      	cmp	r3, #2
 8015808:	d902      	bls.n	8015810 <dir_sdi+0x46>
		clst = fs->dirbase;
 801580a:	693b      	ldr	r3, [r7, #16]
 801580c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801580e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8015810:	697b      	ldr	r3, [r7, #20]
 8015812:	2b00      	cmp	r3, #0
 8015814:	d10c      	bne.n	8015830 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8015816:	683b      	ldr	r3, [r7, #0]
 8015818:	095b      	lsrs	r3, r3, #5
 801581a:	693a      	ldr	r2, [r7, #16]
 801581c:	8912      	ldrh	r2, [r2, #8]
 801581e:	4293      	cmp	r3, r2
 8015820:	d301      	bcc.n	8015826 <dir_sdi+0x5c>
 8015822:	2302      	movs	r3, #2
 8015824:	e048      	b.n	80158b8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8015826:	693b      	ldr	r3, [r7, #16]
 8015828:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	61da      	str	r2, [r3, #28]
 801582e:	e029      	b.n	8015884 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8015830:	693b      	ldr	r3, [r7, #16]
 8015832:	895b      	ldrh	r3, [r3, #10]
 8015834:	025b      	lsls	r3, r3, #9
 8015836:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8015838:	e019      	b.n	801586e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	6979      	ldr	r1, [r7, #20]
 801583e:	4618      	mov	r0, r3
 8015840:	f7ff fd01 	bl	8015246 <get_fat>
 8015844:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	f1b3 3fff 	cmp.w	r3, #4294967295
 801584c:	d101      	bne.n	8015852 <dir_sdi+0x88>
 801584e:	2301      	movs	r3, #1
 8015850:	e032      	b.n	80158b8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8015852:	697b      	ldr	r3, [r7, #20]
 8015854:	2b01      	cmp	r3, #1
 8015856:	d904      	bls.n	8015862 <dir_sdi+0x98>
 8015858:	693b      	ldr	r3, [r7, #16]
 801585a:	699b      	ldr	r3, [r3, #24]
 801585c:	697a      	ldr	r2, [r7, #20]
 801585e:	429a      	cmp	r2, r3
 8015860:	d301      	bcc.n	8015866 <dir_sdi+0x9c>
 8015862:	2302      	movs	r3, #2
 8015864:	e028      	b.n	80158b8 <dir_sdi+0xee>
			ofs -= csz;
 8015866:	683a      	ldr	r2, [r7, #0]
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	1ad3      	subs	r3, r2, r3
 801586c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801586e:	683a      	ldr	r2, [r7, #0]
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	429a      	cmp	r2, r3
 8015874:	d2e1      	bcs.n	801583a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8015876:	6979      	ldr	r1, [r7, #20]
 8015878:	6938      	ldr	r0, [r7, #16]
 801587a:	f7ff fcc5 	bl	8015208 <clust2sect>
 801587e:	4602      	mov	r2, r0
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	697a      	ldr	r2, [r7, #20]
 8015888:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	69db      	ldr	r3, [r3, #28]
 801588e:	2b00      	cmp	r3, #0
 8015890:	d101      	bne.n	8015896 <dir_sdi+0xcc>
 8015892:	2302      	movs	r3, #2
 8015894:	e010      	b.n	80158b8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	69da      	ldr	r2, [r3, #28]
 801589a:	683b      	ldr	r3, [r7, #0]
 801589c:	0a5b      	lsrs	r3, r3, #9
 801589e:	441a      	add	r2, r3
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80158a4:	693b      	ldr	r3, [r7, #16]
 80158a6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80158aa:	683b      	ldr	r3, [r7, #0]
 80158ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80158b0:	441a      	add	r2, r3
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80158b6:	2300      	movs	r3, #0
}
 80158b8:	4618      	mov	r0, r3
 80158ba:	3718      	adds	r7, #24
 80158bc:	46bd      	mov	sp, r7
 80158be:	bd80      	pop	{r7, pc}

080158c0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80158c0:	b580      	push	{r7, lr}
 80158c2:	b086      	sub	sp, #24
 80158c4:	af00      	add	r7, sp, #0
 80158c6:	6078      	str	r0, [r7, #4]
 80158c8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	695b      	ldr	r3, [r3, #20]
 80158d4:	3320      	adds	r3, #32
 80158d6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	69db      	ldr	r3, [r3, #28]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d003      	beq.n	80158e8 <dir_next+0x28>
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80158e6:	d301      	bcc.n	80158ec <dir_next+0x2c>
 80158e8:	2304      	movs	r3, #4
 80158ea:	e0aa      	b.n	8015a42 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80158ec:	68bb      	ldr	r3, [r7, #8]
 80158ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	f040 8098 	bne.w	8015a28 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	69db      	ldr	r3, [r3, #28]
 80158fc:	1c5a      	adds	r2, r3, #1
 80158fe:	687b      	ldr	r3, [r7, #4]
 8015900:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	699b      	ldr	r3, [r3, #24]
 8015906:	2b00      	cmp	r3, #0
 8015908:	d10b      	bne.n	8015922 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801590a:	68bb      	ldr	r3, [r7, #8]
 801590c:	095b      	lsrs	r3, r3, #5
 801590e:	68fa      	ldr	r2, [r7, #12]
 8015910:	8912      	ldrh	r2, [r2, #8]
 8015912:	4293      	cmp	r3, r2
 8015914:	f0c0 8088 	bcc.w	8015a28 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	2200      	movs	r2, #0
 801591c:	61da      	str	r2, [r3, #28]
 801591e:	2304      	movs	r3, #4
 8015920:	e08f      	b.n	8015a42 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	0a5b      	lsrs	r3, r3, #9
 8015926:	68fa      	ldr	r2, [r7, #12]
 8015928:	8952      	ldrh	r2, [r2, #10]
 801592a:	3a01      	subs	r2, #1
 801592c:	4013      	ands	r3, r2
 801592e:	2b00      	cmp	r3, #0
 8015930:	d17a      	bne.n	8015a28 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8015932:	687a      	ldr	r2, [r7, #4]
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	699b      	ldr	r3, [r3, #24]
 8015938:	4619      	mov	r1, r3
 801593a:	4610      	mov	r0, r2
 801593c:	f7ff fc83 	bl	8015246 <get_fat>
 8015940:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8015942:	697b      	ldr	r3, [r7, #20]
 8015944:	2b01      	cmp	r3, #1
 8015946:	d801      	bhi.n	801594c <dir_next+0x8c>
 8015948:	2302      	movs	r3, #2
 801594a:	e07a      	b.n	8015a42 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801594c:	697b      	ldr	r3, [r7, #20]
 801594e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015952:	d101      	bne.n	8015958 <dir_next+0x98>
 8015954:	2301      	movs	r3, #1
 8015956:	e074      	b.n	8015a42 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	699b      	ldr	r3, [r3, #24]
 801595c:	697a      	ldr	r2, [r7, #20]
 801595e:	429a      	cmp	r2, r3
 8015960:	d358      	bcc.n	8015a14 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8015962:	683b      	ldr	r3, [r7, #0]
 8015964:	2b00      	cmp	r3, #0
 8015966:	d104      	bne.n	8015972 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	2200      	movs	r2, #0
 801596c:	61da      	str	r2, [r3, #28]
 801596e:	2304      	movs	r3, #4
 8015970:	e067      	b.n	8015a42 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8015972:	687a      	ldr	r2, [r7, #4]
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	699b      	ldr	r3, [r3, #24]
 8015978:	4619      	mov	r1, r3
 801597a:	4610      	mov	r0, r2
 801597c:	f7ff fe59 	bl	8015632 <create_chain>
 8015980:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8015982:	697b      	ldr	r3, [r7, #20]
 8015984:	2b00      	cmp	r3, #0
 8015986:	d101      	bne.n	801598c <dir_next+0xcc>
 8015988:	2307      	movs	r3, #7
 801598a:	e05a      	b.n	8015a42 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801598c:	697b      	ldr	r3, [r7, #20]
 801598e:	2b01      	cmp	r3, #1
 8015990:	d101      	bne.n	8015996 <dir_next+0xd6>
 8015992:	2302      	movs	r3, #2
 8015994:	e055      	b.n	8015a42 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015996:	697b      	ldr	r3, [r7, #20]
 8015998:	f1b3 3fff 	cmp.w	r3, #4294967295
 801599c:	d101      	bne.n	80159a2 <dir_next+0xe2>
 801599e:	2301      	movs	r3, #1
 80159a0:	e04f      	b.n	8015a42 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80159a2:	68f8      	ldr	r0, [r7, #12]
 80159a4:	f7ff fb50 	bl	8015048 <sync_window>
 80159a8:	4603      	mov	r3, r0
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d001      	beq.n	80159b2 <dir_next+0xf2>
 80159ae:	2301      	movs	r3, #1
 80159b0:	e047      	b.n	8015a42 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	3334      	adds	r3, #52	@ 0x34
 80159b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80159ba:	2100      	movs	r1, #0
 80159bc:	4618      	mov	r0, r3
 80159be:	f7ff f979 	bl	8014cb4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80159c2:	2300      	movs	r3, #0
 80159c4:	613b      	str	r3, [r7, #16]
 80159c6:	6979      	ldr	r1, [r7, #20]
 80159c8:	68f8      	ldr	r0, [r7, #12]
 80159ca:	f7ff fc1d 	bl	8015208 <clust2sect>
 80159ce:	4602      	mov	r2, r0
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80159d4:	e012      	b.n	80159fc <dir_next+0x13c>
						fs->wflag = 1;
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	2201      	movs	r2, #1
 80159da:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80159dc:	68f8      	ldr	r0, [r7, #12]
 80159de:	f7ff fb33 	bl	8015048 <sync_window>
 80159e2:	4603      	mov	r3, r0
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d001      	beq.n	80159ec <dir_next+0x12c>
 80159e8:	2301      	movs	r3, #1
 80159ea:	e02a      	b.n	8015a42 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80159ec:	693b      	ldr	r3, [r7, #16]
 80159ee:	3301      	adds	r3, #1
 80159f0:	613b      	str	r3, [r7, #16]
 80159f2:	68fb      	ldr	r3, [r7, #12]
 80159f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80159f6:	1c5a      	adds	r2, r3, #1
 80159f8:	68fb      	ldr	r3, [r7, #12]
 80159fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80159fc:	68fb      	ldr	r3, [r7, #12]
 80159fe:	895b      	ldrh	r3, [r3, #10]
 8015a00:	461a      	mov	r2, r3
 8015a02:	693b      	ldr	r3, [r7, #16]
 8015a04:	4293      	cmp	r3, r2
 8015a06:	d3e6      	bcc.n	80159d6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015a0c:	693b      	ldr	r3, [r7, #16]
 8015a0e:	1ad2      	subs	r2, r2, r3
 8015a10:	68fb      	ldr	r3, [r7, #12]
 8015a12:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	697a      	ldr	r2, [r7, #20]
 8015a18:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015a1a:	6979      	ldr	r1, [r7, #20]
 8015a1c:	68f8      	ldr	r0, [r7, #12]
 8015a1e:	f7ff fbf3 	bl	8015208 <clust2sect>
 8015a22:	4602      	mov	r2, r0
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	68ba      	ldr	r2, [r7, #8]
 8015a2c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8015a2e:	68fb      	ldr	r3, [r7, #12]
 8015a30:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015a34:	68bb      	ldr	r3, [r7, #8]
 8015a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015a3a:	441a      	add	r2, r3
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015a40:	2300      	movs	r3, #0
}
 8015a42:	4618      	mov	r0, r3
 8015a44:	3718      	adds	r7, #24
 8015a46:	46bd      	mov	sp, r7
 8015a48:	bd80      	pop	{r7, pc}

08015a4a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015a4a:	b580      	push	{r7, lr}
 8015a4c:	b086      	sub	sp, #24
 8015a4e:	af00      	add	r7, sp, #0
 8015a50:	6078      	str	r0, [r7, #4]
 8015a52:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015a5a:	2100      	movs	r1, #0
 8015a5c:	6878      	ldr	r0, [r7, #4]
 8015a5e:	f7ff feb4 	bl	80157ca <dir_sdi>
 8015a62:	4603      	mov	r3, r0
 8015a64:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015a66:	7dfb      	ldrb	r3, [r7, #23]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d12b      	bne.n	8015ac4 <dir_alloc+0x7a>
		n = 0;
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	69db      	ldr	r3, [r3, #28]
 8015a74:	4619      	mov	r1, r3
 8015a76:	68f8      	ldr	r0, [r7, #12]
 8015a78:	f7ff fb2a 	bl	80150d0 <move_window>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015a80:	7dfb      	ldrb	r3, [r7, #23]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d11d      	bne.n	8015ac2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	6a1b      	ldr	r3, [r3, #32]
 8015a8a:	781b      	ldrb	r3, [r3, #0]
 8015a8c:	2be5      	cmp	r3, #229	@ 0xe5
 8015a8e:	d004      	beq.n	8015a9a <dir_alloc+0x50>
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	6a1b      	ldr	r3, [r3, #32]
 8015a94:	781b      	ldrb	r3, [r3, #0]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d107      	bne.n	8015aaa <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015a9a:	693b      	ldr	r3, [r7, #16]
 8015a9c:	3301      	adds	r3, #1
 8015a9e:	613b      	str	r3, [r7, #16]
 8015aa0:	693a      	ldr	r2, [r7, #16]
 8015aa2:	683b      	ldr	r3, [r7, #0]
 8015aa4:	429a      	cmp	r2, r3
 8015aa6:	d102      	bne.n	8015aae <dir_alloc+0x64>
 8015aa8:	e00c      	b.n	8015ac4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015aaa:	2300      	movs	r3, #0
 8015aac:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015aae:	2101      	movs	r1, #1
 8015ab0:	6878      	ldr	r0, [r7, #4]
 8015ab2:	f7ff ff05 	bl	80158c0 <dir_next>
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015aba:	7dfb      	ldrb	r3, [r7, #23]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d0d7      	beq.n	8015a70 <dir_alloc+0x26>
 8015ac0:	e000      	b.n	8015ac4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8015ac2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015ac4:	7dfb      	ldrb	r3, [r7, #23]
 8015ac6:	2b04      	cmp	r3, #4
 8015ac8:	d101      	bne.n	8015ace <dir_alloc+0x84>
 8015aca:	2307      	movs	r3, #7
 8015acc:	75fb      	strb	r3, [r7, #23]
	return res;
 8015ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ad0:	4618      	mov	r0, r3
 8015ad2:	3718      	adds	r7, #24
 8015ad4:	46bd      	mov	sp, r7
 8015ad6:	bd80      	pop	{r7, pc}

08015ad8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015ad8:	b580      	push	{r7, lr}
 8015ada:	b084      	sub	sp, #16
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]
 8015ae0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015ae2:	683b      	ldr	r3, [r7, #0]
 8015ae4:	331a      	adds	r3, #26
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f7ff f840 	bl	8014b6c <ld_word>
 8015aec:	4603      	mov	r3, r0
 8015aee:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	781b      	ldrb	r3, [r3, #0]
 8015af4:	2b03      	cmp	r3, #3
 8015af6:	d109      	bne.n	8015b0c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015af8:	683b      	ldr	r3, [r7, #0]
 8015afa:	3314      	adds	r3, #20
 8015afc:	4618      	mov	r0, r3
 8015afe:	f7ff f835 	bl	8014b6c <ld_word>
 8015b02:	4603      	mov	r3, r0
 8015b04:	041b      	lsls	r3, r3, #16
 8015b06:	68fa      	ldr	r2, [r7, #12]
 8015b08:	4313      	orrs	r3, r2
 8015b0a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015b0c:	68fb      	ldr	r3, [r7, #12]
}
 8015b0e:	4618      	mov	r0, r3
 8015b10:	3710      	adds	r7, #16
 8015b12:	46bd      	mov	sp, r7
 8015b14:	bd80      	pop	{r7, pc}

08015b16 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015b16:	b580      	push	{r7, lr}
 8015b18:	b084      	sub	sp, #16
 8015b1a:	af00      	add	r7, sp, #0
 8015b1c:	60f8      	str	r0, [r7, #12]
 8015b1e:	60b9      	str	r1, [r7, #8]
 8015b20:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015b22:	68bb      	ldr	r3, [r7, #8]
 8015b24:	331a      	adds	r3, #26
 8015b26:	687a      	ldr	r2, [r7, #4]
 8015b28:	b292      	uxth	r2, r2
 8015b2a:	4611      	mov	r1, r2
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	f7ff f859 	bl	8014be4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8015b32:	68fb      	ldr	r3, [r7, #12]
 8015b34:	781b      	ldrb	r3, [r3, #0]
 8015b36:	2b03      	cmp	r3, #3
 8015b38:	d109      	bne.n	8015b4e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015b3a:	68bb      	ldr	r3, [r7, #8]
 8015b3c:	f103 0214 	add.w	r2, r3, #20
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	0c1b      	lsrs	r3, r3, #16
 8015b44:	b29b      	uxth	r3, r3
 8015b46:	4619      	mov	r1, r3
 8015b48:	4610      	mov	r0, r2
 8015b4a:	f7ff f84b 	bl	8014be4 <st_word>
	}
}
 8015b4e:	bf00      	nop
 8015b50:	3710      	adds	r7, #16
 8015b52:	46bd      	mov	sp, r7
 8015b54:	bd80      	pop	{r7, pc}
	...

08015b58 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015b58:	b590      	push	{r4, r7, lr}
 8015b5a:	b087      	sub	sp, #28
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	6078      	str	r0, [r7, #4]
 8015b60:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015b62:	683b      	ldr	r3, [r7, #0]
 8015b64:	331a      	adds	r3, #26
 8015b66:	4618      	mov	r0, r3
 8015b68:	f7ff f800 	bl	8014b6c <ld_word>
 8015b6c:	4603      	mov	r3, r0
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d001      	beq.n	8015b76 <cmp_lfn+0x1e>
 8015b72:	2300      	movs	r3, #0
 8015b74:	e059      	b.n	8015c2a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015b76:	683b      	ldr	r3, [r7, #0]
 8015b78:	781b      	ldrb	r3, [r3, #0]
 8015b7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015b7e:	1e5a      	subs	r2, r3, #1
 8015b80:	4613      	mov	r3, r2
 8015b82:	005b      	lsls	r3, r3, #1
 8015b84:	4413      	add	r3, r2
 8015b86:	009b      	lsls	r3, r3, #2
 8015b88:	4413      	add	r3, r2
 8015b8a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015b8c:	2301      	movs	r3, #1
 8015b8e:	81fb      	strh	r3, [r7, #14]
 8015b90:	2300      	movs	r3, #0
 8015b92:	613b      	str	r3, [r7, #16]
 8015b94:	e033      	b.n	8015bfe <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015b96:	4a27      	ldr	r2, [pc, #156]	@ (8015c34 <cmp_lfn+0xdc>)
 8015b98:	693b      	ldr	r3, [r7, #16]
 8015b9a:	4413      	add	r3, r2
 8015b9c:	781b      	ldrb	r3, [r3, #0]
 8015b9e:	461a      	mov	r2, r3
 8015ba0:	683b      	ldr	r3, [r7, #0]
 8015ba2:	4413      	add	r3, r2
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	f7fe ffe1 	bl	8014b6c <ld_word>
 8015baa:	4603      	mov	r3, r0
 8015bac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015bae:	89fb      	ldrh	r3, [r7, #14]
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d01a      	beq.n	8015bea <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015bb4:	697b      	ldr	r3, [r7, #20]
 8015bb6:	2bfe      	cmp	r3, #254	@ 0xfe
 8015bb8:	d812      	bhi.n	8015be0 <cmp_lfn+0x88>
 8015bba:	89bb      	ldrh	r3, [r7, #12]
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f001 ffc9 	bl	8017b54 <ff_wtoupper>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	461c      	mov	r4, r3
 8015bc6:	697b      	ldr	r3, [r7, #20]
 8015bc8:	1c5a      	adds	r2, r3, #1
 8015bca:	617a      	str	r2, [r7, #20]
 8015bcc:	005b      	lsls	r3, r3, #1
 8015bce:	687a      	ldr	r2, [r7, #4]
 8015bd0:	4413      	add	r3, r2
 8015bd2:	881b      	ldrh	r3, [r3, #0]
 8015bd4:	4618      	mov	r0, r3
 8015bd6:	f001 ffbd 	bl	8017b54 <ff_wtoupper>
 8015bda:	4603      	mov	r3, r0
 8015bdc:	429c      	cmp	r4, r3
 8015bde:	d001      	beq.n	8015be4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015be0:	2300      	movs	r3, #0
 8015be2:	e022      	b.n	8015c2a <cmp_lfn+0xd2>
			}
			wc = uc;
 8015be4:	89bb      	ldrh	r3, [r7, #12]
 8015be6:	81fb      	strh	r3, [r7, #14]
 8015be8:	e006      	b.n	8015bf8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015bea:	89bb      	ldrh	r3, [r7, #12]
 8015bec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015bf0:	4293      	cmp	r3, r2
 8015bf2:	d001      	beq.n	8015bf8 <cmp_lfn+0xa0>
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	e018      	b.n	8015c2a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015bf8:	693b      	ldr	r3, [r7, #16]
 8015bfa:	3301      	adds	r3, #1
 8015bfc:	613b      	str	r3, [r7, #16]
 8015bfe:	693b      	ldr	r3, [r7, #16]
 8015c00:	2b0c      	cmp	r3, #12
 8015c02:	d9c8      	bls.n	8015b96 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015c04:	683b      	ldr	r3, [r7, #0]
 8015c06:	781b      	ldrb	r3, [r3, #0]
 8015c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d00b      	beq.n	8015c28 <cmp_lfn+0xd0>
 8015c10:	89fb      	ldrh	r3, [r7, #14]
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d008      	beq.n	8015c28 <cmp_lfn+0xd0>
 8015c16:	697b      	ldr	r3, [r7, #20]
 8015c18:	005b      	lsls	r3, r3, #1
 8015c1a:	687a      	ldr	r2, [r7, #4]
 8015c1c:	4413      	add	r3, r2
 8015c1e:	881b      	ldrh	r3, [r3, #0]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d001      	beq.n	8015c28 <cmp_lfn+0xd0>
 8015c24:	2300      	movs	r3, #0
 8015c26:	e000      	b.n	8015c2a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015c28:	2301      	movs	r3, #1
}
 8015c2a:	4618      	mov	r0, r3
 8015c2c:	371c      	adds	r7, #28
 8015c2e:	46bd      	mov	sp, r7
 8015c30:	bd90      	pop	{r4, r7, pc}
 8015c32:	bf00      	nop
 8015c34:	0801d464 	.word	0x0801d464

08015c38 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b088      	sub	sp, #32
 8015c3c:	af00      	add	r7, sp, #0
 8015c3e:	60f8      	str	r0, [r7, #12]
 8015c40:	60b9      	str	r1, [r7, #8]
 8015c42:	4611      	mov	r1, r2
 8015c44:	461a      	mov	r2, r3
 8015c46:	460b      	mov	r3, r1
 8015c48:	71fb      	strb	r3, [r7, #7]
 8015c4a:	4613      	mov	r3, r2
 8015c4c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8015c4e:	68bb      	ldr	r3, [r7, #8]
 8015c50:	330d      	adds	r3, #13
 8015c52:	79ba      	ldrb	r2, [r7, #6]
 8015c54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015c56:	68bb      	ldr	r3, [r7, #8]
 8015c58:	330b      	adds	r3, #11
 8015c5a:	220f      	movs	r2, #15
 8015c5c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8015c5e:	68bb      	ldr	r3, [r7, #8]
 8015c60:	330c      	adds	r3, #12
 8015c62:	2200      	movs	r2, #0
 8015c64:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015c66:	68bb      	ldr	r3, [r7, #8]
 8015c68:	331a      	adds	r3, #26
 8015c6a:	2100      	movs	r1, #0
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f7fe ffb9 	bl	8014be4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015c72:	79fb      	ldrb	r3, [r7, #7]
 8015c74:	1e5a      	subs	r2, r3, #1
 8015c76:	4613      	mov	r3, r2
 8015c78:	005b      	lsls	r3, r3, #1
 8015c7a:	4413      	add	r3, r2
 8015c7c:	009b      	lsls	r3, r3, #2
 8015c7e:	4413      	add	r3, r2
 8015c80:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015c82:	2300      	movs	r3, #0
 8015c84:	82fb      	strh	r3, [r7, #22]
 8015c86:	2300      	movs	r3, #0
 8015c88:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015c8a:	8afb      	ldrh	r3, [r7, #22]
 8015c8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015c90:	4293      	cmp	r3, r2
 8015c92:	d007      	beq.n	8015ca4 <put_lfn+0x6c>
 8015c94:	69fb      	ldr	r3, [r7, #28]
 8015c96:	1c5a      	adds	r2, r3, #1
 8015c98:	61fa      	str	r2, [r7, #28]
 8015c9a:	005b      	lsls	r3, r3, #1
 8015c9c:	68fa      	ldr	r2, [r7, #12]
 8015c9e:	4413      	add	r3, r2
 8015ca0:	881b      	ldrh	r3, [r3, #0]
 8015ca2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015ca4:	4a17      	ldr	r2, [pc, #92]	@ (8015d04 <put_lfn+0xcc>)
 8015ca6:	69bb      	ldr	r3, [r7, #24]
 8015ca8:	4413      	add	r3, r2
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	461a      	mov	r2, r3
 8015cae:	68bb      	ldr	r3, [r7, #8]
 8015cb0:	4413      	add	r3, r2
 8015cb2:	8afa      	ldrh	r2, [r7, #22]
 8015cb4:	4611      	mov	r1, r2
 8015cb6:	4618      	mov	r0, r3
 8015cb8:	f7fe ff94 	bl	8014be4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015cbc:	8afb      	ldrh	r3, [r7, #22]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d102      	bne.n	8015cc8 <put_lfn+0x90>
 8015cc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015cc6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015cc8:	69bb      	ldr	r3, [r7, #24]
 8015cca:	3301      	adds	r3, #1
 8015ccc:	61bb      	str	r3, [r7, #24]
 8015cce:	69bb      	ldr	r3, [r7, #24]
 8015cd0:	2b0c      	cmp	r3, #12
 8015cd2:	d9da      	bls.n	8015c8a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015cd4:	8afb      	ldrh	r3, [r7, #22]
 8015cd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015cda:	4293      	cmp	r3, r2
 8015cdc:	d006      	beq.n	8015cec <put_lfn+0xb4>
 8015cde:	69fb      	ldr	r3, [r7, #28]
 8015ce0:	005b      	lsls	r3, r3, #1
 8015ce2:	68fa      	ldr	r2, [r7, #12]
 8015ce4:	4413      	add	r3, r2
 8015ce6:	881b      	ldrh	r3, [r3, #0]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d103      	bne.n	8015cf4 <put_lfn+0xbc>
 8015cec:	79fb      	ldrb	r3, [r7, #7]
 8015cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015cf2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015cf4:	68bb      	ldr	r3, [r7, #8]
 8015cf6:	79fa      	ldrb	r2, [r7, #7]
 8015cf8:	701a      	strb	r2, [r3, #0]
}
 8015cfa:	bf00      	nop
 8015cfc:	3720      	adds	r7, #32
 8015cfe:	46bd      	mov	sp, r7
 8015d00:	bd80      	pop	{r7, pc}
 8015d02:	bf00      	nop
 8015d04:	0801d464 	.word	0x0801d464

08015d08 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b08c      	sub	sp, #48	@ 0x30
 8015d0c:	af00      	add	r7, sp, #0
 8015d0e:	60f8      	str	r0, [r7, #12]
 8015d10:	60b9      	str	r1, [r7, #8]
 8015d12:	607a      	str	r2, [r7, #4]
 8015d14:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015d16:	220b      	movs	r2, #11
 8015d18:	68b9      	ldr	r1, [r7, #8]
 8015d1a:	68f8      	ldr	r0, [r7, #12]
 8015d1c:	f7fe ffa9 	bl	8014c72 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015d20:	683b      	ldr	r3, [r7, #0]
 8015d22:	2b05      	cmp	r3, #5
 8015d24:	d92b      	bls.n	8015d7e <gen_numname+0x76>
		sr = seq;
 8015d26:	683b      	ldr	r3, [r7, #0]
 8015d28:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8015d2a:	e022      	b.n	8015d72 <gen_numname+0x6a>
			wc = *lfn++;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	1c9a      	adds	r2, r3, #2
 8015d30:	607a      	str	r2, [r7, #4]
 8015d32:	881b      	ldrh	r3, [r3, #0]
 8015d34:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015d36:	2300      	movs	r3, #0
 8015d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015d3a:	e017      	b.n	8015d6c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015d3c:	69fb      	ldr	r3, [r7, #28]
 8015d3e:	005a      	lsls	r2, r3, #1
 8015d40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015d42:	f003 0301 	and.w	r3, r3, #1
 8015d46:	4413      	add	r3, r2
 8015d48:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8015d4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015d4c:	085b      	lsrs	r3, r3, #1
 8015d4e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d005      	beq.n	8015d66 <gen_numname+0x5e>
 8015d5a:	69fb      	ldr	r3, [r7, #28]
 8015d5c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015d60:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015d64:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d68:	3301      	adds	r3, #1
 8015d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d6e:	2b0f      	cmp	r3, #15
 8015d70:	d9e4      	bls.n	8015d3c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	881b      	ldrh	r3, [r3, #0]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d1d8      	bne.n	8015d2c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015d7a:	69fb      	ldr	r3, [r7, #28]
 8015d7c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015d7e:	2307      	movs	r3, #7
 8015d80:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015d82:	683b      	ldr	r3, [r7, #0]
 8015d84:	b2db      	uxtb	r3, r3
 8015d86:	f003 030f 	and.w	r3, r3, #15
 8015d8a:	b2db      	uxtb	r3, r3
 8015d8c:	3330      	adds	r3, #48	@ 0x30
 8015d8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015d92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d96:	2b39      	cmp	r3, #57	@ 0x39
 8015d98:	d904      	bls.n	8015da4 <gen_numname+0x9c>
 8015d9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d9e:	3307      	adds	r3, #7
 8015da0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015da6:	1e5a      	subs	r2, r3, #1
 8015da8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015daa:	3330      	adds	r3, #48	@ 0x30
 8015dac:	443b      	add	r3, r7
 8015dae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015db2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015db6:	683b      	ldr	r3, [r7, #0]
 8015db8:	091b      	lsrs	r3, r3, #4
 8015dba:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015dbc:	683b      	ldr	r3, [r7, #0]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d1df      	bne.n	8015d82 <gen_numname+0x7a>
	ns[i] = '~';
 8015dc2:	f107 0214 	add.w	r2, r7, #20
 8015dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dc8:	4413      	add	r3, r2
 8015dca:	227e      	movs	r2, #126	@ 0x7e
 8015dcc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015dce:	2300      	movs	r3, #0
 8015dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8015dd2:	e002      	b.n	8015dda <gen_numname+0xd2>
 8015dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dd6:	3301      	adds	r3, #1
 8015dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8015dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dde:	429a      	cmp	r2, r3
 8015de0:	d205      	bcs.n	8015dee <gen_numname+0xe6>
 8015de2:	68fa      	ldr	r2, [r7, #12]
 8015de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015de6:	4413      	add	r3, r2
 8015de8:	781b      	ldrb	r3, [r3, #0]
 8015dea:	2b20      	cmp	r3, #32
 8015dec:	d1f2      	bne.n	8015dd4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015df0:	2b07      	cmp	r3, #7
 8015df2:	d807      	bhi.n	8015e04 <gen_numname+0xfc>
 8015df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015df6:	1c5a      	adds	r2, r3, #1
 8015df8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015dfa:	3330      	adds	r3, #48	@ 0x30
 8015dfc:	443b      	add	r3, r7
 8015dfe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015e02:	e000      	b.n	8015e06 <gen_numname+0xfe>
 8015e04:	2120      	movs	r1, #32
 8015e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e08:	1c5a      	adds	r2, r3, #1
 8015e0a:	627a      	str	r2, [r7, #36]	@ 0x24
 8015e0c:	68fa      	ldr	r2, [r7, #12]
 8015e0e:	4413      	add	r3, r2
 8015e10:	460a      	mov	r2, r1
 8015e12:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e16:	2b07      	cmp	r3, #7
 8015e18:	d9e9      	bls.n	8015dee <gen_numname+0xe6>
}
 8015e1a:	bf00      	nop
 8015e1c:	bf00      	nop
 8015e1e:	3730      	adds	r7, #48	@ 0x30
 8015e20:	46bd      	mov	sp, r7
 8015e22:	bd80      	pop	{r7, pc}

08015e24 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015e24:	b480      	push	{r7}
 8015e26:	b085      	sub	sp, #20
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015e2c:	2300      	movs	r3, #0
 8015e2e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015e30:	230b      	movs	r3, #11
 8015e32:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015e34:	7bfb      	ldrb	r3, [r7, #15]
 8015e36:	b2da      	uxtb	r2, r3
 8015e38:	0852      	lsrs	r2, r2, #1
 8015e3a:	01db      	lsls	r3, r3, #7
 8015e3c:	4313      	orrs	r3, r2
 8015e3e:	b2da      	uxtb	r2, r3
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	1c59      	adds	r1, r3, #1
 8015e44:	6079      	str	r1, [r7, #4]
 8015e46:	781b      	ldrb	r3, [r3, #0]
 8015e48:	4413      	add	r3, r2
 8015e4a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015e4c:	68bb      	ldr	r3, [r7, #8]
 8015e4e:	3b01      	subs	r3, #1
 8015e50:	60bb      	str	r3, [r7, #8]
 8015e52:	68bb      	ldr	r3, [r7, #8]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d1ed      	bne.n	8015e34 <sum_sfn+0x10>
	return sum;
 8015e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	3714      	adds	r7, #20
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e64:	4770      	bx	lr

08015e66 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015e66:	b580      	push	{r7, lr}
 8015e68:	b086      	sub	sp, #24
 8015e6a:	af00      	add	r7, sp, #0
 8015e6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015e74:	2100      	movs	r1, #0
 8015e76:	6878      	ldr	r0, [r7, #4]
 8015e78:	f7ff fca7 	bl	80157ca <dir_sdi>
 8015e7c:	4603      	mov	r3, r0
 8015e7e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015e80:	7dfb      	ldrb	r3, [r7, #23]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d001      	beq.n	8015e8a <dir_find+0x24>
 8015e86:	7dfb      	ldrb	r3, [r7, #23]
 8015e88:	e0a9      	b.n	8015fde <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015e8a:	23ff      	movs	r3, #255	@ 0xff
 8015e8c:	753b      	strb	r3, [r7, #20]
 8015e8e:	7d3b      	ldrb	r3, [r7, #20]
 8015e90:	757b      	strb	r3, [r7, #21]
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	f04f 32ff 	mov.w	r2, #4294967295
 8015e98:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	69db      	ldr	r3, [r3, #28]
 8015e9e:	4619      	mov	r1, r3
 8015ea0:	6938      	ldr	r0, [r7, #16]
 8015ea2:	f7ff f915 	bl	80150d0 <move_window>
 8015ea6:	4603      	mov	r3, r0
 8015ea8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015eaa:	7dfb      	ldrb	r3, [r7, #23]
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	f040 8090 	bne.w	8015fd2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	6a1b      	ldr	r3, [r3, #32]
 8015eb6:	781b      	ldrb	r3, [r3, #0]
 8015eb8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015eba:	7dbb      	ldrb	r3, [r7, #22]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d102      	bne.n	8015ec6 <dir_find+0x60>
 8015ec0:	2304      	movs	r3, #4
 8015ec2:	75fb      	strb	r3, [r7, #23]
 8015ec4:	e08a      	b.n	8015fdc <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6a1b      	ldr	r3, [r3, #32]
 8015eca:	330b      	adds	r3, #11
 8015ecc:	781b      	ldrb	r3, [r3, #0]
 8015ece:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015ed2:	73fb      	strb	r3, [r7, #15]
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	7bfa      	ldrb	r2, [r7, #15]
 8015ed8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015eda:	7dbb      	ldrb	r3, [r7, #22]
 8015edc:	2be5      	cmp	r3, #229	@ 0xe5
 8015ede:	d007      	beq.n	8015ef0 <dir_find+0x8a>
 8015ee0:	7bfb      	ldrb	r3, [r7, #15]
 8015ee2:	f003 0308 	and.w	r3, r3, #8
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d009      	beq.n	8015efe <dir_find+0x98>
 8015eea:	7bfb      	ldrb	r3, [r7, #15]
 8015eec:	2b0f      	cmp	r3, #15
 8015eee:	d006      	beq.n	8015efe <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015ef0:	23ff      	movs	r3, #255	@ 0xff
 8015ef2:	757b      	strb	r3, [r7, #21]
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8015efa:	631a      	str	r2, [r3, #48]	@ 0x30
 8015efc:	e05e      	b.n	8015fbc <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015efe:	7bfb      	ldrb	r3, [r7, #15]
 8015f00:	2b0f      	cmp	r3, #15
 8015f02:	d136      	bne.n	8015f72 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d154      	bne.n	8015fbc <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015f12:	7dbb      	ldrb	r3, [r7, #22]
 8015f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d00d      	beq.n	8015f38 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	6a1b      	ldr	r3, [r3, #32]
 8015f20:	7b5b      	ldrb	r3, [r3, #13]
 8015f22:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015f24:	7dbb      	ldrb	r3, [r7, #22]
 8015f26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015f2a:	75bb      	strb	r3, [r7, #22]
 8015f2c:	7dbb      	ldrb	r3, [r7, #22]
 8015f2e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	695a      	ldr	r2, [r3, #20]
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015f38:	7dba      	ldrb	r2, [r7, #22]
 8015f3a:	7d7b      	ldrb	r3, [r7, #21]
 8015f3c:	429a      	cmp	r2, r3
 8015f3e:	d115      	bne.n	8015f6c <dir_find+0x106>
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	6a1b      	ldr	r3, [r3, #32]
 8015f44:	330d      	adds	r3, #13
 8015f46:	781b      	ldrb	r3, [r3, #0]
 8015f48:	7d3a      	ldrb	r2, [r7, #20]
 8015f4a:	429a      	cmp	r2, r3
 8015f4c:	d10e      	bne.n	8015f6c <dir_find+0x106>
 8015f4e:	693b      	ldr	r3, [r7, #16]
 8015f50:	68da      	ldr	r2, [r3, #12]
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	6a1b      	ldr	r3, [r3, #32]
 8015f56:	4619      	mov	r1, r3
 8015f58:	4610      	mov	r0, r2
 8015f5a:	f7ff fdfd 	bl	8015b58 <cmp_lfn>
 8015f5e:	4603      	mov	r3, r0
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d003      	beq.n	8015f6c <dir_find+0x106>
 8015f64:	7d7b      	ldrb	r3, [r7, #21]
 8015f66:	3b01      	subs	r3, #1
 8015f68:	b2db      	uxtb	r3, r3
 8015f6a:	e000      	b.n	8015f6e <dir_find+0x108>
 8015f6c:	23ff      	movs	r3, #255	@ 0xff
 8015f6e:	757b      	strb	r3, [r7, #21]
 8015f70:	e024      	b.n	8015fbc <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015f72:	7d7b      	ldrb	r3, [r7, #21]
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	d109      	bne.n	8015f8c <dir_find+0x126>
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	6a1b      	ldr	r3, [r3, #32]
 8015f7c:	4618      	mov	r0, r3
 8015f7e:	f7ff ff51 	bl	8015e24 <sum_sfn>
 8015f82:	4603      	mov	r3, r0
 8015f84:	461a      	mov	r2, r3
 8015f86:	7d3b      	ldrb	r3, [r7, #20]
 8015f88:	4293      	cmp	r3, r2
 8015f8a:	d024      	beq.n	8015fd6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015f92:	f003 0301 	and.w	r3, r3, #1
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d10a      	bne.n	8015fb0 <dir_find+0x14a>
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	6a18      	ldr	r0, [r3, #32]
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	3324      	adds	r3, #36	@ 0x24
 8015fa2:	220b      	movs	r2, #11
 8015fa4:	4619      	mov	r1, r3
 8015fa6:	f7fe fea0 	bl	8014cea <mem_cmp>
 8015faa:	4603      	mov	r3, r0
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d014      	beq.n	8015fda <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015fb0:	23ff      	movs	r3, #255	@ 0xff
 8015fb2:	757b      	strb	r3, [r7, #21]
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8015fba:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015fbc:	2100      	movs	r1, #0
 8015fbe:	6878      	ldr	r0, [r7, #4]
 8015fc0:	f7ff fc7e 	bl	80158c0 <dir_next>
 8015fc4:	4603      	mov	r3, r0
 8015fc6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015fc8:	7dfb      	ldrb	r3, [r7, #23]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	f43f af65 	beq.w	8015e9a <dir_find+0x34>
 8015fd0:	e004      	b.n	8015fdc <dir_find+0x176>
		if (res != FR_OK) break;
 8015fd2:	bf00      	nop
 8015fd4:	e002      	b.n	8015fdc <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015fd6:	bf00      	nop
 8015fd8:	e000      	b.n	8015fdc <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015fda:	bf00      	nop

	return res;
 8015fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8015fde:	4618      	mov	r0, r3
 8015fe0:	3718      	adds	r7, #24
 8015fe2:	46bd      	mov	sp, r7
 8015fe4:	bd80      	pop	{r7, pc}
	...

08015fe8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015fe8:	b580      	push	{r7, lr}
 8015fea:	b08c      	sub	sp, #48	@ 0x30
 8015fec:	af00      	add	r7, sp, #0
 8015fee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015ffc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8016000:	2b00      	cmp	r3, #0
 8016002:	d001      	beq.n	8016008 <dir_register+0x20>
 8016004:	2306      	movs	r3, #6
 8016006:	e0e0      	b.n	80161ca <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8016008:	2300      	movs	r3, #0
 801600a:	627b      	str	r3, [r7, #36]	@ 0x24
 801600c:	e002      	b.n	8016014 <dir_register+0x2c>
 801600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016010:	3301      	adds	r3, #1
 8016012:	627b      	str	r3, [r7, #36]	@ 0x24
 8016014:	69fb      	ldr	r3, [r7, #28]
 8016016:	68da      	ldr	r2, [r3, #12]
 8016018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801601a:	005b      	lsls	r3, r3, #1
 801601c:	4413      	add	r3, r2
 801601e:	881b      	ldrh	r3, [r3, #0]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d1f4      	bne.n	801600e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801602a:	f107 030c 	add.w	r3, r7, #12
 801602e:	220c      	movs	r2, #12
 8016030:	4618      	mov	r0, r3
 8016032:	f7fe fe1e 	bl	8014c72 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8016036:	7dfb      	ldrb	r3, [r7, #23]
 8016038:	f003 0301 	and.w	r3, r3, #1
 801603c:	2b00      	cmp	r3, #0
 801603e:	d032      	beq.n	80160a6 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	2240      	movs	r2, #64	@ 0x40
 8016044:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8016048:	2301      	movs	r3, #1
 801604a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801604c:	e016      	b.n	801607c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8016054:	69fb      	ldr	r3, [r7, #28]
 8016056:	68da      	ldr	r2, [r3, #12]
 8016058:	f107 010c 	add.w	r1, r7, #12
 801605c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801605e:	f7ff fe53 	bl	8015d08 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8016062:	6878      	ldr	r0, [r7, #4]
 8016064:	f7ff feff 	bl	8015e66 <dir_find>
 8016068:	4603      	mov	r3, r0
 801606a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801606e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016072:	2b00      	cmp	r3, #0
 8016074:	d106      	bne.n	8016084 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8016076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016078:	3301      	adds	r3, #1
 801607a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801607c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801607e:	2b63      	cmp	r3, #99	@ 0x63
 8016080:	d9e5      	bls.n	801604e <dir_register+0x66>
 8016082:	e000      	b.n	8016086 <dir_register+0x9e>
			if (res != FR_OK) break;
 8016084:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8016086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016088:	2b64      	cmp	r3, #100	@ 0x64
 801608a:	d101      	bne.n	8016090 <dir_register+0xa8>
 801608c:	2307      	movs	r3, #7
 801608e:	e09c      	b.n	80161ca <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8016090:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016094:	2b04      	cmp	r3, #4
 8016096:	d002      	beq.n	801609e <dir_register+0xb6>
 8016098:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801609c:	e095      	b.n	80161ca <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801609e:	7dfa      	ldrb	r2, [r7, #23]
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80160a6:	7dfb      	ldrb	r3, [r7, #23]
 80160a8:	f003 0302 	and.w	r3, r3, #2
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	d007      	beq.n	80160c0 <dir_register+0xd8>
 80160b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160b2:	330c      	adds	r3, #12
 80160b4:	4a47      	ldr	r2, [pc, #284]	@ (80161d4 <dir_register+0x1ec>)
 80160b6:	fba2 2303 	umull	r2, r3, r2, r3
 80160ba:	089b      	lsrs	r3, r3, #2
 80160bc:	3301      	adds	r3, #1
 80160be:	e000      	b.n	80160c2 <dir_register+0xda>
 80160c0:	2301      	movs	r3, #1
 80160c2:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80160c4:	6a39      	ldr	r1, [r7, #32]
 80160c6:	6878      	ldr	r0, [r7, #4]
 80160c8:	f7ff fcbf 	bl	8015a4a <dir_alloc>
 80160cc:	4603      	mov	r3, r0
 80160ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80160d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d148      	bne.n	801616c <dir_register+0x184>
 80160da:	6a3b      	ldr	r3, [r7, #32]
 80160dc:	3b01      	subs	r3, #1
 80160de:	623b      	str	r3, [r7, #32]
 80160e0:	6a3b      	ldr	r3, [r7, #32]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d042      	beq.n	801616c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	695a      	ldr	r2, [r3, #20]
 80160ea:	6a3b      	ldr	r3, [r7, #32]
 80160ec:	015b      	lsls	r3, r3, #5
 80160ee:	1ad3      	subs	r3, r2, r3
 80160f0:	4619      	mov	r1, r3
 80160f2:	6878      	ldr	r0, [r7, #4]
 80160f4:	f7ff fb69 	bl	80157ca <dir_sdi>
 80160f8:	4603      	mov	r3, r0
 80160fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80160fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016102:	2b00      	cmp	r3, #0
 8016104:	d132      	bne.n	801616c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	3324      	adds	r3, #36	@ 0x24
 801610a:	4618      	mov	r0, r3
 801610c:	f7ff fe8a 	bl	8015e24 <sum_sfn>
 8016110:	4603      	mov	r3, r0
 8016112:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	69db      	ldr	r3, [r3, #28]
 8016118:	4619      	mov	r1, r3
 801611a:	69f8      	ldr	r0, [r7, #28]
 801611c:	f7fe ffd8 	bl	80150d0 <move_window>
 8016120:	4603      	mov	r3, r0
 8016122:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8016126:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801612a:	2b00      	cmp	r3, #0
 801612c:	d11d      	bne.n	801616a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801612e:	69fb      	ldr	r3, [r7, #28]
 8016130:	68d8      	ldr	r0, [r3, #12]
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	6a19      	ldr	r1, [r3, #32]
 8016136:	6a3b      	ldr	r3, [r7, #32]
 8016138:	b2da      	uxtb	r2, r3
 801613a:	7efb      	ldrb	r3, [r7, #27]
 801613c:	f7ff fd7c 	bl	8015c38 <put_lfn>
				fs->wflag = 1;
 8016140:	69fb      	ldr	r3, [r7, #28]
 8016142:	2201      	movs	r2, #1
 8016144:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8016146:	2100      	movs	r1, #0
 8016148:	6878      	ldr	r0, [r7, #4]
 801614a:	f7ff fbb9 	bl	80158c0 <dir_next>
 801614e:	4603      	mov	r3, r0
 8016150:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8016154:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016158:	2b00      	cmp	r3, #0
 801615a:	d107      	bne.n	801616c <dir_register+0x184>
 801615c:	6a3b      	ldr	r3, [r7, #32]
 801615e:	3b01      	subs	r3, #1
 8016160:	623b      	str	r3, [r7, #32]
 8016162:	6a3b      	ldr	r3, [r7, #32]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d1d5      	bne.n	8016114 <dir_register+0x12c>
 8016168:	e000      	b.n	801616c <dir_register+0x184>
				if (res != FR_OK) break;
 801616a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801616c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016170:	2b00      	cmp	r3, #0
 8016172:	d128      	bne.n	80161c6 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	69db      	ldr	r3, [r3, #28]
 8016178:	4619      	mov	r1, r3
 801617a:	69f8      	ldr	r0, [r7, #28]
 801617c:	f7fe ffa8 	bl	80150d0 <move_window>
 8016180:	4603      	mov	r3, r0
 8016182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8016186:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801618a:	2b00      	cmp	r3, #0
 801618c:	d11b      	bne.n	80161c6 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	6a1b      	ldr	r3, [r3, #32]
 8016192:	2220      	movs	r2, #32
 8016194:	2100      	movs	r1, #0
 8016196:	4618      	mov	r0, r3
 8016198:	f7fe fd8c 	bl	8014cb4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	6a18      	ldr	r0, [r3, #32]
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	3324      	adds	r3, #36	@ 0x24
 80161a4:	220b      	movs	r2, #11
 80161a6:	4619      	mov	r1, r3
 80161a8:	f7fe fd63 	bl	8014c72 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	6a1b      	ldr	r3, [r3, #32]
 80161b6:	330c      	adds	r3, #12
 80161b8:	f002 0218 	and.w	r2, r2, #24
 80161bc:	b2d2      	uxtb	r2, r2
 80161be:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80161c0:	69fb      	ldr	r3, [r7, #28]
 80161c2:	2201      	movs	r2, #1
 80161c4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80161c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80161ca:	4618      	mov	r0, r3
 80161cc:	3730      	adds	r7, #48	@ 0x30
 80161ce:	46bd      	mov	sp, r7
 80161d0:	bd80      	pop	{r7, pc}
 80161d2:	bf00      	nop
 80161d4:	4ec4ec4f 	.word	0x4ec4ec4f

080161d8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80161d8:	b580      	push	{r7, lr}
 80161da:	b08a      	sub	sp, #40	@ 0x28
 80161dc:	af00      	add	r7, sp, #0
 80161de:	6078      	str	r0, [r7, #4]
 80161e0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80161e2:	683b      	ldr	r3, [r7, #0]
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	613b      	str	r3, [r7, #16]
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	681b      	ldr	r3, [r3, #0]
 80161ec:	68db      	ldr	r3, [r3, #12]
 80161ee:	60fb      	str	r3, [r7, #12]
 80161f0:	2300      	movs	r3, #0
 80161f2:	617b      	str	r3, [r7, #20]
 80161f4:	697b      	ldr	r3, [r7, #20]
 80161f6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80161f8:	69bb      	ldr	r3, [r7, #24]
 80161fa:	1c5a      	adds	r2, r3, #1
 80161fc:	61ba      	str	r2, [r7, #24]
 80161fe:	693a      	ldr	r2, [r7, #16]
 8016200:	4413      	add	r3, r2
 8016202:	781b      	ldrb	r3, [r3, #0]
 8016204:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8016206:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016208:	2b1f      	cmp	r3, #31
 801620a:	d940      	bls.n	801628e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801620c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801620e:	2b2f      	cmp	r3, #47	@ 0x2f
 8016210:	d006      	beq.n	8016220 <create_name+0x48>
 8016212:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016214:	2b5c      	cmp	r3, #92	@ 0x5c
 8016216:	d110      	bne.n	801623a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8016218:	e002      	b.n	8016220 <create_name+0x48>
 801621a:	69bb      	ldr	r3, [r7, #24]
 801621c:	3301      	adds	r3, #1
 801621e:	61bb      	str	r3, [r7, #24]
 8016220:	693a      	ldr	r2, [r7, #16]
 8016222:	69bb      	ldr	r3, [r7, #24]
 8016224:	4413      	add	r3, r2
 8016226:	781b      	ldrb	r3, [r3, #0]
 8016228:	2b2f      	cmp	r3, #47	@ 0x2f
 801622a:	d0f6      	beq.n	801621a <create_name+0x42>
 801622c:	693a      	ldr	r2, [r7, #16]
 801622e:	69bb      	ldr	r3, [r7, #24]
 8016230:	4413      	add	r3, r2
 8016232:	781b      	ldrb	r3, [r3, #0]
 8016234:	2b5c      	cmp	r3, #92	@ 0x5c
 8016236:	d0f0      	beq.n	801621a <create_name+0x42>
			break;
 8016238:	e02a      	b.n	8016290 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801623a:	697b      	ldr	r3, [r7, #20]
 801623c:	2bfe      	cmp	r3, #254	@ 0xfe
 801623e:	d901      	bls.n	8016244 <create_name+0x6c>
 8016240:	2306      	movs	r3, #6
 8016242:	e17d      	b.n	8016540 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8016244:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016246:	b2db      	uxtb	r3, r3
 8016248:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801624a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801624c:	2101      	movs	r1, #1
 801624e:	4618      	mov	r0, r3
 8016250:	f001 fc44 	bl	8017adc <ff_convert>
 8016254:	4603      	mov	r3, r0
 8016256:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8016258:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801625a:	2b00      	cmp	r3, #0
 801625c:	d101      	bne.n	8016262 <create_name+0x8a>
 801625e:	2306      	movs	r3, #6
 8016260:	e16e      	b.n	8016540 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8016262:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016264:	2b7f      	cmp	r3, #127	@ 0x7f
 8016266:	d809      	bhi.n	801627c <create_name+0xa4>
 8016268:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801626a:	4619      	mov	r1, r3
 801626c:	488d      	ldr	r0, [pc, #564]	@ (80164a4 <create_name+0x2cc>)
 801626e:	f7fe fd63 	bl	8014d38 <chk_chr>
 8016272:	4603      	mov	r3, r0
 8016274:	2b00      	cmp	r3, #0
 8016276:	d001      	beq.n	801627c <create_name+0xa4>
 8016278:	2306      	movs	r3, #6
 801627a:	e161      	b.n	8016540 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	1c5a      	adds	r2, r3, #1
 8016280:	617a      	str	r2, [r7, #20]
 8016282:	005b      	lsls	r3, r3, #1
 8016284:	68fa      	ldr	r2, [r7, #12]
 8016286:	4413      	add	r3, r2
 8016288:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801628a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801628c:	e7b4      	b.n	80161f8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801628e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8016290:	693a      	ldr	r2, [r7, #16]
 8016292:	69bb      	ldr	r3, [r7, #24]
 8016294:	441a      	add	r2, r3
 8016296:	683b      	ldr	r3, [r7, #0]
 8016298:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801629a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801629c:	2b1f      	cmp	r3, #31
 801629e:	d801      	bhi.n	80162a4 <create_name+0xcc>
 80162a0:	2304      	movs	r3, #4
 80162a2:	e000      	b.n	80162a6 <create_name+0xce>
 80162a4:	2300      	movs	r3, #0
 80162a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80162aa:	e011      	b.n	80162d0 <create_name+0xf8>
		w = lfn[di - 1];
 80162ac:	697b      	ldr	r3, [r7, #20]
 80162ae:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80162b2:	3b01      	subs	r3, #1
 80162b4:	005b      	lsls	r3, r3, #1
 80162b6:	68fa      	ldr	r2, [r7, #12]
 80162b8:	4413      	add	r3, r2
 80162ba:	881b      	ldrh	r3, [r3, #0]
 80162bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80162be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162c0:	2b20      	cmp	r3, #32
 80162c2:	d002      	beq.n	80162ca <create_name+0xf2>
 80162c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80162c8:	d106      	bne.n	80162d8 <create_name+0x100>
		di--;
 80162ca:	697b      	ldr	r3, [r7, #20]
 80162cc:	3b01      	subs	r3, #1
 80162ce:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80162d0:	697b      	ldr	r3, [r7, #20]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d1ea      	bne.n	80162ac <create_name+0xd4>
 80162d6:	e000      	b.n	80162da <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80162d8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80162da:	697b      	ldr	r3, [r7, #20]
 80162dc:	005b      	lsls	r3, r3, #1
 80162de:	68fa      	ldr	r2, [r7, #12]
 80162e0:	4413      	add	r3, r2
 80162e2:	2200      	movs	r2, #0
 80162e4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80162e6:	697b      	ldr	r3, [r7, #20]
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d101      	bne.n	80162f0 <create_name+0x118>
 80162ec:	2306      	movs	r3, #6
 80162ee:	e127      	b.n	8016540 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	3324      	adds	r3, #36	@ 0x24
 80162f4:	220b      	movs	r2, #11
 80162f6:	2120      	movs	r1, #32
 80162f8:	4618      	mov	r0, r3
 80162fa:	f7fe fcdb 	bl	8014cb4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80162fe:	2300      	movs	r3, #0
 8016300:	61bb      	str	r3, [r7, #24]
 8016302:	e002      	b.n	801630a <create_name+0x132>
 8016304:	69bb      	ldr	r3, [r7, #24]
 8016306:	3301      	adds	r3, #1
 8016308:	61bb      	str	r3, [r7, #24]
 801630a:	69bb      	ldr	r3, [r7, #24]
 801630c:	005b      	lsls	r3, r3, #1
 801630e:	68fa      	ldr	r2, [r7, #12]
 8016310:	4413      	add	r3, r2
 8016312:	881b      	ldrh	r3, [r3, #0]
 8016314:	2b20      	cmp	r3, #32
 8016316:	d0f5      	beq.n	8016304 <create_name+0x12c>
 8016318:	69bb      	ldr	r3, [r7, #24]
 801631a:	005b      	lsls	r3, r3, #1
 801631c:	68fa      	ldr	r2, [r7, #12]
 801631e:	4413      	add	r3, r2
 8016320:	881b      	ldrh	r3, [r3, #0]
 8016322:	2b2e      	cmp	r3, #46	@ 0x2e
 8016324:	d0ee      	beq.n	8016304 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8016326:	69bb      	ldr	r3, [r7, #24]
 8016328:	2b00      	cmp	r3, #0
 801632a:	d009      	beq.n	8016340 <create_name+0x168>
 801632c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016330:	f043 0303 	orr.w	r3, r3, #3
 8016334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8016338:	e002      	b.n	8016340 <create_name+0x168>
 801633a:	697b      	ldr	r3, [r7, #20]
 801633c:	3b01      	subs	r3, #1
 801633e:	617b      	str	r3, [r7, #20]
 8016340:	697b      	ldr	r3, [r7, #20]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d009      	beq.n	801635a <create_name+0x182>
 8016346:	697b      	ldr	r3, [r7, #20]
 8016348:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801634c:	3b01      	subs	r3, #1
 801634e:	005b      	lsls	r3, r3, #1
 8016350:	68fa      	ldr	r2, [r7, #12]
 8016352:	4413      	add	r3, r2
 8016354:	881b      	ldrh	r3, [r3, #0]
 8016356:	2b2e      	cmp	r3, #46	@ 0x2e
 8016358:	d1ef      	bne.n	801633a <create_name+0x162>

	i = b = 0; ni = 8;
 801635a:	2300      	movs	r3, #0
 801635c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016360:	2300      	movs	r3, #0
 8016362:	623b      	str	r3, [r7, #32]
 8016364:	2308      	movs	r3, #8
 8016366:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8016368:	69bb      	ldr	r3, [r7, #24]
 801636a:	1c5a      	adds	r2, r3, #1
 801636c:	61ba      	str	r2, [r7, #24]
 801636e:	005b      	lsls	r3, r3, #1
 8016370:	68fa      	ldr	r2, [r7, #12]
 8016372:	4413      	add	r3, r2
 8016374:	881b      	ldrh	r3, [r3, #0]
 8016376:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8016378:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801637a:	2b00      	cmp	r3, #0
 801637c:	f000 8090 	beq.w	80164a0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8016380:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016382:	2b20      	cmp	r3, #32
 8016384:	d006      	beq.n	8016394 <create_name+0x1bc>
 8016386:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016388:	2b2e      	cmp	r3, #46	@ 0x2e
 801638a:	d10a      	bne.n	80163a2 <create_name+0x1ca>
 801638c:	69ba      	ldr	r2, [r7, #24]
 801638e:	697b      	ldr	r3, [r7, #20]
 8016390:	429a      	cmp	r2, r3
 8016392:	d006      	beq.n	80163a2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8016394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016398:	f043 0303 	orr.w	r3, r3, #3
 801639c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80163a0:	e07d      	b.n	801649e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80163a2:	6a3a      	ldr	r2, [r7, #32]
 80163a4:	69fb      	ldr	r3, [r7, #28]
 80163a6:	429a      	cmp	r2, r3
 80163a8:	d203      	bcs.n	80163b2 <create_name+0x1da>
 80163aa:	69ba      	ldr	r2, [r7, #24]
 80163ac:	697b      	ldr	r3, [r7, #20]
 80163ae:	429a      	cmp	r2, r3
 80163b0:	d123      	bne.n	80163fa <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80163b2:	69fb      	ldr	r3, [r7, #28]
 80163b4:	2b0b      	cmp	r3, #11
 80163b6:	d106      	bne.n	80163c6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80163b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163bc:	f043 0303 	orr.w	r3, r3, #3
 80163c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80163c4:	e075      	b.n	80164b2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80163c6:	69ba      	ldr	r2, [r7, #24]
 80163c8:	697b      	ldr	r3, [r7, #20]
 80163ca:	429a      	cmp	r2, r3
 80163cc:	d005      	beq.n	80163da <create_name+0x202>
 80163ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163d2:	f043 0303 	orr.w	r3, r3, #3
 80163d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80163da:	69ba      	ldr	r2, [r7, #24]
 80163dc:	697b      	ldr	r3, [r7, #20]
 80163de:	429a      	cmp	r2, r3
 80163e0:	d866      	bhi.n	80164b0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80163e2:	697b      	ldr	r3, [r7, #20]
 80163e4:	61bb      	str	r3, [r7, #24]
 80163e6:	2308      	movs	r3, #8
 80163e8:	623b      	str	r3, [r7, #32]
 80163ea:	230b      	movs	r3, #11
 80163ec:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80163ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80163f2:	009b      	lsls	r3, r3, #2
 80163f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80163f8:	e051      	b.n	801649e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80163fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80163fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80163fe:	d914      	bls.n	801642a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8016400:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016402:	2100      	movs	r1, #0
 8016404:	4618      	mov	r0, r3
 8016406:	f001 fb69 	bl	8017adc <ff_convert>
 801640a:	4603      	mov	r3, r0
 801640c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801640e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016410:	2b00      	cmp	r3, #0
 8016412:	d004      	beq.n	801641e <create_name+0x246>
 8016414:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016416:	3b80      	subs	r3, #128	@ 0x80
 8016418:	4a23      	ldr	r2, [pc, #140]	@ (80164a8 <create_name+0x2d0>)
 801641a:	5cd3      	ldrb	r3, [r2, r3]
 801641c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801641e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016422:	f043 0302 	orr.w	r3, r3, #2
 8016426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801642a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801642c:	2b00      	cmp	r3, #0
 801642e:	d007      	beq.n	8016440 <create_name+0x268>
 8016430:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016432:	4619      	mov	r1, r3
 8016434:	481d      	ldr	r0, [pc, #116]	@ (80164ac <create_name+0x2d4>)
 8016436:	f7fe fc7f 	bl	8014d38 <chk_chr>
 801643a:	4603      	mov	r3, r0
 801643c:	2b00      	cmp	r3, #0
 801643e:	d008      	beq.n	8016452 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8016440:	235f      	movs	r3, #95	@ 0x5f
 8016442:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016448:	f043 0303 	orr.w	r3, r3, #3
 801644c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016450:	e01b      	b.n	801648a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8016452:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016454:	2b40      	cmp	r3, #64	@ 0x40
 8016456:	d909      	bls.n	801646c <create_name+0x294>
 8016458:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801645a:	2b5a      	cmp	r3, #90	@ 0x5a
 801645c:	d806      	bhi.n	801646c <create_name+0x294>
					b |= 2;
 801645e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016462:	f043 0302 	orr.w	r3, r3, #2
 8016466:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801646a:	e00e      	b.n	801648a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801646c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801646e:	2b60      	cmp	r3, #96	@ 0x60
 8016470:	d90b      	bls.n	801648a <create_name+0x2b2>
 8016472:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016474:	2b7a      	cmp	r3, #122	@ 0x7a
 8016476:	d808      	bhi.n	801648a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8016478:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801647c:	f043 0301 	orr.w	r3, r3, #1
 8016480:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016484:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016486:	3b20      	subs	r3, #32
 8016488:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801648a:	6a3b      	ldr	r3, [r7, #32]
 801648c:	1c5a      	adds	r2, r3, #1
 801648e:	623a      	str	r2, [r7, #32]
 8016490:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016492:	b2d1      	uxtb	r1, r2
 8016494:	687a      	ldr	r2, [r7, #4]
 8016496:	4413      	add	r3, r2
 8016498:	460a      	mov	r2, r1
 801649a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801649e:	e763      	b.n	8016368 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80164a0:	bf00      	nop
 80164a2:	e006      	b.n	80164b2 <create_name+0x2da>
 80164a4:	0801b838 	.word	0x0801b838
 80164a8:	0801d3e4 	.word	0x0801d3e4
 80164ac:	0801b844 	.word	0x0801b844
			if (si > di) break;			/* No extension */
 80164b0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80164b8:	2be5      	cmp	r3, #229	@ 0xe5
 80164ba:	d103      	bne.n	80164c4 <create_name+0x2ec>
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	2205      	movs	r2, #5
 80164c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80164c4:	69fb      	ldr	r3, [r7, #28]
 80164c6:	2b08      	cmp	r3, #8
 80164c8:	d104      	bne.n	80164d4 <create_name+0x2fc>
 80164ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164ce:	009b      	lsls	r3, r3, #2
 80164d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80164d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164d8:	f003 030c 	and.w	r3, r3, #12
 80164dc:	2b0c      	cmp	r3, #12
 80164de:	d005      	beq.n	80164ec <create_name+0x314>
 80164e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164e4:	f003 0303 	and.w	r3, r3, #3
 80164e8:	2b03      	cmp	r3, #3
 80164ea:	d105      	bne.n	80164f8 <create_name+0x320>
 80164ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164f0:	f043 0302 	orr.w	r3, r3, #2
 80164f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80164f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164fc:	f003 0302 	and.w	r3, r3, #2
 8016500:	2b00      	cmp	r3, #0
 8016502:	d117      	bne.n	8016534 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8016504:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016508:	f003 0303 	and.w	r3, r3, #3
 801650c:	2b01      	cmp	r3, #1
 801650e:	d105      	bne.n	801651c <create_name+0x344>
 8016510:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016514:	f043 0310 	orr.w	r3, r3, #16
 8016518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801651c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016520:	f003 030c 	and.w	r3, r3, #12
 8016524:	2b04      	cmp	r3, #4
 8016526:	d105      	bne.n	8016534 <create_name+0x35c>
 8016528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801652c:	f043 0308 	orr.w	r3, r3, #8
 8016530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801653a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801653e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8016540:	4618      	mov	r0, r3
 8016542:	3728      	adds	r7, #40	@ 0x28
 8016544:	46bd      	mov	sp, r7
 8016546:	bd80      	pop	{r7, pc}

08016548 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b086      	sub	sp, #24
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
 8016550:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016556:	693b      	ldr	r3, [r7, #16]
 8016558:	681b      	ldr	r3, [r3, #0]
 801655a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801655c:	e002      	b.n	8016564 <follow_path+0x1c>
 801655e:	683b      	ldr	r3, [r7, #0]
 8016560:	3301      	adds	r3, #1
 8016562:	603b      	str	r3, [r7, #0]
 8016564:	683b      	ldr	r3, [r7, #0]
 8016566:	781b      	ldrb	r3, [r3, #0]
 8016568:	2b2f      	cmp	r3, #47	@ 0x2f
 801656a:	d0f8      	beq.n	801655e <follow_path+0x16>
 801656c:	683b      	ldr	r3, [r7, #0]
 801656e:	781b      	ldrb	r3, [r3, #0]
 8016570:	2b5c      	cmp	r3, #92	@ 0x5c
 8016572:	d0f4      	beq.n	801655e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016574:	693b      	ldr	r3, [r7, #16]
 8016576:	2200      	movs	r2, #0
 8016578:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801657a:	683b      	ldr	r3, [r7, #0]
 801657c:	781b      	ldrb	r3, [r3, #0]
 801657e:	2b1f      	cmp	r3, #31
 8016580:	d80a      	bhi.n	8016598 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	2280      	movs	r2, #128	@ 0x80
 8016586:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801658a:	2100      	movs	r1, #0
 801658c:	6878      	ldr	r0, [r7, #4]
 801658e:	f7ff f91c 	bl	80157ca <dir_sdi>
 8016592:	4603      	mov	r3, r0
 8016594:	75fb      	strb	r3, [r7, #23]
 8016596:	e043      	b.n	8016620 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016598:	463b      	mov	r3, r7
 801659a:	4619      	mov	r1, r3
 801659c:	6878      	ldr	r0, [r7, #4]
 801659e:	f7ff fe1b 	bl	80161d8 <create_name>
 80165a2:	4603      	mov	r3, r0
 80165a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80165a6:	7dfb      	ldrb	r3, [r7, #23]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d134      	bne.n	8016616 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80165ac:	6878      	ldr	r0, [r7, #4]
 80165ae:	f7ff fc5a 	bl	8015e66 <dir_find>
 80165b2:	4603      	mov	r3, r0
 80165b4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80165bc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80165be:	7dfb      	ldrb	r3, [r7, #23]
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d00a      	beq.n	80165da <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80165c4:	7dfb      	ldrb	r3, [r7, #23]
 80165c6:	2b04      	cmp	r3, #4
 80165c8:	d127      	bne.n	801661a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80165ca:	7afb      	ldrb	r3, [r7, #11]
 80165cc:	f003 0304 	and.w	r3, r3, #4
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d122      	bne.n	801661a <follow_path+0xd2>
 80165d4:	2305      	movs	r3, #5
 80165d6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80165d8:	e01f      	b.n	801661a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80165da:	7afb      	ldrb	r3, [r7, #11]
 80165dc:	f003 0304 	and.w	r3, r3, #4
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d11c      	bne.n	801661e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80165e4:	693b      	ldr	r3, [r7, #16]
 80165e6:	799b      	ldrb	r3, [r3, #6]
 80165e8:	f003 0310 	and.w	r3, r3, #16
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d102      	bne.n	80165f6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80165f0:	2305      	movs	r3, #5
 80165f2:	75fb      	strb	r3, [r7, #23]
 80165f4:	e014      	b.n	8016620 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80165f6:	68fb      	ldr	r3, [r7, #12]
 80165f8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	695b      	ldr	r3, [r3, #20]
 8016600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016604:	4413      	add	r3, r2
 8016606:	4619      	mov	r1, r3
 8016608:	68f8      	ldr	r0, [r7, #12]
 801660a:	f7ff fa65 	bl	8015ad8 <ld_clust>
 801660e:	4602      	mov	r2, r0
 8016610:	693b      	ldr	r3, [r7, #16]
 8016612:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016614:	e7c0      	b.n	8016598 <follow_path+0x50>
			if (res != FR_OK) break;
 8016616:	bf00      	nop
 8016618:	e002      	b.n	8016620 <follow_path+0xd8>
				break;
 801661a:	bf00      	nop
 801661c:	e000      	b.n	8016620 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801661e:	bf00      	nop
			}
		}
	}

	return res;
 8016620:	7dfb      	ldrb	r3, [r7, #23]
}
 8016622:	4618      	mov	r0, r3
 8016624:	3718      	adds	r7, #24
 8016626:	46bd      	mov	sp, r7
 8016628:	bd80      	pop	{r7, pc}

0801662a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801662a:	b480      	push	{r7}
 801662c:	b087      	sub	sp, #28
 801662e:	af00      	add	r7, sp, #0
 8016630:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8016632:	f04f 33ff 	mov.w	r3, #4294967295
 8016636:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	2b00      	cmp	r3, #0
 801663e:	d031      	beq.n	80166a4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	681b      	ldr	r3, [r3, #0]
 8016644:	617b      	str	r3, [r7, #20]
 8016646:	e002      	b.n	801664e <get_ldnumber+0x24>
 8016648:	697b      	ldr	r3, [r7, #20]
 801664a:	3301      	adds	r3, #1
 801664c:	617b      	str	r3, [r7, #20]
 801664e:	697b      	ldr	r3, [r7, #20]
 8016650:	781b      	ldrb	r3, [r3, #0]
 8016652:	2b1f      	cmp	r3, #31
 8016654:	d903      	bls.n	801665e <get_ldnumber+0x34>
 8016656:	697b      	ldr	r3, [r7, #20]
 8016658:	781b      	ldrb	r3, [r3, #0]
 801665a:	2b3a      	cmp	r3, #58	@ 0x3a
 801665c:	d1f4      	bne.n	8016648 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801665e:	697b      	ldr	r3, [r7, #20]
 8016660:	781b      	ldrb	r3, [r3, #0]
 8016662:	2b3a      	cmp	r3, #58	@ 0x3a
 8016664:	d11c      	bne.n	80166a0 <get_ldnumber+0x76>
			tp = *path;
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801666c:	68fb      	ldr	r3, [r7, #12]
 801666e:	1c5a      	adds	r2, r3, #1
 8016670:	60fa      	str	r2, [r7, #12]
 8016672:	781b      	ldrb	r3, [r3, #0]
 8016674:	3b30      	subs	r3, #48	@ 0x30
 8016676:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016678:	68bb      	ldr	r3, [r7, #8]
 801667a:	2b09      	cmp	r3, #9
 801667c:	d80e      	bhi.n	801669c <get_ldnumber+0x72>
 801667e:	68fa      	ldr	r2, [r7, #12]
 8016680:	697b      	ldr	r3, [r7, #20]
 8016682:	429a      	cmp	r2, r3
 8016684:	d10a      	bne.n	801669c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016686:	68bb      	ldr	r3, [r7, #8]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d107      	bne.n	801669c <get_ldnumber+0x72>
					vol = (int)i;
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8016690:	697b      	ldr	r3, [r7, #20]
 8016692:	3301      	adds	r3, #1
 8016694:	617b      	str	r3, [r7, #20]
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	697a      	ldr	r2, [r7, #20]
 801669a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801669c:	693b      	ldr	r3, [r7, #16]
 801669e:	e002      	b.n	80166a6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80166a0:	2300      	movs	r3, #0
 80166a2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80166a4:	693b      	ldr	r3, [r7, #16]
}
 80166a6:	4618      	mov	r0, r3
 80166a8:	371c      	adds	r7, #28
 80166aa:	46bd      	mov	sp, r7
 80166ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166b0:	4770      	bx	lr
	...

080166b4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80166b4:	b580      	push	{r7, lr}
 80166b6:	b082      	sub	sp, #8
 80166b8:	af00      	add	r7, sp, #0
 80166ba:	6078      	str	r0, [r7, #4]
 80166bc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	2200      	movs	r2, #0
 80166c2:	70da      	strb	r2, [r3, #3]
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	f04f 32ff 	mov.w	r2, #4294967295
 80166ca:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80166cc:	6839      	ldr	r1, [r7, #0]
 80166ce:	6878      	ldr	r0, [r7, #4]
 80166d0:	f7fe fcfe 	bl	80150d0 <move_window>
 80166d4:	4603      	mov	r3, r0
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d001      	beq.n	80166de <check_fs+0x2a>
 80166da:	2304      	movs	r3, #4
 80166dc:	e038      	b.n	8016750 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	3334      	adds	r3, #52	@ 0x34
 80166e2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80166e6:	4618      	mov	r0, r3
 80166e8:	f7fe fa40 	bl	8014b6c <ld_word>
 80166ec:	4603      	mov	r3, r0
 80166ee:	461a      	mov	r2, r3
 80166f0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80166f4:	429a      	cmp	r2, r3
 80166f6:	d001      	beq.n	80166fc <check_fs+0x48>
 80166f8:	2303      	movs	r3, #3
 80166fa:	e029      	b.n	8016750 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016702:	2be9      	cmp	r3, #233	@ 0xe9
 8016704:	d009      	beq.n	801671a <check_fs+0x66>
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801670c:	2beb      	cmp	r3, #235	@ 0xeb
 801670e:	d11e      	bne.n	801674e <check_fs+0x9a>
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8016716:	2b90      	cmp	r3, #144	@ 0x90
 8016718:	d119      	bne.n	801674e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	3334      	adds	r3, #52	@ 0x34
 801671e:	3336      	adds	r3, #54	@ 0x36
 8016720:	4618      	mov	r0, r3
 8016722:	f7fe fa3c 	bl	8014b9e <ld_dword>
 8016726:	4603      	mov	r3, r0
 8016728:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801672c:	4a0a      	ldr	r2, [pc, #40]	@ (8016758 <check_fs+0xa4>)
 801672e:	4293      	cmp	r3, r2
 8016730:	d101      	bne.n	8016736 <check_fs+0x82>
 8016732:	2300      	movs	r3, #0
 8016734:	e00c      	b.n	8016750 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	3334      	adds	r3, #52	@ 0x34
 801673a:	3352      	adds	r3, #82	@ 0x52
 801673c:	4618      	mov	r0, r3
 801673e:	f7fe fa2e 	bl	8014b9e <ld_dword>
 8016742:	4603      	mov	r3, r0
 8016744:	4a05      	ldr	r2, [pc, #20]	@ (801675c <check_fs+0xa8>)
 8016746:	4293      	cmp	r3, r2
 8016748:	d101      	bne.n	801674e <check_fs+0x9a>
 801674a:	2300      	movs	r3, #0
 801674c:	e000      	b.n	8016750 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801674e:	2302      	movs	r3, #2
}
 8016750:	4618      	mov	r0, r3
 8016752:	3708      	adds	r7, #8
 8016754:	46bd      	mov	sp, r7
 8016756:	bd80      	pop	{r7, pc}
 8016758:	00544146 	.word	0x00544146
 801675c:	33544146 	.word	0x33544146

08016760 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016760:	b580      	push	{r7, lr}
 8016762:	b096      	sub	sp, #88	@ 0x58
 8016764:	af00      	add	r7, sp, #0
 8016766:	60f8      	str	r0, [r7, #12]
 8016768:	60b9      	str	r1, [r7, #8]
 801676a:	4613      	mov	r3, r2
 801676c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801676e:	68bb      	ldr	r3, [r7, #8]
 8016770:	2200      	movs	r2, #0
 8016772:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016774:	68f8      	ldr	r0, [r7, #12]
 8016776:	f7ff ff58 	bl	801662a <get_ldnumber>
 801677a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801677c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801677e:	2b00      	cmp	r3, #0
 8016780:	da01      	bge.n	8016786 <find_volume+0x26>
 8016782:	230b      	movs	r3, #11
 8016784:	e230      	b.n	8016be8 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016786:	4aa1      	ldr	r2, [pc, #644]	@ (8016a0c <find_volume+0x2ac>)
 8016788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801678a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801678e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8016790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016792:	2b00      	cmp	r3, #0
 8016794:	d101      	bne.n	801679a <find_volume+0x3a>
 8016796:	230c      	movs	r3, #12
 8016798:	e226      	b.n	8016be8 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801679a:	68bb      	ldr	r3, [r7, #8]
 801679c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801679e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80167a0:	79fb      	ldrb	r3, [r7, #7]
 80167a2:	f023 0301 	bic.w	r3, r3, #1
 80167a6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80167a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167aa:	781b      	ldrb	r3, [r3, #0]
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d01a      	beq.n	80167e6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80167b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167b2:	785b      	ldrb	r3, [r3, #1]
 80167b4:	4618      	mov	r0, r3
 80167b6:	f7fe f93b 	bl	8014a30 <disk_status>
 80167ba:	4603      	mov	r3, r0
 80167bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80167c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80167c4:	f003 0301 	and.w	r3, r3, #1
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d10c      	bne.n	80167e6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80167cc:	79fb      	ldrb	r3, [r7, #7]
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d007      	beq.n	80167e2 <find_volume+0x82>
 80167d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80167d6:	f003 0304 	and.w	r3, r3, #4
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d001      	beq.n	80167e2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80167de:	230a      	movs	r3, #10
 80167e0:	e202      	b.n	8016be8 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80167e2:	2300      	movs	r3, #0
 80167e4:	e200      	b.n	8016be8 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80167e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167e8:	2200      	movs	r2, #0
 80167ea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80167ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80167ee:	b2da      	uxtb	r2, r3
 80167f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167f2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80167f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167f6:	785b      	ldrb	r3, [r3, #1]
 80167f8:	4618      	mov	r0, r3
 80167fa:	f7fe f933 	bl	8014a64 <disk_initialize>
 80167fe:	4603      	mov	r3, r0
 8016800:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016804:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016808:	f003 0301 	and.w	r3, r3, #1
 801680c:	2b00      	cmp	r3, #0
 801680e:	d001      	beq.n	8016814 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8016810:	2303      	movs	r3, #3
 8016812:	e1e9      	b.n	8016be8 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016814:	79fb      	ldrb	r3, [r7, #7]
 8016816:	2b00      	cmp	r3, #0
 8016818:	d007      	beq.n	801682a <find_volume+0xca>
 801681a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801681e:	f003 0304 	and.w	r3, r3, #4
 8016822:	2b00      	cmp	r3, #0
 8016824:	d001      	beq.n	801682a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016826:	230a      	movs	r3, #10
 8016828:	e1de      	b.n	8016be8 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801682a:	2300      	movs	r3, #0
 801682c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801682e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016830:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016832:	f7ff ff3f 	bl	80166b4 <check_fs>
 8016836:	4603      	mov	r3, r0
 8016838:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801683c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016840:	2b02      	cmp	r3, #2
 8016842:	d149      	bne.n	80168d8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016844:	2300      	movs	r3, #0
 8016846:	643b      	str	r3, [r7, #64]	@ 0x40
 8016848:	e01e      	b.n	8016888 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801684a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801684c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016852:	011b      	lsls	r3, r3, #4
 8016854:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016858:	4413      	add	r3, r2
 801685a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801685c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801685e:	3304      	adds	r3, #4
 8016860:	781b      	ldrb	r3, [r3, #0]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d006      	beq.n	8016874 <find_volume+0x114>
 8016866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016868:	3308      	adds	r3, #8
 801686a:	4618      	mov	r0, r3
 801686c:	f7fe f997 	bl	8014b9e <ld_dword>
 8016870:	4602      	mov	r2, r0
 8016872:	e000      	b.n	8016876 <find_volume+0x116>
 8016874:	2200      	movs	r2, #0
 8016876:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016878:	009b      	lsls	r3, r3, #2
 801687a:	3358      	adds	r3, #88	@ 0x58
 801687c:	443b      	add	r3, r7
 801687e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016884:	3301      	adds	r3, #1
 8016886:	643b      	str	r3, [r7, #64]	@ 0x40
 8016888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801688a:	2b03      	cmp	r3, #3
 801688c:	d9dd      	bls.n	801684a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801688e:	2300      	movs	r3, #0
 8016890:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8016892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016894:	2b00      	cmp	r3, #0
 8016896:	d002      	beq.n	801689e <find_volume+0x13e>
 8016898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801689a:	3b01      	subs	r3, #1
 801689c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801689e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168a0:	009b      	lsls	r3, r3, #2
 80168a2:	3358      	adds	r3, #88	@ 0x58
 80168a4:	443b      	add	r3, r7
 80168a6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80168aa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80168ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d005      	beq.n	80168be <find_volume+0x15e>
 80168b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80168b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80168b6:	f7ff fefd 	bl	80166b4 <check_fs>
 80168ba:	4603      	mov	r3, r0
 80168bc:	e000      	b.n	80168c0 <find_volume+0x160>
 80168be:	2303      	movs	r3, #3
 80168c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80168c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168c8:	2b01      	cmp	r3, #1
 80168ca:	d905      	bls.n	80168d8 <find_volume+0x178>
 80168cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168ce:	3301      	adds	r3, #1
 80168d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80168d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168d4:	2b03      	cmp	r3, #3
 80168d6:	d9e2      	bls.n	801689e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80168d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168dc:	2b04      	cmp	r3, #4
 80168de:	d101      	bne.n	80168e4 <find_volume+0x184>
 80168e0:	2301      	movs	r3, #1
 80168e2:	e181      	b.n	8016be8 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80168e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168e8:	2b01      	cmp	r3, #1
 80168ea:	d901      	bls.n	80168f0 <find_volume+0x190>
 80168ec:	230d      	movs	r3, #13
 80168ee:	e17b      	b.n	8016be8 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80168f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168f2:	3334      	adds	r3, #52	@ 0x34
 80168f4:	330b      	adds	r3, #11
 80168f6:	4618      	mov	r0, r3
 80168f8:	f7fe f938 	bl	8014b6c <ld_word>
 80168fc:	4603      	mov	r3, r0
 80168fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016902:	d001      	beq.n	8016908 <find_volume+0x1a8>
 8016904:	230d      	movs	r3, #13
 8016906:	e16f      	b.n	8016be8 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8016908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801690a:	3334      	adds	r3, #52	@ 0x34
 801690c:	3316      	adds	r3, #22
 801690e:	4618      	mov	r0, r3
 8016910:	f7fe f92c 	bl	8014b6c <ld_word>
 8016914:	4603      	mov	r3, r0
 8016916:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016918:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801691a:	2b00      	cmp	r3, #0
 801691c:	d106      	bne.n	801692c <find_volume+0x1cc>
 801691e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016920:	3334      	adds	r3, #52	@ 0x34
 8016922:	3324      	adds	r3, #36	@ 0x24
 8016924:	4618      	mov	r0, r3
 8016926:	f7fe f93a 	bl	8014b9e <ld_dword>
 801692a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 801692c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801692e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016930:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016934:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8016938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801693a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801693e:	789b      	ldrb	r3, [r3, #2]
 8016940:	2b01      	cmp	r3, #1
 8016942:	d005      	beq.n	8016950 <find_volume+0x1f0>
 8016944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016946:	789b      	ldrb	r3, [r3, #2]
 8016948:	2b02      	cmp	r3, #2
 801694a:	d001      	beq.n	8016950 <find_volume+0x1f0>
 801694c:	230d      	movs	r3, #13
 801694e:	e14b      	b.n	8016be8 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016952:	789b      	ldrb	r3, [r3, #2]
 8016954:	461a      	mov	r2, r3
 8016956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016958:	fb02 f303 	mul.w	r3, r2, r3
 801695c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8016964:	461a      	mov	r2, r3
 8016966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016968:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801696a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801696c:	895b      	ldrh	r3, [r3, #10]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d008      	beq.n	8016984 <find_volume+0x224>
 8016972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016974:	895b      	ldrh	r3, [r3, #10]
 8016976:	461a      	mov	r2, r3
 8016978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801697a:	895b      	ldrh	r3, [r3, #10]
 801697c:	3b01      	subs	r3, #1
 801697e:	4013      	ands	r3, r2
 8016980:	2b00      	cmp	r3, #0
 8016982:	d001      	beq.n	8016988 <find_volume+0x228>
 8016984:	230d      	movs	r3, #13
 8016986:	e12f      	b.n	8016be8 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801698a:	3334      	adds	r3, #52	@ 0x34
 801698c:	3311      	adds	r3, #17
 801698e:	4618      	mov	r0, r3
 8016990:	f7fe f8ec 	bl	8014b6c <ld_word>
 8016994:	4603      	mov	r3, r0
 8016996:	461a      	mov	r2, r3
 8016998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801699a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801699c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801699e:	891b      	ldrh	r3, [r3, #8]
 80169a0:	f003 030f 	and.w	r3, r3, #15
 80169a4:	b29b      	uxth	r3, r3
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d001      	beq.n	80169ae <find_volume+0x24e>
 80169aa:	230d      	movs	r3, #13
 80169ac:	e11c      	b.n	8016be8 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80169ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169b0:	3334      	adds	r3, #52	@ 0x34
 80169b2:	3313      	adds	r3, #19
 80169b4:	4618      	mov	r0, r3
 80169b6:	f7fe f8d9 	bl	8014b6c <ld_word>
 80169ba:	4603      	mov	r3, r0
 80169bc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80169be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d106      	bne.n	80169d2 <find_volume+0x272>
 80169c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169c6:	3334      	adds	r3, #52	@ 0x34
 80169c8:	3320      	adds	r3, #32
 80169ca:	4618      	mov	r0, r3
 80169cc:	f7fe f8e7 	bl	8014b9e <ld_dword>
 80169d0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80169d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169d4:	3334      	adds	r3, #52	@ 0x34
 80169d6:	330e      	adds	r3, #14
 80169d8:	4618      	mov	r0, r3
 80169da:	f7fe f8c7 	bl	8014b6c <ld_word>
 80169de:	4603      	mov	r3, r0
 80169e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80169e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d101      	bne.n	80169ec <find_volume+0x28c>
 80169e8:	230d      	movs	r3, #13
 80169ea:	e0fd      	b.n	8016be8 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80169ec:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80169ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80169f0:	4413      	add	r3, r2
 80169f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80169f4:	8912      	ldrh	r2, [r2, #8]
 80169f6:	0912      	lsrs	r2, r2, #4
 80169f8:	b292      	uxth	r2, r2
 80169fa:	4413      	add	r3, r2
 80169fc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80169fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a02:	429a      	cmp	r2, r3
 8016a04:	d204      	bcs.n	8016a10 <find_volume+0x2b0>
 8016a06:	230d      	movs	r3, #13
 8016a08:	e0ee      	b.n	8016be8 <find_volume+0x488>
 8016a0a:	bf00      	nop
 8016a0c:	20002994 	.word	0x20002994
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a14:	1ad3      	subs	r3, r2, r3
 8016a16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a18:	8952      	ldrh	r2, [r2, #10]
 8016a1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8016a1e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d101      	bne.n	8016a2a <find_volume+0x2ca>
 8016a26:	230d      	movs	r3, #13
 8016a28:	e0de      	b.n	8016be8 <find_volume+0x488>
		fmt = FS_FAT32;
 8016a2a:	2303      	movs	r3, #3
 8016a2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a32:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016a36:	4293      	cmp	r3, r2
 8016a38:	d802      	bhi.n	8016a40 <find_volume+0x2e0>
 8016a3a:	2302      	movs	r3, #2
 8016a3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a42:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016a46:	4293      	cmp	r3, r2
 8016a48:	d802      	bhi.n	8016a50 <find_volume+0x2f0>
 8016a4a:	2301      	movs	r3, #1
 8016a4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a52:	1c9a      	adds	r2, r3, #2
 8016a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a56:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8016a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016a5c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016a5e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016a60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a62:	441a      	add	r2, r3
 8016a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a66:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8016a68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a6c:	441a      	add	r2, r3
 8016a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a70:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8016a72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016a76:	2b03      	cmp	r3, #3
 8016a78:	d11e      	bne.n	8016ab8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a7c:	3334      	adds	r3, #52	@ 0x34
 8016a7e:	332a      	adds	r3, #42	@ 0x2a
 8016a80:	4618      	mov	r0, r3
 8016a82:	f7fe f873 	bl	8014b6c <ld_word>
 8016a86:	4603      	mov	r3, r0
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	d001      	beq.n	8016a90 <find_volume+0x330>
 8016a8c:	230d      	movs	r3, #13
 8016a8e:	e0ab      	b.n	8016be8 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a92:	891b      	ldrh	r3, [r3, #8]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d001      	beq.n	8016a9c <find_volume+0x33c>
 8016a98:	230d      	movs	r3, #13
 8016a9a:	e0a5      	b.n	8016be8 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a9e:	3334      	adds	r3, #52	@ 0x34
 8016aa0:	332c      	adds	r3, #44	@ 0x2c
 8016aa2:	4618      	mov	r0, r3
 8016aa4:	f7fe f87b 	bl	8014b9e <ld_dword>
 8016aa8:	4602      	mov	r2, r0
 8016aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aac:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ab0:	699b      	ldr	r3, [r3, #24]
 8016ab2:	009b      	lsls	r3, r3, #2
 8016ab4:	647b      	str	r3, [r7, #68]	@ 0x44
 8016ab6:	e01f      	b.n	8016af8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aba:	891b      	ldrh	r3, [r3, #8]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d101      	bne.n	8016ac4 <find_volume+0x364>
 8016ac0:	230d      	movs	r3, #13
 8016ac2:	e091      	b.n	8016be8 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ac6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016aca:	441a      	add	r2, r3
 8016acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ace:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016ad0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016ad4:	2b02      	cmp	r3, #2
 8016ad6:	d103      	bne.n	8016ae0 <find_volume+0x380>
 8016ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ada:	699b      	ldr	r3, [r3, #24]
 8016adc:	005b      	lsls	r3, r3, #1
 8016ade:	e00a      	b.n	8016af6 <find_volume+0x396>
 8016ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ae2:	699a      	ldr	r2, [r3, #24]
 8016ae4:	4613      	mov	r3, r2
 8016ae6:	005b      	lsls	r3, r3, #1
 8016ae8:	4413      	add	r3, r2
 8016aea:	085a      	lsrs	r2, r3, #1
 8016aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aee:	699b      	ldr	r3, [r3, #24]
 8016af0:	f003 0301 	and.w	r3, r3, #1
 8016af4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016af6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016afa:	69da      	ldr	r2, [r3, #28]
 8016afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016afe:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016b02:	0a5b      	lsrs	r3, r3, #9
 8016b04:	429a      	cmp	r2, r3
 8016b06:	d201      	bcs.n	8016b0c <find_volume+0x3ac>
 8016b08:	230d      	movs	r3, #13
 8016b0a:	e06d      	b.n	8016be8 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8016b12:	615a      	str	r2, [r3, #20]
 8016b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b16:	695a      	ldr	r2, [r3, #20]
 8016b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b1a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b1e:	2280      	movs	r2, #128	@ 0x80
 8016b20:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016b22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016b26:	2b03      	cmp	r3, #3
 8016b28:	d149      	bne.n	8016bbe <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b2c:	3334      	adds	r3, #52	@ 0x34
 8016b2e:	3330      	adds	r3, #48	@ 0x30
 8016b30:	4618      	mov	r0, r3
 8016b32:	f7fe f81b 	bl	8014b6c <ld_word>
 8016b36:	4603      	mov	r3, r0
 8016b38:	2b01      	cmp	r3, #1
 8016b3a:	d140      	bne.n	8016bbe <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b3e:	3301      	adds	r3, #1
 8016b40:	4619      	mov	r1, r3
 8016b42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016b44:	f7fe fac4 	bl	80150d0 <move_window>
 8016b48:	4603      	mov	r3, r0
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d137      	bne.n	8016bbe <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b50:	2200      	movs	r2, #0
 8016b52:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b56:	3334      	adds	r3, #52	@ 0x34
 8016b58:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	f7fe f805 	bl	8014b6c <ld_word>
 8016b62:	4603      	mov	r3, r0
 8016b64:	461a      	mov	r2, r3
 8016b66:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016b6a:	429a      	cmp	r2, r3
 8016b6c:	d127      	bne.n	8016bbe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b70:	3334      	adds	r3, #52	@ 0x34
 8016b72:	4618      	mov	r0, r3
 8016b74:	f7fe f813 	bl	8014b9e <ld_dword>
 8016b78:	4603      	mov	r3, r0
 8016b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8016bf0 <find_volume+0x490>)
 8016b7c:	4293      	cmp	r3, r2
 8016b7e:	d11e      	bne.n	8016bbe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b82:	3334      	adds	r3, #52	@ 0x34
 8016b84:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016b88:	4618      	mov	r0, r3
 8016b8a:	f7fe f808 	bl	8014b9e <ld_dword>
 8016b8e:	4603      	mov	r3, r0
 8016b90:	4a18      	ldr	r2, [pc, #96]	@ (8016bf4 <find_volume+0x494>)
 8016b92:	4293      	cmp	r3, r2
 8016b94:	d113      	bne.n	8016bbe <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b98:	3334      	adds	r3, #52	@ 0x34
 8016b9a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	f7fd fffd 	bl	8014b9e <ld_dword>
 8016ba4:	4602      	mov	r2, r0
 8016ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ba8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bac:	3334      	adds	r3, #52	@ 0x34
 8016bae:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	f7fd fff3 	bl	8014b9e <ld_dword>
 8016bb8:	4602      	mov	r2, r0
 8016bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bbc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bc0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016bc4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8016bf8 <find_volume+0x498>)
 8016bc8:	881b      	ldrh	r3, [r3, #0]
 8016bca:	3301      	adds	r3, #1
 8016bcc:	b29a      	uxth	r2, r3
 8016bce:	4b0a      	ldr	r3, [pc, #40]	@ (8016bf8 <find_volume+0x498>)
 8016bd0:	801a      	strh	r2, [r3, #0]
 8016bd2:	4b09      	ldr	r3, [pc, #36]	@ (8016bf8 <find_volume+0x498>)
 8016bd4:	881a      	ldrh	r2, [r3, #0]
 8016bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bd8:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8016bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bdc:	4a07      	ldr	r2, [pc, #28]	@ (8016bfc <find_volume+0x49c>)
 8016bde:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016be0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016be2:	f7fe fa0d 	bl	8015000 <clear_lock>
#endif
	return FR_OK;
 8016be6:	2300      	movs	r3, #0
}
 8016be8:	4618      	mov	r0, r3
 8016bea:	3758      	adds	r7, #88	@ 0x58
 8016bec:	46bd      	mov	sp, r7
 8016bee:	bd80      	pop	{r7, pc}
 8016bf0:	41615252 	.word	0x41615252
 8016bf4:	61417272 	.word	0x61417272
 8016bf8:	20002998 	.word	0x20002998
 8016bfc:	200029bc 	.word	0x200029bc

08016c00 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016c00:	b580      	push	{r7, lr}
 8016c02:	b084      	sub	sp, #16
 8016c04:	af00      	add	r7, sp, #0
 8016c06:	6078      	str	r0, [r7, #4]
 8016c08:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016c0a:	2309      	movs	r3, #9
 8016c0c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d01c      	beq.n	8016c4e <validate+0x4e>
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	681b      	ldr	r3, [r3, #0]
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d018      	beq.n	8016c4e <validate+0x4e>
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	681b      	ldr	r3, [r3, #0]
 8016c20:	781b      	ldrb	r3, [r3, #0]
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d013      	beq.n	8016c4e <validate+0x4e>
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	889a      	ldrh	r2, [r3, #4]
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	88db      	ldrh	r3, [r3, #6]
 8016c30:	429a      	cmp	r2, r3
 8016c32:	d10c      	bne.n	8016c4e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	785b      	ldrb	r3, [r3, #1]
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	f7fd fef8 	bl	8014a30 <disk_status>
 8016c40:	4603      	mov	r3, r0
 8016c42:	f003 0301 	and.w	r3, r3, #1
 8016c46:	2b00      	cmp	r3, #0
 8016c48:	d101      	bne.n	8016c4e <validate+0x4e>
			res = FR_OK;
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016c4e:	7bfb      	ldrb	r3, [r7, #15]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d102      	bne.n	8016c5a <validate+0x5a>
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	e000      	b.n	8016c5c <validate+0x5c>
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	683a      	ldr	r2, [r7, #0]
 8016c5e:	6013      	str	r3, [r2, #0]
	return res;
 8016c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c62:	4618      	mov	r0, r3
 8016c64:	3710      	adds	r7, #16
 8016c66:	46bd      	mov	sp, r7
 8016c68:	bd80      	pop	{r7, pc}
	...

08016c6c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	b088      	sub	sp, #32
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	60f8      	str	r0, [r7, #12]
 8016c74:	60b9      	str	r1, [r7, #8]
 8016c76:	4613      	mov	r3, r2
 8016c78:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016c7a:	68bb      	ldr	r3, [r7, #8]
 8016c7c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016c7e:	f107 0310 	add.w	r3, r7, #16
 8016c82:	4618      	mov	r0, r3
 8016c84:	f7ff fcd1 	bl	801662a <get_ldnumber>
 8016c88:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016c8a:	69fb      	ldr	r3, [r7, #28]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	da01      	bge.n	8016c94 <f_mount+0x28>
 8016c90:	230b      	movs	r3, #11
 8016c92:	e02b      	b.n	8016cec <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016c94:	4a17      	ldr	r2, [pc, #92]	@ (8016cf4 <f_mount+0x88>)
 8016c96:	69fb      	ldr	r3, [r7, #28]
 8016c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016c9c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016c9e:	69bb      	ldr	r3, [r7, #24]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d005      	beq.n	8016cb0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016ca4:	69b8      	ldr	r0, [r7, #24]
 8016ca6:	f7fe f9ab 	bl	8015000 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016caa:	69bb      	ldr	r3, [r7, #24]
 8016cac:	2200      	movs	r2, #0
 8016cae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	d002      	beq.n	8016cbc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016cb6:	68fb      	ldr	r3, [r7, #12]
 8016cb8:	2200      	movs	r2, #0
 8016cba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016cbc:	68fa      	ldr	r2, [r7, #12]
 8016cbe:	490d      	ldr	r1, [pc, #52]	@ (8016cf4 <f_mount+0x88>)
 8016cc0:	69fb      	ldr	r3, [r7, #28]
 8016cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016cc6:	68fb      	ldr	r3, [r7, #12]
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d002      	beq.n	8016cd2 <f_mount+0x66>
 8016ccc:	79fb      	ldrb	r3, [r7, #7]
 8016cce:	2b01      	cmp	r3, #1
 8016cd0:	d001      	beq.n	8016cd6 <f_mount+0x6a>
 8016cd2:	2300      	movs	r3, #0
 8016cd4:	e00a      	b.n	8016cec <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016cd6:	f107 010c 	add.w	r1, r7, #12
 8016cda:	f107 0308 	add.w	r3, r7, #8
 8016cde:	2200      	movs	r2, #0
 8016ce0:	4618      	mov	r0, r3
 8016ce2:	f7ff fd3d 	bl	8016760 <find_volume>
 8016ce6:	4603      	mov	r3, r0
 8016ce8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8016cec:	4618      	mov	r0, r3
 8016cee:	3720      	adds	r7, #32
 8016cf0:	46bd      	mov	sp, r7
 8016cf2:	bd80      	pop	{r7, pc}
 8016cf4:	20002994 	.word	0x20002994

08016cf8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016cf8:	b580      	push	{r7, lr}
 8016cfa:	b09a      	sub	sp, #104	@ 0x68
 8016cfc:	af00      	add	r7, sp, #0
 8016cfe:	60f8      	str	r0, [r7, #12]
 8016d00:	60b9      	str	r1, [r7, #8]
 8016d02:	4613      	mov	r3, r2
 8016d04:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016d06:	68fb      	ldr	r3, [r7, #12]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d101      	bne.n	8016d10 <f_open+0x18>
 8016d0c:	2309      	movs	r3, #9
 8016d0e:	e1a9      	b.n	8017064 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016d10:	79fb      	ldrb	r3, [r7, #7]
 8016d12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016d16:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016d18:	79fa      	ldrb	r2, [r7, #7]
 8016d1a:	f107 0114 	add.w	r1, r7, #20
 8016d1e:	f107 0308 	add.w	r3, r7, #8
 8016d22:	4618      	mov	r0, r3
 8016d24:	f7ff fd1c 	bl	8016760 <find_volume>
 8016d28:	4603      	mov	r3, r0
 8016d2a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8016d2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d32:	2b00      	cmp	r3, #0
 8016d34:	f040 818d 	bne.w	8017052 <f_open+0x35a>
		dj.obj.fs = fs;
 8016d38:	697b      	ldr	r3, [r7, #20]
 8016d3a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016d3c:	68ba      	ldr	r2, [r7, #8]
 8016d3e:	f107 0318 	add.w	r3, r7, #24
 8016d42:	4611      	mov	r1, r2
 8016d44:	4618      	mov	r0, r3
 8016d46:	f7ff fbff 	bl	8016548 <follow_path>
 8016d4a:	4603      	mov	r3, r0
 8016d4c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016d50:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d118      	bne.n	8016d8a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016d58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016d5c:	b25b      	sxtb	r3, r3
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	da03      	bge.n	8016d6a <f_open+0x72>
				res = FR_INVALID_NAME;
 8016d62:	2306      	movs	r3, #6
 8016d64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016d68:	e00f      	b.n	8016d8a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016d6a:	79fb      	ldrb	r3, [r7, #7]
 8016d6c:	2b01      	cmp	r3, #1
 8016d6e:	bf8c      	ite	hi
 8016d70:	2301      	movhi	r3, #1
 8016d72:	2300      	movls	r3, #0
 8016d74:	b2db      	uxtb	r3, r3
 8016d76:	461a      	mov	r2, r3
 8016d78:	f107 0318 	add.w	r3, r7, #24
 8016d7c:	4611      	mov	r1, r2
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f7fd fff6 	bl	8014d70 <chk_lock>
 8016d84:	4603      	mov	r3, r0
 8016d86:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016d8a:	79fb      	ldrb	r3, [r7, #7]
 8016d8c:	f003 031c 	and.w	r3, r3, #28
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d07f      	beq.n	8016e94 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016d94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d98:	2b00      	cmp	r3, #0
 8016d9a:	d017      	beq.n	8016dcc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016da0:	2b04      	cmp	r3, #4
 8016da2:	d10e      	bne.n	8016dc2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016da4:	f7fe f840 	bl	8014e28 <enq_lock>
 8016da8:	4603      	mov	r3, r0
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d006      	beq.n	8016dbc <f_open+0xc4>
 8016dae:	f107 0318 	add.w	r3, r7, #24
 8016db2:	4618      	mov	r0, r3
 8016db4:	f7ff f918 	bl	8015fe8 <dir_register>
 8016db8:	4603      	mov	r3, r0
 8016dba:	e000      	b.n	8016dbe <f_open+0xc6>
 8016dbc:	2312      	movs	r3, #18
 8016dbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016dc2:	79fb      	ldrb	r3, [r7, #7]
 8016dc4:	f043 0308 	orr.w	r3, r3, #8
 8016dc8:	71fb      	strb	r3, [r7, #7]
 8016dca:	e010      	b.n	8016dee <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016dcc:	7fbb      	ldrb	r3, [r7, #30]
 8016dce:	f003 0311 	and.w	r3, r3, #17
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d003      	beq.n	8016dde <f_open+0xe6>
					res = FR_DENIED;
 8016dd6:	2307      	movs	r3, #7
 8016dd8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016ddc:	e007      	b.n	8016dee <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016dde:	79fb      	ldrb	r3, [r7, #7]
 8016de0:	f003 0304 	and.w	r3, r3, #4
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d002      	beq.n	8016dee <f_open+0xf6>
 8016de8:	2308      	movs	r3, #8
 8016dea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016dee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d168      	bne.n	8016ec8 <f_open+0x1d0>
 8016df6:	79fb      	ldrb	r3, [r7, #7]
 8016df8:	f003 0308 	and.w	r3, r3, #8
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	d063      	beq.n	8016ec8 <f_open+0x1d0>
				dw = GET_FATTIME();
 8016e00:	f7fc f974 	bl	80130ec <get_fattime>
 8016e04:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e08:	330e      	adds	r3, #14
 8016e0a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e0c:	4618      	mov	r0, r3
 8016e0e:	f7fd ff04 	bl	8014c1a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e14:	3316      	adds	r3, #22
 8016e16:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e18:	4618      	mov	r0, r3
 8016e1a:	f7fd fefe 	bl	8014c1a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e20:	330b      	adds	r3, #11
 8016e22:	2220      	movs	r2, #32
 8016e24:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016e26:	697b      	ldr	r3, [r7, #20]
 8016e28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016e2a:	4611      	mov	r1, r2
 8016e2c:	4618      	mov	r0, r3
 8016e2e:	f7fe fe53 	bl	8015ad8 <ld_clust>
 8016e32:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016e34:	697b      	ldr	r3, [r7, #20]
 8016e36:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016e38:	2200      	movs	r2, #0
 8016e3a:	4618      	mov	r0, r3
 8016e3c:	f7fe fe6b 	bl	8015b16 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e42:	331c      	adds	r3, #28
 8016e44:	2100      	movs	r1, #0
 8016e46:	4618      	mov	r0, r3
 8016e48:	f7fd fee7 	bl	8014c1a <st_dword>
					fs->wflag = 1;
 8016e4c:	697b      	ldr	r3, [r7, #20]
 8016e4e:	2201      	movs	r2, #1
 8016e50:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016e52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d037      	beq.n	8016ec8 <f_open+0x1d0>
						dw = fs->winsect;
 8016e58:	697b      	ldr	r3, [r7, #20]
 8016e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016e5c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016e5e:	f107 0318 	add.w	r3, r7, #24
 8016e62:	2200      	movs	r2, #0
 8016e64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016e66:	4618      	mov	r0, r3
 8016e68:	f7fe fb7e 	bl	8015568 <remove_chain>
 8016e6c:	4603      	mov	r3, r0
 8016e6e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016e72:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d126      	bne.n	8016ec8 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016e7a:	697b      	ldr	r3, [r7, #20]
 8016e7c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e7e:	4618      	mov	r0, r3
 8016e80:	f7fe f926 	bl	80150d0 <move_window>
 8016e84:	4603      	mov	r3, r0
 8016e86:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016e8a:	697b      	ldr	r3, [r7, #20]
 8016e8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016e8e:	3a01      	subs	r2, #1
 8016e90:	611a      	str	r2, [r3, #16]
 8016e92:	e019      	b.n	8016ec8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016e94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d115      	bne.n	8016ec8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016e9c:	7fbb      	ldrb	r3, [r7, #30]
 8016e9e:	f003 0310 	and.w	r3, r3, #16
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d003      	beq.n	8016eae <f_open+0x1b6>
					res = FR_NO_FILE;
 8016ea6:	2304      	movs	r3, #4
 8016ea8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016eac:	e00c      	b.n	8016ec8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016eae:	79fb      	ldrb	r3, [r7, #7]
 8016eb0:	f003 0302 	and.w	r3, r3, #2
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	d007      	beq.n	8016ec8 <f_open+0x1d0>
 8016eb8:	7fbb      	ldrb	r3, [r7, #30]
 8016eba:	f003 0301 	and.w	r3, r3, #1
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d002      	beq.n	8016ec8 <f_open+0x1d0>
						res = FR_DENIED;
 8016ec2:	2307      	movs	r3, #7
 8016ec4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016ec8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d126      	bne.n	8016f1e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016ed0:	79fb      	ldrb	r3, [r7, #7]
 8016ed2:	f003 0308 	and.w	r3, r3, #8
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	d003      	beq.n	8016ee2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016eda:	79fb      	ldrb	r3, [r7, #7]
 8016edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016ee0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016ee2:	697b      	ldr	r3, [r7, #20]
 8016ee4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016ee6:	68fb      	ldr	r3, [r7, #12]
 8016ee8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016eea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016ef0:	79fb      	ldrb	r3, [r7, #7]
 8016ef2:	2b01      	cmp	r3, #1
 8016ef4:	bf8c      	ite	hi
 8016ef6:	2301      	movhi	r3, #1
 8016ef8:	2300      	movls	r3, #0
 8016efa:	b2db      	uxtb	r3, r3
 8016efc:	461a      	mov	r2, r3
 8016efe:	f107 0318 	add.w	r3, r7, #24
 8016f02:	4611      	mov	r1, r2
 8016f04:	4618      	mov	r0, r3
 8016f06:	f7fd ffb1 	bl	8014e6c <inc_lock>
 8016f0a:	4602      	mov	r2, r0
 8016f0c:	68fb      	ldr	r3, [r7, #12]
 8016f0e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016f10:	68fb      	ldr	r3, [r7, #12]
 8016f12:	691b      	ldr	r3, [r3, #16]
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d102      	bne.n	8016f1e <f_open+0x226>
 8016f18:	2302      	movs	r3, #2
 8016f1a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016f1e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	f040 8095 	bne.w	8017052 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016f28:	697b      	ldr	r3, [r7, #20]
 8016f2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f2c:	4611      	mov	r1, r2
 8016f2e:	4618      	mov	r0, r3
 8016f30:	f7fe fdd2 	bl	8015ad8 <ld_clust>
 8016f34:	4602      	mov	r2, r0
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f3c:	331c      	adds	r3, #28
 8016f3e:	4618      	mov	r0, r3
 8016f40:	f7fd fe2d 	bl	8014b9e <ld_dword>
 8016f44:	4602      	mov	r2, r0
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	2200      	movs	r2, #0
 8016f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016f50:	697a      	ldr	r2, [r7, #20]
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016f56:	697b      	ldr	r3, [r7, #20]
 8016f58:	88da      	ldrh	r2, [r3, #6]
 8016f5a:	68fb      	ldr	r3, [r7, #12]
 8016f5c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	79fa      	ldrb	r2, [r7, #7]
 8016f62:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016f64:	68fb      	ldr	r3, [r7, #12]
 8016f66:	2200      	movs	r2, #0
 8016f68:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016f6a:	68fb      	ldr	r3, [r7, #12]
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016f70:	68fb      	ldr	r3, [r7, #12]
 8016f72:	2200      	movs	r2, #0
 8016f74:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016f76:	68fb      	ldr	r3, [r7, #12]
 8016f78:	3330      	adds	r3, #48	@ 0x30
 8016f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016f7e:	2100      	movs	r1, #0
 8016f80:	4618      	mov	r0, r3
 8016f82:	f7fd fe97 	bl	8014cb4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016f86:	79fb      	ldrb	r3, [r7, #7]
 8016f88:	f003 0320 	and.w	r3, r3, #32
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d060      	beq.n	8017052 <f_open+0x35a>
 8016f90:	68fb      	ldr	r3, [r7, #12]
 8016f92:	68db      	ldr	r3, [r3, #12]
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d05c      	beq.n	8017052 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016f98:	68fb      	ldr	r3, [r7, #12]
 8016f9a:	68da      	ldr	r2, [r3, #12]
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016fa0:	697b      	ldr	r3, [r7, #20]
 8016fa2:	895b      	ldrh	r3, [r3, #10]
 8016fa4:	025b      	lsls	r3, r3, #9
 8016fa6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	689b      	ldr	r3, [r3, #8]
 8016fac:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016fae:	68fb      	ldr	r3, [r7, #12]
 8016fb0:	68db      	ldr	r3, [r3, #12]
 8016fb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016fb4:	e016      	b.n	8016fe4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8016fb6:	68fb      	ldr	r3, [r7, #12]
 8016fb8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016fba:	4618      	mov	r0, r3
 8016fbc:	f7fe f943 	bl	8015246 <get_fat>
 8016fc0:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016fc4:	2b01      	cmp	r3, #1
 8016fc6:	d802      	bhi.n	8016fce <f_open+0x2d6>
 8016fc8:	2302      	movs	r3, #2
 8016fca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fd4:	d102      	bne.n	8016fdc <f_open+0x2e4>
 8016fd6:	2301      	movs	r3, #1
 8016fd8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016fdc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016fe0:	1ad3      	subs	r3, r2, r3
 8016fe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016fe4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d103      	bne.n	8016ff4 <f_open+0x2fc>
 8016fec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016fee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ff0:	429a      	cmp	r2, r3
 8016ff2:	d8e0      	bhi.n	8016fb6 <f_open+0x2be>
				}
				fp->clust = clst;
 8016ff4:	68fb      	ldr	r3, [r7, #12]
 8016ff6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016ff8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016ffa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d127      	bne.n	8017052 <f_open+0x35a>
 8017002:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017008:	2b00      	cmp	r3, #0
 801700a:	d022      	beq.n	8017052 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801700c:	697b      	ldr	r3, [r7, #20]
 801700e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8017010:	4618      	mov	r0, r3
 8017012:	f7fe f8f9 	bl	8015208 <clust2sect>
 8017016:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8017018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801701a:	2b00      	cmp	r3, #0
 801701c:	d103      	bne.n	8017026 <f_open+0x32e>
						res = FR_INT_ERR;
 801701e:	2302      	movs	r3, #2
 8017020:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8017024:	e015      	b.n	8017052 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8017026:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017028:	0a5a      	lsrs	r2, r3, #9
 801702a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801702c:	441a      	add	r2, r3
 801702e:	68fb      	ldr	r3, [r7, #12]
 8017030:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8017032:	697b      	ldr	r3, [r7, #20]
 8017034:	7858      	ldrb	r0, [r3, #1]
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801703c:	68fb      	ldr	r3, [r7, #12]
 801703e:	6a1a      	ldr	r2, [r3, #32]
 8017040:	2301      	movs	r3, #1
 8017042:	f7fd fd35 	bl	8014ab0 <disk_read>
 8017046:	4603      	mov	r3, r0
 8017048:	2b00      	cmp	r3, #0
 801704a:	d002      	beq.n	8017052 <f_open+0x35a>
 801704c:	2301      	movs	r3, #1
 801704e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8017052:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017056:	2b00      	cmp	r3, #0
 8017058:	d002      	beq.n	8017060 <f_open+0x368>
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	2200      	movs	r2, #0
 801705e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017060:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8017064:	4618      	mov	r0, r3
 8017066:	3768      	adds	r7, #104	@ 0x68
 8017068:	46bd      	mov	sp, r7
 801706a:	bd80      	pop	{r7, pc}

0801706c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b08c      	sub	sp, #48	@ 0x30
 8017070:	af00      	add	r7, sp, #0
 8017072:	60f8      	str	r0, [r7, #12]
 8017074:	60b9      	str	r1, [r7, #8]
 8017076:	607a      	str	r2, [r7, #4]
 8017078:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801707a:	68bb      	ldr	r3, [r7, #8]
 801707c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801707e:	683b      	ldr	r3, [r7, #0]
 8017080:	2200      	movs	r2, #0
 8017082:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	f107 0210 	add.w	r2, r7, #16
 801708a:	4611      	mov	r1, r2
 801708c:	4618      	mov	r0, r3
 801708e:	f7ff fdb7 	bl	8016c00 <validate>
 8017092:	4603      	mov	r3, r0
 8017094:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8017098:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801709c:	2b00      	cmp	r3, #0
 801709e:	d107      	bne.n	80170b0 <f_write+0x44>
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	7d5b      	ldrb	r3, [r3, #21]
 80170a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80170a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	d002      	beq.n	80170b6 <f_write+0x4a>
 80170b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80170b4:	e14b      	b.n	801734e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	7d1b      	ldrb	r3, [r3, #20]
 80170ba:	f003 0302 	and.w	r3, r3, #2
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d101      	bne.n	80170c6 <f_write+0x5a>
 80170c2:	2307      	movs	r3, #7
 80170c4:	e143      	b.n	801734e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80170c6:	68fb      	ldr	r3, [r7, #12]
 80170c8:	699a      	ldr	r2, [r3, #24]
 80170ca:	687b      	ldr	r3, [r7, #4]
 80170cc:	441a      	add	r2, r3
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	699b      	ldr	r3, [r3, #24]
 80170d2:	429a      	cmp	r2, r3
 80170d4:	f080 812d 	bcs.w	8017332 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	699b      	ldr	r3, [r3, #24]
 80170dc:	43db      	mvns	r3, r3
 80170de:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80170e0:	e127      	b.n	8017332 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	699b      	ldr	r3, [r3, #24]
 80170e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	f040 80e3 	bne.w	80172b6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	699b      	ldr	r3, [r3, #24]
 80170f4:	0a5b      	lsrs	r3, r3, #9
 80170f6:	693a      	ldr	r2, [r7, #16]
 80170f8:	8952      	ldrh	r2, [r2, #10]
 80170fa:	3a01      	subs	r2, #1
 80170fc:	4013      	ands	r3, r2
 80170fe:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8017100:	69bb      	ldr	r3, [r7, #24]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d143      	bne.n	801718e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8017106:	68fb      	ldr	r3, [r7, #12]
 8017108:	699b      	ldr	r3, [r3, #24]
 801710a:	2b00      	cmp	r3, #0
 801710c:	d10c      	bne.n	8017128 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	689b      	ldr	r3, [r3, #8]
 8017112:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8017114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017116:	2b00      	cmp	r3, #0
 8017118:	d11a      	bne.n	8017150 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	2100      	movs	r1, #0
 801711e:	4618      	mov	r0, r3
 8017120:	f7fe fa87 	bl	8015632 <create_chain>
 8017124:	62b8      	str	r0, [r7, #40]	@ 0x28
 8017126:	e013      	b.n	8017150 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801712c:	2b00      	cmp	r3, #0
 801712e:	d007      	beq.n	8017140 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	699b      	ldr	r3, [r3, #24]
 8017134:	4619      	mov	r1, r3
 8017136:	68f8      	ldr	r0, [r7, #12]
 8017138:	f7fe fb13 	bl	8015762 <clmt_clust>
 801713c:	62b8      	str	r0, [r7, #40]	@ 0x28
 801713e:	e007      	b.n	8017150 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8017140:	68fa      	ldr	r2, [r7, #12]
 8017142:	68fb      	ldr	r3, [r7, #12]
 8017144:	69db      	ldr	r3, [r3, #28]
 8017146:	4619      	mov	r1, r3
 8017148:	4610      	mov	r0, r2
 801714a:	f7fe fa72 	bl	8015632 <create_chain>
 801714e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017152:	2b00      	cmp	r3, #0
 8017154:	f000 80f2 	beq.w	801733c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8017158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801715a:	2b01      	cmp	r3, #1
 801715c:	d104      	bne.n	8017168 <f_write+0xfc>
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	2202      	movs	r2, #2
 8017162:	755a      	strb	r2, [r3, #21]
 8017164:	2302      	movs	r3, #2
 8017166:	e0f2      	b.n	801734e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801716a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801716e:	d104      	bne.n	801717a <f_write+0x10e>
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	2201      	movs	r2, #1
 8017174:	755a      	strb	r2, [r3, #21]
 8017176:	2301      	movs	r3, #1
 8017178:	e0e9      	b.n	801734e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801717a:	68fb      	ldr	r3, [r7, #12]
 801717c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801717e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	689b      	ldr	r3, [r3, #8]
 8017184:	2b00      	cmp	r3, #0
 8017186:	d102      	bne.n	801718e <f_write+0x122>
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801718c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	7d1b      	ldrb	r3, [r3, #20]
 8017192:	b25b      	sxtb	r3, r3
 8017194:	2b00      	cmp	r3, #0
 8017196:	da18      	bge.n	80171ca <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017198:	693b      	ldr	r3, [r7, #16]
 801719a:	7858      	ldrb	r0, [r3, #1]
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80171a2:	68fb      	ldr	r3, [r7, #12]
 80171a4:	6a1a      	ldr	r2, [r3, #32]
 80171a6:	2301      	movs	r3, #1
 80171a8:	f7fd fca2 	bl	8014af0 <disk_write>
 80171ac:	4603      	mov	r3, r0
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d004      	beq.n	80171bc <f_write+0x150>
 80171b2:	68fb      	ldr	r3, [r7, #12]
 80171b4:	2201      	movs	r2, #1
 80171b6:	755a      	strb	r2, [r3, #21]
 80171b8:	2301      	movs	r3, #1
 80171ba:	e0c8      	b.n	801734e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80171bc:	68fb      	ldr	r3, [r7, #12]
 80171be:	7d1b      	ldrb	r3, [r3, #20]
 80171c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80171c4:	b2da      	uxtb	r2, r3
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80171ca:	693a      	ldr	r2, [r7, #16]
 80171cc:	68fb      	ldr	r3, [r7, #12]
 80171ce:	69db      	ldr	r3, [r3, #28]
 80171d0:	4619      	mov	r1, r3
 80171d2:	4610      	mov	r0, r2
 80171d4:	f7fe f818 	bl	8015208 <clust2sect>
 80171d8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80171da:	697b      	ldr	r3, [r7, #20]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d104      	bne.n	80171ea <f_write+0x17e>
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	2202      	movs	r2, #2
 80171e4:	755a      	strb	r2, [r3, #21]
 80171e6:	2302      	movs	r3, #2
 80171e8:	e0b1      	b.n	801734e <f_write+0x2e2>
			sect += csect;
 80171ea:	697a      	ldr	r2, [r7, #20]
 80171ec:	69bb      	ldr	r3, [r7, #24]
 80171ee:	4413      	add	r3, r2
 80171f0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	0a5b      	lsrs	r3, r3, #9
 80171f6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80171f8:	6a3b      	ldr	r3, [r7, #32]
 80171fa:	2b00      	cmp	r3, #0
 80171fc:	d03c      	beq.n	8017278 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80171fe:	69ba      	ldr	r2, [r7, #24]
 8017200:	6a3b      	ldr	r3, [r7, #32]
 8017202:	4413      	add	r3, r2
 8017204:	693a      	ldr	r2, [r7, #16]
 8017206:	8952      	ldrh	r2, [r2, #10]
 8017208:	4293      	cmp	r3, r2
 801720a:	d905      	bls.n	8017218 <f_write+0x1ac>
					cc = fs->csize - csect;
 801720c:	693b      	ldr	r3, [r7, #16]
 801720e:	895b      	ldrh	r3, [r3, #10]
 8017210:	461a      	mov	r2, r3
 8017212:	69bb      	ldr	r3, [r7, #24]
 8017214:	1ad3      	subs	r3, r2, r3
 8017216:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017218:	693b      	ldr	r3, [r7, #16]
 801721a:	7858      	ldrb	r0, [r3, #1]
 801721c:	6a3b      	ldr	r3, [r7, #32]
 801721e:	697a      	ldr	r2, [r7, #20]
 8017220:	69f9      	ldr	r1, [r7, #28]
 8017222:	f7fd fc65 	bl	8014af0 <disk_write>
 8017226:	4603      	mov	r3, r0
 8017228:	2b00      	cmp	r3, #0
 801722a:	d004      	beq.n	8017236 <f_write+0x1ca>
 801722c:	68fb      	ldr	r3, [r7, #12]
 801722e:	2201      	movs	r2, #1
 8017230:	755a      	strb	r2, [r3, #21]
 8017232:	2301      	movs	r3, #1
 8017234:	e08b      	b.n	801734e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8017236:	68fb      	ldr	r3, [r7, #12]
 8017238:	6a1a      	ldr	r2, [r3, #32]
 801723a:	697b      	ldr	r3, [r7, #20]
 801723c:	1ad3      	subs	r3, r2, r3
 801723e:	6a3a      	ldr	r2, [r7, #32]
 8017240:	429a      	cmp	r2, r3
 8017242:	d915      	bls.n	8017270 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8017244:	68fb      	ldr	r3, [r7, #12]
 8017246:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801724a:	68fb      	ldr	r3, [r7, #12]
 801724c:	6a1a      	ldr	r2, [r3, #32]
 801724e:	697b      	ldr	r3, [r7, #20]
 8017250:	1ad3      	subs	r3, r2, r3
 8017252:	025b      	lsls	r3, r3, #9
 8017254:	69fa      	ldr	r2, [r7, #28]
 8017256:	4413      	add	r3, r2
 8017258:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801725c:	4619      	mov	r1, r3
 801725e:	f7fd fd08 	bl	8014c72 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8017262:	68fb      	ldr	r3, [r7, #12]
 8017264:	7d1b      	ldrb	r3, [r3, #20]
 8017266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801726a:	b2da      	uxtb	r2, r3
 801726c:	68fb      	ldr	r3, [r7, #12]
 801726e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8017270:	6a3b      	ldr	r3, [r7, #32]
 8017272:	025b      	lsls	r3, r3, #9
 8017274:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8017276:	e03f      	b.n	80172f8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	6a1b      	ldr	r3, [r3, #32]
 801727c:	697a      	ldr	r2, [r7, #20]
 801727e:	429a      	cmp	r2, r3
 8017280:	d016      	beq.n	80172b0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8017282:	68fb      	ldr	r3, [r7, #12]
 8017284:	699a      	ldr	r2, [r3, #24]
 8017286:	68fb      	ldr	r3, [r7, #12]
 8017288:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801728a:	429a      	cmp	r2, r3
 801728c:	d210      	bcs.n	80172b0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801728e:	693b      	ldr	r3, [r7, #16]
 8017290:	7858      	ldrb	r0, [r3, #1]
 8017292:	68fb      	ldr	r3, [r7, #12]
 8017294:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017298:	2301      	movs	r3, #1
 801729a:	697a      	ldr	r2, [r7, #20]
 801729c:	f7fd fc08 	bl	8014ab0 <disk_read>
 80172a0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d004      	beq.n	80172b0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80172a6:	68fb      	ldr	r3, [r7, #12]
 80172a8:	2201      	movs	r2, #1
 80172aa:	755a      	strb	r2, [r3, #21]
 80172ac:	2301      	movs	r3, #1
 80172ae:	e04e      	b.n	801734e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80172b0:	68fb      	ldr	r3, [r7, #12]
 80172b2:	697a      	ldr	r2, [r7, #20]
 80172b4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80172b6:	68fb      	ldr	r3, [r7, #12]
 80172b8:	699b      	ldr	r3, [r3, #24]
 80172ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172be:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80172c2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80172c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	429a      	cmp	r2, r3
 80172ca:	d901      	bls.n	80172d0 <f_write+0x264>
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80172d0:	68fb      	ldr	r3, [r7, #12]
 80172d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80172d6:	68fb      	ldr	r3, [r7, #12]
 80172d8:	699b      	ldr	r3, [r3, #24]
 80172da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172de:	4413      	add	r3, r2
 80172e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172e2:	69f9      	ldr	r1, [r7, #28]
 80172e4:	4618      	mov	r0, r3
 80172e6:	f7fd fcc4 	bl	8014c72 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80172ea:	68fb      	ldr	r3, [r7, #12]
 80172ec:	7d1b      	ldrb	r3, [r3, #20]
 80172ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80172f2:	b2da      	uxtb	r2, r3
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80172f8:	69fa      	ldr	r2, [r7, #28]
 80172fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172fc:	4413      	add	r3, r2
 80172fe:	61fb      	str	r3, [r7, #28]
 8017300:	68fb      	ldr	r3, [r7, #12]
 8017302:	699a      	ldr	r2, [r3, #24]
 8017304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017306:	441a      	add	r2, r3
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	619a      	str	r2, [r3, #24]
 801730c:	68fb      	ldr	r3, [r7, #12]
 801730e:	68da      	ldr	r2, [r3, #12]
 8017310:	68fb      	ldr	r3, [r7, #12]
 8017312:	699b      	ldr	r3, [r3, #24]
 8017314:	429a      	cmp	r2, r3
 8017316:	bf38      	it	cc
 8017318:	461a      	movcc	r2, r3
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	60da      	str	r2, [r3, #12]
 801731e:	683b      	ldr	r3, [r7, #0]
 8017320:	681a      	ldr	r2, [r3, #0]
 8017322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017324:	441a      	add	r2, r3
 8017326:	683b      	ldr	r3, [r7, #0]
 8017328:	601a      	str	r2, [r3, #0]
 801732a:	687a      	ldr	r2, [r7, #4]
 801732c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801732e:	1ad3      	subs	r3, r2, r3
 8017330:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	2b00      	cmp	r3, #0
 8017336:	f47f aed4 	bne.w	80170e2 <f_write+0x76>
 801733a:	e000      	b.n	801733e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801733c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	7d1b      	ldrb	r3, [r3, #20]
 8017342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017346:	b2da      	uxtb	r2, r3
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801734c:	2300      	movs	r3, #0
}
 801734e:	4618      	mov	r0, r3
 8017350:	3730      	adds	r7, #48	@ 0x30
 8017352:	46bd      	mov	sp, r7
 8017354:	bd80      	pop	{r7, pc}

08017356 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8017356:	b580      	push	{r7, lr}
 8017358:	b086      	sub	sp, #24
 801735a:	af00      	add	r7, sp, #0
 801735c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801735e:	687b      	ldr	r3, [r7, #4]
 8017360:	f107 0208 	add.w	r2, r7, #8
 8017364:	4611      	mov	r1, r2
 8017366:	4618      	mov	r0, r3
 8017368:	f7ff fc4a 	bl	8016c00 <validate>
 801736c:	4603      	mov	r3, r0
 801736e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017370:	7dfb      	ldrb	r3, [r7, #23]
 8017372:	2b00      	cmp	r3, #0
 8017374:	d168      	bne.n	8017448 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	7d1b      	ldrb	r3, [r3, #20]
 801737a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801737e:	2b00      	cmp	r3, #0
 8017380:	d062      	beq.n	8017448 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	7d1b      	ldrb	r3, [r3, #20]
 8017386:	b25b      	sxtb	r3, r3
 8017388:	2b00      	cmp	r3, #0
 801738a:	da15      	bge.n	80173b8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801738c:	68bb      	ldr	r3, [r7, #8]
 801738e:	7858      	ldrb	r0, [r3, #1]
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	6a1a      	ldr	r2, [r3, #32]
 801739a:	2301      	movs	r3, #1
 801739c:	f7fd fba8 	bl	8014af0 <disk_write>
 80173a0:	4603      	mov	r3, r0
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d001      	beq.n	80173aa <f_sync+0x54>
 80173a6:	2301      	movs	r3, #1
 80173a8:	e04f      	b.n	801744a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	7d1b      	ldrb	r3, [r3, #20]
 80173ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80173b2:	b2da      	uxtb	r2, r3
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80173b8:	f7fb fe98 	bl	80130ec <get_fattime>
 80173bc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80173be:	68ba      	ldr	r2, [r7, #8]
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80173c4:	4619      	mov	r1, r3
 80173c6:	4610      	mov	r0, r2
 80173c8:	f7fd fe82 	bl	80150d0 <move_window>
 80173cc:	4603      	mov	r3, r0
 80173ce:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80173d0:	7dfb      	ldrb	r3, [r7, #23]
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d138      	bne.n	8017448 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80173da:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80173dc:	68fb      	ldr	r3, [r7, #12]
 80173de:	330b      	adds	r3, #11
 80173e0:	781a      	ldrb	r2, [r3, #0]
 80173e2:	68fb      	ldr	r3, [r7, #12]
 80173e4:	330b      	adds	r3, #11
 80173e6:	f042 0220 	orr.w	r2, r2, #32
 80173ea:	b2d2      	uxtb	r2, r2
 80173ec:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	6818      	ldr	r0, [r3, #0]
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	689b      	ldr	r3, [r3, #8]
 80173f6:	461a      	mov	r2, r3
 80173f8:	68f9      	ldr	r1, [r7, #12]
 80173fa:	f7fe fb8c 	bl	8015b16 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80173fe:	68fb      	ldr	r3, [r7, #12]
 8017400:	f103 021c 	add.w	r2, r3, #28
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	68db      	ldr	r3, [r3, #12]
 8017408:	4619      	mov	r1, r3
 801740a:	4610      	mov	r0, r2
 801740c:	f7fd fc05 	bl	8014c1a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8017410:	68fb      	ldr	r3, [r7, #12]
 8017412:	3316      	adds	r3, #22
 8017414:	6939      	ldr	r1, [r7, #16]
 8017416:	4618      	mov	r0, r3
 8017418:	f7fd fbff 	bl	8014c1a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801741c:	68fb      	ldr	r3, [r7, #12]
 801741e:	3312      	adds	r3, #18
 8017420:	2100      	movs	r1, #0
 8017422:	4618      	mov	r0, r3
 8017424:	f7fd fbde 	bl	8014be4 <st_word>
					fs->wflag = 1;
 8017428:	68bb      	ldr	r3, [r7, #8]
 801742a:	2201      	movs	r2, #1
 801742c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801742e:	68bb      	ldr	r3, [r7, #8]
 8017430:	4618      	mov	r0, r3
 8017432:	f7fd fe7b 	bl	801512c <sync_fs>
 8017436:	4603      	mov	r3, r0
 8017438:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	7d1b      	ldrb	r3, [r3, #20]
 801743e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017442:	b2da      	uxtb	r2, r3
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8017448:	7dfb      	ldrb	r3, [r7, #23]
}
 801744a:	4618      	mov	r0, r3
 801744c:	3718      	adds	r7, #24
 801744e:	46bd      	mov	sp, r7
 8017450:	bd80      	pop	{r7, pc}

08017452 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8017452:	b580      	push	{r7, lr}
 8017454:	b084      	sub	sp, #16
 8017456:	af00      	add	r7, sp, #0
 8017458:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801745a:	6878      	ldr	r0, [r7, #4]
 801745c:	f7ff ff7b 	bl	8017356 <f_sync>
 8017460:	4603      	mov	r3, r0
 8017462:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017464:	7bfb      	ldrb	r3, [r7, #15]
 8017466:	2b00      	cmp	r3, #0
 8017468:	d118      	bne.n	801749c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	f107 0208 	add.w	r2, r7, #8
 8017470:	4611      	mov	r1, r2
 8017472:	4618      	mov	r0, r3
 8017474:	f7ff fbc4 	bl	8016c00 <validate>
 8017478:	4603      	mov	r3, r0
 801747a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801747c:	7bfb      	ldrb	r3, [r7, #15]
 801747e:	2b00      	cmp	r3, #0
 8017480:	d10c      	bne.n	801749c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	691b      	ldr	r3, [r3, #16]
 8017486:	4618      	mov	r0, r3
 8017488:	f7fd fd7e 	bl	8014f88 <dec_lock>
 801748c:	4603      	mov	r3, r0
 801748e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8017490:	7bfb      	ldrb	r3, [r7, #15]
 8017492:	2b00      	cmp	r3, #0
 8017494:	d102      	bne.n	801749c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	2200      	movs	r2, #0
 801749a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801749c:	7bfb      	ldrb	r3, [r7, #15]
}
 801749e:	4618      	mov	r0, r3
 80174a0:	3710      	adds	r7, #16
 80174a2:	46bd      	mov	sp, r7
 80174a4:	bd80      	pop	{r7, pc}

080174a6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80174a6:	b580      	push	{r7, lr}
 80174a8:	b090      	sub	sp, #64	@ 0x40
 80174aa:	af00      	add	r7, sp, #0
 80174ac:	6078      	str	r0, [r7, #4]
 80174ae:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	f107 0208 	add.w	r2, r7, #8
 80174b6:	4611      	mov	r1, r2
 80174b8:	4618      	mov	r0, r3
 80174ba:	f7ff fba1 	bl	8016c00 <validate>
 80174be:	4603      	mov	r3, r0
 80174c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80174c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d103      	bne.n	80174d4 <f_lseek+0x2e>
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	7d5b      	ldrb	r3, [r3, #21]
 80174d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80174d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d002      	beq.n	80174e2 <f_lseek+0x3c>
 80174dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174e0:	e1e6      	b.n	80178b0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	f000 80d1 	beq.w	801768e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80174ec:	683b      	ldr	r3, [r7, #0]
 80174ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174f2:	d15a      	bne.n	80175aa <f_lseek+0x104>
			tbl = fp->cltbl;
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174f8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80174fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174fc:	1d1a      	adds	r2, r3, #4
 80174fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	617b      	str	r3, [r7, #20]
 8017504:	2302      	movs	r3, #2
 8017506:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	689b      	ldr	r3, [r3, #8]
 801750c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017510:	2b00      	cmp	r3, #0
 8017512:	d03a      	beq.n	801758a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8017514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017516:	613b      	str	r3, [r7, #16]
 8017518:	2300      	movs	r3, #0
 801751a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801751c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801751e:	3302      	adds	r3, #2
 8017520:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8017522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017524:	60fb      	str	r3, [r7, #12]
 8017526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017528:	3301      	adds	r3, #1
 801752a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017530:	4618      	mov	r0, r3
 8017532:	f7fd fe88 	bl	8015246 <get_fat>
 8017536:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8017538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801753a:	2b01      	cmp	r3, #1
 801753c:	d804      	bhi.n	8017548 <f_lseek+0xa2>
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	2202      	movs	r2, #2
 8017542:	755a      	strb	r2, [r3, #21]
 8017544:	2302      	movs	r3, #2
 8017546:	e1b3      	b.n	80178b0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801754a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801754e:	d104      	bne.n	801755a <f_lseek+0xb4>
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	2201      	movs	r2, #1
 8017554:	755a      	strb	r2, [r3, #21]
 8017556:	2301      	movs	r3, #1
 8017558:	e1aa      	b.n	80178b0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801755a:	68fb      	ldr	r3, [r7, #12]
 801755c:	3301      	adds	r3, #1
 801755e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017560:	429a      	cmp	r2, r3
 8017562:	d0de      	beq.n	8017522 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8017564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017566:	697b      	ldr	r3, [r7, #20]
 8017568:	429a      	cmp	r2, r3
 801756a:	d809      	bhi.n	8017580 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801756c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801756e:	1d1a      	adds	r2, r3, #4
 8017570:	627a      	str	r2, [r7, #36]	@ 0x24
 8017572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017574:	601a      	str	r2, [r3, #0]
 8017576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017578:	1d1a      	adds	r2, r3, #4
 801757a:	627a      	str	r2, [r7, #36]	@ 0x24
 801757c:	693a      	ldr	r2, [r7, #16]
 801757e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8017580:	68bb      	ldr	r3, [r7, #8]
 8017582:	699b      	ldr	r3, [r3, #24]
 8017584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017586:	429a      	cmp	r2, r3
 8017588:	d3c4      	bcc.n	8017514 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801758e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017590:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8017592:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017594:	697b      	ldr	r3, [r7, #20]
 8017596:	429a      	cmp	r2, r3
 8017598:	d803      	bhi.n	80175a2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801759a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801759c:	2200      	movs	r2, #0
 801759e:	601a      	str	r2, [r3, #0]
 80175a0:	e184      	b.n	80178ac <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80175a2:	2311      	movs	r3, #17
 80175a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80175a8:	e180      	b.n	80178ac <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	68db      	ldr	r3, [r3, #12]
 80175ae:	683a      	ldr	r2, [r7, #0]
 80175b0:	429a      	cmp	r2, r3
 80175b2:	d902      	bls.n	80175ba <f_lseek+0x114>
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	68db      	ldr	r3, [r3, #12]
 80175b8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	683a      	ldr	r2, [r7, #0]
 80175be:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80175c0:	683b      	ldr	r3, [r7, #0]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	f000 8172 	beq.w	80178ac <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80175c8:	683b      	ldr	r3, [r7, #0]
 80175ca:	3b01      	subs	r3, #1
 80175cc:	4619      	mov	r1, r3
 80175ce:	6878      	ldr	r0, [r7, #4]
 80175d0:	f7fe f8c7 	bl	8015762 <clmt_clust>
 80175d4:	4602      	mov	r2, r0
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80175da:	68ba      	ldr	r2, [r7, #8]
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	69db      	ldr	r3, [r3, #28]
 80175e0:	4619      	mov	r1, r3
 80175e2:	4610      	mov	r0, r2
 80175e4:	f7fd fe10 	bl	8015208 <clust2sect>
 80175e8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80175ea:	69bb      	ldr	r3, [r7, #24]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d104      	bne.n	80175fa <f_lseek+0x154>
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	2202      	movs	r2, #2
 80175f4:	755a      	strb	r2, [r3, #21]
 80175f6:	2302      	movs	r3, #2
 80175f8:	e15a      	b.n	80178b0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80175fa:	683b      	ldr	r3, [r7, #0]
 80175fc:	3b01      	subs	r3, #1
 80175fe:	0a5b      	lsrs	r3, r3, #9
 8017600:	68ba      	ldr	r2, [r7, #8]
 8017602:	8952      	ldrh	r2, [r2, #10]
 8017604:	3a01      	subs	r2, #1
 8017606:	4013      	ands	r3, r2
 8017608:	69ba      	ldr	r2, [r7, #24]
 801760a:	4413      	add	r3, r2
 801760c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	699b      	ldr	r3, [r3, #24]
 8017612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017616:	2b00      	cmp	r3, #0
 8017618:	f000 8148 	beq.w	80178ac <f_lseek+0x406>
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	6a1b      	ldr	r3, [r3, #32]
 8017620:	69ba      	ldr	r2, [r7, #24]
 8017622:	429a      	cmp	r2, r3
 8017624:	f000 8142 	beq.w	80178ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	7d1b      	ldrb	r3, [r3, #20]
 801762c:	b25b      	sxtb	r3, r3
 801762e:	2b00      	cmp	r3, #0
 8017630:	da18      	bge.n	8017664 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017632:	68bb      	ldr	r3, [r7, #8]
 8017634:	7858      	ldrb	r0, [r3, #1]
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	6a1a      	ldr	r2, [r3, #32]
 8017640:	2301      	movs	r3, #1
 8017642:	f7fd fa55 	bl	8014af0 <disk_write>
 8017646:	4603      	mov	r3, r0
 8017648:	2b00      	cmp	r3, #0
 801764a:	d004      	beq.n	8017656 <f_lseek+0x1b0>
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	2201      	movs	r2, #1
 8017650:	755a      	strb	r2, [r3, #21]
 8017652:	2301      	movs	r3, #1
 8017654:	e12c      	b.n	80178b0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8017656:	687b      	ldr	r3, [r7, #4]
 8017658:	7d1b      	ldrb	r3, [r3, #20]
 801765a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801765e:	b2da      	uxtb	r2, r3
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8017664:	68bb      	ldr	r3, [r7, #8]
 8017666:	7858      	ldrb	r0, [r3, #1]
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801766e:	2301      	movs	r3, #1
 8017670:	69ba      	ldr	r2, [r7, #24]
 8017672:	f7fd fa1d 	bl	8014ab0 <disk_read>
 8017676:	4603      	mov	r3, r0
 8017678:	2b00      	cmp	r3, #0
 801767a:	d004      	beq.n	8017686 <f_lseek+0x1e0>
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	2201      	movs	r2, #1
 8017680:	755a      	strb	r2, [r3, #21]
 8017682:	2301      	movs	r3, #1
 8017684:	e114      	b.n	80178b0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8017686:	687b      	ldr	r3, [r7, #4]
 8017688:	69ba      	ldr	r2, [r7, #24]
 801768a:	621a      	str	r2, [r3, #32]
 801768c:	e10e      	b.n	80178ac <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801768e:	687b      	ldr	r3, [r7, #4]
 8017690:	68db      	ldr	r3, [r3, #12]
 8017692:	683a      	ldr	r2, [r7, #0]
 8017694:	429a      	cmp	r2, r3
 8017696:	d908      	bls.n	80176aa <f_lseek+0x204>
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	7d1b      	ldrb	r3, [r3, #20]
 801769c:	f003 0302 	and.w	r3, r3, #2
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d102      	bne.n	80176aa <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	68db      	ldr	r3, [r3, #12]
 80176a8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80176aa:	687b      	ldr	r3, [r7, #4]
 80176ac:	699b      	ldr	r3, [r3, #24]
 80176ae:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80176b0:	2300      	movs	r3, #0
 80176b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176b8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80176ba:	683b      	ldr	r3, [r7, #0]
 80176bc:	2b00      	cmp	r3, #0
 80176be:	f000 80a7 	beq.w	8017810 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80176c2:	68bb      	ldr	r3, [r7, #8]
 80176c4:	895b      	ldrh	r3, [r3, #10]
 80176c6:	025b      	lsls	r3, r3, #9
 80176c8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80176ca:	6a3b      	ldr	r3, [r7, #32]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d01b      	beq.n	8017708 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80176d0:	683b      	ldr	r3, [r7, #0]
 80176d2:	1e5a      	subs	r2, r3, #1
 80176d4:	69fb      	ldr	r3, [r7, #28]
 80176d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80176da:	6a3b      	ldr	r3, [r7, #32]
 80176dc:	1e59      	subs	r1, r3, #1
 80176de:	69fb      	ldr	r3, [r7, #28]
 80176e0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80176e4:	429a      	cmp	r2, r3
 80176e6:	d30f      	bcc.n	8017708 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80176e8:	6a3b      	ldr	r3, [r7, #32]
 80176ea:	1e5a      	subs	r2, r3, #1
 80176ec:	69fb      	ldr	r3, [r7, #28]
 80176ee:	425b      	negs	r3, r3
 80176f0:	401a      	ands	r2, r3
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	699b      	ldr	r3, [r3, #24]
 80176fa:	683a      	ldr	r2, [r7, #0]
 80176fc:	1ad3      	subs	r3, r2, r3
 80176fe:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	69db      	ldr	r3, [r3, #28]
 8017704:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017706:	e022      	b.n	801774e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	689b      	ldr	r3, [r3, #8]
 801770c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801770e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017710:	2b00      	cmp	r3, #0
 8017712:	d119      	bne.n	8017748 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	2100      	movs	r1, #0
 8017718:	4618      	mov	r0, r3
 801771a:	f7fd ff8a 	bl	8015632 <create_chain>
 801771e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8017720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017722:	2b01      	cmp	r3, #1
 8017724:	d104      	bne.n	8017730 <f_lseek+0x28a>
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	2202      	movs	r2, #2
 801772a:	755a      	strb	r2, [r3, #21]
 801772c:	2302      	movs	r3, #2
 801772e:	e0bf      	b.n	80178b0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017736:	d104      	bne.n	8017742 <f_lseek+0x29c>
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	2201      	movs	r2, #1
 801773c:	755a      	strb	r2, [r3, #21]
 801773e:	2301      	movs	r3, #1
 8017740:	e0b6      	b.n	80178b0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8017742:	687b      	ldr	r3, [r7, #4]
 8017744:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017746:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801774c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801774e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017750:	2b00      	cmp	r3, #0
 8017752:	d05d      	beq.n	8017810 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017754:	e03a      	b.n	80177cc <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8017756:	683a      	ldr	r2, [r7, #0]
 8017758:	69fb      	ldr	r3, [r7, #28]
 801775a:	1ad3      	subs	r3, r2, r3
 801775c:	603b      	str	r3, [r7, #0]
 801775e:	687b      	ldr	r3, [r7, #4]
 8017760:	699a      	ldr	r2, [r3, #24]
 8017762:	69fb      	ldr	r3, [r7, #28]
 8017764:	441a      	add	r2, r3
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	7d1b      	ldrb	r3, [r3, #20]
 801776e:	f003 0302 	and.w	r3, r3, #2
 8017772:	2b00      	cmp	r3, #0
 8017774:	d00b      	beq.n	801778e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801777a:	4618      	mov	r0, r3
 801777c:	f7fd ff59 	bl	8015632 <create_chain>
 8017780:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8017782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017784:	2b00      	cmp	r3, #0
 8017786:	d108      	bne.n	801779a <f_lseek+0x2f4>
							ofs = 0; break;
 8017788:	2300      	movs	r3, #0
 801778a:	603b      	str	r3, [r7, #0]
 801778c:	e022      	b.n	80177d4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017792:	4618      	mov	r0, r3
 8017794:	f7fd fd57 	bl	8015246 <get_fat>
 8017798:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801779a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177a0:	d104      	bne.n	80177ac <f_lseek+0x306>
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	2201      	movs	r2, #1
 80177a6:	755a      	strb	r2, [r3, #21]
 80177a8:	2301      	movs	r3, #1
 80177aa:	e081      	b.n	80178b0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80177ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177ae:	2b01      	cmp	r3, #1
 80177b0:	d904      	bls.n	80177bc <f_lseek+0x316>
 80177b2:	68bb      	ldr	r3, [r7, #8]
 80177b4:	699b      	ldr	r3, [r3, #24]
 80177b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80177b8:	429a      	cmp	r2, r3
 80177ba:	d304      	bcc.n	80177c6 <f_lseek+0x320>
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	2202      	movs	r2, #2
 80177c0:	755a      	strb	r2, [r3, #21]
 80177c2:	2302      	movs	r3, #2
 80177c4:	e074      	b.n	80178b0 <f_lseek+0x40a>
					fp->clust = clst;
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80177ca:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80177cc:	683a      	ldr	r2, [r7, #0]
 80177ce:	69fb      	ldr	r3, [r7, #28]
 80177d0:	429a      	cmp	r2, r3
 80177d2:	d8c0      	bhi.n	8017756 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	699a      	ldr	r2, [r3, #24]
 80177d8:	683b      	ldr	r3, [r7, #0]
 80177da:	441a      	add	r2, r3
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80177e0:	683b      	ldr	r3, [r7, #0]
 80177e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177e6:	2b00      	cmp	r3, #0
 80177e8:	d012      	beq.n	8017810 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80177ea:	68bb      	ldr	r3, [r7, #8]
 80177ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80177ee:	4618      	mov	r0, r3
 80177f0:	f7fd fd0a 	bl	8015208 <clust2sect>
 80177f4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80177f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177f8:	2b00      	cmp	r3, #0
 80177fa:	d104      	bne.n	8017806 <f_lseek+0x360>
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	2202      	movs	r2, #2
 8017800:	755a      	strb	r2, [r3, #21]
 8017802:	2302      	movs	r3, #2
 8017804:	e054      	b.n	80178b0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8017806:	683b      	ldr	r3, [r7, #0]
 8017808:	0a5b      	lsrs	r3, r3, #9
 801780a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801780c:	4413      	add	r3, r2
 801780e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	699a      	ldr	r2, [r3, #24]
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	68db      	ldr	r3, [r3, #12]
 8017818:	429a      	cmp	r2, r3
 801781a:	d90a      	bls.n	8017832 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	699a      	ldr	r2, [r3, #24]
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	7d1b      	ldrb	r3, [r3, #20]
 8017828:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801782c:	b2da      	uxtb	r2, r3
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8017832:	687b      	ldr	r3, [r7, #4]
 8017834:	699b      	ldr	r3, [r3, #24]
 8017836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801783a:	2b00      	cmp	r3, #0
 801783c:	d036      	beq.n	80178ac <f_lseek+0x406>
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	6a1b      	ldr	r3, [r3, #32]
 8017842:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017844:	429a      	cmp	r2, r3
 8017846:	d031      	beq.n	80178ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	7d1b      	ldrb	r3, [r3, #20]
 801784c:	b25b      	sxtb	r3, r3
 801784e:	2b00      	cmp	r3, #0
 8017850:	da18      	bge.n	8017884 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017852:	68bb      	ldr	r3, [r7, #8]
 8017854:	7858      	ldrb	r0, [r3, #1]
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	6a1a      	ldr	r2, [r3, #32]
 8017860:	2301      	movs	r3, #1
 8017862:	f7fd f945 	bl	8014af0 <disk_write>
 8017866:	4603      	mov	r3, r0
 8017868:	2b00      	cmp	r3, #0
 801786a:	d004      	beq.n	8017876 <f_lseek+0x3d0>
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	2201      	movs	r2, #1
 8017870:	755a      	strb	r2, [r3, #21]
 8017872:	2301      	movs	r3, #1
 8017874:	e01c      	b.n	80178b0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017876:	687b      	ldr	r3, [r7, #4]
 8017878:	7d1b      	ldrb	r3, [r3, #20]
 801787a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801787e:	b2da      	uxtb	r2, r3
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017884:	68bb      	ldr	r3, [r7, #8]
 8017886:	7858      	ldrb	r0, [r3, #1]
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801788e:	2301      	movs	r3, #1
 8017890:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017892:	f7fd f90d 	bl	8014ab0 <disk_read>
 8017896:	4603      	mov	r3, r0
 8017898:	2b00      	cmp	r3, #0
 801789a:	d004      	beq.n	80178a6 <f_lseek+0x400>
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	2201      	movs	r2, #1
 80178a0:	755a      	strb	r2, [r3, #21]
 80178a2:	2301      	movs	r3, #1
 80178a4:	e004      	b.n	80178b0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178aa:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80178ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80178b0:	4618      	mov	r0, r3
 80178b2:	3740      	adds	r7, #64	@ 0x40
 80178b4:	46bd      	mov	sp, r7
 80178b6:	bd80      	pop	{r7, pc}

080178b8 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b092      	sub	sp, #72	@ 0x48
 80178bc:	af00      	add	r7, sp, #0
 80178be:	60f8      	str	r0, [r7, #12]
 80178c0:	60b9      	str	r1, [r7, #8]
 80178c2:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80178c4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80178c8:	f107 030c 	add.w	r3, r7, #12
 80178cc:	2200      	movs	r2, #0
 80178ce:	4618      	mov	r0, r3
 80178d0:	f7fe ff46 	bl	8016760 <find_volume>
 80178d4:	4603      	mov	r3, r0
 80178d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 80178da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80178de:	2b00      	cmp	r3, #0
 80178e0:	f040 8099 	bne.w	8017a16 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80178e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80178ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178ec:	695a      	ldr	r2, [r3, #20]
 80178ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f0:	699b      	ldr	r3, [r3, #24]
 80178f2:	3b02      	subs	r3, #2
 80178f4:	429a      	cmp	r2, r3
 80178f6:	d804      	bhi.n	8017902 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80178f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178fa:	695a      	ldr	r2, [r3, #20]
 80178fc:	68bb      	ldr	r3, [r7, #8]
 80178fe:	601a      	str	r2, [r3, #0]
 8017900:	e089      	b.n	8017a16 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8017902:	2300      	movs	r3, #0
 8017904:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8017906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017908:	781b      	ldrb	r3, [r3, #0]
 801790a:	2b01      	cmp	r3, #1
 801790c:	d128      	bne.n	8017960 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801790e:	2302      	movs	r3, #2
 8017910:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017914:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8017916:	f107 0314 	add.w	r3, r7, #20
 801791a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801791c:	4618      	mov	r0, r3
 801791e:	f7fd fc92 	bl	8015246 <get_fat>
 8017922:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8017924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017926:	f1b3 3fff 	cmp.w	r3, #4294967295
 801792a:	d103      	bne.n	8017934 <f_getfree+0x7c>
 801792c:	2301      	movs	r3, #1
 801792e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8017932:	e063      	b.n	80179fc <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8017934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017936:	2b01      	cmp	r3, #1
 8017938:	d103      	bne.n	8017942 <f_getfree+0x8a>
 801793a:	2302      	movs	r3, #2
 801793c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8017940:	e05c      	b.n	80179fc <f_getfree+0x144>
					if (stat == 0) nfree++;
 8017942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017944:	2b00      	cmp	r3, #0
 8017946:	d102      	bne.n	801794e <f_getfree+0x96>
 8017948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801794a:	3301      	adds	r3, #1
 801794c:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 801794e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017950:	3301      	adds	r3, #1
 8017952:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017956:	699b      	ldr	r3, [r3, #24]
 8017958:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801795a:	429a      	cmp	r2, r3
 801795c:	d3db      	bcc.n	8017916 <f_getfree+0x5e>
 801795e:	e04d      	b.n	80179fc <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8017960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017962:	699b      	ldr	r3, [r3, #24]
 8017964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801796a:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 801796c:	2300      	movs	r3, #0
 801796e:	637b      	str	r3, [r7, #52]	@ 0x34
 8017970:	2300      	movs	r3, #0
 8017972:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8017974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017976:	2b00      	cmp	r3, #0
 8017978:	d113      	bne.n	80179a2 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801797a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801797c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801797e:	1c5a      	adds	r2, r3, #1
 8017980:	63ba      	str	r2, [r7, #56]	@ 0x38
 8017982:	4619      	mov	r1, r3
 8017984:	f7fd fba4 	bl	80150d0 <move_window>
 8017988:	4603      	mov	r3, r0
 801798a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 801798e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017992:	2b00      	cmp	r3, #0
 8017994:	d131      	bne.n	80179fa <f_getfree+0x142>
							p = fs->win;
 8017996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017998:	3334      	adds	r3, #52	@ 0x34
 801799a:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 801799c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80179a0:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80179a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179a4:	781b      	ldrb	r3, [r3, #0]
 80179a6:	2b02      	cmp	r3, #2
 80179a8:	d10f      	bne.n	80179ca <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80179aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80179ac:	f7fd f8de 	bl	8014b6c <ld_word>
 80179b0:	4603      	mov	r3, r0
 80179b2:	2b00      	cmp	r3, #0
 80179b4:	d102      	bne.n	80179bc <f_getfree+0x104>
 80179b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80179b8:	3301      	adds	r3, #1
 80179ba:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 80179bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179be:	3302      	adds	r3, #2
 80179c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80179c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179c4:	3b02      	subs	r3, #2
 80179c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80179c8:	e010      	b.n	80179ec <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80179ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80179cc:	f7fd f8e7 	bl	8014b9e <ld_dword>
 80179d0:	4603      	mov	r3, r0
 80179d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80179d6:	2b00      	cmp	r3, #0
 80179d8:	d102      	bne.n	80179e0 <f_getfree+0x128>
 80179da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80179dc:	3301      	adds	r3, #1
 80179de:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80179e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e2:	3304      	adds	r3, #4
 80179e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80179e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179e8:	3b04      	subs	r3, #4
 80179ea:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80179ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80179ee:	3b01      	subs	r3, #1
 80179f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80179f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d1bd      	bne.n	8017974 <f_getfree+0xbc>
 80179f8:	e000      	b.n	80179fc <f_getfree+0x144>
							if (res != FR_OK) break;
 80179fa:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80179fc:	68bb      	ldr	r3, [r7, #8]
 80179fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017a00:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8017a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017a06:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8017a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a0a:	791a      	ldrb	r2, [r3, #4]
 8017a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a0e:	f042 0201 	orr.w	r2, r2, #1
 8017a12:	b2d2      	uxtb	r2, r2
 8017a14:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8017a16:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8017a1a:	4618      	mov	r0, r3
 8017a1c:	3748      	adds	r7, #72	@ 0x48
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	bd80      	pop	{r7, pc}
	...

08017a24 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8017a24:	b480      	push	{r7}
 8017a26:	b087      	sub	sp, #28
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	60f8      	str	r0, [r7, #12]
 8017a2c:	60b9      	str	r1, [r7, #8]
 8017a2e:	4613      	mov	r3, r2
 8017a30:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8017a32:	2301      	movs	r3, #1
 8017a34:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8017a36:	2300      	movs	r3, #0
 8017a38:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8017a3a:	4b1f      	ldr	r3, [pc, #124]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a3c:	7a5b      	ldrb	r3, [r3, #9]
 8017a3e:	b2db      	uxtb	r3, r3
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	d131      	bne.n	8017aa8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8017a44:	4b1c      	ldr	r3, [pc, #112]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a46:	7a5b      	ldrb	r3, [r3, #9]
 8017a48:	b2db      	uxtb	r3, r3
 8017a4a:	461a      	mov	r2, r3
 8017a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a4e:	2100      	movs	r1, #0
 8017a50:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8017a52:	4b19      	ldr	r3, [pc, #100]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a54:	7a5b      	ldrb	r3, [r3, #9]
 8017a56:	b2db      	uxtb	r3, r3
 8017a58:	4a17      	ldr	r2, [pc, #92]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a5a:	009b      	lsls	r3, r3, #2
 8017a5c:	4413      	add	r3, r2
 8017a5e:	68fa      	ldr	r2, [r7, #12]
 8017a60:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8017a62:	4b15      	ldr	r3, [pc, #84]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a64:	7a5b      	ldrb	r3, [r3, #9]
 8017a66:	b2db      	uxtb	r3, r3
 8017a68:	461a      	mov	r2, r3
 8017a6a:	4b13      	ldr	r3, [pc, #76]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a6c:	4413      	add	r3, r2
 8017a6e:	79fa      	ldrb	r2, [r7, #7]
 8017a70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8017a72:	4b11      	ldr	r3, [pc, #68]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a74:	7a5b      	ldrb	r3, [r3, #9]
 8017a76:	b2db      	uxtb	r3, r3
 8017a78:	1c5a      	adds	r2, r3, #1
 8017a7a:	b2d1      	uxtb	r1, r2
 8017a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8017ab8 <FATFS_LinkDriverEx+0x94>)
 8017a7e:	7251      	strb	r1, [r2, #9]
 8017a80:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8017a82:	7dbb      	ldrb	r3, [r7, #22]
 8017a84:	3330      	adds	r3, #48	@ 0x30
 8017a86:	b2da      	uxtb	r2, r3
 8017a88:	68bb      	ldr	r3, [r7, #8]
 8017a8a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017a8c:	68bb      	ldr	r3, [r7, #8]
 8017a8e:	3301      	adds	r3, #1
 8017a90:	223a      	movs	r2, #58	@ 0x3a
 8017a92:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017a94:	68bb      	ldr	r3, [r7, #8]
 8017a96:	3302      	adds	r3, #2
 8017a98:	222f      	movs	r2, #47	@ 0x2f
 8017a9a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017a9c:	68bb      	ldr	r3, [r7, #8]
 8017a9e:	3303      	adds	r3, #3
 8017aa0:	2200      	movs	r2, #0
 8017aa2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017aa4:	2300      	movs	r3, #0
 8017aa6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8017aaa:	4618      	mov	r0, r3
 8017aac:	371c      	adds	r7, #28
 8017aae:	46bd      	mov	sp, r7
 8017ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab4:	4770      	bx	lr
 8017ab6:	bf00      	nop
 8017ab8:	20002bbc 	.word	0x20002bbc

08017abc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017abc:	b580      	push	{r7, lr}
 8017abe:	b082      	sub	sp, #8
 8017ac0:	af00      	add	r7, sp, #0
 8017ac2:	6078      	str	r0, [r7, #4]
 8017ac4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017ac6:	2200      	movs	r2, #0
 8017ac8:	6839      	ldr	r1, [r7, #0]
 8017aca:	6878      	ldr	r0, [r7, #4]
 8017acc:	f7ff ffaa 	bl	8017a24 <FATFS_LinkDriverEx>
 8017ad0:	4603      	mov	r3, r0
}
 8017ad2:	4618      	mov	r0, r3
 8017ad4:	3708      	adds	r7, #8
 8017ad6:	46bd      	mov	sp, r7
 8017ad8:	bd80      	pop	{r7, pc}
	...

08017adc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8017adc:	b480      	push	{r7}
 8017ade:	b085      	sub	sp, #20
 8017ae0:	af00      	add	r7, sp, #0
 8017ae2:	4603      	mov	r3, r0
 8017ae4:	6039      	str	r1, [r7, #0]
 8017ae6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8017ae8:	88fb      	ldrh	r3, [r7, #6]
 8017aea:	2b7f      	cmp	r3, #127	@ 0x7f
 8017aec:	d802      	bhi.n	8017af4 <ff_convert+0x18>
		c = chr;
 8017aee:	88fb      	ldrh	r3, [r7, #6]
 8017af0:	81fb      	strh	r3, [r7, #14]
 8017af2:	e025      	b.n	8017b40 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017af4:	683b      	ldr	r3, [r7, #0]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d00b      	beq.n	8017b12 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8017afa:	88fb      	ldrh	r3, [r7, #6]
 8017afc:	2bff      	cmp	r3, #255	@ 0xff
 8017afe:	d805      	bhi.n	8017b0c <ff_convert+0x30>
 8017b00:	88fb      	ldrh	r3, [r7, #6]
 8017b02:	3b80      	subs	r3, #128	@ 0x80
 8017b04:	4a12      	ldr	r2, [pc, #72]	@ (8017b50 <ff_convert+0x74>)
 8017b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b0a:	e000      	b.n	8017b0e <ff_convert+0x32>
 8017b0c:	2300      	movs	r3, #0
 8017b0e:	81fb      	strh	r3, [r7, #14]
 8017b10:	e016      	b.n	8017b40 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8017b12:	2300      	movs	r3, #0
 8017b14:	81fb      	strh	r3, [r7, #14]
 8017b16:	e009      	b.n	8017b2c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8017b18:	89fb      	ldrh	r3, [r7, #14]
 8017b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8017b50 <ff_convert+0x74>)
 8017b1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b20:	88fa      	ldrh	r2, [r7, #6]
 8017b22:	429a      	cmp	r2, r3
 8017b24:	d006      	beq.n	8017b34 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8017b26:	89fb      	ldrh	r3, [r7, #14]
 8017b28:	3301      	adds	r3, #1
 8017b2a:	81fb      	strh	r3, [r7, #14]
 8017b2c:	89fb      	ldrh	r3, [r7, #14]
 8017b2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8017b30:	d9f2      	bls.n	8017b18 <ff_convert+0x3c>
 8017b32:	e000      	b.n	8017b36 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8017b34:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8017b36:	89fb      	ldrh	r3, [r7, #14]
 8017b38:	3380      	adds	r3, #128	@ 0x80
 8017b3a:	b29b      	uxth	r3, r3
 8017b3c:	b2db      	uxtb	r3, r3
 8017b3e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8017b40:	89fb      	ldrh	r3, [r7, #14]
}
 8017b42:	4618      	mov	r0, r3
 8017b44:	3714      	adds	r7, #20
 8017b46:	46bd      	mov	sp, r7
 8017b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b4c:	4770      	bx	lr
 8017b4e:	bf00      	nop
 8017b50:	0801d474 	.word	0x0801d474

08017b54 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8017b54:	b480      	push	{r7}
 8017b56:	b087      	sub	sp, #28
 8017b58:	af00      	add	r7, sp, #0
 8017b5a:	4603      	mov	r3, r0
 8017b5c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8017b5e:	88fb      	ldrh	r3, [r7, #6]
 8017b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017b64:	d201      	bcs.n	8017b6a <ff_wtoupper+0x16>
 8017b66:	4b3e      	ldr	r3, [pc, #248]	@ (8017c60 <ff_wtoupper+0x10c>)
 8017b68:	e000      	b.n	8017b6c <ff_wtoupper+0x18>
 8017b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8017c64 <ff_wtoupper+0x110>)
 8017b6c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8017b6e:	697b      	ldr	r3, [r7, #20]
 8017b70:	1c9a      	adds	r2, r3, #2
 8017b72:	617a      	str	r2, [r7, #20]
 8017b74:	881b      	ldrh	r3, [r3, #0]
 8017b76:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017b78:	8a7b      	ldrh	r3, [r7, #18]
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d068      	beq.n	8017c50 <ff_wtoupper+0xfc>
 8017b7e:	88fa      	ldrh	r2, [r7, #6]
 8017b80:	8a7b      	ldrh	r3, [r7, #18]
 8017b82:	429a      	cmp	r2, r3
 8017b84:	d364      	bcc.n	8017c50 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017b86:	697b      	ldr	r3, [r7, #20]
 8017b88:	1c9a      	adds	r2, r3, #2
 8017b8a:	617a      	str	r2, [r7, #20]
 8017b8c:	881b      	ldrh	r3, [r3, #0]
 8017b8e:	823b      	strh	r3, [r7, #16]
 8017b90:	8a3b      	ldrh	r3, [r7, #16]
 8017b92:	0a1b      	lsrs	r3, r3, #8
 8017b94:	81fb      	strh	r3, [r7, #14]
 8017b96:	8a3b      	ldrh	r3, [r7, #16]
 8017b98:	b2db      	uxtb	r3, r3
 8017b9a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8017b9c:	88fa      	ldrh	r2, [r7, #6]
 8017b9e:	8a79      	ldrh	r1, [r7, #18]
 8017ba0:	8a3b      	ldrh	r3, [r7, #16]
 8017ba2:	440b      	add	r3, r1
 8017ba4:	429a      	cmp	r2, r3
 8017ba6:	da49      	bge.n	8017c3c <ff_wtoupper+0xe8>
			switch (cmd) {
 8017ba8:	89fb      	ldrh	r3, [r7, #14]
 8017baa:	2b08      	cmp	r3, #8
 8017bac:	d84f      	bhi.n	8017c4e <ff_wtoupper+0xfa>
 8017bae:	a201      	add	r2, pc, #4	@ (adr r2, 8017bb4 <ff_wtoupper+0x60>)
 8017bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017bb4:	08017bd9 	.word	0x08017bd9
 8017bb8:	08017beb 	.word	0x08017beb
 8017bbc:	08017c01 	.word	0x08017c01
 8017bc0:	08017c09 	.word	0x08017c09
 8017bc4:	08017c11 	.word	0x08017c11
 8017bc8:	08017c19 	.word	0x08017c19
 8017bcc:	08017c21 	.word	0x08017c21
 8017bd0:	08017c29 	.word	0x08017c29
 8017bd4:	08017c31 	.word	0x08017c31
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017bd8:	88fa      	ldrh	r2, [r7, #6]
 8017bda:	8a7b      	ldrh	r3, [r7, #18]
 8017bdc:	1ad3      	subs	r3, r2, r3
 8017bde:	005b      	lsls	r3, r3, #1
 8017be0:	697a      	ldr	r2, [r7, #20]
 8017be2:	4413      	add	r3, r2
 8017be4:	881b      	ldrh	r3, [r3, #0]
 8017be6:	80fb      	strh	r3, [r7, #6]
 8017be8:	e027      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8017bea:	88fa      	ldrh	r2, [r7, #6]
 8017bec:	8a7b      	ldrh	r3, [r7, #18]
 8017bee:	1ad3      	subs	r3, r2, r3
 8017bf0:	b29b      	uxth	r3, r3
 8017bf2:	f003 0301 	and.w	r3, r3, #1
 8017bf6:	b29b      	uxth	r3, r3
 8017bf8:	88fa      	ldrh	r2, [r7, #6]
 8017bfa:	1ad3      	subs	r3, r2, r3
 8017bfc:	80fb      	strh	r3, [r7, #6]
 8017bfe:	e01c      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017c00:	88fb      	ldrh	r3, [r7, #6]
 8017c02:	3b10      	subs	r3, #16
 8017c04:	80fb      	strh	r3, [r7, #6]
 8017c06:	e018      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017c08:	88fb      	ldrh	r3, [r7, #6]
 8017c0a:	3b20      	subs	r3, #32
 8017c0c:	80fb      	strh	r3, [r7, #6]
 8017c0e:	e014      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017c10:	88fb      	ldrh	r3, [r7, #6]
 8017c12:	3b30      	subs	r3, #48	@ 0x30
 8017c14:	80fb      	strh	r3, [r7, #6]
 8017c16:	e010      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017c18:	88fb      	ldrh	r3, [r7, #6]
 8017c1a:	3b1a      	subs	r3, #26
 8017c1c:	80fb      	strh	r3, [r7, #6]
 8017c1e:	e00c      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017c20:	88fb      	ldrh	r3, [r7, #6]
 8017c22:	3308      	adds	r3, #8
 8017c24:	80fb      	strh	r3, [r7, #6]
 8017c26:	e008      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8017c28:	88fb      	ldrh	r3, [r7, #6]
 8017c2a:	3b50      	subs	r3, #80	@ 0x50
 8017c2c:	80fb      	strh	r3, [r7, #6]
 8017c2e:	e004      	b.n	8017c3a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017c30:	88fb      	ldrh	r3, [r7, #6]
 8017c32:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8017c36:	80fb      	strh	r3, [r7, #6]
 8017c38:	bf00      	nop
			}
			break;
 8017c3a:	e008      	b.n	8017c4e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017c3c:	89fb      	ldrh	r3, [r7, #14]
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d195      	bne.n	8017b6e <ff_wtoupper+0x1a>
 8017c42:	8a3b      	ldrh	r3, [r7, #16]
 8017c44:	005b      	lsls	r3, r3, #1
 8017c46:	697a      	ldr	r2, [r7, #20]
 8017c48:	4413      	add	r3, r2
 8017c4a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017c4c:	e78f      	b.n	8017b6e <ff_wtoupper+0x1a>
			break;
 8017c4e:	bf00      	nop
	}

	return chr;
 8017c50:	88fb      	ldrh	r3, [r7, #6]
}
 8017c52:	4618      	mov	r0, r3
 8017c54:	371c      	adds	r7, #28
 8017c56:	46bd      	mov	sp, r7
 8017c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c5c:	4770      	bx	lr
 8017c5e:	bf00      	nop
 8017c60:	0801d574 	.word	0x0801d574
 8017c64:	0801d768 	.word	0x0801d768

08017c68 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017c6c:	2200      	movs	r2, #0
 8017c6e:	4912      	ldr	r1, [pc, #72]	@ (8017cb8 <MX_USB_Device_Init+0x50>)
 8017c70:	4812      	ldr	r0, [pc, #72]	@ (8017cbc <MX_USB_Device_Init+0x54>)
 8017c72:	f7fb fdbb 	bl	80137ec <USBD_Init>
 8017c76:	4603      	mov	r3, r0
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d001      	beq.n	8017c80 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017c7c:	f7ed f94e 	bl	8004f1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017c80:	490f      	ldr	r1, [pc, #60]	@ (8017cc0 <MX_USB_Device_Init+0x58>)
 8017c82:	480e      	ldr	r0, [pc, #56]	@ (8017cbc <MX_USB_Device_Init+0x54>)
 8017c84:	f7fb fde2 	bl	801384c <USBD_RegisterClass>
 8017c88:	4603      	mov	r3, r0
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d001      	beq.n	8017c92 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017c8e:	f7ed f945 	bl	8004f1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017c92:	490c      	ldr	r1, [pc, #48]	@ (8017cc4 <MX_USB_Device_Init+0x5c>)
 8017c94:	4809      	ldr	r0, [pc, #36]	@ (8017cbc <MX_USB_Device_Init+0x54>)
 8017c96:	f7fb fd03 	bl	80136a0 <USBD_CDC_RegisterInterface>
 8017c9a:	4603      	mov	r3, r0
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d001      	beq.n	8017ca4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017ca0:	f7ed f93c 	bl	8004f1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017ca4:	4805      	ldr	r0, [pc, #20]	@ (8017cbc <MX_USB_Device_Init+0x54>)
 8017ca6:	f7fb fdf8 	bl	801389a <USBD_Start>
 8017caa:	4603      	mov	r3, r0
 8017cac:	2b00      	cmp	r3, #0
 8017cae:	d001      	beq.n	8017cb4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017cb0:	f7ed f934 	bl	8004f1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017cb4:	bf00      	nop
 8017cb6:	bd80      	pop	{r7, pc}
 8017cb8:	2000014c 	.word	0x2000014c
 8017cbc:	20002bc8 	.word	0x20002bc8
 8017cc0:	20000034 	.word	0x20000034
 8017cc4:	20000138 	.word	0x20000138

08017cc8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017cc8:	b580      	push	{r7, lr}
 8017cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017ccc:	2200      	movs	r2, #0
 8017cce:	4905      	ldr	r1, [pc, #20]	@ (8017ce4 <CDC_Init_FS+0x1c>)
 8017cd0:	4805      	ldr	r0, [pc, #20]	@ (8017ce8 <CDC_Init_FS+0x20>)
 8017cd2:	f7fb fcfa 	bl	80136ca <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017cd6:	4905      	ldr	r1, [pc, #20]	@ (8017cec <CDC_Init_FS+0x24>)
 8017cd8:	4803      	ldr	r0, [pc, #12]	@ (8017ce8 <CDC_Init_FS+0x20>)
 8017cda:	f7fb fd14 	bl	8013706 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017cde:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017ce0:	4618      	mov	r0, r3
 8017ce2:	bd80      	pop	{r7, pc}
 8017ce4:	20003298 	.word	0x20003298
 8017ce8:	20002bc8 	.word	0x20002bc8
 8017cec:	20002e98 	.word	0x20002e98

08017cf0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017cf0:	b480      	push	{r7}
 8017cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017cf4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017cf6:	4618      	mov	r0, r3
 8017cf8:	46bd      	mov	sp, r7
 8017cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cfe:	4770      	bx	lr

08017d00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017d00:	b480      	push	{r7}
 8017d02:	b083      	sub	sp, #12
 8017d04:	af00      	add	r7, sp, #0
 8017d06:	4603      	mov	r3, r0
 8017d08:	6039      	str	r1, [r7, #0]
 8017d0a:	71fb      	strb	r3, [r7, #7]
 8017d0c:	4613      	mov	r3, r2
 8017d0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017d10:	79fb      	ldrb	r3, [r7, #7]
 8017d12:	2b23      	cmp	r3, #35	@ 0x23
 8017d14:	d84a      	bhi.n	8017dac <CDC_Control_FS+0xac>
 8017d16:	a201      	add	r2, pc, #4	@ (adr r2, 8017d1c <CDC_Control_FS+0x1c>)
 8017d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d1c:	08017dad 	.word	0x08017dad
 8017d20:	08017dad 	.word	0x08017dad
 8017d24:	08017dad 	.word	0x08017dad
 8017d28:	08017dad 	.word	0x08017dad
 8017d2c:	08017dad 	.word	0x08017dad
 8017d30:	08017dad 	.word	0x08017dad
 8017d34:	08017dad 	.word	0x08017dad
 8017d38:	08017dad 	.word	0x08017dad
 8017d3c:	08017dad 	.word	0x08017dad
 8017d40:	08017dad 	.word	0x08017dad
 8017d44:	08017dad 	.word	0x08017dad
 8017d48:	08017dad 	.word	0x08017dad
 8017d4c:	08017dad 	.word	0x08017dad
 8017d50:	08017dad 	.word	0x08017dad
 8017d54:	08017dad 	.word	0x08017dad
 8017d58:	08017dad 	.word	0x08017dad
 8017d5c:	08017dad 	.word	0x08017dad
 8017d60:	08017dad 	.word	0x08017dad
 8017d64:	08017dad 	.word	0x08017dad
 8017d68:	08017dad 	.word	0x08017dad
 8017d6c:	08017dad 	.word	0x08017dad
 8017d70:	08017dad 	.word	0x08017dad
 8017d74:	08017dad 	.word	0x08017dad
 8017d78:	08017dad 	.word	0x08017dad
 8017d7c:	08017dad 	.word	0x08017dad
 8017d80:	08017dad 	.word	0x08017dad
 8017d84:	08017dad 	.word	0x08017dad
 8017d88:	08017dad 	.word	0x08017dad
 8017d8c:	08017dad 	.word	0x08017dad
 8017d90:	08017dad 	.word	0x08017dad
 8017d94:	08017dad 	.word	0x08017dad
 8017d98:	08017dad 	.word	0x08017dad
 8017d9c:	08017dad 	.word	0x08017dad
 8017da0:	08017dad 	.word	0x08017dad
 8017da4:	08017dad 	.word	0x08017dad
 8017da8:	08017dad 	.word	0x08017dad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017dac:	bf00      	nop
  }

  return (USBD_OK);
 8017dae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017db0:	4618      	mov	r0, r3
 8017db2:	370c      	adds	r7, #12
 8017db4:	46bd      	mov	sp, r7
 8017db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dba:	4770      	bx	lr

08017dbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017dbc:	b580      	push	{r7, lr}
 8017dbe:	b082      	sub	sp, #8
 8017dc0:	af00      	add	r7, sp, #0
 8017dc2:	6078      	str	r0, [r7, #4]
 8017dc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017dc6:	6879      	ldr	r1, [r7, #4]
 8017dc8:	4805      	ldr	r0, [pc, #20]	@ (8017de0 <CDC_Receive_FS+0x24>)
 8017dca:	f7fb fc9c 	bl	8013706 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017dce:	4804      	ldr	r0, [pc, #16]	@ (8017de0 <CDC_Receive_FS+0x24>)
 8017dd0:	f7fb fce2 	bl	8013798 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017dd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017dd6:	4618      	mov	r0, r3
 8017dd8:	3708      	adds	r7, #8
 8017dda:	46bd      	mov	sp, r7
 8017ddc:	bd80      	pop	{r7, pc}
 8017dde:	bf00      	nop
 8017de0:	20002bc8 	.word	0x20002bc8

08017de4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	b084      	sub	sp, #16
 8017de8:	af00      	add	r7, sp, #0
 8017dea:	6078      	str	r0, [r7, #4]
 8017dec:	460b      	mov	r3, r1
 8017dee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017df0:	2300      	movs	r3, #0
 8017df2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017df4:	4b0d      	ldr	r3, [pc, #52]	@ (8017e2c <CDC_Transmit_FS+0x48>)
 8017df6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017dfa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017dfc:	68bb      	ldr	r3, [r7, #8]
 8017dfe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	d001      	beq.n	8017e0a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017e06:	2301      	movs	r3, #1
 8017e08:	e00b      	b.n	8017e22 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017e0a:	887b      	ldrh	r3, [r7, #2]
 8017e0c:	461a      	mov	r2, r3
 8017e0e:	6879      	ldr	r1, [r7, #4]
 8017e10:	4806      	ldr	r0, [pc, #24]	@ (8017e2c <CDC_Transmit_FS+0x48>)
 8017e12:	f7fb fc5a 	bl	80136ca <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017e16:	4805      	ldr	r0, [pc, #20]	@ (8017e2c <CDC_Transmit_FS+0x48>)
 8017e18:	f7fb fc8e 	bl	8013738 <USBD_CDC_TransmitPacket>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e22:	4618      	mov	r0, r3
 8017e24:	3710      	adds	r7, #16
 8017e26:	46bd      	mov	sp, r7
 8017e28:	bd80      	pop	{r7, pc}
 8017e2a:	bf00      	nop
 8017e2c:	20002bc8 	.word	0x20002bc8

08017e30 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017e30:	b480      	push	{r7}
 8017e32:	b087      	sub	sp, #28
 8017e34:	af00      	add	r7, sp, #0
 8017e36:	60f8      	str	r0, [r7, #12]
 8017e38:	60b9      	str	r1, [r7, #8]
 8017e3a:	4613      	mov	r3, r2
 8017e3c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017e3e:	2300      	movs	r3, #0
 8017e40:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017e46:	4618      	mov	r0, r3
 8017e48:	371c      	adds	r7, #28
 8017e4a:	46bd      	mov	sp, r7
 8017e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e50:	4770      	bx	lr
	...

08017e54 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017e54:	b480      	push	{r7}
 8017e56:	b083      	sub	sp, #12
 8017e58:	af00      	add	r7, sp, #0
 8017e5a:	4603      	mov	r3, r0
 8017e5c:	6039      	str	r1, [r7, #0]
 8017e5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017e60:	683b      	ldr	r3, [r7, #0]
 8017e62:	2212      	movs	r2, #18
 8017e64:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017e66:	4b03      	ldr	r3, [pc, #12]	@ (8017e74 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017e68:	4618      	mov	r0, r3
 8017e6a:	370c      	adds	r7, #12
 8017e6c:	46bd      	mov	sp, r7
 8017e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e72:	4770      	bx	lr
 8017e74:	2000016c 	.word	0x2000016c

08017e78 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017e78:	b480      	push	{r7}
 8017e7a:	b083      	sub	sp, #12
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	4603      	mov	r3, r0
 8017e80:	6039      	str	r1, [r7, #0]
 8017e82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017e84:	683b      	ldr	r3, [r7, #0]
 8017e86:	2204      	movs	r2, #4
 8017e88:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017e8a:	4b03      	ldr	r3, [pc, #12]	@ (8017e98 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017e8c:	4618      	mov	r0, r3
 8017e8e:	370c      	adds	r7, #12
 8017e90:	46bd      	mov	sp, r7
 8017e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e96:	4770      	bx	lr
 8017e98:	20000180 	.word	0x20000180

08017e9c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017e9c:	b580      	push	{r7, lr}
 8017e9e:	b082      	sub	sp, #8
 8017ea0:	af00      	add	r7, sp, #0
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	6039      	str	r1, [r7, #0]
 8017ea6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017ea8:	79fb      	ldrb	r3, [r7, #7]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d105      	bne.n	8017eba <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017eae:	683a      	ldr	r2, [r7, #0]
 8017eb0:	4907      	ldr	r1, [pc, #28]	@ (8017ed0 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017eb2:	4808      	ldr	r0, [pc, #32]	@ (8017ed4 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017eb4:	f7fc fcdb 	bl	801486e <USBD_GetString>
 8017eb8:	e004      	b.n	8017ec4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017eba:	683a      	ldr	r2, [r7, #0]
 8017ebc:	4904      	ldr	r1, [pc, #16]	@ (8017ed0 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017ebe:	4805      	ldr	r0, [pc, #20]	@ (8017ed4 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017ec0:	f7fc fcd5 	bl	801486e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017ec4:	4b02      	ldr	r3, [pc, #8]	@ (8017ed0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	3708      	adds	r7, #8
 8017eca:	46bd      	mov	sp, r7
 8017ecc:	bd80      	pop	{r7, pc}
 8017ece:	bf00      	nop
 8017ed0:	20003698 	.word	0x20003698
 8017ed4:	0801b880 	.word	0x0801b880

08017ed8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ed8:	b580      	push	{r7, lr}
 8017eda:	b082      	sub	sp, #8
 8017edc:	af00      	add	r7, sp, #0
 8017ede:	4603      	mov	r3, r0
 8017ee0:	6039      	str	r1, [r7, #0]
 8017ee2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017ee4:	683a      	ldr	r2, [r7, #0]
 8017ee6:	4904      	ldr	r1, [pc, #16]	@ (8017ef8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017ee8:	4804      	ldr	r0, [pc, #16]	@ (8017efc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017eea:	f7fc fcc0 	bl	801486e <USBD_GetString>
  return USBD_StrDesc;
 8017eee:	4b02      	ldr	r3, [pc, #8]	@ (8017ef8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017ef0:	4618      	mov	r0, r3
 8017ef2:	3708      	adds	r7, #8
 8017ef4:	46bd      	mov	sp, r7
 8017ef6:	bd80      	pop	{r7, pc}
 8017ef8:	20003698 	.word	0x20003698
 8017efc:	0801b898 	.word	0x0801b898

08017f00 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f00:	b580      	push	{r7, lr}
 8017f02:	b082      	sub	sp, #8
 8017f04:	af00      	add	r7, sp, #0
 8017f06:	4603      	mov	r3, r0
 8017f08:	6039      	str	r1, [r7, #0]
 8017f0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017f0c:	683b      	ldr	r3, [r7, #0]
 8017f0e:	221a      	movs	r2, #26
 8017f10:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017f12:	f000 f843 	bl	8017f9c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017f16:	4b02      	ldr	r3, [pc, #8]	@ (8017f20 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017f18:	4618      	mov	r0, r3
 8017f1a:	3708      	adds	r7, #8
 8017f1c:	46bd      	mov	sp, r7
 8017f1e:	bd80      	pop	{r7, pc}
 8017f20:	20000184 	.word	0x20000184

08017f24 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f24:	b580      	push	{r7, lr}
 8017f26:	b082      	sub	sp, #8
 8017f28:	af00      	add	r7, sp, #0
 8017f2a:	4603      	mov	r3, r0
 8017f2c:	6039      	str	r1, [r7, #0]
 8017f2e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017f30:	79fb      	ldrb	r3, [r7, #7]
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d105      	bne.n	8017f42 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f36:	683a      	ldr	r2, [r7, #0]
 8017f38:	4907      	ldr	r1, [pc, #28]	@ (8017f58 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017f3a:	4808      	ldr	r0, [pc, #32]	@ (8017f5c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017f3c:	f7fc fc97 	bl	801486e <USBD_GetString>
 8017f40:	e004      	b.n	8017f4c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f42:	683a      	ldr	r2, [r7, #0]
 8017f44:	4904      	ldr	r1, [pc, #16]	@ (8017f58 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017f46:	4805      	ldr	r0, [pc, #20]	@ (8017f5c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017f48:	f7fc fc91 	bl	801486e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f4c:	4b02      	ldr	r3, [pc, #8]	@ (8017f58 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017f4e:	4618      	mov	r0, r3
 8017f50:	3708      	adds	r7, #8
 8017f52:	46bd      	mov	sp, r7
 8017f54:	bd80      	pop	{r7, pc}
 8017f56:	bf00      	nop
 8017f58:	20003698 	.word	0x20003698
 8017f5c:	0801b8ac 	.word	0x0801b8ac

08017f60 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f60:	b580      	push	{r7, lr}
 8017f62:	b082      	sub	sp, #8
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	4603      	mov	r3, r0
 8017f68:	6039      	str	r1, [r7, #0]
 8017f6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017f6c:	79fb      	ldrb	r3, [r7, #7]
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d105      	bne.n	8017f7e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017f72:	683a      	ldr	r2, [r7, #0]
 8017f74:	4907      	ldr	r1, [pc, #28]	@ (8017f94 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017f76:	4808      	ldr	r0, [pc, #32]	@ (8017f98 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017f78:	f7fc fc79 	bl	801486e <USBD_GetString>
 8017f7c:	e004      	b.n	8017f88 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017f7e:	683a      	ldr	r2, [r7, #0]
 8017f80:	4904      	ldr	r1, [pc, #16]	@ (8017f94 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017f82:	4805      	ldr	r0, [pc, #20]	@ (8017f98 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017f84:	f7fc fc73 	bl	801486e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f88:	4b02      	ldr	r3, [pc, #8]	@ (8017f94 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017f8a:	4618      	mov	r0, r3
 8017f8c:	3708      	adds	r7, #8
 8017f8e:	46bd      	mov	sp, r7
 8017f90:	bd80      	pop	{r7, pc}
 8017f92:	bf00      	nop
 8017f94:	20003698 	.word	0x20003698
 8017f98:	0801b8b8 	.word	0x0801b8b8

08017f9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017f9c:	b580      	push	{r7, lr}
 8017f9e:	b084      	sub	sp, #16
 8017fa0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8017fe0 <Get_SerialNum+0x44>)
 8017fa4:	681b      	ldr	r3, [r3, #0]
 8017fa6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8017fe4 <Get_SerialNum+0x48>)
 8017faa:	681b      	ldr	r3, [r3, #0]
 8017fac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017fae:	4b0e      	ldr	r3, [pc, #56]	@ (8017fe8 <Get_SerialNum+0x4c>)
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017fb4:	68fa      	ldr	r2, [r7, #12]
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	4413      	add	r3, r2
 8017fba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017fbc:	68fb      	ldr	r3, [r7, #12]
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d009      	beq.n	8017fd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017fc2:	2208      	movs	r2, #8
 8017fc4:	4909      	ldr	r1, [pc, #36]	@ (8017fec <Get_SerialNum+0x50>)
 8017fc6:	68f8      	ldr	r0, [r7, #12]
 8017fc8:	f000 f814 	bl	8017ff4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017fcc:	2204      	movs	r2, #4
 8017fce:	4908      	ldr	r1, [pc, #32]	@ (8017ff0 <Get_SerialNum+0x54>)
 8017fd0:	68b8      	ldr	r0, [r7, #8]
 8017fd2:	f000 f80f 	bl	8017ff4 <IntToUnicode>
  }
}
 8017fd6:	bf00      	nop
 8017fd8:	3710      	adds	r7, #16
 8017fda:	46bd      	mov	sp, r7
 8017fdc:	bd80      	pop	{r7, pc}
 8017fde:	bf00      	nop
 8017fe0:	1fff7590 	.word	0x1fff7590
 8017fe4:	1fff7594 	.word	0x1fff7594
 8017fe8:	1fff7598 	.word	0x1fff7598
 8017fec:	20000186 	.word	0x20000186
 8017ff0:	20000196 	.word	0x20000196

08017ff4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017ff4:	b480      	push	{r7}
 8017ff6:	b087      	sub	sp, #28
 8017ff8:	af00      	add	r7, sp, #0
 8017ffa:	60f8      	str	r0, [r7, #12]
 8017ffc:	60b9      	str	r1, [r7, #8]
 8017ffe:	4613      	mov	r3, r2
 8018000:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018002:	2300      	movs	r3, #0
 8018004:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018006:	2300      	movs	r3, #0
 8018008:	75fb      	strb	r3, [r7, #23]
 801800a:	e027      	b.n	801805c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	0f1b      	lsrs	r3, r3, #28
 8018010:	2b09      	cmp	r3, #9
 8018012:	d80b      	bhi.n	801802c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	0f1b      	lsrs	r3, r3, #28
 8018018:	b2da      	uxtb	r2, r3
 801801a:	7dfb      	ldrb	r3, [r7, #23]
 801801c:	005b      	lsls	r3, r3, #1
 801801e:	4619      	mov	r1, r3
 8018020:	68bb      	ldr	r3, [r7, #8]
 8018022:	440b      	add	r3, r1
 8018024:	3230      	adds	r2, #48	@ 0x30
 8018026:	b2d2      	uxtb	r2, r2
 8018028:	701a      	strb	r2, [r3, #0]
 801802a:	e00a      	b.n	8018042 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801802c:	68fb      	ldr	r3, [r7, #12]
 801802e:	0f1b      	lsrs	r3, r3, #28
 8018030:	b2da      	uxtb	r2, r3
 8018032:	7dfb      	ldrb	r3, [r7, #23]
 8018034:	005b      	lsls	r3, r3, #1
 8018036:	4619      	mov	r1, r3
 8018038:	68bb      	ldr	r3, [r7, #8]
 801803a:	440b      	add	r3, r1
 801803c:	3237      	adds	r2, #55	@ 0x37
 801803e:	b2d2      	uxtb	r2, r2
 8018040:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018042:	68fb      	ldr	r3, [r7, #12]
 8018044:	011b      	lsls	r3, r3, #4
 8018046:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018048:	7dfb      	ldrb	r3, [r7, #23]
 801804a:	005b      	lsls	r3, r3, #1
 801804c:	3301      	adds	r3, #1
 801804e:	68ba      	ldr	r2, [r7, #8]
 8018050:	4413      	add	r3, r2
 8018052:	2200      	movs	r2, #0
 8018054:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018056:	7dfb      	ldrb	r3, [r7, #23]
 8018058:	3301      	adds	r3, #1
 801805a:	75fb      	strb	r3, [r7, #23]
 801805c:	7dfa      	ldrb	r2, [r7, #23]
 801805e:	79fb      	ldrb	r3, [r7, #7]
 8018060:	429a      	cmp	r2, r3
 8018062:	d3d3      	bcc.n	801800c <IntToUnicode+0x18>
  }
}
 8018064:	bf00      	nop
 8018066:	bf00      	nop
 8018068:	371c      	adds	r7, #28
 801806a:	46bd      	mov	sp, r7
 801806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018070:	4770      	bx	lr
	...

08018074 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018074:	b580      	push	{r7, lr}
 8018076:	b094      	sub	sp, #80	@ 0x50
 8018078:	af00      	add	r7, sp, #0
 801807a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801807c:	f107 030c 	add.w	r3, r7, #12
 8018080:	2244      	movs	r2, #68	@ 0x44
 8018082:	2100      	movs	r1, #0
 8018084:	4618      	mov	r0, r3
 8018086:	f001 f8c6 	bl	8019216 <memset>
  if(pcdHandle->Instance==USB)
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	681b      	ldr	r3, [r3, #0]
 801808e:	4a15      	ldr	r2, [pc, #84]	@ (80180e4 <HAL_PCD_MspInit+0x70>)
 8018090:	4293      	cmp	r3, r2
 8018092:	d123      	bne.n	80180dc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8018098:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801809a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801809e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80180a0:	f107 030c 	add.w	r3, r7, #12
 80180a4:	4618      	mov	r0, r3
 80180a6:	f7f6 fccd 	bl	800ea44 <HAL_RCCEx_PeriphCLKConfig>
 80180aa:	4603      	mov	r3, r0
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d001      	beq.n	80180b4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80180b0:	f7ec ff34 	bl	8004f1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80180b4:	4b0c      	ldr	r3, [pc, #48]	@ (80180e8 <HAL_PCD_MspInit+0x74>)
 80180b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80180b8:	4a0b      	ldr	r2, [pc, #44]	@ (80180e8 <HAL_PCD_MspInit+0x74>)
 80180ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80180be:	6593      	str	r3, [r2, #88]	@ 0x58
 80180c0:	4b09      	ldr	r3, [pc, #36]	@ (80180e8 <HAL_PCD_MspInit+0x74>)
 80180c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80180c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80180c8:	60bb      	str	r3, [r7, #8]
 80180ca:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80180cc:	2200      	movs	r2, #0
 80180ce:	2100      	movs	r1, #0
 80180d0:	2014      	movs	r0, #20
 80180d2:	f7f2 faf6 	bl	800a6c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80180d6:	2014      	movs	r0, #20
 80180d8:	f7f2 fb0d 	bl	800a6f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80180dc:	bf00      	nop
 80180de:	3750      	adds	r7, #80	@ 0x50
 80180e0:	46bd      	mov	sp, r7
 80180e2:	bd80      	pop	{r7, pc}
 80180e4:	40005c00 	.word	0x40005c00
 80180e8:	40021000 	.word	0x40021000

080180ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b082      	sub	sp, #8
 80180f0:	af00      	add	r7, sp, #0
 80180f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80180fa:	687b      	ldr	r3, [r7, #4]
 80180fc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8018100:	4619      	mov	r1, r3
 8018102:	4610      	mov	r0, r2
 8018104:	f7fb fc14 	bl	8013930 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8018108:	bf00      	nop
 801810a:	3708      	adds	r7, #8
 801810c:	46bd      	mov	sp, r7
 801810e:	bd80      	pop	{r7, pc}

08018110 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018110:	b580      	push	{r7, lr}
 8018112:	b082      	sub	sp, #8
 8018114:	af00      	add	r7, sp, #0
 8018116:	6078      	str	r0, [r7, #4]
 8018118:	460b      	mov	r3, r1
 801811a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018122:	78fa      	ldrb	r2, [r7, #3]
 8018124:	6879      	ldr	r1, [r7, #4]
 8018126:	4613      	mov	r3, r2
 8018128:	009b      	lsls	r3, r3, #2
 801812a:	4413      	add	r3, r2
 801812c:	00db      	lsls	r3, r3, #3
 801812e:	440b      	add	r3, r1
 8018130:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018134:	681a      	ldr	r2, [r3, #0]
 8018136:	78fb      	ldrb	r3, [r7, #3]
 8018138:	4619      	mov	r1, r3
 801813a:	f7fb fc4e 	bl	80139da <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801813e:	bf00      	nop
 8018140:	3708      	adds	r7, #8
 8018142:	46bd      	mov	sp, r7
 8018144:	bd80      	pop	{r7, pc}

08018146 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018146:	b580      	push	{r7, lr}
 8018148:	b082      	sub	sp, #8
 801814a:	af00      	add	r7, sp, #0
 801814c:	6078      	str	r0, [r7, #4]
 801814e:	460b      	mov	r3, r1
 8018150:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018152:	687b      	ldr	r3, [r7, #4]
 8018154:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018158:	78fa      	ldrb	r2, [r7, #3]
 801815a:	6879      	ldr	r1, [r7, #4]
 801815c:	4613      	mov	r3, r2
 801815e:	009b      	lsls	r3, r3, #2
 8018160:	4413      	add	r3, r2
 8018162:	00db      	lsls	r3, r3, #3
 8018164:	440b      	add	r3, r1
 8018166:	3324      	adds	r3, #36	@ 0x24
 8018168:	681a      	ldr	r2, [r3, #0]
 801816a:	78fb      	ldrb	r3, [r7, #3]
 801816c:	4619      	mov	r1, r3
 801816e:	f7fb fc97 	bl	8013aa0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018172:	bf00      	nop
 8018174:	3708      	adds	r7, #8
 8018176:	46bd      	mov	sp, r7
 8018178:	bd80      	pop	{r7, pc}

0801817a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801817a:	b580      	push	{r7, lr}
 801817c:	b082      	sub	sp, #8
 801817e:	af00      	add	r7, sp, #0
 8018180:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018188:	4618      	mov	r0, r3
 801818a:	f7fb fdab 	bl	8013ce4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801818e:	bf00      	nop
 8018190:	3708      	adds	r7, #8
 8018192:	46bd      	mov	sp, r7
 8018194:	bd80      	pop	{r7, pc}

08018196 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018196:	b580      	push	{r7, lr}
 8018198:	b084      	sub	sp, #16
 801819a:	af00      	add	r7, sp, #0
 801819c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801819e:	2301      	movs	r3, #1
 80181a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	795b      	ldrb	r3, [r3, #5]
 80181a6:	2b02      	cmp	r3, #2
 80181a8:	d001      	beq.n	80181ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80181aa:	f7ec feb7 	bl	8004f1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181b4:	7bfa      	ldrb	r2, [r7, #15]
 80181b6:	4611      	mov	r1, r2
 80181b8:	4618      	mov	r0, r3
 80181ba:	f7fb fd55 	bl	8013c68 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80181be:	687b      	ldr	r3, [r7, #4]
 80181c0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181c4:	4618      	mov	r0, r3
 80181c6:	f7fb fd01 	bl	8013bcc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80181ca:	bf00      	nop
 80181cc:	3710      	adds	r7, #16
 80181ce:	46bd      	mov	sp, r7
 80181d0:	bd80      	pop	{r7, pc}
	...

080181d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181d4:	b580      	push	{r7, lr}
 80181d6:	b082      	sub	sp, #8
 80181d8:	af00      	add	r7, sp, #0
 80181da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181e2:	4618      	mov	r0, r3
 80181e4:	f7fb fd50 	bl	8013c88 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	7a5b      	ldrb	r3, [r3, #9]
 80181ec:	2b00      	cmp	r3, #0
 80181ee:	d005      	beq.n	80181fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80181f0:	4b04      	ldr	r3, [pc, #16]	@ (8018204 <HAL_PCD_SuspendCallback+0x30>)
 80181f2:	691b      	ldr	r3, [r3, #16]
 80181f4:	4a03      	ldr	r2, [pc, #12]	@ (8018204 <HAL_PCD_SuspendCallback+0x30>)
 80181f6:	f043 0306 	orr.w	r3, r3, #6
 80181fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80181fc:	bf00      	nop
 80181fe:	3708      	adds	r7, #8
 8018200:	46bd      	mov	sp, r7
 8018202:	bd80      	pop	{r7, pc}
 8018204:	e000ed00 	.word	0xe000ed00

08018208 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018208:	b580      	push	{r7, lr}
 801820a:	b082      	sub	sp, #8
 801820c:	af00      	add	r7, sp, #0
 801820e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	7a5b      	ldrb	r3, [r3, #9]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d007      	beq.n	8018228 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018218:	4b08      	ldr	r3, [pc, #32]	@ (801823c <HAL_PCD_ResumeCallback+0x34>)
 801821a:	691b      	ldr	r3, [r3, #16]
 801821c:	4a07      	ldr	r2, [pc, #28]	@ (801823c <HAL_PCD_ResumeCallback+0x34>)
 801821e:	f023 0306 	bic.w	r3, r3, #6
 8018222:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018224:	f000 f9f8 	bl	8018618 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018228:	687b      	ldr	r3, [r7, #4]
 801822a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801822e:	4618      	mov	r0, r3
 8018230:	f7fb fd40 	bl	8013cb4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018234:	bf00      	nop
 8018236:	3708      	adds	r7, #8
 8018238:	46bd      	mov	sp, r7
 801823a:	bd80      	pop	{r7, pc}
 801823c:	e000ed00 	.word	0xe000ed00

08018240 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018240:	b580      	push	{r7, lr}
 8018242:	b082      	sub	sp, #8
 8018244:	af00      	add	r7, sp, #0
 8018246:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018248:	4a2b      	ldr	r2, [pc, #172]	@ (80182f8 <USBD_LL_Init+0xb8>)
 801824a:	687b      	ldr	r3, [r7, #4]
 801824c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	4a29      	ldr	r2, [pc, #164]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018254:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8018258:	4b27      	ldr	r3, [pc, #156]	@ (80182f8 <USBD_LL_Init+0xb8>)
 801825a:	4a28      	ldr	r2, [pc, #160]	@ (80182fc <USBD_LL_Init+0xbc>)
 801825c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801825e:	4b26      	ldr	r3, [pc, #152]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018260:	2208      	movs	r2, #8
 8018262:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018264:	4b24      	ldr	r3, [pc, #144]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018266:	2202      	movs	r2, #2
 8018268:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801826a:	4b23      	ldr	r3, [pc, #140]	@ (80182f8 <USBD_LL_Init+0xb8>)
 801826c:	2202      	movs	r2, #2
 801826e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018270:	4b21      	ldr	r3, [pc, #132]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018272:	2200      	movs	r2, #0
 8018274:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018276:	4b20      	ldr	r3, [pc, #128]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018278:	2200      	movs	r2, #0
 801827a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801827c:	4b1e      	ldr	r3, [pc, #120]	@ (80182f8 <USBD_LL_Init+0xb8>)
 801827e:	2200      	movs	r2, #0
 8018280:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018282:	4b1d      	ldr	r3, [pc, #116]	@ (80182f8 <USBD_LL_Init+0xb8>)
 8018284:	2200      	movs	r2, #0
 8018286:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018288:	481b      	ldr	r0, [pc, #108]	@ (80182f8 <USBD_LL_Init+0xb8>)
 801828a:	f7f4 f8f8 	bl	800c47e <HAL_PCD_Init>
 801828e:	4603      	mov	r3, r0
 8018290:	2b00      	cmp	r3, #0
 8018292:	d001      	beq.n	8018298 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8018294:	f7ec fe42 	bl	8004f1c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018298:	687b      	ldr	r3, [r7, #4]
 801829a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801829e:	2318      	movs	r3, #24
 80182a0:	2200      	movs	r2, #0
 80182a2:	2100      	movs	r1, #0
 80182a4:	f7f5 fd7f 	bl	800dda6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182ae:	2358      	movs	r3, #88	@ 0x58
 80182b0:	2200      	movs	r2, #0
 80182b2:	2180      	movs	r1, #128	@ 0x80
 80182b4:	f7f5 fd77 	bl	800dda6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182be:	23c0      	movs	r3, #192	@ 0xc0
 80182c0:	2200      	movs	r2, #0
 80182c2:	2181      	movs	r1, #129	@ 0x81
 80182c4:	f7f5 fd6f 	bl	800dda6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80182c8:	687b      	ldr	r3, [r7, #4]
 80182ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182ce:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80182d2:	2200      	movs	r2, #0
 80182d4:	2101      	movs	r1, #1
 80182d6:	f7f5 fd66 	bl	800dda6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80182e4:	2200      	movs	r2, #0
 80182e6:	2182      	movs	r1, #130	@ 0x82
 80182e8:	f7f5 fd5d 	bl	800dda6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80182ec:	2300      	movs	r3, #0
}
 80182ee:	4618      	mov	r0, r3
 80182f0:	3708      	adds	r7, #8
 80182f2:	46bd      	mov	sp, r7
 80182f4:	bd80      	pop	{r7, pc}
 80182f6:	bf00      	nop
 80182f8:	20003898 	.word	0x20003898
 80182fc:	40005c00 	.word	0x40005c00

08018300 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018300:	b580      	push	{r7, lr}
 8018302:	b084      	sub	sp, #16
 8018304:	af00      	add	r7, sp, #0
 8018306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018308:	2300      	movs	r3, #0
 801830a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801830c:	2300      	movs	r3, #0
 801830e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018316:	4618      	mov	r0, r3
 8018318:	f7f4 f97f 	bl	800c61a <HAL_PCD_Start>
 801831c:	4603      	mov	r3, r0
 801831e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018320:	7bfb      	ldrb	r3, [r7, #15]
 8018322:	4618      	mov	r0, r3
 8018324:	f000 f97e 	bl	8018624 <USBD_Get_USB_Status>
 8018328:	4603      	mov	r3, r0
 801832a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801832c:	7bbb      	ldrb	r3, [r7, #14]
}
 801832e:	4618      	mov	r0, r3
 8018330:	3710      	adds	r7, #16
 8018332:	46bd      	mov	sp, r7
 8018334:	bd80      	pop	{r7, pc}

08018336 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018336:	b580      	push	{r7, lr}
 8018338:	b084      	sub	sp, #16
 801833a:	af00      	add	r7, sp, #0
 801833c:	6078      	str	r0, [r7, #4]
 801833e:	4608      	mov	r0, r1
 8018340:	4611      	mov	r1, r2
 8018342:	461a      	mov	r2, r3
 8018344:	4603      	mov	r3, r0
 8018346:	70fb      	strb	r3, [r7, #3]
 8018348:	460b      	mov	r3, r1
 801834a:	70bb      	strb	r3, [r7, #2]
 801834c:	4613      	mov	r3, r2
 801834e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018350:	2300      	movs	r3, #0
 8018352:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018354:	2300      	movs	r3, #0
 8018356:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801835e:	78bb      	ldrb	r3, [r7, #2]
 8018360:	883a      	ldrh	r2, [r7, #0]
 8018362:	78f9      	ldrb	r1, [r7, #3]
 8018364:	f7f4 fac6 	bl	800c8f4 <HAL_PCD_EP_Open>
 8018368:	4603      	mov	r3, r0
 801836a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801836c:	7bfb      	ldrb	r3, [r7, #15]
 801836e:	4618      	mov	r0, r3
 8018370:	f000 f958 	bl	8018624 <USBD_Get_USB_Status>
 8018374:	4603      	mov	r3, r0
 8018376:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018378:	7bbb      	ldrb	r3, [r7, #14]
}
 801837a:	4618      	mov	r0, r3
 801837c:	3710      	adds	r7, #16
 801837e:	46bd      	mov	sp, r7
 8018380:	bd80      	pop	{r7, pc}

08018382 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018382:	b580      	push	{r7, lr}
 8018384:	b084      	sub	sp, #16
 8018386:	af00      	add	r7, sp, #0
 8018388:	6078      	str	r0, [r7, #4]
 801838a:	460b      	mov	r3, r1
 801838c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801838e:	2300      	movs	r3, #0
 8018390:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018392:	2300      	movs	r3, #0
 8018394:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801839c:	78fa      	ldrb	r2, [r7, #3]
 801839e:	4611      	mov	r1, r2
 80183a0:	4618      	mov	r0, r3
 80183a2:	f7f4 fb06 	bl	800c9b2 <HAL_PCD_EP_Close>
 80183a6:	4603      	mov	r3, r0
 80183a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183aa:	7bfb      	ldrb	r3, [r7, #15]
 80183ac:	4618      	mov	r0, r3
 80183ae:	f000 f939 	bl	8018624 <USBD_Get_USB_Status>
 80183b2:	4603      	mov	r3, r0
 80183b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80183b8:	4618      	mov	r0, r3
 80183ba:	3710      	adds	r7, #16
 80183bc:	46bd      	mov	sp, r7
 80183be:	bd80      	pop	{r7, pc}

080183c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80183c0:	b580      	push	{r7, lr}
 80183c2:	b084      	sub	sp, #16
 80183c4:	af00      	add	r7, sp, #0
 80183c6:	6078      	str	r0, [r7, #4]
 80183c8:	460b      	mov	r3, r1
 80183ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183cc:	2300      	movs	r3, #0
 80183ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183d0:	2300      	movs	r3, #0
 80183d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80183da:	78fa      	ldrb	r2, [r7, #3]
 80183dc:	4611      	mov	r1, r2
 80183de:	4618      	mov	r0, r3
 80183e0:	f7f4 fbaf 	bl	800cb42 <HAL_PCD_EP_SetStall>
 80183e4:	4603      	mov	r3, r0
 80183e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183e8:	7bfb      	ldrb	r3, [r7, #15]
 80183ea:	4618      	mov	r0, r3
 80183ec:	f000 f91a 	bl	8018624 <USBD_Get_USB_Status>
 80183f0:	4603      	mov	r3, r0
 80183f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80183f6:	4618      	mov	r0, r3
 80183f8:	3710      	adds	r7, #16
 80183fa:	46bd      	mov	sp, r7
 80183fc:	bd80      	pop	{r7, pc}

080183fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80183fe:	b580      	push	{r7, lr}
 8018400:	b084      	sub	sp, #16
 8018402:	af00      	add	r7, sp, #0
 8018404:	6078      	str	r0, [r7, #4]
 8018406:	460b      	mov	r3, r1
 8018408:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801840a:	2300      	movs	r3, #0
 801840c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801840e:	2300      	movs	r3, #0
 8018410:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018412:	687b      	ldr	r3, [r7, #4]
 8018414:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018418:	78fa      	ldrb	r2, [r7, #3]
 801841a:	4611      	mov	r1, r2
 801841c:	4618      	mov	r0, r3
 801841e:	f7f4 fbe2 	bl	800cbe6 <HAL_PCD_EP_ClrStall>
 8018422:	4603      	mov	r3, r0
 8018424:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018426:	7bfb      	ldrb	r3, [r7, #15]
 8018428:	4618      	mov	r0, r3
 801842a:	f000 f8fb 	bl	8018624 <USBD_Get_USB_Status>
 801842e:	4603      	mov	r3, r0
 8018430:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018432:	7bbb      	ldrb	r3, [r7, #14]
}
 8018434:	4618      	mov	r0, r3
 8018436:	3710      	adds	r7, #16
 8018438:	46bd      	mov	sp, r7
 801843a:	bd80      	pop	{r7, pc}

0801843c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801843c:	b480      	push	{r7}
 801843e:	b085      	sub	sp, #20
 8018440:	af00      	add	r7, sp, #0
 8018442:	6078      	str	r0, [r7, #4]
 8018444:	460b      	mov	r3, r1
 8018446:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801844e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018450:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018454:	2b00      	cmp	r3, #0
 8018456:	da0b      	bge.n	8018470 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018458:	78fb      	ldrb	r3, [r7, #3]
 801845a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801845e:	68f9      	ldr	r1, [r7, #12]
 8018460:	4613      	mov	r3, r2
 8018462:	009b      	lsls	r3, r3, #2
 8018464:	4413      	add	r3, r2
 8018466:	00db      	lsls	r3, r3, #3
 8018468:	440b      	add	r3, r1
 801846a:	3312      	adds	r3, #18
 801846c:	781b      	ldrb	r3, [r3, #0]
 801846e:	e00b      	b.n	8018488 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018470:	78fb      	ldrb	r3, [r7, #3]
 8018472:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018476:	68f9      	ldr	r1, [r7, #12]
 8018478:	4613      	mov	r3, r2
 801847a:	009b      	lsls	r3, r3, #2
 801847c:	4413      	add	r3, r2
 801847e:	00db      	lsls	r3, r3, #3
 8018480:	440b      	add	r3, r1
 8018482:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8018486:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018488:	4618      	mov	r0, r3
 801848a:	3714      	adds	r7, #20
 801848c:	46bd      	mov	sp, r7
 801848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018492:	4770      	bx	lr

08018494 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018494:	b580      	push	{r7, lr}
 8018496:	b084      	sub	sp, #16
 8018498:	af00      	add	r7, sp, #0
 801849a:	6078      	str	r0, [r7, #4]
 801849c:	460b      	mov	r3, r1
 801849e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184a0:	2300      	movs	r3, #0
 80184a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184a4:	2300      	movs	r3, #0
 80184a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80184a8:	687b      	ldr	r3, [r7, #4]
 80184aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80184ae:	78fa      	ldrb	r2, [r7, #3]
 80184b0:	4611      	mov	r1, r2
 80184b2:	4618      	mov	r0, r3
 80184b4:	f7f4 f9fa 	bl	800c8ac <HAL_PCD_SetAddress>
 80184b8:	4603      	mov	r3, r0
 80184ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184bc:	7bfb      	ldrb	r3, [r7, #15]
 80184be:	4618      	mov	r0, r3
 80184c0:	f000 f8b0 	bl	8018624 <USBD_Get_USB_Status>
 80184c4:	4603      	mov	r3, r0
 80184c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80184c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80184ca:	4618      	mov	r0, r3
 80184cc:	3710      	adds	r7, #16
 80184ce:	46bd      	mov	sp, r7
 80184d0:	bd80      	pop	{r7, pc}

080184d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80184d2:	b580      	push	{r7, lr}
 80184d4:	b086      	sub	sp, #24
 80184d6:	af00      	add	r7, sp, #0
 80184d8:	60f8      	str	r0, [r7, #12]
 80184da:	607a      	str	r2, [r7, #4]
 80184dc:	603b      	str	r3, [r7, #0]
 80184de:	460b      	mov	r3, r1
 80184e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184e2:	2300      	movs	r3, #0
 80184e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184e6:	2300      	movs	r3, #0
 80184e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80184ea:	68fb      	ldr	r3, [r7, #12]
 80184ec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80184f0:	7af9      	ldrb	r1, [r7, #11]
 80184f2:	683b      	ldr	r3, [r7, #0]
 80184f4:	687a      	ldr	r2, [r7, #4]
 80184f6:	f7f4 faed 	bl	800cad4 <HAL_PCD_EP_Transmit>
 80184fa:	4603      	mov	r3, r0
 80184fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184fe:	7dfb      	ldrb	r3, [r7, #23]
 8018500:	4618      	mov	r0, r3
 8018502:	f000 f88f 	bl	8018624 <USBD_Get_USB_Status>
 8018506:	4603      	mov	r3, r0
 8018508:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801850a:	7dbb      	ldrb	r3, [r7, #22]
}
 801850c:	4618      	mov	r0, r3
 801850e:	3718      	adds	r7, #24
 8018510:	46bd      	mov	sp, r7
 8018512:	bd80      	pop	{r7, pc}

08018514 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018514:	b580      	push	{r7, lr}
 8018516:	b086      	sub	sp, #24
 8018518:	af00      	add	r7, sp, #0
 801851a:	60f8      	str	r0, [r7, #12]
 801851c:	607a      	str	r2, [r7, #4]
 801851e:	603b      	str	r3, [r7, #0]
 8018520:	460b      	mov	r3, r1
 8018522:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018524:	2300      	movs	r3, #0
 8018526:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018528:	2300      	movs	r3, #0
 801852a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801852c:	68fb      	ldr	r3, [r7, #12]
 801852e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018532:	7af9      	ldrb	r1, [r7, #11]
 8018534:	683b      	ldr	r3, [r7, #0]
 8018536:	687a      	ldr	r2, [r7, #4]
 8018538:	f7f4 fa83 	bl	800ca42 <HAL_PCD_EP_Receive>
 801853c:	4603      	mov	r3, r0
 801853e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018540:	7dfb      	ldrb	r3, [r7, #23]
 8018542:	4618      	mov	r0, r3
 8018544:	f000 f86e 	bl	8018624 <USBD_Get_USB_Status>
 8018548:	4603      	mov	r3, r0
 801854a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801854c:	7dbb      	ldrb	r3, [r7, #22]
}
 801854e:	4618      	mov	r0, r3
 8018550:	3718      	adds	r7, #24
 8018552:	46bd      	mov	sp, r7
 8018554:	bd80      	pop	{r7, pc}

08018556 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018556:	b580      	push	{r7, lr}
 8018558:	b082      	sub	sp, #8
 801855a:	af00      	add	r7, sp, #0
 801855c:	6078      	str	r0, [r7, #4]
 801855e:	460b      	mov	r3, r1
 8018560:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018562:	687b      	ldr	r3, [r7, #4]
 8018564:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018568:	78fa      	ldrb	r2, [r7, #3]
 801856a:	4611      	mov	r1, r2
 801856c:	4618      	mov	r0, r3
 801856e:	f7f4 fa99 	bl	800caa4 <HAL_PCD_EP_GetRxCount>
 8018572:	4603      	mov	r3, r0
}
 8018574:	4618      	mov	r0, r3
 8018576:	3708      	adds	r7, #8
 8018578:	46bd      	mov	sp, r7
 801857a:	bd80      	pop	{r7, pc}

0801857c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801857c:	b580      	push	{r7, lr}
 801857e:	b082      	sub	sp, #8
 8018580:	af00      	add	r7, sp, #0
 8018582:	6078      	str	r0, [r7, #4]
 8018584:	460b      	mov	r3, r1
 8018586:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018588:	78fb      	ldrb	r3, [r7, #3]
 801858a:	2b00      	cmp	r3, #0
 801858c:	d002      	beq.n	8018594 <HAL_PCDEx_LPM_Callback+0x18>
 801858e:	2b01      	cmp	r3, #1
 8018590:	d013      	beq.n	80185ba <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018592:	e023      	b.n	80185dc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	7a5b      	ldrb	r3, [r3, #9]
 8018598:	2b00      	cmp	r3, #0
 801859a:	d007      	beq.n	80185ac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801859c:	f000 f83c 	bl	8018618 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80185a0:	4b10      	ldr	r3, [pc, #64]	@ (80185e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80185a2:	691b      	ldr	r3, [r3, #16]
 80185a4:	4a0f      	ldr	r2, [pc, #60]	@ (80185e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80185a6:	f023 0306 	bic.w	r3, r3, #6
 80185aa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80185b2:	4618      	mov	r0, r3
 80185b4:	f7fb fb7e 	bl	8013cb4 <USBD_LL_Resume>
    break;
 80185b8:	e010      	b.n	80185dc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80185c0:	4618      	mov	r0, r3
 80185c2:	f7fb fb61 	bl	8013c88 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80185c6:	687b      	ldr	r3, [r7, #4]
 80185c8:	7a5b      	ldrb	r3, [r3, #9]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d005      	beq.n	80185da <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80185ce:	4b05      	ldr	r3, [pc, #20]	@ (80185e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80185d0:	691b      	ldr	r3, [r3, #16]
 80185d2:	4a04      	ldr	r2, [pc, #16]	@ (80185e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80185d4:	f043 0306 	orr.w	r3, r3, #6
 80185d8:	6113      	str	r3, [r2, #16]
    break;
 80185da:	bf00      	nop
}
 80185dc:	bf00      	nop
 80185de:	3708      	adds	r7, #8
 80185e0:	46bd      	mov	sp, r7
 80185e2:	bd80      	pop	{r7, pc}
 80185e4:	e000ed00 	.word	0xe000ed00

080185e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80185e8:	b480      	push	{r7}
 80185ea:	b083      	sub	sp, #12
 80185ec:	af00      	add	r7, sp, #0
 80185ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80185f0:	4b03      	ldr	r3, [pc, #12]	@ (8018600 <USBD_static_malloc+0x18>)
}
 80185f2:	4618      	mov	r0, r3
 80185f4:	370c      	adds	r7, #12
 80185f6:	46bd      	mov	sp, r7
 80185f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185fc:	4770      	bx	lr
 80185fe:	bf00      	nop
 8018600:	20003b74 	.word	0x20003b74

08018604 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018604:	b480      	push	{r7}
 8018606:	b083      	sub	sp, #12
 8018608:	af00      	add	r7, sp, #0
 801860a:	6078      	str	r0, [r7, #4]

}
 801860c:	bf00      	nop
 801860e:	370c      	adds	r7, #12
 8018610:	46bd      	mov	sp, r7
 8018612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018616:	4770      	bx	lr

08018618 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018618:	b580      	push	{r7, lr}
 801861a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801861c:	f7ec f9be 	bl	800499c <SystemClock_Config>
}
 8018620:	bf00      	nop
 8018622:	bd80      	pop	{r7, pc}

08018624 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018624:	b480      	push	{r7}
 8018626:	b085      	sub	sp, #20
 8018628:	af00      	add	r7, sp, #0
 801862a:	4603      	mov	r3, r0
 801862c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801862e:	2300      	movs	r3, #0
 8018630:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018632:	79fb      	ldrb	r3, [r7, #7]
 8018634:	2b03      	cmp	r3, #3
 8018636:	d817      	bhi.n	8018668 <USBD_Get_USB_Status+0x44>
 8018638:	a201      	add	r2, pc, #4	@ (adr r2, 8018640 <USBD_Get_USB_Status+0x1c>)
 801863a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801863e:	bf00      	nop
 8018640:	08018651 	.word	0x08018651
 8018644:	08018657 	.word	0x08018657
 8018648:	0801865d 	.word	0x0801865d
 801864c:	08018663 	.word	0x08018663
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018650:	2300      	movs	r3, #0
 8018652:	73fb      	strb	r3, [r7, #15]
    break;
 8018654:	e00b      	b.n	801866e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018656:	2303      	movs	r3, #3
 8018658:	73fb      	strb	r3, [r7, #15]
    break;
 801865a:	e008      	b.n	801866e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801865c:	2301      	movs	r3, #1
 801865e:	73fb      	strb	r3, [r7, #15]
    break;
 8018660:	e005      	b.n	801866e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018662:	2303      	movs	r3, #3
 8018664:	73fb      	strb	r3, [r7, #15]
    break;
 8018666:	e002      	b.n	801866e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018668:	2303      	movs	r3, #3
 801866a:	73fb      	strb	r3, [r7, #15]
    break;
 801866c:	bf00      	nop
  }
  return usb_status;
 801866e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018670:	4618      	mov	r0, r3
 8018672:	3714      	adds	r7, #20
 8018674:	46bd      	mov	sp, r7
 8018676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801867a:	4770      	bx	lr

0801867c <__cvt>:
 801867c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018680:	ec57 6b10 	vmov	r6, r7, d0
 8018684:	2f00      	cmp	r7, #0
 8018686:	460c      	mov	r4, r1
 8018688:	4619      	mov	r1, r3
 801868a:	463b      	mov	r3, r7
 801868c:	bfbb      	ittet	lt
 801868e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018692:	461f      	movlt	r7, r3
 8018694:	2300      	movge	r3, #0
 8018696:	232d      	movlt	r3, #45	@ 0x2d
 8018698:	700b      	strb	r3, [r1, #0]
 801869a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801869c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80186a0:	4691      	mov	r9, r2
 80186a2:	f023 0820 	bic.w	r8, r3, #32
 80186a6:	bfbc      	itt	lt
 80186a8:	4632      	movlt	r2, r6
 80186aa:	4616      	movlt	r6, r2
 80186ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80186b0:	d005      	beq.n	80186be <__cvt+0x42>
 80186b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80186b6:	d100      	bne.n	80186ba <__cvt+0x3e>
 80186b8:	3401      	adds	r4, #1
 80186ba:	2102      	movs	r1, #2
 80186bc:	e000      	b.n	80186c0 <__cvt+0x44>
 80186be:	2103      	movs	r1, #3
 80186c0:	ab03      	add	r3, sp, #12
 80186c2:	9301      	str	r3, [sp, #4]
 80186c4:	ab02      	add	r3, sp, #8
 80186c6:	9300      	str	r3, [sp, #0]
 80186c8:	ec47 6b10 	vmov	d0, r6, r7
 80186cc:	4653      	mov	r3, sl
 80186ce:	4622      	mov	r2, r4
 80186d0:	f000 feba 	bl	8019448 <_dtoa_r>
 80186d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80186d8:	4605      	mov	r5, r0
 80186da:	d119      	bne.n	8018710 <__cvt+0x94>
 80186dc:	f019 0f01 	tst.w	r9, #1
 80186e0:	d00e      	beq.n	8018700 <__cvt+0x84>
 80186e2:	eb00 0904 	add.w	r9, r0, r4
 80186e6:	2200      	movs	r2, #0
 80186e8:	2300      	movs	r3, #0
 80186ea:	4630      	mov	r0, r6
 80186ec:	4639      	mov	r1, r7
 80186ee:	f7e8 fa13 	bl	8000b18 <__aeabi_dcmpeq>
 80186f2:	b108      	cbz	r0, 80186f8 <__cvt+0x7c>
 80186f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80186f8:	2230      	movs	r2, #48	@ 0x30
 80186fa:	9b03      	ldr	r3, [sp, #12]
 80186fc:	454b      	cmp	r3, r9
 80186fe:	d31e      	bcc.n	801873e <__cvt+0xc2>
 8018700:	9b03      	ldr	r3, [sp, #12]
 8018702:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018704:	1b5b      	subs	r3, r3, r5
 8018706:	4628      	mov	r0, r5
 8018708:	6013      	str	r3, [r2, #0]
 801870a:	b004      	add	sp, #16
 801870c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018710:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018714:	eb00 0904 	add.w	r9, r0, r4
 8018718:	d1e5      	bne.n	80186e6 <__cvt+0x6a>
 801871a:	7803      	ldrb	r3, [r0, #0]
 801871c:	2b30      	cmp	r3, #48	@ 0x30
 801871e:	d10a      	bne.n	8018736 <__cvt+0xba>
 8018720:	2200      	movs	r2, #0
 8018722:	2300      	movs	r3, #0
 8018724:	4630      	mov	r0, r6
 8018726:	4639      	mov	r1, r7
 8018728:	f7e8 f9f6 	bl	8000b18 <__aeabi_dcmpeq>
 801872c:	b918      	cbnz	r0, 8018736 <__cvt+0xba>
 801872e:	f1c4 0401 	rsb	r4, r4, #1
 8018732:	f8ca 4000 	str.w	r4, [sl]
 8018736:	f8da 3000 	ldr.w	r3, [sl]
 801873a:	4499      	add	r9, r3
 801873c:	e7d3      	b.n	80186e6 <__cvt+0x6a>
 801873e:	1c59      	adds	r1, r3, #1
 8018740:	9103      	str	r1, [sp, #12]
 8018742:	701a      	strb	r2, [r3, #0]
 8018744:	e7d9      	b.n	80186fa <__cvt+0x7e>

08018746 <__exponent>:
 8018746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018748:	2900      	cmp	r1, #0
 801874a:	bfba      	itte	lt
 801874c:	4249      	neglt	r1, r1
 801874e:	232d      	movlt	r3, #45	@ 0x2d
 8018750:	232b      	movge	r3, #43	@ 0x2b
 8018752:	2909      	cmp	r1, #9
 8018754:	7002      	strb	r2, [r0, #0]
 8018756:	7043      	strb	r3, [r0, #1]
 8018758:	dd29      	ble.n	80187ae <__exponent+0x68>
 801875a:	f10d 0307 	add.w	r3, sp, #7
 801875e:	461d      	mov	r5, r3
 8018760:	270a      	movs	r7, #10
 8018762:	461a      	mov	r2, r3
 8018764:	fbb1 f6f7 	udiv	r6, r1, r7
 8018768:	fb07 1416 	mls	r4, r7, r6, r1
 801876c:	3430      	adds	r4, #48	@ 0x30
 801876e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018772:	460c      	mov	r4, r1
 8018774:	2c63      	cmp	r4, #99	@ 0x63
 8018776:	f103 33ff 	add.w	r3, r3, #4294967295
 801877a:	4631      	mov	r1, r6
 801877c:	dcf1      	bgt.n	8018762 <__exponent+0x1c>
 801877e:	3130      	adds	r1, #48	@ 0x30
 8018780:	1e94      	subs	r4, r2, #2
 8018782:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018786:	1c41      	adds	r1, r0, #1
 8018788:	4623      	mov	r3, r4
 801878a:	42ab      	cmp	r3, r5
 801878c:	d30a      	bcc.n	80187a4 <__exponent+0x5e>
 801878e:	f10d 0309 	add.w	r3, sp, #9
 8018792:	1a9b      	subs	r3, r3, r2
 8018794:	42ac      	cmp	r4, r5
 8018796:	bf88      	it	hi
 8018798:	2300      	movhi	r3, #0
 801879a:	3302      	adds	r3, #2
 801879c:	4403      	add	r3, r0
 801879e:	1a18      	subs	r0, r3, r0
 80187a0:	b003      	add	sp, #12
 80187a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80187a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80187a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80187ac:	e7ed      	b.n	801878a <__exponent+0x44>
 80187ae:	2330      	movs	r3, #48	@ 0x30
 80187b0:	3130      	adds	r1, #48	@ 0x30
 80187b2:	7083      	strb	r3, [r0, #2]
 80187b4:	70c1      	strb	r1, [r0, #3]
 80187b6:	1d03      	adds	r3, r0, #4
 80187b8:	e7f1      	b.n	801879e <__exponent+0x58>
	...

080187bc <_printf_float>:
 80187bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187c0:	b08d      	sub	sp, #52	@ 0x34
 80187c2:	460c      	mov	r4, r1
 80187c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80187c8:	4616      	mov	r6, r2
 80187ca:	461f      	mov	r7, r3
 80187cc:	4605      	mov	r5, r0
 80187ce:	f000 fd2b 	bl	8019228 <_localeconv_r>
 80187d2:	6803      	ldr	r3, [r0, #0]
 80187d4:	9304      	str	r3, [sp, #16]
 80187d6:	4618      	mov	r0, r3
 80187d8:	f7e7 fd72 	bl	80002c0 <strlen>
 80187dc:	2300      	movs	r3, #0
 80187de:	930a      	str	r3, [sp, #40]	@ 0x28
 80187e0:	f8d8 3000 	ldr.w	r3, [r8]
 80187e4:	9005      	str	r0, [sp, #20]
 80187e6:	3307      	adds	r3, #7
 80187e8:	f023 0307 	bic.w	r3, r3, #7
 80187ec:	f103 0208 	add.w	r2, r3, #8
 80187f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80187f4:	f8d4 b000 	ldr.w	fp, [r4]
 80187f8:	f8c8 2000 	str.w	r2, [r8]
 80187fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018800:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018804:	9307      	str	r3, [sp, #28]
 8018806:	f8cd 8018 	str.w	r8, [sp, #24]
 801880a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801880e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018812:	4b9c      	ldr	r3, [pc, #624]	@ (8018a84 <_printf_float+0x2c8>)
 8018814:	f04f 32ff 	mov.w	r2, #4294967295
 8018818:	f7e8 f9b0 	bl	8000b7c <__aeabi_dcmpun>
 801881c:	bb70      	cbnz	r0, 801887c <_printf_float+0xc0>
 801881e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018822:	4b98      	ldr	r3, [pc, #608]	@ (8018a84 <_printf_float+0x2c8>)
 8018824:	f04f 32ff 	mov.w	r2, #4294967295
 8018828:	f7e8 f98a 	bl	8000b40 <__aeabi_dcmple>
 801882c:	bb30      	cbnz	r0, 801887c <_printf_float+0xc0>
 801882e:	2200      	movs	r2, #0
 8018830:	2300      	movs	r3, #0
 8018832:	4640      	mov	r0, r8
 8018834:	4649      	mov	r1, r9
 8018836:	f7e8 f979 	bl	8000b2c <__aeabi_dcmplt>
 801883a:	b110      	cbz	r0, 8018842 <_printf_float+0x86>
 801883c:	232d      	movs	r3, #45	@ 0x2d
 801883e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018842:	4a91      	ldr	r2, [pc, #580]	@ (8018a88 <_printf_float+0x2cc>)
 8018844:	4b91      	ldr	r3, [pc, #580]	@ (8018a8c <_printf_float+0x2d0>)
 8018846:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801884a:	bf8c      	ite	hi
 801884c:	4690      	movhi	r8, r2
 801884e:	4698      	movls	r8, r3
 8018850:	2303      	movs	r3, #3
 8018852:	6123      	str	r3, [r4, #16]
 8018854:	f02b 0304 	bic.w	r3, fp, #4
 8018858:	6023      	str	r3, [r4, #0]
 801885a:	f04f 0900 	mov.w	r9, #0
 801885e:	9700      	str	r7, [sp, #0]
 8018860:	4633      	mov	r3, r6
 8018862:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018864:	4621      	mov	r1, r4
 8018866:	4628      	mov	r0, r5
 8018868:	f000 f9d2 	bl	8018c10 <_printf_common>
 801886c:	3001      	adds	r0, #1
 801886e:	f040 808d 	bne.w	801898c <_printf_float+0x1d0>
 8018872:	f04f 30ff 	mov.w	r0, #4294967295
 8018876:	b00d      	add	sp, #52	@ 0x34
 8018878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801887c:	4642      	mov	r2, r8
 801887e:	464b      	mov	r3, r9
 8018880:	4640      	mov	r0, r8
 8018882:	4649      	mov	r1, r9
 8018884:	f7e8 f97a 	bl	8000b7c <__aeabi_dcmpun>
 8018888:	b140      	cbz	r0, 801889c <_printf_float+0xe0>
 801888a:	464b      	mov	r3, r9
 801888c:	2b00      	cmp	r3, #0
 801888e:	bfbc      	itt	lt
 8018890:	232d      	movlt	r3, #45	@ 0x2d
 8018892:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018896:	4a7e      	ldr	r2, [pc, #504]	@ (8018a90 <_printf_float+0x2d4>)
 8018898:	4b7e      	ldr	r3, [pc, #504]	@ (8018a94 <_printf_float+0x2d8>)
 801889a:	e7d4      	b.n	8018846 <_printf_float+0x8a>
 801889c:	6863      	ldr	r3, [r4, #4]
 801889e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80188a2:	9206      	str	r2, [sp, #24]
 80188a4:	1c5a      	adds	r2, r3, #1
 80188a6:	d13b      	bne.n	8018920 <_printf_float+0x164>
 80188a8:	2306      	movs	r3, #6
 80188aa:	6063      	str	r3, [r4, #4]
 80188ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80188b0:	2300      	movs	r3, #0
 80188b2:	6022      	str	r2, [r4, #0]
 80188b4:	9303      	str	r3, [sp, #12]
 80188b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80188b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80188bc:	ab09      	add	r3, sp, #36	@ 0x24
 80188be:	9300      	str	r3, [sp, #0]
 80188c0:	6861      	ldr	r1, [r4, #4]
 80188c2:	ec49 8b10 	vmov	d0, r8, r9
 80188c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80188ca:	4628      	mov	r0, r5
 80188cc:	f7ff fed6 	bl	801867c <__cvt>
 80188d0:	9b06      	ldr	r3, [sp, #24]
 80188d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80188d4:	2b47      	cmp	r3, #71	@ 0x47
 80188d6:	4680      	mov	r8, r0
 80188d8:	d129      	bne.n	801892e <_printf_float+0x172>
 80188da:	1cc8      	adds	r0, r1, #3
 80188dc:	db02      	blt.n	80188e4 <_printf_float+0x128>
 80188de:	6863      	ldr	r3, [r4, #4]
 80188e0:	4299      	cmp	r1, r3
 80188e2:	dd41      	ble.n	8018968 <_printf_float+0x1ac>
 80188e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80188e8:	fa5f fa8a 	uxtb.w	sl, sl
 80188ec:	3901      	subs	r1, #1
 80188ee:	4652      	mov	r2, sl
 80188f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80188f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80188f6:	f7ff ff26 	bl	8018746 <__exponent>
 80188fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80188fc:	1813      	adds	r3, r2, r0
 80188fe:	2a01      	cmp	r2, #1
 8018900:	4681      	mov	r9, r0
 8018902:	6123      	str	r3, [r4, #16]
 8018904:	dc02      	bgt.n	801890c <_printf_float+0x150>
 8018906:	6822      	ldr	r2, [r4, #0]
 8018908:	07d2      	lsls	r2, r2, #31
 801890a:	d501      	bpl.n	8018910 <_printf_float+0x154>
 801890c:	3301      	adds	r3, #1
 801890e:	6123      	str	r3, [r4, #16]
 8018910:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018914:	2b00      	cmp	r3, #0
 8018916:	d0a2      	beq.n	801885e <_printf_float+0xa2>
 8018918:	232d      	movs	r3, #45	@ 0x2d
 801891a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801891e:	e79e      	b.n	801885e <_printf_float+0xa2>
 8018920:	9a06      	ldr	r2, [sp, #24]
 8018922:	2a47      	cmp	r2, #71	@ 0x47
 8018924:	d1c2      	bne.n	80188ac <_printf_float+0xf0>
 8018926:	2b00      	cmp	r3, #0
 8018928:	d1c0      	bne.n	80188ac <_printf_float+0xf0>
 801892a:	2301      	movs	r3, #1
 801892c:	e7bd      	b.n	80188aa <_printf_float+0xee>
 801892e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018932:	d9db      	bls.n	80188ec <_printf_float+0x130>
 8018934:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018938:	d118      	bne.n	801896c <_printf_float+0x1b0>
 801893a:	2900      	cmp	r1, #0
 801893c:	6863      	ldr	r3, [r4, #4]
 801893e:	dd0b      	ble.n	8018958 <_printf_float+0x19c>
 8018940:	6121      	str	r1, [r4, #16]
 8018942:	b913      	cbnz	r3, 801894a <_printf_float+0x18e>
 8018944:	6822      	ldr	r2, [r4, #0]
 8018946:	07d0      	lsls	r0, r2, #31
 8018948:	d502      	bpl.n	8018950 <_printf_float+0x194>
 801894a:	3301      	adds	r3, #1
 801894c:	440b      	add	r3, r1
 801894e:	6123      	str	r3, [r4, #16]
 8018950:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018952:	f04f 0900 	mov.w	r9, #0
 8018956:	e7db      	b.n	8018910 <_printf_float+0x154>
 8018958:	b913      	cbnz	r3, 8018960 <_printf_float+0x1a4>
 801895a:	6822      	ldr	r2, [r4, #0]
 801895c:	07d2      	lsls	r2, r2, #31
 801895e:	d501      	bpl.n	8018964 <_printf_float+0x1a8>
 8018960:	3302      	adds	r3, #2
 8018962:	e7f4      	b.n	801894e <_printf_float+0x192>
 8018964:	2301      	movs	r3, #1
 8018966:	e7f2      	b.n	801894e <_printf_float+0x192>
 8018968:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801896c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801896e:	4299      	cmp	r1, r3
 8018970:	db05      	blt.n	801897e <_printf_float+0x1c2>
 8018972:	6823      	ldr	r3, [r4, #0]
 8018974:	6121      	str	r1, [r4, #16]
 8018976:	07d8      	lsls	r0, r3, #31
 8018978:	d5ea      	bpl.n	8018950 <_printf_float+0x194>
 801897a:	1c4b      	adds	r3, r1, #1
 801897c:	e7e7      	b.n	801894e <_printf_float+0x192>
 801897e:	2900      	cmp	r1, #0
 8018980:	bfd4      	ite	le
 8018982:	f1c1 0202 	rsble	r2, r1, #2
 8018986:	2201      	movgt	r2, #1
 8018988:	4413      	add	r3, r2
 801898a:	e7e0      	b.n	801894e <_printf_float+0x192>
 801898c:	6823      	ldr	r3, [r4, #0]
 801898e:	055a      	lsls	r2, r3, #21
 8018990:	d407      	bmi.n	80189a2 <_printf_float+0x1e6>
 8018992:	6923      	ldr	r3, [r4, #16]
 8018994:	4642      	mov	r2, r8
 8018996:	4631      	mov	r1, r6
 8018998:	4628      	mov	r0, r5
 801899a:	47b8      	blx	r7
 801899c:	3001      	adds	r0, #1
 801899e:	d12b      	bne.n	80189f8 <_printf_float+0x23c>
 80189a0:	e767      	b.n	8018872 <_printf_float+0xb6>
 80189a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80189a6:	f240 80dd 	bls.w	8018b64 <_printf_float+0x3a8>
 80189aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80189ae:	2200      	movs	r2, #0
 80189b0:	2300      	movs	r3, #0
 80189b2:	f7e8 f8b1 	bl	8000b18 <__aeabi_dcmpeq>
 80189b6:	2800      	cmp	r0, #0
 80189b8:	d033      	beq.n	8018a22 <_printf_float+0x266>
 80189ba:	4a37      	ldr	r2, [pc, #220]	@ (8018a98 <_printf_float+0x2dc>)
 80189bc:	2301      	movs	r3, #1
 80189be:	4631      	mov	r1, r6
 80189c0:	4628      	mov	r0, r5
 80189c2:	47b8      	blx	r7
 80189c4:	3001      	adds	r0, #1
 80189c6:	f43f af54 	beq.w	8018872 <_printf_float+0xb6>
 80189ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80189ce:	4543      	cmp	r3, r8
 80189d0:	db02      	blt.n	80189d8 <_printf_float+0x21c>
 80189d2:	6823      	ldr	r3, [r4, #0]
 80189d4:	07d8      	lsls	r0, r3, #31
 80189d6:	d50f      	bpl.n	80189f8 <_printf_float+0x23c>
 80189d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80189dc:	4631      	mov	r1, r6
 80189de:	4628      	mov	r0, r5
 80189e0:	47b8      	blx	r7
 80189e2:	3001      	adds	r0, #1
 80189e4:	f43f af45 	beq.w	8018872 <_printf_float+0xb6>
 80189e8:	f04f 0900 	mov.w	r9, #0
 80189ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80189f0:	f104 0a1a 	add.w	sl, r4, #26
 80189f4:	45c8      	cmp	r8, r9
 80189f6:	dc09      	bgt.n	8018a0c <_printf_float+0x250>
 80189f8:	6823      	ldr	r3, [r4, #0]
 80189fa:	079b      	lsls	r3, r3, #30
 80189fc:	f100 8103 	bmi.w	8018c06 <_printf_float+0x44a>
 8018a00:	68e0      	ldr	r0, [r4, #12]
 8018a02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018a04:	4298      	cmp	r0, r3
 8018a06:	bfb8      	it	lt
 8018a08:	4618      	movlt	r0, r3
 8018a0a:	e734      	b.n	8018876 <_printf_float+0xba>
 8018a0c:	2301      	movs	r3, #1
 8018a0e:	4652      	mov	r2, sl
 8018a10:	4631      	mov	r1, r6
 8018a12:	4628      	mov	r0, r5
 8018a14:	47b8      	blx	r7
 8018a16:	3001      	adds	r0, #1
 8018a18:	f43f af2b 	beq.w	8018872 <_printf_float+0xb6>
 8018a1c:	f109 0901 	add.w	r9, r9, #1
 8018a20:	e7e8      	b.n	80189f4 <_printf_float+0x238>
 8018a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018a24:	2b00      	cmp	r3, #0
 8018a26:	dc39      	bgt.n	8018a9c <_printf_float+0x2e0>
 8018a28:	4a1b      	ldr	r2, [pc, #108]	@ (8018a98 <_printf_float+0x2dc>)
 8018a2a:	2301      	movs	r3, #1
 8018a2c:	4631      	mov	r1, r6
 8018a2e:	4628      	mov	r0, r5
 8018a30:	47b8      	blx	r7
 8018a32:	3001      	adds	r0, #1
 8018a34:	f43f af1d 	beq.w	8018872 <_printf_float+0xb6>
 8018a38:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018a3c:	ea59 0303 	orrs.w	r3, r9, r3
 8018a40:	d102      	bne.n	8018a48 <_printf_float+0x28c>
 8018a42:	6823      	ldr	r3, [r4, #0]
 8018a44:	07d9      	lsls	r1, r3, #31
 8018a46:	d5d7      	bpl.n	80189f8 <_printf_float+0x23c>
 8018a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018a4c:	4631      	mov	r1, r6
 8018a4e:	4628      	mov	r0, r5
 8018a50:	47b8      	blx	r7
 8018a52:	3001      	adds	r0, #1
 8018a54:	f43f af0d 	beq.w	8018872 <_printf_float+0xb6>
 8018a58:	f04f 0a00 	mov.w	sl, #0
 8018a5c:	f104 0b1a 	add.w	fp, r4, #26
 8018a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018a62:	425b      	negs	r3, r3
 8018a64:	4553      	cmp	r3, sl
 8018a66:	dc01      	bgt.n	8018a6c <_printf_float+0x2b0>
 8018a68:	464b      	mov	r3, r9
 8018a6a:	e793      	b.n	8018994 <_printf_float+0x1d8>
 8018a6c:	2301      	movs	r3, #1
 8018a6e:	465a      	mov	r2, fp
 8018a70:	4631      	mov	r1, r6
 8018a72:	4628      	mov	r0, r5
 8018a74:	47b8      	blx	r7
 8018a76:	3001      	adds	r0, #1
 8018a78:	f43f aefb 	beq.w	8018872 <_printf_float+0xb6>
 8018a7c:	f10a 0a01 	add.w	sl, sl, #1
 8018a80:	e7ee      	b.n	8018a60 <_printf_float+0x2a4>
 8018a82:	bf00      	nop
 8018a84:	7fefffff 	.word	0x7fefffff
 8018a88:	0801d828 	.word	0x0801d828
 8018a8c:	0801d824 	.word	0x0801d824
 8018a90:	0801d830 	.word	0x0801d830
 8018a94:	0801d82c 	.word	0x0801d82c
 8018a98:	0801d834 	.word	0x0801d834
 8018a9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018a9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018aa2:	4553      	cmp	r3, sl
 8018aa4:	bfa8      	it	ge
 8018aa6:	4653      	movge	r3, sl
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	4699      	mov	r9, r3
 8018aac:	dc36      	bgt.n	8018b1c <_printf_float+0x360>
 8018aae:	f04f 0b00 	mov.w	fp, #0
 8018ab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018ab6:	f104 021a 	add.w	r2, r4, #26
 8018aba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018abc:	9306      	str	r3, [sp, #24]
 8018abe:	eba3 0309 	sub.w	r3, r3, r9
 8018ac2:	455b      	cmp	r3, fp
 8018ac4:	dc31      	bgt.n	8018b2a <_printf_float+0x36e>
 8018ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ac8:	459a      	cmp	sl, r3
 8018aca:	dc3a      	bgt.n	8018b42 <_printf_float+0x386>
 8018acc:	6823      	ldr	r3, [r4, #0]
 8018ace:	07da      	lsls	r2, r3, #31
 8018ad0:	d437      	bmi.n	8018b42 <_printf_float+0x386>
 8018ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ad4:	ebaa 0903 	sub.w	r9, sl, r3
 8018ad8:	9b06      	ldr	r3, [sp, #24]
 8018ada:	ebaa 0303 	sub.w	r3, sl, r3
 8018ade:	4599      	cmp	r9, r3
 8018ae0:	bfa8      	it	ge
 8018ae2:	4699      	movge	r9, r3
 8018ae4:	f1b9 0f00 	cmp.w	r9, #0
 8018ae8:	dc33      	bgt.n	8018b52 <_printf_float+0x396>
 8018aea:	f04f 0800 	mov.w	r8, #0
 8018aee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018af2:	f104 0b1a 	add.w	fp, r4, #26
 8018af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018af8:	ebaa 0303 	sub.w	r3, sl, r3
 8018afc:	eba3 0309 	sub.w	r3, r3, r9
 8018b00:	4543      	cmp	r3, r8
 8018b02:	f77f af79 	ble.w	80189f8 <_printf_float+0x23c>
 8018b06:	2301      	movs	r3, #1
 8018b08:	465a      	mov	r2, fp
 8018b0a:	4631      	mov	r1, r6
 8018b0c:	4628      	mov	r0, r5
 8018b0e:	47b8      	blx	r7
 8018b10:	3001      	adds	r0, #1
 8018b12:	f43f aeae 	beq.w	8018872 <_printf_float+0xb6>
 8018b16:	f108 0801 	add.w	r8, r8, #1
 8018b1a:	e7ec      	b.n	8018af6 <_printf_float+0x33a>
 8018b1c:	4642      	mov	r2, r8
 8018b1e:	4631      	mov	r1, r6
 8018b20:	4628      	mov	r0, r5
 8018b22:	47b8      	blx	r7
 8018b24:	3001      	adds	r0, #1
 8018b26:	d1c2      	bne.n	8018aae <_printf_float+0x2f2>
 8018b28:	e6a3      	b.n	8018872 <_printf_float+0xb6>
 8018b2a:	2301      	movs	r3, #1
 8018b2c:	4631      	mov	r1, r6
 8018b2e:	4628      	mov	r0, r5
 8018b30:	9206      	str	r2, [sp, #24]
 8018b32:	47b8      	blx	r7
 8018b34:	3001      	adds	r0, #1
 8018b36:	f43f ae9c 	beq.w	8018872 <_printf_float+0xb6>
 8018b3a:	9a06      	ldr	r2, [sp, #24]
 8018b3c:	f10b 0b01 	add.w	fp, fp, #1
 8018b40:	e7bb      	b.n	8018aba <_printf_float+0x2fe>
 8018b42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b46:	4631      	mov	r1, r6
 8018b48:	4628      	mov	r0, r5
 8018b4a:	47b8      	blx	r7
 8018b4c:	3001      	adds	r0, #1
 8018b4e:	d1c0      	bne.n	8018ad2 <_printf_float+0x316>
 8018b50:	e68f      	b.n	8018872 <_printf_float+0xb6>
 8018b52:	9a06      	ldr	r2, [sp, #24]
 8018b54:	464b      	mov	r3, r9
 8018b56:	4442      	add	r2, r8
 8018b58:	4631      	mov	r1, r6
 8018b5a:	4628      	mov	r0, r5
 8018b5c:	47b8      	blx	r7
 8018b5e:	3001      	adds	r0, #1
 8018b60:	d1c3      	bne.n	8018aea <_printf_float+0x32e>
 8018b62:	e686      	b.n	8018872 <_printf_float+0xb6>
 8018b64:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018b68:	f1ba 0f01 	cmp.w	sl, #1
 8018b6c:	dc01      	bgt.n	8018b72 <_printf_float+0x3b6>
 8018b6e:	07db      	lsls	r3, r3, #31
 8018b70:	d536      	bpl.n	8018be0 <_printf_float+0x424>
 8018b72:	2301      	movs	r3, #1
 8018b74:	4642      	mov	r2, r8
 8018b76:	4631      	mov	r1, r6
 8018b78:	4628      	mov	r0, r5
 8018b7a:	47b8      	blx	r7
 8018b7c:	3001      	adds	r0, #1
 8018b7e:	f43f ae78 	beq.w	8018872 <_printf_float+0xb6>
 8018b82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b86:	4631      	mov	r1, r6
 8018b88:	4628      	mov	r0, r5
 8018b8a:	47b8      	blx	r7
 8018b8c:	3001      	adds	r0, #1
 8018b8e:	f43f ae70 	beq.w	8018872 <_printf_float+0xb6>
 8018b92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018b96:	2200      	movs	r2, #0
 8018b98:	2300      	movs	r3, #0
 8018b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018b9e:	f7e7 ffbb 	bl	8000b18 <__aeabi_dcmpeq>
 8018ba2:	b9c0      	cbnz	r0, 8018bd6 <_printf_float+0x41a>
 8018ba4:	4653      	mov	r3, sl
 8018ba6:	f108 0201 	add.w	r2, r8, #1
 8018baa:	4631      	mov	r1, r6
 8018bac:	4628      	mov	r0, r5
 8018bae:	47b8      	blx	r7
 8018bb0:	3001      	adds	r0, #1
 8018bb2:	d10c      	bne.n	8018bce <_printf_float+0x412>
 8018bb4:	e65d      	b.n	8018872 <_printf_float+0xb6>
 8018bb6:	2301      	movs	r3, #1
 8018bb8:	465a      	mov	r2, fp
 8018bba:	4631      	mov	r1, r6
 8018bbc:	4628      	mov	r0, r5
 8018bbe:	47b8      	blx	r7
 8018bc0:	3001      	adds	r0, #1
 8018bc2:	f43f ae56 	beq.w	8018872 <_printf_float+0xb6>
 8018bc6:	f108 0801 	add.w	r8, r8, #1
 8018bca:	45d0      	cmp	r8, sl
 8018bcc:	dbf3      	blt.n	8018bb6 <_printf_float+0x3fa>
 8018bce:	464b      	mov	r3, r9
 8018bd0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018bd4:	e6df      	b.n	8018996 <_printf_float+0x1da>
 8018bd6:	f04f 0800 	mov.w	r8, #0
 8018bda:	f104 0b1a 	add.w	fp, r4, #26
 8018bde:	e7f4      	b.n	8018bca <_printf_float+0x40e>
 8018be0:	2301      	movs	r3, #1
 8018be2:	4642      	mov	r2, r8
 8018be4:	e7e1      	b.n	8018baa <_printf_float+0x3ee>
 8018be6:	2301      	movs	r3, #1
 8018be8:	464a      	mov	r2, r9
 8018bea:	4631      	mov	r1, r6
 8018bec:	4628      	mov	r0, r5
 8018bee:	47b8      	blx	r7
 8018bf0:	3001      	adds	r0, #1
 8018bf2:	f43f ae3e 	beq.w	8018872 <_printf_float+0xb6>
 8018bf6:	f108 0801 	add.w	r8, r8, #1
 8018bfa:	68e3      	ldr	r3, [r4, #12]
 8018bfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018bfe:	1a5b      	subs	r3, r3, r1
 8018c00:	4543      	cmp	r3, r8
 8018c02:	dcf0      	bgt.n	8018be6 <_printf_float+0x42a>
 8018c04:	e6fc      	b.n	8018a00 <_printf_float+0x244>
 8018c06:	f04f 0800 	mov.w	r8, #0
 8018c0a:	f104 0919 	add.w	r9, r4, #25
 8018c0e:	e7f4      	b.n	8018bfa <_printf_float+0x43e>

08018c10 <_printf_common>:
 8018c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c14:	4616      	mov	r6, r2
 8018c16:	4698      	mov	r8, r3
 8018c18:	688a      	ldr	r2, [r1, #8]
 8018c1a:	690b      	ldr	r3, [r1, #16]
 8018c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018c20:	4293      	cmp	r3, r2
 8018c22:	bfb8      	it	lt
 8018c24:	4613      	movlt	r3, r2
 8018c26:	6033      	str	r3, [r6, #0]
 8018c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018c2c:	4607      	mov	r7, r0
 8018c2e:	460c      	mov	r4, r1
 8018c30:	b10a      	cbz	r2, 8018c36 <_printf_common+0x26>
 8018c32:	3301      	adds	r3, #1
 8018c34:	6033      	str	r3, [r6, #0]
 8018c36:	6823      	ldr	r3, [r4, #0]
 8018c38:	0699      	lsls	r1, r3, #26
 8018c3a:	bf42      	ittt	mi
 8018c3c:	6833      	ldrmi	r3, [r6, #0]
 8018c3e:	3302      	addmi	r3, #2
 8018c40:	6033      	strmi	r3, [r6, #0]
 8018c42:	6825      	ldr	r5, [r4, #0]
 8018c44:	f015 0506 	ands.w	r5, r5, #6
 8018c48:	d106      	bne.n	8018c58 <_printf_common+0x48>
 8018c4a:	f104 0a19 	add.w	sl, r4, #25
 8018c4e:	68e3      	ldr	r3, [r4, #12]
 8018c50:	6832      	ldr	r2, [r6, #0]
 8018c52:	1a9b      	subs	r3, r3, r2
 8018c54:	42ab      	cmp	r3, r5
 8018c56:	dc26      	bgt.n	8018ca6 <_printf_common+0x96>
 8018c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018c5c:	6822      	ldr	r2, [r4, #0]
 8018c5e:	3b00      	subs	r3, #0
 8018c60:	bf18      	it	ne
 8018c62:	2301      	movne	r3, #1
 8018c64:	0692      	lsls	r2, r2, #26
 8018c66:	d42b      	bmi.n	8018cc0 <_printf_common+0xb0>
 8018c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018c6c:	4641      	mov	r1, r8
 8018c6e:	4638      	mov	r0, r7
 8018c70:	47c8      	blx	r9
 8018c72:	3001      	adds	r0, #1
 8018c74:	d01e      	beq.n	8018cb4 <_printf_common+0xa4>
 8018c76:	6823      	ldr	r3, [r4, #0]
 8018c78:	6922      	ldr	r2, [r4, #16]
 8018c7a:	f003 0306 	and.w	r3, r3, #6
 8018c7e:	2b04      	cmp	r3, #4
 8018c80:	bf02      	ittt	eq
 8018c82:	68e5      	ldreq	r5, [r4, #12]
 8018c84:	6833      	ldreq	r3, [r6, #0]
 8018c86:	1aed      	subeq	r5, r5, r3
 8018c88:	68a3      	ldr	r3, [r4, #8]
 8018c8a:	bf0c      	ite	eq
 8018c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018c90:	2500      	movne	r5, #0
 8018c92:	4293      	cmp	r3, r2
 8018c94:	bfc4      	itt	gt
 8018c96:	1a9b      	subgt	r3, r3, r2
 8018c98:	18ed      	addgt	r5, r5, r3
 8018c9a:	2600      	movs	r6, #0
 8018c9c:	341a      	adds	r4, #26
 8018c9e:	42b5      	cmp	r5, r6
 8018ca0:	d11a      	bne.n	8018cd8 <_printf_common+0xc8>
 8018ca2:	2000      	movs	r0, #0
 8018ca4:	e008      	b.n	8018cb8 <_printf_common+0xa8>
 8018ca6:	2301      	movs	r3, #1
 8018ca8:	4652      	mov	r2, sl
 8018caa:	4641      	mov	r1, r8
 8018cac:	4638      	mov	r0, r7
 8018cae:	47c8      	blx	r9
 8018cb0:	3001      	adds	r0, #1
 8018cb2:	d103      	bne.n	8018cbc <_printf_common+0xac>
 8018cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8018cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cbc:	3501      	adds	r5, #1
 8018cbe:	e7c6      	b.n	8018c4e <_printf_common+0x3e>
 8018cc0:	18e1      	adds	r1, r4, r3
 8018cc2:	1c5a      	adds	r2, r3, #1
 8018cc4:	2030      	movs	r0, #48	@ 0x30
 8018cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018cca:	4422      	add	r2, r4
 8018ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018cd4:	3302      	adds	r3, #2
 8018cd6:	e7c7      	b.n	8018c68 <_printf_common+0x58>
 8018cd8:	2301      	movs	r3, #1
 8018cda:	4622      	mov	r2, r4
 8018cdc:	4641      	mov	r1, r8
 8018cde:	4638      	mov	r0, r7
 8018ce0:	47c8      	blx	r9
 8018ce2:	3001      	adds	r0, #1
 8018ce4:	d0e6      	beq.n	8018cb4 <_printf_common+0xa4>
 8018ce6:	3601      	adds	r6, #1
 8018ce8:	e7d9      	b.n	8018c9e <_printf_common+0x8e>
	...

08018cec <_printf_i>:
 8018cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018cf0:	7e0f      	ldrb	r7, [r1, #24]
 8018cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018cf4:	2f78      	cmp	r7, #120	@ 0x78
 8018cf6:	4691      	mov	r9, r2
 8018cf8:	4680      	mov	r8, r0
 8018cfa:	460c      	mov	r4, r1
 8018cfc:	469a      	mov	sl, r3
 8018cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018d02:	d807      	bhi.n	8018d14 <_printf_i+0x28>
 8018d04:	2f62      	cmp	r7, #98	@ 0x62
 8018d06:	d80a      	bhi.n	8018d1e <_printf_i+0x32>
 8018d08:	2f00      	cmp	r7, #0
 8018d0a:	f000 80d1 	beq.w	8018eb0 <_printf_i+0x1c4>
 8018d0e:	2f58      	cmp	r7, #88	@ 0x58
 8018d10:	f000 80b8 	beq.w	8018e84 <_printf_i+0x198>
 8018d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018d1c:	e03a      	b.n	8018d94 <_printf_i+0xa8>
 8018d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018d22:	2b15      	cmp	r3, #21
 8018d24:	d8f6      	bhi.n	8018d14 <_printf_i+0x28>
 8018d26:	a101      	add	r1, pc, #4	@ (adr r1, 8018d2c <_printf_i+0x40>)
 8018d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018d2c:	08018d85 	.word	0x08018d85
 8018d30:	08018d99 	.word	0x08018d99
 8018d34:	08018d15 	.word	0x08018d15
 8018d38:	08018d15 	.word	0x08018d15
 8018d3c:	08018d15 	.word	0x08018d15
 8018d40:	08018d15 	.word	0x08018d15
 8018d44:	08018d99 	.word	0x08018d99
 8018d48:	08018d15 	.word	0x08018d15
 8018d4c:	08018d15 	.word	0x08018d15
 8018d50:	08018d15 	.word	0x08018d15
 8018d54:	08018d15 	.word	0x08018d15
 8018d58:	08018e97 	.word	0x08018e97
 8018d5c:	08018dc3 	.word	0x08018dc3
 8018d60:	08018e51 	.word	0x08018e51
 8018d64:	08018d15 	.word	0x08018d15
 8018d68:	08018d15 	.word	0x08018d15
 8018d6c:	08018eb9 	.word	0x08018eb9
 8018d70:	08018d15 	.word	0x08018d15
 8018d74:	08018dc3 	.word	0x08018dc3
 8018d78:	08018d15 	.word	0x08018d15
 8018d7c:	08018d15 	.word	0x08018d15
 8018d80:	08018e59 	.word	0x08018e59
 8018d84:	6833      	ldr	r3, [r6, #0]
 8018d86:	1d1a      	adds	r2, r3, #4
 8018d88:	681b      	ldr	r3, [r3, #0]
 8018d8a:	6032      	str	r2, [r6, #0]
 8018d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018d94:	2301      	movs	r3, #1
 8018d96:	e09c      	b.n	8018ed2 <_printf_i+0x1e6>
 8018d98:	6833      	ldr	r3, [r6, #0]
 8018d9a:	6820      	ldr	r0, [r4, #0]
 8018d9c:	1d19      	adds	r1, r3, #4
 8018d9e:	6031      	str	r1, [r6, #0]
 8018da0:	0606      	lsls	r6, r0, #24
 8018da2:	d501      	bpl.n	8018da8 <_printf_i+0xbc>
 8018da4:	681d      	ldr	r5, [r3, #0]
 8018da6:	e003      	b.n	8018db0 <_printf_i+0xc4>
 8018da8:	0645      	lsls	r5, r0, #25
 8018daa:	d5fb      	bpl.n	8018da4 <_printf_i+0xb8>
 8018dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018db0:	2d00      	cmp	r5, #0
 8018db2:	da03      	bge.n	8018dbc <_printf_i+0xd0>
 8018db4:	232d      	movs	r3, #45	@ 0x2d
 8018db6:	426d      	negs	r5, r5
 8018db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018dbc:	4858      	ldr	r0, [pc, #352]	@ (8018f20 <_printf_i+0x234>)
 8018dbe:	230a      	movs	r3, #10
 8018dc0:	e011      	b.n	8018de6 <_printf_i+0xfa>
 8018dc2:	6821      	ldr	r1, [r4, #0]
 8018dc4:	6833      	ldr	r3, [r6, #0]
 8018dc6:	0608      	lsls	r0, r1, #24
 8018dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8018dcc:	d402      	bmi.n	8018dd4 <_printf_i+0xe8>
 8018dce:	0649      	lsls	r1, r1, #25
 8018dd0:	bf48      	it	mi
 8018dd2:	b2ad      	uxthmi	r5, r5
 8018dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8018dd6:	4852      	ldr	r0, [pc, #328]	@ (8018f20 <_printf_i+0x234>)
 8018dd8:	6033      	str	r3, [r6, #0]
 8018dda:	bf14      	ite	ne
 8018ddc:	230a      	movne	r3, #10
 8018dde:	2308      	moveq	r3, #8
 8018de0:	2100      	movs	r1, #0
 8018de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018de6:	6866      	ldr	r6, [r4, #4]
 8018de8:	60a6      	str	r6, [r4, #8]
 8018dea:	2e00      	cmp	r6, #0
 8018dec:	db05      	blt.n	8018dfa <_printf_i+0x10e>
 8018dee:	6821      	ldr	r1, [r4, #0]
 8018df0:	432e      	orrs	r6, r5
 8018df2:	f021 0104 	bic.w	r1, r1, #4
 8018df6:	6021      	str	r1, [r4, #0]
 8018df8:	d04b      	beq.n	8018e92 <_printf_i+0x1a6>
 8018dfa:	4616      	mov	r6, r2
 8018dfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8018e00:	fb03 5711 	mls	r7, r3, r1, r5
 8018e04:	5dc7      	ldrb	r7, [r0, r7]
 8018e06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018e0a:	462f      	mov	r7, r5
 8018e0c:	42bb      	cmp	r3, r7
 8018e0e:	460d      	mov	r5, r1
 8018e10:	d9f4      	bls.n	8018dfc <_printf_i+0x110>
 8018e12:	2b08      	cmp	r3, #8
 8018e14:	d10b      	bne.n	8018e2e <_printf_i+0x142>
 8018e16:	6823      	ldr	r3, [r4, #0]
 8018e18:	07df      	lsls	r7, r3, #31
 8018e1a:	d508      	bpl.n	8018e2e <_printf_i+0x142>
 8018e1c:	6923      	ldr	r3, [r4, #16]
 8018e1e:	6861      	ldr	r1, [r4, #4]
 8018e20:	4299      	cmp	r1, r3
 8018e22:	bfde      	ittt	le
 8018e24:	2330      	movle	r3, #48	@ 0x30
 8018e26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018e2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018e2e:	1b92      	subs	r2, r2, r6
 8018e30:	6122      	str	r2, [r4, #16]
 8018e32:	f8cd a000 	str.w	sl, [sp]
 8018e36:	464b      	mov	r3, r9
 8018e38:	aa03      	add	r2, sp, #12
 8018e3a:	4621      	mov	r1, r4
 8018e3c:	4640      	mov	r0, r8
 8018e3e:	f7ff fee7 	bl	8018c10 <_printf_common>
 8018e42:	3001      	adds	r0, #1
 8018e44:	d14a      	bne.n	8018edc <_printf_i+0x1f0>
 8018e46:	f04f 30ff 	mov.w	r0, #4294967295
 8018e4a:	b004      	add	sp, #16
 8018e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e50:	6823      	ldr	r3, [r4, #0]
 8018e52:	f043 0320 	orr.w	r3, r3, #32
 8018e56:	6023      	str	r3, [r4, #0]
 8018e58:	4832      	ldr	r0, [pc, #200]	@ (8018f24 <_printf_i+0x238>)
 8018e5a:	2778      	movs	r7, #120	@ 0x78
 8018e5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018e60:	6823      	ldr	r3, [r4, #0]
 8018e62:	6831      	ldr	r1, [r6, #0]
 8018e64:	061f      	lsls	r7, r3, #24
 8018e66:	f851 5b04 	ldr.w	r5, [r1], #4
 8018e6a:	d402      	bmi.n	8018e72 <_printf_i+0x186>
 8018e6c:	065f      	lsls	r7, r3, #25
 8018e6e:	bf48      	it	mi
 8018e70:	b2ad      	uxthmi	r5, r5
 8018e72:	6031      	str	r1, [r6, #0]
 8018e74:	07d9      	lsls	r1, r3, #31
 8018e76:	bf44      	itt	mi
 8018e78:	f043 0320 	orrmi.w	r3, r3, #32
 8018e7c:	6023      	strmi	r3, [r4, #0]
 8018e7e:	b11d      	cbz	r5, 8018e88 <_printf_i+0x19c>
 8018e80:	2310      	movs	r3, #16
 8018e82:	e7ad      	b.n	8018de0 <_printf_i+0xf4>
 8018e84:	4826      	ldr	r0, [pc, #152]	@ (8018f20 <_printf_i+0x234>)
 8018e86:	e7e9      	b.n	8018e5c <_printf_i+0x170>
 8018e88:	6823      	ldr	r3, [r4, #0]
 8018e8a:	f023 0320 	bic.w	r3, r3, #32
 8018e8e:	6023      	str	r3, [r4, #0]
 8018e90:	e7f6      	b.n	8018e80 <_printf_i+0x194>
 8018e92:	4616      	mov	r6, r2
 8018e94:	e7bd      	b.n	8018e12 <_printf_i+0x126>
 8018e96:	6833      	ldr	r3, [r6, #0]
 8018e98:	6825      	ldr	r5, [r4, #0]
 8018e9a:	6961      	ldr	r1, [r4, #20]
 8018e9c:	1d18      	adds	r0, r3, #4
 8018e9e:	6030      	str	r0, [r6, #0]
 8018ea0:	062e      	lsls	r6, r5, #24
 8018ea2:	681b      	ldr	r3, [r3, #0]
 8018ea4:	d501      	bpl.n	8018eaa <_printf_i+0x1be>
 8018ea6:	6019      	str	r1, [r3, #0]
 8018ea8:	e002      	b.n	8018eb0 <_printf_i+0x1c4>
 8018eaa:	0668      	lsls	r0, r5, #25
 8018eac:	d5fb      	bpl.n	8018ea6 <_printf_i+0x1ba>
 8018eae:	8019      	strh	r1, [r3, #0]
 8018eb0:	2300      	movs	r3, #0
 8018eb2:	6123      	str	r3, [r4, #16]
 8018eb4:	4616      	mov	r6, r2
 8018eb6:	e7bc      	b.n	8018e32 <_printf_i+0x146>
 8018eb8:	6833      	ldr	r3, [r6, #0]
 8018eba:	1d1a      	adds	r2, r3, #4
 8018ebc:	6032      	str	r2, [r6, #0]
 8018ebe:	681e      	ldr	r6, [r3, #0]
 8018ec0:	6862      	ldr	r2, [r4, #4]
 8018ec2:	2100      	movs	r1, #0
 8018ec4:	4630      	mov	r0, r6
 8018ec6:	f7e7 f9ab 	bl	8000220 <memchr>
 8018eca:	b108      	cbz	r0, 8018ed0 <_printf_i+0x1e4>
 8018ecc:	1b80      	subs	r0, r0, r6
 8018ece:	6060      	str	r0, [r4, #4]
 8018ed0:	6863      	ldr	r3, [r4, #4]
 8018ed2:	6123      	str	r3, [r4, #16]
 8018ed4:	2300      	movs	r3, #0
 8018ed6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018eda:	e7aa      	b.n	8018e32 <_printf_i+0x146>
 8018edc:	6923      	ldr	r3, [r4, #16]
 8018ede:	4632      	mov	r2, r6
 8018ee0:	4649      	mov	r1, r9
 8018ee2:	4640      	mov	r0, r8
 8018ee4:	47d0      	blx	sl
 8018ee6:	3001      	adds	r0, #1
 8018ee8:	d0ad      	beq.n	8018e46 <_printf_i+0x15a>
 8018eea:	6823      	ldr	r3, [r4, #0]
 8018eec:	079b      	lsls	r3, r3, #30
 8018eee:	d413      	bmi.n	8018f18 <_printf_i+0x22c>
 8018ef0:	68e0      	ldr	r0, [r4, #12]
 8018ef2:	9b03      	ldr	r3, [sp, #12]
 8018ef4:	4298      	cmp	r0, r3
 8018ef6:	bfb8      	it	lt
 8018ef8:	4618      	movlt	r0, r3
 8018efa:	e7a6      	b.n	8018e4a <_printf_i+0x15e>
 8018efc:	2301      	movs	r3, #1
 8018efe:	4632      	mov	r2, r6
 8018f00:	4649      	mov	r1, r9
 8018f02:	4640      	mov	r0, r8
 8018f04:	47d0      	blx	sl
 8018f06:	3001      	adds	r0, #1
 8018f08:	d09d      	beq.n	8018e46 <_printf_i+0x15a>
 8018f0a:	3501      	adds	r5, #1
 8018f0c:	68e3      	ldr	r3, [r4, #12]
 8018f0e:	9903      	ldr	r1, [sp, #12]
 8018f10:	1a5b      	subs	r3, r3, r1
 8018f12:	42ab      	cmp	r3, r5
 8018f14:	dcf2      	bgt.n	8018efc <_printf_i+0x210>
 8018f16:	e7eb      	b.n	8018ef0 <_printf_i+0x204>
 8018f18:	2500      	movs	r5, #0
 8018f1a:	f104 0619 	add.w	r6, r4, #25
 8018f1e:	e7f5      	b.n	8018f0c <_printf_i+0x220>
 8018f20:	0801d836 	.word	0x0801d836
 8018f24:	0801d847 	.word	0x0801d847

08018f28 <std>:
 8018f28:	2300      	movs	r3, #0
 8018f2a:	b510      	push	{r4, lr}
 8018f2c:	4604      	mov	r4, r0
 8018f2e:	e9c0 3300 	strd	r3, r3, [r0]
 8018f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018f36:	6083      	str	r3, [r0, #8]
 8018f38:	8181      	strh	r1, [r0, #12]
 8018f3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8018f3c:	81c2      	strh	r2, [r0, #14]
 8018f3e:	6183      	str	r3, [r0, #24]
 8018f40:	4619      	mov	r1, r3
 8018f42:	2208      	movs	r2, #8
 8018f44:	305c      	adds	r0, #92	@ 0x5c
 8018f46:	f000 f966 	bl	8019216 <memset>
 8018f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8018f80 <std+0x58>)
 8018f4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8018f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8018f84 <std+0x5c>)
 8018f50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018f52:	4b0d      	ldr	r3, [pc, #52]	@ (8018f88 <std+0x60>)
 8018f54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018f56:	4b0d      	ldr	r3, [pc, #52]	@ (8018f8c <std+0x64>)
 8018f58:	6323      	str	r3, [r4, #48]	@ 0x30
 8018f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8018f90 <std+0x68>)
 8018f5c:	6224      	str	r4, [r4, #32]
 8018f5e:	429c      	cmp	r4, r3
 8018f60:	d006      	beq.n	8018f70 <std+0x48>
 8018f62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018f66:	4294      	cmp	r4, r2
 8018f68:	d002      	beq.n	8018f70 <std+0x48>
 8018f6a:	33d0      	adds	r3, #208	@ 0xd0
 8018f6c:	429c      	cmp	r4, r3
 8018f6e:	d105      	bne.n	8018f7c <std+0x54>
 8018f70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f78:	f000 b9ca 	b.w	8019310 <__retarget_lock_init_recursive>
 8018f7c:	bd10      	pop	{r4, pc}
 8018f7e:	bf00      	nop
 8018f80:	0801915d 	.word	0x0801915d
 8018f84:	0801917f 	.word	0x0801917f
 8018f88:	080191b7 	.word	0x080191b7
 8018f8c:	080191db 	.word	0x080191db
 8018f90:	20003d94 	.word	0x20003d94

08018f94 <stdio_exit_handler>:
 8018f94:	4a02      	ldr	r2, [pc, #8]	@ (8018fa0 <stdio_exit_handler+0xc>)
 8018f96:	4903      	ldr	r1, [pc, #12]	@ (8018fa4 <stdio_exit_handler+0x10>)
 8018f98:	4803      	ldr	r0, [pc, #12]	@ (8018fa8 <stdio_exit_handler+0x14>)
 8018f9a:	f000 b869 	b.w	8019070 <_fwalk_sglue>
 8018f9e:	bf00      	nop
 8018fa0:	200001a0 	.word	0x200001a0
 8018fa4:	0801ac95 	.word	0x0801ac95
 8018fa8:	200001b0 	.word	0x200001b0

08018fac <cleanup_stdio>:
 8018fac:	6841      	ldr	r1, [r0, #4]
 8018fae:	4b0c      	ldr	r3, [pc, #48]	@ (8018fe0 <cleanup_stdio+0x34>)
 8018fb0:	4299      	cmp	r1, r3
 8018fb2:	b510      	push	{r4, lr}
 8018fb4:	4604      	mov	r4, r0
 8018fb6:	d001      	beq.n	8018fbc <cleanup_stdio+0x10>
 8018fb8:	f001 fe6c 	bl	801ac94 <_fflush_r>
 8018fbc:	68a1      	ldr	r1, [r4, #8]
 8018fbe:	4b09      	ldr	r3, [pc, #36]	@ (8018fe4 <cleanup_stdio+0x38>)
 8018fc0:	4299      	cmp	r1, r3
 8018fc2:	d002      	beq.n	8018fca <cleanup_stdio+0x1e>
 8018fc4:	4620      	mov	r0, r4
 8018fc6:	f001 fe65 	bl	801ac94 <_fflush_r>
 8018fca:	68e1      	ldr	r1, [r4, #12]
 8018fcc:	4b06      	ldr	r3, [pc, #24]	@ (8018fe8 <cleanup_stdio+0x3c>)
 8018fce:	4299      	cmp	r1, r3
 8018fd0:	d004      	beq.n	8018fdc <cleanup_stdio+0x30>
 8018fd2:	4620      	mov	r0, r4
 8018fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018fd8:	f001 be5c 	b.w	801ac94 <_fflush_r>
 8018fdc:	bd10      	pop	{r4, pc}
 8018fde:	bf00      	nop
 8018fe0:	20003d94 	.word	0x20003d94
 8018fe4:	20003dfc 	.word	0x20003dfc
 8018fe8:	20003e64 	.word	0x20003e64

08018fec <global_stdio_init.part.0>:
 8018fec:	b510      	push	{r4, lr}
 8018fee:	4b0b      	ldr	r3, [pc, #44]	@ (801901c <global_stdio_init.part.0+0x30>)
 8018ff0:	4c0b      	ldr	r4, [pc, #44]	@ (8019020 <global_stdio_init.part.0+0x34>)
 8018ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8019024 <global_stdio_init.part.0+0x38>)
 8018ff4:	601a      	str	r2, [r3, #0]
 8018ff6:	4620      	mov	r0, r4
 8018ff8:	2200      	movs	r2, #0
 8018ffa:	2104      	movs	r1, #4
 8018ffc:	f7ff ff94 	bl	8018f28 <std>
 8019000:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019004:	2201      	movs	r2, #1
 8019006:	2109      	movs	r1, #9
 8019008:	f7ff ff8e 	bl	8018f28 <std>
 801900c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019010:	2202      	movs	r2, #2
 8019012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019016:	2112      	movs	r1, #18
 8019018:	f7ff bf86 	b.w	8018f28 <std>
 801901c:	20003ecc 	.word	0x20003ecc
 8019020:	20003d94 	.word	0x20003d94
 8019024:	08018f95 	.word	0x08018f95

08019028 <__sfp_lock_acquire>:
 8019028:	4801      	ldr	r0, [pc, #4]	@ (8019030 <__sfp_lock_acquire+0x8>)
 801902a:	f000 b972 	b.w	8019312 <__retarget_lock_acquire_recursive>
 801902e:	bf00      	nop
 8019030:	20003ed5 	.word	0x20003ed5

08019034 <__sfp_lock_release>:
 8019034:	4801      	ldr	r0, [pc, #4]	@ (801903c <__sfp_lock_release+0x8>)
 8019036:	f000 b96d 	b.w	8019314 <__retarget_lock_release_recursive>
 801903a:	bf00      	nop
 801903c:	20003ed5 	.word	0x20003ed5

08019040 <__sinit>:
 8019040:	b510      	push	{r4, lr}
 8019042:	4604      	mov	r4, r0
 8019044:	f7ff fff0 	bl	8019028 <__sfp_lock_acquire>
 8019048:	6a23      	ldr	r3, [r4, #32]
 801904a:	b11b      	cbz	r3, 8019054 <__sinit+0x14>
 801904c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019050:	f7ff bff0 	b.w	8019034 <__sfp_lock_release>
 8019054:	4b04      	ldr	r3, [pc, #16]	@ (8019068 <__sinit+0x28>)
 8019056:	6223      	str	r3, [r4, #32]
 8019058:	4b04      	ldr	r3, [pc, #16]	@ (801906c <__sinit+0x2c>)
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	2b00      	cmp	r3, #0
 801905e:	d1f5      	bne.n	801904c <__sinit+0xc>
 8019060:	f7ff ffc4 	bl	8018fec <global_stdio_init.part.0>
 8019064:	e7f2      	b.n	801904c <__sinit+0xc>
 8019066:	bf00      	nop
 8019068:	08018fad 	.word	0x08018fad
 801906c:	20003ecc 	.word	0x20003ecc

08019070 <_fwalk_sglue>:
 8019070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019074:	4607      	mov	r7, r0
 8019076:	4688      	mov	r8, r1
 8019078:	4614      	mov	r4, r2
 801907a:	2600      	movs	r6, #0
 801907c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019080:	f1b9 0901 	subs.w	r9, r9, #1
 8019084:	d505      	bpl.n	8019092 <_fwalk_sglue+0x22>
 8019086:	6824      	ldr	r4, [r4, #0]
 8019088:	2c00      	cmp	r4, #0
 801908a:	d1f7      	bne.n	801907c <_fwalk_sglue+0xc>
 801908c:	4630      	mov	r0, r6
 801908e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019092:	89ab      	ldrh	r3, [r5, #12]
 8019094:	2b01      	cmp	r3, #1
 8019096:	d907      	bls.n	80190a8 <_fwalk_sglue+0x38>
 8019098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801909c:	3301      	adds	r3, #1
 801909e:	d003      	beq.n	80190a8 <_fwalk_sglue+0x38>
 80190a0:	4629      	mov	r1, r5
 80190a2:	4638      	mov	r0, r7
 80190a4:	47c0      	blx	r8
 80190a6:	4306      	orrs	r6, r0
 80190a8:	3568      	adds	r5, #104	@ 0x68
 80190aa:	e7e9      	b.n	8019080 <_fwalk_sglue+0x10>

080190ac <sniprintf>:
 80190ac:	b40c      	push	{r2, r3}
 80190ae:	b530      	push	{r4, r5, lr}
 80190b0:	4b18      	ldr	r3, [pc, #96]	@ (8019114 <sniprintf+0x68>)
 80190b2:	1e0c      	subs	r4, r1, #0
 80190b4:	681d      	ldr	r5, [r3, #0]
 80190b6:	b09d      	sub	sp, #116	@ 0x74
 80190b8:	da08      	bge.n	80190cc <sniprintf+0x20>
 80190ba:	238b      	movs	r3, #139	@ 0x8b
 80190bc:	602b      	str	r3, [r5, #0]
 80190be:	f04f 30ff 	mov.w	r0, #4294967295
 80190c2:	b01d      	add	sp, #116	@ 0x74
 80190c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80190c8:	b002      	add	sp, #8
 80190ca:	4770      	bx	lr
 80190cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80190d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80190d4:	f04f 0300 	mov.w	r3, #0
 80190d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80190da:	bf14      	ite	ne
 80190dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80190e0:	4623      	moveq	r3, r4
 80190e2:	9304      	str	r3, [sp, #16]
 80190e4:	9307      	str	r3, [sp, #28]
 80190e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80190ea:	9002      	str	r0, [sp, #8]
 80190ec:	9006      	str	r0, [sp, #24]
 80190ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80190f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80190f4:	ab21      	add	r3, sp, #132	@ 0x84
 80190f6:	a902      	add	r1, sp, #8
 80190f8:	4628      	mov	r0, r5
 80190fa:	9301      	str	r3, [sp, #4]
 80190fc:	f001 fc4a 	bl	801a994 <_svfiprintf_r>
 8019100:	1c43      	adds	r3, r0, #1
 8019102:	bfbc      	itt	lt
 8019104:	238b      	movlt	r3, #139	@ 0x8b
 8019106:	602b      	strlt	r3, [r5, #0]
 8019108:	2c00      	cmp	r4, #0
 801910a:	d0da      	beq.n	80190c2 <sniprintf+0x16>
 801910c:	9b02      	ldr	r3, [sp, #8]
 801910e:	2200      	movs	r2, #0
 8019110:	701a      	strb	r2, [r3, #0]
 8019112:	e7d6      	b.n	80190c2 <sniprintf+0x16>
 8019114:	200001ac 	.word	0x200001ac

08019118 <siprintf>:
 8019118:	b40e      	push	{r1, r2, r3}
 801911a:	b510      	push	{r4, lr}
 801911c:	b09d      	sub	sp, #116	@ 0x74
 801911e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019120:	9002      	str	r0, [sp, #8]
 8019122:	9006      	str	r0, [sp, #24]
 8019124:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019128:	480a      	ldr	r0, [pc, #40]	@ (8019154 <siprintf+0x3c>)
 801912a:	9107      	str	r1, [sp, #28]
 801912c:	9104      	str	r1, [sp, #16]
 801912e:	490a      	ldr	r1, [pc, #40]	@ (8019158 <siprintf+0x40>)
 8019130:	f853 2b04 	ldr.w	r2, [r3], #4
 8019134:	9105      	str	r1, [sp, #20]
 8019136:	2400      	movs	r4, #0
 8019138:	a902      	add	r1, sp, #8
 801913a:	6800      	ldr	r0, [r0, #0]
 801913c:	9301      	str	r3, [sp, #4]
 801913e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019140:	f001 fc28 	bl	801a994 <_svfiprintf_r>
 8019144:	9b02      	ldr	r3, [sp, #8]
 8019146:	701c      	strb	r4, [r3, #0]
 8019148:	b01d      	add	sp, #116	@ 0x74
 801914a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801914e:	b003      	add	sp, #12
 8019150:	4770      	bx	lr
 8019152:	bf00      	nop
 8019154:	200001ac 	.word	0x200001ac
 8019158:	ffff0208 	.word	0xffff0208

0801915c <__sread>:
 801915c:	b510      	push	{r4, lr}
 801915e:	460c      	mov	r4, r1
 8019160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019164:	f000 f886 	bl	8019274 <_read_r>
 8019168:	2800      	cmp	r0, #0
 801916a:	bfab      	itete	ge
 801916c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801916e:	89a3      	ldrhlt	r3, [r4, #12]
 8019170:	181b      	addge	r3, r3, r0
 8019172:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019176:	bfac      	ite	ge
 8019178:	6563      	strge	r3, [r4, #84]	@ 0x54
 801917a:	81a3      	strhlt	r3, [r4, #12]
 801917c:	bd10      	pop	{r4, pc}

0801917e <__swrite>:
 801917e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019182:	461f      	mov	r7, r3
 8019184:	898b      	ldrh	r3, [r1, #12]
 8019186:	05db      	lsls	r3, r3, #23
 8019188:	4605      	mov	r5, r0
 801918a:	460c      	mov	r4, r1
 801918c:	4616      	mov	r6, r2
 801918e:	d505      	bpl.n	801919c <__swrite+0x1e>
 8019190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019194:	2302      	movs	r3, #2
 8019196:	2200      	movs	r2, #0
 8019198:	f000 f85a 	bl	8019250 <_lseek_r>
 801919c:	89a3      	ldrh	r3, [r4, #12]
 801919e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80191a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80191a6:	81a3      	strh	r3, [r4, #12]
 80191a8:	4632      	mov	r2, r6
 80191aa:	463b      	mov	r3, r7
 80191ac:	4628      	mov	r0, r5
 80191ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191b2:	f000 b871 	b.w	8019298 <_write_r>

080191b6 <__sseek>:
 80191b6:	b510      	push	{r4, lr}
 80191b8:	460c      	mov	r4, r1
 80191ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191be:	f000 f847 	bl	8019250 <_lseek_r>
 80191c2:	1c43      	adds	r3, r0, #1
 80191c4:	89a3      	ldrh	r3, [r4, #12]
 80191c6:	bf15      	itete	ne
 80191c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80191ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80191ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80191d2:	81a3      	strheq	r3, [r4, #12]
 80191d4:	bf18      	it	ne
 80191d6:	81a3      	strhne	r3, [r4, #12]
 80191d8:	bd10      	pop	{r4, pc}

080191da <__sclose>:
 80191da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191de:	f000 b827 	b.w	8019230 <_close_r>

080191e2 <memmove>:
 80191e2:	4288      	cmp	r0, r1
 80191e4:	b510      	push	{r4, lr}
 80191e6:	eb01 0402 	add.w	r4, r1, r2
 80191ea:	d902      	bls.n	80191f2 <memmove+0x10>
 80191ec:	4284      	cmp	r4, r0
 80191ee:	4623      	mov	r3, r4
 80191f0:	d807      	bhi.n	8019202 <memmove+0x20>
 80191f2:	1e43      	subs	r3, r0, #1
 80191f4:	42a1      	cmp	r1, r4
 80191f6:	d008      	beq.n	801920a <memmove+0x28>
 80191f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80191fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019200:	e7f8      	b.n	80191f4 <memmove+0x12>
 8019202:	4402      	add	r2, r0
 8019204:	4601      	mov	r1, r0
 8019206:	428a      	cmp	r2, r1
 8019208:	d100      	bne.n	801920c <memmove+0x2a>
 801920a:	bd10      	pop	{r4, pc}
 801920c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019210:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019214:	e7f7      	b.n	8019206 <memmove+0x24>

08019216 <memset>:
 8019216:	4402      	add	r2, r0
 8019218:	4603      	mov	r3, r0
 801921a:	4293      	cmp	r3, r2
 801921c:	d100      	bne.n	8019220 <memset+0xa>
 801921e:	4770      	bx	lr
 8019220:	f803 1b01 	strb.w	r1, [r3], #1
 8019224:	e7f9      	b.n	801921a <memset+0x4>
	...

08019228 <_localeconv_r>:
 8019228:	4800      	ldr	r0, [pc, #0]	@ (801922c <_localeconv_r+0x4>)
 801922a:	4770      	bx	lr
 801922c:	200002ec 	.word	0x200002ec

08019230 <_close_r>:
 8019230:	b538      	push	{r3, r4, r5, lr}
 8019232:	4d06      	ldr	r5, [pc, #24]	@ (801924c <_close_r+0x1c>)
 8019234:	2300      	movs	r3, #0
 8019236:	4604      	mov	r4, r0
 8019238:	4608      	mov	r0, r1
 801923a:	602b      	str	r3, [r5, #0]
 801923c:	f7ec f99e 	bl	800557c <_close>
 8019240:	1c43      	adds	r3, r0, #1
 8019242:	d102      	bne.n	801924a <_close_r+0x1a>
 8019244:	682b      	ldr	r3, [r5, #0]
 8019246:	b103      	cbz	r3, 801924a <_close_r+0x1a>
 8019248:	6023      	str	r3, [r4, #0]
 801924a:	bd38      	pop	{r3, r4, r5, pc}
 801924c:	20003ed0 	.word	0x20003ed0

08019250 <_lseek_r>:
 8019250:	b538      	push	{r3, r4, r5, lr}
 8019252:	4d07      	ldr	r5, [pc, #28]	@ (8019270 <_lseek_r+0x20>)
 8019254:	4604      	mov	r4, r0
 8019256:	4608      	mov	r0, r1
 8019258:	4611      	mov	r1, r2
 801925a:	2200      	movs	r2, #0
 801925c:	602a      	str	r2, [r5, #0]
 801925e:	461a      	mov	r2, r3
 8019260:	f7ec f9b3 	bl	80055ca <_lseek>
 8019264:	1c43      	adds	r3, r0, #1
 8019266:	d102      	bne.n	801926e <_lseek_r+0x1e>
 8019268:	682b      	ldr	r3, [r5, #0]
 801926a:	b103      	cbz	r3, 801926e <_lseek_r+0x1e>
 801926c:	6023      	str	r3, [r4, #0]
 801926e:	bd38      	pop	{r3, r4, r5, pc}
 8019270:	20003ed0 	.word	0x20003ed0

08019274 <_read_r>:
 8019274:	b538      	push	{r3, r4, r5, lr}
 8019276:	4d07      	ldr	r5, [pc, #28]	@ (8019294 <_read_r+0x20>)
 8019278:	4604      	mov	r4, r0
 801927a:	4608      	mov	r0, r1
 801927c:	4611      	mov	r1, r2
 801927e:	2200      	movs	r2, #0
 8019280:	602a      	str	r2, [r5, #0]
 8019282:	461a      	mov	r2, r3
 8019284:	f7ec f941 	bl	800550a <_read>
 8019288:	1c43      	adds	r3, r0, #1
 801928a:	d102      	bne.n	8019292 <_read_r+0x1e>
 801928c:	682b      	ldr	r3, [r5, #0]
 801928e:	b103      	cbz	r3, 8019292 <_read_r+0x1e>
 8019290:	6023      	str	r3, [r4, #0]
 8019292:	bd38      	pop	{r3, r4, r5, pc}
 8019294:	20003ed0 	.word	0x20003ed0

08019298 <_write_r>:
 8019298:	b538      	push	{r3, r4, r5, lr}
 801929a:	4d07      	ldr	r5, [pc, #28]	@ (80192b8 <_write_r+0x20>)
 801929c:	4604      	mov	r4, r0
 801929e:	4608      	mov	r0, r1
 80192a0:	4611      	mov	r1, r2
 80192a2:	2200      	movs	r2, #0
 80192a4:	602a      	str	r2, [r5, #0]
 80192a6:	461a      	mov	r2, r3
 80192a8:	f7ec f94c 	bl	8005544 <_write>
 80192ac:	1c43      	adds	r3, r0, #1
 80192ae:	d102      	bne.n	80192b6 <_write_r+0x1e>
 80192b0:	682b      	ldr	r3, [r5, #0]
 80192b2:	b103      	cbz	r3, 80192b6 <_write_r+0x1e>
 80192b4:	6023      	str	r3, [r4, #0]
 80192b6:	bd38      	pop	{r3, r4, r5, pc}
 80192b8:	20003ed0 	.word	0x20003ed0

080192bc <__errno>:
 80192bc:	4b01      	ldr	r3, [pc, #4]	@ (80192c4 <__errno+0x8>)
 80192be:	6818      	ldr	r0, [r3, #0]
 80192c0:	4770      	bx	lr
 80192c2:	bf00      	nop
 80192c4:	200001ac 	.word	0x200001ac

080192c8 <__libc_init_array>:
 80192c8:	b570      	push	{r4, r5, r6, lr}
 80192ca:	4d0d      	ldr	r5, [pc, #52]	@ (8019300 <__libc_init_array+0x38>)
 80192cc:	4c0d      	ldr	r4, [pc, #52]	@ (8019304 <__libc_init_array+0x3c>)
 80192ce:	1b64      	subs	r4, r4, r5
 80192d0:	10a4      	asrs	r4, r4, #2
 80192d2:	2600      	movs	r6, #0
 80192d4:	42a6      	cmp	r6, r4
 80192d6:	d109      	bne.n	80192ec <__libc_init_array+0x24>
 80192d8:	4d0b      	ldr	r5, [pc, #44]	@ (8019308 <__libc_init_array+0x40>)
 80192da:	4c0c      	ldr	r4, [pc, #48]	@ (801930c <__libc_init_array+0x44>)
 80192dc:	f002 f850 	bl	801b380 <_init>
 80192e0:	1b64      	subs	r4, r4, r5
 80192e2:	10a4      	asrs	r4, r4, #2
 80192e4:	2600      	movs	r6, #0
 80192e6:	42a6      	cmp	r6, r4
 80192e8:	d105      	bne.n	80192f6 <__libc_init_array+0x2e>
 80192ea:	bd70      	pop	{r4, r5, r6, pc}
 80192ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80192f0:	4798      	blx	r3
 80192f2:	3601      	adds	r6, #1
 80192f4:	e7ee      	b.n	80192d4 <__libc_init_array+0xc>
 80192f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80192fa:	4798      	blx	r3
 80192fc:	3601      	adds	r6, #1
 80192fe:	e7f2      	b.n	80192e6 <__libc_init_array+0x1e>
 8019300:	0801dba4 	.word	0x0801dba4
 8019304:	0801dba4 	.word	0x0801dba4
 8019308:	0801dba4 	.word	0x0801dba4
 801930c:	0801dba8 	.word	0x0801dba8

08019310 <__retarget_lock_init_recursive>:
 8019310:	4770      	bx	lr

08019312 <__retarget_lock_acquire_recursive>:
 8019312:	4770      	bx	lr

08019314 <__retarget_lock_release_recursive>:
 8019314:	4770      	bx	lr

08019316 <memcpy>:
 8019316:	440a      	add	r2, r1
 8019318:	4291      	cmp	r1, r2
 801931a:	f100 33ff 	add.w	r3, r0, #4294967295
 801931e:	d100      	bne.n	8019322 <memcpy+0xc>
 8019320:	4770      	bx	lr
 8019322:	b510      	push	{r4, lr}
 8019324:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019328:	f803 4f01 	strb.w	r4, [r3, #1]!
 801932c:	4291      	cmp	r1, r2
 801932e:	d1f9      	bne.n	8019324 <memcpy+0xe>
 8019330:	bd10      	pop	{r4, pc}

08019332 <quorem>:
 8019332:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019336:	6903      	ldr	r3, [r0, #16]
 8019338:	690c      	ldr	r4, [r1, #16]
 801933a:	42a3      	cmp	r3, r4
 801933c:	4607      	mov	r7, r0
 801933e:	db7e      	blt.n	801943e <quorem+0x10c>
 8019340:	3c01      	subs	r4, #1
 8019342:	f101 0814 	add.w	r8, r1, #20
 8019346:	00a3      	lsls	r3, r4, #2
 8019348:	f100 0514 	add.w	r5, r0, #20
 801934c:	9300      	str	r3, [sp, #0]
 801934e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019352:	9301      	str	r3, [sp, #4]
 8019354:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019358:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801935c:	3301      	adds	r3, #1
 801935e:	429a      	cmp	r2, r3
 8019360:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019364:	fbb2 f6f3 	udiv	r6, r2, r3
 8019368:	d32e      	bcc.n	80193c8 <quorem+0x96>
 801936a:	f04f 0a00 	mov.w	sl, #0
 801936e:	46c4      	mov	ip, r8
 8019370:	46ae      	mov	lr, r5
 8019372:	46d3      	mov	fp, sl
 8019374:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019378:	b298      	uxth	r0, r3
 801937a:	fb06 a000 	mla	r0, r6, r0, sl
 801937e:	0c02      	lsrs	r2, r0, #16
 8019380:	0c1b      	lsrs	r3, r3, #16
 8019382:	fb06 2303 	mla	r3, r6, r3, r2
 8019386:	f8de 2000 	ldr.w	r2, [lr]
 801938a:	b280      	uxth	r0, r0
 801938c:	b292      	uxth	r2, r2
 801938e:	1a12      	subs	r2, r2, r0
 8019390:	445a      	add	r2, fp
 8019392:	f8de 0000 	ldr.w	r0, [lr]
 8019396:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801939a:	b29b      	uxth	r3, r3
 801939c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80193a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80193a4:	b292      	uxth	r2, r2
 80193a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80193aa:	45e1      	cmp	r9, ip
 80193ac:	f84e 2b04 	str.w	r2, [lr], #4
 80193b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80193b4:	d2de      	bcs.n	8019374 <quorem+0x42>
 80193b6:	9b00      	ldr	r3, [sp, #0]
 80193b8:	58eb      	ldr	r3, [r5, r3]
 80193ba:	b92b      	cbnz	r3, 80193c8 <quorem+0x96>
 80193bc:	9b01      	ldr	r3, [sp, #4]
 80193be:	3b04      	subs	r3, #4
 80193c0:	429d      	cmp	r5, r3
 80193c2:	461a      	mov	r2, r3
 80193c4:	d32f      	bcc.n	8019426 <quorem+0xf4>
 80193c6:	613c      	str	r4, [r7, #16]
 80193c8:	4638      	mov	r0, r7
 80193ca:	f001 f97f 	bl	801a6cc <__mcmp>
 80193ce:	2800      	cmp	r0, #0
 80193d0:	db25      	blt.n	801941e <quorem+0xec>
 80193d2:	4629      	mov	r1, r5
 80193d4:	2000      	movs	r0, #0
 80193d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80193da:	f8d1 c000 	ldr.w	ip, [r1]
 80193de:	fa1f fe82 	uxth.w	lr, r2
 80193e2:	fa1f f38c 	uxth.w	r3, ip
 80193e6:	eba3 030e 	sub.w	r3, r3, lr
 80193ea:	4403      	add	r3, r0
 80193ec:	0c12      	lsrs	r2, r2, #16
 80193ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80193f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80193f6:	b29b      	uxth	r3, r3
 80193f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80193fc:	45c1      	cmp	r9, r8
 80193fe:	f841 3b04 	str.w	r3, [r1], #4
 8019402:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019406:	d2e6      	bcs.n	80193d6 <quorem+0xa4>
 8019408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801940c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019410:	b922      	cbnz	r2, 801941c <quorem+0xea>
 8019412:	3b04      	subs	r3, #4
 8019414:	429d      	cmp	r5, r3
 8019416:	461a      	mov	r2, r3
 8019418:	d30b      	bcc.n	8019432 <quorem+0x100>
 801941a:	613c      	str	r4, [r7, #16]
 801941c:	3601      	adds	r6, #1
 801941e:	4630      	mov	r0, r6
 8019420:	b003      	add	sp, #12
 8019422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019426:	6812      	ldr	r2, [r2, #0]
 8019428:	3b04      	subs	r3, #4
 801942a:	2a00      	cmp	r2, #0
 801942c:	d1cb      	bne.n	80193c6 <quorem+0x94>
 801942e:	3c01      	subs	r4, #1
 8019430:	e7c6      	b.n	80193c0 <quorem+0x8e>
 8019432:	6812      	ldr	r2, [r2, #0]
 8019434:	3b04      	subs	r3, #4
 8019436:	2a00      	cmp	r2, #0
 8019438:	d1ef      	bne.n	801941a <quorem+0xe8>
 801943a:	3c01      	subs	r4, #1
 801943c:	e7ea      	b.n	8019414 <quorem+0xe2>
 801943e:	2000      	movs	r0, #0
 8019440:	e7ee      	b.n	8019420 <quorem+0xee>
 8019442:	0000      	movs	r0, r0
 8019444:	0000      	movs	r0, r0
	...

08019448 <_dtoa_r>:
 8019448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801944c:	69c7      	ldr	r7, [r0, #28]
 801944e:	b097      	sub	sp, #92	@ 0x5c
 8019450:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019454:	ec55 4b10 	vmov	r4, r5, d0
 8019458:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801945a:	9107      	str	r1, [sp, #28]
 801945c:	4681      	mov	r9, r0
 801945e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019460:	9311      	str	r3, [sp, #68]	@ 0x44
 8019462:	b97f      	cbnz	r7, 8019484 <_dtoa_r+0x3c>
 8019464:	2010      	movs	r0, #16
 8019466:	f000 fe09 	bl	801a07c <malloc>
 801946a:	4602      	mov	r2, r0
 801946c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019470:	b920      	cbnz	r0, 801947c <_dtoa_r+0x34>
 8019472:	4ba9      	ldr	r3, [pc, #676]	@ (8019718 <_dtoa_r+0x2d0>)
 8019474:	21ef      	movs	r1, #239	@ 0xef
 8019476:	48a9      	ldr	r0, [pc, #676]	@ (801971c <_dtoa_r+0x2d4>)
 8019478:	f001 fc44 	bl	801ad04 <__assert_func>
 801947c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019480:	6007      	str	r7, [r0, #0]
 8019482:	60c7      	str	r7, [r0, #12]
 8019484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019488:	6819      	ldr	r1, [r3, #0]
 801948a:	b159      	cbz	r1, 80194a4 <_dtoa_r+0x5c>
 801948c:	685a      	ldr	r2, [r3, #4]
 801948e:	604a      	str	r2, [r1, #4]
 8019490:	2301      	movs	r3, #1
 8019492:	4093      	lsls	r3, r2
 8019494:	608b      	str	r3, [r1, #8]
 8019496:	4648      	mov	r0, r9
 8019498:	f000 fee6 	bl	801a268 <_Bfree>
 801949c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80194a0:	2200      	movs	r2, #0
 80194a2:	601a      	str	r2, [r3, #0]
 80194a4:	1e2b      	subs	r3, r5, #0
 80194a6:	bfb9      	ittee	lt
 80194a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80194ac:	9305      	strlt	r3, [sp, #20]
 80194ae:	2300      	movge	r3, #0
 80194b0:	6033      	strge	r3, [r6, #0]
 80194b2:	9f05      	ldr	r7, [sp, #20]
 80194b4:	4b9a      	ldr	r3, [pc, #616]	@ (8019720 <_dtoa_r+0x2d8>)
 80194b6:	bfbc      	itt	lt
 80194b8:	2201      	movlt	r2, #1
 80194ba:	6032      	strlt	r2, [r6, #0]
 80194bc:	43bb      	bics	r3, r7
 80194be:	d112      	bne.n	80194e6 <_dtoa_r+0x9e>
 80194c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80194c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80194c6:	6013      	str	r3, [r2, #0]
 80194c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80194cc:	4323      	orrs	r3, r4
 80194ce:	f000 855a 	beq.w	8019f86 <_dtoa_r+0xb3e>
 80194d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80194d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019734 <_dtoa_r+0x2ec>
 80194d8:	2b00      	cmp	r3, #0
 80194da:	f000 855c 	beq.w	8019f96 <_dtoa_r+0xb4e>
 80194de:	f10a 0303 	add.w	r3, sl, #3
 80194e2:	f000 bd56 	b.w	8019f92 <_dtoa_r+0xb4a>
 80194e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80194ea:	2200      	movs	r2, #0
 80194ec:	ec51 0b17 	vmov	r0, r1, d7
 80194f0:	2300      	movs	r3, #0
 80194f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80194f6:	f7e7 fb0f 	bl	8000b18 <__aeabi_dcmpeq>
 80194fa:	4680      	mov	r8, r0
 80194fc:	b158      	cbz	r0, 8019516 <_dtoa_r+0xce>
 80194fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019500:	2301      	movs	r3, #1
 8019502:	6013      	str	r3, [r2, #0]
 8019504:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019506:	b113      	cbz	r3, 801950e <_dtoa_r+0xc6>
 8019508:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801950a:	4b86      	ldr	r3, [pc, #536]	@ (8019724 <_dtoa_r+0x2dc>)
 801950c:	6013      	str	r3, [r2, #0]
 801950e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019738 <_dtoa_r+0x2f0>
 8019512:	f000 bd40 	b.w	8019f96 <_dtoa_r+0xb4e>
 8019516:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801951a:	aa14      	add	r2, sp, #80	@ 0x50
 801951c:	a915      	add	r1, sp, #84	@ 0x54
 801951e:	4648      	mov	r0, r9
 8019520:	f001 f984 	bl	801a82c <__d2b>
 8019524:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019528:	9002      	str	r0, [sp, #8]
 801952a:	2e00      	cmp	r6, #0
 801952c:	d078      	beq.n	8019620 <_dtoa_r+0x1d8>
 801952e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019530:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019538:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801953c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019540:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019544:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019548:	4619      	mov	r1, r3
 801954a:	2200      	movs	r2, #0
 801954c:	4b76      	ldr	r3, [pc, #472]	@ (8019728 <_dtoa_r+0x2e0>)
 801954e:	f7e6 fec3 	bl	80002d8 <__aeabi_dsub>
 8019552:	a36b      	add	r3, pc, #428	@ (adr r3, 8019700 <_dtoa_r+0x2b8>)
 8019554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019558:	f7e7 f876 	bl	8000648 <__aeabi_dmul>
 801955c:	a36a      	add	r3, pc, #424	@ (adr r3, 8019708 <_dtoa_r+0x2c0>)
 801955e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019562:	f7e6 febb 	bl	80002dc <__adddf3>
 8019566:	4604      	mov	r4, r0
 8019568:	4630      	mov	r0, r6
 801956a:	460d      	mov	r5, r1
 801956c:	f7e7 f802 	bl	8000574 <__aeabi_i2d>
 8019570:	a367      	add	r3, pc, #412	@ (adr r3, 8019710 <_dtoa_r+0x2c8>)
 8019572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019576:	f7e7 f867 	bl	8000648 <__aeabi_dmul>
 801957a:	4602      	mov	r2, r0
 801957c:	460b      	mov	r3, r1
 801957e:	4620      	mov	r0, r4
 8019580:	4629      	mov	r1, r5
 8019582:	f7e6 feab 	bl	80002dc <__adddf3>
 8019586:	4604      	mov	r4, r0
 8019588:	460d      	mov	r5, r1
 801958a:	f7e7 fb0d 	bl	8000ba8 <__aeabi_d2iz>
 801958e:	2200      	movs	r2, #0
 8019590:	4607      	mov	r7, r0
 8019592:	2300      	movs	r3, #0
 8019594:	4620      	mov	r0, r4
 8019596:	4629      	mov	r1, r5
 8019598:	f7e7 fac8 	bl	8000b2c <__aeabi_dcmplt>
 801959c:	b140      	cbz	r0, 80195b0 <_dtoa_r+0x168>
 801959e:	4638      	mov	r0, r7
 80195a0:	f7e6 ffe8 	bl	8000574 <__aeabi_i2d>
 80195a4:	4622      	mov	r2, r4
 80195a6:	462b      	mov	r3, r5
 80195a8:	f7e7 fab6 	bl	8000b18 <__aeabi_dcmpeq>
 80195ac:	b900      	cbnz	r0, 80195b0 <_dtoa_r+0x168>
 80195ae:	3f01      	subs	r7, #1
 80195b0:	2f16      	cmp	r7, #22
 80195b2:	d852      	bhi.n	801965a <_dtoa_r+0x212>
 80195b4:	4b5d      	ldr	r3, [pc, #372]	@ (801972c <_dtoa_r+0x2e4>)
 80195b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80195ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80195c2:	f7e7 fab3 	bl	8000b2c <__aeabi_dcmplt>
 80195c6:	2800      	cmp	r0, #0
 80195c8:	d049      	beq.n	801965e <_dtoa_r+0x216>
 80195ca:	3f01      	subs	r7, #1
 80195cc:	2300      	movs	r3, #0
 80195ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80195d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80195d2:	1b9b      	subs	r3, r3, r6
 80195d4:	1e5a      	subs	r2, r3, #1
 80195d6:	bf45      	ittet	mi
 80195d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80195dc:	9300      	strmi	r3, [sp, #0]
 80195de:	2300      	movpl	r3, #0
 80195e0:	2300      	movmi	r3, #0
 80195e2:	9206      	str	r2, [sp, #24]
 80195e4:	bf54      	ite	pl
 80195e6:	9300      	strpl	r3, [sp, #0]
 80195e8:	9306      	strmi	r3, [sp, #24]
 80195ea:	2f00      	cmp	r7, #0
 80195ec:	db39      	blt.n	8019662 <_dtoa_r+0x21a>
 80195ee:	9b06      	ldr	r3, [sp, #24]
 80195f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80195f2:	443b      	add	r3, r7
 80195f4:	9306      	str	r3, [sp, #24]
 80195f6:	2300      	movs	r3, #0
 80195f8:	9308      	str	r3, [sp, #32]
 80195fa:	9b07      	ldr	r3, [sp, #28]
 80195fc:	2b09      	cmp	r3, #9
 80195fe:	d863      	bhi.n	80196c8 <_dtoa_r+0x280>
 8019600:	2b05      	cmp	r3, #5
 8019602:	bfc4      	itt	gt
 8019604:	3b04      	subgt	r3, #4
 8019606:	9307      	strgt	r3, [sp, #28]
 8019608:	9b07      	ldr	r3, [sp, #28]
 801960a:	f1a3 0302 	sub.w	r3, r3, #2
 801960e:	bfcc      	ite	gt
 8019610:	2400      	movgt	r4, #0
 8019612:	2401      	movle	r4, #1
 8019614:	2b03      	cmp	r3, #3
 8019616:	d863      	bhi.n	80196e0 <_dtoa_r+0x298>
 8019618:	e8df f003 	tbb	[pc, r3]
 801961c:	2b375452 	.word	0x2b375452
 8019620:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019624:	441e      	add	r6, r3
 8019626:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801962a:	2b20      	cmp	r3, #32
 801962c:	bfc1      	itttt	gt
 801962e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019632:	409f      	lslgt	r7, r3
 8019634:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019638:	fa24 f303 	lsrgt.w	r3, r4, r3
 801963c:	bfd6      	itet	le
 801963e:	f1c3 0320 	rsble	r3, r3, #32
 8019642:	ea47 0003 	orrgt.w	r0, r7, r3
 8019646:	fa04 f003 	lslle.w	r0, r4, r3
 801964a:	f7e6 ff83 	bl	8000554 <__aeabi_ui2d>
 801964e:	2201      	movs	r2, #1
 8019650:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019654:	3e01      	subs	r6, #1
 8019656:	9212      	str	r2, [sp, #72]	@ 0x48
 8019658:	e776      	b.n	8019548 <_dtoa_r+0x100>
 801965a:	2301      	movs	r3, #1
 801965c:	e7b7      	b.n	80195ce <_dtoa_r+0x186>
 801965e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019660:	e7b6      	b.n	80195d0 <_dtoa_r+0x188>
 8019662:	9b00      	ldr	r3, [sp, #0]
 8019664:	1bdb      	subs	r3, r3, r7
 8019666:	9300      	str	r3, [sp, #0]
 8019668:	427b      	negs	r3, r7
 801966a:	9308      	str	r3, [sp, #32]
 801966c:	2300      	movs	r3, #0
 801966e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019670:	e7c3      	b.n	80195fa <_dtoa_r+0x1b2>
 8019672:	2301      	movs	r3, #1
 8019674:	9309      	str	r3, [sp, #36]	@ 0x24
 8019676:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019678:	eb07 0b03 	add.w	fp, r7, r3
 801967c:	f10b 0301 	add.w	r3, fp, #1
 8019680:	2b01      	cmp	r3, #1
 8019682:	9303      	str	r3, [sp, #12]
 8019684:	bfb8      	it	lt
 8019686:	2301      	movlt	r3, #1
 8019688:	e006      	b.n	8019698 <_dtoa_r+0x250>
 801968a:	2301      	movs	r3, #1
 801968c:	9309      	str	r3, [sp, #36]	@ 0x24
 801968e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019690:	2b00      	cmp	r3, #0
 8019692:	dd28      	ble.n	80196e6 <_dtoa_r+0x29e>
 8019694:	469b      	mov	fp, r3
 8019696:	9303      	str	r3, [sp, #12]
 8019698:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801969c:	2100      	movs	r1, #0
 801969e:	2204      	movs	r2, #4
 80196a0:	f102 0514 	add.w	r5, r2, #20
 80196a4:	429d      	cmp	r5, r3
 80196a6:	d926      	bls.n	80196f6 <_dtoa_r+0x2ae>
 80196a8:	6041      	str	r1, [r0, #4]
 80196aa:	4648      	mov	r0, r9
 80196ac:	f000 fd9c 	bl	801a1e8 <_Balloc>
 80196b0:	4682      	mov	sl, r0
 80196b2:	2800      	cmp	r0, #0
 80196b4:	d142      	bne.n	801973c <_dtoa_r+0x2f4>
 80196b6:	4b1e      	ldr	r3, [pc, #120]	@ (8019730 <_dtoa_r+0x2e8>)
 80196b8:	4602      	mov	r2, r0
 80196ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80196be:	e6da      	b.n	8019476 <_dtoa_r+0x2e>
 80196c0:	2300      	movs	r3, #0
 80196c2:	e7e3      	b.n	801968c <_dtoa_r+0x244>
 80196c4:	2300      	movs	r3, #0
 80196c6:	e7d5      	b.n	8019674 <_dtoa_r+0x22c>
 80196c8:	2401      	movs	r4, #1
 80196ca:	2300      	movs	r3, #0
 80196cc:	9307      	str	r3, [sp, #28]
 80196ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80196d0:	f04f 3bff 	mov.w	fp, #4294967295
 80196d4:	2200      	movs	r2, #0
 80196d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80196da:	2312      	movs	r3, #18
 80196dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80196de:	e7db      	b.n	8019698 <_dtoa_r+0x250>
 80196e0:	2301      	movs	r3, #1
 80196e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80196e4:	e7f4      	b.n	80196d0 <_dtoa_r+0x288>
 80196e6:	f04f 0b01 	mov.w	fp, #1
 80196ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80196ee:	465b      	mov	r3, fp
 80196f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80196f4:	e7d0      	b.n	8019698 <_dtoa_r+0x250>
 80196f6:	3101      	adds	r1, #1
 80196f8:	0052      	lsls	r2, r2, #1
 80196fa:	e7d1      	b.n	80196a0 <_dtoa_r+0x258>
 80196fc:	f3af 8000 	nop.w
 8019700:	636f4361 	.word	0x636f4361
 8019704:	3fd287a7 	.word	0x3fd287a7
 8019708:	8b60c8b3 	.word	0x8b60c8b3
 801970c:	3fc68a28 	.word	0x3fc68a28
 8019710:	509f79fb 	.word	0x509f79fb
 8019714:	3fd34413 	.word	0x3fd34413
 8019718:	0801d865 	.word	0x0801d865
 801971c:	0801d87c 	.word	0x0801d87c
 8019720:	7ff00000 	.word	0x7ff00000
 8019724:	0801d835 	.word	0x0801d835
 8019728:	3ff80000 	.word	0x3ff80000
 801972c:	0801d9d0 	.word	0x0801d9d0
 8019730:	0801d8d4 	.word	0x0801d8d4
 8019734:	0801d861 	.word	0x0801d861
 8019738:	0801d834 	.word	0x0801d834
 801973c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019740:	6018      	str	r0, [r3, #0]
 8019742:	9b03      	ldr	r3, [sp, #12]
 8019744:	2b0e      	cmp	r3, #14
 8019746:	f200 80a1 	bhi.w	801988c <_dtoa_r+0x444>
 801974a:	2c00      	cmp	r4, #0
 801974c:	f000 809e 	beq.w	801988c <_dtoa_r+0x444>
 8019750:	2f00      	cmp	r7, #0
 8019752:	dd33      	ble.n	80197bc <_dtoa_r+0x374>
 8019754:	4b9c      	ldr	r3, [pc, #624]	@ (80199c8 <_dtoa_r+0x580>)
 8019756:	f007 020f 	and.w	r2, r7, #15
 801975a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801975e:	ed93 7b00 	vldr	d7, [r3]
 8019762:	05f8      	lsls	r0, r7, #23
 8019764:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019768:	ea4f 1427 	mov.w	r4, r7, asr #4
 801976c:	d516      	bpl.n	801979c <_dtoa_r+0x354>
 801976e:	4b97      	ldr	r3, [pc, #604]	@ (80199cc <_dtoa_r+0x584>)
 8019770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019774:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019778:	f7e7 f890 	bl	800089c <__aeabi_ddiv>
 801977c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019780:	f004 040f 	and.w	r4, r4, #15
 8019784:	2603      	movs	r6, #3
 8019786:	4d91      	ldr	r5, [pc, #580]	@ (80199cc <_dtoa_r+0x584>)
 8019788:	b954      	cbnz	r4, 80197a0 <_dtoa_r+0x358>
 801978a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801978e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019792:	f7e7 f883 	bl	800089c <__aeabi_ddiv>
 8019796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801979a:	e028      	b.n	80197ee <_dtoa_r+0x3a6>
 801979c:	2602      	movs	r6, #2
 801979e:	e7f2      	b.n	8019786 <_dtoa_r+0x33e>
 80197a0:	07e1      	lsls	r1, r4, #31
 80197a2:	d508      	bpl.n	80197b6 <_dtoa_r+0x36e>
 80197a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80197a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80197ac:	f7e6 ff4c 	bl	8000648 <__aeabi_dmul>
 80197b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80197b4:	3601      	adds	r6, #1
 80197b6:	1064      	asrs	r4, r4, #1
 80197b8:	3508      	adds	r5, #8
 80197ba:	e7e5      	b.n	8019788 <_dtoa_r+0x340>
 80197bc:	f000 80af 	beq.w	801991e <_dtoa_r+0x4d6>
 80197c0:	427c      	negs	r4, r7
 80197c2:	4b81      	ldr	r3, [pc, #516]	@ (80199c8 <_dtoa_r+0x580>)
 80197c4:	4d81      	ldr	r5, [pc, #516]	@ (80199cc <_dtoa_r+0x584>)
 80197c6:	f004 020f 	and.w	r2, r4, #15
 80197ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80197ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80197d6:	f7e6 ff37 	bl	8000648 <__aeabi_dmul>
 80197da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80197de:	1124      	asrs	r4, r4, #4
 80197e0:	2300      	movs	r3, #0
 80197e2:	2602      	movs	r6, #2
 80197e4:	2c00      	cmp	r4, #0
 80197e6:	f040 808f 	bne.w	8019908 <_dtoa_r+0x4c0>
 80197ea:	2b00      	cmp	r3, #0
 80197ec:	d1d3      	bne.n	8019796 <_dtoa_r+0x34e>
 80197ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80197f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	f000 8094 	beq.w	8019922 <_dtoa_r+0x4da>
 80197fa:	4b75      	ldr	r3, [pc, #468]	@ (80199d0 <_dtoa_r+0x588>)
 80197fc:	2200      	movs	r2, #0
 80197fe:	4620      	mov	r0, r4
 8019800:	4629      	mov	r1, r5
 8019802:	f7e7 f993 	bl	8000b2c <__aeabi_dcmplt>
 8019806:	2800      	cmp	r0, #0
 8019808:	f000 808b 	beq.w	8019922 <_dtoa_r+0x4da>
 801980c:	9b03      	ldr	r3, [sp, #12]
 801980e:	2b00      	cmp	r3, #0
 8019810:	f000 8087 	beq.w	8019922 <_dtoa_r+0x4da>
 8019814:	f1bb 0f00 	cmp.w	fp, #0
 8019818:	dd34      	ble.n	8019884 <_dtoa_r+0x43c>
 801981a:	4620      	mov	r0, r4
 801981c:	4b6d      	ldr	r3, [pc, #436]	@ (80199d4 <_dtoa_r+0x58c>)
 801981e:	2200      	movs	r2, #0
 8019820:	4629      	mov	r1, r5
 8019822:	f7e6 ff11 	bl	8000648 <__aeabi_dmul>
 8019826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801982a:	f107 38ff 	add.w	r8, r7, #4294967295
 801982e:	3601      	adds	r6, #1
 8019830:	465c      	mov	r4, fp
 8019832:	4630      	mov	r0, r6
 8019834:	f7e6 fe9e 	bl	8000574 <__aeabi_i2d>
 8019838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801983c:	f7e6 ff04 	bl	8000648 <__aeabi_dmul>
 8019840:	4b65      	ldr	r3, [pc, #404]	@ (80199d8 <_dtoa_r+0x590>)
 8019842:	2200      	movs	r2, #0
 8019844:	f7e6 fd4a 	bl	80002dc <__adddf3>
 8019848:	4605      	mov	r5, r0
 801984a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801984e:	2c00      	cmp	r4, #0
 8019850:	d16a      	bne.n	8019928 <_dtoa_r+0x4e0>
 8019852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019856:	4b61      	ldr	r3, [pc, #388]	@ (80199dc <_dtoa_r+0x594>)
 8019858:	2200      	movs	r2, #0
 801985a:	f7e6 fd3d 	bl	80002d8 <__aeabi_dsub>
 801985e:	4602      	mov	r2, r0
 8019860:	460b      	mov	r3, r1
 8019862:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019866:	462a      	mov	r2, r5
 8019868:	4633      	mov	r3, r6
 801986a:	f7e7 f97d 	bl	8000b68 <__aeabi_dcmpgt>
 801986e:	2800      	cmp	r0, #0
 8019870:	f040 8298 	bne.w	8019da4 <_dtoa_r+0x95c>
 8019874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019878:	462a      	mov	r2, r5
 801987a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801987e:	f7e7 f955 	bl	8000b2c <__aeabi_dcmplt>
 8019882:	bb38      	cbnz	r0, 80198d4 <_dtoa_r+0x48c>
 8019884:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019888:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801988c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801988e:	2b00      	cmp	r3, #0
 8019890:	f2c0 8157 	blt.w	8019b42 <_dtoa_r+0x6fa>
 8019894:	2f0e      	cmp	r7, #14
 8019896:	f300 8154 	bgt.w	8019b42 <_dtoa_r+0x6fa>
 801989a:	4b4b      	ldr	r3, [pc, #300]	@ (80199c8 <_dtoa_r+0x580>)
 801989c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80198a0:	ed93 7b00 	vldr	d7, [r3]
 80198a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	ed8d 7b00 	vstr	d7, [sp]
 80198ac:	f280 80e5 	bge.w	8019a7a <_dtoa_r+0x632>
 80198b0:	9b03      	ldr	r3, [sp, #12]
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	f300 80e1 	bgt.w	8019a7a <_dtoa_r+0x632>
 80198b8:	d10c      	bne.n	80198d4 <_dtoa_r+0x48c>
 80198ba:	4b48      	ldr	r3, [pc, #288]	@ (80199dc <_dtoa_r+0x594>)
 80198bc:	2200      	movs	r2, #0
 80198be:	ec51 0b17 	vmov	r0, r1, d7
 80198c2:	f7e6 fec1 	bl	8000648 <__aeabi_dmul>
 80198c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80198ca:	f7e7 f943 	bl	8000b54 <__aeabi_dcmpge>
 80198ce:	2800      	cmp	r0, #0
 80198d0:	f000 8266 	beq.w	8019da0 <_dtoa_r+0x958>
 80198d4:	2400      	movs	r4, #0
 80198d6:	4625      	mov	r5, r4
 80198d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80198da:	4656      	mov	r6, sl
 80198dc:	ea6f 0803 	mvn.w	r8, r3
 80198e0:	2700      	movs	r7, #0
 80198e2:	4621      	mov	r1, r4
 80198e4:	4648      	mov	r0, r9
 80198e6:	f000 fcbf 	bl	801a268 <_Bfree>
 80198ea:	2d00      	cmp	r5, #0
 80198ec:	f000 80bd 	beq.w	8019a6a <_dtoa_r+0x622>
 80198f0:	b12f      	cbz	r7, 80198fe <_dtoa_r+0x4b6>
 80198f2:	42af      	cmp	r7, r5
 80198f4:	d003      	beq.n	80198fe <_dtoa_r+0x4b6>
 80198f6:	4639      	mov	r1, r7
 80198f8:	4648      	mov	r0, r9
 80198fa:	f000 fcb5 	bl	801a268 <_Bfree>
 80198fe:	4629      	mov	r1, r5
 8019900:	4648      	mov	r0, r9
 8019902:	f000 fcb1 	bl	801a268 <_Bfree>
 8019906:	e0b0      	b.n	8019a6a <_dtoa_r+0x622>
 8019908:	07e2      	lsls	r2, r4, #31
 801990a:	d505      	bpl.n	8019918 <_dtoa_r+0x4d0>
 801990c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019910:	f7e6 fe9a 	bl	8000648 <__aeabi_dmul>
 8019914:	3601      	adds	r6, #1
 8019916:	2301      	movs	r3, #1
 8019918:	1064      	asrs	r4, r4, #1
 801991a:	3508      	adds	r5, #8
 801991c:	e762      	b.n	80197e4 <_dtoa_r+0x39c>
 801991e:	2602      	movs	r6, #2
 8019920:	e765      	b.n	80197ee <_dtoa_r+0x3a6>
 8019922:	9c03      	ldr	r4, [sp, #12]
 8019924:	46b8      	mov	r8, r7
 8019926:	e784      	b.n	8019832 <_dtoa_r+0x3ea>
 8019928:	4b27      	ldr	r3, [pc, #156]	@ (80199c8 <_dtoa_r+0x580>)
 801992a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801992c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019930:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019934:	4454      	add	r4, sl
 8019936:	2900      	cmp	r1, #0
 8019938:	d054      	beq.n	80199e4 <_dtoa_r+0x59c>
 801993a:	4929      	ldr	r1, [pc, #164]	@ (80199e0 <_dtoa_r+0x598>)
 801993c:	2000      	movs	r0, #0
 801993e:	f7e6 ffad 	bl	800089c <__aeabi_ddiv>
 8019942:	4633      	mov	r3, r6
 8019944:	462a      	mov	r2, r5
 8019946:	f7e6 fcc7 	bl	80002d8 <__aeabi_dsub>
 801994a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801994e:	4656      	mov	r6, sl
 8019950:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019954:	f7e7 f928 	bl	8000ba8 <__aeabi_d2iz>
 8019958:	4605      	mov	r5, r0
 801995a:	f7e6 fe0b 	bl	8000574 <__aeabi_i2d>
 801995e:	4602      	mov	r2, r0
 8019960:	460b      	mov	r3, r1
 8019962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019966:	f7e6 fcb7 	bl	80002d8 <__aeabi_dsub>
 801996a:	3530      	adds	r5, #48	@ 0x30
 801996c:	4602      	mov	r2, r0
 801996e:	460b      	mov	r3, r1
 8019970:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019974:	f806 5b01 	strb.w	r5, [r6], #1
 8019978:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801997c:	f7e7 f8d6 	bl	8000b2c <__aeabi_dcmplt>
 8019980:	2800      	cmp	r0, #0
 8019982:	d172      	bne.n	8019a6a <_dtoa_r+0x622>
 8019984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019988:	4911      	ldr	r1, [pc, #68]	@ (80199d0 <_dtoa_r+0x588>)
 801998a:	2000      	movs	r0, #0
 801998c:	f7e6 fca4 	bl	80002d8 <__aeabi_dsub>
 8019990:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019994:	f7e7 f8ca 	bl	8000b2c <__aeabi_dcmplt>
 8019998:	2800      	cmp	r0, #0
 801999a:	f040 80b4 	bne.w	8019b06 <_dtoa_r+0x6be>
 801999e:	42a6      	cmp	r6, r4
 80199a0:	f43f af70 	beq.w	8019884 <_dtoa_r+0x43c>
 80199a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80199a8:	4b0a      	ldr	r3, [pc, #40]	@ (80199d4 <_dtoa_r+0x58c>)
 80199aa:	2200      	movs	r2, #0
 80199ac:	f7e6 fe4c 	bl	8000648 <__aeabi_dmul>
 80199b0:	4b08      	ldr	r3, [pc, #32]	@ (80199d4 <_dtoa_r+0x58c>)
 80199b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80199b6:	2200      	movs	r2, #0
 80199b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80199bc:	f7e6 fe44 	bl	8000648 <__aeabi_dmul>
 80199c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80199c4:	e7c4      	b.n	8019950 <_dtoa_r+0x508>
 80199c6:	bf00      	nop
 80199c8:	0801d9d0 	.word	0x0801d9d0
 80199cc:	0801d9a8 	.word	0x0801d9a8
 80199d0:	3ff00000 	.word	0x3ff00000
 80199d4:	40240000 	.word	0x40240000
 80199d8:	401c0000 	.word	0x401c0000
 80199dc:	40140000 	.word	0x40140000
 80199e0:	3fe00000 	.word	0x3fe00000
 80199e4:	4631      	mov	r1, r6
 80199e6:	4628      	mov	r0, r5
 80199e8:	f7e6 fe2e 	bl	8000648 <__aeabi_dmul>
 80199ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80199f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80199f2:	4656      	mov	r6, sl
 80199f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80199f8:	f7e7 f8d6 	bl	8000ba8 <__aeabi_d2iz>
 80199fc:	4605      	mov	r5, r0
 80199fe:	f7e6 fdb9 	bl	8000574 <__aeabi_i2d>
 8019a02:	4602      	mov	r2, r0
 8019a04:	460b      	mov	r3, r1
 8019a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a0a:	f7e6 fc65 	bl	80002d8 <__aeabi_dsub>
 8019a0e:	3530      	adds	r5, #48	@ 0x30
 8019a10:	f806 5b01 	strb.w	r5, [r6], #1
 8019a14:	4602      	mov	r2, r0
 8019a16:	460b      	mov	r3, r1
 8019a18:	42a6      	cmp	r6, r4
 8019a1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019a1e:	f04f 0200 	mov.w	r2, #0
 8019a22:	d124      	bne.n	8019a6e <_dtoa_r+0x626>
 8019a24:	4baf      	ldr	r3, [pc, #700]	@ (8019ce4 <_dtoa_r+0x89c>)
 8019a26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019a2a:	f7e6 fc57 	bl	80002dc <__adddf3>
 8019a2e:	4602      	mov	r2, r0
 8019a30:	460b      	mov	r3, r1
 8019a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a36:	f7e7 f897 	bl	8000b68 <__aeabi_dcmpgt>
 8019a3a:	2800      	cmp	r0, #0
 8019a3c:	d163      	bne.n	8019b06 <_dtoa_r+0x6be>
 8019a3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019a42:	49a8      	ldr	r1, [pc, #672]	@ (8019ce4 <_dtoa_r+0x89c>)
 8019a44:	2000      	movs	r0, #0
 8019a46:	f7e6 fc47 	bl	80002d8 <__aeabi_dsub>
 8019a4a:	4602      	mov	r2, r0
 8019a4c:	460b      	mov	r3, r1
 8019a4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a52:	f7e7 f86b 	bl	8000b2c <__aeabi_dcmplt>
 8019a56:	2800      	cmp	r0, #0
 8019a58:	f43f af14 	beq.w	8019884 <_dtoa_r+0x43c>
 8019a5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019a5e:	1e73      	subs	r3, r6, #1
 8019a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019a62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019a66:	2b30      	cmp	r3, #48	@ 0x30
 8019a68:	d0f8      	beq.n	8019a5c <_dtoa_r+0x614>
 8019a6a:	4647      	mov	r7, r8
 8019a6c:	e03b      	b.n	8019ae6 <_dtoa_r+0x69e>
 8019a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8019ce8 <_dtoa_r+0x8a0>)
 8019a70:	f7e6 fdea 	bl	8000648 <__aeabi_dmul>
 8019a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019a78:	e7bc      	b.n	80199f4 <_dtoa_r+0x5ac>
 8019a7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019a7e:	4656      	mov	r6, sl
 8019a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019a84:	4620      	mov	r0, r4
 8019a86:	4629      	mov	r1, r5
 8019a88:	f7e6 ff08 	bl	800089c <__aeabi_ddiv>
 8019a8c:	f7e7 f88c 	bl	8000ba8 <__aeabi_d2iz>
 8019a90:	4680      	mov	r8, r0
 8019a92:	f7e6 fd6f 	bl	8000574 <__aeabi_i2d>
 8019a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019a9a:	f7e6 fdd5 	bl	8000648 <__aeabi_dmul>
 8019a9e:	4602      	mov	r2, r0
 8019aa0:	460b      	mov	r3, r1
 8019aa2:	4620      	mov	r0, r4
 8019aa4:	4629      	mov	r1, r5
 8019aa6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8019aaa:	f7e6 fc15 	bl	80002d8 <__aeabi_dsub>
 8019aae:	f806 4b01 	strb.w	r4, [r6], #1
 8019ab2:	9d03      	ldr	r5, [sp, #12]
 8019ab4:	eba6 040a 	sub.w	r4, r6, sl
 8019ab8:	42a5      	cmp	r5, r4
 8019aba:	4602      	mov	r2, r0
 8019abc:	460b      	mov	r3, r1
 8019abe:	d133      	bne.n	8019b28 <_dtoa_r+0x6e0>
 8019ac0:	f7e6 fc0c 	bl	80002dc <__adddf3>
 8019ac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ac8:	4604      	mov	r4, r0
 8019aca:	460d      	mov	r5, r1
 8019acc:	f7e7 f84c 	bl	8000b68 <__aeabi_dcmpgt>
 8019ad0:	b9c0      	cbnz	r0, 8019b04 <_dtoa_r+0x6bc>
 8019ad2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ad6:	4620      	mov	r0, r4
 8019ad8:	4629      	mov	r1, r5
 8019ada:	f7e7 f81d 	bl	8000b18 <__aeabi_dcmpeq>
 8019ade:	b110      	cbz	r0, 8019ae6 <_dtoa_r+0x69e>
 8019ae0:	f018 0f01 	tst.w	r8, #1
 8019ae4:	d10e      	bne.n	8019b04 <_dtoa_r+0x6bc>
 8019ae6:	9902      	ldr	r1, [sp, #8]
 8019ae8:	4648      	mov	r0, r9
 8019aea:	f000 fbbd 	bl	801a268 <_Bfree>
 8019aee:	2300      	movs	r3, #0
 8019af0:	7033      	strb	r3, [r6, #0]
 8019af2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019af4:	3701      	adds	r7, #1
 8019af6:	601f      	str	r7, [r3, #0]
 8019af8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	f000 824b 	beq.w	8019f96 <_dtoa_r+0xb4e>
 8019b00:	601e      	str	r6, [r3, #0]
 8019b02:	e248      	b.n	8019f96 <_dtoa_r+0xb4e>
 8019b04:	46b8      	mov	r8, r7
 8019b06:	4633      	mov	r3, r6
 8019b08:	461e      	mov	r6, r3
 8019b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019b0e:	2a39      	cmp	r2, #57	@ 0x39
 8019b10:	d106      	bne.n	8019b20 <_dtoa_r+0x6d8>
 8019b12:	459a      	cmp	sl, r3
 8019b14:	d1f8      	bne.n	8019b08 <_dtoa_r+0x6c0>
 8019b16:	2230      	movs	r2, #48	@ 0x30
 8019b18:	f108 0801 	add.w	r8, r8, #1
 8019b1c:	f88a 2000 	strb.w	r2, [sl]
 8019b20:	781a      	ldrb	r2, [r3, #0]
 8019b22:	3201      	adds	r2, #1
 8019b24:	701a      	strb	r2, [r3, #0]
 8019b26:	e7a0      	b.n	8019a6a <_dtoa_r+0x622>
 8019b28:	4b6f      	ldr	r3, [pc, #444]	@ (8019ce8 <_dtoa_r+0x8a0>)
 8019b2a:	2200      	movs	r2, #0
 8019b2c:	f7e6 fd8c 	bl	8000648 <__aeabi_dmul>
 8019b30:	2200      	movs	r2, #0
 8019b32:	2300      	movs	r3, #0
 8019b34:	4604      	mov	r4, r0
 8019b36:	460d      	mov	r5, r1
 8019b38:	f7e6 ffee 	bl	8000b18 <__aeabi_dcmpeq>
 8019b3c:	2800      	cmp	r0, #0
 8019b3e:	d09f      	beq.n	8019a80 <_dtoa_r+0x638>
 8019b40:	e7d1      	b.n	8019ae6 <_dtoa_r+0x69e>
 8019b42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019b44:	2a00      	cmp	r2, #0
 8019b46:	f000 80ea 	beq.w	8019d1e <_dtoa_r+0x8d6>
 8019b4a:	9a07      	ldr	r2, [sp, #28]
 8019b4c:	2a01      	cmp	r2, #1
 8019b4e:	f300 80cd 	bgt.w	8019cec <_dtoa_r+0x8a4>
 8019b52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019b54:	2a00      	cmp	r2, #0
 8019b56:	f000 80c1 	beq.w	8019cdc <_dtoa_r+0x894>
 8019b5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019b5e:	9c08      	ldr	r4, [sp, #32]
 8019b60:	9e00      	ldr	r6, [sp, #0]
 8019b62:	9a00      	ldr	r2, [sp, #0]
 8019b64:	441a      	add	r2, r3
 8019b66:	9200      	str	r2, [sp, #0]
 8019b68:	9a06      	ldr	r2, [sp, #24]
 8019b6a:	2101      	movs	r1, #1
 8019b6c:	441a      	add	r2, r3
 8019b6e:	4648      	mov	r0, r9
 8019b70:	9206      	str	r2, [sp, #24]
 8019b72:	f000 fc2d 	bl	801a3d0 <__i2b>
 8019b76:	4605      	mov	r5, r0
 8019b78:	b166      	cbz	r6, 8019b94 <_dtoa_r+0x74c>
 8019b7a:	9b06      	ldr	r3, [sp, #24]
 8019b7c:	2b00      	cmp	r3, #0
 8019b7e:	dd09      	ble.n	8019b94 <_dtoa_r+0x74c>
 8019b80:	42b3      	cmp	r3, r6
 8019b82:	9a00      	ldr	r2, [sp, #0]
 8019b84:	bfa8      	it	ge
 8019b86:	4633      	movge	r3, r6
 8019b88:	1ad2      	subs	r2, r2, r3
 8019b8a:	9200      	str	r2, [sp, #0]
 8019b8c:	9a06      	ldr	r2, [sp, #24]
 8019b8e:	1af6      	subs	r6, r6, r3
 8019b90:	1ad3      	subs	r3, r2, r3
 8019b92:	9306      	str	r3, [sp, #24]
 8019b94:	9b08      	ldr	r3, [sp, #32]
 8019b96:	b30b      	cbz	r3, 8019bdc <_dtoa_r+0x794>
 8019b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019b9a:	2b00      	cmp	r3, #0
 8019b9c:	f000 80c6 	beq.w	8019d2c <_dtoa_r+0x8e4>
 8019ba0:	2c00      	cmp	r4, #0
 8019ba2:	f000 80c0 	beq.w	8019d26 <_dtoa_r+0x8de>
 8019ba6:	4629      	mov	r1, r5
 8019ba8:	4622      	mov	r2, r4
 8019baa:	4648      	mov	r0, r9
 8019bac:	f000 fcc8 	bl	801a540 <__pow5mult>
 8019bb0:	9a02      	ldr	r2, [sp, #8]
 8019bb2:	4601      	mov	r1, r0
 8019bb4:	4605      	mov	r5, r0
 8019bb6:	4648      	mov	r0, r9
 8019bb8:	f000 fc20 	bl	801a3fc <__multiply>
 8019bbc:	9902      	ldr	r1, [sp, #8]
 8019bbe:	4680      	mov	r8, r0
 8019bc0:	4648      	mov	r0, r9
 8019bc2:	f000 fb51 	bl	801a268 <_Bfree>
 8019bc6:	9b08      	ldr	r3, [sp, #32]
 8019bc8:	1b1b      	subs	r3, r3, r4
 8019bca:	9308      	str	r3, [sp, #32]
 8019bcc:	f000 80b1 	beq.w	8019d32 <_dtoa_r+0x8ea>
 8019bd0:	9a08      	ldr	r2, [sp, #32]
 8019bd2:	4641      	mov	r1, r8
 8019bd4:	4648      	mov	r0, r9
 8019bd6:	f000 fcb3 	bl	801a540 <__pow5mult>
 8019bda:	9002      	str	r0, [sp, #8]
 8019bdc:	2101      	movs	r1, #1
 8019bde:	4648      	mov	r0, r9
 8019be0:	f000 fbf6 	bl	801a3d0 <__i2b>
 8019be4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019be6:	4604      	mov	r4, r0
 8019be8:	2b00      	cmp	r3, #0
 8019bea:	f000 81d8 	beq.w	8019f9e <_dtoa_r+0xb56>
 8019bee:	461a      	mov	r2, r3
 8019bf0:	4601      	mov	r1, r0
 8019bf2:	4648      	mov	r0, r9
 8019bf4:	f000 fca4 	bl	801a540 <__pow5mult>
 8019bf8:	9b07      	ldr	r3, [sp, #28]
 8019bfa:	2b01      	cmp	r3, #1
 8019bfc:	4604      	mov	r4, r0
 8019bfe:	f300 809f 	bgt.w	8019d40 <_dtoa_r+0x8f8>
 8019c02:	9b04      	ldr	r3, [sp, #16]
 8019c04:	2b00      	cmp	r3, #0
 8019c06:	f040 8097 	bne.w	8019d38 <_dtoa_r+0x8f0>
 8019c0a:	9b05      	ldr	r3, [sp, #20]
 8019c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	f040 8093 	bne.w	8019d3c <_dtoa_r+0x8f4>
 8019c16:	9b05      	ldr	r3, [sp, #20]
 8019c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019c1c:	0d1b      	lsrs	r3, r3, #20
 8019c1e:	051b      	lsls	r3, r3, #20
 8019c20:	b133      	cbz	r3, 8019c30 <_dtoa_r+0x7e8>
 8019c22:	9b00      	ldr	r3, [sp, #0]
 8019c24:	3301      	adds	r3, #1
 8019c26:	9300      	str	r3, [sp, #0]
 8019c28:	9b06      	ldr	r3, [sp, #24]
 8019c2a:	3301      	adds	r3, #1
 8019c2c:	9306      	str	r3, [sp, #24]
 8019c2e:	2301      	movs	r3, #1
 8019c30:	9308      	str	r3, [sp, #32]
 8019c32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019c34:	2b00      	cmp	r3, #0
 8019c36:	f000 81b8 	beq.w	8019faa <_dtoa_r+0xb62>
 8019c3a:	6923      	ldr	r3, [r4, #16]
 8019c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019c40:	6918      	ldr	r0, [r3, #16]
 8019c42:	f000 fb79 	bl	801a338 <__hi0bits>
 8019c46:	f1c0 0020 	rsb	r0, r0, #32
 8019c4a:	9b06      	ldr	r3, [sp, #24]
 8019c4c:	4418      	add	r0, r3
 8019c4e:	f010 001f 	ands.w	r0, r0, #31
 8019c52:	f000 8082 	beq.w	8019d5a <_dtoa_r+0x912>
 8019c56:	f1c0 0320 	rsb	r3, r0, #32
 8019c5a:	2b04      	cmp	r3, #4
 8019c5c:	dd73      	ble.n	8019d46 <_dtoa_r+0x8fe>
 8019c5e:	9b00      	ldr	r3, [sp, #0]
 8019c60:	f1c0 001c 	rsb	r0, r0, #28
 8019c64:	4403      	add	r3, r0
 8019c66:	9300      	str	r3, [sp, #0]
 8019c68:	9b06      	ldr	r3, [sp, #24]
 8019c6a:	4403      	add	r3, r0
 8019c6c:	4406      	add	r6, r0
 8019c6e:	9306      	str	r3, [sp, #24]
 8019c70:	9b00      	ldr	r3, [sp, #0]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	dd05      	ble.n	8019c82 <_dtoa_r+0x83a>
 8019c76:	9902      	ldr	r1, [sp, #8]
 8019c78:	461a      	mov	r2, r3
 8019c7a:	4648      	mov	r0, r9
 8019c7c:	f000 fcba 	bl	801a5f4 <__lshift>
 8019c80:	9002      	str	r0, [sp, #8]
 8019c82:	9b06      	ldr	r3, [sp, #24]
 8019c84:	2b00      	cmp	r3, #0
 8019c86:	dd05      	ble.n	8019c94 <_dtoa_r+0x84c>
 8019c88:	4621      	mov	r1, r4
 8019c8a:	461a      	mov	r2, r3
 8019c8c:	4648      	mov	r0, r9
 8019c8e:	f000 fcb1 	bl	801a5f4 <__lshift>
 8019c92:	4604      	mov	r4, r0
 8019c94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d061      	beq.n	8019d5e <_dtoa_r+0x916>
 8019c9a:	9802      	ldr	r0, [sp, #8]
 8019c9c:	4621      	mov	r1, r4
 8019c9e:	f000 fd15 	bl	801a6cc <__mcmp>
 8019ca2:	2800      	cmp	r0, #0
 8019ca4:	da5b      	bge.n	8019d5e <_dtoa_r+0x916>
 8019ca6:	2300      	movs	r3, #0
 8019ca8:	9902      	ldr	r1, [sp, #8]
 8019caa:	220a      	movs	r2, #10
 8019cac:	4648      	mov	r0, r9
 8019cae:	f000 fafd 	bl	801a2ac <__multadd>
 8019cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cb4:	9002      	str	r0, [sp, #8]
 8019cb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8019cba:	2b00      	cmp	r3, #0
 8019cbc:	f000 8177 	beq.w	8019fae <_dtoa_r+0xb66>
 8019cc0:	4629      	mov	r1, r5
 8019cc2:	2300      	movs	r3, #0
 8019cc4:	220a      	movs	r2, #10
 8019cc6:	4648      	mov	r0, r9
 8019cc8:	f000 faf0 	bl	801a2ac <__multadd>
 8019ccc:	f1bb 0f00 	cmp.w	fp, #0
 8019cd0:	4605      	mov	r5, r0
 8019cd2:	dc6f      	bgt.n	8019db4 <_dtoa_r+0x96c>
 8019cd4:	9b07      	ldr	r3, [sp, #28]
 8019cd6:	2b02      	cmp	r3, #2
 8019cd8:	dc49      	bgt.n	8019d6e <_dtoa_r+0x926>
 8019cda:	e06b      	b.n	8019db4 <_dtoa_r+0x96c>
 8019cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019ce2:	e73c      	b.n	8019b5e <_dtoa_r+0x716>
 8019ce4:	3fe00000 	.word	0x3fe00000
 8019ce8:	40240000 	.word	0x40240000
 8019cec:	9b03      	ldr	r3, [sp, #12]
 8019cee:	1e5c      	subs	r4, r3, #1
 8019cf0:	9b08      	ldr	r3, [sp, #32]
 8019cf2:	42a3      	cmp	r3, r4
 8019cf4:	db09      	blt.n	8019d0a <_dtoa_r+0x8c2>
 8019cf6:	1b1c      	subs	r4, r3, r4
 8019cf8:	9b03      	ldr	r3, [sp, #12]
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	f6bf af30 	bge.w	8019b60 <_dtoa_r+0x718>
 8019d00:	9b00      	ldr	r3, [sp, #0]
 8019d02:	9a03      	ldr	r2, [sp, #12]
 8019d04:	1a9e      	subs	r6, r3, r2
 8019d06:	2300      	movs	r3, #0
 8019d08:	e72b      	b.n	8019b62 <_dtoa_r+0x71a>
 8019d0a:	9b08      	ldr	r3, [sp, #32]
 8019d0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019d0e:	9408      	str	r4, [sp, #32]
 8019d10:	1ae3      	subs	r3, r4, r3
 8019d12:	441a      	add	r2, r3
 8019d14:	9e00      	ldr	r6, [sp, #0]
 8019d16:	9b03      	ldr	r3, [sp, #12]
 8019d18:	920d      	str	r2, [sp, #52]	@ 0x34
 8019d1a:	2400      	movs	r4, #0
 8019d1c:	e721      	b.n	8019b62 <_dtoa_r+0x71a>
 8019d1e:	9c08      	ldr	r4, [sp, #32]
 8019d20:	9e00      	ldr	r6, [sp, #0]
 8019d22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019d24:	e728      	b.n	8019b78 <_dtoa_r+0x730>
 8019d26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019d2a:	e751      	b.n	8019bd0 <_dtoa_r+0x788>
 8019d2c:	9a08      	ldr	r2, [sp, #32]
 8019d2e:	9902      	ldr	r1, [sp, #8]
 8019d30:	e750      	b.n	8019bd4 <_dtoa_r+0x78c>
 8019d32:	f8cd 8008 	str.w	r8, [sp, #8]
 8019d36:	e751      	b.n	8019bdc <_dtoa_r+0x794>
 8019d38:	2300      	movs	r3, #0
 8019d3a:	e779      	b.n	8019c30 <_dtoa_r+0x7e8>
 8019d3c:	9b04      	ldr	r3, [sp, #16]
 8019d3e:	e777      	b.n	8019c30 <_dtoa_r+0x7e8>
 8019d40:	2300      	movs	r3, #0
 8019d42:	9308      	str	r3, [sp, #32]
 8019d44:	e779      	b.n	8019c3a <_dtoa_r+0x7f2>
 8019d46:	d093      	beq.n	8019c70 <_dtoa_r+0x828>
 8019d48:	9a00      	ldr	r2, [sp, #0]
 8019d4a:	331c      	adds	r3, #28
 8019d4c:	441a      	add	r2, r3
 8019d4e:	9200      	str	r2, [sp, #0]
 8019d50:	9a06      	ldr	r2, [sp, #24]
 8019d52:	441a      	add	r2, r3
 8019d54:	441e      	add	r6, r3
 8019d56:	9206      	str	r2, [sp, #24]
 8019d58:	e78a      	b.n	8019c70 <_dtoa_r+0x828>
 8019d5a:	4603      	mov	r3, r0
 8019d5c:	e7f4      	b.n	8019d48 <_dtoa_r+0x900>
 8019d5e:	9b03      	ldr	r3, [sp, #12]
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	46b8      	mov	r8, r7
 8019d64:	dc20      	bgt.n	8019da8 <_dtoa_r+0x960>
 8019d66:	469b      	mov	fp, r3
 8019d68:	9b07      	ldr	r3, [sp, #28]
 8019d6a:	2b02      	cmp	r3, #2
 8019d6c:	dd1e      	ble.n	8019dac <_dtoa_r+0x964>
 8019d6e:	f1bb 0f00 	cmp.w	fp, #0
 8019d72:	f47f adb1 	bne.w	80198d8 <_dtoa_r+0x490>
 8019d76:	4621      	mov	r1, r4
 8019d78:	465b      	mov	r3, fp
 8019d7a:	2205      	movs	r2, #5
 8019d7c:	4648      	mov	r0, r9
 8019d7e:	f000 fa95 	bl	801a2ac <__multadd>
 8019d82:	4601      	mov	r1, r0
 8019d84:	4604      	mov	r4, r0
 8019d86:	9802      	ldr	r0, [sp, #8]
 8019d88:	f000 fca0 	bl	801a6cc <__mcmp>
 8019d8c:	2800      	cmp	r0, #0
 8019d8e:	f77f ada3 	ble.w	80198d8 <_dtoa_r+0x490>
 8019d92:	4656      	mov	r6, sl
 8019d94:	2331      	movs	r3, #49	@ 0x31
 8019d96:	f806 3b01 	strb.w	r3, [r6], #1
 8019d9a:	f108 0801 	add.w	r8, r8, #1
 8019d9e:	e59f      	b.n	80198e0 <_dtoa_r+0x498>
 8019da0:	9c03      	ldr	r4, [sp, #12]
 8019da2:	46b8      	mov	r8, r7
 8019da4:	4625      	mov	r5, r4
 8019da6:	e7f4      	b.n	8019d92 <_dtoa_r+0x94a>
 8019da8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	f000 8101 	beq.w	8019fb6 <_dtoa_r+0xb6e>
 8019db4:	2e00      	cmp	r6, #0
 8019db6:	dd05      	ble.n	8019dc4 <_dtoa_r+0x97c>
 8019db8:	4629      	mov	r1, r5
 8019dba:	4632      	mov	r2, r6
 8019dbc:	4648      	mov	r0, r9
 8019dbe:	f000 fc19 	bl	801a5f4 <__lshift>
 8019dc2:	4605      	mov	r5, r0
 8019dc4:	9b08      	ldr	r3, [sp, #32]
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	d05c      	beq.n	8019e84 <_dtoa_r+0xa3c>
 8019dca:	6869      	ldr	r1, [r5, #4]
 8019dcc:	4648      	mov	r0, r9
 8019dce:	f000 fa0b 	bl	801a1e8 <_Balloc>
 8019dd2:	4606      	mov	r6, r0
 8019dd4:	b928      	cbnz	r0, 8019de2 <_dtoa_r+0x99a>
 8019dd6:	4b82      	ldr	r3, [pc, #520]	@ (8019fe0 <_dtoa_r+0xb98>)
 8019dd8:	4602      	mov	r2, r0
 8019dda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019dde:	f7ff bb4a 	b.w	8019476 <_dtoa_r+0x2e>
 8019de2:	692a      	ldr	r2, [r5, #16]
 8019de4:	3202      	adds	r2, #2
 8019de6:	0092      	lsls	r2, r2, #2
 8019de8:	f105 010c 	add.w	r1, r5, #12
 8019dec:	300c      	adds	r0, #12
 8019dee:	f7ff fa92 	bl	8019316 <memcpy>
 8019df2:	2201      	movs	r2, #1
 8019df4:	4631      	mov	r1, r6
 8019df6:	4648      	mov	r0, r9
 8019df8:	f000 fbfc 	bl	801a5f4 <__lshift>
 8019dfc:	f10a 0301 	add.w	r3, sl, #1
 8019e00:	9300      	str	r3, [sp, #0]
 8019e02:	eb0a 030b 	add.w	r3, sl, fp
 8019e06:	9308      	str	r3, [sp, #32]
 8019e08:	9b04      	ldr	r3, [sp, #16]
 8019e0a:	f003 0301 	and.w	r3, r3, #1
 8019e0e:	462f      	mov	r7, r5
 8019e10:	9306      	str	r3, [sp, #24]
 8019e12:	4605      	mov	r5, r0
 8019e14:	9b00      	ldr	r3, [sp, #0]
 8019e16:	9802      	ldr	r0, [sp, #8]
 8019e18:	4621      	mov	r1, r4
 8019e1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8019e1e:	f7ff fa88 	bl	8019332 <quorem>
 8019e22:	4603      	mov	r3, r0
 8019e24:	3330      	adds	r3, #48	@ 0x30
 8019e26:	9003      	str	r0, [sp, #12]
 8019e28:	4639      	mov	r1, r7
 8019e2a:	9802      	ldr	r0, [sp, #8]
 8019e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e2e:	f000 fc4d 	bl	801a6cc <__mcmp>
 8019e32:	462a      	mov	r2, r5
 8019e34:	9004      	str	r0, [sp, #16]
 8019e36:	4621      	mov	r1, r4
 8019e38:	4648      	mov	r0, r9
 8019e3a:	f000 fc63 	bl	801a704 <__mdiff>
 8019e3e:	68c2      	ldr	r2, [r0, #12]
 8019e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e42:	4606      	mov	r6, r0
 8019e44:	bb02      	cbnz	r2, 8019e88 <_dtoa_r+0xa40>
 8019e46:	4601      	mov	r1, r0
 8019e48:	9802      	ldr	r0, [sp, #8]
 8019e4a:	f000 fc3f 	bl	801a6cc <__mcmp>
 8019e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e50:	4602      	mov	r2, r0
 8019e52:	4631      	mov	r1, r6
 8019e54:	4648      	mov	r0, r9
 8019e56:	920c      	str	r2, [sp, #48]	@ 0x30
 8019e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e5a:	f000 fa05 	bl	801a268 <_Bfree>
 8019e5e:	9b07      	ldr	r3, [sp, #28]
 8019e60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019e62:	9e00      	ldr	r6, [sp, #0]
 8019e64:	ea42 0103 	orr.w	r1, r2, r3
 8019e68:	9b06      	ldr	r3, [sp, #24]
 8019e6a:	4319      	orrs	r1, r3
 8019e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e6e:	d10d      	bne.n	8019e8c <_dtoa_r+0xa44>
 8019e70:	2b39      	cmp	r3, #57	@ 0x39
 8019e72:	d027      	beq.n	8019ec4 <_dtoa_r+0xa7c>
 8019e74:	9a04      	ldr	r2, [sp, #16]
 8019e76:	2a00      	cmp	r2, #0
 8019e78:	dd01      	ble.n	8019e7e <_dtoa_r+0xa36>
 8019e7a:	9b03      	ldr	r3, [sp, #12]
 8019e7c:	3331      	adds	r3, #49	@ 0x31
 8019e7e:	f88b 3000 	strb.w	r3, [fp]
 8019e82:	e52e      	b.n	80198e2 <_dtoa_r+0x49a>
 8019e84:	4628      	mov	r0, r5
 8019e86:	e7b9      	b.n	8019dfc <_dtoa_r+0x9b4>
 8019e88:	2201      	movs	r2, #1
 8019e8a:	e7e2      	b.n	8019e52 <_dtoa_r+0xa0a>
 8019e8c:	9904      	ldr	r1, [sp, #16]
 8019e8e:	2900      	cmp	r1, #0
 8019e90:	db04      	blt.n	8019e9c <_dtoa_r+0xa54>
 8019e92:	9807      	ldr	r0, [sp, #28]
 8019e94:	4301      	orrs	r1, r0
 8019e96:	9806      	ldr	r0, [sp, #24]
 8019e98:	4301      	orrs	r1, r0
 8019e9a:	d120      	bne.n	8019ede <_dtoa_r+0xa96>
 8019e9c:	2a00      	cmp	r2, #0
 8019e9e:	ddee      	ble.n	8019e7e <_dtoa_r+0xa36>
 8019ea0:	9902      	ldr	r1, [sp, #8]
 8019ea2:	9300      	str	r3, [sp, #0]
 8019ea4:	2201      	movs	r2, #1
 8019ea6:	4648      	mov	r0, r9
 8019ea8:	f000 fba4 	bl	801a5f4 <__lshift>
 8019eac:	4621      	mov	r1, r4
 8019eae:	9002      	str	r0, [sp, #8]
 8019eb0:	f000 fc0c 	bl	801a6cc <__mcmp>
 8019eb4:	2800      	cmp	r0, #0
 8019eb6:	9b00      	ldr	r3, [sp, #0]
 8019eb8:	dc02      	bgt.n	8019ec0 <_dtoa_r+0xa78>
 8019eba:	d1e0      	bne.n	8019e7e <_dtoa_r+0xa36>
 8019ebc:	07da      	lsls	r2, r3, #31
 8019ebe:	d5de      	bpl.n	8019e7e <_dtoa_r+0xa36>
 8019ec0:	2b39      	cmp	r3, #57	@ 0x39
 8019ec2:	d1da      	bne.n	8019e7a <_dtoa_r+0xa32>
 8019ec4:	2339      	movs	r3, #57	@ 0x39
 8019ec6:	f88b 3000 	strb.w	r3, [fp]
 8019eca:	4633      	mov	r3, r6
 8019ecc:	461e      	mov	r6, r3
 8019ece:	3b01      	subs	r3, #1
 8019ed0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019ed4:	2a39      	cmp	r2, #57	@ 0x39
 8019ed6:	d04e      	beq.n	8019f76 <_dtoa_r+0xb2e>
 8019ed8:	3201      	adds	r2, #1
 8019eda:	701a      	strb	r2, [r3, #0]
 8019edc:	e501      	b.n	80198e2 <_dtoa_r+0x49a>
 8019ede:	2a00      	cmp	r2, #0
 8019ee0:	dd03      	ble.n	8019eea <_dtoa_r+0xaa2>
 8019ee2:	2b39      	cmp	r3, #57	@ 0x39
 8019ee4:	d0ee      	beq.n	8019ec4 <_dtoa_r+0xa7c>
 8019ee6:	3301      	adds	r3, #1
 8019ee8:	e7c9      	b.n	8019e7e <_dtoa_r+0xa36>
 8019eea:	9a00      	ldr	r2, [sp, #0]
 8019eec:	9908      	ldr	r1, [sp, #32]
 8019eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019ef2:	428a      	cmp	r2, r1
 8019ef4:	d028      	beq.n	8019f48 <_dtoa_r+0xb00>
 8019ef6:	9902      	ldr	r1, [sp, #8]
 8019ef8:	2300      	movs	r3, #0
 8019efa:	220a      	movs	r2, #10
 8019efc:	4648      	mov	r0, r9
 8019efe:	f000 f9d5 	bl	801a2ac <__multadd>
 8019f02:	42af      	cmp	r7, r5
 8019f04:	9002      	str	r0, [sp, #8]
 8019f06:	f04f 0300 	mov.w	r3, #0
 8019f0a:	f04f 020a 	mov.w	r2, #10
 8019f0e:	4639      	mov	r1, r7
 8019f10:	4648      	mov	r0, r9
 8019f12:	d107      	bne.n	8019f24 <_dtoa_r+0xadc>
 8019f14:	f000 f9ca 	bl	801a2ac <__multadd>
 8019f18:	4607      	mov	r7, r0
 8019f1a:	4605      	mov	r5, r0
 8019f1c:	9b00      	ldr	r3, [sp, #0]
 8019f1e:	3301      	adds	r3, #1
 8019f20:	9300      	str	r3, [sp, #0]
 8019f22:	e777      	b.n	8019e14 <_dtoa_r+0x9cc>
 8019f24:	f000 f9c2 	bl	801a2ac <__multadd>
 8019f28:	4629      	mov	r1, r5
 8019f2a:	4607      	mov	r7, r0
 8019f2c:	2300      	movs	r3, #0
 8019f2e:	220a      	movs	r2, #10
 8019f30:	4648      	mov	r0, r9
 8019f32:	f000 f9bb 	bl	801a2ac <__multadd>
 8019f36:	4605      	mov	r5, r0
 8019f38:	e7f0      	b.n	8019f1c <_dtoa_r+0xad4>
 8019f3a:	f1bb 0f00 	cmp.w	fp, #0
 8019f3e:	bfcc      	ite	gt
 8019f40:	465e      	movgt	r6, fp
 8019f42:	2601      	movle	r6, #1
 8019f44:	4456      	add	r6, sl
 8019f46:	2700      	movs	r7, #0
 8019f48:	9902      	ldr	r1, [sp, #8]
 8019f4a:	9300      	str	r3, [sp, #0]
 8019f4c:	2201      	movs	r2, #1
 8019f4e:	4648      	mov	r0, r9
 8019f50:	f000 fb50 	bl	801a5f4 <__lshift>
 8019f54:	4621      	mov	r1, r4
 8019f56:	9002      	str	r0, [sp, #8]
 8019f58:	f000 fbb8 	bl	801a6cc <__mcmp>
 8019f5c:	2800      	cmp	r0, #0
 8019f5e:	dcb4      	bgt.n	8019eca <_dtoa_r+0xa82>
 8019f60:	d102      	bne.n	8019f68 <_dtoa_r+0xb20>
 8019f62:	9b00      	ldr	r3, [sp, #0]
 8019f64:	07db      	lsls	r3, r3, #31
 8019f66:	d4b0      	bmi.n	8019eca <_dtoa_r+0xa82>
 8019f68:	4633      	mov	r3, r6
 8019f6a:	461e      	mov	r6, r3
 8019f6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019f70:	2a30      	cmp	r2, #48	@ 0x30
 8019f72:	d0fa      	beq.n	8019f6a <_dtoa_r+0xb22>
 8019f74:	e4b5      	b.n	80198e2 <_dtoa_r+0x49a>
 8019f76:	459a      	cmp	sl, r3
 8019f78:	d1a8      	bne.n	8019ecc <_dtoa_r+0xa84>
 8019f7a:	2331      	movs	r3, #49	@ 0x31
 8019f7c:	f108 0801 	add.w	r8, r8, #1
 8019f80:	f88a 3000 	strb.w	r3, [sl]
 8019f84:	e4ad      	b.n	80198e2 <_dtoa_r+0x49a>
 8019f86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019f88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019fe4 <_dtoa_r+0xb9c>
 8019f8c:	b11b      	cbz	r3, 8019f96 <_dtoa_r+0xb4e>
 8019f8e:	f10a 0308 	add.w	r3, sl, #8
 8019f92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019f94:	6013      	str	r3, [r2, #0]
 8019f96:	4650      	mov	r0, sl
 8019f98:	b017      	add	sp, #92	@ 0x5c
 8019f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f9e:	9b07      	ldr	r3, [sp, #28]
 8019fa0:	2b01      	cmp	r3, #1
 8019fa2:	f77f ae2e 	ble.w	8019c02 <_dtoa_r+0x7ba>
 8019fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019fa8:	9308      	str	r3, [sp, #32]
 8019faa:	2001      	movs	r0, #1
 8019fac:	e64d      	b.n	8019c4a <_dtoa_r+0x802>
 8019fae:	f1bb 0f00 	cmp.w	fp, #0
 8019fb2:	f77f aed9 	ble.w	8019d68 <_dtoa_r+0x920>
 8019fb6:	4656      	mov	r6, sl
 8019fb8:	9802      	ldr	r0, [sp, #8]
 8019fba:	4621      	mov	r1, r4
 8019fbc:	f7ff f9b9 	bl	8019332 <quorem>
 8019fc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8019fc8:	eba6 020a 	sub.w	r2, r6, sl
 8019fcc:	4593      	cmp	fp, r2
 8019fce:	ddb4      	ble.n	8019f3a <_dtoa_r+0xaf2>
 8019fd0:	9902      	ldr	r1, [sp, #8]
 8019fd2:	2300      	movs	r3, #0
 8019fd4:	220a      	movs	r2, #10
 8019fd6:	4648      	mov	r0, r9
 8019fd8:	f000 f968 	bl	801a2ac <__multadd>
 8019fdc:	9002      	str	r0, [sp, #8]
 8019fde:	e7eb      	b.n	8019fb8 <_dtoa_r+0xb70>
 8019fe0:	0801d8d4 	.word	0x0801d8d4
 8019fe4:	0801d858 	.word	0x0801d858

08019fe8 <_free_r>:
 8019fe8:	b538      	push	{r3, r4, r5, lr}
 8019fea:	4605      	mov	r5, r0
 8019fec:	2900      	cmp	r1, #0
 8019fee:	d041      	beq.n	801a074 <_free_r+0x8c>
 8019ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019ff4:	1f0c      	subs	r4, r1, #4
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	bfb8      	it	lt
 8019ffa:	18e4      	addlt	r4, r4, r3
 8019ffc:	f000 f8e8 	bl	801a1d0 <__malloc_lock>
 801a000:	4a1d      	ldr	r2, [pc, #116]	@ (801a078 <_free_r+0x90>)
 801a002:	6813      	ldr	r3, [r2, #0]
 801a004:	b933      	cbnz	r3, 801a014 <_free_r+0x2c>
 801a006:	6063      	str	r3, [r4, #4]
 801a008:	6014      	str	r4, [r2, #0]
 801a00a:	4628      	mov	r0, r5
 801a00c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a010:	f000 b8e4 	b.w	801a1dc <__malloc_unlock>
 801a014:	42a3      	cmp	r3, r4
 801a016:	d908      	bls.n	801a02a <_free_r+0x42>
 801a018:	6820      	ldr	r0, [r4, #0]
 801a01a:	1821      	adds	r1, r4, r0
 801a01c:	428b      	cmp	r3, r1
 801a01e:	bf01      	itttt	eq
 801a020:	6819      	ldreq	r1, [r3, #0]
 801a022:	685b      	ldreq	r3, [r3, #4]
 801a024:	1809      	addeq	r1, r1, r0
 801a026:	6021      	streq	r1, [r4, #0]
 801a028:	e7ed      	b.n	801a006 <_free_r+0x1e>
 801a02a:	461a      	mov	r2, r3
 801a02c:	685b      	ldr	r3, [r3, #4]
 801a02e:	b10b      	cbz	r3, 801a034 <_free_r+0x4c>
 801a030:	42a3      	cmp	r3, r4
 801a032:	d9fa      	bls.n	801a02a <_free_r+0x42>
 801a034:	6811      	ldr	r1, [r2, #0]
 801a036:	1850      	adds	r0, r2, r1
 801a038:	42a0      	cmp	r0, r4
 801a03a:	d10b      	bne.n	801a054 <_free_r+0x6c>
 801a03c:	6820      	ldr	r0, [r4, #0]
 801a03e:	4401      	add	r1, r0
 801a040:	1850      	adds	r0, r2, r1
 801a042:	4283      	cmp	r3, r0
 801a044:	6011      	str	r1, [r2, #0]
 801a046:	d1e0      	bne.n	801a00a <_free_r+0x22>
 801a048:	6818      	ldr	r0, [r3, #0]
 801a04a:	685b      	ldr	r3, [r3, #4]
 801a04c:	6053      	str	r3, [r2, #4]
 801a04e:	4408      	add	r0, r1
 801a050:	6010      	str	r0, [r2, #0]
 801a052:	e7da      	b.n	801a00a <_free_r+0x22>
 801a054:	d902      	bls.n	801a05c <_free_r+0x74>
 801a056:	230c      	movs	r3, #12
 801a058:	602b      	str	r3, [r5, #0]
 801a05a:	e7d6      	b.n	801a00a <_free_r+0x22>
 801a05c:	6820      	ldr	r0, [r4, #0]
 801a05e:	1821      	adds	r1, r4, r0
 801a060:	428b      	cmp	r3, r1
 801a062:	bf04      	itt	eq
 801a064:	6819      	ldreq	r1, [r3, #0]
 801a066:	685b      	ldreq	r3, [r3, #4]
 801a068:	6063      	str	r3, [r4, #4]
 801a06a:	bf04      	itt	eq
 801a06c:	1809      	addeq	r1, r1, r0
 801a06e:	6021      	streq	r1, [r4, #0]
 801a070:	6054      	str	r4, [r2, #4]
 801a072:	e7ca      	b.n	801a00a <_free_r+0x22>
 801a074:	bd38      	pop	{r3, r4, r5, pc}
 801a076:	bf00      	nop
 801a078:	20003edc 	.word	0x20003edc

0801a07c <malloc>:
 801a07c:	4b02      	ldr	r3, [pc, #8]	@ (801a088 <malloc+0xc>)
 801a07e:	4601      	mov	r1, r0
 801a080:	6818      	ldr	r0, [r3, #0]
 801a082:	f000 b825 	b.w	801a0d0 <_malloc_r>
 801a086:	bf00      	nop
 801a088:	200001ac 	.word	0x200001ac

0801a08c <sbrk_aligned>:
 801a08c:	b570      	push	{r4, r5, r6, lr}
 801a08e:	4e0f      	ldr	r6, [pc, #60]	@ (801a0cc <sbrk_aligned+0x40>)
 801a090:	460c      	mov	r4, r1
 801a092:	6831      	ldr	r1, [r6, #0]
 801a094:	4605      	mov	r5, r0
 801a096:	b911      	cbnz	r1, 801a09e <sbrk_aligned+0x12>
 801a098:	f000 fe24 	bl	801ace4 <_sbrk_r>
 801a09c:	6030      	str	r0, [r6, #0]
 801a09e:	4621      	mov	r1, r4
 801a0a0:	4628      	mov	r0, r5
 801a0a2:	f000 fe1f 	bl	801ace4 <_sbrk_r>
 801a0a6:	1c43      	adds	r3, r0, #1
 801a0a8:	d103      	bne.n	801a0b2 <sbrk_aligned+0x26>
 801a0aa:	f04f 34ff 	mov.w	r4, #4294967295
 801a0ae:	4620      	mov	r0, r4
 801a0b0:	bd70      	pop	{r4, r5, r6, pc}
 801a0b2:	1cc4      	adds	r4, r0, #3
 801a0b4:	f024 0403 	bic.w	r4, r4, #3
 801a0b8:	42a0      	cmp	r0, r4
 801a0ba:	d0f8      	beq.n	801a0ae <sbrk_aligned+0x22>
 801a0bc:	1a21      	subs	r1, r4, r0
 801a0be:	4628      	mov	r0, r5
 801a0c0:	f000 fe10 	bl	801ace4 <_sbrk_r>
 801a0c4:	3001      	adds	r0, #1
 801a0c6:	d1f2      	bne.n	801a0ae <sbrk_aligned+0x22>
 801a0c8:	e7ef      	b.n	801a0aa <sbrk_aligned+0x1e>
 801a0ca:	bf00      	nop
 801a0cc:	20003ed8 	.word	0x20003ed8

0801a0d0 <_malloc_r>:
 801a0d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a0d4:	1ccd      	adds	r5, r1, #3
 801a0d6:	f025 0503 	bic.w	r5, r5, #3
 801a0da:	3508      	adds	r5, #8
 801a0dc:	2d0c      	cmp	r5, #12
 801a0de:	bf38      	it	cc
 801a0e0:	250c      	movcc	r5, #12
 801a0e2:	2d00      	cmp	r5, #0
 801a0e4:	4606      	mov	r6, r0
 801a0e6:	db01      	blt.n	801a0ec <_malloc_r+0x1c>
 801a0e8:	42a9      	cmp	r1, r5
 801a0ea:	d904      	bls.n	801a0f6 <_malloc_r+0x26>
 801a0ec:	230c      	movs	r3, #12
 801a0ee:	6033      	str	r3, [r6, #0]
 801a0f0:	2000      	movs	r0, #0
 801a0f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a0f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a1cc <_malloc_r+0xfc>
 801a0fa:	f000 f869 	bl	801a1d0 <__malloc_lock>
 801a0fe:	f8d8 3000 	ldr.w	r3, [r8]
 801a102:	461c      	mov	r4, r3
 801a104:	bb44      	cbnz	r4, 801a158 <_malloc_r+0x88>
 801a106:	4629      	mov	r1, r5
 801a108:	4630      	mov	r0, r6
 801a10a:	f7ff ffbf 	bl	801a08c <sbrk_aligned>
 801a10e:	1c43      	adds	r3, r0, #1
 801a110:	4604      	mov	r4, r0
 801a112:	d158      	bne.n	801a1c6 <_malloc_r+0xf6>
 801a114:	f8d8 4000 	ldr.w	r4, [r8]
 801a118:	4627      	mov	r7, r4
 801a11a:	2f00      	cmp	r7, #0
 801a11c:	d143      	bne.n	801a1a6 <_malloc_r+0xd6>
 801a11e:	2c00      	cmp	r4, #0
 801a120:	d04b      	beq.n	801a1ba <_malloc_r+0xea>
 801a122:	6823      	ldr	r3, [r4, #0]
 801a124:	4639      	mov	r1, r7
 801a126:	4630      	mov	r0, r6
 801a128:	eb04 0903 	add.w	r9, r4, r3
 801a12c:	f000 fdda 	bl	801ace4 <_sbrk_r>
 801a130:	4581      	cmp	r9, r0
 801a132:	d142      	bne.n	801a1ba <_malloc_r+0xea>
 801a134:	6821      	ldr	r1, [r4, #0]
 801a136:	1a6d      	subs	r5, r5, r1
 801a138:	4629      	mov	r1, r5
 801a13a:	4630      	mov	r0, r6
 801a13c:	f7ff ffa6 	bl	801a08c <sbrk_aligned>
 801a140:	3001      	adds	r0, #1
 801a142:	d03a      	beq.n	801a1ba <_malloc_r+0xea>
 801a144:	6823      	ldr	r3, [r4, #0]
 801a146:	442b      	add	r3, r5
 801a148:	6023      	str	r3, [r4, #0]
 801a14a:	f8d8 3000 	ldr.w	r3, [r8]
 801a14e:	685a      	ldr	r2, [r3, #4]
 801a150:	bb62      	cbnz	r2, 801a1ac <_malloc_r+0xdc>
 801a152:	f8c8 7000 	str.w	r7, [r8]
 801a156:	e00f      	b.n	801a178 <_malloc_r+0xa8>
 801a158:	6822      	ldr	r2, [r4, #0]
 801a15a:	1b52      	subs	r2, r2, r5
 801a15c:	d420      	bmi.n	801a1a0 <_malloc_r+0xd0>
 801a15e:	2a0b      	cmp	r2, #11
 801a160:	d917      	bls.n	801a192 <_malloc_r+0xc2>
 801a162:	1961      	adds	r1, r4, r5
 801a164:	42a3      	cmp	r3, r4
 801a166:	6025      	str	r5, [r4, #0]
 801a168:	bf18      	it	ne
 801a16a:	6059      	strne	r1, [r3, #4]
 801a16c:	6863      	ldr	r3, [r4, #4]
 801a16e:	bf08      	it	eq
 801a170:	f8c8 1000 	streq.w	r1, [r8]
 801a174:	5162      	str	r2, [r4, r5]
 801a176:	604b      	str	r3, [r1, #4]
 801a178:	4630      	mov	r0, r6
 801a17a:	f000 f82f 	bl	801a1dc <__malloc_unlock>
 801a17e:	f104 000b 	add.w	r0, r4, #11
 801a182:	1d23      	adds	r3, r4, #4
 801a184:	f020 0007 	bic.w	r0, r0, #7
 801a188:	1ac2      	subs	r2, r0, r3
 801a18a:	bf1c      	itt	ne
 801a18c:	1a1b      	subne	r3, r3, r0
 801a18e:	50a3      	strne	r3, [r4, r2]
 801a190:	e7af      	b.n	801a0f2 <_malloc_r+0x22>
 801a192:	6862      	ldr	r2, [r4, #4]
 801a194:	42a3      	cmp	r3, r4
 801a196:	bf0c      	ite	eq
 801a198:	f8c8 2000 	streq.w	r2, [r8]
 801a19c:	605a      	strne	r2, [r3, #4]
 801a19e:	e7eb      	b.n	801a178 <_malloc_r+0xa8>
 801a1a0:	4623      	mov	r3, r4
 801a1a2:	6864      	ldr	r4, [r4, #4]
 801a1a4:	e7ae      	b.n	801a104 <_malloc_r+0x34>
 801a1a6:	463c      	mov	r4, r7
 801a1a8:	687f      	ldr	r7, [r7, #4]
 801a1aa:	e7b6      	b.n	801a11a <_malloc_r+0x4a>
 801a1ac:	461a      	mov	r2, r3
 801a1ae:	685b      	ldr	r3, [r3, #4]
 801a1b0:	42a3      	cmp	r3, r4
 801a1b2:	d1fb      	bne.n	801a1ac <_malloc_r+0xdc>
 801a1b4:	2300      	movs	r3, #0
 801a1b6:	6053      	str	r3, [r2, #4]
 801a1b8:	e7de      	b.n	801a178 <_malloc_r+0xa8>
 801a1ba:	230c      	movs	r3, #12
 801a1bc:	6033      	str	r3, [r6, #0]
 801a1be:	4630      	mov	r0, r6
 801a1c0:	f000 f80c 	bl	801a1dc <__malloc_unlock>
 801a1c4:	e794      	b.n	801a0f0 <_malloc_r+0x20>
 801a1c6:	6005      	str	r5, [r0, #0]
 801a1c8:	e7d6      	b.n	801a178 <_malloc_r+0xa8>
 801a1ca:	bf00      	nop
 801a1cc:	20003edc 	.word	0x20003edc

0801a1d0 <__malloc_lock>:
 801a1d0:	4801      	ldr	r0, [pc, #4]	@ (801a1d8 <__malloc_lock+0x8>)
 801a1d2:	f7ff b89e 	b.w	8019312 <__retarget_lock_acquire_recursive>
 801a1d6:	bf00      	nop
 801a1d8:	20003ed4 	.word	0x20003ed4

0801a1dc <__malloc_unlock>:
 801a1dc:	4801      	ldr	r0, [pc, #4]	@ (801a1e4 <__malloc_unlock+0x8>)
 801a1de:	f7ff b899 	b.w	8019314 <__retarget_lock_release_recursive>
 801a1e2:	bf00      	nop
 801a1e4:	20003ed4 	.word	0x20003ed4

0801a1e8 <_Balloc>:
 801a1e8:	b570      	push	{r4, r5, r6, lr}
 801a1ea:	69c6      	ldr	r6, [r0, #28]
 801a1ec:	4604      	mov	r4, r0
 801a1ee:	460d      	mov	r5, r1
 801a1f0:	b976      	cbnz	r6, 801a210 <_Balloc+0x28>
 801a1f2:	2010      	movs	r0, #16
 801a1f4:	f7ff ff42 	bl	801a07c <malloc>
 801a1f8:	4602      	mov	r2, r0
 801a1fa:	61e0      	str	r0, [r4, #28]
 801a1fc:	b920      	cbnz	r0, 801a208 <_Balloc+0x20>
 801a1fe:	4b18      	ldr	r3, [pc, #96]	@ (801a260 <_Balloc+0x78>)
 801a200:	4818      	ldr	r0, [pc, #96]	@ (801a264 <_Balloc+0x7c>)
 801a202:	216b      	movs	r1, #107	@ 0x6b
 801a204:	f000 fd7e 	bl	801ad04 <__assert_func>
 801a208:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a20c:	6006      	str	r6, [r0, #0]
 801a20e:	60c6      	str	r6, [r0, #12]
 801a210:	69e6      	ldr	r6, [r4, #28]
 801a212:	68f3      	ldr	r3, [r6, #12]
 801a214:	b183      	cbz	r3, 801a238 <_Balloc+0x50>
 801a216:	69e3      	ldr	r3, [r4, #28]
 801a218:	68db      	ldr	r3, [r3, #12]
 801a21a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a21e:	b9b8      	cbnz	r0, 801a250 <_Balloc+0x68>
 801a220:	2101      	movs	r1, #1
 801a222:	fa01 f605 	lsl.w	r6, r1, r5
 801a226:	1d72      	adds	r2, r6, #5
 801a228:	0092      	lsls	r2, r2, #2
 801a22a:	4620      	mov	r0, r4
 801a22c:	f000 fd88 	bl	801ad40 <_calloc_r>
 801a230:	b160      	cbz	r0, 801a24c <_Balloc+0x64>
 801a232:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a236:	e00e      	b.n	801a256 <_Balloc+0x6e>
 801a238:	2221      	movs	r2, #33	@ 0x21
 801a23a:	2104      	movs	r1, #4
 801a23c:	4620      	mov	r0, r4
 801a23e:	f000 fd7f 	bl	801ad40 <_calloc_r>
 801a242:	69e3      	ldr	r3, [r4, #28]
 801a244:	60f0      	str	r0, [r6, #12]
 801a246:	68db      	ldr	r3, [r3, #12]
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d1e4      	bne.n	801a216 <_Balloc+0x2e>
 801a24c:	2000      	movs	r0, #0
 801a24e:	bd70      	pop	{r4, r5, r6, pc}
 801a250:	6802      	ldr	r2, [r0, #0]
 801a252:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a256:	2300      	movs	r3, #0
 801a258:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a25c:	e7f7      	b.n	801a24e <_Balloc+0x66>
 801a25e:	bf00      	nop
 801a260:	0801d865 	.word	0x0801d865
 801a264:	0801d8e5 	.word	0x0801d8e5

0801a268 <_Bfree>:
 801a268:	b570      	push	{r4, r5, r6, lr}
 801a26a:	69c6      	ldr	r6, [r0, #28]
 801a26c:	4605      	mov	r5, r0
 801a26e:	460c      	mov	r4, r1
 801a270:	b976      	cbnz	r6, 801a290 <_Bfree+0x28>
 801a272:	2010      	movs	r0, #16
 801a274:	f7ff ff02 	bl	801a07c <malloc>
 801a278:	4602      	mov	r2, r0
 801a27a:	61e8      	str	r0, [r5, #28]
 801a27c:	b920      	cbnz	r0, 801a288 <_Bfree+0x20>
 801a27e:	4b09      	ldr	r3, [pc, #36]	@ (801a2a4 <_Bfree+0x3c>)
 801a280:	4809      	ldr	r0, [pc, #36]	@ (801a2a8 <_Bfree+0x40>)
 801a282:	218f      	movs	r1, #143	@ 0x8f
 801a284:	f000 fd3e 	bl	801ad04 <__assert_func>
 801a288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a28c:	6006      	str	r6, [r0, #0]
 801a28e:	60c6      	str	r6, [r0, #12]
 801a290:	b13c      	cbz	r4, 801a2a2 <_Bfree+0x3a>
 801a292:	69eb      	ldr	r3, [r5, #28]
 801a294:	6862      	ldr	r2, [r4, #4]
 801a296:	68db      	ldr	r3, [r3, #12]
 801a298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a29c:	6021      	str	r1, [r4, #0]
 801a29e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a2a2:	bd70      	pop	{r4, r5, r6, pc}
 801a2a4:	0801d865 	.word	0x0801d865
 801a2a8:	0801d8e5 	.word	0x0801d8e5

0801a2ac <__multadd>:
 801a2ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a2b0:	690d      	ldr	r5, [r1, #16]
 801a2b2:	4607      	mov	r7, r0
 801a2b4:	460c      	mov	r4, r1
 801a2b6:	461e      	mov	r6, r3
 801a2b8:	f101 0c14 	add.w	ip, r1, #20
 801a2bc:	2000      	movs	r0, #0
 801a2be:	f8dc 3000 	ldr.w	r3, [ip]
 801a2c2:	b299      	uxth	r1, r3
 801a2c4:	fb02 6101 	mla	r1, r2, r1, r6
 801a2c8:	0c1e      	lsrs	r6, r3, #16
 801a2ca:	0c0b      	lsrs	r3, r1, #16
 801a2cc:	fb02 3306 	mla	r3, r2, r6, r3
 801a2d0:	b289      	uxth	r1, r1
 801a2d2:	3001      	adds	r0, #1
 801a2d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a2d8:	4285      	cmp	r5, r0
 801a2da:	f84c 1b04 	str.w	r1, [ip], #4
 801a2de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a2e2:	dcec      	bgt.n	801a2be <__multadd+0x12>
 801a2e4:	b30e      	cbz	r6, 801a32a <__multadd+0x7e>
 801a2e6:	68a3      	ldr	r3, [r4, #8]
 801a2e8:	42ab      	cmp	r3, r5
 801a2ea:	dc19      	bgt.n	801a320 <__multadd+0x74>
 801a2ec:	6861      	ldr	r1, [r4, #4]
 801a2ee:	4638      	mov	r0, r7
 801a2f0:	3101      	adds	r1, #1
 801a2f2:	f7ff ff79 	bl	801a1e8 <_Balloc>
 801a2f6:	4680      	mov	r8, r0
 801a2f8:	b928      	cbnz	r0, 801a306 <__multadd+0x5a>
 801a2fa:	4602      	mov	r2, r0
 801a2fc:	4b0c      	ldr	r3, [pc, #48]	@ (801a330 <__multadd+0x84>)
 801a2fe:	480d      	ldr	r0, [pc, #52]	@ (801a334 <__multadd+0x88>)
 801a300:	21ba      	movs	r1, #186	@ 0xba
 801a302:	f000 fcff 	bl	801ad04 <__assert_func>
 801a306:	6922      	ldr	r2, [r4, #16]
 801a308:	3202      	adds	r2, #2
 801a30a:	f104 010c 	add.w	r1, r4, #12
 801a30e:	0092      	lsls	r2, r2, #2
 801a310:	300c      	adds	r0, #12
 801a312:	f7ff f800 	bl	8019316 <memcpy>
 801a316:	4621      	mov	r1, r4
 801a318:	4638      	mov	r0, r7
 801a31a:	f7ff ffa5 	bl	801a268 <_Bfree>
 801a31e:	4644      	mov	r4, r8
 801a320:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a324:	3501      	adds	r5, #1
 801a326:	615e      	str	r6, [r3, #20]
 801a328:	6125      	str	r5, [r4, #16]
 801a32a:	4620      	mov	r0, r4
 801a32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a330:	0801d8d4 	.word	0x0801d8d4
 801a334:	0801d8e5 	.word	0x0801d8e5

0801a338 <__hi0bits>:
 801a338:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a33c:	4603      	mov	r3, r0
 801a33e:	bf36      	itet	cc
 801a340:	0403      	lslcc	r3, r0, #16
 801a342:	2000      	movcs	r0, #0
 801a344:	2010      	movcc	r0, #16
 801a346:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a34a:	bf3c      	itt	cc
 801a34c:	021b      	lslcc	r3, r3, #8
 801a34e:	3008      	addcc	r0, #8
 801a350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a354:	bf3c      	itt	cc
 801a356:	011b      	lslcc	r3, r3, #4
 801a358:	3004      	addcc	r0, #4
 801a35a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a35e:	bf3c      	itt	cc
 801a360:	009b      	lslcc	r3, r3, #2
 801a362:	3002      	addcc	r0, #2
 801a364:	2b00      	cmp	r3, #0
 801a366:	db05      	blt.n	801a374 <__hi0bits+0x3c>
 801a368:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a36c:	f100 0001 	add.w	r0, r0, #1
 801a370:	bf08      	it	eq
 801a372:	2020      	moveq	r0, #32
 801a374:	4770      	bx	lr

0801a376 <__lo0bits>:
 801a376:	6803      	ldr	r3, [r0, #0]
 801a378:	4602      	mov	r2, r0
 801a37a:	f013 0007 	ands.w	r0, r3, #7
 801a37e:	d00b      	beq.n	801a398 <__lo0bits+0x22>
 801a380:	07d9      	lsls	r1, r3, #31
 801a382:	d421      	bmi.n	801a3c8 <__lo0bits+0x52>
 801a384:	0798      	lsls	r0, r3, #30
 801a386:	bf49      	itett	mi
 801a388:	085b      	lsrmi	r3, r3, #1
 801a38a:	089b      	lsrpl	r3, r3, #2
 801a38c:	2001      	movmi	r0, #1
 801a38e:	6013      	strmi	r3, [r2, #0]
 801a390:	bf5c      	itt	pl
 801a392:	6013      	strpl	r3, [r2, #0]
 801a394:	2002      	movpl	r0, #2
 801a396:	4770      	bx	lr
 801a398:	b299      	uxth	r1, r3
 801a39a:	b909      	cbnz	r1, 801a3a0 <__lo0bits+0x2a>
 801a39c:	0c1b      	lsrs	r3, r3, #16
 801a39e:	2010      	movs	r0, #16
 801a3a0:	b2d9      	uxtb	r1, r3
 801a3a2:	b909      	cbnz	r1, 801a3a8 <__lo0bits+0x32>
 801a3a4:	3008      	adds	r0, #8
 801a3a6:	0a1b      	lsrs	r3, r3, #8
 801a3a8:	0719      	lsls	r1, r3, #28
 801a3aa:	bf04      	itt	eq
 801a3ac:	091b      	lsreq	r3, r3, #4
 801a3ae:	3004      	addeq	r0, #4
 801a3b0:	0799      	lsls	r1, r3, #30
 801a3b2:	bf04      	itt	eq
 801a3b4:	089b      	lsreq	r3, r3, #2
 801a3b6:	3002      	addeq	r0, #2
 801a3b8:	07d9      	lsls	r1, r3, #31
 801a3ba:	d403      	bmi.n	801a3c4 <__lo0bits+0x4e>
 801a3bc:	085b      	lsrs	r3, r3, #1
 801a3be:	f100 0001 	add.w	r0, r0, #1
 801a3c2:	d003      	beq.n	801a3cc <__lo0bits+0x56>
 801a3c4:	6013      	str	r3, [r2, #0]
 801a3c6:	4770      	bx	lr
 801a3c8:	2000      	movs	r0, #0
 801a3ca:	4770      	bx	lr
 801a3cc:	2020      	movs	r0, #32
 801a3ce:	4770      	bx	lr

0801a3d0 <__i2b>:
 801a3d0:	b510      	push	{r4, lr}
 801a3d2:	460c      	mov	r4, r1
 801a3d4:	2101      	movs	r1, #1
 801a3d6:	f7ff ff07 	bl	801a1e8 <_Balloc>
 801a3da:	4602      	mov	r2, r0
 801a3dc:	b928      	cbnz	r0, 801a3ea <__i2b+0x1a>
 801a3de:	4b05      	ldr	r3, [pc, #20]	@ (801a3f4 <__i2b+0x24>)
 801a3e0:	4805      	ldr	r0, [pc, #20]	@ (801a3f8 <__i2b+0x28>)
 801a3e2:	f240 1145 	movw	r1, #325	@ 0x145
 801a3e6:	f000 fc8d 	bl	801ad04 <__assert_func>
 801a3ea:	2301      	movs	r3, #1
 801a3ec:	6144      	str	r4, [r0, #20]
 801a3ee:	6103      	str	r3, [r0, #16]
 801a3f0:	bd10      	pop	{r4, pc}
 801a3f2:	bf00      	nop
 801a3f4:	0801d8d4 	.word	0x0801d8d4
 801a3f8:	0801d8e5 	.word	0x0801d8e5

0801a3fc <__multiply>:
 801a3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a400:	4617      	mov	r7, r2
 801a402:	690a      	ldr	r2, [r1, #16]
 801a404:	693b      	ldr	r3, [r7, #16]
 801a406:	429a      	cmp	r2, r3
 801a408:	bfa8      	it	ge
 801a40a:	463b      	movge	r3, r7
 801a40c:	4689      	mov	r9, r1
 801a40e:	bfa4      	itt	ge
 801a410:	460f      	movge	r7, r1
 801a412:	4699      	movge	r9, r3
 801a414:	693d      	ldr	r5, [r7, #16]
 801a416:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a41a:	68bb      	ldr	r3, [r7, #8]
 801a41c:	6879      	ldr	r1, [r7, #4]
 801a41e:	eb05 060a 	add.w	r6, r5, sl
 801a422:	42b3      	cmp	r3, r6
 801a424:	b085      	sub	sp, #20
 801a426:	bfb8      	it	lt
 801a428:	3101      	addlt	r1, #1
 801a42a:	f7ff fedd 	bl	801a1e8 <_Balloc>
 801a42e:	b930      	cbnz	r0, 801a43e <__multiply+0x42>
 801a430:	4602      	mov	r2, r0
 801a432:	4b41      	ldr	r3, [pc, #260]	@ (801a538 <__multiply+0x13c>)
 801a434:	4841      	ldr	r0, [pc, #260]	@ (801a53c <__multiply+0x140>)
 801a436:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a43a:	f000 fc63 	bl	801ad04 <__assert_func>
 801a43e:	f100 0414 	add.w	r4, r0, #20
 801a442:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a446:	4623      	mov	r3, r4
 801a448:	2200      	movs	r2, #0
 801a44a:	4573      	cmp	r3, lr
 801a44c:	d320      	bcc.n	801a490 <__multiply+0x94>
 801a44e:	f107 0814 	add.w	r8, r7, #20
 801a452:	f109 0114 	add.w	r1, r9, #20
 801a456:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a45a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a45e:	9302      	str	r3, [sp, #8]
 801a460:	1beb      	subs	r3, r5, r7
 801a462:	3b15      	subs	r3, #21
 801a464:	f023 0303 	bic.w	r3, r3, #3
 801a468:	3304      	adds	r3, #4
 801a46a:	3715      	adds	r7, #21
 801a46c:	42bd      	cmp	r5, r7
 801a46e:	bf38      	it	cc
 801a470:	2304      	movcc	r3, #4
 801a472:	9301      	str	r3, [sp, #4]
 801a474:	9b02      	ldr	r3, [sp, #8]
 801a476:	9103      	str	r1, [sp, #12]
 801a478:	428b      	cmp	r3, r1
 801a47a:	d80c      	bhi.n	801a496 <__multiply+0x9a>
 801a47c:	2e00      	cmp	r6, #0
 801a47e:	dd03      	ble.n	801a488 <__multiply+0x8c>
 801a480:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a484:	2b00      	cmp	r3, #0
 801a486:	d055      	beq.n	801a534 <__multiply+0x138>
 801a488:	6106      	str	r6, [r0, #16]
 801a48a:	b005      	add	sp, #20
 801a48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a490:	f843 2b04 	str.w	r2, [r3], #4
 801a494:	e7d9      	b.n	801a44a <__multiply+0x4e>
 801a496:	f8b1 a000 	ldrh.w	sl, [r1]
 801a49a:	f1ba 0f00 	cmp.w	sl, #0
 801a49e:	d01f      	beq.n	801a4e0 <__multiply+0xe4>
 801a4a0:	46c4      	mov	ip, r8
 801a4a2:	46a1      	mov	r9, r4
 801a4a4:	2700      	movs	r7, #0
 801a4a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a4aa:	f8d9 3000 	ldr.w	r3, [r9]
 801a4ae:	fa1f fb82 	uxth.w	fp, r2
 801a4b2:	b29b      	uxth	r3, r3
 801a4b4:	fb0a 330b 	mla	r3, sl, fp, r3
 801a4b8:	443b      	add	r3, r7
 801a4ba:	f8d9 7000 	ldr.w	r7, [r9]
 801a4be:	0c12      	lsrs	r2, r2, #16
 801a4c0:	0c3f      	lsrs	r7, r7, #16
 801a4c2:	fb0a 7202 	mla	r2, sl, r2, r7
 801a4c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a4ca:	b29b      	uxth	r3, r3
 801a4cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a4d0:	4565      	cmp	r5, ip
 801a4d2:	f849 3b04 	str.w	r3, [r9], #4
 801a4d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a4da:	d8e4      	bhi.n	801a4a6 <__multiply+0xaa>
 801a4dc:	9b01      	ldr	r3, [sp, #4]
 801a4de:	50e7      	str	r7, [r4, r3]
 801a4e0:	9b03      	ldr	r3, [sp, #12]
 801a4e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a4e6:	3104      	adds	r1, #4
 801a4e8:	f1b9 0f00 	cmp.w	r9, #0
 801a4ec:	d020      	beq.n	801a530 <__multiply+0x134>
 801a4ee:	6823      	ldr	r3, [r4, #0]
 801a4f0:	4647      	mov	r7, r8
 801a4f2:	46a4      	mov	ip, r4
 801a4f4:	f04f 0a00 	mov.w	sl, #0
 801a4f8:	f8b7 b000 	ldrh.w	fp, [r7]
 801a4fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a500:	fb09 220b 	mla	r2, r9, fp, r2
 801a504:	4452      	add	r2, sl
 801a506:	b29b      	uxth	r3, r3
 801a508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a50c:	f84c 3b04 	str.w	r3, [ip], #4
 801a510:	f857 3b04 	ldr.w	r3, [r7], #4
 801a514:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a518:	f8bc 3000 	ldrh.w	r3, [ip]
 801a51c:	fb09 330a 	mla	r3, r9, sl, r3
 801a520:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a524:	42bd      	cmp	r5, r7
 801a526:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a52a:	d8e5      	bhi.n	801a4f8 <__multiply+0xfc>
 801a52c:	9a01      	ldr	r2, [sp, #4]
 801a52e:	50a3      	str	r3, [r4, r2]
 801a530:	3404      	adds	r4, #4
 801a532:	e79f      	b.n	801a474 <__multiply+0x78>
 801a534:	3e01      	subs	r6, #1
 801a536:	e7a1      	b.n	801a47c <__multiply+0x80>
 801a538:	0801d8d4 	.word	0x0801d8d4
 801a53c:	0801d8e5 	.word	0x0801d8e5

0801a540 <__pow5mult>:
 801a540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a544:	4615      	mov	r5, r2
 801a546:	f012 0203 	ands.w	r2, r2, #3
 801a54a:	4607      	mov	r7, r0
 801a54c:	460e      	mov	r6, r1
 801a54e:	d007      	beq.n	801a560 <__pow5mult+0x20>
 801a550:	4c25      	ldr	r4, [pc, #148]	@ (801a5e8 <__pow5mult+0xa8>)
 801a552:	3a01      	subs	r2, #1
 801a554:	2300      	movs	r3, #0
 801a556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a55a:	f7ff fea7 	bl	801a2ac <__multadd>
 801a55e:	4606      	mov	r6, r0
 801a560:	10ad      	asrs	r5, r5, #2
 801a562:	d03d      	beq.n	801a5e0 <__pow5mult+0xa0>
 801a564:	69fc      	ldr	r4, [r7, #28]
 801a566:	b97c      	cbnz	r4, 801a588 <__pow5mult+0x48>
 801a568:	2010      	movs	r0, #16
 801a56a:	f7ff fd87 	bl	801a07c <malloc>
 801a56e:	4602      	mov	r2, r0
 801a570:	61f8      	str	r0, [r7, #28]
 801a572:	b928      	cbnz	r0, 801a580 <__pow5mult+0x40>
 801a574:	4b1d      	ldr	r3, [pc, #116]	@ (801a5ec <__pow5mult+0xac>)
 801a576:	481e      	ldr	r0, [pc, #120]	@ (801a5f0 <__pow5mult+0xb0>)
 801a578:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a57c:	f000 fbc2 	bl	801ad04 <__assert_func>
 801a580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a584:	6004      	str	r4, [r0, #0]
 801a586:	60c4      	str	r4, [r0, #12]
 801a588:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a58c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a590:	b94c      	cbnz	r4, 801a5a6 <__pow5mult+0x66>
 801a592:	f240 2171 	movw	r1, #625	@ 0x271
 801a596:	4638      	mov	r0, r7
 801a598:	f7ff ff1a 	bl	801a3d0 <__i2b>
 801a59c:	2300      	movs	r3, #0
 801a59e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a5a2:	4604      	mov	r4, r0
 801a5a4:	6003      	str	r3, [r0, #0]
 801a5a6:	f04f 0900 	mov.w	r9, #0
 801a5aa:	07eb      	lsls	r3, r5, #31
 801a5ac:	d50a      	bpl.n	801a5c4 <__pow5mult+0x84>
 801a5ae:	4631      	mov	r1, r6
 801a5b0:	4622      	mov	r2, r4
 801a5b2:	4638      	mov	r0, r7
 801a5b4:	f7ff ff22 	bl	801a3fc <__multiply>
 801a5b8:	4631      	mov	r1, r6
 801a5ba:	4680      	mov	r8, r0
 801a5bc:	4638      	mov	r0, r7
 801a5be:	f7ff fe53 	bl	801a268 <_Bfree>
 801a5c2:	4646      	mov	r6, r8
 801a5c4:	106d      	asrs	r5, r5, #1
 801a5c6:	d00b      	beq.n	801a5e0 <__pow5mult+0xa0>
 801a5c8:	6820      	ldr	r0, [r4, #0]
 801a5ca:	b938      	cbnz	r0, 801a5dc <__pow5mult+0x9c>
 801a5cc:	4622      	mov	r2, r4
 801a5ce:	4621      	mov	r1, r4
 801a5d0:	4638      	mov	r0, r7
 801a5d2:	f7ff ff13 	bl	801a3fc <__multiply>
 801a5d6:	6020      	str	r0, [r4, #0]
 801a5d8:	f8c0 9000 	str.w	r9, [r0]
 801a5dc:	4604      	mov	r4, r0
 801a5de:	e7e4      	b.n	801a5aa <__pow5mult+0x6a>
 801a5e0:	4630      	mov	r0, r6
 801a5e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a5e6:	bf00      	nop
 801a5e8:	0801d998 	.word	0x0801d998
 801a5ec:	0801d865 	.word	0x0801d865
 801a5f0:	0801d8e5 	.word	0x0801d8e5

0801a5f4 <__lshift>:
 801a5f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a5f8:	460c      	mov	r4, r1
 801a5fa:	6849      	ldr	r1, [r1, #4]
 801a5fc:	6923      	ldr	r3, [r4, #16]
 801a5fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a602:	68a3      	ldr	r3, [r4, #8]
 801a604:	4607      	mov	r7, r0
 801a606:	4691      	mov	r9, r2
 801a608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a60c:	f108 0601 	add.w	r6, r8, #1
 801a610:	42b3      	cmp	r3, r6
 801a612:	db0b      	blt.n	801a62c <__lshift+0x38>
 801a614:	4638      	mov	r0, r7
 801a616:	f7ff fde7 	bl	801a1e8 <_Balloc>
 801a61a:	4605      	mov	r5, r0
 801a61c:	b948      	cbnz	r0, 801a632 <__lshift+0x3e>
 801a61e:	4602      	mov	r2, r0
 801a620:	4b28      	ldr	r3, [pc, #160]	@ (801a6c4 <__lshift+0xd0>)
 801a622:	4829      	ldr	r0, [pc, #164]	@ (801a6c8 <__lshift+0xd4>)
 801a624:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a628:	f000 fb6c 	bl	801ad04 <__assert_func>
 801a62c:	3101      	adds	r1, #1
 801a62e:	005b      	lsls	r3, r3, #1
 801a630:	e7ee      	b.n	801a610 <__lshift+0x1c>
 801a632:	2300      	movs	r3, #0
 801a634:	f100 0114 	add.w	r1, r0, #20
 801a638:	f100 0210 	add.w	r2, r0, #16
 801a63c:	4618      	mov	r0, r3
 801a63e:	4553      	cmp	r3, sl
 801a640:	db33      	blt.n	801a6aa <__lshift+0xb6>
 801a642:	6920      	ldr	r0, [r4, #16]
 801a644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a648:	f104 0314 	add.w	r3, r4, #20
 801a64c:	f019 091f 	ands.w	r9, r9, #31
 801a650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a654:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a658:	d02b      	beq.n	801a6b2 <__lshift+0xbe>
 801a65a:	f1c9 0e20 	rsb	lr, r9, #32
 801a65e:	468a      	mov	sl, r1
 801a660:	2200      	movs	r2, #0
 801a662:	6818      	ldr	r0, [r3, #0]
 801a664:	fa00 f009 	lsl.w	r0, r0, r9
 801a668:	4310      	orrs	r0, r2
 801a66a:	f84a 0b04 	str.w	r0, [sl], #4
 801a66e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a672:	459c      	cmp	ip, r3
 801a674:	fa22 f20e 	lsr.w	r2, r2, lr
 801a678:	d8f3      	bhi.n	801a662 <__lshift+0x6e>
 801a67a:	ebac 0304 	sub.w	r3, ip, r4
 801a67e:	3b15      	subs	r3, #21
 801a680:	f023 0303 	bic.w	r3, r3, #3
 801a684:	3304      	adds	r3, #4
 801a686:	f104 0015 	add.w	r0, r4, #21
 801a68a:	4560      	cmp	r0, ip
 801a68c:	bf88      	it	hi
 801a68e:	2304      	movhi	r3, #4
 801a690:	50ca      	str	r2, [r1, r3]
 801a692:	b10a      	cbz	r2, 801a698 <__lshift+0xa4>
 801a694:	f108 0602 	add.w	r6, r8, #2
 801a698:	3e01      	subs	r6, #1
 801a69a:	4638      	mov	r0, r7
 801a69c:	612e      	str	r6, [r5, #16]
 801a69e:	4621      	mov	r1, r4
 801a6a0:	f7ff fde2 	bl	801a268 <_Bfree>
 801a6a4:	4628      	mov	r0, r5
 801a6a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6aa:	f842 0f04 	str.w	r0, [r2, #4]!
 801a6ae:	3301      	adds	r3, #1
 801a6b0:	e7c5      	b.n	801a63e <__lshift+0x4a>
 801a6b2:	3904      	subs	r1, #4
 801a6b4:	f853 2b04 	ldr.w	r2, [r3], #4
 801a6b8:	f841 2f04 	str.w	r2, [r1, #4]!
 801a6bc:	459c      	cmp	ip, r3
 801a6be:	d8f9      	bhi.n	801a6b4 <__lshift+0xc0>
 801a6c0:	e7ea      	b.n	801a698 <__lshift+0xa4>
 801a6c2:	bf00      	nop
 801a6c4:	0801d8d4 	.word	0x0801d8d4
 801a6c8:	0801d8e5 	.word	0x0801d8e5

0801a6cc <__mcmp>:
 801a6cc:	690a      	ldr	r2, [r1, #16]
 801a6ce:	4603      	mov	r3, r0
 801a6d0:	6900      	ldr	r0, [r0, #16]
 801a6d2:	1a80      	subs	r0, r0, r2
 801a6d4:	b530      	push	{r4, r5, lr}
 801a6d6:	d10e      	bne.n	801a6f6 <__mcmp+0x2a>
 801a6d8:	3314      	adds	r3, #20
 801a6da:	3114      	adds	r1, #20
 801a6dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a6e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a6e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a6e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a6ec:	4295      	cmp	r5, r2
 801a6ee:	d003      	beq.n	801a6f8 <__mcmp+0x2c>
 801a6f0:	d205      	bcs.n	801a6fe <__mcmp+0x32>
 801a6f2:	f04f 30ff 	mov.w	r0, #4294967295
 801a6f6:	bd30      	pop	{r4, r5, pc}
 801a6f8:	42a3      	cmp	r3, r4
 801a6fa:	d3f3      	bcc.n	801a6e4 <__mcmp+0x18>
 801a6fc:	e7fb      	b.n	801a6f6 <__mcmp+0x2a>
 801a6fe:	2001      	movs	r0, #1
 801a700:	e7f9      	b.n	801a6f6 <__mcmp+0x2a>
	...

0801a704 <__mdiff>:
 801a704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a708:	4689      	mov	r9, r1
 801a70a:	4606      	mov	r6, r0
 801a70c:	4611      	mov	r1, r2
 801a70e:	4648      	mov	r0, r9
 801a710:	4614      	mov	r4, r2
 801a712:	f7ff ffdb 	bl	801a6cc <__mcmp>
 801a716:	1e05      	subs	r5, r0, #0
 801a718:	d112      	bne.n	801a740 <__mdiff+0x3c>
 801a71a:	4629      	mov	r1, r5
 801a71c:	4630      	mov	r0, r6
 801a71e:	f7ff fd63 	bl	801a1e8 <_Balloc>
 801a722:	4602      	mov	r2, r0
 801a724:	b928      	cbnz	r0, 801a732 <__mdiff+0x2e>
 801a726:	4b3f      	ldr	r3, [pc, #252]	@ (801a824 <__mdiff+0x120>)
 801a728:	f240 2137 	movw	r1, #567	@ 0x237
 801a72c:	483e      	ldr	r0, [pc, #248]	@ (801a828 <__mdiff+0x124>)
 801a72e:	f000 fae9 	bl	801ad04 <__assert_func>
 801a732:	2301      	movs	r3, #1
 801a734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a738:	4610      	mov	r0, r2
 801a73a:	b003      	add	sp, #12
 801a73c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a740:	bfbc      	itt	lt
 801a742:	464b      	movlt	r3, r9
 801a744:	46a1      	movlt	r9, r4
 801a746:	4630      	mov	r0, r6
 801a748:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a74c:	bfba      	itte	lt
 801a74e:	461c      	movlt	r4, r3
 801a750:	2501      	movlt	r5, #1
 801a752:	2500      	movge	r5, #0
 801a754:	f7ff fd48 	bl	801a1e8 <_Balloc>
 801a758:	4602      	mov	r2, r0
 801a75a:	b918      	cbnz	r0, 801a764 <__mdiff+0x60>
 801a75c:	4b31      	ldr	r3, [pc, #196]	@ (801a824 <__mdiff+0x120>)
 801a75e:	f240 2145 	movw	r1, #581	@ 0x245
 801a762:	e7e3      	b.n	801a72c <__mdiff+0x28>
 801a764:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a768:	6926      	ldr	r6, [r4, #16]
 801a76a:	60c5      	str	r5, [r0, #12]
 801a76c:	f109 0310 	add.w	r3, r9, #16
 801a770:	f109 0514 	add.w	r5, r9, #20
 801a774:	f104 0e14 	add.w	lr, r4, #20
 801a778:	f100 0b14 	add.w	fp, r0, #20
 801a77c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a780:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a784:	9301      	str	r3, [sp, #4]
 801a786:	46d9      	mov	r9, fp
 801a788:	f04f 0c00 	mov.w	ip, #0
 801a78c:	9b01      	ldr	r3, [sp, #4]
 801a78e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a792:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a796:	9301      	str	r3, [sp, #4]
 801a798:	fa1f f38a 	uxth.w	r3, sl
 801a79c:	4619      	mov	r1, r3
 801a79e:	b283      	uxth	r3, r0
 801a7a0:	1acb      	subs	r3, r1, r3
 801a7a2:	0c00      	lsrs	r0, r0, #16
 801a7a4:	4463      	add	r3, ip
 801a7a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a7aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a7ae:	b29b      	uxth	r3, r3
 801a7b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a7b4:	4576      	cmp	r6, lr
 801a7b6:	f849 3b04 	str.w	r3, [r9], #4
 801a7ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a7be:	d8e5      	bhi.n	801a78c <__mdiff+0x88>
 801a7c0:	1b33      	subs	r3, r6, r4
 801a7c2:	3b15      	subs	r3, #21
 801a7c4:	f023 0303 	bic.w	r3, r3, #3
 801a7c8:	3415      	adds	r4, #21
 801a7ca:	3304      	adds	r3, #4
 801a7cc:	42a6      	cmp	r6, r4
 801a7ce:	bf38      	it	cc
 801a7d0:	2304      	movcc	r3, #4
 801a7d2:	441d      	add	r5, r3
 801a7d4:	445b      	add	r3, fp
 801a7d6:	461e      	mov	r6, r3
 801a7d8:	462c      	mov	r4, r5
 801a7da:	4544      	cmp	r4, r8
 801a7dc:	d30e      	bcc.n	801a7fc <__mdiff+0xf8>
 801a7de:	f108 0103 	add.w	r1, r8, #3
 801a7e2:	1b49      	subs	r1, r1, r5
 801a7e4:	f021 0103 	bic.w	r1, r1, #3
 801a7e8:	3d03      	subs	r5, #3
 801a7ea:	45a8      	cmp	r8, r5
 801a7ec:	bf38      	it	cc
 801a7ee:	2100      	movcc	r1, #0
 801a7f0:	440b      	add	r3, r1
 801a7f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a7f6:	b191      	cbz	r1, 801a81e <__mdiff+0x11a>
 801a7f8:	6117      	str	r7, [r2, #16]
 801a7fa:	e79d      	b.n	801a738 <__mdiff+0x34>
 801a7fc:	f854 1b04 	ldr.w	r1, [r4], #4
 801a800:	46e6      	mov	lr, ip
 801a802:	0c08      	lsrs	r0, r1, #16
 801a804:	fa1c fc81 	uxtah	ip, ip, r1
 801a808:	4471      	add	r1, lr
 801a80a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a80e:	b289      	uxth	r1, r1
 801a810:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a814:	f846 1b04 	str.w	r1, [r6], #4
 801a818:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a81c:	e7dd      	b.n	801a7da <__mdiff+0xd6>
 801a81e:	3f01      	subs	r7, #1
 801a820:	e7e7      	b.n	801a7f2 <__mdiff+0xee>
 801a822:	bf00      	nop
 801a824:	0801d8d4 	.word	0x0801d8d4
 801a828:	0801d8e5 	.word	0x0801d8e5

0801a82c <__d2b>:
 801a82c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a830:	460f      	mov	r7, r1
 801a832:	2101      	movs	r1, #1
 801a834:	ec59 8b10 	vmov	r8, r9, d0
 801a838:	4616      	mov	r6, r2
 801a83a:	f7ff fcd5 	bl	801a1e8 <_Balloc>
 801a83e:	4604      	mov	r4, r0
 801a840:	b930      	cbnz	r0, 801a850 <__d2b+0x24>
 801a842:	4602      	mov	r2, r0
 801a844:	4b23      	ldr	r3, [pc, #140]	@ (801a8d4 <__d2b+0xa8>)
 801a846:	4824      	ldr	r0, [pc, #144]	@ (801a8d8 <__d2b+0xac>)
 801a848:	f240 310f 	movw	r1, #783	@ 0x30f
 801a84c:	f000 fa5a 	bl	801ad04 <__assert_func>
 801a850:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a854:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a858:	b10d      	cbz	r5, 801a85e <__d2b+0x32>
 801a85a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a85e:	9301      	str	r3, [sp, #4]
 801a860:	f1b8 0300 	subs.w	r3, r8, #0
 801a864:	d023      	beq.n	801a8ae <__d2b+0x82>
 801a866:	4668      	mov	r0, sp
 801a868:	9300      	str	r3, [sp, #0]
 801a86a:	f7ff fd84 	bl	801a376 <__lo0bits>
 801a86e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a872:	b1d0      	cbz	r0, 801a8aa <__d2b+0x7e>
 801a874:	f1c0 0320 	rsb	r3, r0, #32
 801a878:	fa02 f303 	lsl.w	r3, r2, r3
 801a87c:	430b      	orrs	r3, r1
 801a87e:	40c2      	lsrs	r2, r0
 801a880:	6163      	str	r3, [r4, #20]
 801a882:	9201      	str	r2, [sp, #4]
 801a884:	9b01      	ldr	r3, [sp, #4]
 801a886:	61a3      	str	r3, [r4, #24]
 801a888:	2b00      	cmp	r3, #0
 801a88a:	bf0c      	ite	eq
 801a88c:	2201      	moveq	r2, #1
 801a88e:	2202      	movne	r2, #2
 801a890:	6122      	str	r2, [r4, #16]
 801a892:	b1a5      	cbz	r5, 801a8be <__d2b+0x92>
 801a894:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a898:	4405      	add	r5, r0
 801a89a:	603d      	str	r5, [r7, #0]
 801a89c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a8a0:	6030      	str	r0, [r6, #0]
 801a8a2:	4620      	mov	r0, r4
 801a8a4:	b003      	add	sp, #12
 801a8a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a8aa:	6161      	str	r1, [r4, #20]
 801a8ac:	e7ea      	b.n	801a884 <__d2b+0x58>
 801a8ae:	a801      	add	r0, sp, #4
 801a8b0:	f7ff fd61 	bl	801a376 <__lo0bits>
 801a8b4:	9b01      	ldr	r3, [sp, #4]
 801a8b6:	6163      	str	r3, [r4, #20]
 801a8b8:	3020      	adds	r0, #32
 801a8ba:	2201      	movs	r2, #1
 801a8bc:	e7e8      	b.n	801a890 <__d2b+0x64>
 801a8be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a8c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a8c6:	6038      	str	r0, [r7, #0]
 801a8c8:	6918      	ldr	r0, [r3, #16]
 801a8ca:	f7ff fd35 	bl	801a338 <__hi0bits>
 801a8ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a8d2:	e7e5      	b.n	801a8a0 <__d2b+0x74>
 801a8d4:	0801d8d4 	.word	0x0801d8d4
 801a8d8:	0801d8e5 	.word	0x0801d8e5

0801a8dc <__ssputs_r>:
 801a8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a8e0:	688e      	ldr	r6, [r1, #8]
 801a8e2:	461f      	mov	r7, r3
 801a8e4:	42be      	cmp	r6, r7
 801a8e6:	680b      	ldr	r3, [r1, #0]
 801a8e8:	4682      	mov	sl, r0
 801a8ea:	460c      	mov	r4, r1
 801a8ec:	4690      	mov	r8, r2
 801a8ee:	d82d      	bhi.n	801a94c <__ssputs_r+0x70>
 801a8f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a8f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a8f8:	d026      	beq.n	801a948 <__ssputs_r+0x6c>
 801a8fa:	6965      	ldr	r5, [r4, #20]
 801a8fc:	6909      	ldr	r1, [r1, #16]
 801a8fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a902:	eba3 0901 	sub.w	r9, r3, r1
 801a906:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a90a:	1c7b      	adds	r3, r7, #1
 801a90c:	444b      	add	r3, r9
 801a90e:	106d      	asrs	r5, r5, #1
 801a910:	429d      	cmp	r5, r3
 801a912:	bf38      	it	cc
 801a914:	461d      	movcc	r5, r3
 801a916:	0553      	lsls	r3, r2, #21
 801a918:	d527      	bpl.n	801a96a <__ssputs_r+0x8e>
 801a91a:	4629      	mov	r1, r5
 801a91c:	f7ff fbd8 	bl	801a0d0 <_malloc_r>
 801a920:	4606      	mov	r6, r0
 801a922:	b360      	cbz	r0, 801a97e <__ssputs_r+0xa2>
 801a924:	6921      	ldr	r1, [r4, #16]
 801a926:	464a      	mov	r2, r9
 801a928:	f7fe fcf5 	bl	8019316 <memcpy>
 801a92c:	89a3      	ldrh	r3, [r4, #12]
 801a92e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a936:	81a3      	strh	r3, [r4, #12]
 801a938:	6126      	str	r6, [r4, #16]
 801a93a:	6165      	str	r5, [r4, #20]
 801a93c:	444e      	add	r6, r9
 801a93e:	eba5 0509 	sub.w	r5, r5, r9
 801a942:	6026      	str	r6, [r4, #0]
 801a944:	60a5      	str	r5, [r4, #8]
 801a946:	463e      	mov	r6, r7
 801a948:	42be      	cmp	r6, r7
 801a94a:	d900      	bls.n	801a94e <__ssputs_r+0x72>
 801a94c:	463e      	mov	r6, r7
 801a94e:	6820      	ldr	r0, [r4, #0]
 801a950:	4632      	mov	r2, r6
 801a952:	4641      	mov	r1, r8
 801a954:	f7fe fc45 	bl	80191e2 <memmove>
 801a958:	68a3      	ldr	r3, [r4, #8]
 801a95a:	1b9b      	subs	r3, r3, r6
 801a95c:	60a3      	str	r3, [r4, #8]
 801a95e:	6823      	ldr	r3, [r4, #0]
 801a960:	4433      	add	r3, r6
 801a962:	6023      	str	r3, [r4, #0]
 801a964:	2000      	movs	r0, #0
 801a966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a96a:	462a      	mov	r2, r5
 801a96c:	f000 fa0e 	bl	801ad8c <_realloc_r>
 801a970:	4606      	mov	r6, r0
 801a972:	2800      	cmp	r0, #0
 801a974:	d1e0      	bne.n	801a938 <__ssputs_r+0x5c>
 801a976:	6921      	ldr	r1, [r4, #16]
 801a978:	4650      	mov	r0, sl
 801a97a:	f7ff fb35 	bl	8019fe8 <_free_r>
 801a97e:	230c      	movs	r3, #12
 801a980:	f8ca 3000 	str.w	r3, [sl]
 801a984:	89a3      	ldrh	r3, [r4, #12]
 801a986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a98a:	81a3      	strh	r3, [r4, #12]
 801a98c:	f04f 30ff 	mov.w	r0, #4294967295
 801a990:	e7e9      	b.n	801a966 <__ssputs_r+0x8a>
	...

0801a994 <_svfiprintf_r>:
 801a994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a998:	4698      	mov	r8, r3
 801a99a:	898b      	ldrh	r3, [r1, #12]
 801a99c:	061b      	lsls	r3, r3, #24
 801a99e:	b09d      	sub	sp, #116	@ 0x74
 801a9a0:	4607      	mov	r7, r0
 801a9a2:	460d      	mov	r5, r1
 801a9a4:	4614      	mov	r4, r2
 801a9a6:	d510      	bpl.n	801a9ca <_svfiprintf_r+0x36>
 801a9a8:	690b      	ldr	r3, [r1, #16]
 801a9aa:	b973      	cbnz	r3, 801a9ca <_svfiprintf_r+0x36>
 801a9ac:	2140      	movs	r1, #64	@ 0x40
 801a9ae:	f7ff fb8f 	bl	801a0d0 <_malloc_r>
 801a9b2:	6028      	str	r0, [r5, #0]
 801a9b4:	6128      	str	r0, [r5, #16]
 801a9b6:	b930      	cbnz	r0, 801a9c6 <_svfiprintf_r+0x32>
 801a9b8:	230c      	movs	r3, #12
 801a9ba:	603b      	str	r3, [r7, #0]
 801a9bc:	f04f 30ff 	mov.w	r0, #4294967295
 801a9c0:	b01d      	add	sp, #116	@ 0x74
 801a9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9c6:	2340      	movs	r3, #64	@ 0x40
 801a9c8:	616b      	str	r3, [r5, #20]
 801a9ca:	2300      	movs	r3, #0
 801a9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 801a9ce:	2320      	movs	r3, #32
 801a9d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a9d4:	f8cd 800c 	str.w	r8, [sp, #12]
 801a9d8:	2330      	movs	r3, #48	@ 0x30
 801a9da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ab78 <_svfiprintf_r+0x1e4>
 801a9de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a9e2:	f04f 0901 	mov.w	r9, #1
 801a9e6:	4623      	mov	r3, r4
 801a9e8:	469a      	mov	sl, r3
 801a9ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a9ee:	b10a      	cbz	r2, 801a9f4 <_svfiprintf_r+0x60>
 801a9f0:	2a25      	cmp	r2, #37	@ 0x25
 801a9f2:	d1f9      	bne.n	801a9e8 <_svfiprintf_r+0x54>
 801a9f4:	ebba 0b04 	subs.w	fp, sl, r4
 801a9f8:	d00b      	beq.n	801aa12 <_svfiprintf_r+0x7e>
 801a9fa:	465b      	mov	r3, fp
 801a9fc:	4622      	mov	r2, r4
 801a9fe:	4629      	mov	r1, r5
 801aa00:	4638      	mov	r0, r7
 801aa02:	f7ff ff6b 	bl	801a8dc <__ssputs_r>
 801aa06:	3001      	adds	r0, #1
 801aa08:	f000 80a7 	beq.w	801ab5a <_svfiprintf_r+0x1c6>
 801aa0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aa0e:	445a      	add	r2, fp
 801aa10:	9209      	str	r2, [sp, #36]	@ 0x24
 801aa12:	f89a 3000 	ldrb.w	r3, [sl]
 801aa16:	2b00      	cmp	r3, #0
 801aa18:	f000 809f 	beq.w	801ab5a <_svfiprintf_r+0x1c6>
 801aa1c:	2300      	movs	r3, #0
 801aa1e:	f04f 32ff 	mov.w	r2, #4294967295
 801aa22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801aa26:	f10a 0a01 	add.w	sl, sl, #1
 801aa2a:	9304      	str	r3, [sp, #16]
 801aa2c:	9307      	str	r3, [sp, #28]
 801aa2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801aa32:	931a      	str	r3, [sp, #104]	@ 0x68
 801aa34:	4654      	mov	r4, sl
 801aa36:	2205      	movs	r2, #5
 801aa38:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa3c:	484e      	ldr	r0, [pc, #312]	@ (801ab78 <_svfiprintf_r+0x1e4>)
 801aa3e:	f7e5 fbef 	bl	8000220 <memchr>
 801aa42:	9a04      	ldr	r2, [sp, #16]
 801aa44:	b9d8      	cbnz	r0, 801aa7e <_svfiprintf_r+0xea>
 801aa46:	06d0      	lsls	r0, r2, #27
 801aa48:	bf44      	itt	mi
 801aa4a:	2320      	movmi	r3, #32
 801aa4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aa50:	0711      	lsls	r1, r2, #28
 801aa52:	bf44      	itt	mi
 801aa54:	232b      	movmi	r3, #43	@ 0x2b
 801aa56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aa5a:	f89a 3000 	ldrb.w	r3, [sl]
 801aa5e:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa60:	d015      	beq.n	801aa8e <_svfiprintf_r+0xfa>
 801aa62:	9a07      	ldr	r2, [sp, #28]
 801aa64:	4654      	mov	r4, sl
 801aa66:	2000      	movs	r0, #0
 801aa68:	f04f 0c0a 	mov.w	ip, #10
 801aa6c:	4621      	mov	r1, r4
 801aa6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aa72:	3b30      	subs	r3, #48	@ 0x30
 801aa74:	2b09      	cmp	r3, #9
 801aa76:	d94b      	bls.n	801ab10 <_svfiprintf_r+0x17c>
 801aa78:	b1b0      	cbz	r0, 801aaa8 <_svfiprintf_r+0x114>
 801aa7a:	9207      	str	r2, [sp, #28]
 801aa7c:	e014      	b.n	801aaa8 <_svfiprintf_r+0x114>
 801aa7e:	eba0 0308 	sub.w	r3, r0, r8
 801aa82:	fa09 f303 	lsl.w	r3, r9, r3
 801aa86:	4313      	orrs	r3, r2
 801aa88:	9304      	str	r3, [sp, #16]
 801aa8a:	46a2      	mov	sl, r4
 801aa8c:	e7d2      	b.n	801aa34 <_svfiprintf_r+0xa0>
 801aa8e:	9b03      	ldr	r3, [sp, #12]
 801aa90:	1d19      	adds	r1, r3, #4
 801aa92:	681b      	ldr	r3, [r3, #0]
 801aa94:	9103      	str	r1, [sp, #12]
 801aa96:	2b00      	cmp	r3, #0
 801aa98:	bfbb      	ittet	lt
 801aa9a:	425b      	neglt	r3, r3
 801aa9c:	f042 0202 	orrlt.w	r2, r2, #2
 801aaa0:	9307      	strge	r3, [sp, #28]
 801aaa2:	9307      	strlt	r3, [sp, #28]
 801aaa4:	bfb8      	it	lt
 801aaa6:	9204      	strlt	r2, [sp, #16]
 801aaa8:	7823      	ldrb	r3, [r4, #0]
 801aaaa:	2b2e      	cmp	r3, #46	@ 0x2e
 801aaac:	d10a      	bne.n	801aac4 <_svfiprintf_r+0x130>
 801aaae:	7863      	ldrb	r3, [r4, #1]
 801aab0:	2b2a      	cmp	r3, #42	@ 0x2a
 801aab2:	d132      	bne.n	801ab1a <_svfiprintf_r+0x186>
 801aab4:	9b03      	ldr	r3, [sp, #12]
 801aab6:	1d1a      	adds	r2, r3, #4
 801aab8:	681b      	ldr	r3, [r3, #0]
 801aaba:	9203      	str	r2, [sp, #12]
 801aabc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801aac0:	3402      	adds	r4, #2
 801aac2:	9305      	str	r3, [sp, #20]
 801aac4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ab88 <_svfiprintf_r+0x1f4>
 801aac8:	7821      	ldrb	r1, [r4, #0]
 801aaca:	2203      	movs	r2, #3
 801aacc:	4650      	mov	r0, sl
 801aace:	f7e5 fba7 	bl	8000220 <memchr>
 801aad2:	b138      	cbz	r0, 801aae4 <_svfiprintf_r+0x150>
 801aad4:	9b04      	ldr	r3, [sp, #16]
 801aad6:	eba0 000a 	sub.w	r0, r0, sl
 801aada:	2240      	movs	r2, #64	@ 0x40
 801aadc:	4082      	lsls	r2, r0
 801aade:	4313      	orrs	r3, r2
 801aae0:	3401      	adds	r4, #1
 801aae2:	9304      	str	r3, [sp, #16]
 801aae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aae8:	4824      	ldr	r0, [pc, #144]	@ (801ab7c <_svfiprintf_r+0x1e8>)
 801aaea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801aaee:	2206      	movs	r2, #6
 801aaf0:	f7e5 fb96 	bl	8000220 <memchr>
 801aaf4:	2800      	cmp	r0, #0
 801aaf6:	d036      	beq.n	801ab66 <_svfiprintf_r+0x1d2>
 801aaf8:	4b21      	ldr	r3, [pc, #132]	@ (801ab80 <_svfiprintf_r+0x1ec>)
 801aafa:	bb1b      	cbnz	r3, 801ab44 <_svfiprintf_r+0x1b0>
 801aafc:	9b03      	ldr	r3, [sp, #12]
 801aafe:	3307      	adds	r3, #7
 801ab00:	f023 0307 	bic.w	r3, r3, #7
 801ab04:	3308      	adds	r3, #8
 801ab06:	9303      	str	r3, [sp, #12]
 801ab08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ab0a:	4433      	add	r3, r6
 801ab0c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab0e:	e76a      	b.n	801a9e6 <_svfiprintf_r+0x52>
 801ab10:	fb0c 3202 	mla	r2, ip, r2, r3
 801ab14:	460c      	mov	r4, r1
 801ab16:	2001      	movs	r0, #1
 801ab18:	e7a8      	b.n	801aa6c <_svfiprintf_r+0xd8>
 801ab1a:	2300      	movs	r3, #0
 801ab1c:	3401      	adds	r4, #1
 801ab1e:	9305      	str	r3, [sp, #20]
 801ab20:	4619      	mov	r1, r3
 801ab22:	f04f 0c0a 	mov.w	ip, #10
 801ab26:	4620      	mov	r0, r4
 801ab28:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ab2c:	3a30      	subs	r2, #48	@ 0x30
 801ab2e:	2a09      	cmp	r2, #9
 801ab30:	d903      	bls.n	801ab3a <_svfiprintf_r+0x1a6>
 801ab32:	2b00      	cmp	r3, #0
 801ab34:	d0c6      	beq.n	801aac4 <_svfiprintf_r+0x130>
 801ab36:	9105      	str	r1, [sp, #20]
 801ab38:	e7c4      	b.n	801aac4 <_svfiprintf_r+0x130>
 801ab3a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ab3e:	4604      	mov	r4, r0
 801ab40:	2301      	movs	r3, #1
 801ab42:	e7f0      	b.n	801ab26 <_svfiprintf_r+0x192>
 801ab44:	ab03      	add	r3, sp, #12
 801ab46:	9300      	str	r3, [sp, #0]
 801ab48:	462a      	mov	r2, r5
 801ab4a:	4b0e      	ldr	r3, [pc, #56]	@ (801ab84 <_svfiprintf_r+0x1f0>)
 801ab4c:	a904      	add	r1, sp, #16
 801ab4e:	4638      	mov	r0, r7
 801ab50:	f7fd fe34 	bl	80187bc <_printf_float>
 801ab54:	1c42      	adds	r2, r0, #1
 801ab56:	4606      	mov	r6, r0
 801ab58:	d1d6      	bne.n	801ab08 <_svfiprintf_r+0x174>
 801ab5a:	89ab      	ldrh	r3, [r5, #12]
 801ab5c:	065b      	lsls	r3, r3, #25
 801ab5e:	f53f af2d 	bmi.w	801a9bc <_svfiprintf_r+0x28>
 801ab62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ab64:	e72c      	b.n	801a9c0 <_svfiprintf_r+0x2c>
 801ab66:	ab03      	add	r3, sp, #12
 801ab68:	9300      	str	r3, [sp, #0]
 801ab6a:	462a      	mov	r2, r5
 801ab6c:	4b05      	ldr	r3, [pc, #20]	@ (801ab84 <_svfiprintf_r+0x1f0>)
 801ab6e:	a904      	add	r1, sp, #16
 801ab70:	4638      	mov	r0, r7
 801ab72:	f7fe f8bb 	bl	8018cec <_printf_i>
 801ab76:	e7ed      	b.n	801ab54 <_svfiprintf_r+0x1c0>
 801ab78:	0801d93e 	.word	0x0801d93e
 801ab7c:	0801d948 	.word	0x0801d948
 801ab80:	080187bd 	.word	0x080187bd
 801ab84:	0801a8dd 	.word	0x0801a8dd
 801ab88:	0801d944 	.word	0x0801d944

0801ab8c <__sflush_r>:
 801ab8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ab90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab94:	0716      	lsls	r6, r2, #28
 801ab96:	4605      	mov	r5, r0
 801ab98:	460c      	mov	r4, r1
 801ab9a:	d454      	bmi.n	801ac46 <__sflush_r+0xba>
 801ab9c:	684b      	ldr	r3, [r1, #4]
 801ab9e:	2b00      	cmp	r3, #0
 801aba0:	dc02      	bgt.n	801aba8 <__sflush_r+0x1c>
 801aba2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801aba4:	2b00      	cmp	r3, #0
 801aba6:	dd48      	ble.n	801ac3a <__sflush_r+0xae>
 801aba8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801abaa:	2e00      	cmp	r6, #0
 801abac:	d045      	beq.n	801ac3a <__sflush_r+0xae>
 801abae:	2300      	movs	r3, #0
 801abb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801abb4:	682f      	ldr	r7, [r5, #0]
 801abb6:	6a21      	ldr	r1, [r4, #32]
 801abb8:	602b      	str	r3, [r5, #0]
 801abba:	d030      	beq.n	801ac1e <__sflush_r+0x92>
 801abbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801abbe:	89a3      	ldrh	r3, [r4, #12]
 801abc0:	0759      	lsls	r1, r3, #29
 801abc2:	d505      	bpl.n	801abd0 <__sflush_r+0x44>
 801abc4:	6863      	ldr	r3, [r4, #4]
 801abc6:	1ad2      	subs	r2, r2, r3
 801abc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801abca:	b10b      	cbz	r3, 801abd0 <__sflush_r+0x44>
 801abcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801abce:	1ad2      	subs	r2, r2, r3
 801abd0:	2300      	movs	r3, #0
 801abd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801abd4:	6a21      	ldr	r1, [r4, #32]
 801abd6:	4628      	mov	r0, r5
 801abd8:	47b0      	blx	r6
 801abda:	1c43      	adds	r3, r0, #1
 801abdc:	89a3      	ldrh	r3, [r4, #12]
 801abde:	d106      	bne.n	801abee <__sflush_r+0x62>
 801abe0:	6829      	ldr	r1, [r5, #0]
 801abe2:	291d      	cmp	r1, #29
 801abe4:	d82b      	bhi.n	801ac3e <__sflush_r+0xb2>
 801abe6:	4a2a      	ldr	r2, [pc, #168]	@ (801ac90 <__sflush_r+0x104>)
 801abe8:	40ca      	lsrs	r2, r1
 801abea:	07d6      	lsls	r6, r2, #31
 801abec:	d527      	bpl.n	801ac3e <__sflush_r+0xb2>
 801abee:	2200      	movs	r2, #0
 801abf0:	6062      	str	r2, [r4, #4]
 801abf2:	04d9      	lsls	r1, r3, #19
 801abf4:	6922      	ldr	r2, [r4, #16]
 801abf6:	6022      	str	r2, [r4, #0]
 801abf8:	d504      	bpl.n	801ac04 <__sflush_r+0x78>
 801abfa:	1c42      	adds	r2, r0, #1
 801abfc:	d101      	bne.n	801ac02 <__sflush_r+0x76>
 801abfe:	682b      	ldr	r3, [r5, #0]
 801ac00:	b903      	cbnz	r3, 801ac04 <__sflush_r+0x78>
 801ac02:	6560      	str	r0, [r4, #84]	@ 0x54
 801ac04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ac06:	602f      	str	r7, [r5, #0]
 801ac08:	b1b9      	cbz	r1, 801ac3a <__sflush_r+0xae>
 801ac0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac0e:	4299      	cmp	r1, r3
 801ac10:	d002      	beq.n	801ac18 <__sflush_r+0x8c>
 801ac12:	4628      	mov	r0, r5
 801ac14:	f7ff f9e8 	bl	8019fe8 <_free_r>
 801ac18:	2300      	movs	r3, #0
 801ac1a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac1c:	e00d      	b.n	801ac3a <__sflush_r+0xae>
 801ac1e:	2301      	movs	r3, #1
 801ac20:	4628      	mov	r0, r5
 801ac22:	47b0      	blx	r6
 801ac24:	4602      	mov	r2, r0
 801ac26:	1c50      	adds	r0, r2, #1
 801ac28:	d1c9      	bne.n	801abbe <__sflush_r+0x32>
 801ac2a:	682b      	ldr	r3, [r5, #0]
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	d0c6      	beq.n	801abbe <__sflush_r+0x32>
 801ac30:	2b1d      	cmp	r3, #29
 801ac32:	d001      	beq.n	801ac38 <__sflush_r+0xac>
 801ac34:	2b16      	cmp	r3, #22
 801ac36:	d11e      	bne.n	801ac76 <__sflush_r+0xea>
 801ac38:	602f      	str	r7, [r5, #0]
 801ac3a:	2000      	movs	r0, #0
 801ac3c:	e022      	b.n	801ac84 <__sflush_r+0xf8>
 801ac3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac42:	b21b      	sxth	r3, r3
 801ac44:	e01b      	b.n	801ac7e <__sflush_r+0xf2>
 801ac46:	690f      	ldr	r7, [r1, #16]
 801ac48:	2f00      	cmp	r7, #0
 801ac4a:	d0f6      	beq.n	801ac3a <__sflush_r+0xae>
 801ac4c:	0793      	lsls	r3, r2, #30
 801ac4e:	680e      	ldr	r6, [r1, #0]
 801ac50:	bf08      	it	eq
 801ac52:	694b      	ldreq	r3, [r1, #20]
 801ac54:	600f      	str	r7, [r1, #0]
 801ac56:	bf18      	it	ne
 801ac58:	2300      	movne	r3, #0
 801ac5a:	eba6 0807 	sub.w	r8, r6, r7
 801ac5e:	608b      	str	r3, [r1, #8]
 801ac60:	f1b8 0f00 	cmp.w	r8, #0
 801ac64:	dde9      	ble.n	801ac3a <__sflush_r+0xae>
 801ac66:	6a21      	ldr	r1, [r4, #32]
 801ac68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ac6a:	4643      	mov	r3, r8
 801ac6c:	463a      	mov	r2, r7
 801ac6e:	4628      	mov	r0, r5
 801ac70:	47b0      	blx	r6
 801ac72:	2800      	cmp	r0, #0
 801ac74:	dc08      	bgt.n	801ac88 <__sflush_r+0xfc>
 801ac76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac7e:	81a3      	strh	r3, [r4, #12]
 801ac80:	f04f 30ff 	mov.w	r0, #4294967295
 801ac84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac88:	4407      	add	r7, r0
 801ac8a:	eba8 0800 	sub.w	r8, r8, r0
 801ac8e:	e7e7      	b.n	801ac60 <__sflush_r+0xd4>
 801ac90:	20400001 	.word	0x20400001

0801ac94 <_fflush_r>:
 801ac94:	b538      	push	{r3, r4, r5, lr}
 801ac96:	690b      	ldr	r3, [r1, #16]
 801ac98:	4605      	mov	r5, r0
 801ac9a:	460c      	mov	r4, r1
 801ac9c:	b913      	cbnz	r3, 801aca4 <_fflush_r+0x10>
 801ac9e:	2500      	movs	r5, #0
 801aca0:	4628      	mov	r0, r5
 801aca2:	bd38      	pop	{r3, r4, r5, pc}
 801aca4:	b118      	cbz	r0, 801acae <_fflush_r+0x1a>
 801aca6:	6a03      	ldr	r3, [r0, #32]
 801aca8:	b90b      	cbnz	r3, 801acae <_fflush_r+0x1a>
 801acaa:	f7fe f9c9 	bl	8019040 <__sinit>
 801acae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	d0f3      	beq.n	801ac9e <_fflush_r+0xa>
 801acb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801acb8:	07d0      	lsls	r0, r2, #31
 801acba:	d404      	bmi.n	801acc6 <_fflush_r+0x32>
 801acbc:	0599      	lsls	r1, r3, #22
 801acbe:	d402      	bmi.n	801acc6 <_fflush_r+0x32>
 801acc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801acc2:	f7fe fb26 	bl	8019312 <__retarget_lock_acquire_recursive>
 801acc6:	4628      	mov	r0, r5
 801acc8:	4621      	mov	r1, r4
 801acca:	f7ff ff5f 	bl	801ab8c <__sflush_r>
 801acce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801acd0:	07da      	lsls	r2, r3, #31
 801acd2:	4605      	mov	r5, r0
 801acd4:	d4e4      	bmi.n	801aca0 <_fflush_r+0xc>
 801acd6:	89a3      	ldrh	r3, [r4, #12]
 801acd8:	059b      	lsls	r3, r3, #22
 801acda:	d4e1      	bmi.n	801aca0 <_fflush_r+0xc>
 801acdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801acde:	f7fe fb19 	bl	8019314 <__retarget_lock_release_recursive>
 801ace2:	e7dd      	b.n	801aca0 <_fflush_r+0xc>

0801ace4 <_sbrk_r>:
 801ace4:	b538      	push	{r3, r4, r5, lr}
 801ace6:	4d06      	ldr	r5, [pc, #24]	@ (801ad00 <_sbrk_r+0x1c>)
 801ace8:	2300      	movs	r3, #0
 801acea:	4604      	mov	r4, r0
 801acec:	4608      	mov	r0, r1
 801acee:	602b      	str	r3, [r5, #0]
 801acf0:	f7ea fc78 	bl	80055e4 <_sbrk>
 801acf4:	1c43      	adds	r3, r0, #1
 801acf6:	d102      	bne.n	801acfe <_sbrk_r+0x1a>
 801acf8:	682b      	ldr	r3, [r5, #0]
 801acfa:	b103      	cbz	r3, 801acfe <_sbrk_r+0x1a>
 801acfc:	6023      	str	r3, [r4, #0]
 801acfe:	bd38      	pop	{r3, r4, r5, pc}
 801ad00:	20003ed0 	.word	0x20003ed0

0801ad04 <__assert_func>:
 801ad04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ad06:	4614      	mov	r4, r2
 801ad08:	461a      	mov	r2, r3
 801ad0a:	4b09      	ldr	r3, [pc, #36]	@ (801ad30 <__assert_func+0x2c>)
 801ad0c:	681b      	ldr	r3, [r3, #0]
 801ad0e:	4605      	mov	r5, r0
 801ad10:	68d8      	ldr	r0, [r3, #12]
 801ad12:	b14c      	cbz	r4, 801ad28 <__assert_func+0x24>
 801ad14:	4b07      	ldr	r3, [pc, #28]	@ (801ad34 <__assert_func+0x30>)
 801ad16:	9100      	str	r1, [sp, #0]
 801ad18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ad1c:	4906      	ldr	r1, [pc, #24]	@ (801ad38 <__assert_func+0x34>)
 801ad1e:	462b      	mov	r3, r5
 801ad20:	f000 f870 	bl	801ae04 <fiprintf>
 801ad24:	f000 f880 	bl	801ae28 <abort>
 801ad28:	4b04      	ldr	r3, [pc, #16]	@ (801ad3c <__assert_func+0x38>)
 801ad2a:	461c      	mov	r4, r3
 801ad2c:	e7f3      	b.n	801ad16 <__assert_func+0x12>
 801ad2e:	bf00      	nop
 801ad30:	200001ac 	.word	0x200001ac
 801ad34:	0801d959 	.word	0x0801d959
 801ad38:	0801d966 	.word	0x0801d966
 801ad3c:	0801d994 	.word	0x0801d994

0801ad40 <_calloc_r>:
 801ad40:	b570      	push	{r4, r5, r6, lr}
 801ad42:	fba1 5402 	umull	r5, r4, r1, r2
 801ad46:	b934      	cbnz	r4, 801ad56 <_calloc_r+0x16>
 801ad48:	4629      	mov	r1, r5
 801ad4a:	f7ff f9c1 	bl	801a0d0 <_malloc_r>
 801ad4e:	4606      	mov	r6, r0
 801ad50:	b928      	cbnz	r0, 801ad5e <_calloc_r+0x1e>
 801ad52:	4630      	mov	r0, r6
 801ad54:	bd70      	pop	{r4, r5, r6, pc}
 801ad56:	220c      	movs	r2, #12
 801ad58:	6002      	str	r2, [r0, #0]
 801ad5a:	2600      	movs	r6, #0
 801ad5c:	e7f9      	b.n	801ad52 <_calloc_r+0x12>
 801ad5e:	462a      	mov	r2, r5
 801ad60:	4621      	mov	r1, r4
 801ad62:	f7fe fa58 	bl	8019216 <memset>
 801ad66:	e7f4      	b.n	801ad52 <_calloc_r+0x12>

0801ad68 <__ascii_mbtowc>:
 801ad68:	b082      	sub	sp, #8
 801ad6a:	b901      	cbnz	r1, 801ad6e <__ascii_mbtowc+0x6>
 801ad6c:	a901      	add	r1, sp, #4
 801ad6e:	b142      	cbz	r2, 801ad82 <__ascii_mbtowc+0x1a>
 801ad70:	b14b      	cbz	r3, 801ad86 <__ascii_mbtowc+0x1e>
 801ad72:	7813      	ldrb	r3, [r2, #0]
 801ad74:	600b      	str	r3, [r1, #0]
 801ad76:	7812      	ldrb	r2, [r2, #0]
 801ad78:	1e10      	subs	r0, r2, #0
 801ad7a:	bf18      	it	ne
 801ad7c:	2001      	movne	r0, #1
 801ad7e:	b002      	add	sp, #8
 801ad80:	4770      	bx	lr
 801ad82:	4610      	mov	r0, r2
 801ad84:	e7fb      	b.n	801ad7e <__ascii_mbtowc+0x16>
 801ad86:	f06f 0001 	mvn.w	r0, #1
 801ad8a:	e7f8      	b.n	801ad7e <__ascii_mbtowc+0x16>

0801ad8c <_realloc_r>:
 801ad8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad90:	4607      	mov	r7, r0
 801ad92:	4614      	mov	r4, r2
 801ad94:	460d      	mov	r5, r1
 801ad96:	b921      	cbnz	r1, 801ada2 <_realloc_r+0x16>
 801ad98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ad9c:	4611      	mov	r1, r2
 801ad9e:	f7ff b997 	b.w	801a0d0 <_malloc_r>
 801ada2:	b92a      	cbnz	r2, 801adb0 <_realloc_r+0x24>
 801ada4:	f7ff f920 	bl	8019fe8 <_free_r>
 801ada8:	4625      	mov	r5, r4
 801adaa:	4628      	mov	r0, r5
 801adac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801adb0:	f000 f841 	bl	801ae36 <_malloc_usable_size_r>
 801adb4:	4284      	cmp	r4, r0
 801adb6:	4606      	mov	r6, r0
 801adb8:	d802      	bhi.n	801adc0 <_realloc_r+0x34>
 801adba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801adbe:	d8f4      	bhi.n	801adaa <_realloc_r+0x1e>
 801adc0:	4621      	mov	r1, r4
 801adc2:	4638      	mov	r0, r7
 801adc4:	f7ff f984 	bl	801a0d0 <_malloc_r>
 801adc8:	4680      	mov	r8, r0
 801adca:	b908      	cbnz	r0, 801add0 <_realloc_r+0x44>
 801adcc:	4645      	mov	r5, r8
 801adce:	e7ec      	b.n	801adaa <_realloc_r+0x1e>
 801add0:	42b4      	cmp	r4, r6
 801add2:	4622      	mov	r2, r4
 801add4:	4629      	mov	r1, r5
 801add6:	bf28      	it	cs
 801add8:	4632      	movcs	r2, r6
 801adda:	f7fe fa9c 	bl	8019316 <memcpy>
 801adde:	4629      	mov	r1, r5
 801ade0:	4638      	mov	r0, r7
 801ade2:	f7ff f901 	bl	8019fe8 <_free_r>
 801ade6:	e7f1      	b.n	801adcc <_realloc_r+0x40>

0801ade8 <__ascii_wctomb>:
 801ade8:	4603      	mov	r3, r0
 801adea:	4608      	mov	r0, r1
 801adec:	b141      	cbz	r1, 801ae00 <__ascii_wctomb+0x18>
 801adee:	2aff      	cmp	r2, #255	@ 0xff
 801adf0:	d904      	bls.n	801adfc <__ascii_wctomb+0x14>
 801adf2:	228a      	movs	r2, #138	@ 0x8a
 801adf4:	601a      	str	r2, [r3, #0]
 801adf6:	f04f 30ff 	mov.w	r0, #4294967295
 801adfa:	4770      	bx	lr
 801adfc:	700a      	strb	r2, [r1, #0]
 801adfe:	2001      	movs	r0, #1
 801ae00:	4770      	bx	lr
	...

0801ae04 <fiprintf>:
 801ae04:	b40e      	push	{r1, r2, r3}
 801ae06:	b503      	push	{r0, r1, lr}
 801ae08:	4601      	mov	r1, r0
 801ae0a:	ab03      	add	r3, sp, #12
 801ae0c:	4805      	ldr	r0, [pc, #20]	@ (801ae24 <fiprintf+0x20>)
 801ae0e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae12:	6800      	ldr	r0, [r0, #0]
 801ae14:	9301      	str	r3, [sp, #4]
 801ae16:	f000 f83f 	bl	801ae98 <_vfiprintf_r>
 801ae1a:	b002      	add	sp, #8
 801ae1c:	f85d eb04 	ldr.w	lr, [sp], #4
 801ae20:	b003      	add	sp, #12
 801ae22:	4770      	bx	lr
 801ae24:	200001ac 	.word	0x200001ac

0801ae28 <abort>:
 801ae28:	b508      	push	{r3, lr}
 801ae2a:	2006      	movs	r0, #6
 801ae2c:	f000 fa08 	bl	801b240 <raise>
 801ae30:	2001      	movs	r0, #1
 801ae32:	f7ea fb5f 	bl	80054f4 <_exit>

0801ae36 <_malloc_usable_size_r>:
 801ae36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ae3a:	1f18      	subs	r0, r3, #4
 801ae3c:	2b00      	cmp	r3, #0
 801ae3e:	bfbc      	itt	lt
 801ae40:	580b      	ldrlt	r3, [r1, r0]
 801ae42:	18c0      	addlt	r0, r0, r3
 801ae44:	4770      	bx	lr

0801ae46 <__sfputc_r>:
 801ae46:	6893      	ldr	r3, [r2, #8]
 801ae48:	3b01      	subs	r3, #1
 801ae4a:	2b00      	cmp	r3, #0
 801ae4c:	b410      	push	{r4}
 801ae4e:	6093      	str	r3, [r2, #8]
 801ae50:	da08      	bge.n	801ae64 <__sfputc_r+0x1e>
 801ae52:	6994      	ldr	r4, [r2, #24]
 801ae54:	42a3      	cmp	r3, r4
 801ae56:	db01      	blt.n	801ae5c <__sfputc_r+0x16>
 801ae58:	290a      	cmp	r1, #10
 801ae5a:	d103      	bne.n	801ae64 <__sfputc_r+0x1e>
 801ae5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ae60:	f000 b932 	b.w	801b0c8 <__swbuf_r>
 801ae64:	6813      	ldr	r3, [r2, #0]
 801ae66:	1c58      	adds	r0, r3, #1
 801ae68:	6010      	str	r0, [r2, #0]
 801ae6a:	7019      	strb	r1, [r3, #0]
 801ae6c:	4608      	mov	r0, r1
 801ae6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ae72:	4770      	bx	lr

0801ae74 <__sfputs_r>:
 801ae74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae76:	4606      	mov	r6, r0
 801ae78:	460f      	mov	r7, r1
 801ae7a:	4614      	mov	r4, r2
 801ae7c:	18d5      	adds	r5, r2, r3
 801ae7e:	42ac      	cmp	r4, r5
 801ae80:	d101      	bne.n	801ae86 <__sfputs_r+0x12>
 801ae82:	2000      	movs	r0, #0
 801ae84:	e007      	b.n	801ae96 <__sfputs_r+0x22>
 801ae86:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae8a:	463a      	mov	r2, r7
 801ae8c:	4630      	mov	r0, r6
 801ae8e:	f7ff ffda 	bl	801ae46 <__sfputc_r>
 801ae92:	1c43      	adds	r3, r0, #1
 801ae94:	d1f3      	bne.n	801ae7e <__sfputs_r+0xa>
 801ae96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801ae98 <_vfiprintf_r>:
 801ae98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae9c:	460d      	mov	r5, r1
 801ae9e:	b09d      	sub	sp, #116	@ 0x74
 801aea0:	4614      	mov	r4, r2
 801aea2:	4698      	mov	r8, r3
 801aea4:	4606      	mov	r6, r0
 801aea6:	b118      	cbz	r0, 801aeb0 <_vfiprintf_r+0x18>
 801aea8:	6a03      	ldr	r3, [r0, #32]
 801aeaa:	b90b      	cbnz	r3, 801aeb0 <_vfiprintf_r+0x18>
 801aeac:	f7fe f8c8 	bl	8019040 <__sinit>
 801aeb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aeb2:	07d9      	lsls	r1, r3, #31
 801aeb4:	d405      	bmi.n	801aec2 <_vfiprintf_r+0x2a>
 801aeb6:	89ab      	ldrh	r3, [r5, #12]
 801aeb8:	059a      	lsls	r2, r3, #22
 801aeba:	d402      	bmi.n	801aec2 <_vfiprintf_r+0x2a>
 801aebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aebe:	f7fe fa28 	bl	8019312 <__retarget_lock_acquire_recursive>
 801aec2:	89ab      	ldrh	r3, [r5, #12]
 801aec4:	071b      	lsls	r3, r3, #28
 801aec6:	d501      	bpl.n	801aecc <_vfiprintf_r+0x34>
 801aec8:	692b      	ldr	r3, [r5, #16]
 801aeca:	b99b      	cbnz	r3, 801aef4 <_vfiprintf_r+0x5c>
 801aecc:	4629      	mov	r1, r5
 801aece:	4630      	mov	r0, r6
 801aed0:	f000 f938 	bl	801b144 <__swsetup_r>
 801aed4:	b170      	cbz	r0, 801aef4 <_vfiprintf_r+0x5c>
 801aed6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aed8:	07dc      	lsls	r4, r3, #31
 801aeda:	d504      	bpl.n	801aee6 <_vfiprintf_r+0x4e>
 801aedc:	f04f 30ff 	mov.w	r0, #4294967295
 801aee0:	b01d      	add	sp, #116	@ 0x74
 801aee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aee6:	89ab      	ldrh	r3, [r5, #12]
 801aee8:	0598      	lsls	r0, r3, #22
 801aeea:	d4f7      	bmi.n	801aedc <_vfiprintf_r+0x44>
 801aeec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aeee:	f7fe fa11 	bl	8019314 <__retarget_lock_release_recursive>
 801aef2:	e7f3      	b.n	801aedc <_vfiprintf_r+0x44>
 801aef4:	2300      	movs	r3, #0
 801aef6:	9309      	str	r3, [sp, #36]	@ 0x24
 801aef8:	2320      	movs	r3, #32
 801aefa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801aefe:	f8cd 800c 	str.w	r8, [sp, #12]
 801af02:	2330      	movs	r3, #48	@ 0x30
 801af04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b0b4 <_vfiprintf_r+0x21c>
 801af08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801af0c:	f04f 0901 	mov.w	r9, #1
 801af10:	4623      	mov	r3, r4
 801af12:	469a      	mov	sl, r3
 801af14:	f813 2b01 	ldrb.w	r2, [r3], #1
 801af18:	b10a      	cbz	r2, 801af1e <_vfiprintf_r+0x86>
 801af1a:	2a25      	cmp	r2, #37	@ 0x25
 801af1c:	d1f9      	bne.n	801af12 <_vfiprintf_r+0x7a>
 801af1e:	ebba 0b04 	subs.w	fp, sl, r4
 801af22:	d00b      	beq.n	801af3c <_vfiprintf_r+0xa4>
 801af24:	465b      	mov	r3, fp
 801af26:	4622      	mov	r2, r4
 801af28:	4629      	mov	r1, r5
 801af2a:	4630      	mov	r0, r6
 801af2c:	f7ff ffa2 	bl	801ae74 <__sfputs_r>
 801af30:	3001      	adds	r0, #1
 801af32:	f000 80a7 	beq.w	801b084 <_vfiprintf_r+0x1ec>
 801af36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801af38:	445a      	add	r2, fp
 801af3a:	9209      	str	r2, [sp, #36]	@ 0x24
 801af3c:	f89a 3000 	ldrb.w	r3, [sl]
 801af40:	2b00      	cmp	r3, #0
 801af42:	f000 809f 	beq.w	801b084 <_vfiprintf_r+0x1ec>
 801af46:	2300      	movs	r3, #0
 801af48:	f04f 32ff 	mov.w	r2, #4294967295
 801af4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801af50:	f10a 0a01 	add.w	sl, sl, #1
 801af54:	9304      	str	r3, [sp, #16]
 801af56:	9307      	str	r3, [sp, #28]
 801af58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801af5c:	931a      	str	r3, [sp, #104]	@ 0x68
 801af5e:	4654      	mov	r4, sl
 801af60:	2205      	movs	r2, #5
 801af62:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af66:	4853      	ldr	r0, [pc, #332]	@ (801b0b4 <_vfiprintf_r+0x21c>)
 801af68:	f7e5 f95a 	bl	8000220 <memchr>
 801af6c:	9a04      	ldr	r2, [sp, #16]
 801af6e:	b9d8      	cbnz	r0, 801afa8 <_vfiprintf_r+0x110>
 801af70:	06d1      	lsls	r1, r2, #27
 801af72:	bf44      	itt	mi
 801af74:	2320      	movmi	r3, #32
 801af76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801af7a:	0713      	lsls	r3, r2, #28
 801af7c:	bf44      	itt	mi
 801af7e:	232b      	movmi	r3, #43	@ 0x2b
 801af80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801af84:	f89a 3000 	ldrb.w	r3, [sl]
 801af88:	2b2a      	cmp	r3, #42	@ 0x2a
 801af8a:	d015      	beq.n	801afb8 <_vfiprintf_r+0x120>
 801af8c:	9a07      	ldr	r2, [sp, #28]
 801af8e:	4654      	mov	r4, sl
 801af90:	2000      	movs	r0, #0
 801af92:	f04f 0c0a 	mov.w	ip, #10
 801af96:	4621      	mov	r1, r4
 801af98:	f811 3b01 	ldrb.w	r3, [r1], #1
 801af9c:	3b30      	subs	r3, #48	@ 0x30
 801af9e:	2b09      	cmp	r3, #9
 801afa0:	d94b      	bls.n	801b03a <_vfiprintf_r+0x1a2>
 801afa2:	b1b0      	cbz	r0, 801afd2 <_vfiprintf_r+0x13a>
 801afa4:	9207      	str	r2, [sp, #28]
 801afa6:	e014      	b.n	801afd2 <_vfiprintf_r+0x13a>
 801afa8:	eba0 0308 	sub.w	r3, r0, r8
 801afac:	fa09 f303 	lsl.w	r3, r9, r3
 801afb0:	4313      	orrs	r3, r2
 801afb2:	9304      	str	r3, [sp, #16]
 801afb4:	46a2      	mov	sl, r4
 801afb6:	e7d2      	b.n	801af5e <_vfiprintf_r+0xc6>
 801afb8:	9b03      	ldr	r3, [sp, #12]
 801afba:	1d19      	adds	r1, r3, #4
 801afbc:	681b      	ldr	r3, [r3, #0]
 801afbe:	9103      	str	r1, [sp, #12]
 801afc0:	2b00      	cmp	r3, #0
 801afc2:	bfbb      	ittet	lt
 801afc4:	425b      	neglt	r3, r3
 801afc6:	f042 0202 	orrlt.w	r2, r2, #2
 801afca:	9307      	strge	r3, [sp, #28]
 801afcc:	9307      	strlt	r3, [sp, #28]
 801afce:	bfb8      	it	lt
 801afd0:	9204      	strlt	r2, [sp, #16]
 801afd2:	7823      	ldrb	r3, [r4, #0]
 801afd4:	2b2e      	cmp	r3, #46	@ 0x2e
 801afd6:	d10a      	bne.n	801afee <_vfiprintf_r+0x156>
 801afd8:	7863      	ldrb	r3, [r4, #1]
 801afda:	2b2a      	cmp	r3, #42	@ 0x2a
 801afdc:	d132      	bne.n	801b044 <_vfiprintf_r+0x1ac>
 801afde:	9b03      	ldr	r3, [sp, #12]
 801afe0:	1d1a      	adds	r2, r3, #4
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	9203      	str	r2, [sp, #12]
 801afe6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801afea:	3402      	adds	r4, #2
 801afec:	9305      	str	r3, [sp, #20]
 801afee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b0c4 <_vfiprintf_r+0x22c>
 801aff2:	7821      	ldrb	r1, [r4, #0]
 801aff4:	2203      	movs	r2, #3
 801aff6:	4650      	mov	r0, sl
 801aff8:	f7e5 f912 	bl	8000220 <memchr>
 801affc:	b138      	cbz	r0, 801b00e <_vfiprintf_r+0x176>
 801affe:	9b04      	ldr	r3, [sp, #16]
 801b000:	eba0 000a 	sub.w	r0, r0, sl
 801b004:	2240      	movs	r2, #64	@ 0x40
 801b006:	4082      	lsls	r2, r0
 801b008:	4313      	orrs	r3, r2
 801b00a:	3401      	adds	r4, #1
 801b00c:	9304      	str	r3, [sp, #16]
 801b00e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b012:	4829      	ldr	r0, [pc, #164]	@ (801b0b8 <_vfiprintf_r+0x220>)
 801b014:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b018:	2206      	movs	r2, #6
 801b01a:	f7e5 f901 	bl	8000220 <memchr>
 801b01e:	2800      	cmp	r0, #0
 801b020:	d03f      	beq.n	801b0a2 <_vfiprintf_r+0x20a>
 801b022:	4b26      	ldr	r3, [pc, #152]	@ (801b0bc <_vfiprintf_r+0x224>)
 801b024:	bb1b      	cbnz	r3, 801b06e <_vfiprintf_r+0x1d6>
 801b026:	9b03      	ldr	r3, [sp, #12]
 801b028:	3307      	adds	r3, #7
 801b02a:	f023 0307 	bic.w	r3, r3, #7
 801b02e:	3308      	adds	r3, #8
 801b030:	9303      	str	r3, [sp, #12]
 801b032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b034:	443b      	add	r3, r7
 801b036:	9309      	str	r3, [sp, #36]	@ 0x24
 801b038:	e76a      	b.n	801af10 <_vfiprintf_r+0x78>
 801b03a:	fb0c 3202 	mla	r2, ip, r2, r3
 801b03e:	460c      	mov	r4, r1
 801b040:	2001      	movs	r0, #1
 801b042:	e7a8      	b.n	801af96 <_vfiprintf_r+0xfe>
 801b044:	2300      	movs	r3, #0
 801b046:	3401      	adds	r4, #1
 801b048:	9305      	str	r3, [sp, #20]
 801b04a:	4619      	mov	r1, r3
 801b04c:	f04f 0c0a 	mov.w	ip, #10
 801b050:	4620      	mov	r0, r4
 801b052:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b056:	3a30      	subs	r2, #48	@ 0x30
 801b058:	2a09      	cmp	r2, #9
 801b05a:	d903      	bls.n	801b064 <_vfiprintf_r+0x1cc>
 801b05c:	2b00      	cmp	r3, #0
 801b05e:	d0c6      	beq.n	801afee <_vfiprintf_r+0x156>
 801b060:	9105      	str	r1, [sp, #20]
 801b062:	e7c4      	b.n	801afee <_vfiprintf_r+0x156>
 801b064:	fb0c 2101 	mla	r1, ip, r1, r2
 801b068:	4604      	mov	r4, r0
 801b06a:	2301      	movs	r3, #1
 801b06c:	e7f0      	b.n	801b050 <_vfiprintf_r+0x1b8>
 801b06e:	ab03      	add	r3, sp, #12
 801b070:	9300      	str	r3, [sp, #0]
 801b072:	462a      	mov	r2, r5
 801b074:	4b12      	ldr	r3, [pc, #72]	@ (801b0c0 <_vfiprintf_r+0x228>)
 801b076:	a904      	add	r1, sp, #16
 801b078:	4630      	mov	r0, r6
 801b07a:	f7fd fb9f 	bl	80187bc <_printf_float>
 801b07e:	4607      	mov	r7, r0
 801b080:	1c78      	adds	r0, r7, #1
 801b082:	d1d6      	bne.n	801b032 <_vfiprintf_r+0x19a>
 801b084:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b086:	07d9      	lsls	r1, r3, #31
 801b088:	d405      	bmi.n	801b096 <_vfiprintf_r+0x1fe>
 801b08a:	89ab      	ldrh	r3, [r5, #12]
 801b08c:	059a      	lsls	r2, r3, #22
 801b08e:	d402      	bmi.n	801b096 <_vfiprintf_r+0x1fe>
 801b090:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b092:	f7fe f93f 	bl	8019314 <__retarget_lock_release_recursive>
 801b096:	89ab      	ldrh	r3, [r5, #12]
 801b098:	065b      	lsls	r3, r3, #25
 801b09a:	f53f af1f 	bmi.w	801aedc <_vfiprintf_r+0x44>
 801b09e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b0a0:	e71e      	b.n	801aee0 <_vfiprintf_r+0x48>
 801b0a2:	ab03      	add	r3, sp, #12
 801b0a4:	9300      	str	r3, [sp, #0]
 801b0a6:	462a      	mov	r2, r5
 801b0a8:	4b05      	ldr	r3, [pc, #20]	@ (801b0c0 <_vfiprintf_r+0x228>)
 801b0aa:	a904      	add	r1, sp, #16
 801b0ac:	4630      	mov	r0, r6
 801b0ae:	f7fd fe1d 	bl	8018cec <_printf_i>
 801b0b2:	e7e4      	b.n	801b07e <_vfiprintf_r+0x1e6>
 801b0b4:	0801d93e 	.word	0x0801d93e
 801b0b8:	0801d948 	.word	0x0801d948
 801b0bc:	080187bd 	.word	0x080187bd
 801b0c0:	0801ae75 	.word	0x0801ae75
 801b0c4:	0801d944 	.word	0x0801d944

0801b0c8 <__swbuf_r>:
 801b0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0ca:	460e      	mov	r6, r1
 801b0cc:	4614      	mov	r4, r2
 801b0ce:	4605      	mov	r5, r0
 801b0d0:	b118      	cbz	r0, 801b0da <__swbuf_r+0x12>
 801b0d2:	6a03      	ldr	r3, [r0, #32]
 801b0d4:	b90b      	cbnz	r3, 801b0da <__swbuf_r+0x12>
 801b0d6:	f7fd ffb3 	bl	8019040 <__sinit>
 801b0da:	69a3      	ldr	r3, [r4, #24]
 801b0dc:	60a3      	str	r3, [r4, #8]
 801b0de:	89a3      	ldrh	r3, [r4, #12]
 801b0e0:	071a      	lsls	r2, r3, #28
 801b0e2:	d501      	bpl.n	801b0e8 <__swbuf_r+0x20>
 801b0e4:	6923      	ldr	r3, [r4, #16]
 801b0e6:	b943      	cbnz	r3, 801b0fa <__swbuf_r+0x32>
 801b0e8:	4621      	mov	r1, r4
 801b0ea:	4628      	mov	r0, r5
 801b0ec:	f000 f82a 	bl	801b144 <__swsetup_r>
 801b0f0:	b118      	cbz	r0, 801b0fa <__swbuf_r+0x32>
 801b0f2:	f04f 37ff 	mov.w	r7, #4294967295
 801b0f6:	4638      	mov	r0, r7
 801b0f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0fa:	6823      	ldr	r3, [r4, #0]
 801b0fc:	6922      	ldr	r2, [r4, #16]
 801b0fe:	1a98      	subs	r0, r3, r2
 801b100:	6963      	ldr	r3, [r4, #20]
 801b102:	b2f6      	uxtb	r6, r6
 801b104:	4283      	cmp	r3, r0
 801b106:	4637      	mov	r7, r6
 801b108:	dc05      	bgt.n	801b116 <__swbuf_r+0x4e>
 801b10a:	4621      	mov	r1, r4
 801b10c:	4628      	mov	r0, r5
 801b10e:	f7ff fdc1 	bl	801ac94 <_fflush_r>
 801b112:	2800      	cmp	r0, #0
 801b114:	d1ed      	bne.n	801b0f2 <__swbuf_r+0x2a>
 801b116:	68a3      	ldr	r3, [r4, #8]
 801b118:	3b01      	subs	r3, #1
 801b11a:	60a3      	str	r3, [r4, #8]
 801b11c:	6823      	ldr	r3, [r4, #0]
 801b11e:	1c5a      	adds	r2, r3, #1
 801b120:	6022      	str	r2, [r4, #0]
 801b122:	701e      	strb	r6, [r3, #0]
 801b124:	6962      	ldr	r2, [r4, #20]
 801b126:	1c43      	adds	r3, r0, #1
 801b128:	429a      	cmp	r2, r3
 801b12a:	d004      	beq.n	801b136 <__swbuf_r+0x6e>
 801b12c:	89a3      	ldrh	r3, [r4, #12]
 801b12e:	07db      	lsls	r3, r3, #31
 801b130:	d5e1      	bpl.n	801b0f6 <__swbuf_r+0x2e>
 801b132:	2e0a      	cmp	r6, #10
 801b134:	d1df      	bne.n	801b0f6 <__swbuf_r+0x2e>
 801b136:	4621      	mov	r1, r4
 801b138:	4628      	mov	r0, r5
 801b13a:	f7ff fdab 	bl	801ac94 <_fflush_r>
 801b13e:	2800      	cmp	r0, #0
 801b140:	d0d9      	beq.n	801b0f6 <__swbuf_r+0x2e>
 801b142:	e7d6      	b.n	801b0f2 <__swbuf_r+0x2a>

0801b144 <__swsetup_r>:
 801b144:	b538      	push	{r3, r4, r5, lr}
 801b146:	4b29      	ldr	r3, [pc, #164]	@ (801b1ec <__swsetup_r+0xa8>)
 801b148:	4605      	mov	r5, r0
 801b14a:	6818      	ldr	r0, [r3, #0]
 801b14c:	460c      	mov	r4, r1
 801b14e:	b118      	cbz	r0, 801b158 <__swsetup_r+0x14>
 801b150:	6a03      	ldr	r3, [r0, #32]
 801b152:	b90b      	cbnz	r3, 801b158 <__swsetup_r+0x14>
 801b154:	f7fd ff74 	bl	8019040 <__sinit>
 801b158:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b15c:	0719      	lsls	r1, r3, #28
 801b15e:	d422      	bmi.n	801b1a6 <__swsetup_r+0x62>
 801b160:	06da      	lsls	r2, r3, #27
 801b162:	d407      	bmi.n	801b174 <__swsetup_r+0x30>
 801b164:	2209      	movs	r2, #9
 801b166:	602a      	str	r2, [r5, #0]
 801b168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b16c:	81a3      	strh	r3, [r4, #12]
 801b16e:	f04f 30ff 	mov.w	r0, #4294967295
 801b172:	e033      	b.n	801b1dc <__swsetup_r+0x98>
 801b174:	0758      	lsls	r0, r3, #29
 801b176:	d512      	bpl.n	801b19e <__swsetup_r+0x5a>
 801b178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b17a:	b141      	cbz	r1, 801b18e <__swsetup_r+0x4a>
 801b17c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b180:	4299      	cmp	r1, r3
 801b182:	d002      	beq.n	801b18a <__swsetup_r+0x46>
 801b184:	4628      	mov	r0, r5
 801b186:	f7fe ff2f 	bl	8019fe8 <_free_r>
 801b18a:	2300      	movs	r3, #0
 801b18c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b18e:	89a3      	ldrh	r3, [r4, #12]
 801b190:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b194:	81a3      	strh	r3, [r4, #12]
 801b196:	2300      	movs	r3, #0
 801b198:	6063      	str	r3, [r4, #4]
 801b19a:	6923      	ldr	r3, [r4, #16]
 801b19c:	6023      	str	r3, [r4, #0]
 801b19e:	89a3      	ldrh	r3, [r4, #12]
 801b1a0:	f043 0308 	orr.w	r3, r3, #8
 801b1a4:	81a3      	strh	r3, [r4, #12]
 801b1a6:	6923      	ldr	r3, [r4, #16]
 801b1a8:	b94b      	cbnz	r3, 801b1be <__swsetup_r+0x7a>
 801b1aa:	89a3      	ldrh	r3, [r4, #12]
 801b1ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b1b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b1b4:	d003      	beq.n	801b1be <__swsetup_r+0x7a>
 801b1b6:	4621      	mov	r1, r4
 801b1b8:	4628      	mov	r0, r5
 801b1ba:	f000 f883 	bl	801b2c4 <__smakebuf_r>
 801b1be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b1c2:	f013 0201 	ands.w	r2, r3, #1
 801b1c6:	d00a      	beq.n	801b1de <__swsetup_r+0x9a>
 801b1c8:	2200      	movs	r2, #0
 801b1ca:	60a2      	str	r2, [r4, #8]
 801b1cc:	6962      	ldr	r2, [r4, #20]
 801b1ce:	4252      	negs	r2, r2
 801b1d0:	61a2      	str	r2, [r4, #24]
 801b1d2:	6922      	ldr	r2, [r4, #16]
 801b1d4:	b942      	cbnz	r2, 801b1e8 <__swsetup_r+0xa4>
 801b1d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b1da:	d1c5      	bne.n	801b168 <__swsetup_r+0x24>
 801b1dc:	bd38      	pop	{r3, r4, r5, pc}
 801b1de:	0799      	lsls	r1, r3, #30
 801b1e0:	bf58      	it	pl
 801b1e2:	6962      	ldrpl	r2, [r4, #20]
 801b1e4:	60a2      	str	r2, [r4, #8]
 801b1e6:	e7f4      	b.n	801b1d2 <__swsetup_r+0x8e>
 801b1e8:	2000      	movs	r0, #0
 801b1ea:	e7f7      	b.n	801b1dc <__swsetup_r+0x98>
 801b1ec:	200001ac 	.word	0x200001ac

0801b1f0 <_raise_r>:
 801b1f0:	291f      	cmp	r1, #31
 801b1f2:	b538      	push	{r3, r4, r5, lr}
 801b1f4:	4605      	mov	r5, r0
 801b1f6:	460c      	mov	r4, r1
 801b1f8:	d904      	bls.n	801b204 <_raise_r+0x14>
 801b1fa:	2316      	movs	r3, #22
 801b1fc:	6003      	str	r3, [r0, #0]
 801b1fe:	f04f 30ff 	mov.w	r0, #4294967295
 801b202:	bd38      	pop	{r3, r4, r5, pc}
 801b204:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b206:	b112      	cbz	r2, 801b20e <_raise_r+0x1e>
 801b208:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b20c:	b94b      	cbnz	r3, 801b222 <_raise_r+0x32>
 801b20e:	4628      	mov	r0, r5
 801b210:	f000 f830 	bl	801b274 <_getpid_r>
 801b214:	4622      	mov	r2, r4
 801b216:	4601      	mov	r1, r0
 801b218:	4628      	mov	r0, r5
 801b21a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b21e:	f000 b817 	b.w	801b250 <_kill_r>
 801b222:	2b01      	cmp	r3, #1
 801b224:	d00a      	beq.n	801b23c <_raise_r+0x4c>
 801b226:	1c59      	adds	r1, r3, #1
 801b228:	d103      	bne.n	801b232 <_raise_r+0x42>
 801b22a:	2316      	movs	r3, #22
 801b22c:	6003      	str	r3, [r0, #0]
 801b22e:	2001      	movs	r0, #1
 801b230:	e7e7      	b.n	801b202 <_raise_r+0x12>
 801b232:	2100      	movs	r1, #0
 801b234:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b238:	4620      	mov	r0, r4
 801b23a:	4798      	blx	r3
 801b23c:	2000      	movs	r0, #0
 801b23e:	e7e0      	b.n	801b202 <_raise_r+0x12>

0801b240 <raise>:
 801b240:	4b02      	ldr	r3, [pc, #8]	@ (801b24c <raise+0xc>)
 801b242:	4601      	mov	r1, r0
 801b244:	6818      	ldr	r0, [r3, #0]
 801b246:	f7ff bfd3 	b.w	801b1f0 <_raise_r>
 801b24a:	bf00      	nop
 801b24c:	200001ac 	.word	0x200001ac

0801b250 <_kill_r>:
 801b250:	b538      	push	{r3, r4, r5, lr}
 801b252:	4d07      	ldr	r5, [pc, #28]	@ (801b270 <_kill_r+0x20>)
 801b254:	2300      	movs	r3, #0
 801b256:	4604      	mov	r4, r0
 801b258:	4608      	mov	r0, r1
 801b25a:	4611      	mov	r1, r2
 801b25c:	602b      	str	r3, [r5, #0]
 801b25e:	f7ea f939 	bl	80054d4 <_kill>
 801b262:	1c43      	adds	r3, r0, #1
 801b264:	d102      	bne.n	801b26c <_kill_r+0x1c>
 801b266:	682b      	ldr	r3, [r5, #0]
 801b268:	b103      	cbz	r3, 801b26c <_kill_r+0x1c>
 801b26a:	6023      	str	r3, [r4, #0]
 801b26c:	bd38      	pop	{r3, r4, r5, pc}
 801b26e:	bf00      	nop
 801b270:	20003ed0 	.word	0x20003ed0

0801b274 <_getpid_r>:
 801b274:	f7ea b926 	b.w	80054c4 <_getpid>

0801b278 <__swhatbuf_r>:
 801b278:	b570      	push	{r4, r5, r6, lr}
 801b27a:	460c      	mov	r4, r1
 801b27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b280:	2900      	cmp	r1, #0
 801b282:	b096      	sub	sp, #88	@ 0x58
 801b284:	4615      	mov	r5, r2
 801b286:	461e      	mov	r6, r3
 801b288:	da0d      	bge.n	801b2a6 <__swhatbuf_r+0x2e>
 801b28a:	89a3      	ldrh	r3, [r4, #12]
 801b28c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b290:	f04f 0100 	mov.w	r1, #0
 801b294:	bf14      	ite	ne
 801b296:	2340      	movne	r3, #64	@ 0x40
 801b298:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b29c:	2000      	movs	r0, #0
 801b29e:	6031      	str	r1, [r6, #0]
 801b2a0:	602b      	str	r3, [r5, #0]
 801b2a2:	b016      	add	sp, #88	@ 0x58
 801b2a4:	bd70      	pop	{r4, r5, r6, pc}
 801b2a6:	466a      	mov	r2, sp
 801b2a8:	f000 f848 	bl	801b33c <_fstat_r>
 801b2ac:	2800      	cmp	r0, #0
 801b2ae:	dbec      	blt.n	801b28a <__swhatbuf_r+0x12>
 801b2b0:	9901      	ldr	r1, [sp, #4]
 801b2b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b2b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b2ba:	4259      	negs	r1, r3
 801b2bc:	4159      	adcs	r1, r3
 801b2be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b2c2:	e7eb      	b.n	801b29c <__swhatbuf_r+0x24>

0801b2c4 <__smakebuf_r>:
 801b2c4:	898b      	ldrh	r3, [r1, #12]
 801b2c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b2c8:	079d      	lsls	r5, r3, #30
 801b2ca:	4606      	mov	r6, r0
 801b2cc:	460c      	mov	r4, r1
 801b2ce:	d507      	bpl.n	801b2e0 <__smakebuf_r+0x1c>
 801b2d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b2d4:	6023      	str	r3, [r4, #0]
 801b2d6:	6123      	str	r3, [r4, #16]
 801b2d8:	2301      	movs	r3, #1
 801b2da:	6163      	str	r3, [r4, #20]
 801b2dc:	b003      	add	sp, #12
 801b2de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b2e0:	ab01      	add	r3, sp, #4
 801b2e2:	466a      	mov	r2, sp
 801b2e4:	f7ff ffc8 	bl	801b278 <__swhatbuf_r>
 801b2e8:	9f00      	ldr	r7, [sp, #0]
 801b2ea:	4605      	mov	r5, r0
 801b2ec:	4639      	mov	r1, r7
 801b2ee:	4630      	mov	r0, r6
 801b2f0:	f7fe feee 	bl	801a0d0 <_malloc_r>
 801b2f4:	b948      	cbnz	r0, 801b30a <__smakebuf_r+0x46>
 801b2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2fa:	059a      	lsls	r2, r3, #22
 801b2fc:	d4ee      	bmi.n	801b2dc <__smakebuf_r+0x18>
 801b2fe:	f023 0303 	bic.w	r3, r3, #3
 801b302:	f043 0302 	orr.w	r3, r3, #2
 801b306:	81a3      	strh	r3, [r4, #12]
 801b308:	e7e2      	b.n	801b2d0 <__smakebuf_r+0xc>
 801b30a:	89a3      	ldrh	r3, [r4, #12]
 801b30c:	6020      	str	r0, [r4, #0]
 801b30e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b312:	81a3      	strh	r3, [r4, #12]
 801b314:	9b01      	ldr	r3, [sp, #4]
 801b316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b31a:	b15b      	cbz	r3, 801b334 <__smakebuf_r+0x70>
 801b31c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b320:	4630      	mov	r0, r6
 801b322:	f000 f81d 	bl	801b360 <_isatty_r>
 801b326:	b128      	cbz	r0, 801b334 <__smakebuf_r+0x70>
 801b328:	89a3      	ldrh	r3, [r4, #12]
 801b32a:	f023 0303 	bic.w	r3, r3, #3
 801b32e:	f043 0301 	orr.w	r3, r3, #1
 801b332:	81a3      	strh	r3, [r4, #12]
 801b334:	89a3      	ldrh	r3, [r4, #12]
 801b336:	431d      	orrs	r5, r3
 801b338:	81a5      	strh	r5, [r4, #12]
 801b33a:	e7cf      	b.n	801b2dc <__smakebuf_r+0x18>

0801b33c <_fstat_r>:
 801b33c:	b538      	push	{r3, r4, r5, lr}
 801b33e:	4d07      	ldr	r5, [pc, #28]	@ (801b35c <_fstat_r+0x20>)
 801b340:	2300      	movs	r3, #0
 801b342:	4604      	mov	r4, r0
 801b344:	4608      	mov	r0, r1
 801b346:	4611      	mov	r1, r2
 801b348:	602b      	str	r3, [r5, #0]
 801b34a:	f7ea f923 	bl	8005594 <_fstat>
 801b34e:	1c43      	adds	r3, r0, #1
 801b350:	d102      	bne.n	801b358 <_fstat_r+0x1c>
 801b352:	682b      	ldr	r3, [r5, #0]
 801b354:	b103      	cbz	r3, 801b358 <_fstat_r+0x1c>
 801b356:	6023      	str	r3, [r4, #0]
 801b358:	bd38      	pop	{r3, r4, r5, pc}
 801b35a:	bf00      	nop
 801b35c:	20003ed0 	.word	0x20003ed0

0801b360 <_isatty_r>:
 801b360:	b538      	push	{r3, r4, r5, lr}
 801b362:	4d06      	ldr	r5, [pc, #24]	@ (801b37c <_isatty_r+0x1c>)
 801b364:	2300      	movs	r3, #0
 801b366:	4604      	mov	r4, r0
 801b368:	4608      	mov	r0, r1
 801b36a:	602b      	str	r3, [r5, #0]
 801b36c:	f7ea f922 	bl	80055b4 <_isatty>
 801b370:	1c43      	adds	r3, r0, #1
 801b372:	d102      	bne.n	801b37a <_isatty_r+0x1a>
 801b374:	682b      	ldr	r3, [r5, #0]
 801b376:	b103      	cbz	r3, 801b37a <_isatty_r+0x1a>
 801b378:	6023      	str	r3, [r4, #0]
 801b37a:	bd38      	pop	{r3, r4, r5, pc}
 801b37c:	20003ed0 	.word	0x20003ed0

0801b380 <_init>:
 801b380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b382:	bf00      	nop
 801b384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b386:	bc08      	pop	{r3}
 801b388:	469e      	mov	lr, r3
 801b38a:	4770      	bx	lr

0801b38c <_fini>:
 801b38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b38e:	bf00      	nop
 801b390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b392:	bc08      	pop	{r3}
 801b394:	469e      	mov	lr, r3
 801b396:	4770      	bx	lr
