<html><body>
<pre>
 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-15-2012,  6:03PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
36 /72  ( 50%) 177 /360  ( 49%) 55 /216 ( 25%)   29 /72  ( 40%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18       12/54       84/90       1/ 9
FB2          13/18       19/54       26/90       2/ 9
FB3          14/18       20/54       63/90       6/ 9
FB4           2/18        4/54        4/90       0/ 7
             -----       -----       -----      -----    
             36/72       55/216     177/360      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'rst' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :     7      28
Output        :    2           2    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total      9           9

** Power Data **

There are 36 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 2 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
volt                          0     0     FB2_17  44   I/O     O       STD  FAST 
xmt                           21    12    FB3_8   13   I/O     O       STD  FAST RESET

** 34 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
XLXI_2/state_FSM_FFd2         26    12    FB1_1   STD  RESET
XLXN_4<3>                     4     8     FB1_4   STD  RESET
XLXN_4<2>                     4     8     FB1_6   STD  RESET
XLXN_4<1>                     4     8     FB1_7   STD  RESET
XLXI_2/state_FSM_FFd4         10    8     FB1_9   STD  RESET
XLXI_2/state_FSM_FFd5         16    12    FB1_11  STD  RESET
XLXI_2/state_FSM_FFd1         20    12    FB1_15  STD  RESET
XLXN_20                       1     8     FB2_6   STD  RESET
XLXI_8/count<7>               1     7     FB2_7   STD  RESET
XLXI_8/count<6>               1     6     FB2_8   STD  RESET
XLXI_8/count<5>               1     5     FB2_9   STD  RESET
XLXI_8/count<4>               1     4     FB2_10  STD  RESET
XLXI_8/count<3>               1     3     FB2_11  STD  RESET
XLXI_8/count<2>               1     2     FB2_12  STD  RESET
XLXI_8/count<1>               1     1     FB2_13  STD  RESET
XLXN_5<1>/XLXN_5<1>_D         2     2     FB2_14  STD  
XLXN_5<0>/XLXN_5<0>_D         2     2     FB2_15  STD  
XLXN_4<0>                     4     7     FB2_16  STD  RESET
XLXI_2/state_FSM_FFd3         10    7     FB2_18  STD  RESET
XLXI_4/state_FSM_FFd1         3     7     FB3_1   STD  RESET
xmt_OBUF/xmt_OBUF_RSTF__$INT  1     2     FB3_3   STD  
XLXI_8/count<0>               0     0     FB3_4   STD  RESET
XLXN_4<3>/XLXN_4<3>_RSTF      2     3     FB3_5   STD  
XLXI_1/state_FSM_FFd2         3     8     FB3_10  STD  RESET
XLXI_1/sendcount<2>           3     9     FB3_11  STD  RESET
XLXI_1/sendcount<1>           3     8     FB3_12  STD  RESET
XLXI_1/sendcount<0>           3     7     FB3_13  STD  RESET
XLXI_4/state_FSM_FFd3         4     6     FB3_14  STD  RESET
XLXI_4/state_FSM_FFd2         4     7     FB3_15  STD  RESET
XLXI_4/state_FSM_FFd4         5     7     FB3_16  STD  RESET
XLXI_1/state_FSM_FFd1         5     7     FB3_17  STD  RESET
XLXI_4/state_FSM_FFd5         6     6     FB3_18  STD  RESET
XLXN_5<3>/XLXN_5<3>_D         2     2     FB4_17  STD  
XLXN_5<2>/XLXN_5<2>_D         2     2     FB4_18  STD  

** 7 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
clk                           FB1_9   5    GCK/I/O GCK
rst                           FB2_9   39   GSR/I/O GSR/I
rcv                           FB3_9   14   I/O     I
key<0>                        FB3_11  18   I/O     I
key<1>                        FB3_14  19   I/O     I
key<2>                        FB3_15  20   I/O     I
key<3>                        FB3_17  22   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_2/state_FSM_FFd2
                     26      21<-   0   0     FB1_1         (b)     (b)
(unused)              0       0   /\5   0     FB1_2   1     I/O     (b)
(unused)              0       0   /\5   0     FB1_3         (b)     (b)
XLXN_4<3>             4       0   /\1   0     FB1_4         (b)     (b)
(unused)              0       0     0   5     FB1_5   2     I/O     
XLXN_4<2>             4       0     0   1     FB1_6   3     I/O     (b)
XLXN_4<1>             4       0   \/1   0     FB1_7         (b)     (b)
(unused)              0       0   \/5   0     FB1_8   4     I/O     (b)
XLXI_2/state_FSM_FFd4
                     10       6<- \/1   0     FB1_9   5     GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_10        (b)     (b)
XLXI_2/state_FSM_FFd5
                     16      11<-   0   0     FB1_11  6     GCK/I/O (b)
(unused)              0       0   /\5   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
(unused)              0       0   \/5   0     FB1_14  7     GCK/I/O (b)
XLXI_2/state_FSM_FFd1
                     20      15<-   0   0     FB1_15  8     I/O     (b)
(unused)              0       0   /\5   0     FB1_16        (b)     (b)
(unused)              0       0   \/5   0     FB1_17  9     I/O     (b)
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_2/state_FSM_FFd1   5: XLXI_2/state_FSM_FFd5   9: XLXN_4<2> 
  2: XLXI_2/state_FSM_FFd2   6: XLXN_20                10: XLXN_4<3> 
  3: XLXI_2/state_FSM_FFd3   7: XLXN_4<0>              11: XLXN_4<3>/XLXN_4<3>_RSTF 
  4: XLXI_2/state_FSM_FFd4   8: XLXN_4<1>              12: rcv 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_2/state_FSM_FFd2 
                     XXXXXXXXXXXX............................ 12
XLXN_4<3>            XXXXXX....XX............................ 8
XLXN_4<2>            XXXXXX....XX............................ 8
XLXN_4<1>            XXXXXX....XX............................ 8
XLXI_2/state_FSM_FFd4 
                     XXXXXX....XX............................ 8
XLXI_2/state_FSM_FFd5 
                     XXXXXXXXXXXX............................ 12
XLXI_2/state_FSM_FFd1 
                     XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               19/35
Number of signals used by logic mapping into function block:  19
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB2_1         (b)     (b)
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
XLXN_20               1       0     0   4     FB2_6   37    I/O     (b)
XLXI_8/count<7>       1       0     0   4     FB2_7         (b)     (b)
XLXI_8/count<6>       1       0     0   4     FB2_8   38    I/O     (b)
XLXI_8/count<5>       1       0     0   4     FB2_9   39    GSR/I/O GSR/I
XLXI_8/count<4>       1       0     0   4     FB2_10        (b)     (b)
XLXI_8/count<3>       1       0     0   4     FB2_11  40    GTS/I/O (b)
XLXI_8/count<2>       1       0     0   4     FB2_12        (b)     (b)
XLXI_8/count<1>       1       0     0   4     FB2_13        (b)     (b)
XLXN_5<1>/XLXN_5<1>_D
                      2       0     0   3     FB2_14  42    GTS/I/O (b)
XLXN_5<0>/XLXN_5<0>_D
                      2       0     0   3     FB2_15  43    I/O     (b)
XLXN_4<0>             4       0     0   1     FB2_16        (b)     (b)
volt                  0       0   \/4   1     FB2_17  44    I/O     O
XLXI_2/state_FSM_FFd3
                     10       5<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_2/state_FSM_FFd2   8: XLXI_8/count<3>   14: XLXN_4<0> 
  2: XLXI_2/state_FSM_FFd3   9: XLXI_8/count<4>   15: XLXN_4<1> 
  3: XLXI_2/state_FSM_FFd4  10: XLXI_8/count<5>   16: XLXN_4<3>/XLXN_4<3>_RSTF 
  4: XLXI_2/state_FSM_FFd5  11: XLXI_8/count<6>   17: key<0> 
  5: XLXI_8/count<0>        12: XLXI_8/count<7>   18: key<1> 
  6: XLXI_8/count<1>        13: XLXN_20           19: rcv 
  7: XLXI_8/count<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_20              ....XXXXXXXX............................ 8
XLXI_8/count<7>      ....XXXXXXX............................. 7
XLXI_8/count<6>      ....XXXXXX.............................. 6
XLXI_8/count<5>      ....XXXXX............................... 5
XLXI_8/count<4>      ....XXXX................................ 4
XLXI_8/count<3>      ....XXX................................. 3
XLXI_8/count<2>      ....XX.................................. 2
XLXI_8/count<1>      ....X................................... 1
XLXN_5<1>/XLXN_5<1>_D 
                     ..............X..X...................... 2
XLXN_5<0>/XLXN_5<0>_D 
                     .............X..X....................... 2
XLXN_4<0>            XXXX........X..X..X..................... 7
volt                 ........................................ 0
XLXI_2/state_FSM_FFd3 
                     XXXX........X..X..X..................... 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_4/state_FSM_FFd1
                      3       0   /\1   1     FB3_1         (b)     (b)
(unused)              0       0     0   5     FB3_2   11    I/O     
xmt_OBUF/xmt_OBUF_RSTF__$INT
                      1       0     0   4     FB3_3         (b)     (b)
XLXI_8/count<0>       0       0     0   5     FB3_4         (b)     (b)
XLXN_4<3>/XLXN_4<3>_RSTF
                      2       0     0   3     FB3_5   12    I/O     (b)
(unused)              0       0   \/5   0     FB3_6         (b)     (b)
(unused)              0       0   \/5   0     FB3_7         (b)     (b)
xmt                  21      16<-   0   0     FB3_8   13    I/O     O
(unused)              0       0   /\5   0     FB3_9   14    I/O     I
XLXI_1/state_FSM_FFd2
                      3       0   /\1   1     FB3_10        (b)     (b)
XLXI_1/sendcount<2>   3       0     0   2     FB3_11  18    I/O     I
XLXI_1/sendcount<1>   3       0     0   2     FB3_12        (b)     (b)
XLXI_1/sendcount<0>   3       0     0   2     FB3_13        (b)     (b)
XLXI_4/state_FSM_FFd3
                      4       0     0   1     FB3_14  19    I/O     I
XLXI_4/state_FSM_FFd2
                      4       0     0   1     FB3_15  20    I/O     I
XLXI_4/state_FSM_FFd4
                      5       0     0   0     FB3_16  24    I/O     (b)
XLXI_1/state_FSM_FFd1
                      5       0     0   0     FB3_17  22    I/O     I
XLXI_4/state_FSM_FFd5
                      6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/sendcount<0>     8: XLXI_4/state_FSM_FFd1  15: XLXN_5<1>/XLXN_5<1>_D 
  2: XLXI_1/sendcount<1>     9: XLXI_4/state_FSM_FFd2  16: XLXN_5<2>/XLXN_5<2>_D 
  3: XLXI_1/sendcount<2>    10: XLXI_4/state_FSM_FFd3  17: XLXN_5<3>/XLXN_5<3>_D 
  4: XLXI_1/state_FSM_FFd1  11: XLXI_4/state_FSM_FFd4  18: rst 
  5: XLXI_1/state_FSM_FFd2  12: XLXI_4/state_FSM_FFd5  19: xmt 
  6: XLXI_2/state_FSM_FFd1  13: XLXN_20                20: xmt_OBUF/xmt_OBUF_RSTF__$INT 
  7: XLXI_2/state_FSM_FFd4  14: XLXN_5<0>/XLXN_5<0>_D 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_4/state_FSM_FFd1 
                     .......XXXXXX......X.................... 7
xmt_OBUF/xmt_OBUF_RSTF__$INT 
                     ...XX................................... 2
XLXI_8/count<0>      ........................................ 0
XLXN_4<3>/XLXN_4<3>_RSTF 
                     ...XX............X...................... 3
xmt                  .......XXXXXXXXXX.XX.................... 12
XLXI_1/state_FSM_FFd2 
                     XXXXXXX.....X........................... 8
XLXI_1/sendcount<2>  XXXXX..X..X.X....X...................... 9
XLXI_1/sendcount<1>  XX.XX..X..X.X....X...................... 8
XLXI_1/sendcount<0>  X..XX..X..X.X....X...................... 7
XLXI_4/state_FSM_FFd3 
                     ........XXXXX......X.................... 6
XLXI_4/state_FSM_FFd2 
                     .......XXXXXX......X.................... 7
XLXI_4/state_FSM_FFd4 
                     .......XXXXXX......X.................... 7
XLXI_1/state_FSM_FFd1 
                     ...XXXXX..X.X........................... 7
XLXI_4/state_FSM_FFd5 
                     .......XXXX.X......X.................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
XLXN_5<3>/XLXN_5<3>_D
                      2       0     0   3     FB4_17  34    I/O     (b)
XLXN_5<2>/XLXN_5<2>_D
                      2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXN_4<2>          3: key<2>             4: key<3> 
  2: XLXN_4<3>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_5<3>/XLXN_5<3>_D 
                     .X.X.................................... 2
XLXN_5<2>/XLXN_5<2>_D 
                     X.X..................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





























FTCPE_XLXI_1/sendcount0: FTCPE port map (XLXI_1/sendcount(0),XLXI_1/sendcount_T(0),XLXN_20,'0','0');
XLXI_1/sendcount_T(0) <= ((rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	NOT XLXI_1/state_FSM_FFd2 AND XLXI_1/sendcount(0))
	OR (rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4));

FTCPE_XLXI_1/sendcount1: FTCPE port map (XLXI_1/sendcount(1),XLXI_1/sendcount_T(1),XLXN_20,'0','0');
XLXI_1/sendcount_T(1) <= ((rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	NOT XLXI_1/state_FSM_FFd2 AND XLXI_1/sendcount(1))
	OR (rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4 AND 
	XLXI_1/sendcount(0)));

FTCPE_XLXI_1/sendcount2: FTCPE port map (XLXI_1/sendcount(2),XLXI_1/sendcount_T(2),XLXN_20,'0','0');
XLXI_1/sendcount_T(2) <= ((rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	NOT XLXI_1/state_FSM_FFd2 AND XLXI_1/sendcount(2))
	OR (rst AND NOT XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4 AND 
	XLXI_1/sendcount(0) AND XLXI_1/sendcount(1)));

FDCPE_XLXI_1/state_FSM_FFd1: FDCPE port map (XLXI_1/state_FSM_FFd1,XLXI_1/state_FSM_FFd1_D,XLXN_20,NOT rst,'0');
XLXI_1/state_FSM_FFd1_D <= ((NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2)
	OR (NOT XLXI_1/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd4)
	OR (NOT XLXI_1/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd1)
	OR (NOT XLXI_1/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd1 AND 
	XLXI_4/state_FSM_FFd4));

FTCPE_XLXI_1/state_FSM_FFd2: FTCPE port map (XLXI_1/state_FSM_FFd2,XLXI_1/state_FSM_FFd2_T,XLXN_20,NOT rst,'0');
XLXI_1/state_FSM_FFd2_T <= ((XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	XLXI_1/sendcount(0) AND XLXI_1/sendcount(1) AND XLXI_1/sendcount(2)));

FTCPE_XLXI_2/state_FSM_FFd1: FTCPE port map (XLXI_2/state_FSM_FFd1,XLXI_2/state_FSM_FFd1_T,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0');
XLXI_2/state_FSM_FFd1_T <= ((EXP11_.EXP)
	OR (rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND NOT XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND NOT XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND XLXN_4(0) AND XLXN_4(1) AND NOT XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXN_4(0) AND NOT XLXN_4(1) AND NOT XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd1)
	OR (NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (rcv AND XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1));

FDCPE_XLXI_2/state_FSM_FFd2: FDCPE port map (XLXI_2/state_FSM_FFd2,XLXI_2/state_FSM_FFd2_D,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0');
XLXI_2/state_FSM_FFd2_D <= ((EXP7_.EXP)
	OR (NOT rcv AND XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND NOT XLXN_4(2) AND 
	XLXN_4(3) AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND XLXI_2/state_FSM_FFd1)
	OR (EXP14_.EXP)
	OR (rcv AND XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2)
	OR (NOT rcv AND XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd1)
	OR (XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND 
	NOT XLXI_2/state_FSM_FFd1));

FDCPE_XLXI_2/state_FSM_FFd3: FDCPE port map (XLXI_2/state_FSM_FFd3,XLXI_2/state_FSM_FFd3_D,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0');
XLXI_2/state_FSM_FFd3_D <= ((NOT rcv AND XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (NOT rcv AND XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (rcv AND XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd4 AND 
	NOT XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3));

FDCPE_XLXI_2/state_FSM_FFd4: FDCPE port map (XLXI_2/state_FSM_FFd4,XLXI_2/state_FSM_FFd4_D,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0');
XLXI_2/state_FSM_FFd4_D <= ((XLXN_4(1).EXP)
	OR (NOT rcv AND XLXI_2/state_FSM_FFd4 AND 
	XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd2 AND 
	XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (XLXI_2/state_FSM_FFd5 AND XLXI_2/state_FSM_FFd2 AND 
	NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (XLXI_2/state_FSM_FFd5 AND NOT XLXI_2/state_FSM_FFd2 AND 
	XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (rcv AND NOT XLXI_2/state_FSM_FFd4)
	OR (NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5));

FDCPE_XLXI_2/state_FSM_FFd5: FDCPE port map (XLXI_2/state_FSM_FFd5,XLXI_2/state_FSM_FFd5_D,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0');
XLXI_2/state_FSM_FFd5_D <= ((XLXI_2/state_FSM_FFd4.EXP)
	OR (XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd5 AND 
	NOT XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd5 AND 
	NOT XLXI_2/state_FSM_FFd2 AND XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (rcv AND XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND NOT XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND XLXN_4(0) AND XLXN_4(1) AND NOT XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND XLXN_4(0) AND NOT XLXN_4(1) AND NOT XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND XLXN_4(2) AND 
	NOT XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (rcv AND NOT XLXN_4(0) AND XLXN_4(1) AND NOT XLXN_4(2) AND 
	XLXN_4(3) AND NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd5 AND 
	NOT XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1)
	OR (NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd2 AND 
	NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1));

FTCPE_XLXI_4/state_FSM_FFd1: FTCPE port map (XLXI_4/state_FSM_FFd1,XLXI_4/state_FSM_FFd1_T,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
XLXI_4/state_FSM_FFd1_T <= (NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd1 AND NOT XLXI_4/state_FSM_FFd4);

FTCPE_XLXI_4/state_FSM_FFd2: FTCPE port map (XLXI_4/state_FSM_FFd2,XLXI_4/state_FSM_FFd2_T,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
XLXI_4/state_FSM_FFd2_T <= ((NOT XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd1)
	OR (NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd4));

FTCPE_XLXI_4/state_FSM_FFd3: FTCPE port map (XLXI_4/state_FSM_FFd3,XLXI_4/state_FSM_FFd3_T,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
XLXI_4/state_FSM_FFd3_T <= ((NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4));

FDCPE_XLXI_4/state_FSM_FFd4: FDCPE port map (XLXI_4/state_FSM_FFd4,XLXI_4/state_FSM_FFd4_D,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
XLXI_4/state_FSM_FFd4_D <= ((NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd4)
	OR (XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd1)
	OR (XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd1));

FDCPE_XLXI_4/state_FSM_FFd5: FDCPE port map (XLXI_4/state_FSM_FFd5,XLXI_4/state_FSM_FFd5_D,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
XLXI_4/state_FSM_FFd5_D <= ((XLXI_4/state_FSM_FFd3 AND NOT XLXI_4/state_FSM_FFd2 AND 
	NOT XLXI_4/state_FSM_FFd1 AND NOT XLXI_4/state_FSM_FFd4)
	OR (XLXI_4/state_FSM_FFd3 AND XLXI_4/state_FSM_FFd2 AND 
	NOT XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd3 AND XLXI_4/state_FSM_FFd2 AND 
	NOT XLXI_4/state_FSM_FFd1 AND NOT XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd3 AND NOT XLXI_4/state_FSM_FFd2 AND 
	NOT XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4));

FTCPE_XLXI_8/count0: FTCPE port map (XLXI_8/count(0),'1',clk,NOT rst,'0');

FTCPE_XLXI_8/count1: FTCPE port map (XLXI_8/count(1),XLXI_8/count(0),clk,NOT rst,'0');

FTCPE_XLXI_8/count2: FTCPE port map (XLXI_8/count(2),XLXI_8/count_T(2),clk,NOT rst,'0');
XLXI_8/count_T(2) <= (XLXI_8/count(0) AND XLXI_8/count(1));

FTCPE_XLXI_8/count3: FTCPE port map (XLXI_8/count(3),XLXI_8/count_T(3),clk,NOT rst,'0');
XLXI_8/count_T(3) <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2));

FTCPE_XLXI_8/count4: FTCPE port map (XLXI_8/count(4),XLXI_8/count_T(4),clk,NOT rst,'0');
XLXI_8/count_T(4) <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2) AND XLXI_8/count(3));

FTCPE_XLXI_8/count5: FTCPE port map (XLXI_8/count(5),XLXI_8/count_T(5),clk,NOT rst,'0');
XLXI_8/count_T(5) <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2) AND XLXI_8/count(3) AND XLXI_8/count(4));

FTCPE_XLXI_8/count6: FTCPE port map (XLXI_8/count(6),XLXI_8/count_T(6),clk,NOT rst,'0');
XLXI_8/count_T(6) <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2) AND XLXI_8/count(3) AND XLXI_8/count(4) AND 
	XLXI_8/count(5));

FTCPE_XLXI_8/count7: FTCPE port map (XLXI_8/count(7),XLXI_8/count_T(7),clk,NOT rst,'0');
XLXI_8/count_T(7) <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2) AND XLXI_8/count(3) AND XLXI_8/count(4) AND 
	XLXI_8/count(5) AND XLXI_8/count(6));

FDCPE_XLXN_20: FDCPE port map (XLXN_20,XLXN_20_D,clk,NOT rst,'0');
XLXN_20_D <= (XLXI_8/count(0) AND XLXI_8/count(1) AND 
	XLXI_8/count(2) AND XLXI_8/count(3) AND XLXI_8/count(4) AND 
	XLXI_8/count(5) AND XLXI_8/count(6) AND XLXI_8/count(7));

FDCPE_XLXN_40: FDCPE port map (XLXN_4(0),rcv,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0',XLXN_4_CE(0));
XLXN_4_CE(0) <= (XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3);

FDCPE_XLXN_41: FDCPE port map (XLXN_4(1),rcv,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0',XLXN_4_CE(1));
XLXN_4_CE(1) <= (XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1);

FDCPE_XLXN_42: FDCPE port map (XLXN_4(2),rcv,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0',XLXN_4_CE(2));
XLXN_4_CE(2) <= (NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1);


XLXN_4(3)/XLXN_4(3)_RSTF <= ((NOT rst)
	OR (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2));

FDCPE_XLXN_43: FDCPE port map (XLXN_4(3),rcv,XLXN_20,XLXN_4(3)/XLXN_4(3)_RSTF,'0',XLXN_4_CE(3));
XLXN_4_CE(3) <= (NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd5 AND 
	XLXI_2/state_FSM_FFd2 AND NOT XLXI_2/state_FSM_FFd3 AND NOT XLXI_2/state_FSM_FFd1);


XLXN_5(0)/XLXN_5(0)_D <= key(0)
	 XOR 
XLXN_5(0)/XLXN_5(0)_D <= XLXN_4(0);


XLXN_5(1)/XLXN_5(1)_D <= key(1)
	 XOR 
XLXN_5(1)/XLXN_5(1)_D <= XLXN_4(1);


XLXN_5(2)/XLXN_5(2)_D <= key(2)
	 XOR 
XLXN_5(2)/XLXN_5(2)_D <= XLXN_4(2);


XLXN_5(3)/XLXN_5(3)_D <= key(3)
	 XOR 
XLXN_5(3)/XLXN_5(3)_D <= XLXN_4(3);


volt <= '1';

FDCPE_xmt: FDCPE port map (xmt,xmt_D,XLXN_20,NOT xmt_OBUF/xmt_OBUF_RSTF__$INT,'0');
xmt_D <= ((EXP17_.EXP)
	OR (XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd4)
	OR (XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd4)
	OR (XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd1 AND XLXI_4/state_FSM_FFd4 AND XLXN_5(1)/XLXN_5(1)_D)
	OR (XLXI_1/state_FSM_FFd2.EXP)
	OR (NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4 AND XLXN_5(0)/XLXN_5(0)_D)
	OR (NOT XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	NOT XLXI_4/state_FSM_FFd1 AND NOT XLXI_4/state_FSM_FFd4 AND XLXN_5(3)/XLXN_5(3)_D)
	OR (XLXI_4/state_FSM_FFd5 AND NOT XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd1 AND NOT XLXI_4/state_FSM_FFd4 AND 
	XLXN_5(2)/XLXN_5(2)_D)
	OR (NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd1 AND 
	XLXN_5(1)/XLXN_5(1)_D AND NOT XLXN_5(2)/XLXN_5(2)_D AND XLXN_5(0)/XLXN_5(0)_D AND 
	XLXN_5(3)/XLXN_5(3)_D)
	OR (NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd1 AND 
	NOT XLXN_5(1)/XLXN_5(1)_D AND XLXN_5(2)/XLXN_5(2)_D AND XLXN_5(0)/XLXN_5(0)_D AND 
	XLXN_5(3)/XLXN_5(3)_D)
	OR (xmt AND XLXI_4/state_FSM_FFd1 AND 
	XLXI_4/state_FSM_FFd4)
	OR (XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND XLXI_4/state_FSM_FFd4)
	OR (NOT XLXI_4/state_FSM_FFd5 AND XLXI_4/state_FSM_FFd3 AND 
	XLXI_4/state_FSM_FFd2 AND NOT XLXI_4/state_FSM_FFd4));


xmt_OBUF/xmt_OBUF_RSTF__$INT <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 clk                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 xmt                              35 KPR                           
 14 rcv                              36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 rst                           
 18 key<0>                           40 KPR                           
 19 key<1>                           41 VCC                           
 20 key<2>                           42 KPR                           
 21 VCC                              43 KPR                           
 22 key<3>                           44 volt                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
