Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 58cfef2c190d4976937cdcff90b74abd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_ctr
Compiling module xil_defaultlib.CPU_ctr_mul
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Extend_Unit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.jump_PC
Compiling module xil_defaultlib.PC_beq
Compiling module xil_defaultlib.Mul_4to1
Compiling module xil_defaultlib.Multiplexer
Compiling module xil_defaultlib.Multiplexer_5
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Reg_temp
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
