--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1227 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.939ns.
--------------------------------------------------------------------------------

Paths for end point Cntr_14 (SLICE_X7Y86.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_22 (FF)
  Destination:          Cntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_22 to Cntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y88.CQ       Tcko                  0.341   Cntr<23>
                                                       Cntr_22
    SLICE_X6Y88.A2       net (fanout=2)        0.619   Cntr<22>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_14
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.849ns logic, 2.029ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y87.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X6Y88.A1       net (fanout=2)        0.613   Cntr<19>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_14
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.849ns logic, 2.023ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_25 (FF)
  Destination:          Cntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.108 - 0.135)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_25 to Cntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BQ       Tcko                  0.341   Cntr<26>
                                                       Cntr_25
    SLICE_X6Y89.A4       net (fanout=2)        0.326   Cntr<25>
    SLICE_X6Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_GND_8_o_equal_8_o<26>5
    SLICE_X5Y83.B2       net (fanout=2)        0.867   Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_14
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.849ns logic, 1.972ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_15 (SLICE_X7Y86.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_22 (FF)
  Destination:          Cntr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_22 to Cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y88.CQ       Tcko                  0.341   Cntr<23>
                                                       Cntr_22
    SLICE_X6Y88.A2       net (fanout=2)        0.619   Cntr<22>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.849ns logic, 2.029ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y87.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X6Y88.A1       net (fanout=2)        0.613   Cntr<19>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.849ns logic, 2.023ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_25 (FF)
  Destination:          Cntr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.108 - 0.135)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_25 to Cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BQ       Tcko                  0.341   Cntr<26>
                                                       Cntr_25
    SLICE_X6Y89.A4       net (fanout=2)        0.326   Cntr<25>
    SLICE_X6Y89.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_GND_8_o_equal_8_o<26>5
    SLICE_X5Y83.B2       net (fanout=2)        0.867   Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y86.SR       net (fanout=18)       0.779   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y86.CLK      Tsrck                 0.314   Cntr<15>
                                                       Cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.849ns logic, 1.972ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_24 (SLICE_X7Y89.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_22 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.110 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_22 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y88.CQ       Tcko                  0.341   Cntr<23>
                                                       Cntr_22
    SLICE_X6Y88.A2       net (fanout=2)        0.619   Cntr<22>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y89.SR       net (fanout=18)       0.696   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y89.CLK      Tsrck                 0.314   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.849ns logic, 1.946ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_19 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.110 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_19 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y87.DQ       Tcko                  0.341   Cntr<19>
                                                       Cntr_19
    SLICE_X6Y88.A1       net (fanout=2)        0.613   Cntr<19>
    SLICE_X6Y88.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>3
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X5Y83.B3       net (fanout=2)        0.631   Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y89.SR       net (fanout=18)       0.696   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y89.CLK      Tsrck                 0.314   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.849ns logic, 1.940ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_1 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.110 - 0.127)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_1 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.BQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_1
    SLICE_X6Y83.C1       net (fanout=2)        0.598   Cntr<1>
    SLICE_X6Y83.C        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X5Y83.B1       net (fanout=2)        0.593   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X5Y83.B        Tilo                  0.097   Cntr<0>
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X7Y89.SR       net (fanout=18)       0.696   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X7Y89.CLK      Tsrck                 0.314   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.849ns logic, 1.887ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X5Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_2 (FF)
  Destination:          Val_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_2 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.CQ       Tcko                  0.141   Val<2>
                                                       Val_2
    SLICE_X5Y84.A6       net (fanout=15)       0.122   Val<2>
    SLICE_X5Y84.CLK      Tah         (-Th)     0.046   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.095ns logic, 0.122ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point Val_1 (SLICE_X4Y84.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_3 (FF)
  Destination:          Val_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_3 to Val_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.AQ       Tcko                  0.141   Val<3>
                                                       Val_3
    SLICE_X4Y84.B5       net (fanout=16)       0.155   Val<3>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.047   Val<2>
                                                       Val_1_rstpot
                                                       Val_1
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.094ns logic, 0.155ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X5Y84.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_1 (FF)
  Destination:          Val_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_1 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.BQ       Tcko                  0.141   Val<2>
                                                       Val_1
    SLICE_X5Y84.A4       net (fanout=14)       0.203   Val<1>
    SLICE_X5Y84.CLK      Tah         (-Th)     0.046   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.095ns logic, 0.203ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<15>/CLK
  Logical resource: Cntr_14/CK
  Location pin: SLICE_X7Y86.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<15>/CLK
  Logical resource: Cntr_14/CK
  Location pin: SLICE_X7Y86.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1227 paths, 0 nets, and 130 connections

Design statistics:
   Minimum period:   2.939ns{1}   (Maximum frequency: 340.252MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 11 22:54:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 620 MB



