|top
CLOCK_50 => pll_sys:inst_pll_sys.refclk
FPGA_RESET_N => pll_sys:inst_pll_sys.rst
FPGA_RESET_N => reset.IN1
nTRST_i => neorv32_top:neorv32_top_inst.jtag_trst_i
TCK_i => neorv32_top:neorv32_top_inst.jtag_tck_i
TDI_i => neorv32_top:neorv32_top_inst.jtag_tdi_i
TDO_o << neorv32_top:neorv32_top_inst.jtag_tdo_o
TMS_i => neorv32_top:neorv32_top_inst.jtag_tms_i
SDRAM_CLK << pll_sys:inst_pll_sys.outclk_1
SDRAM_CKE << qsys_core:inst_qsys.sdram_cke
SDRAM_CS_N << qsys_core:inst_qsys.sdram_cs_n
SDRAM_RAS_N << qsys_core:inst_qsys.sdram_ras_n
SDRAM_CAS_N << qsys_core:inst_qsys.sdram_cas_n
SDRAM_WE_N << qsys_core:inst_qsys.sdram_we_n
SDRAM_DQ[0] <> qsys_core:inst_qsys.sdram_dq[0]
SDRAM_DQ[1] <> qsys_core:inst_qsys.sdram_dq[1]
SDRAM_DQ[2] <> qsys_core:inst_qsys.sdram_dq[2]
SDRAM_DQ[3] <> qsys_core:inst_qsys.sdram_dq[3]
SDRAM_DQ[4] <> qsys_core:inst_qsys.sdram_dq[4]
SDRAM_DQ[5] <> qsys_core:inst_qsys.sdram_dq[5]
SDRAM_DQ[6] <> qsys_core:inst_qsys.sdram_dq[6]
SDRAM_DQ[7] <> qsys_core:inst_qsys.sdram_dq[7]
SDRAM_DQ[8] <> qsys_core:inst_qsys.sdram_dq[8]
SDRAM_DQ[9] <> qsys_core:inst_qsys.sdram_dq[9]
SDRAM_DQ[10] <> qsys_core:inst_qsys.sdram_dq[10]
SDRAM_DQ[11] <> qsys_core:inst_qsys.sdram_dq[11]
SDRAM_DQ[12] <> qsys_core:inst_qsys.sdram_dq[12]
SDRAM_DQ[13] <> qsys_core:inst_qsys.sdram_dq[13]
SDRAM_DQ[14] <> qsys_core:inst_qsys.sdram_dq[14]
SDRAM_DQ[15] <> qsys_core:inst_qsys.sdram_dq[15]
SDRAM_DQML << qsys_core:inst_qsys.sdram_dqm[0]
SDRAM_DQMU << qsys_core:inst_qsys.sdram_dqm[1]
SDRAM_ADDR[0] << qsys_core:inst_qsys.sdram_addr[0]
SDRAM_ADDR[1] << qsys_core:inst_qsys.sdram_addr[1]
SDRAM_ADDR[2] << qsys_core:inst_qsys.sdram_addr[2]
SDRAM_ADDR[3] << qsys_core:inst_qsys.sdram_addr[3]
SDRAM_ADDR[4] << qsys_core:inst_qsys.sdram_addr[4]
SDRAM_ADDR[5] << qsys_core:inst_qsys.sdram_addr[5]
SDRAM_ADDR[6] << qsys_core:inst_qsys.sdram_addr[6]
SDRAM_ADDR[7] << qsys_core:inst_qsys.sdram_addr[7]
SDRAM_ADDR[8] << qsys_core:inst_qsys.sdram_addr[8]
SDRAM_ADDR[9] << qsys_core:inst_qsys.sdram_addr[9]
SDRAM_ADDR[10] << qsys_core:inst_qsys.sdram_addr[10]
SDRAM_ADDR[11] << qsys_core:inst_qsys.sdram_addr[11]
SDRAM_ADDR[12] << qsys_core:inst_qsys.sdram_addr[12]
SDRAM_BA_0 << qsys_core:inst_qsys.sdram_ba[0]
SDRAM_BA_1 << qsys_core:inst_qsys.sdram_ba[1]
LED[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
LED[1] << LED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] << LED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] << LED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] << LED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] << LED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] << LED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] << LED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] << LED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] << LED[9].DB_MAX_OUTPUT_PORT_TYPE
UART0_TXD << neorv32_top:neorv32_top_inst.uart0_txd_o
UART0_RXD => neorv32_top:neorv32_top_inst.uart0_rxd_i
TWI_SDA => neorv32_top:neorv32_top_inst.twi_sda_i
TWI_SDA_O << neorv32_top:neorv32_top_inst.twi_sda_o
TWI_SCL => neorv32_top:neorv32_top_inst.twi_scl_i
TWI_SCL_O << neorv32_top:neorv32_top_inst.twi_scl_o
PWM[0] << neorv32_top:neorv32_top_inst.pwm_o[0]
PWM[1] << neorv32_top:neorv32_top_inst.pwm_o[1]
PWM[2] << neorv32_top:neorv32_top_inst.pwm_o[2]
PWM[3] << neorv32_top:neorv32_top_inst.pwm_o[3]
GPIO_i[0] => neorv32_top:neorv32_top_inst.gpio_i[0]
GPIO_i[1] => neorv32_top:neorv32_top_inst.gpio_i[1]
GPIO_i[2] => neorv32_top:neorv32_top_inst.gpio_i[2]
GPIO_i[3] => neorv32_top:neorv32_top_inst.gpio_i[3]
GPIO_i[4] => neorv32_top:neorv32_top_inst.gpio_i[4]
GPIO_i[5] => neorv32_top:neorv32_top_inst.gpio_i[5]
GPIO_i[6] => neorv32_top:neorv32_top_inst.gpio_i[6]
GPIO_i[7] => neorv32_top:neorv32_top_inst.gpio_i[7]
GPIO_i[8] => neorv32_top:neorv32_top_inst.gpio_i[8]
GPIO_i[9] => neorv32_top:neorv32_top_inst.gpio_i[9]
GPIO_i[10] => neorv32_top:neorv32_top_inst.gpio_i[10]
GPIO_i[11] => neorv32_top:neorv32_top_inst.gpio_i[11]
GPIO_i[12] => neorv32_top:neorv32_top_inst.gpio_i[12]
GPIO_o[0] << neorv32_top:neorv32_top_inst.gpio_o[0]
GPIO_o[1] << neorv32_top:neorv32_top_inst.gpio_o[1]
GPIO_o[2] << neorv32_top:neorv32_top_inst.gpio_o[2]


|top|pll_sys:inst_pll_sys
refclk => pll_sys_0002:pll_sys_inst.refclk
rst => pll_sys_0002:pll_sys_inst.rst
outclk_0 <= pll_sys_0002:pll_sys_inst.outclk_0
outclk_1 <= pll_sys_0002:pll_sys_inst.outclk_1
locked <= pll_sys_0002:pll_sys_inst.locked


|top|pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top|pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|top|neorv32_top:neorv32_top_inst
clk_i => neorv32_cpu:core_complex:neorv32_cpu_inst.clk_i
clk_i => clk_div_ff[0].CLK
clk_i => clk_div_ff[1].CLK
clk_i => clk_div_ff[2].CLK
clk_i => clk_div_ff[5].CLK
clk_i => clk_div_ff[6].CLK
clk_i => clk_div_ff[9].CLK
clk_i => clk_div_ff[10].CLK
clk_i => clk_div_ff[11].CLK
clk_i => clk_div[0].CLK
clk_i => clk_div[1].CLK
clk_i => clk_div[2].CLK
clk_i => clk_div[3].CLK
clk_i => clk_div[4].CLK
clk_i => clk_div[5].CLK
clk_i => clk_div[6].CLK
clk_i => clk_div[7].CLK
clk_i => clk_div[8].CLK
clk_i => clk_div[9].CLK
clk_i => clk_div[10].CLK
clk_i => clk_div[11].CLK
clk_i => clk_gen_en_ff.CLK
clk_i => neorv32_bus_switch:core_complex:neorv32_core_bus_switch_inst.clk_i
clk_i => neorv32_bus_gateway:neorv32_bus_gateway_inst.clk_i
clk_i => neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst.clk_i
clk_i => neorv32_dmem:memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst.clk_i
clk_i => neorv32_boot_rom:memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst.clk_i
clk_i => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.clk_i
clk_i => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.clk_i
clk_i => neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.clk_i
clk_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.clk_i
clk_i => neorv32_twi:io_system:neorv32_twi_inst_true:neorv32_twi_inst.clk_i
clk_i => neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.clk_i
clk_i => neorv32_sysinfo:io_system:neorv32_sysinfo_inst.clk_i
clk_i => neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.clk_i
clk_i => neorv32_debug_dm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst.clk_i
clk_i => rstn_sys.CLK
clk_i => rstn_sys_sreg[0].CLK
clk_i => rstn_sys_sreg[1].CLK
clk_i => rstn_sys_sreg[2].CLK
clk_i => rstn_sys_sreg[3].CLK
clk_i => rstn_ext.CLK
clk_i => rstn_ext_sreg[0].CLK
clk_i => rstn_ext_sreg[1].CLK
clk_i => rstn_ext_sreg[2].CLK
clk_i => rstn_ext_sreg[3].CLK
rstn_i => rstn_sys.ACLR
rstn_i => rstn_sys_sreg[0].ACLR
rstn_i => rstn_sys_sreg[1].ACLR
rstn_i => rstn_sys_sreg[2].ACLR
rstn_i => rstn_sys_sreg[3].ACLR
rstn_i => rstn_ext.ACLR
rstn_i => rstn_ext_sreg[0].ACLR
rstn_i => rstn_ext_sreg[1].ACLR
rstn_i => rstn_ext_sreg[2].ACLR
rstn_i => rstn_ext_sreg[3].ACLR
jtag_trst_i => neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.jtag_trst_i
jtag_tck_i => neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.jtag_tck_i
jtag_tdi_i => neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.jtag_tdi_i
jtag_tdo_o <= neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.jtag_tdo_o
jtag_tms_i => neorv32_debug_dtm:neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst.jtag_tms_i
wb_tag_o[0] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_tag_o[0]
wb_tag_o[1] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_tag_o[1]
wb_tag_o[2] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_tag_o[2]
wb_adr_o[0] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[0]
wb_adr_o[1] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[1]
wb_adr_o[2] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[2]
wb_adr_o[3] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[3]
wb_adr_o[4] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[4]
wb_adr_o[5] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[5]
wb_adr_o[6] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[6]
wb_adr_o[7] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[7]
wb_adr_o[8] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[8]
wb_adr_o[9] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[9]
wb_adr_o[10] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[10]
wb_adr_o[11] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[11]
wb_adr_o[12] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[12]
wb_adr_o[13] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[13]
wb_adr_o[14] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[14]
wb_adr_o[15] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[15]
wb_adr_o[16] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[16]
wb_adr_o[17] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[17]
wb_adr_o[18] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[18]
wb_adr_o[19] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[19]
wb_adr_o[20] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[20]
wb_adr_o[21] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[21]
wb_adr_o[22] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[22]
wb_adr_o[23] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[23]
wb_adr_o[24] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[24]
wb_adr_o[25] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[25]
wb_adr_o[26] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[26]
wb_adr_o[27] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[27]
wb_adr_o[28] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[28]
wb_adr_o[29] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[29]
wb_adr_o[30] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[30]
wb_adr_o[31] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_adr_o[31]
wb_dat_i[0] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[0]
wb_dat_i[1] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[1]
wb_dat_i[2] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[2]
wb_dat_i[3] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[3]
wb_dat_i[4] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[4]
wb_dat_i[5] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[5]
wb_dat_i[6] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[6]
wb_dat_i[7] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[7]
wb_dat_i[8] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[8]
wb_dat_i[9] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[9]
wb_dat_i[10] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[10]
wb_dat_i[11] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[11]
wb_dat_i[12] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[12]
wb_dat_i[13] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[13]
wb_dat_i[14] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[14]
wb_dat_i[15] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[15]
wb_dat_i[16] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[16]
wb_dat_i[17] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[17]
wb_dat_i[18] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[18]
wb_dat_i[19] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[19]
wb_dat_i[20] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[20]
wb_dat_i[21] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[21]
wb_dat_i[22] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[22]
wb_dat_i[23] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[23]
wb_dat_i[24] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[24]
wb_dat_i[25] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[25]
wb_dat_i[26] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[26]
wb_dat_i[27] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[27]
wb_dat_i[28] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[28]
wb_dat_i[29] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[29]
wb_dat_i[30] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[30]
wb_dat_i[31] => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_i[31]
wb_dat_o[0] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[0]
wb_dat_o[1] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[1]
wb_dat_o[2] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[2]
wb_dat_o[3] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[3]
wb_dat_o[4] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[4]
wb_dat_o[5] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[5]
wb_dat_o[6] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[6]
wb_dat_o[7] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[7]
wb_dat_o[8] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[8]
wb_dat_o[9] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[9]
wb_dat_o[10] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[10]
wb_dat_o[11] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[11]
wb_dat_o[12] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[12]
wb_dat_o[13] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[13]
wb_dat_o[14] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[14]
wb_dat_o[15] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[15]
wb_dat_o[16] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[16]
wb_dat_o[17] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[17]
wb_dat_o[18] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[18]
wb_dat_o[19] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[19]
wb_dat_o[20] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[20]
wb_dat_o[21] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[21]
wb_dat_o[22] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[22]
wb_dat_o[23] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[23]
wb_dat_o[24] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[24]
wb_dat_o[25] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[25]
wb_dat_o[26] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[26]
wb_dat_o[27] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[27]
wb_dat_o[28] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[28]
wb_dat_o[29] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[29]
wb_dat_o[30] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[30]
wb_dat_o[31] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_dat_o[31]
wb_we_o <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_we_o
wb_sel_o[0] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_sel_o[0]
wb_sel_o[1] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_sel_o[1]
wb_sel_o[2] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_sel_o[2]
wb_sel_o[3] <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_sel_o[3]
wb_stb_o <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_stb_o
wb_cyc_o <= neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_cyc_o
wb_ack_i => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_ack_i
wb_err_i => neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst.wb_err_i
slink_rx_dat_i[0] => ~NO_FANOUT~
slink_rx_dat_i[1] => ~NO_FANOUT~
slink_rx_dat_i[2] => ~NO_FANOUT~
slink_rx_dat_i[3] => ~NO_FANOUT~
slink_rx_dat_i[4] => ~NO_FANOUT~
slink_rx_dat_i[5] => ~NO_FANOUT~
slink_rx_dat_i[6] => ~NO_FANOUT~
slink_rx_dat_i[7] => ~NO_FANOUT~
slink_rx_dat_i[8] => ~NO_FANOUT~
slink_rx_dat_i[9] => ~NO_FANOUT~
slink_rx_dat_i[10] => ~NO_FANOUT~
slink_rx_dat_i[11] => ~NO_FANOUT~
slink_rx_dat_i[12] => ~NO_FANOUT~
slink_rx_dat_i[13] => ~NO_FANOUT~
slink_rx_dat_i[14] => ~NO_FANOUT~
slink_rx_dat_i[15] => ~NO_FANOUT~
slink_rx_dat_i[16] => ~NO_FANOUT~
slink_rx_dat_i[17] => ~NO_FANOUT~
slink_rx_dat_i[18] => ~NO_FANOUT~
slink_rx_dat_i[19] => ~NO_FANOUT~
slink_rx_dat_i[20] => ~NO_FANOUT~
slink_rx_dat_i[21] => ~NO_FANOUT~
slink_rx_dat_i[22] => ~NO_FANOUT~
slink_rx_dat_i[23] => ~NO_FANOUT~
slink_rx_dat_i[24] => ~NO_FANOUT~
slink_rx_dat_i[25] => ~NO_FANOUT~
slink_rx_dat_i[26] => ~NO_FANOUT~
slink_rx_dat_i[27] => ~NO_FANOUT~
slink_rx_dat_i[28] => ~NO_FANOUT~
slink_rx_dat_i[29] => ~NO_FANOUT~
slink_rx_dat_i[30] => ~NO_FANOUT~
slink_rx_dat_i[31] => ~NO_FANOUT~
slink_rx_val_i => ~NO_FANOUT~
slink_rx_rdy_o <= <GND>
slink_tx_dat_o[0] <= <GND>
slink_tx_dat_o[1] <= <GND>
slink_tx_dat_o[2] <= <GND>
slink_tx_dat_o[3] <= <GND>
slink_tx_dat_o[4] <= <GND>
slink_tx_dat_o[5] <= <GND>
slink_tx_dat_o[6] <= <GND>
slink_tx_dat_o[7] <= <GND>
slink_tx_dat_o[8] <= <GND>
slink_tx_dat_o[9] <= <GND>
slink_tx_dat_o[10] <= <GND>
slink_tx_dat_o[11] <= <GND>
slink_tx_dat_o[12] <= <GND>
slink_tx_dat_o[13] <= <GND>
slink_tx_dat_o[14] <= <GND>
slink_tx_dat_o[15] <= <GND>
slink_tx_dat_o[16] <= <GND>
slink_tx_dat_o[17] <= <GND>
slink_tx_dat_o[18] <= <GND>
slink_tx_dat_o[19] <= <GND>
slink_tx_dat_o[20] <= <GND>
slink_tx_dat_o[21] <= <GND>
slink_tx_dat_o[22] <= <GND>
slink_tx_dat_o[23] <= <GND>
slink_tx_dat_o[24] <= <GND>
slink_tx_dat_o[25] <= <GND>
slink_tx_dat_o[26] <= <GND>
slink_tx_dat_o[27] <= <GND>
slink_tx_dat_o[28] <= <GND>
slink_tx_dat_o[29] <= <GND>
slink_tx_dat_o[30] <= <GND>
slink_tx_dat_o[31] <= <GND>
slink_tx_val_o <= <GND>
slink_tx_rdy_i => ~NO_FANOUT~
fence_o <= neorv32_cpu:core_complex:neorv32_cpu_inst.dfence_o
fencei_o <= neorv32_cpu:core_complex:neorv32_cpu_inst.ifence_o
xip_csn_o <= <VCC>
xip_clk_o <= <GND>
xip_dat_i => ~NO_FANOUT~
xip_dat_o <= <GND>
gpio_o[0] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[0]
gpio_o[1] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[1]
gpio_o[2] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[2]
gpio_o[3] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[3]
gpio_o[4] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[4]
gpio_o[5] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[5]
gpio_o[6] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[6]
gpio_o[7] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[7]
gpio_o[8] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[8]
gpio_o[9] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[9]
gpio_o[10] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[10]
gpio_o[11] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[11]
gpio_o[12] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[12]
gpio_o[13] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[13]
gpio_o[14] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[14]
gpio_o[15] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[15]
gpio_o[16] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[16]
gpio_o[17] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[17]
gpio_o[18] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[18]
gpio_o[19] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[19]
gpio_o[20] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[20]
gpio_o[21] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[21]
gpio_o[22] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[22]
gpio_o[23] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[23]
gpio_o[24] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[24]
gpio_o[25] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[25]
gpio_o[26] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[26]
gpio_o[27] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[27]
gpio_o[28] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[28]
gpio_o[29] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[29]
gpio_o[30] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[30]
gpio_o[31] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[31]
gpio_o[32] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[32]
gpio_o[33] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[33]
gpio_o[34] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[34]
gpio_o[35] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[35]
gpio_o[36] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[36]
gpio_o[37] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[37]
gpio_o[38] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[38]
gpio_o[39] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[39]
gpio_o[40] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[40]
gpio_o[41] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[41]
gpio_o[42] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[42]
gpio_o[43] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[43]
gpio_o[44] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[44]
gpio_o[45] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[45]
gpio_o[46] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[46]
gpio_o[47] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[47]
gpio_o[48] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[48]
gpio_o[49] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[49]
gpio_o[50] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[50]
gpio_o[51] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[51]
gpio_o[52] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[52]
gpio_o[53] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[53]
gpio_o[54] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[54]
gpio_o[55] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[55]
gpio_o[56] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[56]
gpio_o[57] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[57]
gpio_o[58] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[58]
gpio_o[59] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[59]
gpio_o[60] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[60]
gpio_o[61] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[61]
gpio_o[62] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[62]
gpio_o[63] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[63]
gpio_i[0] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[0]
gpio_i[1] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[1]
gpio_i[2] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[2]
gpio_i[3] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[3]
gpio_i[4] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[4]
gpio_i[5] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[5]
gpio_i[6] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[6]
gpio_i[7] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[7]
gpio_i[8] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[8]
gpio_i[9] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[9]
gpio_i[10] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[10]
gpio_i[11] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[11]
gpio_i[12] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[12]
gpio_i[13] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[13]
gpio_i[14] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[14]
gpio_i[15] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[15]
gpio_i[16] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[16]
gpio_i[17] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[17]
gpio_i[18] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[18]
gpio_i[19] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[19]
gpio_i[20] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[20]
gpio_i[21] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[21]
gpio_i[22] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[22]
gpio_i[23] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[23]
gpio_i[24] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[24]
gpio_i[25] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[25]
gpio_i[26] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[26]
gpio_i[27] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[27]
gpio_i[28] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[28]
gpio_i[29] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[29]
gpio_i[30] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[30]
gpio_i[31] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[31]
gpio_i[32] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[32]
gpio_i[33] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[33]
gpio_i[34] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[34]
gpio_i[35] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[35]
gpio_i[36] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[36]
gpio_i[37] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[37]
gpio_i[38] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[38]
gpio_i[39] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[39]
gpio_i[40] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[40]
gpio_i[41] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[41]
gpio_i[42] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[42]
gpio_i[43] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[43]
gpio_i[44] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[44]
gpio_i[45] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[45]
gpio_i[46] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[46]
gpio_i[47] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[47]
gpio_i[48] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[48]
gpio_i[49] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[49]
gpio_i[50] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[50]
gpio_i[51] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[51]
gpio_i[52] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[52]
gpio_i[53] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[53]
gpio_i[54] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[54]
gpio_i[55] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[55]
gpio_i[56] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[56]
gpio_i[57] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[57]
gpio_i[58] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[58]
gpio_i[59] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[59]
gpio_i[60] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[60]
gpio_i[61] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[61]
gpio_i[62] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[62]
gpio_i[63] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[63]
uart0_txd_o <= neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_txd_o
uart0_rxd_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_rxd_i
uart0_rts_o <= neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_rts_o
uart0_cts_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_cts_i
uart1_txd_o <= <GND>
uart1_rxd_i => ~NO_FANOUT~
uart1_rts_o <= <VCC>
uart1_cts_i => ~NO_FANOUT~
spi_clk_o <= <GND>
spi_dat_o <= <GND>
spi_dat_i => ~NO_FANOUT~
spi_csn_o[0] <= <VCC>
spi_csn_o[1] <= <VCC>
spi_csn_o[2] <= <VCC>
spi_csn_o[3] <= <VCC>
spi_csn_o[4] <= <VCC>
spi_csn_o[5] <= <VCC>
spi_csn_o[6] <= <VCC>
spi_csn_o[7] <= <VCC>
sdi_clk_i => ~NO_FANOUT~
sdi_dat_o <= <GND>
sdi_dat_i => ~NO_FANOUT~
sdi_csn_i => ~NO_FANOUT~
twi_sda_i => neorv32_twi:io_system:neorv32_twi_inst_true:neorv32_twi_inst.twi_sda_i
twi_sda_o <= neorv32_twi:io_system:neorv32_twi_inst_true:neorv32_twi_inst.twi_sda_o
twi_scl_i => neorv32_twi:io_system:neorv32_twi_inst_true:neorv32_twi_inst.twi_scl_i
twi_scl_o <= neorv32_twi:io_system:neorv32_twi_inst_true:neorv32_twi_inst.twi_scl_o
onewire_i => ~NO_FANOUT~
onewire_o <= <VCC>
pwm_o[0] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[0]
pwm_o[1] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[1]
pwm_o[2] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[2]
pwm_o[3] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[3]
pwm_o[4] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[4]
pwm_o[5] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[5]
pwm_o[6] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[6]
pwm_o[7] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[7]
pwm_o[8] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[8]
pwm_o[9] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[9]
pwm_o[10] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[10]
pwm_o[11] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[11]
cfs_in_i[0] => ~NO_FANOUT~
cfs_in_i[1] => ~NO_FANOUT~
cfs_in_i[2] => ~NO_FANOUT~
cfs_in_i[3] => ~NO_FANOUT~
cfs_in_i[4] => ~NO_FANOUT~
cfs_in_i[5] => ~NO_FANOUT~
cfs_in_i[6] => ~NO_FANOUT~
cfs_in_i[7] => ~NO_FANOUT~
cfs_in_i[8] => ~NO_FANOUT~
cfs_in_i[9] => ~NO_FANOUT~
cfs_in_i[10] => ~NO_FANOUT~
cfs_in_i[11] => ~NO_FANOUT~
cfs_in_i[12] => ~NO_FANOUT~
cfs_in_i[13] => ~NO_FANOUT~
cfs_in_i[14] => ~NO_FANOUT~
cfs_in_i[15] => ~NO_FANOUT~
cfs_in_i[16] => ~NO_FANOUT~
cfs_in_i[17] => ~NO_FANOUT~
cfs_in_i[18] => ~NO_FANOUT~
cfs_in_i[19] => ~NO_FANOUT~
cfs_in_i[20] => ~NO_FANOUT~
cfs_in_i[21] => ~NO_FANOUT~
cfs_in_i[22] => ~NO_FANOUT~
cfs_in_i[23] => ~NO_FANOUT~
cfs_in_i[24] => ~NO_FANOUT~
cfs_in_i[25] => ~NO_FANOUT~
cfs_in_i[26] => ~NO_FANOUT~
cfs_in_i[27] => ~NO_FANOUT~
cfs_in_i[28] => ~NO_FANOUT~
cfs_in_i[29] => ~NO_FANOUT~
cfs_in_i[30] => ~NO_FANOUT~
cfs_in_i[31] => ~NO_FANOUT~
cfs_out_o[0] <= <GND>
cfs_out_o[1] <= <GND>
cfs_out_o[2] <= <GND>
cfs_out_o[3] <= <GND>
cfs_out_o[4] <= <GND>
cfs_out_o[5] <= <GND>
cfs_out_o[6] <= <GND>
cfs_out_o[7] <= <GND>
cfs_out_o[8] <= <GND>
cfs_out_o[9] <= <GND>
cfs_out_o[10] <= <GND>
cfs_out_o[11] <= <GND>
cfs_out_o[12] <= <GND>
cfs_out_o[13] <= <GND>
cfs_out_o[14] <= <GND>
cfs_out_o[15] <= <GND>
cfs_out_o[16] <= <GND>
cfs_out_o[17] <= <GND>
cfs_out_o[18] <= <GND>
cfs_out_o[19] <= <GND>
cfs_out_o[20] <= <GND>
cfs_out_o[21] <= <GND>
cfs_out_o[22] <= <GND>
cfs_out_o[23] <= <GND>
cfs_out_o[24] <= <GND>
cfs_out_o[25] <= <GND>
cfs_out_o[26] <= <GND>
cfs_out_o[27] <= <GND>
cfs_out_o[28] <= <GND>
cfs_out_o[29] <= <GND>
cfs_out_o[30] <= <GND>
cfs_out_o[31] <= <GND>
neoled_o <= <GND>
xirq_i[0] => ~NO_FANOUT~
xirq_i[1] => ~NO_FANOUT~
xirq_i[2] => ~NO_FANOUT~
xirq_i[3] => ~NO_FANOUT~
xirq_i[4] => ~NO_FANOUT~
xirq_i[5] => ~NO_FANOUT~
xirq_i[6] => ~NO_FANOUT~
xirq_i[7] => ~NO_FANOUT~
xirq_i[8] => ~NO_FANOUT~
xirq_i[9] => ~NO_FANOUT~
xirq_i[10] => ~NO_FANOUT~
xirq_i[11] => ~NO_FANOUT~
xirq_i[12] => ~NO_FANOUT~
xirq_i[13] => ~NO_FANOUT~
xirq_i[14] => ~NO_FANOUT~
xirq_i[15] => ~NO_FANOUT~
xirq_i[16] => ~NO_FANOUT~
xirq_i[17] => ~NO_FANOUT~
xirq_i[18] => ~NO_FANOUT~
xirq_i[19] => ~NO_FANOUT~
xirq_i[20] => ~NO_FANOUT~
xirq_i[21] => ~NO_FANOUT~
xirq_i[22] => ~NO_FANOUT~
xirq_i[23] => ~NO_FANOUT~
xirq_i[24] => ~NO_FANOUT~
xirq_i[25] => ~NO_FANOUT~
xirq_i[26] => ~NO_FANOUT~
xirq_i[27] => ~NO_FANOUT~
xirq_i[28] => ~NO_FANOUT~
xirq_i[29] => ~NO_FANOUT~
xirq_i[30] => ~NO_FANOUT~
xirq_i[31] => ~NO_FANOUT~
mtime_irq_i => ~NO_FANOUT~
msw_irq_i => neorv32_cpu:core_complex:neorv32_cpu_inst.msi_i
mext_irq_i => neorv32_cpu:core_complex:neorv32_cpu_inst.mei_i


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
clk_i => neorv32_cpu_control:neorv32_cpu_control_inst.clk_i
clk_i => neorv32_cpu_regfile:neorv32_cpu_regfile_inst.clk_i
clk_i => neorv32_cpu_alu:neorv32_cpu_alu_inst.clk_i
clk_i => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.clk_i
rstn_i => neorv32_cpu_control:neorv32_cpu_control_inst.rstn_i
rstn_i => neorv32_cpu_alu:neorv32_cpu_alu_inst.rstn_i
rstn_i => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.rstn_i
sleep_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.cpu_sleep
debug_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.cpu_debug
ifence_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.lsu_fencei
dfence_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.lsu_fence
msi_i => neorv32_cpu_control:neorv32_cpu_control_inst.msi_i
mei_i => neorv32_cpu_control:neorv32_cpu_control_inst.mei_i
mti_i => neorv32_cpu_control:neorv32_cpu_control_inst.mti_i
firq_i[0] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[0]
firq_i[1] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[1]
firq_i[2] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[2]
firq_i[3] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[3]
firq_i[4] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[4]
firq_i[5] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[5]
firq_i[6] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[6]
firq_i[7] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[7]
firq_i[8] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[8]
firq_i[9] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[9]
firq_i[10] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[10]
firq_i[11] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[11]
firq_i[12] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[12]
firq_i[13] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[13]
firq_i[14] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[14]
firq_i[15] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[15]
dbi_i => neorv32_cpu_control:neorv32_cpu_control_inst.db_halt_req_i
ibus_req_o.rvso <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.rvso
ibus_req_o.priv <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.priv
ibus_req_o.src <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.src
ibus_req_o.re <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.re
ibus_req_o.we <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.we
ibus_req_o.ben[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[0]
ibus_req_o.ben[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[1]
ibus_req_o.ben[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[2]
ibus_req_o.ben[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[3]
ibus_req_o.data[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[0]
ibus_req_o.data[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[1]
ibus_req_o.data[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[2]
ibus_req_o.data[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[3]
ibus_req_o.data[4] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[4]
ibus_req_o.data[5] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[5]
ibus_req_o.data[6] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[6]
ibus_req_o.data[7] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[7]
ibus_req_o.data[8] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[8]
ibus_req_o.data[9] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[9]
ibus_req_o.data[10] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[10]
ibus_req_o.data[11] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[11]
ibus_req_o.data[12] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[12]
ibus_req_o.data[13] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[13]
ibus_req_o.data[14] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[14]
ibus_req_o.data[15] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[15]
ibus_req_o.data[16] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[16]
ibus_req_o.data[17] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[17]
ibus_req_o.data[18] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[18]
ibus_req_o.data[19] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[19]
ibus_req_o.data[20] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[20]
ibus_req_o.data[21] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[21]
ibus_req_o.data[22] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[22]
ibus_req_o.data[23] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[23]
ibus_req_o.data[24] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[24]
ibus_req_o.data[25] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[25]
ibus_req_o.data[26] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[26]
ibus_req_o.data[27] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[27]
ibus_req_o.data[28] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[28]
ibus_req_o.data[29] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[29]
ibus_req_o.data[30] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[30]
ibus_req_o.data[31] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[31]
ibus_req_o.addr[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[0]
ibus_req_o.addr[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[1]
ibus_req_o.addr[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[2]
ibus_req_o.addr[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[3]
ibus_req_o.addr[4] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[4]
ibus_req_o.addr[5] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[5]
ibus_req_o.addr[6] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[6]
ibus_req_o.addr[7] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[7]
ibus_req_o.addr[8] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[8]
ibus_req_o.addr[9] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[9]
ibus_req_o.addr[10] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[10]
ibus_req_o.addr[11] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[11]
ibus_req_o.addr[12] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[12]
ibus_req_o.addr[13] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[13]
ibus_req_o.addr[14] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[14]
ibus_req_o.addr[15] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[15]
ibus_req_o.addr[16] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[16]
ibus_req_o.addr[17] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[17]
ibus_req_o.addr[18] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[18]
ibus_req_o.addr[19] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[19]
ibus_req_o.addr[20] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[20]
ibus_req_o.addr[21] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[21]
ibus_req_o.addr[22] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[22]
ibus_req_o.addr[23] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[23]
ibus_req_o.addr[24] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[24]
ibus_req_o.addr[25] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[25]
ibus_req_o.addr[26] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[26]
ibus_req_o.addr[27] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[27]
ibus_req_o.addr[28] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[28]
ibus_req_o.addr[29] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[29]
ibus_req_o.addr[30] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[30]
ibus_req_o.addr[31] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[31]
ibus_rsp_i.err => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.err
ibus_rsp_i.ack => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.ack
ibus_rsp_i.data[0] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[0]
ibus_rsp_i.data[1] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[1]
ibus_rsp_i.data[2] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[2]
ibus_rsp_i.data[3] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[3]
ibus_rsp_i.data[4] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[4]
ibus_rsp_i.data[5] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[5]
ibus_rsp_i.data[6] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[6]
ibus_rsp_i.data[7] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[7]
ibus_rsp_i.data[8] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[8]
ibus_rsp_i.data[9] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[9]
ibus_rsp_i.data[10] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[10]
ibus_rsp_i.data[11] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[11]
ibus_rsp_i.data[12] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[12]
ibus_rsp_i.data[13] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[13]
ibus_rsp_i.data[14] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[14]
ibus_rsp_i.data[15] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[15]
ibus_rsp_i.data[16] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[16]
ibus_rsp_i.data[17] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[17]
ibus_rsp_i.data[18] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[18]
ibus_rsp_i.data[19] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[19]
ibus_rsp_i.data[20] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[20]
ibus_rsp_i.data[21] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[21]
ibus_rsp_i.data[22] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[22]
ibus_rsp_i.data[23] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[23]
ibus_rsp_i.data[24] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[24]
ibus_rsp_i.data[25] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[25]
ibus_rsp_i.data[26] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[26]
ibus_rsp_i.data[27] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[27]
ibus_rsp_i.data[28] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[28]
ibus_rsp_i.data[29] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[29]
ibus_rsp_i.data[30] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[30]
ibus_rsp_i.data[31] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[31]
dbus_req_o.rvso <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.rvso
dbus_req_o.priv <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.priv
dbus_req_o.src <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.src
dbus_req_o.re <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.re
dbus_req_o.we <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.we
dbus_req_o.ben[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[0]
dbus_req_o.ben[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[1]
dbus_req_o.ben[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[2]
dbus_req_o.ben[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[3]
dbus_req_o.data[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[0]
dbus_req_o.data[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[1]
dbus_req_o.data[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[2]
dbus_req_o.data[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[3]
dbus_req_o.data[4] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[4]
dbus_req_o.data[5] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[5]
dbus_req_o.data[6] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[6]
dbus_req_o.data[7] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[7]
dbus_req_o.data[8] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[8]
dbus_req_o.data[9] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[9]
dbus_req_o.data[10] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[10]
dbus_req_o.data[11] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[11]
dbus_req_o.data[12] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[12]
dbus_req_o.data[13] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[13]
dbus_req_o.data[14] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[14]
dbus_req_o.data[15] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[15]
dbus_req_o.data[16] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[16]
dbus_req_o.data[17] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[17]
dbus_req_o.data[18] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[18]
dbus_req_o.data[19] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[19]
dbus_req_o.data[20] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[20]
dbus_req_o.data[21] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[21]
dbus_req_o.data[22] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[22]
dbus_req_o.data[23] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[23]
dbus_req_o.data[24] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[24]
dbus_req_o.data[25] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[25]
dbus_req_o.data[26] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[26]
dbus_req_o.data[27] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[27]
dbus_req_o.data[28] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[28]
dbus_req_o.data[29] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[29]
dbus_req_o.data[30] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[30]
dbus_req_o.data[31] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[31]
dbus_req_o.addr[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[0]
dbus_req_o.addr[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[1]
dbus_req_o.addr[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[2]
dbus_req_o.addr[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[3]
dbus_req_o.addr[4] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[4]
dbus_req_o.addr[5] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[5]
dbus_req_o.addr[6] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[6]
dbus_req_o.addr[7] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[7]
dbus_req_o.addr[8] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[8]
dbus_req_o.addr[9] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[9]
dbus_req_o.addr[10] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[10]
dbus_req_o.addr[11] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[11]
dbus_req_o.addr[12] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[12]
dbus_req_o.addr[13] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[13]
dbus_req_o.addr[14] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[14]
dbus_req_o.addr[15] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[15]
dbus_req_o.addr[16] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[16]
dbus_req_o.addr[17] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[17]
dbus_req_o.addr[18] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[18]
dbus_req_o.addr[19] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[19]
dbus_req_o.addr[20] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[20]
dbus_req_o.addr[21] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[21]
dbus_req_o.addr[22] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[22]
dbus_req_o.addr[23] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[23]
dbus_req_o.addr[24] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[24]
dbus_req_o.addr[25] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[25]
dbus_req_o.addr[26] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[26]
dbus_req_o.addr[27] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[27]
dbus_req_o.addr[28] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[28]
dbus_req_o.addr[29] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[29]
dbus_req_o.addr[30] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[30]
dbus_req_o.addr[31] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[31]
dbus_rsp_i.err => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.err
dbus_rsp_i.ack => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.ack
dbus_rsp_i.data[0] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[0]
dbus_rsp_i.data[1] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[1]
dbus_rsp_i.data[2] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[2]
dbus_rsp_i.data[3] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[3]
dbus_rsp_i.data[4] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[4]
dbus_rsp_i.data[5] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[5]
dbus_rsp_i.data[6] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[6]
dbus_rsp_i.data[7] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[7]
dbus_rsp_i.data[8] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[8]
dbus_rsp_i.data[9] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[9]
dbus_rsp_i.data[10] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[10]
dbus_rsp_i.data[11] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[11]
dbus_rsp_i.data[12] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[12]
dbus_rsp_i.data[13] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[13]
dbus_rsp_i.data[14] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[14]
dbus_rsp_i.data[15] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[15]
dbus_rsp_i.data[16] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[16]
dbus_rsp_i.data[17] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[17]
dbus_rsp_i.data[18] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[18]
dbus_rsp_i.data[19] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[19]
dbus_rsp_i.data[20] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[20]
dbus_rsp_i.data[21] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[21]
dbus_rsp_i.data[22] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[22]
dbus_rsp_i.data[23] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[23]
dbus_rsp_i.data[24] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[24]
dbus_rsp_i.data[25] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[25]
dbus_rsp_i.data[26] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[26]
dbus_rsp_i.data[27] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[27]
dbus_rsp_i.data[28] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[28]
dbus_rsp_i.data[29] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[29]
dbus_rsp_i.data[30] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[30]
dbus_rsp_i.data[31] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[31]


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
clk_i => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.clk_i
clk_i => debug_ctrl.ext_halt_req.CLK
clk_i => debug_ctrl.running.CLK
clk_i => cnt.inc[0].CLK
clk_i => cnt.inc[2].CLK
clk_i => cnt.ovf[2][0].CLK
clk_i => cnt.hi[2][0].CLK
clk_i => cnt.hi[2][1].CLK
clk_i => cnt.hi[2][2].CLK
clk_i => cnt.hi[2][3].CLK
clk_i => cnt.hi[2][4].CLK
clk_i => cnt.hi[2][5].CLK
clk_i => cnt.hi[2][6].CLK
clk_i => cnt.hi[2][7].CLK
clk_i => cnt.hi[2][8].CLK
clk_i => cnt.hi[2][9].CLK
clk_i => cnt.hi[2][10].CLK
clk_i => cnt.hi[2][11].CLK
clk_i => cnt.hi[2][12].CLK
clk_i => cnt.hi[2][13].CLK
clk_i => cnt.hi[2][14].CLK
clk_i => cnt.hi[2][15].CLK
clk_i => cnt.hi[2][16].CLK
clk_i => cnt.hi[2][17].CLK
clk_i => cnt.hi[2][18].CLK
clk_i => cnt.hi[2][19].CLK
clk_i => cnt.hi[2][20].CLK
clk_i => cnt.hi[2][21].CLK
clk_i => cnt.hi[2][22].CLK
clk_i => cnt.hi[2][23].CLK
clk_i => cnt.hi[2][24].CLK
clk_i => cnt.hi[2][25].CLK
clk_i => cnt.hi[2][26].CLK
clk_i => cnt.hi[2][27].CLK
clk_i => cnt.hi[2][28].CLK
clk_i => cnt.hi[2][29].CLK
clk_i => cnt.hi[2][30].CLK
clk_i => cnt.hi[2][31].CLK
clk_i => cnt.lo[2][0].CLK
clk_i => cnt.lo[2][1].CLK
clk_i => cnt.lo[2][2].CLK
clk_i => cnt.lo[2][3].CLK
clk_i => cnt.lo[2][4].CLK
clk_i => cnt.lo[2][5].CLK
clk_i => cnt.lo[2][6].CLK
clk_i => cnt.lo[2][7].CLK
clk_i => cnt.lo[2][8].CLK
clk_i => cnt.lo[2][9].CLK
clk_i => cnt.lo[2][10].CLK
clk_i => cnt.lo[2][11].CLK
clk_i => cnt.lo[2][12].CLK
clk_i => cnt.lo[2][13].CLK
clk_i => cnt.lo[2][14].CLK
clk_i => cnt.lo[2][15].CLK
clk_i => cnt.lo[2][16].CLK
clk_i => cnt.lo[2][17].CLK
clk_i => cnt.lo[2][18].CLK
clk_i => cnt.lo[2][19].CLK
clk_i => cnt.lo[2][20].CLK
clk_i => cnt.lo[2][21].CLK
clk_i => cnt.lo[2][22].CLK
clk_i => cnt.lo[2][23].CLK
clk_i => cnt.lo[2][24].CLK
clk_i => cnt.lo[2][25].CLK
clk_i => cnt.lo[2][26].CLK
clk_i => cnt.lo[2][27].CLK
clk_i => cnt.lo[2][28].CLK
clk_i => cnt.lo[2][29].CLK
clk_i => cnt.lo[2][30].CLK
clk_i => cnt.lo[2][31].CLK
clk_i => cnt.ovf[0][0].CLK
clk_i => cnt.hi[0][0].CLK
clk_i => cnt.hi[0][1].CLK
clk_i => cnt.hi[0][2].CLK
clk_i => cnt.hi[0][3].CLK
clk_i => cnt.hi[0][4].CLK
clk_i => cnt.hi[0][5].CLK
clk_i => cnt.hi[0][6].CLK
clk_i => cnt.hi[0][7].CLK
clk_i => cnt.hi[0][8].CLK
clk_i => cnt.hi[0][9].CLK
clk_i => cnt.hi[0][10].CLK
clk_i => cnt.hi[0][11].CLK
clk_i => cnt.hi[0][12].CLK
clk_i => cnt.hi[0][13].CLK
clk_i => cnt.hi[0][14].CLK
clk_i => cnt.hi[0][15].CLK
clk_i => cnt.hi[0][16].CLK
clk_i => cnt.hi[0][17].CLK
clk_i => cnt.hi[0][18].CLK
clk_i => cnt.hi[0][19].CLK
clk_i => cnt.hi[0][20].CLK
clk_i => cnt.hi[0][21].CLK
clk_i => cnt.hi[0][22].CLK
clk_i => cnt.hi[0][23].CLK
clk_i => cnt.hi[0][24].CLK
clk_i => cnt.hi[0][25].CLK
clk_i => cnt.hi[0][26].CLK
clk_i => cnt.hi[0][27].CLK
clk_i => cnt.hi[0][28].CLK
clk_i => cnt.hi[0][29].CLK
clk_i => cnt.hi[0][30].CLK
clk_i => cnt.hi[0][31].CLK
clk_i => cnt.lo[0][0].CLK
clk_i => cnt.lo[0][1].CLK
clk_i => cnt.lo[0][2].CLK
clk_i => cnt.lo[0][3].CLK
clk_i => cnt.lo[0][4].CLK
clk_i => cnt.lo[0][5].CLK
clk_i => cnt.lo[0][6].CLK
clk_i => cnt.lo[0][7].CLK
clk_i => cnt.lo[0][8].CLK
clk_i => cnt.lo[0][9].CLK
clk_i => cnt.lo[0][10].CLK
clk_i => cnt.lo[0][11].CLK
clk_i => cnt.lo[0][12].CLK
clk_i => cnt.lo[0][13].CLK
clk_i => cnt.lo[0][14].CLK
clk_i => cnt.lo[0][15].CLK
clk_i => cnt.lo[0][16].CLK
clk_i => cnt.lo[0][17].CLK
clk_i => cnt.lo[0][18].CLK
clk_i => cnt.lo[0][19].CLK
clk_i => cnt.lo[0][20].CLK
clk_i => cnt.lo[0][21].CLK
clk_i => cnt.lo[0][22].CLK
clk_i => cnt.lo[0][23].CLK
clk_i => cnt.lo[0][24].CLK
clk_i => cnt.lo[0][25].CLK
clk_i => cnt.lo[0][26].CLK
clk_i => cnt.lo[0][27].CLK
clk_i => cnt.lo[0][28].CLK
clk_i => cnt.lo[0][29].CLK
clk_i => cnt.lo[0][30].CLK
clk_i => cnt.lo[0][31].CLK
clk_i => csr.rdata[0].CLK
clk_i => csr.rdata[1].CLK
clk_i => csr.rdata[2].CLK
clk_i => csr.rdata[3].CLK
clk_i => csr.rdata[4].CLK
clk_i => csr.rdata[5].CLK
clk_i => csr.rdata[6].CLK
clk_i => csr.rdata[7].CLK
clk_i => csr.rdata[8].CLK
clk_i => csr.rdata[9].CLK
clk_i => csr.rdata[10].CLK
clk_i => csr.rdata[11].CLK
clk_i => csr.rdata[12].CLK
clk_i => csr.rdata[13].CLK
clk_i => csr.rdata[14].CLK
clk_i => csr.rdata[15].CLK
clk_i => csr.rdata[16].CLK
clk_i => csr.rdata[17].CLK
clk_i => csr.rdata[18].CLK
clk_i => csr.rdata[19].CLK
clk_i => csr.rdata[20].CLK
clk_i => csr.rdata[21].CLK
clk_i => csr.rdata[22].CLK
clk_i => csr.rdata[23].CLK
clk_i => csr.rdata[24].CLK
clk_i => csr.rdata[25].CLK
clk_i => csr.rdata[26].CLK
clk_i => csr.rdata[27].CLK
clk_i => csr.rdata[28].CLK
clk_i => csr.rdata[29].CLK
clk_i => csr.rdata[30].CLK
clk_i => csr.rdata[31].CLK
clk_i => csr.re.CLK
clk_i => csr.tdata1_dmode.CLK
clk_i => csr.dscratch0[0].CLK
clk_i => csr.dscratch0[1].CLK
clk_i => csr.dscratch0[2].CLK
clk_i => csr.dscratch0[3].CLK
clk_i => csr.dscratch0[4].CLK
clk_i => csr.dscratch0[5].CLK
clk_i => csr.dscratch0[6].CLK
clk_i => csr.dscratch0[7].CLK
clk_i => csr.dscratch0[8].CLK
clk_i => csr.dscratch0[9].CLK
clk_i => csr.dscratch0[10].CLK
clk_i => csr.dscratch0[11].CLK
clk_i => csr.dscratch0[12].CLK
clk_i => csr.dscratch0[13].CLK
clk_i => csr.dscratch0[14].CLK
clk_i => csr.dscratch0[15].CLK
clk_i => csr.dscratch0[16].CLK
clk_i => csr.dscratch0[17].CLK
clk_i => csr.dscratch0[18].CLK
clk_i => csr.dscratch0[19].CLK
clk_i => csr.dscratch0[20].CLK
clk_i => csr.dscratch0[21].CLK
clk_i => csr.dscratch0[22].CLK
clk_i => csr.dscratch0[23].CLK
clk_i => csr.dscratch0[24].CLK
clk_i => csr.dscratch0[25].CLK
clk_i => csr.dscratch0[26].CLK
clk_i => csr.dscratch0[27].CLK
clk_i => csr.dscratch0[28].CLK
clk_i => csr.dscratch0[29].CLK
clk_i => csr.dscratch0[30].CLK
clk_i => csr.dscratch0[31].CLK
clk_i => csr.dpc[0].CLK
clk_i => csr.dpc[1].CLK
clk_i => csr.dpc[2].CLK
clk_i => csr.dpc[3].CLK
clk_i => csr.dpc[4].CLK
clk_i => csr.dpc[5].CLK
clk_i => csr.dpc[6].CLK
clk_i => csr.dpc[7].CLK
clk_i => csr.dpc[8].CLK
clk_i => csr.dpc[9].CLK
clk_i => csr.dpc[10].CLK
clk_i => csr.dpc[11].CLK
clk_i => csr.dpc[12].CLK
clk_i => csr.dpc[13].CLK
clk_i => csr.dpc[14].CLK
clk_i => csr.dpc[15].CLK
clk_i => csr.dpc[16].CLK
clk_i => csr.dpc[17].CLK
clk_i => csr.dpc[18].CLK
clk_i => csr.dpc[19].CLK
clk_i => csr.dpc[20].CLK
clk_i => csr.dpc[21].CLK
clk_i => csr.dpc[22].CLK
clk_i => csr.dpc[23].CLK
clk_i => csr.dpc[24].CLK
clk_i => csr.dpc[25].CLK
clk_i => csr.dpc[26].CLK
clk_i => csr.dpc[27].CLK
clk_i => csr.dpc[28].CLK
clk_i => csr.dpc[29].CLK
clk_i => csr.dpc[30].CLK
clk_i => csr.dpc[31].CLK
clk_i => csr.dcsr_cause[0].CLK
clk_i => csr.dcsr_cause[1].CLK
clk_i => csr.dcsr_cause[2].CLK
clk_i => csr.dcsr_prv.CLK
clk_i => csr.dcsr_step.CLK
clk_i => csr.dcsr_ebreaku.CLK
clk_i => csr.dcsr_ebreakm.CLK
clk_i => csr.minstretcfg_uinh.CLK
clk_i => csr.minstretcfg_minh.CLK
clk_i => csr.mcyclecfg_uinh.CLK
clk_i => csr.mcyclecfg_minh.CLK
clk_i => csr.mcountinhibit[0].CLK
clk_i => csr.mcountinhibit[2].CLK
clk_i => csr.mscratch[0].CLK
clk_i => csr.mscratch[1].CLK
clk_i => csr.mscratch[2].CLK
clk_i => csr.mscratch[3].CLK
clk_i => csr.mscratch[4].CLK
clk_i => csr.mscratch[5].CLK
clk_i => csr.mscratch[6].CLK
clk_i => csr.mscratch[7].CLK
clk_i => csr.mscratch[8].CLK
clk_i => csr.mscratch[9].CLK
clk_i => csr.mscratch[10].CLK
clk_i => csr.mscratch[11].CLK
clk_i => csr.mscratch[12].CLK
clk_i => csr.mscratch[13].CLK
clk_i => csr.mscratch[14].CLK
clk_i => csr.mscratch[15].CLK
clk_i => csr.mscratch[16].CLK
clk_i => csr.mscratch[17].CLK
clk_i => csr.mscratch[18].CLK
clk_i => csr.mscratch[19].CLK
clk_i => csr.mscratch[20].CLK
clk_i => csr.mscratch[21].CLK
clk_i => csr.mscratch[22].CLK
clk_i => csr.mscratch[23].CLK
clk_i => csr.mscratch[24].CLK
clk_i => csr.mscratch[25].CLK
clk_i => csr.mscratch[26].CLK
clk_i => csr.mscratch[27].CLK
clk_i => csr.mscratch[28].CLK
clk_i => csr.mscratch[29].CLK
clk_i => csr.mscratch[30].CLK
clk_i => csr.mscratch[31].CLK
clk_i => csr.mtinst[0].CLK
clk_i => csr.mtinst[1].CLK
clk_i => csr.mtinst[2].CLK
clk_i => csr.mtinst[3].CLK
clk_i => csr.mtinst[4].CLK
clk_i => csr.mtinst[5].CLK
clk_i => csr.mtinst[6].CLK
clk_i => csr.mtinst[7].CLK
clk_i => csr.mtinst[8].CLK
clk_i => csr.mtinst[9].CLK
clk_i => csr.mtinst[10].CLK
clk_i => csr.mtinst[11].CLK
clk_i => csr.mtinst[12].CLK
clk_i => csr.mtinst[13].CLK
clk_i => csr.mtinst[14].CLK
clk_i => csr.mtinst[15].CLK
clk_i => csr.mtinst[16].CLK
clk_i => csr.mtinst[17].CLK
clk_i => csr.mtinst[18].CLK
clk_i => csr.mtinst[19].CLK
clk_i => csr.mtinst[20].CLK
clk_i => csr.mtinst[21].CLK
clk_i => csr.mtinst[22].CLK
clk_i => csr.mtinst[23].CLK
clk_i => csr.mtinst[24].CLK
clk_i => csr.mtinst[25].CLK
clk_i => csr.mtinst[26].CLK
clk_i => csr.mtinst[27].CLK
clk_i => csr.mtinst[28].CLK
clk_i => csr.mtinst[29].CLK
clk_i => csr.mtinst[30].CLK
clk_i => csr.mtinst[31].CLK
clk_i => csr.mtval[0].CLK
clk_i => csr.mtval[1].CLK
clk_i => csr.mtval[2].CLK
clk_i => csr.mtval[3].CLK
clk_i => csr.mtval[4].CLK
clk_i => csr.mtval[5].CLK
clk_i => csr.mtval[6].CLK
clk_i => csr.mtval[7].CLK
clk_i => csr.mtval[8].CLK
clk_i => csr.mtval[9].CLK
clk_i => csr.mtval[10].CLK
clk_i => csr.mtval[11].CLK
clk_i => csr.mtval[12].CLK
clk_i => csr.mtval[13].CLK
clk_i => csr.mtval[14].CLK
clk_i => csr.mtval[15].CLK
clk_i => csr.mtval[16].CLK
clk_i => csr.mtval[17].CLK
clk_i => csr.mtval[18].CLK
clk_i => csr.mtval[19].CLK
clk_i => csr.mtval[20].CLK
clk_i => csr.mtval[21].CLK
clk_i => csr.mtval[22].CLK
clk_i => csr.mtval[23].CLK
clk_i => csr.mtval[24].CLK
clk_i => csr.mtval[25].CLK
clk_i => csr.mtval[26].CLK
clk_i => csr.mtval[27].CLK
clk_i => csr.mtval[28].CLK
clk_i => csr.mtval[29].CLK
clk_i => csr.mtval[30].CLK
clk_i => csr.mtval[31].CLK
clk_i => csr.mtvec[0].CLK
clk_i => csr.mtvec[1].CLK
clk_i => csr.mtvec[2].CLK
clk_i => csr.mtvec[3].CLK
clk_i => csr.mtvec[4].CLK
clk_i => csr.mtvec[5].CLK
clk_i => csr.mtvec[6].CLK
clk_i => csr.mtvec[7].CLK
clk_i => csr.mtvec[8].CLK
clk_i => csr.mtvec[9].CLK
clk_i => csr.mtvec[10].CLK
clk_i => csr.mtvec[11].CLK
clk_i => csr.mtvec[12].CLK
clk_i => csr.mtvec[13].CLK
clk_i => csr.mtvec[14].CLK
clk_i => csr.mtvec[15].CLK
clk_i => csr.mtvec[16].CLK
clk_i => csr.mtvec[17].CLK
clk_i => csr.mtvec[18].CLK
clk_i => csr.mtvec[19].CLK
clk_i => csr.mtvec[20].CLK
clk_i => csr.mtvec[21].CLK
clk_i => csr.mtvec[22].CLK
clk_i => csr.mtvec[23].CLK
clk_i => csr.mtvec[24].CLK
clk_i => csr.mtvec[25].CLK
clk_i => csr.mtvec[26].CLK
clk_i => csr.mtvec[27].CLK
clk_i => csr.mtvec[28].CLK
clk_i => csr.mtvec[29].CLK
clk_i => csr.mtvec[30].CLK
clk_i => csr.mtvec[31].CLK
clk_i => csr.mcause[0].CLK
clk_i => csr.mcause[1].CLK
clk_i => csr.mcause[2].CLK
clk_i => csr.mcause[3].CLK
clk_i => csr.mcause[4].CLK
clk_i => csr.mcause[5].CLK
clk_i => csr.mepc[1].CLK
clk_i => csr.mepc[2].CLK
clk_i => csr.mepc[3].CLK
clk_i => csr.mepc[4].CLK
clk_i => csr.mepc[5].CLK
clk_i => csr.mepc[6].CLK
clk_i => csr.mepc[7].CLK
clk_i => csr.mepc[8].CLK
clk_i => csr.mepc[9].CLK
clk_i => csr.mepc[10].CLK
clk_i => csr.mepc[11].CLK
clk_i => csr.mepc[12].CLK
clk_i => csr.mepc[13].CLK
clk_i => csr.mepc[14].CLK
clk_i => csr.mepc[15].CLK
clk_i => csr.mepc[16].CLK
clk_i => csr.mepc[17].CLK
clk_i => csr.mepc[18].CLK
clk_i => csr.mepc[19].CLK
clk_i => csr.mepc[20].CLK
clk_i => csr.mepc[21].CLK
clk_i => csr.mepc[22].CLK
clk_i => csr.mepc[23].CLK
clk_i => csr.mepc[24].CLK
clk_i => csr.mepc[25].CLK
clk_i => csr.mepc[26].CLK
clk_i => csr.mepc[27].CLK
clk_i => csr.mepc[28].CLK
clk_i => csr.mepc[29].CLK
clk_i => csr.mepc[30].CLK
clk_i => csr.mepc[31].CLK
clk_i => csr.privilege.CLK
clk_i => csr.mip_firq_nclr[0].CLK
clk_i => csr.mip_firq_nclr[1].CLK
clk_i => csr.mip_firq_nclr[2].CLK
clk_i => csr.mip_firq_nclr[3].CLK
clk_i => csr.mip_firq_nclr[4].CLK
clk_i => csr.mip_firq_nclr[5].CLK
clk_i => csr.mip_firq_nclr[6].CLK
clk_i => csr.mip_firq_nclr[7].CLK
clk_i => csr.mip_firq_nclr[8].CLK
clk_i => csr.mip_firq_nclr[9].CLK
clk_i => csr.mip_firq_nclr[10].CLK
clk_i => csr.mip_firq_nclr[11].CLK
clk_i => csr.mip_firq_nclr[12].CLK
clk_i => csr.mip_firq_nclr[13].CLK
clk_i => csr.mip_firq_nclr[14].CLK
clk_i => csr.mip_firq_nclr[15].CLK
clk_i => csr.mie_firq[0].CLK
clk_i => csr.mie_firq[1].CLK
clk_i => csr.mie_firq[2].CLK
clk_i => csr.mie_firq[3].CLK
clk_i => csr.mie_firq[4].CLK
clk_i => csr.mie_firq[5].CLK
clk_i => csr.mie_firq[6].CLK
clk_i => csr.mie_firq[7].CLK
clk_i => csr.mie_firq[8].CLK
clk_i => csr.mie_firq[9].CLK
clk_i => csr.mie_firq[10].CLK
clk_i => csr.mie_firq[11].CLK
clk_i => csr.mie_firq[12].CLK
clk_i => csr.mie_firq[13].CLK
clk_i => csr.mie_firq[14].CLK
clk_i => csr.mie_firq[15].CLK
clk_i => csr.mie_mti.CLK
clk_i => csr.mie_mei.CLK
clk_i => csr.mie_msi.CLK
clk_i => csr.mstatus_tw.CLK
clk_i => csr.mstatus_mprv.CLK
clk_i => csr.mstatus_mpp.CLK
clk_i => csr.mstatus_mpie.CLK
clk_i => csr.mstatus_mie.CLK
clk_i => csr.we.CLK
clk_i => trap_ctrl.wakeup.CLK
clk_i => trap_ctrl.env_pending.CLK
clk_i => trap_ctrl.cause[0].CLK
clk_i => trap_ctrl.cause[1].CLK
clk_i => trap_ctrl.cause[2].CLK
clk_i => trap_ctrl.cause[3].CLK
clk_i => trap_ctrl.cause[4].CLK
clk_i => trap_ctrl.cause[5].CLK
clk_i => trap_ctrl.cause[6].CLK
clk_i => trap_ctrl.irq_buf[0].CLK
clk_i => trap_ctrl.irq_buf[1].CLK
clk_i => trap_ctrl.irq_buf[2].CLK
clk_i => trap_ctrl.irq_buf[3].CLK
clk_i => trap_ctrl.irq_buf[4].CLK
clk_i => trap_ctrl.irq_buf[5].CLK
clk_i => trap_ctrl.irq_buf[6].CLK
clk_i => trap_ctrl.irq_buf[7].CLK
clk_i => trap_ctrl.irq_buf[8].CLK
clk_i => trap_ctrl.irq_buf[9].CLK
clk_i => trap_ctrl.irq_buf[10].CLK
clk_i => trap_ctrl.irq_buf[11].CLK
clk_i => trap_ctrl.irq_buf[12].CLK
clk_i => trap_ctrl.irq_buf[13].CLK
clk_i => trap_ctrl.irq_buf[14].CLK
clk_i => trap_ctrl.irq_buf[15].CLK
clk_i => trap_ctrl.irq_buf[16].CLK
clk_i => trap_ctrl.irq_buf[17].CLK
clk_i => trap_ctrl.irq_buf[18].CLK
clk_i => trap_ctrl.irq_buf[19].CLK
clk_i => trap_ctrl.irq_buf[20].CLK
clk_i => trap_ctrl.irq_pnd[0].CLK
clk_i => trap_ctrl.irq_pnd[1].CLK
clk_i => trap_ctrl.irq_pnd[2].CLK
clk_i => trap_ctrl.irq_pnd[3].CLK
clk_i => trap_ctrl.irq_pnd[4].CLK
clk_i => trap_ctrl.irq_pnd[5].CLK
clk_i => trap_ctrl.irq_pnd[6].CLK
clk_i => trap_ctrl.irq_pnd[7].CLK
clk_i => trap_ctrl.irq_pnd[8].CLK
clk_i => trap_ctrl.irq_pnd[9].CLK
clk_i => trap_ctrl.irq_pnd[10].CLK
clk_i => trap_ctrl.irq_pnd[11].CLK
clk_i => trap_ctrl.irq_pnd[12].CLK
clk_i => trap_ctrl.irq_pnd[13].CLK
clk_i => trap_ctrl.irq_pnd[14].CLK
clk_i => trap_ctrl.irq_pnd[15].CLK
clk_i => trap_ctrl.irq_pnd[16].CLK
clk_i => trap_ctrl.irq_pnd[17].CLK
clk_i => trap_ctrl.irq_pnd[18].CLK
clk_i => trap_ctrl.exc_buf[0].CLK
clk_i => trap_ctrl.exc_buf[1].CLK
clk_i => trap_ctrl.exc_buf[2].CLK
clk_i => trap_ctrl.exc_buf[3].CLK
clk_i => trap_ctrl.exc_buf[4].CLK
clk_i => trap_ctrl.exc_buf[5].CLK
clk_i => trap_ctrl.exc_buf[6].CLK
clk_i => trap_ctrl.exc_buf[7].CLK
clk_i => trap_ctrl.exc_buf[8].CLK
clk_i => trap_ctrl.exc_buf[9].CLK
clk_i => trap_ctrl.exc_buf[10].CLK
clk_i => monitor.cnt[0].CLK
clk_i => monitor.cnt[1].CLK
clk_i => monitor.cnt[2].CLK
clk_i => monitor.cnt[3].CLK
clk_i => monitor.cnt[4].CLK
clk_i => monitor.cnt[5].CLK
clk_i => monitor.cnt[6].CLK
clk_i => monitor.cnt[7].CLK
clk_i => monitor.cnt[8].CLK
clk_i => monitor.cnt[9].CLK
clk_i => execute_engine.branched.CLK
clk_i => execute_engine.next_pc[1].CLK
clk_i => execute_engine.next_pc[2].CLK
clk_i => execute_engine.next_pc[3].CLK
clk_i => execute_engine.next_pc[4].CLK
clk_i => execute_engine.next_pc[5].CLK
clk_i => execute_engine.next_pc[6].CLK
clk_i => execute_engine.next_pc[7].CLK
clk_i => execute_engine.next_pc[8].CLK
clk_i => execute_engine.next_pc[9].CLK
clk_i => execute_engine.next_pc[10].CLK
clk_i => execute_engine.next_pc[11].CLK
clk_i => execute_engine.next_pc[12].CLK
clk_i => execute_engine.next_pc[13].CLK
clk_i => execute_engine.next_pc[14].CLK
clk_i => execute_engine.next_pc[15].CLK
clk_i => execute_engine.next_pc[16].CLK
clk_i => execute_engine.next_pc[17].CLK
clk_i => execute_engine.next_pc[18].CLK
clk_i => execute_engine.next_pc[19].CLK
clk_i => execute_engine.next_pc[20].CLK
clk_i => execute_engine.next_pc[21].CLK
clk_i => execute_engine.next_pc[22].CLK
clk_i => execute_engine.next_pc[23].CLK
clk_i => execute_engine.next_pc[24].CLK
clk_i => execute_engine.next_pc[25].CLK
clk_i => execute_engine.next_pc[26].CLK
clk_i => execute_engine.next_pc[27].CLK
clk_i => execute_engine.next_pc[28].CLK
clk_i => execute_engine.next_pc[29].CLK
clk_i => execute_engine.next_pc[30].CLK
clk_i => execute_engine.next_pc[31].CLK
clk_i => execute_engine.pc[0].CLK
clk_i => execute_engine.pc[1].CLK
clk_i => execute_engine.pc[2].CLK
clk_i => execute_engine.pc[3].CLK
clk_i => execute_engine.pc[4].CLK
clk_i => execute_engine.pc[5].CLK
clk_i => execute_engine.pc[6].CLK
clk_i => execute_engine.pc[7].CLK
clk_i => execute_engine.pc[8].CLK
clk_i => execute_engine.pc[9].CLK
clk_i => execute_engine.pc[10].CLK
clk_i => execute_engine.pc[11].CLK
clk_i => execute_engine.pc[12].CLK
clk_i => execute_engine.pc[13].CLK
clk_i => execute_engine.pc[14].CLK
clk_i => execute_engine.pc[15].CLK
clk_i => execute_engine.pc[16].CLK
clk_i => execute_engine.pc[17].CLK
clk_i => execute_engine.pc[18].CLK
clk_i => execute_engine.pc[19].CLK
clk_i => execute_engine.pc[20].CLK
clk_i => execute_engine.pc[21].CLK
clk_i => execute_engine.pc[22].CLK
clk_i => execute_engine.pc[23].CLK
clk_i => execute_engine.pc[24].CLK
clk_i => execute_engine.pc[25].CLK
clk_i => execute_engine.pc[26].CLK
clk_i => execute_engine.pc[27].CLK
clk_i => execute_engine.pc[28].CLK
clk_i => execute_engine.pc[29].CLK
clk_i => execute_engine.pc[30].CLK
clk_i => execute_engine.pc[31].CLK
clk_i => execute_engine.is_ci.CLK
clk_i => execute_engine.ir[0].CLK
clk_i => execute_engine.ir[1].CLK
clk_i => execute_engine.ir[2].CLK
clk_i => execute_engine.ir[3].CLK
clk_i => execute_engine.ir[4].CLK
clk_i => execute_engine.ir[5].CLK
clk_i => execute_engine.ir[6].CLK
clk_i => execute_engine.ir[7].CLK
clk_i => execute_engine.ir[8].CLK
clk_i => execute_engine.ir[9].CLK
clk_i => execute_engine.ir[10].CLK
clk_i => execute_engine.ir[11].CLK
clk_i => execute_engine.ir[12].CLK
clk_i => execute_engine.ir[13].CLK
clk_i => execute_engine.ir[14].CLK
clk_i => execute_engine.ir[15].CLK
clk_i => execute_engine.ir[16].CLK
clk_i => execute_engine.ir[17].CLK
clk_i => execute_engine.ir[18].CLK
clk_i => execute_engine.ir[19].CLK
clk_i => execute_engine.ir[20].CLK
clk_i => execute_engine.ir[21].CLK
clk_i => execute_engine.ir[22].CLK
clk_i => execute_engine.ir[23].CLK
clk_i => execute_engine.ir[24].CLK
clk_i => execute_engine.ir[25].CLK
clk_i => execute_engine.ir[26].CLK
clk_i => execute_engine.ir[27].CLK
clk_i => execute_engine.ir[28].CLK
clk_i => execute_engine.ir[29].CLK
clk_i => execute_engine.ir[30].CLK
clk_i => execute_engine.ir[31].CLK
clk_i => ctrl.cpu_priv.CLK
clk_i => ctrl.lsu_fencei.CLK
clk_i => ctrl.lsu_fence.CLK
clk_i => ctrl.lsu_rw.CLK
clk_i => ctrl.lsu_req_wr.CLK
clk_i => ctrl.lsu_req_rd.CLK
clk_i => ctrl.alu_cp_trig[0].CLK
clk_i => ctrl.alu_cp_trig[1].CLK
clk_i => ctrl.alu_cp_trig[2].CLK
clk_i => ctrl.alu_cp_trig[3].CLK
clk_i => ctrl.alu_cp_trig[4].CLK
clk_i => ctrl.alu_unsigned.CLK
clk_i => ctrl.alu_opb_mux.CLK
clk_i => ctrl.alu_opa_mux.CLK
clk_i => ctrl.alu_op[0].CLK
clk_i => ctrl.alu_op[1].CLK
clk_i => ctrl.alu_op[2].CLK
clk_i => ctrl.rf_zero_we.CLK
clk_i => ctrl.rf_mux[0].CLK
clk_i => ctrl.rf_mux[1].CLK
clk_i => ctrl.rf_wb_en.CLK
clk_i => imm_o[0]~reg0.CLK
clk_i => imm_o[1]~reg0.CLK
clk_i => imm_o[2]~reg0.CLK
clk_i => imm_o[3]~reg0.CLK
clk_i => imm_o[4]~reg0.CLK
clk_i => imm_o[5]~reg0.CLK
clk_i => imm_o[6]~reg0.CLK
clk_i => imm_o[7]~reg0.CLK
clk_i => imm_o[8]~reg0.CLK
clk_i => imm_o[9]~reg0.CLK
clk_i => imm_o[10]~reg0.CLK
clk_i => imm_o[11]~reg0.CLK
clk_i => imm_o[12]~reg0.CLK
clk_i => imm_o[13]~reg0.CLK
clk_i => imm_o[14]~reg0.CLK
clk_i => imm_o[15]~reg0.CLK
clk_i => imm_o[16]~reg0.CLK
clk_i => imm_o[17]~reg0.CLK
clk_i => imm_o[18]~reg0.CLK
clk_i => imm_o[19]~reg0.CLK
clk_i => imm_o[20]~reg0.CLK
clk_i => imm_o[21]~reg0.CLK
clk_i => imm_o[22]~reg0.CLK
clk_i => imm_o[23]~reg0.CLK
clk_i => imm_o[24]~reg0.CLK
clk_i => imm_o[25]~reg0.CLK
clk_i => imm_o[26]~reg0.CLK
clk_i => imm_o[27]~reg0.CLK
clk_i => imm_o[28]~reg0.CLK
clk_i => imm_o[29]~reg0.CLK
clk_i => imm_o[30]~reg0.CLK
clk_i => imm_o[31]~reg0.CLK
clk_i => issue_engine.align.CLK
clk_i => fetch_engine.pc[2].CLK
clk_i => fetch_engine.pc[3].CLK
clk_i => fetch_engine.pc[4].CLK
clk_i => fetch_engine.pc[5].CLK
clk_i => fetch_engine.pc[6].CLK
clk_i => fetch_engine.pc[7].CLK
clk_i => fetch_engine.pc[8].CLK
clk_i => fetch_engine.pc[9].CLK
clk_i => fetch_engine.pc[10].CLK
clk_i => fetch_engine.pc[11].CLK
clk_i => fetch_engine.pc[12].CLK
clk_i => fetch_engine.pc[13].CLK
clk_i => fetch_engine.pc[14].CLK
clk_i => fetch_engine.pc[15].CLK
clk_i => fetch_engine.pc[16].CLK
clk_i => fetch_engine.pc[17].CLK
clk_i => fetch_engine.pc[18].CLK
clk_i => fetch_engine.pc[19].CLK
clk_i => fetch_engine.pc[20].CLK
clk_i => fetch_engine.pc[21].CLK
clk_i => fetch_engine.pc[22].CLK
clk_i => fetch_engine.pc[23].CLK
clk_i => fetch_engine.pc[24].CLK
clk_i => fetch_engine.pc[25].CLK
clk_i => fetch_engine.pc[26].CLK
clk_i => fetch_engine.pc[27].CLK
clk_i => fetch_engine.pc[28].CLK
clk_i => fetch_engine.pc[29].CLK
clk_i => fetch_engine.pc[30].CLK
clk_i => fetch_engine.pc[31].CLK
clk_i => fetch_engine.unaligned.CLK
clk_i => fetch_engine.restart.CLK
clk_i => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.clk_i
clk_i => execute_engine.state_prev2~1.DATAIN
clk_i => execute_engine.state_prev~1.DATAIN
clk_i => execute_engine.state~1.DATAIN
clk_i => fetch_engine.state_prev~1.DATAIN
clk_i => fetch_engine.state~1.DATAIN
rstn_i => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.rstn_i
rstn_i => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.rstn_i
rstn_i => csr.tdata1_dmode.ACLR
rstn_i => csr.dscratch0[0].ACLR
rstn_i => csr.dscratch0[1].ACLR
rstn_i => csr.dscratch0[2].ACLR
rstn_i => csr.dscratch0[3].ACLR
rstn_i => csr.dscratch0[4].ACLR
rstn_i => csr.dscratch0[5].ACLR
rstn_i => csr.dscratch0[6].ACLR
rstn_i => csr.dscratch0[7].ACLR
rstn_i => csr.dscratch0[8].ACLR
rstn_i => csr.dscratch0[9].ACLR
rstn_i => csr.dscratch0[10].ACLR
rstn_i => csr.dscratch0[11].ACLR
rstn_i => csr.dscratch0[12].ACLR
rstn_i => csr.dscratch0[13].ACLR
rstn_i => csr.dscratch0[14].ACLR
rstn_i => csr.dscratch0[15].ACLR
rstn_i => csr.dscratch0[16].ACLR
rstn_i => csr.dscratch0[17].ACLR
rstn_i => csr.dscratch0[18].ACLR
rstn_i => csr.dscratch0[19].ACLR
rstn_i => csr.dscratch0[20].ACLR
rstn_i => csr.dscratch0[21].ACLR
rstn_i => csr.dscratch0[22].ACLR
rstn_i => csr.dscratch0[23].ACLR
rstn_i => csr.dscratch0[24].ACLR
rstn_i => csr.dscratch0[25].ACLR
rstn_i => csr.dscratch0[26].ACLR
rstn_i => csr.dscratch0[27].ACLR
rstn_i => csr.dscratch0[28].ACLR
rstn_i => csr.dscratch0[29].ACLR
rstn_i => csr.dscratch0[30].ACLR
rstn_i => csr.dscratch0[31].ACLR
rstn_i => csr.dpc[0].ACLR
rstn_i => csr.dpc[1].ACLR
rstn_i => csr.dpc[2].ACLR
rstn_i => csr.dpc[3].ACLR
rstn_i => csr.dpc[4].ACLR
rstn_i => csr.dpc[5].ACLR
rstn_i => csr.dpc[6].ACLR
rstn_i => csr.dpc[7].ACLR
rstn_i => csr.dpc[8].ACLR
rstn_i => csr.dpc[9].ACLR
rstn_i => csr.dpc[10].ACLR
rstn_i => csr.dpc[11].ACLR
rstn_i => csr.dpc[12].ACLR
rstn_i => csr.dpc[13].ACLR
rstn_i => csr.dpc[14].ACLR
rstn_i => csr.dpc[15].ACLR
rstn_i => csr.dpc[16].ACLR
rstn_i => csr.dpc[17].ACLR
rstn_i => csr.dpc[18].ACLR
rstn_i => csr.dpc[19].ACLR
rstn_i => csr.dpc[20].ACLR
rstn_i => csr.dpc[21].ACLR
rstn_i => csr.dpc[22].ACLR
rstn_i => csr.dpc[23].ACLR
rstn_i => csr.dpc[24].ACLR
rstn_i => csr.dpc[25].ACLR
rstn_i => csr.dpc[26].ACLR
rstn_i => csr.dpc[27].ACLR
rstn_i => csr.dpc[28].ACLR
rstn_i => csr.dpc[29].ACLR
rstn_i => csr.dpc[30].ACLR
rstn_i => csr.dpc[31].ACLR
rstn_i => csr.dcsr_cause[0].ACLR
rstn_i => csr.dcsr_cause[1].ACLR
rstn_i => csr.dcsr_cause[2].ACLR
rstn_i => csr.dcsr_prv.PRESET
rstn_i => csr.dcsr_step.ACLR
rstn_i => csr.dcsr_ebreaku.ACLR
rstn_i => csr.dcsr_ebreakm.ACLR
rstn_i => csr.minstretcfg_uinh.ACLR
rstn_i => csr.minstretcfg_minh.ACLR
rstn_i => csr.mcyclecfg_uinh.ACLR
rstn_i => csr.mcyclecfg_minh.ACLR
rstn_i => csr.mcountinhibit[0].ACLR
rstn_i => csr.mcountinhibit[2].ACLR
rstn_i => csr.mscratch[0].ACLR
rstn_i => csr.mscratch[1].ACLR
rstn_i => csr.mscratch[2].PRESET
rstn_i => csr.mscratch[3].ACLR
rstn_i => csr.mscratch[4].ACLR
rstn_i => csr.mscratch[5].ACLR
rstn_i => csr.mscratch[6].ACLR
rstn_i => csr.mscratch[7].ACLR
rstn_i => csr.mscratch[8].PRESET
rstn_i => csr.mscratch[9].PRESET
rstn_i => csr.mscratch[10].PRESET
rstn_i => csr.mscratch[11].ACLR
rstn_i => csr.mscratch[12].ACLR
rstn_i => csr.mscratch[13].ACLR
rstn_i => csr.mscratch[14].ACLR
rstn_i => csr.mscratch[15].ACLR
rstn_i => csr.mscratch[16].ACLR
rstn_i => csr.mscratch[17].ACLR
rstn_i => csr.mscratch[18].ACLR
rstn_i => csr.mscratch[19].PRESET
rstn_i => csr.mscratch[20].ACLR
rstn_i => csr.mscratch[21].ACLR
rstn_i => csr.mscratch[22].ACLR
rstn_i => csr.mscratch[23].PRESET
rstn_i => csr.mscratch[24].PRESET
rstn_i => csr.mscratch[25].ACLR
rstn_i => csr.mscratch[26].ACLR
rstn_i => csr.mscratch[27].PRESET
rstn_i => csr.mscratch[28].PRESET
rstn_i => csr.mscratch[29].ACLR
rstn_i => csr.mscratch[30].ACLR
rstn_i => csr.mscratch[31].ACLR
rstn_i => csr.mtinst[0].ACLR
rstn_i => csr.mtinst[1].ACLR
rstn_i => csr.mtinst[2].ACLR
rstn_i => csr.mtinst[3].ACLR
rstn_i => csr.mtinst[4].ACLR
rstn_i => csr.mtinst[5].ACLR
rstn_i => csr.mtinst[6].ACLR
rstn_i => csr.mtinst[7].ACLR
rstn_i => csr.mtinst[8].ACLR
rstn_i => csr.mtinst[9].ACLR
rstn_i => csr.mtinst[10].ACLR
rstn_i => csr.mtinst[11].ACLR
rstn_i => csr.mtinst[12].ACLR
rstn_i => csr.mtinst[13].ACLR
rstn_i => csr.mtinst[14].ACLR
rstn_i => csr.mtinst[15].ACLR
rstn_i => csr.mtinst[16].ACLR
rstn_i => csr.mtinst[17].ACLR
rstn_i => csr.mtinst[18].ACLR
rstn_i => csr.mtinst[19].ACLR
rstn_i => csr.mtinst[20].ACLR
rstn_i => csr.mtinst[21].ACLR
rstn_i => csr.mtinst[22].ACLR
rstn_i => csr.mtinst[23].ACLR
rstn_i => csr.mtinst[24].ACLR
rstn_i => csr.mtinst[25].ACLR
rstn_i => csr.mtinst[26].ACLR
rstn_i => csr.mtinst[27].ACLR
rstn_i => csr.mtinst[28].ACLR
rstn_i => csr.mtinst[29].ACLR
rstn_i => csr.mtinst[30].ACLR
rstn_i => csr.mtinst[31].ACLR
rstn_i => csr.mtval[0].ACLR
rstn_i => csr.mtval[1].ACLR
rstn_i => csr.mtval[2].ACLR
rstn_i => csr.mtval[3].ACLR
rstn_i => csr.mtval[4].ACLR
rstn_i => csr.mtval[5].ACLR
rstn_i => csr.mtval[6].ACLR
rstn_i => csr.mtval[7].ACLR
rstn_i => csr.mtval[8].ACLR
rstn_i => csr.mtval[9].ACLR
rstn_i => csr.mtval[10].ACLR
rstn_i => csr.mtval[11].ACLR
rstn_i => csr.mtval[12].ACLR
rstn_i => csr.mtval[13].ACLR
rstn_i => csr.mtval[14].ACLR
rstn_i => csr.mtval[15].ACLR
rstn_i => csr.mtval[16].ACLR
rstn_i => csr.mtval[17].ACLR
rstn_i => csr.mtval[18].ACLR
rstn_i => csr.mtval[19].ACLR
rstn_i => csr.mtval[20].ACLR
rstn_i => csr.mtval[21].ACLR
rstn_i => csr.mtval[22].ACLR
rstn_i => csr.mtval[23].ACLR
rstn_i => csr.mtval[24].ACLR
rstn_i => csr.mtval[25].ACLR
rstn_i => csr.mtval[26].ACLR
rstn_i => csr.mtval[27].ACLR
rstn_i => csr.mtval[28].ACLR
rstn_i => csr.mtval[29].ACLR
rstn_i => csr.mtval[30].ACLR
rstn_i => csr.mtval[31].ACLR
rstn_i => csr.mtvec[0].ACLR
rstn_i => csr.mtvec[1].ACLR
rstn_i => csr.mtvec[2].ACLR
rstn_i => csr.mtvec[3].ACLR
rstn_i => csr.mtvec[4].ACLR
rstn_i => csr.mtvec[5].ACLR
rstn_i => csr.mtvec[6].ACLR
rstn_i => csr.mtvec[7].ACLR
rstn_i => csr.mtvec[8].ACLR
rstn_i => csr.mtvec[9].ACLR
rstn_i => csr.mtvec[10].ACLR
rstn_i => csr.mtvec[11].ACLR
rstn_i => csr.mtvec[12].ACLR
rstn_i => csr.mtvec[13].ACLR
rstn_i => csr.mtvec[14].ACLR
rstn_i => csr.mtvec[15].ACLR
rstn_i => csr.mtvec[16].ACLR
rstn_i => csr.mtvec[17].ACLR
rstn_i => csr.mtvec[18].ACLR
rstn_i => csr.mtvec[19].ACLR
rstn_i => csr.mtvec[20].ACLR
rstn_i => csr.mtvec[21].ACLR
rstn_i => csr.mtvec[22].ACLR
rstn_i => csr.mtvec[23].ACLR
rstn_i => csr.mtvec[24].ACLR
rstn_i => csr.mtvec[25].ACLR
rstn_i => csr.mtvec[26].ACLR
rstn_i => csr.mtvec[27].ACLR
rstn_i => csr.mtvec[28].ACLR
rstn_i => csr.mtvec[29].ACLR
rstn_i => csr.mtvec[30].ACLR
rstn_i => csr.mtvec[31].ACLR
rstn_i => csr.mcause[0].ACLR
rstn_i => csr.mcause[1].ACLR
rstn_i => csr.mcause[2].ACLR
rstn_i => csr.mcause[3].ACLR
rstn_i => csr.mcause[4].ACLR
rstn_i => csr.mcause[5].ACLR
rstn_i => csr.mepc[1].ACLR
rstn_i => csr.mepc[2].ACLR
rstn_i => csr.mepc[3].ACLR
rstn_i => csr.mepc[4].ACLR
rstn_i => csr.mepc[5].ACLR
rstn_i => csr.mepc[6].ACLR
rstn_i => csr.mepc[7].ACLR
rstn_i => csr.mepc[8].ACLR
rstn_i => csr.mepc[9].ACLR
rstn_i => csr.mepc[10].ACLR
rstn_i => csr.mepc[11].ACLR
rstn_i => csr.mepc[12].ACLR
rstn_i => csr.mepc[13].ACLR
rstn_i => csr.mepc[14].ACLR
rstn_i => csr.mepc[15].ACLR
rstn_i => csr.mepc[16].ACLR
rstn_i => csr.mepc[17].ACLR
rstn_i => csr.mepc[18].ACLR
rstn_i => csr.mepc[19].ACLR
rstn_i => csr.mepc[20].ACLR
rstn_i => csr.mepc[21].ACLR
rstn_i => csr.mepc[22].ACLR
rstn_i => csr.mepc[23].ACLR
rstn_i => csr.mepc[24].ACLR
rstn_i => csr.mepc[25].ACLR
rstn_i => csr.mepc[26].ACLR
rstn_i => csr.mepc[27].ACLR
rstn_i => csr.mepc[28].ACLR
rstn_i => csr.mepc[29].ACLR
rstn_i => csr.mepc[30].ACLR
rstn_i => csr.mepc[31].ACLR
rstn_i => csr.privilege.PRESET
rstn_i => csr.mip_firq_nclr[0].ACLR
rstn_i => csr.mip_firq_nclr[1].ACLR
rstn_i => csr.mip_firq_nclr[2].ACLR
rstn_i => csr.mip_firq_nclr[3].ACLR
rstn_i => csr.mip_firq_nclr[4].ACLR
rstn_i => csr.mip_firq_nclr[5].ACLR
rstn_i => csr.mip_firq_nclr[6].ACLR
rstn_i => csr.mip_firq_nclr[7].ACLR
rstn_i => csr.mip_firq_nclr[8].ACLR
rstn_i => csr.mip_firq_nclr[9].ACLR
rstn_i => csr.mip_firq_nclr[10].ACLR
rstn_i => csr.mip_firq_nclr[11].ACLR
rstn_i => csr.mip_firq_nclr[12].ACLR
rstn_i => csr.mip_firq_nclr[13].ACLR
rstn_i => csr.mip_firq_nclr[14].ACLR
rstn_i => csr.mip_firq_nclr[15].ACLR
rstn_i => csr.mie_firq[0].ACLR
rstn_i => csr.mie_firq[1].ACLR
rstn_i => csr.mie_firq[2].ACLR
rstn_i => csr.mie_firq[3].ACLR
rstn_i => csr.mie_firq[4].ACLR
rstn_i => csr.mie_firq[5].ACLR
rstn_i => csr.mie_firq[6].ACLR
rstn_i => csr.mie_firq[7].ACLR
rstn_i => csr.mie_firq[8].ACLR
rstn_i => csr.mie_firq[9].ACLR
rstn_i => csr.mie_firq[10].ACLR
rstn_i => csr.mie_firq[11].ACLR
rstn_i => csr.mie_firq[12].ACLR
rstn_i => csr.mie_firq[13].ACLR
rstn_i => csr.mie_firq[14].ACLR
rstn_i => csr.mie_firq[15].ACLR
rstn_i => csr.mie_mti.ACLR
rstn_i => csr.mie_mei.ACLR
rstn_i => csr.mie_msi.ACLR
rstn_i => csr.mstatus_tw.ACLR
rstn_i => csr.mstatus_mprv.ACLR
rstn_i => csr.mstatus_mpp.ACLR
rstn_i => csr.mstatus_mpie.ACLR
rstn_i => csr.mstatus_mie.ACLR
rstn_i => csr.we.ACLR
rstn_i => execute_engine.branched.ACLR
rstn_i => execute_engine.next_pc[1].ACLR
rstn_i => execute_engine.next_pc[2].ACLR
rstn_i => execute_engine.next_pc[3].ACLR
rstn_i => execute_engine.next_pc[4].ACLR
rstn_i => execute_engine.next_pc[5].ACLR
rstn_i => execute_engine.next_pc[6].ACLR
rstn_i => execute_engine.next_pc[7].ACLR
rstn_i => execute_engine.next_pc[8].ACLR
rstn_i => execute_engine.next_pc[9].ACLR
rstn_i => execute_engine.next_pc[10].ACLR
rstn_i => execute_engine.next_pc[11].ACLR
rstn_i => execute_engine.next_pc[12].ACLR
rstn_i => execute_engine.next_pc[13].ACLR
rstn_i => execute_engine.next_pc[14].ACLR
rstn_i => execute_engine.next_pc[15].ACLR
rstn_i => execute_engine.next_pc[16].ACLR
rstn_i => execute_engine.next_pc[17].ACLR
rstn_i => execute_engine.next_pc[18].ACLR
rstn_i => execute_engine.next_pc[19].ACLR
rstn_i => execute_engine.next_pc[20].ACLR
rstn_i => execute_engine.next_pc[21].ACLR
rstn_i => execute_engine.next_pc[22].ACLR
rstn_i => execute_engine.next_pc[23].ACLR
rstn_i => execute_engine.next_pc[24].ACLR
rstn_i => execute_engine.next_pc[25].ACLR
rstn_i => execute_engine.next_pc[26].ACLR
rstn_i => execute_engine.next_pc[27].ACLR
rstn_i => execute_engine.next_pc[28].ACLR
rstn_i => execute_engine.next_pc[29].ACLR
rstn_i => execute_engine.next_pc[30].ACLR
rstn_i => execute_engine.next_pc[31].ACLR
rstn_i => execute_engine.pc[0].ACLR
rstn_i => execute_engine.pc[1].ACLR
rstn_i => execute_engine.pc[2].ACLR
rstn_i => execute_engine.pc[3].ACLR
rstn_i => execute_engine.pc[4].ACLR
rstn_i => execute_engine.pc[5].ACLR
rstn_i => execute_engine.pc[6].ACLR
rstn_i => execute_engine.pc[7].ACLR
rstn_i => execute_engine.pc[8].ACLR
rstn_i => execute_engine.pc[9].ACLR
rstn_i => execute_engine.pc[10].ACLR
rstn_i => execute_engine.pc[11].ACLR
rstn_i => execute_engine.pc[12].ACLR
rstn_i => execute_engine.pc[13].ACLR
rstn_i => execute_engine.pc[14].PRESET
rstn_i => execute_engine.pc[15].PRESET
rstn_i => execute_engine.pc[16].PRESET
rstn_i => execute_engine.pc[17].PRESET
rstn_i => execute_engine.pc[18].PRESET
rstn_i => execute_engine.pc[19].PRESET
rstn_i => execute_engine.pc[20].PRESET
rstn_i => execute_engine.pc[21].PRESET
rstn_i => execute_engine.pc[22].PRESET
rstn_i => execute_engine.pc[23].PRESET
rstn_i => execute_engine.pc[24].PRESET
rstn_i => execute_engine.pc[25].PRESET
rstn_i => execute_engine.pc[26].PRESET
rstn_i => execute_engine.pc[27].PRESET
rstn_i => execute_engine.pc[28].PRESET
rstn_i => execute_engine.pc[29].PRESET
rstn_i => execute_engine.pc[30].PRESET
rstn_i => execute_engine.pc[31].PRESET
rstn_i => execute_engine.is_ci.ACLR
rstn_i => execute_engine.ir[0].ACLR
rstn_i => execute_engine.ir[1].ACLR
rstn_i => execute_engine.ir[2].ACLR
rstn_i => execute_engine.ir[3].ACLR
rstn_i => execute_engine.ir[4].ACLR
rstn_i => execute_engine.ir[5].ACLR
rstn_i => execute_engine.ir[6].ACLR
rstn_i => execute_engine.ir[7].ACLR
rstn_i => execute_engine.ir[8].ACLR
rstn_i => execute_engine.ir[9].ACLR
rstn_i => execute_engine.ir[10].ACLR
rstn_i => execute_engine.ir[11].ACLR
rstn_i => execute_engine.ir[12].ACLR
rstn_i => execute_engine.ir[13].ACLR
rstn_i => execute_engine.ir[14].ACLR
rstn_i => execute_engine.ir[15].ACLR
rstn_i => execute_engine.ir[16].ACLR
rstn_i => execute_engine.ir[17].ACLR
rstn_i => execute_engine.ir[18].ACLR
rstn_i => execute_engine.ir[19].ACLR
rstn_i => execute_engine.ir[20].ACLR
rstn_i => execute_engine.ir[21].ACLR
rstn_i => execute_engine.ir[22].ACLR
rstn_i => execute_engine.ir[23].ACLR
rstn_i => execute_engine.ir[24].ACLR
rstn_i => execute_engine.ir[25].ACLR
rstn_i => execute_engine.ir[26].ACLR
rstn_i => execute_engine.ir[27].ACLR
rstn_i => execute_engine.ir[28].ACLR
rstn_i => execute_engine.ir[29].ACLR
rstn_i => execute_engine.ir[30].ACLR
rstn_i => execute_engine.ir[31].ACLR
rstn_i => ctrl.cpu_priv.ACLR
rstn_i => ctrl.lsu_fencei.ACLR
rstn_i => ctrl.lsu_fence.ACLR
rstn_i => ctrl.lsu_rw.ACLR
rstn_i => ctrl.lsu_req_wr.ACLR
rstn_i => ctrl.lsu_req_rd.ACLR
rstn_i => ctrl.alu_cp_trig[0].ACLR
rstn_i => ctrl.alu_cp_trig[1].ACLR
rstn_i => ctrl.alu_cp_trig[2].ACLR
rstn_i => ctrl.alu_cp_trig[3].ACLR
rstn_i => ctrl.alu_cp_trig[4].ACLR
rstn_i => ctrl.alu_unsigned.ACLR
rstn_i => ctrl.alu_opb_mux.ACLR
rstn_i => ctrl.alu_opa_mux.ACLR
rstn_i => ctrl.alu_op[0].ACLR
rstn_i => ctrl.alu_op[1].ACLR
rstn_i => ctrl.alu_op[2].ACLR
rstn_i => ctrl.rf_zero_we.ACLR
rstn_i => ctrl.rf_mux[0].ACLR
rstn_i => ctrl.rf_mux[1].ACLR
rstn_i => ctrl.rf_wb_en.ACLR
rstn_i => debug_ctrl.ext_halt_req.ACLR
rstn_i => debug_ctrl.running.ACLR
rstn_i => fetch_engine.pc[2].ACLR
rstn_i => fetch_engine.pc[3].ACLR
rstn_i => fetch_engine.pc[4].ACLR
rstn_i => fetch_engine.pc[5].ACLR
rstn_i => fetch_engine.pc[6].ACLR
rstn_i => fetch_engine.pc[7].ACLR
rstn_i => fetch_engine.pc[8].ACLR
rstn_i => fetch_engine.pc[9].ACLR
rstn_i => fetch_engine.pc[10].ACLR
rstn_i => fetch_engine.pc[11].ACLR
rstn_i => fetch_engine.pc[12].ACLR
rstn_i => fetch_engine.pc[13].ACLR
rstn_i => fetch_engine.pc[14].ACLR
rstn_i => fetch_engine.pc[15].ACLR
rstn_i => fetch_engine.pc[16].ACLR
rstn_i => fetch_engine.pc[17].ACLR
rstn_i => fetch_engine.pc[18].ACLR
rstn_i => fetch_engine.pc[19].ACLR
rstn_i => fetch_engine.pc[20].ACLR
rstn_i => fetch_engine.pc[21].ACLR
rstn_i => fetch_engine.pc[22].ACLR
rstn_i => fetch_engine.pc[23].ACLR
rstn_i => fetch_engine.pc[24].ACLR
rstn_i => fetch_engine.pc[25].ACLR
rstn_i => fetch_engine.pc[26].ACLR
rstn_i => fetch_engine.pc[27].ACLR
rstn_i => fetch_engine.pc[28].ACLR
rstn_i => fetch_engine.pc[29].ACLR
rstn_i => fetch_engine.pc[30].ACLR
rstn_i => fetch_engine.pc[31].ACLR
rstn_i => fetch_engine.unaligned.ACLR
rstn_i => fetch_engine.restart.PRESET
rstn_i => csr.rdata[0].ACLR
rstn_i => csr.rdata[1].ACLR
rstn_i => csr.rdata[2].ACLR
rstn_i => csr.rdata[3].ACLR
rstn_i => csr.rdata[4].ACLR
rstn_i => csr.rdata[5].ACLR
rstn_i => csr.rdata[6].ACLR
rstn_i => csr.rdata[7].ACLR
rstn_i => csr.rdata[8].ACLR
rstn_i => csr.rdata[9].ACLR
rstn_i => csr.rdata[10].ACLR
rstn_i => csr.rdata[11].ACLR
rstn_i => csr.rdata[12].ACLR
rstn_i => csr.rdata[13].ACLR
rstn_i => csr.rdata[14].ACLR
rstn_i => csr.rdata[15].ACLR
rstn_i => csr.rdata[16].ACLR
rstn_i => csr.rdata[17].ACLR
rstn_i => csr.rdata[18].ACLR
rstn_i => csr.rdata[19].ACLR
rstn_i => csr.rdata[20].ACLR
rstn_i => csr.rdata[21].ACLR
rstn_i => csr.rdata[22].ACLR
rstn_i => csr.rdata[23].ACLR
rstn_i => csr.rdata[24].ACLR
rstn_i => csr.rdata[25].ACLR
rstn_i => csr.rdata[26].ACLR
rstn_i => csr.rdata[27].ACLR
rstn_i => csr.rdata[28].ACLR
rstn_i => csr.rdata[29].ACLR
rstn_i => csr.rdata[30].ACLR
rstn_i => csr.rdata[31].ACLR
rstn_i => csr.re.ACLR
rstn_i => monitor.cnt[0].ACLR
rstn_i => monitor.cnt[1].ACLR
rstn_i => monitor.cnt[2].ACLR
rstn_i => monitor.cnt[3].ACLR
rstn_i => monitor.cnt[4].ACLR
rstn_i => monitor.cnt[5].ACLR
rstn_i => monitor.cnt[6].ACLR
rstn_i => monitor.cnt[7].ACLR
rstn_i => monitor.cnt[8].ACLR
rstn_i => monitor.cnt[9].ACLR
rstn_i => trap_ctrl.irq_buf[0].ACLR
rstn_i => trap_ctrl.irq_buf[1].ACLR
rstn_i => trap_ctrl.irq_buf[2].ACLR
rstn_i => trap_ctrl.irq_buf[3].ACLR
rstn_i => trap_ctrl.irq_buf[4].ACLR
rstn_i => trap_ctrl.irq_buf[5].ACLR
rstn_i => trap_ctrl.irq_buf[6].ACLR
rstn_i => trap_ctrl.irq_buf[7].ACLR
rstn_i => trap_ctrl.irq_buf[8].ACLR
rstn_i => trap_ctrl.irq_buf[9].ACLR
rstn_i => trap_ctrl.irq_buf[10].ACLR
rstn_i => trap_ctrl.irq_buf[11].ACLR
rstn_i => trap_ctrl.irq_buf[12].ACLR
rstn_i => trap_ctrl.irq_buf[13].ACLR
rstn_i => trap_ctrl.irq_buf[14].ACLR
rstn_i => trap_ctrl.irq_buf[15].ACLR
rstn_i => trap_ctrl.irq_buf[16].ACLR
rstn_i => trap_ctrl.irq_buf[17].ACLR
rstn_i => trap_ctrl.irq_buf[18].ACLR
rstn_i => trap_ctrl.irq_buf[19].ACLR
rstn_i => trap_ctrl.irq_buf[20].ACLR
rstn_i => trap_ctrl.irq_pnd[0].ACLR
rstn_i => trap_ctrl.irq_pnd[1].ACLR
rstn_i => trap_ctrl.irq_pnd[2].ACLR
rstn_i => trap_ctrl.irq_pnd[3].ACLR
rstn_i => trap_ctrl.irq_pnd[4].ACLR
rstn_i => trap_ctrl.irq_pnd[5].ACLR
rstn_i => trap_ctrl.irq_pnd[6].ACLR
rstn_i => trap_ctrl.irq_pnd[7].ACLR
rstn_i => trap_ctrl.irq_pnd[8].ACLR
rstn_i => trap_ctrl.irq_pnd[9].ACLR
rstn_i => trap_ctrl.irq_pnd[10].ACLR
rstn_i => trap_ctrl.irq_pnd[11].ACLR
rstn_i => trap_ctrl.irq_pnd[12].ACLR
rstn_i => trap_ctrl.irq_pnd[13].ACLR
rstn_i => trap_ctrl.irq_pnd[14].ACLR
rstn_i => trap_ctrl.irq_pnd[15].ACLR
rstn_i => trap_ctrl.irq_pnd[16].ACLR
rstn_i => trap_ctrl.irq_pnd[17].ACLR
rstn_i => trap_ctrl.irq_pnd[18].ACLR
rstn_i => trap_ctrl.exc_buf[0].ACLR
rstn_i => trap_ctrl.exc_buf[1].ACLR
rstn_i => trap_ctrl.exc_buf[2].ACLR
rstn_i => trap_ctrl.exc_buf[3].ACLR
rstn_i => trap_ctrl.exc_buf[4].ACLR
rstn_i => trap_ctrl.exc_buf[5].ACLR
rstn_i => trap_ctrl.exc_buf[6].ACLR
rstn_i => trap_ctrl.exc_buf[7].ACLR
rstn_i => trap_ctrl.exc_buf[8].ACLR
rstn_i => trap_ctrl.exc_buf[9].ACLR
rstn_i => trap_ctrl.exc_buf[10].ACLR
rstn_i => trap_ctrl.wakeup.ACLR
rstn_i => trap_ctrl.env_pending.ACLR
rstn_i => cnt.ovf[0][0].ACLR
rstn_i => cnt.hi[0][0].ACLR
rstn_i => cnt.hi[0][1].ACLR
rstn_i => cnt.hi[0][2].ACLR
rstn_i => cnt.hi[0][3].ACLR
rstn_i => cnt.hi[0][4].ACLR
rstn_i => cnt.hi[0][5].ACLR
rstn_i => cnt.hi[0][6].ACLR
rstn_i => cnt.hi[0][7].ACLR
rstn_i => cnt.hi[0][8].ACLR
rstn_i => cnt.hi[0][9].ACLR
rstn_i => cnt.hi[0][10].ACLR
rstn_i => cnt.hi[0][11].ACLR
rstn_i => cnt.hi[0][12].ACLR
rstn_i => cnt.hi[0][13].ACLR
rstn_i => cnt.hi[0][14].ACLR
rstn_i => cnt.hi[0][15].ACLR
rstn_i => cnt.hi[0][16].ACLR
rstn_i => cnt.hi[0][17].ACLR
rstn_i => cnt.hi[0][18].ACLR
rstn_i => cnt.hi[0][19].ACLR
rstn_i => cnt.hi[0][20].ACLR
rstn_i => cnt.hi[0][21].ACLR
rstn_i => cnt.hi[0][22].ACLR
rstn_i => cnt.hi[0][23].ACLR
rstn_i => cnt.hi[0][24].ACLR
rstn_i => cnt.hi[0][25].ACLR
rstn_i => cnt.hi[0][26].ACLR
rstn_i => cnt.hi[0][27].ACLR
rstn_i => cnt.hi[0][28].ACLR
rstn_i => cnt.hi[0][29].ACLR
rstn_i => cnt.hi[0][30].ACLR
rstn_i => cnt.hi[0][31].ACLR
rstn_i => cnt.lo[0][0].ACLR
rstn_i => cnt.lo[0][1].ACLR
rstn_i => cnt.lo[0][2].ACLR
rstn_i => cnt.lo[0][3].ACLR
rstn_i => cnt.lo[0][4].ACLR
rstn_i => cnt.lo[0][5].ACLR
rstn_i => cnt.lo[0][6].ACLR
rstn_i => cnt.lo[0][7].ACLR
rstn_i => cnt.lo[0][8].ACLR
rstn_i => cnt.lo[0][9].ACLR
rstn_i => cnt.lo[0][10].ACLR
rstn_i => cnt.lo[0][11].ACLR
rstn_i => cnt.lo[0][12].ACLR
rstn_i => cnt.lo[0][13].ACLR
rstn_i => cnt.lo[0][14].ACLR
rstn_i => cnt.lo[0][15].ACLR
rstn_i => cnt.lo[0][16].ACLR
rstn_i => cnt.lo[0][17].ACLR
rstn_i => cnt.lo[0][18].ACLR
rstn_i => cnt.lo[0][19].ACLR
rstn_i => cnt.lo[0][20].ACLR
rstn_i => cnt.lo[0][21].ACLR
rstn_i => cnt.lo[0][22].ACLR
rstn_i => cnt.lo[0][23].ACLR
rstn_i => cnt.lo[0][24].ACLR
rstn_i => cnt.lo[0][25].ACLR
rstn_i => cnt.lo[0][26].ACLR
rstn_i => cnt.lo[0][27].ACLR
rstn_i => cnt.lo[0][28].ACLR
rstn_i => cnt.lo[0][29].ACLR
rstn_i => cnt.lo[0][30].ACLR
rstn_i => cnt.lo[0][31].ACLR
rstn_i => cnt.ovf[2][0].ACLR
rstn_i => cnt.hi[2][0].ACLR
rstn_i => cnt.hi[2][1].ACLR
rstn_i => cnt.hi[2][2].ACLR
rstn_i => cnt.hi[2][3].ACLR
rstn_i => cnt.hi[2][4].ACLR
rstn_i => cnt.hi[2][5].ACLR
rstn_i => cnt.hi[2][6].ACLR
rstn_i => cnt.hi[2][7].ACLR
rstn_i => cnt.hi[2][8].ACLR
rstn_i => cnt.hi[2][9].ACLR
rstn_i => cnt.hi[2][10].ACLR
rstn_i => cnt.hi[2][11].ACLR
rstn_i => cnt.hi[2][12].ACLR
rstn_i => cnt.hi[2][13].ACLR
rstn_i => cnt.hi[2][14].ACLR
rstn_i => cnt.hi[2][15].ACLR
rstn_i => cnt.hi[2][16].ACLR
rstn_i => cnt.hi[2][17].ACLR
rstn_i => cnt.hi[2][18].ACLR
rstn_i => cnt.hi[2][19].ACLR
rstn_i => cnt.hi[2][20].ACLR
rstn_i => cnt.hi[2][21].ACLR
rstn_i => cnt.hi[2][22].ACLR
rstn_i => cnt.hi[2][23].ACLR
rstn_i => cnt.hi[2][24].ACLR
rstn_i => cnt.hi[2][25].ACLR
rstn_i => cnt.hi[2][26].ACLR
rstn_i => cnt.hi[2][27].ACLR
rstn_i => cnt.hi[2][28].ACLR
rstn_i => cnt.hi[2][29].ACLR
rstn_i => cnt.hi[2][30].ACLR
rstn_i => cnt.hi[2][31].ACLR
rstn_i => cnt.lo[2][0].ACLR
rstn_i => cnt.lo[2][1].ACLR
rstn_i => cnt.lo[2][2].ACLR
rstn_i => cnt.lo[2][3].ACLR
rstn_i => cnt.lo[2][4].ACLR
rstn_i => cnt.lo[2][5].ACLR
rstn_i => cnt.lo[2][6].ACLR
rstn_i => cnt.lo[2][7].ACLR
rstn_i => cnt.lo[2][8].ACLR
rstn_i => cnt.lo[2][9].ACLR
rstn_i => cnt.lo[2][10].ACLR
rstn_i => cnt.lo[2][11].ACLR
rstn_i => cnt.lo[2][12].ACLR
rstn_i => cnt.lo[2][13].ACLR
rstn_i => cnt.lo[2][14].ACLR
rstn_i => cnt.lo[2][15].ACLR
rstn_i => cnt.lo[2][16].ACLR
rstn_i => cnt.lo[2][17].ACLR
rstn_i => cnt.lo[2][18].ACLR
rstn_i => cnt.lo[2][19].ACLR
rstn_i => cnt.lo[2][20].ACLR
rstn_i => cnt.lo[2][21].ACLR
rstn_i => cnt.lo[2][22].ACLR
rstn_i => cnt.lo[2][23].ACLR
rstn_i => cnt.lo[2][24].ACLR
rstn_i => cnt.lo[2][25].ACLR
rstn_i => cnt.lo[2][26].ACLR
rstn_i => cnt.lo[2][27].ACLR
rstn_i => cnt.lo[2][28].ACLR
rstn_i => cnt.lo[2][29].ACLR
rstn_i => cnt.lo[2][30].ACLR
rstn_i => cnt.lo[2][31].ACLR
rstn_i => execute_engine.state_prev2~3.DATAIN
rstn_i => execute_engine.state_prev~3.DATAIN
rstn_i => execute_engine.state~3.DATAIN
rstn_i => fetch_engine.state_prev~3.DATAIN
rstn_i => fetch_engine.state~3.DATAIN
ctrl_o.cpu_debug <= debug_ctrl.running.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.cpu_trap <= trap_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.cpu_sleep <= ctrl_o.cpu_sleep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.cpu_priv <= privilege_eff.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[0] <= execute_engine.ir[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[1] <= execute_engine.ir[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[2] <= execute_engine.ir[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[3] <= execute_engine.ir[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[4] <= execute_engine.ir[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[5] <= execute_engine.ir[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[6] <= execute_engine.ir[6].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[0] <= execute_engine.ir[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[1] <= execute_engine.ir[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[2] <= execute_engine.ir[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[3] <= execute_engine.ir[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[4] <= execute_engine.ir[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[5] <= execute_engine.ir[25].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[6] <= execute_engine.ir[26].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[7] <= execute_engine.ir[27].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[8] <= execute_engine.ir[28].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[9] <= execute_engine.ir[29].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[10] <= execute_engine.ir[30].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[11] <= execute_engine.ir[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[0] <= execute_engine.ir[12].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[1] <= execute_engine.ir[13].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[2] <= execute_engine.ir[14].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_priv <= lsu_priv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_fencei <= ctrl.lsu_fencei.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_fence <= ctrl.lsu_fence.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_mo_we <= ctrl_o.lsu_mo_we.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_rw <= ctrl.lsu_rw.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_req_wr <= ctrl.lsu_req_wr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_req_rd <= ctrl.lsu_req_rd.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[0] <= ctrl.alu_cp_trig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[1] <= ctrl.alu_cp_trig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[2] <= ctrl.alu_cp_trig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[3] <= ctrl.alu_cp_trig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[4] <= ctrl.alu_cp_trig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_unsigned <= ctrl.alu_unsigned.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_opb_mux <= ctrl.alu_opb_mux.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_opa_mux <= ctrl.alu_opa_mux.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[0] <= ctrl.alu_op[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[1] <= ctrl.alu_op[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[2] <= ctrl.alu_op[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_zero_we <= ctrl.rf_zero_we.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_mux[0] <= ctrl.rf_mux[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_mux[1] <= ctrl.rf_mux[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[0] <= execute_engine.ir[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[1] <= execute_engine.ir[8].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[2] <= execute_engine.ir[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[3] <= execute_engine.ir[10].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[4] <= execute_engine.ir[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs3[0] <= execute_engine.ir[27].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs3[1] <= execute_engine.ir[28].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs3[2] <= execute_engine.ir[29].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs3[3] <= execute_engine.ir[30].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs3[4] <= execute_engine.ir[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[0] <= execute_engine.ir[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[1] <= execute_engine.ir[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[2] <= execute_engine.ir[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[3] <= execute_engine.ir[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[4] <= execute_engine.ir[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[0] <= execute_engine.ir[15].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[1] <= execute_engine.ir[16].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[2] <= execute_engine.ir[17].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[3] <= execute_engine.ir[18].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[4] <= execute_engine.ir[19].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_wb_en <= rf_wb_en.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.rvso <= <GND>
bus_req_o.priv <= ctrl.cpu_priv.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.src <= <VCC>
bus_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.we <= <GND>
bus_req_o.ben[0] <= <GND>
bus_req_o.ben[1] <= <GND>
bus_req_o.ben[2] <= <GND>
bus_req_o.ben[3] <= <GND>
bus_req_o.data[0] <= <GND>
bus_req_o.data[1] <= <GND>
bus_req_o.data[2] <= <GND>
bus_req_o.data[3] <= <GND>
bus_req_o.data[4] <= <GND>
bus_req_o.data[5] <= <GND>
bus_req_o.data[6] <= <GND>
bus_req_o.data[7] <= <GND>
bus_req_o.data[8] <= <GND>
bus_req_o.data[9] <= <GND>
bus_req_o.data[10] <= <GND>
bus_req_o.data[11] <= <GND>
bus_req_o.data[12] <= <GND>
bus_req_o.data[13] <= <GND>
bus_req_o.data[14] <= <GND>
bus_req_o.data[15] <= <GND>
bus_req_o.data[16] <= <GND>
bus_req_o.data[17] <= <GND>
bus_req_o.data[18] <= <GND>
bus_req_o.data[19] <= <GND>
bus_req_o.data[20] <= <GND>
bus_req_o.data[21] <= <GND>
bus_req_o.data[22] <= <GND>
bus_req_o.data[23] <= <GND>
bus_req_o.data[24] <= <GND>
bus_req_o.data[25] <= <GND>
bus_req_o.data[26] <= <GND>
bus_req_o.data[27] <= <GND>
bus_req_o.data[28] <= <GND>
bus_req_o.data[29] <= <GND>
bus_req_o.data[30] <= <GND>
bus_req_o.data[31] <= <GND>
bus_req_o.addr[0] <= <GND>
bus_req_o.addr[1] <= <GND>
bus_req_o.addr[2] <= fetch_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[3] <= fetch_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[4] <= fetch_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[5] <= fetch_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[6] <= fetch_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[7] <= fetch_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[8] <= fetch_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[9] <= fetch_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[10] <= fetch_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[11] <= fetch_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[12] <= fetch_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[13] <= fetch_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[14] <= fetch_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[15] <= fetch_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[16] <= fetch_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[17] <= fetch_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[18] <= fetch_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[19] <= fetch_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[20] <= fetch_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[21] <= fetch_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[22] <= fetch_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[23] <= fetch_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[24] <= fetch_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[25] <= fetch_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[26] <= fetch_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[27] <= fetch_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[28] <= fetch_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[29] <= fetch_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[30] <= fetch_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[31] <= fetch_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_i.err => fetch_engine.resp.IN0
bus_rsp_i.err => ipb.wdata[0][17].IN0
bus_rsp_i.err => ipb.wdata[1][17].IN0
bus_rsp_i.ack => fetch_engine.resp.IN1
bus_rsp_i.data[0] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[0]
bus_rsp_i.data[1] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[1]
bus_rsp_i.data[2] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[2]
bus_rsp_i.data[3] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[3]
bus_rsp_i.data[4] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[4]
bus_rsp_i.data[5] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[5]
bus_rsp_i.data[6] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[6]
bus_rsp_i.data[7] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[7]
bus_rsp_i.data[8] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[8]
bus_rsp_i.data[9] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[9]
bus_rsp_i.data[10] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[10]
bus_rsp_i.data[11] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[11]
bus_rsp_i.data[12] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[12]
bus_rsp_i.data[13] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[13]
bus_rsp_i.data[14] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[14]
bus_rsp_i.data[15] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[15]
bus_rsp_i.data[16] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[0]
bus_rsp_i.data[17] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[1]
bus_rsp_i.data[18] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[2]
bus_rsp_i.data[19] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[3]
bus_rsp_i.data[20] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[4]
bus_rsp_i.data[21] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[5]
bus_rsp_i.data[22] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[6]
bus_rsp_i.data[23] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[7]
bus_rsp_i.data[24] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[8]
bus_rsp_i.data[25] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[9]
bus_rsp_i.data[26] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[10]
bus_rsp_i.data[27] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[11]
bus_rsp_i.data[28] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[12]
bus_rsp_i.data[29] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[13]
bus_rsp_i.data[30] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[14]
bus_rsp_i.data[31] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[15]
i_pmp_fault_i => ipb.wdata[0][17].IN1
i_pmp_fault_i => ipb.wdata[1][17].IN1
alu_cp_done_i => execute_engine_fsm_comb.IN1
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => execute_engine.OUTPUTSELECT
lsu_wait_i => ctrl_nxt.OUTPUTSELECT
cmp_i[0] => branch_taken.IN1
cmp_i[1] => branch_taken.IN1
alu_add_i[0] => ~NO_FANOUT~
alu_add_i[1] => execute_engine.DATAA
alu_add_i[2] => execute_engine.DATAA
alu_add_i[3] => execute_engine.DATAA
alu_add_i[4] => execute_engine.DATAA
alu_add_i[5] => execute_engine.DATAA
alu_add_i[6] => execute_engine.DATAA
alu_add_i[7] => execute_engine.DATAA
alu_add_i[8] => execute_engine.DATAA
alu_add_i[9] => execute_engine.DATAA
alu_add_i[10] => execute_engine.DATAA
alu_add_i[11] => execute_engine.DATAA
alu_add_i[12] => execute_engine.DATAA
alu_add_i[13] => execute_engine.DATAA
alu_add_i[14] => execute_engine.DATAA
alu_add_i[15] => execute_engine.DATAA
alu_add_i[16] => execute_engine.DATAA
alu_add_i[17] => execute_engine.DATAA
alu_add_i[18] => execute_engine.DATAA
alu_add_i[19] => execute_engine.DATAA
alu_add_i[20] => execute_engine.DATAA
alu_add_i[21] => execute_engine.DATAA
alu_add_i[22] => execute_engine.DATAA
alu_add_i[23] => execute_engine.DATAA
alu_add_i[24] => execute_engine.DATAA
alu_add_i[25] => execute_engine.DATAA
alu_add_i[26] => execute_engine.DATAA
alu_add_i[27] => execute_engine.DATAA
alu_add_i[28] => execute_engine.DATAA
alu_add_i[29] => execute_engine.DATAA
alu_add_i[30] => execute_engine.DATAA
alu_add_i[31] => execute_engine.DATAA
rs1_i[0] => \csr_write_data:tmp_v[0].DATAA
rs1_i[1] => \csr_write_data:tmp_v[1].DATAA
rs1_i[2] => \csr_write_data:tmp_v[2].DATAA
rs1_i[3] => \csr_write_data:tmp_v[3].DATAA
rs1_i[4] => \csr_write_data:tmp_v[4].DATAA
rs1_i[5] => \csr_write_data:tmp_v[5].DATAA
rs1_i[6] => \csr_write_data:tmp_v[6].DATAA
rs1_i[7] => \csr_write_data:tmp_v[7].DATAA
rs1_i[8] => \csr_write_data:tmp_v[8].DATAA
rs1_i[9] => \csr_write_data:tmp_v[9].DATAA
rs1_i[10] => \csr_write_data:tmp_v[10].DATAA
rs1_i[11] => \csr_write_data:tmp_v[11].DATAA
rs1_i[12] => \csr_write_data:tmp_v[12].DATAA
rs1_i[13] => \csr_write_data:tmp_v[13].DATAA
rs1_i[14] => \csr_write_data:tmp_v[14].DATAA
rs1_i[15] => \csr_write_data:tmp_v[15].DATAA
rs1_i[16] => \csr_write_data:tmp_v[16].DATAA
rs1_i[17] => \csr_write_data:tmp_v[17].DATAA
rs1_i[18] => \csr_write_data:tmp_v[18].DATAA
rs1_i[19] => \csr_write_data:tmp_v[19].DATAA
rs1_i[20] => \csr_write_data:tmp_v[20].DATAA
rs1_i[21] => \csr_write_data:tmp_v[21].DATAA
rs1_i[22] => \csr_write_data:tmp_v[22].DATAA
rs1_i[23] => \csr_write_data:tmp_v[23].DATAA
rs1_i[24] => \csr_write_data:tmp_v[24].DATAA
rs1_i[25] => \csr_write_data:tmp_v[25].DATAA
rs1_i[26] => \csr_write_data:tmp_v[26].DATAA
rs1_i[27] => \csr_write_data:tmp_v[27].DATAA
rs1_i[28] => \csr_write_data:tmp_v[28].DATAA
rs1_i[29] => \csr_write_data:tmp_v[29].DATAA
rs1_i[30] => \csr_write_data:tmp_v[30].DATAA
rs1_i[31] => \csr_write_data:tmp_v[31].DATAA
imm_o[0] <= imm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[1] <= imm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[2] <= imm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[3] <= imm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[4] <= imm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[5] <= imm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[6] <= imm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[7] <= imm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[8] <= imm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[9] <= imm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[10] <= imm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[11] <= imm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[12] <= imm_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[13] <= imm_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[14] <= imm_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[15] <= imm_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[16] <= imm_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[17] <= imm_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[18] <= imm_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[19] <= imm_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[20] <= imm_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[21] <= imm_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[22] <= imm_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[23] <= imm_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[24] <= imm_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[25] <= imm_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[26] <= imm_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[27] <= imm_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[28] <= imm_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[29] <= imm_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[30] <= imm_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[31] <= imm_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[0] <= <GND>
fetch_pc_o[1] <= <GND>
fetch_pc_o[2] <= fetch_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[3] <= fetch_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[4] <= fetch_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[5] <= fetch_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[6] <= fetch_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[7] <= fetch_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[8] <= fetch_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[9] <= fetch_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[10] <= fetch_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[11] <= fetch_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[12] <= fetch_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[13] <= fetch_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[14] <= fetch_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[15] <= fetch_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[16] <= fetch_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[17] <= fetch_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[18] <= fetch_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[19] <= fetch_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[20] <= fetch_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[21] <= fetch_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[22] <= fetch_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[23] <= fetch_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[24] <= fetch_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[25] <= fetch_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[26] <= fetch_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[27] <= fetch_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[28] <= fetch_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[29] <= fetch_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[30] <= fetch_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[31] <= fetch_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[0] <= <GND>
curr_pc_o[1] <= execute_engine.pc[1].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[2] <= execute_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[3] <= execute_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[4] <= execute_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[5] <= execute_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[6] <= execute_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[7] <= execute_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[8] <= execute_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[9] <= execute_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[10] <= execute_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[11] <= execute_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[12] <= execute_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[13] <= execute_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[14] <= execute_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[15] <= execute_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[16] <= execute_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[17] <= execute_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[18] <= execute_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[19] <= execute_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[20] <= execute_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[21] <= execute_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[22] <= execute_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[23] <= execute_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[24] <= execute_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[25] <= execute_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[26] <= execute_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[27] <= execute_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[28] <= execute_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[29] <= execute_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[30] <= execute_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[31] <= execute_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[0] <= <GND>
next_pc_o[1] <= execute_engine.next_pc[1].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[2] <= execute_engine.next_pc[2].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[3] <= execute_engine.next_pc[3].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[4] <= execute_engine.next_pc[4].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[5] <= execute_engine.next_pc[5].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[6] <= execute_engine.next_pc[6].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[7] <= execute_engine.next_pc[7].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[8] <= execute_engine.next_pc[8].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[9] <= execute_engine.next_pc[9].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[10] <= execute_engine.next_pc[10].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[11] <= execute_engine.next_pc[11].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[12] <= execute_engine.next_pc[12].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[13] <= execute_engine.next_pc[13].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[14] <= execute_engine.next_pc[14].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[15] <= execute_engine.next_pc[15].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[16] <= execute_engine.next_pc[16].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[17] <= execute_engine.next_pc[17].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[18] <= execute_engine.next_pc[18].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[19] <= execute_engine.next_pc[19].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[20] <= execute_engine.next_pc[20].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[21] <= execute_engine.next_pc[21].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[22] <= execute_engine.next_pc[22].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[23] <= execute_engine.next_pc[23].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[24] <= execute_engine.next_pc[24].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[25] <= execute_engine.next_pc[25].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[26] <= execute_engine.next_pc[26].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[27] <= execute_engine.next_pc[27].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[28] <= execute_engine.next_pc[28].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[29] <= execute_engine.next_pc[29].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[30] <= execute_engine.next_pc[30].DB_MAX_OUTPUT_PORT_TYPE
next_pc_o[31] <= execute_engine.next_pc[31].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[0] <= csr.rdata[0].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[1] <= csr.rdata[1].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[2] <= csr.rdata[2].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[3] <= csr.rdata[3].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[4] <= csr.rdata[4].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[5] <= csr.rdata[5].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[6] <= csr.rdata[6].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[7] <= csr.rdata[7].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[8] <= csr.rdata[8].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[9] <= csr.rdata[9].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[10] <= csr.rdata[10].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[11] <= csr.rdata[11].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[12] <= csr.rdata[12].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[13] <= csr.rdata[13].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[14] <= csr.rdata[14].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[15] <= csr.rdata[15].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[16] <= csr.rdata[16].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[17] <= csr.rdata[17].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[18] <= csr.rdata[18].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[19] <= csr.rdata[19].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[20] <= csr.rdata[20].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[21] <= csr.rdata[21].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[22] <= csr.rdata[22].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[23] <= csr.rdata[23].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[24] <= csr.rdata[24].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[25] <= csr.rdata[25].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[26] <= csr.rdata[26].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[27] <= csr.rdata[27].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[28] <= csr.rdata[28].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[29] <= csr.rdata[29].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[30] <= csr.rdata[30].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[31] <= csr.rdata[31].DB_MAX_OUTPUT_PORT_TYPE
xcsr_we_o <= csr.we.DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[0] <= execute_engine.ir[20].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[1] <= execute_engine.ir[21].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[2] <= execute_engine.ir[22].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[3] <= execute_engine.ir[23].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[4] <= execute_engine.ir[24].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[5] <= execute_engine.ir[25].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[6] <= execute_engine.ir[26].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[7] <= execute_engine.ir[27].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[8] <= execute_engine.ir[28].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[9] <= execute_engine.ir[29].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[10] <= execute_engine.ir[30].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[11] <= execute_engine.ir[31].DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[0] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[1] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[2] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[3] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[4] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[5] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[6] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[7] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[8] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[9] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[10] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[11] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[12] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[13] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[14] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[15] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[16] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[17] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[18] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[19] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[20] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[21] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[22] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[23] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[24] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[25] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[26] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[27] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[28] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[29] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[30] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[31] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
xcsr_rdata_i[0] => rdata.IN1
xcsr_rdata_i[1] => rdata.IN1
xcsr_rdata_i[2] => rdata.IN1
xcsr_rdata_i[3] => rdata.IN1
xcsr_rdata_i[4] => rdata.IN1
xcsr_rdata_i[5] => rdata.IN1
xcsr_rdata_i[6] => rdata.IN1
xcsr_rdata_i[7] => rdata.IN1
xcsr_rdata_i[8] => rdata.IN1
xcsr_rdata_i[9] => rdata.IN1
xcsr_rdata_i[10] => rdata.IN1
xcsr_rdata_i[11] => rdata.IN1
xcsr_rdata_i[12] => rdata.IN1
xcsr_rdata_i[13] => rdata.IN1
xcsr_rdata_i[14] => rdata.IN1
xcsr_rdata_i[15] => rdata.IN1
xcsr_rdata_i[16] => rdata.IN1
xcsr_rdata_i[17] => rdata.IN1
xcsr_rdata_i[18] => rdata.IN1
xcsr_rdata_i[19] => rdata.IN1
xcsr_rdata_i[20] => rdata.IN1
xcsr_rdata_i[21] => rdata.IN1
xcsr_rdata_i[22] => rdata.IN1
xcsr_rdata_i[23] => rdata.IN1
xcsr_rdata_i[24] => rdata.IN1
xcsr_rdata_i[25] => rdata.IN1
xcsr_rdata_i[26] => rdata.IN1
xcsr_rdata_i[27] => rdata.IN1
xcsr_rdata_i[28] => rdata.IN1
xcsr_rdata_i[29] => rdata.IN1
xcsr_rdata_i[30] => rdata.IN1
xcsr_rdata_i[31] => rdata.IN1
db_halt_req_i => debug_ctrl.ext_halt_req.DATAIN
msi_i => trap_ctrl.irq_pnd[0].DATAIN
mei_i => trap_ctrl.irq_pnd[2].DATAIN
mti_i => trap_ctrl.irq_pnd[1].DATAIN
firq_i[0] => irq_pnd.IN1
firq_i[1] => irq_pnd.IN1
firq_i[2] => irq_pnd.IN1
firq_i[3] => irq_pnd.IN1
firq_i[4] => irq_pnd.IN1
firq_i[5] => irq_pnd.IN1
firq_i[6] => irq_pnd.IN1
firq_i[7] => irq_pnd.IN1
firq_i[8] => irq_pnd.IN1
firq_i[9] => irq_pnd.IN1
firq_i[10] => irq_pnd.IN1
firq_i[11] => irq_pnd.IN1
firq_i[12] => irq_pnd.IN1
firq_i[13] => irq_pnd.IN1
firq_i[14] => irq_pnd.IN1
firq_i[15] => irq_pnd.IN1
mar_i[0] => csr.DATAB
mar_i[1] => csr.DATAB
mar_i[2] => csr.DATAB
mar_i[3] => csr.DATAB
mar_i[4] => csr.DATAB
mar_i[5] => csr.DATAB
mar_i[6] => csr.DATAB
mar_i[7] => csr.DATAB
mar_i[8] => csr.DATAB
mar_i[9] => csr.DATAB
mar_i[10] => csr.DATAB
mar_i[11] => csr.DATAB
mar_i[12] => csr.DATAB
mar_i[13] => csr.DATAB
mar_i[14] => csr.DATAB
mar_i[15] => csr.DATAB
mar_i[16] => csr.DATAB
mar_i[17] => csr.DATAB
mar_i[18] => csr.DATAB
mar_i[19] => csr.DATAB
mar_i[20] => csr.DATAB
mar_i[21] => csr.DATAB
mar_i[22] => csr.DATAB
mar_i[23] => csr.DATAB
mar_i[24] => csr.DATAB
mar_i[25] => csr.DATAB
mar_i[26] => csr.DATAB
mar_i[27] => csr.DATAB
mar_i[28] => csr.DATAB
mar_i[29] => csr.DATAB
mar_i[30] => csr.DATAB
mar_i[31] => csr.DATAB
ma_load_i => exc_buf.IN1
ma_store_i => exc_buf.IN1
be_load_i => exc_buf.IN1
be_store_i => exc_buf.IN1


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
clk_i => fifo.data[1][0].CLK
clk_i => fifo.data[1][1].CLK
clk_i => fifo.data[1][2].CLK
clk_i => fifo.data[1][3].CLK
clk_i => fifo.data[1][4].CLK
clk_i => fifo.data[1][5].CLK
clk_i => fifo.data[1][6].CLK
clk_i => fifo.data[1][7].CLK
clk_i => fifo.data[1][8].CLK
clk_i => fifo.data[1][9].CLK
clk_i => fifo.data[1][10].CLK
clk_i => fifo.data[1][11].CLK
clk_i => fifo.data[1][12].CLK
clk_i => fifo.data[1][13].CLK
clk_i => fifo.data[1][14].CLK
clk_i => fifo.data[1][15].CLK
clk_i => fifo.data[1][16].CLK
clk_i => fifo.data[1][17].CLK
clk_i => fifo.data[0][0].CLK
clk_i => fifo.data[0][1].CLK
clk_i => fifo.data[0][2].CLK
clk_i => fifo.data[0][3].CLK
clk_i => fifo.data[0][4].CLK
clk_i => fifo.data[0][5].CLK
clk_i => fifo.data[0][6].CLK
clk_i => fifo.data[0][7].CLK
clk_i => fifo.data[0][8].CLK
clk_i => fifo.data[0][9].CLK
clk_i => fifo.data[0][10].CLK
clk_i => fifo.data[0][11].CLK
clk_i => fifo.data[0][12].CLK
clk_i => fifo.data[0][13].CLK
clk_i => fifo.data[0][14].CLK
clk_i => fifo.data[0][15].CLK
clk_i => fifo.data[0][16].CLK
clk_i => fifo.data[0][17].CLK
clk_i => fifo.r_pnt[0].CLK
clk_i => fifo.r_pnt[1].CLK
clk_i => fifo.w_pnt[0].CLK
clk_i => fifo.w_pnt[1].CLK
rstn_i => fifo.r_pnt[0].ACLR
rstn_i => fifo.r_pnt[1].ACLR
rstn_i => fifo.w_pnt[0].ACLR
rstn_i => fifo.w_pnt[1].ACLR
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
half_o <= half.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => data.DATAB
wdata_i[0] => data.DATAB
wdata_i[1] => data.DATAB
wdata_i[1] => data.DATAB
wdata_i[2] => data.DATAB
wdata_i[2] => data.DATAB
wdata_i[3] => data.DATAB
wdata_i[3] => data.DATAB
wdata_i[4] => data.DATAB
wdata_i[4] => data.DATAB
wdata_i[5] => data.DATAB
wdata_i[5] => data.DATAB
wdata_i[6] => data.DATAB
wdata_i[6] => data.DATAB
wdata_i[7] => data.DATAB
wdata_i[7] => data.DATAB
wdata_i[8] => data.DATAB
wdata_i[8] => data.DATAB
wdata_i[9] => data.DATAB
wdata_i[9] => data.DATAB
wdata_i[10] => data.DATAB
wdata_i[10] => data.DATAB
wdata_i[11] => data.DATAB
wdata_i[11] => data.DATAB
wdata_i[12] => data.DATAB
wdata_i[12] => data.DATAB
wdata_i[13] => data.DATAB
wdata_i[13] => data.DATAB
wdata_i[14] => data.DATAB
wdata_i[14] => data.DATAB
wdata_i[15] => data.DATAB
wdata_i[15] => data.DATAB
wdata_i[16] => data.DATAB
wdata_i[16] => data.DATAB
wdata_i[17] => data.DATAB
wdata_i[17] => data.DATAB
we_i => fifo.OUTPUTSELECT
we_i => fifo.OUTPUTSELECT
we_i => fifo.data[1][3].ENA
we_i => fifo.data[1][2].ENA
we_i => fifo.data[1][1].ENA
we_i => fifo.data[1][0].ENA
we_i => fifo.data[1][4].ENA
we_i => fifo.data[1][5].ENA
we_i => fifo.data[1][6].ENA
we_i => fifo.data[1][7].ENA
we_i => fifo.data[1][8].ENA
we_i => fifo.data[1][9].ENA
we_i => fifo.data[1][10].ENA
we_i => fifo.data[1][11].ENA
we_i => fifo.data[1][12].ENA
we_i => fifo.data[1][13].ENA
we_i => fifo.data[1][14].ENA
we_i => fifo.data[1][15].ENA
we_i => fifo.data[1][16].ENA
we_i => fifo.data[1][17].ENA
we_i => fifo.data[0][0].ENA
we_i => fifo.data[0][1].ENA
we_i => fifo.data[0][2].ENA
we_i => fifo.data[0][3].ENA
we_i => fifo.data[0][4].ENA
we_i => fifo.data[0][5].ENA
we_i => fifo.data[0][6].ENA
we_i => fifo.data[0][7].ENA
we_i => fifo.data[0][8].ENA
we_i => fifo.data[0][9].ENA
we_i => fifo.data[0][10].ENA
we_i => fifo.data[0][11].ENA
we_i => fifo.data[0][12].ENA
we_i => fifo.data[0][13].ENA
we_i => fifo.data[0][14].ENA
we_i => fifo.data[0][15].ENA
we_i => fifo.data[0][16].ENA
we_i => fifo.data[0][17].ENA
free_o <= fifo.full.DB_MAX_OUTPUT_PORT_TYPE
re_i => fifo.OUTPUTSELECT
re_i => fifo.OUTPUTSELECT
rdata_o[0] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[17] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= fifo.empty.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
clk_i => fifo.data[1][0].CLK
clk_i => fifo.data[1][1].CLK
clk_i => fifo.data[1][2].CLK
clk_i => fifo.data[1][3].CLK
clk_i => fifo.data[1][4].CLK
clk_i => fifo.data[1][5].CLK
clk_i => fifo.data[1][6].CLK
clk_i => fifo.data[1][7].CLK
clk_i => fifo.data[1][8].CLK
clk_i => fifo.data[1][9].CLK
clk_i => fifo.data[1][10].CLK
clk_i => fifo.data[1][11].CLK
clk_i => fifo.data[1][12].CLK
clk_i => fifo.data[1][13].CLK
clk_i => fifo.data[1][14].CLK
clk_i => fifo.data[1][15].CLK
clk_i => fifo.data[1][16].CLK
clk_i => fifo.data[1][17].CLK
clk_i => fifo.data[0][0].CLK
clk_i => fifo.data[0][1].CLK
clk_i => fifo.data[0][2].CLK
clk_i => fifo.data[0][3].CLK
clk_i => fifo.data[0][4].CLK
clk_i => fifo.data[0][5].CLK
clk_i => fifo.data[0][6].CLK
clk_i => fifo.data[0][7].CLK
clk_i => fifo.data[0][8].CLK
clk_i => fifo.data[0][9].CLK
clk_i => fifo.data[0][10].CLK
clk_i => fifo.data[0][11].CLK
clk_i => fifo.data[0][12].CLK
clk_i => fifo.data[0][13].CLK
clk_i => fifo.data[0][14].CLK
clk_i => fifo.data[0][15].CLK
clk_i => fifo.data[0][16].CLK
clk_i => fifo.data[0][17].CLK
clk_i => fifo.r_pnt[0].CLK
clk_i => fifo.r_pnt[1].CLK
clk_i => fifo.w_pnt[0].CLK
clk_i => fifo.w_pnt[1].CLK
rstn_i => fifo.r_pnt[0].ACLR
rstn_i => fifo.r_pnt[1].ACLR
rstn_i => fifo.w_pnt[0].ACLR
rstn_i => fifo.w_pnt[1].ACLR
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
half_o <= half.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => data.DATAB
wdata_i[0] => data.DATAB
wdata_i[1] => data.DATAB
wdata_i[1] => data.DATAB
wdata_i[2] => data.DATAB
wdata_i[2] => data.DATAB
wdata_i[3] => data.DATAB
wdata_i[3] => data.DATAB
wdata_i[4] => data.DATAB
wdata_i[4] => data.DATAB
wdata_i[5] => data.DATAB
wdata_i[5] => data.DATAB
wdata_i[6] => data.DATAB
wdata_i[6] => data.DATAB
wdata_i[7] => data.DATAB
wdata_i[7] => data.DATAB
wdata_i[8] => data.DATAB
wdata_i[8] => data.DATAB
wdata_i[9] => data.DATAB
wdata_i[9] => data.DATAB
wdata_i[10] => data.DATAB
wdata_i[10] => data.DATAB
wdata_i[11] => data.DATAB
wdata_i[11] => data.DATAB
wdata_i[12] => data.DATAB
wdata_i[12] => data.DATAB
wdata_i[13] => data.DATAB
wdata_i[13] => data.DATAB
wdata_i[14] => data.DATAB
wdata_i[14] => data.DATAB
wdata_i[15] => data.DATAB
wdata_i[15] => data.DATAB
wdata_i[16] => data.DATAB
wdata_i[16] => data.DATAB
wdata_i[17] => data.DATAB
wdata_i[17] => data.DATAB
we_i => fifo.OUTPUTSELECT
we_i => fifo.OUTPUTSELECT
we_i => fifo.data[1][3].ENA
we_i => fifo.data[1][2].ENA
we_i => fifo.data[1][1].ENA
we_i => fifo.data[1][0].ENA
we_i => fifo.data[1][4].ENA
we_i => fifo.data[1][5].ENA
we_i => fifo.data[1][6].ENA
we_i => fifo.data[1][7].ENA
we_i => fifo.data[1][8].ENA
we_i => fifo.data[1][9].ENA
we_i => fifo.data[1][10].ENA
we_i => fifo.data[1][11].ENA
we_i => fifo.data[1][12].ENA
we_i => fifo.data[1][13].ENA
we_i => fifo.data[1][14].ENA
we_i => fifo.data[1][15].ENA
we_i => fifo.data[1][16].ENA
we_i => fifo.data[1][17].ENA
we_i => fifo.data[0][0].ENA
we_i => fifo.data[0][1].ENA
we_i => fifo.data[0][2].ENA
we_i => fifo.data[0][3].ENA
we_i => fifo.data[0][4].ENA
we_i => fifo.data[0][5].ENA
we_i => fifo.data[0][6].ENA
we_i => fifo.data[0][7].ENA
we_i => fifo.data[0][8].ENA
we_i => fifo.data[0][9].ENA
we_i => fifo.data[0][10].ENA
we_i => fifo.data[0][11].ENA
we_i => fifo.data[0][12].ENA
we_i => fifo.data[0][13].ENA
we_i => fifo.data[0][14].ENA
we_i => fifo.data[0][15].ENA
we_i => fifo.data[0][16].ENA
we_i => fifo.data[0][17].ENA
free_o <= fifo.full.DB_MAX_OUTPUT_PORT_TYPE
re_i => fifo.OUTPUTSELECT
re_i => fifo.OUTPUTSELECT
rdata_o[0] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[17] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= fifo.empty.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst
ci_instr16_i[0] => Mux76.IN5
ci_instr16_i[0] => Mux77.IN5
ci_instr16_i[0] => Mux78.IN5
ci_instr16_i[0] => Mux79.IN5
ci_instr16_i[0] => Mux80.IN5
ci_instr16_i[0] => Mux81.IN5
ci_instr16_i[0] => Mux82.IN5
ci_instr16_i[0] => Mux83.IN5
ci_instr16_i[0] => Mux84.IN5
ci_instr16_i[0] => Mux85.IN5
ci_instr16_i[0] => Mux86.IN5
ci_instr16_i[0] => Mux87.IN5
ci_instr16_i[0] => Mux88.IN5
ci_instr16_i[0] => Mux89.IN5
ci_instr16_i[0] => Mux90.IN5
ci_instr16_i[0] => Mux91.IN5
ci_instr16_i[0] => Mux92.IN5
ci_instr16_i[0] => Mux93.IN5
ci_instr16_i[0] => Mux94.IN5
ci_instr16_i[0] => Mux95.IN5
ci_instr16_i[0] => Mux96.IN5
ci_instr16_i[0] => Mux97.IN5
ci_instr16_i[0] => Mux98.IN5
ci_instr16_i[0] => Mux99.IN5
ci_instr16_i[0] => Mux100.IN5
ci_instr16_i[0] => Mux101.IN5
ci_instr16_i[0] => Mux102.IN5
ci_instr16_i[0] => Mux103.IN5
ci_instr16_i[0] => Mux104.IN5
ci_instr16_i[0] => Mux105.IN5
ci_instr16_i[0] => Mux106.IN5
ci_instr16_i[0] => ci_instr32_o.DATAB
ci_instr16_i[1] => Mux76.IN4
ci_instr16_i[1] => Mux77.IN4
ci_instr16_i[1] => Mux78.IN4
ci_instr16_i[1] => Mux79.IN4
ci_instr16_i[1] => Mux80.IN4
ci_instr16_i[1] => Mux81.IN4
ci_instr16_i[1] => Mux82.IN4
ci_instr16_i[1] => Mux83.IN4
ci_instr16_i[1] => Mux84.IN4
ci_instr16_i[1] => Mux85.IN4
ci_instr16_i[1] => Mux86.IN4
ci_instr16_i[1] => Mux87.IN4
ci_instr16_i[1] => Mux88.IN4
ci_instr16_i[1] => Mux89.IN4
ci_instr16_i[1] => Mux90.IN4
ci_instr16_i[1] => Mux91.IN4
ci_instr16_i[1] => Mux92.IN4
ci_instr16_i[1] => Mux93.IN4
ci_instr16_i[1] => Mux94.IN4
ci_instr16_i[1] => Mux95.IN4
ci_instr16_i[1] => Mux96.IN4
ci_instr16_i[1] => Mux97.IN4
ci_instr16_i[1] => Mux98.IN4
ci_instr16_i[1] => Mux99.IN4
ci_instr16_i[1] => Mux100.IN4
ci_instr16_i[1] => Mux101.IN4
ci_instr16_i[1] => Mux102.IN4
ci_instr16_i[1] => Mux103.IN4
ci_instr16_i[1] => Mux104.IN4
ci_instr16_i[1] => Mux105.IN4
ci_instr16_i[1] => Mux106.IN4
ci_instr16_i[1] => ci_instr32_o.DATAB
ci_instr16_i[2] => Mux4.IN5
ci_instr16_i[2] => Mux9.IN3
ci_instr16_i[2] => Mux9.IN4
ci_instr16_i[2] => Mux9.IN5
ci_instr16_i[2] => decoded.DATAB
ci_instr16_i[2] => decoded.DATAA
ci_instr16_i[2] => Mux33.IN8
ci_instr16_i[2] => Mux33.IN9
ci_instr16_i[2] => Mux33.IN10
ci_instr16_i[2] => decoded.DATAA
ci_instr16_i[2] => decoded.DATAA
ci_instr16_i[2] => Mux54.IN5
ci_instr16_i[2] => Mux59.IN8
ci_instr16_i[2] => Mux59.IN9
ci_instr16_i[2] => Mux59.IN10
ci_instr16_i[2] => ci_instr32_o.DATAB
ci_instr16_i[2] => Mux28.IN7
ci_instr16_i[2] => Mux28.IN8
ci_instr16_i[2] => Mux28.IN9
ci_instr16_i[2] => Mux28.IN10
ci_instr16_i[2] => Equal3.IN4
ci_instr16_i[3] => Mux3.IN5
ci_instr16_i[3] => Mux8.IN3
ci_instr16_i[3] => Mux8.IN4
ci_instr16_i[3] => Mux8.IN5
ci_instr16_i[3] => decoded.DATAB
ci_instr16_i[3] => decoded.DATAA
ci_instr16_i[3] => Mux32.IN6
ci_instr16_i[3] => Mux32.IN7
ci_instr16_i[3] => Mux32.IN8
ci_instr16_i[3] => decoded.DATAA
ci_instr16_i[3] => Mux53.IN5
ci_instr16_i[3] => Mux58.IN8
ci_instr16_i[3] => Mux58.IN9
ci_instr16_i[3] => Mux58.IN10
ci_instr16_i[3] => ci_instr32_o.DATAB
ci_instr16_i[3] => Mux32.IN9
ci_instr16_i[3] => Mux32.IN10
ci_instr16_i[3] => Mux45.IN9
ci_instr16_i[3] => Mux45.IN10
ci_instr16_i[3] => Equal3.IN3
ci_instr16_i[4] => Mux2.IN5
ci_instr16_i[4] => Mux7.IN3
ci_instr16_i[4] => Mux7.IN4
ci_instr16_i[4] => Mux7.IN5
ci_instr16_i[4] => decoded.DATAB
ci_instr16_i[4] => decoded.DATAA
ci_instr16_i[4] => Mux31.IN6
ci_instr16_i[4] => Mux31.IN7
ci_instr16_i[4] => Mux31.IN8
ci_instr16_i[4] => decoded.DATAA
ci_instr16_i[4] => Mux57.IN6
ci_instr16_i[4] => Mux57.IN7
ci_instr16_i[4] => Mux57.IN8
ci_instr16_i[4] => Mux57.IN9
ci_instr16_i[4] => Mux57.IN10
ci_instr16_i[4] => ci_instr32_o.DATAB
ci_instr16_i[4] => Mux31.IN9
ci_instr16_i[4] => Mux31.IN10
ci_instr16_i[4] => Mux44.IN9
ci_instr16_i[4] => Mux44.IN10
ci_instr16_i[4] => Equal3.IN2
ci_instr16_i[5] => decoded.DATAB
ci_instr16_i[5] => Mux1.IN4
ci_instr16_i[5] => Mux1.IN5
ci_instr16_i[5] => decoded.DATAB
ci_instr16_i[5] => decoded.DATAA
ci_instr16_i[5] => Mux11.IN5
ci_instr16_i[5] => Mux12.IN5
ci_instr16_i[5] => Mux13.IN5
ci_instr16_i[5] => Mux17.IN3
ci_instr16_i[5] => Mux17.IN4
ci_instr16_i[5] => Mux17.IN5
ci_instr16_i[5] => Mux30.IN7
ci_instr16_i[5] => Mux30.IN8
ci_instr16_i[5] => decoded.DATAA
ci_instr16_i[5] => Mux56.IN6
ci_instr16_i[5] => Mux56.IN7
ci_instr16_i[5] => Mux56.IN8
ci_instr16_i[5] => Mux56.IN9
ci_instr16_i[5] => Mux56.IN10
ci_instr16_i[5] => ci_instr32_o.DATAB
ci_instr16_i[5] => Mux30.IN9
ci_instr16_i[5] => Mux30.IN10
ci_instr16_i[5] => Mux27.IN9
ci_instr16_i[5] => Mux27.IN10
ci_instr16_i[5] => Equal0.IN7
ci_instr16_i[5] => Equal3.IN1
ci_instr16_i[6] => Mux2.IN2
ci_instr16_i[6] => Mux2.IN3
ci_instr16_i[6] => Mux2.IN4
ci_instr16_i[6] => Mux7.IN2
ci_instr16_i[6] => decoded.DATAB
ci_instr16_i[6] => decoded.DATAA
ci_instr16_i[6] => Mux11.IN4
ci_instr16_i[6] => Mux12.IN4
ci_instr16_i[6] => Mux13.IN4
ci_instr16_i[6] => Mux16.IN3
ci_instr16_i[6] => Mux16.IN4
ci_instr16_i[6] => Mux16.IN5
ci_instr16_i[6] => Mux19.IN5
ci_instr16_i[6] => Mux29.IN9
ci_instr16_i[6] => Mux29.IN10
ci_instr16_i[6] => decoded.DATAA
ci_instr16_i[6] => Mux55.IN6
ci_instr16_i[6] => Mux55.IN7
ci_instr16_i[6] => Mux55.IN8
ci_instr16_i[6] => Mux55.IN9
ci_instr16_i[6] => Mux55.IN10
ci_instr16_i[6] => ci_instr32_o.DATAB
ci_instr16_i[6] => Mux26.IN7
ci_instr16_i[6] => Mux26.IN8
ci_instr16_i[6] => Mux26.IN9
ci_instr16_i[6] => Mux26.IN10
ci_instr16_i[6] => Equal0.IN6
ci_instr16_i[6] => Equal3.IN0
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => decoded.DATAB
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => Mux38.IN7
ci_instr16_i[7] => Mux38.IN8
ci_instr16_i[7] => Mux38.IN9
ci_instr16_i[7] => Mux38.IN10
ci_instr16_i[7] => Mux46.IN8
ci_instr16_i[7] => Mux46.IN9
ci_instr16_i[7] => Mux46.IN10
ci_instr16_i[7] => decoded.DATAB
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => decoded.DATAA
ci_instr16_i[7] => Mux54.IN4
ci_instr16_i[7] => Mux64.IN10
ci_instr16_i[7] => Mux70.IN8
ci_instr16_i[7] => Mux70.IN9
ci_instr16_i[7] => Mux70.IN10
ci_instr16_i[7] => ci_instr32_o.DATAB
ci_instr16_i[7] => Mux27.IN7
ci_instr16_i[7] => Mux27.IN8
ci_instr16_i[7] => Equal0.IN5
ci_instr16_i[7] => Equal2.IN3
ci_instr16_i[7] => Equal4.IN4
ci_instr16_i[8] => decoded.DATAA
ci_instr16_i[8] => decoded.DATAB
ci_instr16_i[8] => decoded.DATAA
ci_instr16_i[8] => Mux37.IN7
ci_instr16_i[8] => Mux37.IN8
ci_instr16_i[8] => Mux37.IN9
ci_instr16_i[8] => Mux37.IN10
ci_instr16_i[8] => Mux45.IN6
ci_instr16_i[8] => Mux45.IN7
ci_instr16_i[8] => Mux45.IN8
ci_instr16_i[8] => decoded.DATAB
ci_instr16_i[8] => decoded.DATAA
ci_instr16_i[8] => decoded.DATAA
ci_instr16_i[8] => decoded.DATAA
ci_instr16_i[8] => Mux53.IN4
ci_instr16_i[8] => Mux63.IN10
ci_instr16_i[8] => Mux69.IN8
ci_instr16_i[8] => Mux69.IN9
ci_instr16_i[8] => Mux69.IN10
ci_instr16_i[8] => ci_instr32_o.DATAB
ci_instr16_i[8] => Mux23.IN9
ci_instr16_i[8] => Mux23.IN10
ci_instr16_i[8] => Equal0.IN4
ci_instr16_i[8] => Equal2.IN4
ci_instr16_i[8] => Equal4.IN3
ci_instr16_i[9] => decoded.DATAA
ci_instr16_i[9] => decoded.DATAB
ci_instr16_i[9] => decoded.DATAA
ci_instr16_i[9] => Mux36.IN7
ci_instr16_i[9] => Mux36.IN8
ci_instr16_i[9] => Mux36.IN9
ci_instr16_i[9] => Mux36.IN10
ci_instr16_i[9] => Mux44.IN6
ci_instr16_i[9] => Mux44.IN7
ci_instr16_i[9] => Mux44.IN8
ci_instr16_i[9] => decoded.DATAB
ci_instr16_i[9] => decoded.DATAA
ci_instr16_i[9] => decoded.DATAA
ci_instr16_i[9] => decoded.DATAA
ci_instr16_i[9] => Mux62.IN10
ci_instr16_i[9] => Mux68.IN6
ci_instr16_i[9] => Mux68.IN7
ci_instr16_i[9] => Mux68.IN8
ci_instr16_i[9] => Mux68.IN9
ci_instr16_i[9] => Mux68.IN10
ci_instr16_i[9] => ci_instr32_o.DATAB
ci_instr16_i[9] => Mux25.IN9
ci_instr16_i[9] => Mux25.IN10
ci_instr16_i[9] => Equal0.IN3
ci_instr16_i[9] => Equal2.IN2
ci_instr16_i[9] => Equal4.IN2
ci_instr16_i[10] => decoded.DATAA
ci_instr16_i[10] => Mux1.IN3
ci_instr16_i[10] => Mux6.IN5
ci_instr16_i[10] => decoded.DATAA
ci_instr16_i[10] => Mux14.IN5
ci_instr16_i[10] => Mux15.IN3
ci_instr16_i[10] => Mux15.IN4
ci_instr16_i[10] => Mux15.IN5
ci_instr16_i[10] => Mux16.IN2
ci_instr16_i[10] => Mux17.IN2
ci_instr16_i[10] => Mux18.IN5
ci_instr16_i[10] => Mux19.IN4
ci_instr16_i[10] => Mux20.IN5
ci_instr16_i[10] => Mux21.IN5
ci_instr16_i[10] => Mux35.IN10
ci_instr16_i[10] => Mux43.IN7
ci_instr16_i[10] => Mux43.IN8
ci_instr16_i[10] => decoded.DATAB
ci_instr16_i[10] => decoded.DATAA
ci_instr16_i[10] => decoded.DATAA
ci_instr16_i[10] => decoded.DATAA
ci_instr16_i[10] => Mux61.IN10
ci_instr16_i[10] => Mux67.IN6
ci_instr16_i[10] => Mux67.IN7
ci_instr16_i[10] => Mux67.IN8
ci_instr16_i[10] => Mux67.IN9
ci_instr16_i[10] => Mux67.IN10
ci_instr16_i[10] => ci_instr32_o.DATAB
ci_instr16_i[10] => Mux24.IN9
ci_instr16_i[10] => Mux24.IN10
ci_instr16_i[10] => Mux43.IN9
ci_instr16_i[10] => Mux43.IN10
ci_instr16_i[10] => Equal0.IN2
ci_instr16_i[10] => Equal2.IN1
ci_instr16_i[10] => Equal4.IN1
ci_instr16_i[11] => Mux0.IN3
ci_instr16_i[11] => Mux0.IN4
ci_instr16_i[11] => Mux0.IN5
ci_instr16_i[11] => Mux5.IN5
ci_instr16_i[11] => decoded.DATAA
ci_instr16_i[11] => Mux14.IN4
ci_instr16_i[11] => Mux15.IN2
ci_instr16_i[11] => Mux16.IN1
ci_instr16_i[11] => Mux17.IN1
ci_instr16_i[11] => Mux18.IN4
ci_instr16_i[11] => Mux19.IN3
ci_instr16_i[11] => Mux20.IN4
ci_instr16_i[11] => Mux21.IN4
ci_instr16_i[11] => illegal.OUTPUTSELECT
ci_instr16_i[11] => Mux34.IN10
ci_instr16_i[11] => Mux42.IN7
ci_instr16_i[11] => Mux42.IN8
ci_instr16_i[11] => decoded.DATAB
ci_instr16_i[11] => decoded.DATAA
ci_instr16_i[11] => decoded.DATAA
ci_instr16_i[11] => decoded.DATAA
ci_instr16_i[11] => Mux60.IN10
ci_instr16_i[11] => Mux66.IN6
ci_instr16_i[11] => Mux66.IN7
ci_instr16_i[11] => Mux66.IN8
ci_instr16_i[11] => Mux66.IN9
ci_instr16_i[11] => Mux66.IN10
ci_instr16_i[11] => ci_instr32_o.DATAB
ci_instr16_i[11] => Mux29.IN7
ci_instr16_i[11] => Mux29.IN8
ci_instr16_i[11] => Mux42.IN9
ci_instr16_i[11] => Mux42.IN10
ci_instr16_i[11] => Equal0.IN1
ci_instr16_i[11] => Equal2.IN0
ci_instr16_i[11] => Equal4.IN0
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => decoded.DATAA
ci_instr16_i[12] => Mux14.IN3
ci_instr16_i[12] => Mux15.IN1
ci_instr16_i[12] => illegal.DATAA
ci_instr16_i[12] => Mux22.IN4
ci_instr16_i[12] => Mux22.IN5
ci_instr16_i[12] => Mux22.IN6
ci_instr16_i[12] => Mux23.IN4
ci_instr16_i[12] => Mux23.IN5
ci_instr16_i[12] => Mux23.IN6
ci_instr16_i[12] => Mux24.IN4
ci_instr16_i[12] => Mux24.IN5
ci_instr16_i[12] => Mux24.IN6
ci_instr16_i[12] => Mux25.IN5
ci_instr16_i[12] => Mux25.IN6
ci_instr16_i[12] => Mux26.IN5
ci_instr16_i[12] => Mux26.IN6
ci_instr16_i[12] => Mux27.IN5
ci_instr16_i[12] => Mux27.IN6
ci_instr16_i[12] => Mux28.IN5
ci_instr16_i[12] => Mux28.IN6
ci_instr16_i[12] => decoded.DATAB
ci_instr16_i[12] => Mux75.IN10
ci_instr16_i[12] => Mux82.IN3
ci_instr16_i[12] => ci_instr32_o.DATAB
ci_instr16_i[12] => Mux22.IN7
ci_instr16_i[12] => Mux22.IN8
ci_instr16_i[12] => Mux34.IN8
ci_instr16_i[12] => Mux34.IN9
ci_instr16_i[12] => Mux35.IN8
ci_instr16_i[12] => Mux35.IN9
ci_instr16_i[12] => Mux36.IN5
ci_instr16_i[12] => Mux36.IN6
ci_instr16_i[12] => Mux37.IN5
ci_instr16_i[12] => Mux37.IN6
ci_instr16_i[12] => Mux38.IN5
ci_instr16_i[12] => Mux38.IN6
ci_instr16_i[12] => Mux39.IN9
ci_instr16_i[12] => Mux39.IN10
ci_instr16_i[12] => Mux40.IN9
ci_instr16_i[12] => Mux40.IN10
ci_instr16_i[12] => Mux41.IN9
ci_instr16_i[12] => Mux41.IN10
ci_instr16_i[12] => Mux33.IN6
ci_instr16_i[12] => Mux33.IN7
ci_instr16_i[12] => Mux22.IN9
ci_instr16_i[12] => Mux22.IN10
ci_instr16_i[12] => Mux46.IN6
ci_instr16_i[12] => Mux46.IN7
ci_instr16_i[12] => Mux23.IN7
ci_instr16_i[12] => Mux23.IN8
ci_instr16_i[12] => Mux24.IN7
ci_instr16_i[12] => Mux24.IN8
ci_instr16_i[12] => Mux25.IN7
ci_instr16_i[12] => Mux25.IN8
ci_instr16_i[12] => Equal0.IN0
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decoded.OUTPUTSELECT
ci_instr16_i[12] => decompressor.IN1
ci_instr16_i[13] => Mux22.IN3
ci_instr16_i[13] => Mux23.IN3
ci_instr16_i[13] => Mux24.IN3
ci_instr16_i[13] => Mux25.IN4
ci_instr16_i[13] => Mux26.IN4
ci_instr16_i[13] => Mux27.IN4
ci_instr16_i[13] => Mux28.IN4
ci_instr16_i[13] => Mux29.IN6
ci_instr16_i[13] => Mux30.IN6
ci_instr16_i[13] => Mux31.IN5
ci_instr16_i[13] => Mux32.IN5
ci_instr16_i[13] => Mux33.IN5
ci_instr16_i[13] => Mux34.IN7
ci_instr16_i[13] => Mux35.IN7
ci_instr16_i[13] => Mux36.IN4
ci_instr16_i[13] => Mux37.IN4
ci_instr16_i[13] => Mux38.IN4
ci_instr16_i[13] => Mux39.IN8
ci_instr16_i[13] => Mux40.IN8
ci_instr16_i[13] => Mux41.IN6
ci_instr16_i[13] => Mux41.IN7
ci_instr16_i[13] => Mux41.IN8
ci_instr16_i[13] => Mux42.IN6
ci_instr16_i[13] => Mux43.IN6
ci_instr16_i[13] => Mux44.IN5
ci_instr16_i[13] => Mux45.IN5
ci_instr16_i[13] => Mux46.IN5
ci_instr16_i[13] => Mux47.IN10
ci_instr16_i[13] => Mux48.IN10
ci_instr16_i[13] => Mux49.IN10
ci_instr16_i[13] => Mux50.IN5
ci_instr16_i[13] => Mux51.IN10
ci_instr16_i[13] => Mux52.IN10
ci_instr16_i[13] => Mux55.IN5
ci_instr16_i[13] => Mux56.IN5
ci_instr16_i[13] => Mux57.IN5
ci_instr16_i[13] => Mux58.IN7
ci_instr16_i[13] => Mux59.IN7
ci_instr16_i[13] => Mux60.IN9
ci_instr16_i[13] => Mux61.IN9
ci_instr16_i[13] => Mux62.IN9
ci_instr16_i[13] => Mux63.IN9
ci_instr16_i[13] => Mux64.IN9
ci_instr16_i[13] => Mux65.IN10
ci_instr16_i[13] => Mux66.IN5
ci_instr16_i[13] => Mux67.IN5
ci_instr16_i[13] => Mux68.IN5
ci_instr16_i[13] => Mux69.IN7
ci_instr16_i[13] => Mux70.IN7
ci_instr16_i[13] => Mux71.IN10
ci_instr16_i[13] => Mux72.IN10
ci_instr16_i[13] => Mux73.IN10
ci_instr16_i[13] => Mux74.IN10
ci_instr16_i[13] => Mux75.IN9
ci_instr16_i[13] => ci_instr32_o.DATAB
ci_instr16_i[13] => Equal1.IN1
ci_instr16_i[13] => Equal5.IN2
ci_instr16_i[13] => Equal6.IN2
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => Mux0.IN2
ci_instr16_i[14] => Mux1.IN2
ci_instr16_i[14] => Mux2.IN1
ci_instr16_i[14] => Mux3.IN4
ci_instr16_i[14] => Mux4.IN4
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => Mux5.IN4
ci_instr16_i[14] => Mux6.IN4
ci_instr16_i[14] => Mux7.IN1
ci_instr16_i[14] => Mux8.IN2
ci_instr16_i[14] => Mux9.IN2
ci_instr16_i[14] => Mux10.IN5
ci_instr16_i[14] => illegal.OUTPUTSELECT
ci_instr16_i[14] => Mux22.IN2
ci_instr16_i[14] => Mux23.IN2
ci_instr16_i[14] => Mux24.IN2
ci_instr16_i[14] => Mux25.IN3
ci_instr16_i[14] => Mux26.IN3
ci_instr16_i[14] => Mux27.IN3
ci_instr16_i[14] => Mux28.IN3
ci_instr16_i[14] => Mux29.IN5
ci_instr16_i[14] => Mux30.IN5
ci_instr16_i[14] => Mux31.IN4
ci_instr16_i[14] => Mux32.IN4
ci_instr16_i[14] => Mux33.IN4
ci_instr16_i[14] => Mux34.IN6
ci_instr16_i[14] => Mux35.IN6
ci_instr16_i[14] => Mux36.IN3
ci_instr16_i[14] => Mux37.IN3
ci_instr16_i[14] => Mux38.IN3
ci_instr16_i[14] => Mux39.IN7
ci_instr16_i[14] => Mux40.IN7
ci_instr16_i[14] => Mux41.IN5
ci_instr16_i[14] => Mux42.IN5
ci_instr16_i[14] => Mux43.IN5
ci_instr16_i[14] => Mux44.IN4
ci_instr16_i[14] => Mux45.IN4
ci_instr16_i[14] => Mux46.IN4
ci_instr16_i[14] => Mux47.IN9
ci_instr16_i[14] => Mux48.IN9
ci_instr16_i[14] => Mux49.IN9
ci_instr16_i[14] => Mux50.IN4
ci_instr16_i[14] => Mux51.IN9
ci_instr16_i[14] => Mux52.IN9
ci_instr16_i[14] => Mux53.IN3
ci_instr16_i[14] => Mux54.IN3
ci_instr16_i[14] => decoded.OUTPUTSELECT
ci_instr16_i[14] => Mux55.IN4
ci_instr16_i[14] => Mux56.IN4
ci_instr16_i[14] => Mux57.IN4
ci_instr16_i[14] => Mux58.IN6
ci_instr16_i[14] => Mux59.IN6
ci_instr16_i[14] => Mux60.IN8
ci_instr16_i[14] => Mux61.IN8
ci_instr16_i[14] => Mux62.IN8
ci_instr16_i[14] => Mux63.IN8
ci_instr16_i[14] => Mux64.IN8
ci_instr16_i[14] => Mux65.IN9
ci_instr16_i[14] => Mux66.IN4
ci_instr16_i[14] => Mux67.IN4
ci_instr16_i[14] => Mux68.IN4
ci_instr16_i[14] => Mux69.IN6
ci_instr16_i[14] => Mux70.IN6
ci_instr16_i[14] => Mux71.IN9
ci_instr16_i[14] => Mux72.IN9
ci_instr16_i[14] => Mux73.IN9
ci_instr16_i[14] => Mux74.IN9
ci_instr16_i[14] => Mux75.IN8
ci_instr16_i[14] => Mux89.IN3
ci_instr16_i[14] => Mux94.IN1
ci_instr16_i[14] => Mux94.IN2
ci_instr16_i[14] => Mux94.IN3
ci_instr16_i[14] => ci_instr32_o.DATAB
ci_instr16_i[14] => Equal1.IN0
ci_instr16_i[14] => Mux103.IN0
ci_instr16_i[14] => Equal5.IN1
ci_instr16_i[14] => Equal6.IN0
ci_instr16_i[15] => Mux0.IN1
ci_instr16_i[15] => Mux1.IN1
ci_instr16_i[15] => Mux2.IN0
ci_instr16_i[15] => Mux3.IN3
ci_instr16_i[15] => Mux4.IN3
ci_instr16_i[15] => Mux5.IN3
ci_instr16_i[15] => Mux6.IN3
ci_instr16_i[15] => Mux7.IN0
ci_instr16_i[15] => Mux8.IN1
ci_instr16_i[15] => Mux9.IN1
ci_instr16_i[15] => Mux10.IN4
ci_instr16_i[15] => Mux22.IN1
ci_instr16_i[15] => Mux23.IN1
ci_instr16_i[15] => Mux24.IN1
ci_instr16_i[15] => Mux25.IN2
ci_instr16_i[15] => Mux26.IN2
ci_instr16_i[15] => Mux27.IN2
ci_instr16_i[15] => Mux28.IN2
ci_instr16_i[15] => Mux29.IN4
ci_instr16_i[15] => Mux30.IN4
ci_instr16_i[15] => Mux31.IN3
ci_instr16_i[15] => Mux32.IN3
ci_instr16_i[15] => Mux33.IN3
ci_instr16_i[15] => Mux34.IN5
ci_instr16_i[15] => Mux35.IN5
ci_instr16_i[15] => Mux36.IN2
ci_instr16_i[15] => Mux37.IN2
ci_instr16_i[15] => Mux38.IN2
ci_instr16_i[15] => Mux39.IN6
ci_instr16_i[15] => Mux40.IN6
ci_instr16_i[15] => Mux41.IN4
ci_instr16_i[15] => Mux42.IN4
ci_instr16_i[15] => Mux43.IN4
ci_instr16_i[15] => Mux44.IN3
ci_instr16_i[15] => Mux45.IN3
ci_instr16_i[15] => Mux46.IN3
ci_instr16_i[15] => Mux47.IN8
ci_instr16_i[15] => Mux48.IN8
ci_instr16_i[15] => Mux49.IN8
ci_instr16_i[15] => Mux51.IN8
ci_instr16_i[15] => Mux52.IN8
ci_instr16_i[15] => Mux53.IN2
ci_instr16_i[15] => Mux54.IN2
ci_instr16_i[15] => Mux55.IN3
ci_instr16_i[15] => Mux56.IN3
ci_instr16_i[15] => Mux57.IN3
ci_instr16_i[15] => Mux58.IN5
ci_instr16_i[15] => Mux59.IN5
ci_instr16_i[15] => Mux60.IN7
ci_instr16_i[15] => Mux61.IN7
ci_instr16_i[15] => Mux62.IN7
ci_instr16_i[15] => Mux63.IN7
ci_instr16_i[15] => Mux64.IN7
ci_instr16_i[15] => Mux65.IN8
ci_instr16_i[15] => Mux66.IN3
ci_instr16_i[15] => Mux67.IN3
ci_instr16_i[15] => Mux68.IN3
ci_instr16_i[15] => Mux69.IN5
ci_instr16_i[15] => Mux70.IN5
ci_instr16_i[15] => Mux71.IN8
ci_instr16_i[15] => Mux72.IN8
ci_instr16_i[15] => Mux73.IN8
ci_instr16_i[15] => Mux74.IN8
ci_instr16_i[15] => Mux75.IN7
ci_instr16_i[15] => ci_instr32_o.DATAB
ci_instr16_i[15] => Equal1.IN2
ci_instr16_i[15] => Mux46.IN0
ci_instr16_i[15] => Mux46.IN1
ci_instr16_i[15] => Equal5.IN0
ci_instr16_i[15] => Equal6.IN1
ci_instr32_o[0] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[1] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[2] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[3] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[4] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[5] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[6] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[7] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[8] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[9] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[10] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[11] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[12] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[13] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[14] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[15] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[16] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[17] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[18] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[19] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[20] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[21] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[22] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[23] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[24] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[25] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[26] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[27] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[28] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[29] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[30] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE
ci_instr32_o[31] <= ci_instr32_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
clk_i => rs4_o[0]~reg0.CLK
clk_i => rs4_o[1]~reg0.CLK
clk_i => rs4_o[2]~reg0.CLK
clk_i => rs4_o[3]~reg0.CLK
clk_i => rs4_o[4]~reg0.CLK
clk_i => rs4_o[5]~reg0.CLK
clk_i => rs4_o[6]~reg0.CLK
clk_i => rs4_o[7]~reg0.CLK
clk_i => rs4_o[8]~reg0.CLK
clk_i => rs4_o[9]~reg0.CLK
clk_i => rs4_o[10]~reg0.CLK
clk_i => rs4_o[11]~reg0.CLK
clk_i => rs4_o[12]~reg0.CLK
clk_i => rs4_o[13]~reg0.CLK
clk_i => rs4_o[14]~reg0.CLK
clk_i => rs4_o[15]~reg0.CLK
clk_i => rs4_o[16]~reg0.CLK
clk_i => rs4_o[17]~reg0.CLK
clk_i => rs4_o[18]~reg0.CLK
clk_i => rs4_o[19]~reg0.CLK
clk_i => rs4_o[20]~reg0.CLK
clk_i => rs4_o[21]~reg0.CLK
clk_i => rs4_o[22]~reg0.CLK
clk_i => rs4_o[23]~reg0.CLK
clk_i => rs4_o[24]~reg0.CLK
clk_i => rs4_o[25]~reg0.CLK
clk_i => rs4_o[26]~reg0.CLK
clk_i => rs4_o[27]~reg0.CLK
clk_i => rs4_o[28]~reg0.CLK
clk_i => rs4_o[29]~reg0.CLK
clk_i => rs4_o[30]~reg0.CLK
clk_i => rs4_o[31]~reg0.CLK
clk_i => reg_file[0][0].CLK
clk_i => reg_file[0][1].CLK
clk_i => reg_file[0][2].CLK
clk_i => reg_file[0][3].CLK
clk_i => reg_file[0][4].CLK
clk_i => reg_file[0][5].CLK
clk_i => reg_file[0][6].CLK
clk_i => reg_file[0][7].CLK
clk_i => reg_file[0][8].CLK
clk_i => reg_file[0][9].CLK
clk_i => reg_file[0][10].CLK
clk_i => reg_file[0][11].CLK
clk_i => reg_file[0][12].CLK
clk_i => reg_file[0][13].CLK
clk_i => reg_file[0][14].CLK
clk_i => reg_file[0][15].CLK
clk_i => reg_file[0][16].CLK
clk_i => reg_file[0][17].CLK
clk_i => reg_file[0][18].CLK
clk_i => reg_file[0][19].CLK
clk_i => reg_file[0][20].CLK
clk_i => reg_file[0][21].CLK
clk_i => reg_file[0][22].CLK
clk_i => reg_file[0][23].CLK
clk_i => reg_file[0][24].CLK
clk_i => reg_file[0][25].CLK
clk_i => reg_file[0][26].CLK
clk_i => reg_file[0][27].CLK
clk_i => reg_file[0][28].CLK
clk_i => reg_file[0][29].CLK
clk_i => reg_file[0][30].CLK
clk_i => reg_file[0][31].CLK
clk_i => reg_file[1][0].CLK
clk_i => reg_file[1][1].CLK
clk_i => reg_file[1][2].CLK
clk_i => reg_file[1][3].CLK
clk_i => reg_file[1][4].CLK
clk_i => reg_file[1][5].CLK
clk_i => reg_file[1][6].CLK
clk_i => reg_file[1][7].CLK
clk_i => reg_file[1][8].CLK
clk_i => reg_file[1][9].CLK
clk_i => reg_file[1][10].CLK
clk_i => reg_file[1][11].CLK
clk_i => reg_file[1][12].CLK
clk_i => reg_file[1][13].CLK
clk_i => reg_file[1][14].CLK
clk_i => reg_file[1][15].CLK
clk_i => reg_file[1][16].CLK
clk_i => reg_file[1][17].CLK
clk_i => reg_file[1][18].CLK
clk_i => reg_file[1][19].CLK
clk_i => reg_file[1][20].CLK
clk_i => reg_file[1][21].CLK
clk_i => reg_file[1][22].CLK
clk_i => reg_file[1][23].CLK
clk_i => reg_file[1][24].CLK
clk_i => reg_file[1][25].CLK
clk_i => reg_file[1][26].CLK
clk_i => reg_file[1][27].CLK
clk_i => reg_file[1][28].CLK
clk_i => reg_file[1][29].CLK
clk_i => reg_file[1][30].CLK
clk_i => reg_file[1][31].CLK
clk_i => reg_file[2][0].CLK
clk_i => reg_file[2][1].CLK
clk_i => reg_file[2][2].CLK
clk_i => reg_file[2][3].CLK
clk_i => reg_file[2][4].CLK
clk_i => reg_file[2][5].CLK
clk_i => reg_file[2][6].CLK
clk_i => reg_file[2][7].CLK
clk_i => reg_file[2][8].CLK
clk_i => reg_file[2][9].CLK
clk_i => reg_file[2][10].CLK
clk_i => reg_file[2][11].CLK
clk_i => reg_file[2][12].CLK
clk_i => reg_file[2][13].CLK
clk_i => reg_file[2][14].CLK
clk_i => reg_file[2][15].CLK
clk_i => reg_file[2][16].CLK
clk_i => reg_file[2][17].CLK
clk_i => reg_file[2][18].CLK
clk_i => reg_file[2][19].CLK
clk_i => reg_file[2][20].CLK
clk_i => reg_file[2][21].CLK
clk_i => reg_file[2][22].CLK
clk_i => reg_file[2][23].CLK
clk_i => reg_file[2][24].CLK
clk_i => reg_file[2][25].CLK
clk_i => reg_file[2][26].CLK
clk_i => reg_file[2][27].CLK
clk_i => reg_file[2][28].CLK
clk_i => reg_file[2][29].CLK
clk_i => reg_file[2][30].CLK
clk_i => reg_file[2][31].CLK
clk_i => reg_file[3][0].CLK
clk_i => reg_file[3][1].CLK
clk_i => reg_file[3][2].CLK
clk_i => reg_file[3][3].CLK
clk_i => reg_file[3][4].CLK
clk_i => reg_file[3][5].CLK
clk_i => reg_file[3][6].CLK
clk_i => reg_file[3][7].CLK
clk_i => reg_file[3][8].CLK
clk_i => reg_file[3][9].CLK
clk_i => reg_file[3][10].CLK
clk_i => reg_file[3][11].CLK
clk_i => reg_file[3][12].CLK
clk_i => reg_file[3][13].CLK
clk_i => reg_file[3][14].CLK
clk_i => reg_file[3][15].CLK
clk_i => reg_file[3][16].CLK
clk_i => reg_file[3][17].CLK
clk_i => reg_file[3][18].CLK
clk_i => reg_file[3][19].CLK
clk_i => reg_file[3][20].CLK
clk_i => reg_file[3][21].CLK
clk_i => reg_file[3][22].CLK
clk_i => reg_file[3][23].CLK
clk_i => reg_file[3][24].CLK
clk_i => reg_file[3][25].CLK
clk_i => reg_file[3][26].CLK
clk_i => reg_file[3][27].CLK
clk_i => reg_file[3][28].CLK
clk_i => reg_file[3][29].CLK
clk_i => reg_file[3][30].CLK
clk_i => reg_file[3][31].CLK
clk_i => reg_file[4][0].CLK
clk_i => reg_file[4][1].CLK
clk_i => reg_file[4][2].CLK
clk_i => reg_file[4][3].CLK
clk_i => reg_file[4][4].CLK
clk_i => reg_file[4][5].CLK
clk_i => reg_file[4][6].CLK
clk_i => reg_file[4][7].CLK
clk_i => reg_file[4][8].CLK
clk_i => reg_file[4][9].CLK
clk_i => reg_file[4][10].CLK
clk_i => reg_file[4][11].CLK
clk_i => reg_file[4][12].CLK
clk_i => reg_file[4][13].CLK
clk_i => reg_file[4][14].CLK
clk_i => reg_file[4][15].CLK
clk_i => reg_file[4][16].CLK
clk_i => reg_file[4][17].CLK
clk_i => reg_file[4][18].CLK
clk_i => reg_file[4][19].CLK
clk_i => reg_file[4][20].CLK
clk_i => reg_file[4][21].CLK
clk_i => reg_file[4][22].CLK
clk_i => reg_file[4][23].CLK
clk_i => reg_file[4][24].CLK
clk_i => reg_file[4][25].CLK
clk_i => reg_file[4][26].CLK
clk_i => reg_file[4][27].CLK
clk_i => reg_file[4][28].CLK
clk_i => reg_file[4][29].CLK
clk_i => reg_file[4][30].CLK
clk_i => reg_file[4][31].CLK
clk_i => reg_file[5][0].CLK
clk_i => reg_file[5][1].CLK
clk_i => reg_file[5][2].CLK
clk_i => reg_file[5][3].CLK
clk_i => reg_file[5][4].CLK
clk_i => reg_file[5][5].CLK
clk_i => reg_file[5][6].CLK
clk_i => reg_file[5][7].CLK
clk_i => reg_file[5][8].CLK
clk_i => reg_file[5][9].CLK
clk_i => reg_file[5][10].CLK
clk_i => reg_file[5][11].CLK
clk_i => reg_file[5][12].CLK
clk_i => reg_file[5][13].CLK
clk_i => reg_file[5][14].CLK
clk_i => reg_file[5][15].CLK
clk_i => reg_file[5][16].CLK
clk_i => reg_file[5][17].CLK
clk_i => reg_file[5][18].CLK
clk_i => reg_file[5][19].CLK
clk_i => reg_file[5][20].CLK
clk_i => reg_file[5][21].CLK
clk_i => reg_file[5][22].CLK
clk_i => reg_file[5][23].CLK
clk_i => reg_file[5][24].CLK
clk_i => reg_file[5][25].CLK
clk_i => reg_file[5][26].CLK
clk_i => reg_file[5][27].CLK
clk_i => reg_file[5][28].CLK
clk_i => reg_file[5][29].CLK
clk_i => reg_file[5][30].CLK
clk_i => reg_file[5][31].CLK
clk_i => reg_file[6][0].CLK
clk_i => reg_file[6][1].CLK
clk_i => reg_file[6][2].CLK
clk_i => reg_file[6][3].CLK
clk_i => reg_file[6][4].CLK
clk_i => reg_file[6][5].CLK
clk_i => reg_file[6][6].CLK
clk_i => reg_file[6][7].CLK
clk_i => reg_file[6][8].CLK
clk_i => reg_file[6][9].CLK
clk_i => reg_file[6][10].CLK
clk_i => reg_file[6][11].CLK
clk_i => reg_file[6][12].CLK
clk_i => reg_file[6][13].CLK
clk_i => reg_file[6][14].CLK
clk_i => reg_file[6][15].CLK
clk_i => reg_file[6][16].CLK
clk_i => reg_file[6][17].CLK
clk_i => reg_file[6][18].CLK
clk_i => reg_file[6][19].CLK
clk_i => reg_file[6][20].CLK
clk_i => reg_file[6][21].CLK
clk_i => reg_file[6][22].CLK
clk_i => reg_file[6][23].CLK
clk_i => reg_file[6][24].CLK
clk_i => reg_file[6][25].CLK
clk_i => reg_file[6][26].CLK
clk_i => reg_file[6][27].CLK
clk_i => reg_file[6][28].CLK
clk_i => reg_file[6][29].CLK
clk_i => reg_file[6][30].CLK
clk_i => reg_file[6][31].CLK
clk_i => reg_file[7][0].CLK
clk_i => reg_file[7][1].CLK
clk_i => reg_file[7][2].CLK
clk_i => reg_file[7][3].CLK
clk_i => reg_file[7][4].CLK
clk_i => reg_file[7][5].CLK
clk_i => reg_file[7][6].CLK
clk_i => reg_file[7][7].CLK
clk_i => reg_file[7][8].CLK
clk_i => reg_file[7][9].CLK
clk_i => reg_file[7][10].CLK
clk_i => reg_file[7][11].CLK
clk_i => reg_file[7][12].CLK
clk_i => reg_file[7][13].CLK
clk_i => reg_file[7][14].CLK
clk_i => reg_file[7][15].CLK
clk_i => reg_file[7][16].CLK
clk_i => reg_file[7][17].CLK
clk_i => reg_file[7][18].CLK
clk_i => reg_file[7][19].CLK
clk_i => reg_file[7][20].CLK
clk_i => reg_file[7][21].CLK
clk_i => reg_file[7][22].CLK
clk_i => reg_file[7][23].CLK
clk_i => reg_file[7][24].CLK
clk_i => reg_file[7][25].CLK
clk_i => reg_file[7][26].CLK
clk_i => reg_file[7][27].CLK
clk_i => reg_file[7][28].CLK
clk_i => reg_file[7][29].CLK
clk_i => reg_file[7][30].CLK
clk_i => reg_file[7][31].CLK
clk_i => reg_file[8][0].CLK
clk_i => reg_file[8][1].CLK
clk_i => reg_file[8][2].CLK
clk_i => reg_file[8][3].CLK
clk_i => reg_file[8][4].CLK
clk_i => reg_file[8][5].CLK
clk_i => reg_file[8][6].CLK
clk_i => reg_file[8][7].CLK
clk_i => reg_file[8][8].CLK
clk_i => reg_file[8][9].CLK
clk_i => reg_file[8][10].CLK
clk_i => reg_file[8][11].CLK
clk_i => reg_file[8][12].CLK
clk_i => reg_file[8][13].CLK
clk_i => reg_file[8][14].CLK
clk_i => reg_file[8][15].CLK
clk_i => reg_file[8][16].CLK
clk_i => reg_file[8][17].CLK
clk_i => reg_file[8][18].CLK
clk_i => reg_file[8][19].CLK
clk_i => reg_file[8][20].CLK
clk_i => reg_file[8][21].CLK
clk_i => reg_file[8][22].CLK
clk_i => reg_file[8][23].CLK
clk_i => reg_file[8][24].CLK
clk_i => reg_file[8][25].CLK
clk_i => reg_file[8][26].CLK
clk_i => reg_file[8][27].CLK
clk_i => reg_file[8][28].CLK
clk_i => reg_file[8][29].CLK
clk_i => reg_file[8][30].CLK
clk_i => reg_file[8][31].CLK
clk_i => reg_file[9][0].CLK
clk_i => reg_file[9][1].CLK
clk_i => reg_file[9][2].CLK
clk_i => reg_file[9][3].CLK
clk_i => reg_file[9][4].CLK
clk_i => reg_file[9][5].CLK
clk_i => reg_file[9][6].CLK
clk_i => reg_file[9][7].CLK
clk_i => reg_file[9][8].CLK
clk_i => reg_file[9][9].CLK
clk_i => reg_file[9][10].CLK
clk_i => reg_file[9][11].CLK
clk_i => reg_file[9][12].CLK
clk_i => reg_file[9][13].CLK
clk_i => reg_file[9][14].CLK
clk_i => reg_file[9][15].CLK
clk_i => reg_file[9][16].CLK
clk_i => reg_file[9][17].CLK
clk_i => reg_file[9][18].CLK
clk_i => reg_file[9][19].CLK
clk_i => reg_file[9][20].CLK
clk_i => reg_file[9][21].CLK
clk_i => reg_file[9][22].CLK
clk_i => reg_file[9][23].CLK
clk_i => reg_file[9][24].CLK
clk_i => reg_file[9][25].CLK
clk_i => reg_file[9][26].CLK
clk_i => reg_file[9][27].CLK
clk_i => reg_file[9][28].CLK
clk_i => reg_file[9][29].CLK
clk_i => reg_file[9][30].CLK
clk_i => reg_file[9][31].CLK
clk_i => reg_file[10][0].CLK
clk_i => reg_file[10][1].CLK
clk_i => reg_file[10][2].CLK
clk_i => reg_file[10][3].CLK
clk_i => reg_file[10][4].CLK
clk_i => reg_file[10][5].CLK
clk_i => reg_file[10][6].CLK
clk_i => reg_file[10][7].CLK
clk_i => reg_file[10][8].CLK
clk_i => reg_file[10][9].CLK
clk_i => reg_file[10][10].CLK
clk_i => reg_file[10][11].CLK
clk_i => reg_file[10][12].CLK
clk_i => reg_file[10][13].CLK
clk_i => reg_file[10][14].CLK
clk_i => reg_file[10][15].CLK
clk_i => reg_file[10][16].CLK
clk_i => reg_file[10][17].CLK
clk_i => reg_file[10][18].CLK
clk_i => reg_file[10][19].CLK
clk_i => reg_file[10][20].CLK
clk_i => reg_file[10][21].CLK
clk_i => reg_file[10][22].CLK
clk_i => reg_file[10][23].CLK
clk_i => reg_file[10][24].CLK
clk_i => reg_file[10][25].CLK
clk_i => reg_file[10][26].CLK
clk_i => reg_file[10][27].CLK
clk_i => reg_file[10][28].CLK
clk_i => reg_file[10][29].CLK
clk_i => reg_file[10][30].CLK
clk_i => reg_file[10][31].CLK
clk_i => reg_file[11][0].CLK
clk_i => reg_file[11][1].CLK
clk_i => reg_file[11][2].CLK
clk_i => reg_file[11][3].CLK
clk_i => reg_file[11][4].CLK
clk_i => reg_file[11][5].CLK
clk_i => reg_file[11][6].CLK
clk_i => reg_file[11][7].CLK
clk_i => reg_file[11][8].CLK
clk_i => reg_file[11][9].CLK
clk_i => reg_file[11][10].CLK
clk_i => reg_file[11][11].CLK
clk_i => reg_file[11][12].CLK
clk_i => reg_file[11][13].CLK
clk_i => reg_file[11][14].CLK
clk_i => reg_file[11][15].CLK
clk_i => reg_file[11][16].CLK
clk_i => reg_file[11][17].CLK
clk_i => reg_file[11][18].CLK
clk_i => reg_file[11][19].CLK
clk_i => reg_file[11][20].CLK
clk_i => reg_file[11][21].CLK
clk_i => reg_file[11][22].CLK
clk_i => reg_file[11][23].CLK
clk_i => reg_file[11][24].CLK
clk_i => reg_file[11][25].CLK
clk_i => reg_file[11][26].CLK
clk_i => reg_file[11][27].CLK
clk_i => reg_file[11][28].CLK
clk_i => reg_file[11][29].CLK
clk_i => reg_file[11][30].CLK
clk_i => reg_file[11][31].CLK
clk_i => reg_file[12][0].CLK
clk_i => reg_file[12][1].CLK
clk_i => reg_file[12][2].CLK
clk_i => reg_file[12][3].CLK
clk_i => reg_file[12][4].CLK
clk_i => reg_file[12][5].CLK
clk_i => reg_file[12][6].CLK
clk_i => reg_file[12][7].CLK
clk_i => reg_file[12][8].CLK
clk_i => reg_file[12][9].CLK
clk_i => reg_file[12][10].CLK
clk_i => reg_file[12][11].CLK
clk_i => reg_file[12][12].CLK
clk_i => reg_file[12][13].CLK
clk_i => reg_file[12][14].CLK
clk_i => reg_file[12][15].CLK
clk_i => reg_file[12][16].CLK
clk_i => reg_file[12][17].CLK
clk_i => reg_file[12][18].CLK
clk_i => reg_file[12][19].CLK
clk_i => reg_file[12][20].CLK
clk_i => reg_file[12][21].CLK
clk_i => reg_file[12][22].CLK
clk_i => reg_file[12][23].CLK
clk_i => reg_file[12][24].CLK
clk_i => reg_file[12][25].CLK
clk_i => reg_file[12][26].CLK
clk_i => reg_file[12][27].CLK
clk_i => reg_file[12][28].CLK
clk_i => reg_file[12][29].CLK
clk_i => reg_file[12][30].CLK
clk_i => reg_file[12][31].CLK
clk_i => reg_file[13][0].CLK
clk_i => reg_file[13][1].CLK
clk_i => reg_file[13][2].CLK
clk_i => reg_file[13][3].CLK
clk_i => reg_file[13][4].CLK
clk_i => reg_file[13][5].CLK
clk_i => reg_file[13][6].CLK
clk_i => reg_file[13][7].CLK
clk_i => reg_file[13][8].CLK
clk_i => reg_file[13][9].CLK
clk_i => reg_file[13][10].CLK
clk_i => reg_file[13][11].CLK
clk_i => reg_file[13][12].CLK
clk_i => reg_file[13][13].CLK
clk_i => reg_file[13][14].CLK
clk_i => reg_file[13][15].CLK
clk_i => reg_file[13][16].CLK
clk_i => reg_file[13][17].CLK
clk_i => reg_file[13][18].CLK
clk_i => reg_file[13][19].CLK
clk_i => reg_file[13][20].CLK
clk_i => reg_file[13][21].CLK
clk_i => reg_file[13][22].CLK
clk_i => reg_file[13][23].CLK
clk_i => reg_file[13][24].CLK
clk_i => reg_file[13][25].CLK
clk_i => reg_file[13][26].CLK
clk_i => reg_file[13][27].CLK
clk_i => reg_file[13][28].CLK
clk_i => reg_file[13][29].CLK
clk_i => reg_file[13][30].CLK
clk_i => reg_file[13][31].CLK
clk_i => reg_file[14][0].CLK
clk_i => reg_file[14][1].CLK
clk_i => reg_file[14][2].CLK
clk_i => reg_file[14][3].CLK
clk_i => reg_file[14][4].CLK
clk_i => reg_file[14][5].CLK
clk_i => reg_file[14][6].CLK
clk_i => reg_file[14][7].CLK
clk_i => reg_file[14][8].CLK
clk_i => reg_file[14][9].CLK
clk_i => reg_file[14][10].CLK
clk_i => reg_file[14][11].CLK
clk_i => reg_file[14][12].CLK
clk_i => reg_file[14][13].CLK
clk_i => reg_file[14][14].CLK
clk_i => reg_file[14][15].CLK
clk_i => reg_file[14][16].CLK
clk_i => reg_file[14][17].CLK
clk_i => reg_file[14][18].CLK
clk_i => reg_file[14][19].CLK
clk_i => reg_file[14][20].CLK
clk_i => reg_file[14][21].CLK
clk_i => reg_file[14][22].CLK
clk_i => reg_file[14][23].CLK
clk_i => reg_file[14][24].CLK
clk_i => reg_file[14][25].CLK
clk_i => reg_file[14][26].CLK
clk_i => reg_file[14][27].CLK
clk_i => reg_file[14][28].CLK
clk_i => reg_file[14][29].CLK
clk_i => reg_file[14][30].CLK
clk_i => reg_file[14][31].CLK
clk_i => reg_file[15][0].CLK
clk_i => reg_file[15][1].CLK
clk_i => reg_file[15][2].CLK
clk_i => reg_file[15][3].CLK
clk_i => reg_file[15][4].CLK
clk_i => reg_file[15][5].CLK
clk_i => reg_file[15][6].CLK
clk_i => reg_file[15][7].CLK
clk_i => reg_file[15][8].CLK
clk_i => reg_file[15][9].CLK
clk_i => reg_file[15][10].CLK
clk_i => reg_file[15][11].CLK
clk_i => reg_file[15][12].CLK
clk_i => reg_file[15][13].CLK
clk_i => reg_file[15][14].CLK
clk_i => reg_file[15][15].CLK
clk_i => reg_file[15][16].CLK
clk_i => reg_file[15][17].CLK
clk_i => reg_file[15][18].CLK
clk_i => reg_file[15][19].CLK
clk_i => reg_file[15][20].CLK
clk_i => reg_file[15][21].CLK
clk_i => reg_file[15][22].CLK
clk_i => reg_file[15][23].CLK
clk_i => reg_file[15][24].CLK
clk_i => reg_file[15][25].CLK
clk_i => reg_file[15][26].CLK
clk_i => reg_file[15][27].CLK
clk_i => reg_file[15][28].CLK
clk_i => reg_file[15][29].CLK
clk_i => reg_file[15][30].CLK
clk_i => reg_file[15][31].CLK
clk_i => reg_file[16][0].CLK
clk_i => reg_file[16][1].CLK
clk_i => reg_file[16][2].CLK
clk_i => reg_file[16][3].CLK
clk_i => reg_file[16][4].CLK
clk_i => reg_file[16][5].CLK
clk_i => reg_file[16][6].CLK
clk_i => reg_file[16][7].CLK
clk_i => reg_file[16][8].CLK
clk_i => reg_file[16][9].CLK
clk_i => reg_file[16][10].CLK
clk_i => reg_file[16][11].CLK
clk_i => reg_file[16][12].CLK
clk_i => reg_file[16][13].CLK
clk_i => reg_file[16][14].CLK
clk_i => reg_file[16][15].CLK
clk_i => reg_file[16][16].CLK
clk_i => reg_file[16][17].CLK
clk_i => reg_file[16][18].CLK
clk_i => reg_file[16][19].CLK
clk_i => reg_file[16][20].CLK
clk_i => reg_file[16][21].CLK
clk_i => reg_file[16][22].CLK
clk_i => reg_file[16][23].CLK
clk_i => reg_file[16][24].CLK
clk_i => reg_file[16][25].CLK
clk_i => reg_file[16][26].CLK
clk_i => reg_file[16][27].CLK
clk_i => reg_file[16][28].CLK
clk_i => reg_file[16][29].CLK
clk_i => reg_file[16][30].CLK
clk_i => reg_file[16][31].CLK
clk_i => reg_file[17][0].CLK
clk_i => reg_file[17][1].CLK
clk_i => reg_file[17][2].CLK
clk_i => reg_file[17][3].CLK
clk_i => reg_file[17][4].CLK
clk_i => reg_file[17][5].CLK
clk_i => reg_file[17][6].CLK
clk_i => reg_file[17][7].CLK
clk_i => reg_file[17][8].CLK
clk_i => reg_file[17][9].CLK
clk_i => reg_file[17][10].CLK
clk_i => reg_file[17][11].CLK
clk_i => reg_file[17][12].CLK
clk_i => reg_file[17][13].CLK
clk_i => reg_file[17][14].CLK
clk_i => reg_file[17][15].CLK
clk_i => reg_file[17][16].CLK
clk_i => reg_file[17][17].CLK
clk_i => reg_file[17][18].CLK
clk_i => reg_file[17][19].CLK
clk_i => reg_file[17][20].CLK
clk_i => reg_file[17][21].CLK
clk_i => reg_file[17][22].CLK
clk_i => reg_file[17][23].CLK
clk_i => reg_file[17][24].CLK
clk_i => reg_file[17][25].CLK
clk_i => reg_file[17][26].CLK
clk_i => reg_file[17][27].CLK
clk_i => reg_file[17][28].CLK
clk_i => reg_file[17][29].CLK
clk_i => reg_file[17][30].CLK
clk_i => reg_file[17][31].CLK
clk_i => reg_file[18][0].CLK
clk_i => reg_file[18][1].CLK
clk_i => reg_file[18][2].CLK
clk_i => reg_file[18][3].CLK
clk_i => reg_file[18][4].CLK
clk_i => reg_file[18][5].CLK
clk_i => reg_file[18][6].CLK
clk_i => reg_file[18][7].CLK
clk_i => reg_file[18][8].CLK
clk_i => reg_file[18][9].CLK
clk_i => reg_file[18][10].CLK
clk_i => reg_file[18][11].CLK
clk_i => reg_file[18][12].CLK
clk_i => reg_file[18][13].CLK
clk_i => reg_file[18][14].CLK
clk_i => reg_file[18][15].CLK
clk_i => reg_file[18][16].CLK
clk_i => reg_file[18][17].CLK
clk_i => reg_file[18][18].CLK
clk_i => reg_file[18][19].CLK
clk_i => reg_file[18][20].CLK
clk_i => reg_file[18][21].CLK
clk_i => reg_file[18][22].CLK
clk_i => reg_file[18][23].CLK
clk_i => reg_file[18][24].CLK
clk_i => reg_file[18][25].CLK
clk_i => reg_file[18][26].CLK
clk_i => reg_file[18][27].CLK
clk_i => reg_file[18][28].CLK
clk_i => reg_file[18][29].CLK
clk_i => reg_file[18][30].CLK
clk_i => reg_file[18][31].CLK
clk_i => reg_file[19][0].CLK
clk_i => reg_file[19][1].CLK
clk_i => reg_file[19][2].CLK
clk_i => reg_file[19][3].CLK
clk_i => reg_file[19][4].CLK
clk_i => reg_file[19][5].CLK
clk_i => reg_file[19][6].CLK
clk_i => reg_file[19][7].CLK
clk_i => reg_file[19][8].CLK
clk_i => reg_file[19][9].CLK
clk_i => reg_file[19][10].CLK
clk_i => reg_file[19][11].CLK
clk_i => reg_file[19][12].CLK
clk_i => reg_file[19][13].CLK
clk_i => reg_file[19][14].CLK
clk_i => reg_file[19][15].CLK
clk_i => reg_file[19][16].CLK
clk_i => reg_file[19][17].CLK
clk_i => reg_file[19][18].CLK
clk_i => reg_file[19][19].CLK
clk_i => reg_file[19][20].CLK
clk_i => reg_file[19][21].CLK
clk_i => reg_file[19][22].CLK
clk_i => reg_file[19][23].CLK
clk_i => reg_file[19][24].CLK
clk_i => reg_file[19][25].CLK
clk_i => reg_file[19][26].CLK
clk_i => reg_file[19][27].CLK
clk_i => reg_file[19][28].CLK
clk_i => reg_file[19][29].CLK
clk_i => reg_file[19][30].CLK
clk_i => reg_file[19][31].CLK
clk_i => reg_file[20][0].CLK
clk_i => reg_file[20][1].CLK
clk_i => reg_file[20][2].CLK
clk_i => reg_file[20][3].CLK
clk_i => reg_file[20][4].CLK
clk_i => reg_file[20][5].CLK
clk_i => reg_file[20][6].CLK
clk_i => reg_file[20][7].CLK
clk_i => reg_file[20][8].CLK
clk_i => reg_file[20][9].CLK
clk_i => reg_file[20][10].CLK
clk_i => reg_file[20][11].CLK
clk_i => reg_file[20][12].CLK
clk_i => reg_file[20][13].CLK
clk_i => reg_file[20][14].CLK
clk_i => reg_file[20][15].CLK
clk_i => reg_file[20][16].CLK
clk_i => reg_file[20][17].CLK
clk_i => reg_file[20][18].CLK
clk_i => reg_file[20][19].CLK
clk_i => reg_file[20][20].CLK
clk_i => reg_file[20][21].CLK
clk_i => reg_file[20][22].CLK
clk_i => reg_file[20][23].CLK
clk_i => reg_file[20][24].CLK
clk_i => reg_file[20][25].CLK
clk_i => reg_file[20][26].CLK
clk_i => reg_file[20][27].CLK
clk_i => reg_file[20][28].CLK
clk_i => reg_file[20][29].CLK
clk_i => reg_file[20][30].CLK
clk_i => reg_file[20][31].CLK
clk_i => reg_file[21][0].CLK
clk_i => reg_file[21][1].CLK
clk_i => reg_file[21][2].CLK
clk_i => reg_file[21][3].CLK
clk_i => reg_file[21][4].CLK
clk_i => reg_file[21][5].CLK
clk_i => reg_file[21][6].CLK
clk_i => reg_file[21][7].CLK
clk_i => reg_file[21][8].CLK
clk_i => reg_file[21][9].CLK
clk_i => reg_file[21][10].CLK
clk_i => reg_file[21][11].CLK
clk_i => reg_file[21][12].CLK
clk_i => reg_file[21][13].CLK
clk_i => reg_file[21][14].CLK
clk_i => reg_file[21][15].CLK
clk_i => reg_file[21][16].CLK
clk_i => reg_file[21][17].CLK
clk_i => reg_file[21][18].CLK
clk_i => reg_file[21][19].CLK
clk_i => reg_file[21][20].CLK
clk_i => reg_file[21][21].CLK
clk_i => reg_file[21][22].CLK
clk_i => reg_file[21][23].CLK
clk_i => reg_file[21][24].CLK
clk_i => reg_file[21][25].CLK
clk_i => reg_file[21][26].CLK
clk_i => reg_file[21][27].CLK
clk_i => reg_file[21][28].CLK
clk_i => reg_file[21][29].CLK
clk_i => reg_file[21][30].CLK
clk_i => reg_file[21][31].CLK
clk_i => reg_file[22][0].CLK
clk_i => reg_file[22][1].CLK
clk_i => reg_file[22][2].CLK
clk_i => reg_file[22][3].CLK
clk_i => reg_file[22][4].CLK
clk_i => reg_file[22][5].CLK
clk_i => reg_file[22][6].CLK
clk_i => reg_file[22][7].CLK
clk_i => reg_file[22][8].CLK
clk_i => reg_file[22][9].CLK
clk_i => reg_file[22][10].CLK
clk_i => reg_file[22][11].CLK
clk_i => reg_file[22][12].CLK
clk_i => reg_file[22][13].CLK
clk_i => reg_file[22][14].CLK
clk_i => reg_file[22][15].CLK
clk_i => reg_file[22][16].CLK
clk_i => reg_file[22][17].CLK
clk_i => reg_file[22][18].CLK
clk_i => reg_file[22][19].CLK
clk_i => reg_file[22][20].CLK
clk_i => reg_file[22][21].CLK
clk_i => reg_file[22][22].CLK
clk_i => reg_file[22][23].CLK
clk_i => reg_file[22][24].CLK
clk_i => reg_file[22][25].CLK
clk_i => reg_file[22][26].CLK
clk_i => reg_file[22][27].CLK
clk_i => reg_file[22][28].CLK
clk_i => reg_file[22][29].CLK
clk_i => reg_file[22][30].CLK
clk_i => reg_file[22][31].CLK
clk_i => reg_file[23][0].CLK
clk_i => reg_file[23][1].CLK
clk_i => reg_file[23][2].CLK
clk_i => reg_file[23][3].CLK
clk_i => reg_file[23][4].CLK
clk_i => reg_file[23][5].CLK
clk_i => reg_file[23][6].CLK
clk_i => reg_file[23][7].CLK
clk_i => reg_file[23][8].CLK
clk_i => reg_file[23][9].CLK
clk_i => reg_file[23][10].CLK
clk_i => reg_file[23][11].CLK
clk_i => reg_file[23][12].CLK
clk_i => reg_file[23][13].CLK
clk_i => reg_file[23][14].CLK
clk_i => reg_file[23][15].CLK
clk_i => reg_file[23][16].CLK
clk_i => reg_file[23][17].CLK
clk_i => reg_file[23][18].CLK
clk_i => reg_file[23][19].CLK
clk_i => reg_file[23][20].CLK
clk_i => reg_file[23][21].CLK
clk_i => reg_file[23][22].CLK
clk_i => reg_file[23][23].CLK
clk_i => reg_file[23][24].CLK
clk_i => reg_file[23][25].CLK
clk_i => reg_file[23][26].CLK
clk_i => reg_file[23][27].CLK
clk_i => reg_file[23][28].CLK
clk_i => reg_file[23][29].CLK
clk_i => reg_file[23][30].CLK
clk_i => reg_file[23][31].CLK
clk_i => reg_file[24][0].CLK
clk_i => reg_file[24][1].CLK
clk_i => reg_file[24][2].CLK
clk_i => reg_file[24][3].CLK
clk_i => reg_file[24][4].CLK
clk_i => reg_file[24][5].CLK
clk_i => reg_file[24][6].CLK
clk_i => reg_file[24][7].CLK
clk_i => reg_file[24][8].CLK
clk_i => reg_file[24][9].CLK
clk_i => reg_file[24][10].CLK
clk_i => reg_file[24][11].CLK
clk_i => reg_file[24][12].CLK
clk_i => reg_file[24][13].CLK
clk_i => reg_file[24][14].CLK
clk_i => reg_file[24][15].CLK
clk_i => reg_file[24][16].CLK
clk_i => reg_file[24][17].CLK
clk_i => reg_file[24][18].CLK
clk_i => reg_file[24][19].CLK
clk_i => reg_file[24][20].CLK
clk_i => reg_file[24][21].CLK
clk_i => reg_file[24][22].CLK
clk_i => reg_file[24][23].CLK
clk_i => reg_file[24][24].CLK
clk_i => reg_file[24][25].CLK
clk_i => reg_file[24][26].CLK
clk_i => reg_file[24][27].CLK
clk_i => reg_file[24][28].CLK
clk_i => reg_file[24][29].CLK
clk_i => reg_file[24][30].CLK
clk_i => reg_file[24][31].CLK
clk_i => reg_file[25][0].CLK
clk_i => reg_file[25][1].CLK
clk_i => reg_file[25][2].CLK
clk_i => reg_file[25][3].CLK
clk_i => reg_file[25][4].CLK
clk_i => reg_file[25][5].CLK
clk_i => reg_file[25][6].CLK
clk_i => reg_file[25][7].CLK
clk_i => reg_file[25][8].CLK
clk_i => reg_file[25][9].CLK
clk_i => reg_file[25][10].CLK
clk_i => reg_file[25][11].CLK
clk_i => reg_file[25][12].CLK
clk_i => reg_file[25][13].CLK
clk_i => reg_file[25][14].CLK
clk_i => reg_file[25][15].CLK
clk_i => reg_file[25][16].CLK
clk_i => reg_file[25][17].CLK
clk_i => reg_file[25][18].CLK
clk_i => reg_file[25][19].CLK
clk_i => reg_file[25][20].CLK
clk_i => reg_file[25][21].CLK
clk_i => reg_file[25][22].CLK
clk_i => reg_file[25][23].CLK
clk_i => reg_file[25][24].CLK
clk_i => reg_file[25][25].CLK
clk_i => reg_file[25][26].CLK
clk_i => reg_file[25][27].CLK
clk_i => reg_file[25][28].CLK
clk_i => reg_file[25][29].CLK
clk_i => reg_file[25][30].CLK
clk_i => reg_file[25][31].CLK
clk_i => reg_file[26][0].CLK
clk_i => reg_file[26][1].CLK
clk_i => reg_file[26][2].CLK
clk_i => reg_file[26][3].CLK
clk_i => reg_file[26][4].CLK
clk_i => reg_file[26][5].CLK
clk_i => reg_file[26][6].CLK
clk_i => reg_file[26][7].CLK
clk_i => reg_file[26][8].CLK
clk_i => reg_file[26][9].CLK
clk_i => reg_file[26][10].CLK
clk_i => reg_file[26][11].CLK
clk_i => reg_file[26][12].CLK
clk_i => reg_file[26][13].CLK
clk_i => reg_file[26][14].CLK
clk_i => reg_file[26][15].CLK
clk_i => reg_file[26][16].CLK
clk_i => reg_file[26][17].CLK
clk_i => reg_file[26][18].CLK
clk_i => reg_file[26][19].CLK
clk_i => reg_file[26][20].CLK
clk_i => reg_file[26][21].CLK
clk_i => reg_file[26][22].CLK
clk_i => reg_file[26][23].CLK
clk_i => reg_file[26][24].CLK
clk_i => reg_file[26][25].CLK
clk_i => reg_file[26][26].CLK
clk_i => reg_file[26][27].CLK
clk_i => reg_file[26][28].CLK
clk_i => reg_file[26][29].CLK
clk_i => reg_file[26][30].CLK
clk_i => reg_file[26][31].CLK
clk_i => reg_file[27][0].CLK
clk_i => reg_file[27][1].CLK
clk_i => reg_file[27][2].CLK
clk_i => reg_file[27][3].CLK
clk_i => reg_file[27][4].CLK
clk_i => reg_file[27][5].CLK
clk_i => reg_file[27][6].CLK
clk_i => reg_file[27][7].CLK
clk_i => reg_file[27][8].CLK
clk_i => reg_file[27][9].CLK
clk_i => reg_file[27][10].CLK
clk_i => reg_file[27][11].CLK
clk_i => reg_file[27][12].CLK
clk_i => reg_file[27][13].CLK
clk_i => reg_file[27][14].CLK
clk_i => reg_file[27][15].CLK
clk_i => reg_file[27][16].CLK
clk_i => reg_file[27][17].CLK
clk_i => reg_file[27][18].CLK
clk_i => reg_file[27][19].CLK
clk_i => reg_file[27][20].CLK
clk_i => reg_file[27][21].CLK
clk_i => reg_file[27][22].CLK
clk_i => reg_file[27][23].CLK
clk_i => reg_file[27][24].CLK
clk_i => reg_file[27][25].CLK
clk_i => reg_file[27][26].CLK
clk_i => reg_file[27][27].CLK
clk_i => reg_file[27][28].CLK
clk_i => reg_file[27][29].CLK
clk_i => reg_file[27][30].CLK
clk_i => reg_file[27][31].CLK
clk_i => reg_file[28][0].CLK
clk_i => reg_file[28][1].CLK
clk_i => reg_file[28][2].CLK
clk_i => reg_file[28][3].CLK
clk_i => reg_file[28][4].CLK
clk_i => reg_file[28][5].CLK
clk_i => reg_file[28][6].CLK
clk_i => reg_file[28][7].CLK
clk_i => reg_file[28][8].CLK
clk_i => reg_file[28][9].CLK
clk_i => reg_file[28][10].CLK
clk_i => reg_file[28][11].CLK
clk_i => reg_file[28][12].CLK
clk_i => reg_file[28][13].CLK
clk_i => reg_file[28][14].CLK
clk_i => reg_file[28][15].CLK
clk_i => reg_file[28][16].CLK
clk_i => reg_file[28][17].CLK
clk_i => reg_file[28][18].CLK
clk_i => reg_file[28][19].CLK
clk_i => reg_file[28][20].CLK
clk_i => reg_file[28][21].CLK
clk_i => reg_file[28][22].CLK
clk_i => reg_file[28][23].CLK
clk_i => reg_file[28][24].CLK
clk_i => reg_file[28][25].CLK
clk_i => reg_file[28][26].CLK
clk_i => reg_file[28][27].CLK
clk_i => reg_file[28][28].CLK
clk_i => reg_file[28][29].CLK
clk_i => reg_file[28][30].CLK
clk_i => reg_file[28][31].CLK
clk_i => reg_file[29][0].CLK
clk_i => reg_file[29][1].CLK
clk_i => reg_file[29][2].CLK
clk_i => reg_file[29][3].CLK
clk_i => reg_file[29][4].CLK
clk_i => reg_file[29][5].CLK
clk_i => reg_file[29][6].CLK
clk_i => reg_file[29][7].CLK
clk_i => reg_file[29][8].CLK
clk_i => reg_file[29][9].CLK
clk_i => reg_file[29][10].CLK
clk_i => reg_file[29][11].CLK
clk_i => reg_file[29][12].CLK
clk_i => reg_file[29][13].CLK
clk_i => reg_file[29][14].CLK
clk_i => reg_file[29][15].CLK
clk_i => reg_file[29][16].CLK
clk_i => reg_file[29][17].CLK
clk_i => reg_file[29][18].CLK
clk_i => reg_file[29][19].CLK
clk_i => reg_file[29][20].CLK
clk_i => reg_file[29][21].CLK
clk_i => reg_file[29][22].CLK
clk_i => reg_file[29][23].CLK
clk_i => reg_file[29][24].CLK
clk_i => reg_file[29][25].CLK
clk_i => reg_file[29][26].CLK
clk_i => reg_file[29][27].CLK
clk_i => reg_file[29][28].CLK
clk_i => reg_file[29][29].CLK
clk_i => reg_file[29][30].CLK
clk_i => reg_file[29][31].CLK
clk_i => reg_file[30][0].CLK
clk_i => reg_file[30][1].CLK
clk_i => reg_file[30][2].CLK
clk_i => reg_file[30][3].CLK
clk_i => reg_file[30][4].CLK
clk_i => reg_file[30][5].CLK
clk_i => reg_file[30][6].CLK
clk_i => reg_file[30][7].CLK
clk_i => reg_file[30][8].CLK
clk_i => reg_file[30][9].CLK
clk_i => reg_file[30][10].CLK
clk_i => reg_file[30][11].CLK
clk_i => reg_file[30][12].CLK
clk_i => reg_file[30][13].CLK
clk_i => reg_file[30][14].CLK
clk_i => reg_file[30][15].CLK
clk_i => reg_file[30][16].CLK
clk_i => reg_file[30][17].CLK
clk_i => reg_file[30][18].CLK
clk_i => reg_file[30][19].CLK
clk_i => reg_file[30][20].CLK
clk_i => reg_file[30][21].CLK
clk_i => reg_file[30][22].CLK
clk_i => reg_file[30][23].CLK
clk_i => reg_file[30][24].CLK
clk_i => reg_file[30][25].CLK
clk_i => reg_file[30][26].CLK
clk_i => reg_file[30][27].CLK
clk_i => reg_file[30][28].CLK
clk_i => reg_file[30][29].CLK
clk_i => reg_file[30][30].CLK
clk_i => reg_file[30][31].CLK
clk_i => reg_file[31][0].CLK
clk_i => reg_file[31][1].CLK
clk_i => reg_file[31][2].CLK
clk_i => reg_file[31][3].CLK
clk_i => reg_file[31][4].CLK
clk_i => reg_file[31][5].CLK
clk_i => reg_file[31][6].CLK
clk_i => reg_file[31][7].CLK
clk_i => reg_file[31][8].CLK
clk_i => reg_file[31][9].CLK
clk_i => reg_file[31][10].CLK
clk_i => reg_file[31][11].CLK
clk_i => reg_file[31][12].CLK
clk_i => reg_file[31][13].CLK
clk_i => reg_file[31][14].CLK
clk_i => reg_file[31][15].CLK
clk_i => reg_file[31][16].CLK
clk_i => reg_file[31][17].CLK
clk_i => reg_file[31][18].CLK
clk_i => reg_file[31][19].CLK
clk_i => reg_file[31][20].CLK
clk_i => reg_file[31][21].CLK
clk_i => reg_file[31][22].CLK
clk_i => reg_file[31][23].CLK
clk_i => reg_file[31][24].CLK
clk_i => reg_file[31][25].CLK
clk_i => reg_file[31][26].CLK
clk_i => reg_file[31][27].CLK
clk_i => reg_file[31][28].CLK
clk_i => reg_file[31][29].CLK
clk_i => reg_file[31][30].CLK
clk_i => reg_file[31][31].CLK
clk_i => altsyncram:reg_file[0][31]__1.clock0
clk_i => altsyncram:reg_file[0][31]__2.clock0
clk_i => altsyncram:reg_file[0][31]__3.clock0
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => ~NO_FANOUT~
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => ~NO_FANOUT~
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => ~NO_FANOUT~
ctrl_i.ir_funct3[1] => ~NO_FANOUT~
ctrl_i.ir_funct3[2] => ~NO_FANOUT~
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fencei => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req_wr => ~NO_FANOUT~
ctrl_i.lsu_req_rd => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => opa_addr[4].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[3].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[2].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[1].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[0].OUTPUTSELECT
ctrl_i.rf_zero_we => rf_we.IN1
ctrl_i.rf_mux[0] => Mux0.IN1
ctrl_i.rf_mux[0] => Mux1.IN1
ctrl_i.rf_mux[0] => Mux2.IN1
ctrl_i.rf_mux[0] => Mux3.IN1
ctrl_i.rf_mux[0] => Mux4.IN1
ctrl_i.rf_mux[0] => Mux5.IN1
ctrl_i.rf_mux[0] => Mux6.IN1
ctrl_i.rf_mux[0] => Mux7.IN1
ctrl_i.rf_mux[0] => Mux8.IN1
ctrl_i.rf_mux[0] => Mux9.IN1
ctrl_i.rf_mux[0] => Mux10.IN1
ctrl_i.rf_mux[0] => Mux11.IN1
ctrl_i.rf_mux[0] => Mux12.IN1
ctrl_i.rf_mux[0] => Mux13.IN1
ctrl_i.rf_mux[0] => Mux14.IN1
ctrl_i.rf_mux[0] => Mux15.IN1
ctrl_i.rf_mux[0] => Mux16.IN1
ctrl_i.rf_mux[0] => Mux17.IN1
ctrl_i.rf_mux[0] => Mux18.IN1
ctrl_i.rf_mux[0] => Mux19.IN1
ctrl_i.rf_mux[0] => Mux20.IN1
ctrl_i.rf_mux[0] => Mux21.IN1
ctrl_i.rf_mux[0] => Mux22.IN1
ctrl_i.rf_mux[0] => Mux23.IN1
ctrl_i.rf_mux[0] => Mux24.IN1
ctrl_i.rf_mux[0] => Mux25.IN1
ctrl_i.rf_mux[0] => Mux26.IN1
ctrl_i.rf_mux[0] => Mux27.IN1
ctrl_i.rf_mux[0] => Mux28.IN1
ctrl_i.rf_mux[0] => Mux29.IN1
ctrl_i.rf_mux[0] => Mux30.IN1
ctrl_i.rf_mux[0] => Mux31.IN1
ctrl_i.rf_mux[1] => Mux0.IN0
ctrl_i.rf_mux[1] => Mux1.IN0
ctrl_i.rf_mux[1] => Mux2.IN0
ctrl_i.rf_mux[1] => Mux3.IN0
ctrl_i.rf_mux[1] => Mux4.IN0
ctrl_i.rf_mux[1] => Mux5.IN0
ctrl_i.rf_mux[1] => Mux6.IN0
ctrl_i.rf_mux[1] => Mux7.IN0
ctrl_i.rf_mux[1] => Mux8.IN0
ctrl_i.rf_mux[1] => Mux9.IN0
ctrl_i.rf_mux[1] => Mux10.IN0
ctrl_i.rf_mux[1] => Mux11.IN0
ctrl_i.rf_mux[1] => Mux12.IN0
ctrl_i.rf_mux[1] => Mux13.IN0
ctrl_i.rf_mux[1] => Mux14.IN0
ctrl_i.rf_mux[1] => Mux15.IN0
ctrl_i.rf_mux[1] => Mux16.IN0
ctrl_i.rf_mux[1] => Mux17.IN0
ctrl_i.rf_mux[1] => Mux18.IN0
ctrl_i.rf_mux[1] => Mux19.IN0
ctrl_i.rf_mux[1] => Mux20.IN0
ctrl_i.rf_mux[1] => Mux21.IN0
ctrl_i.rf_mux[1] => Mux22.IN0
ctrl_i.rf_mux[1] => Mux23.IN0
ctrl_i.rf_mux[1] => Mux24.IN0
ctrl_i.rf_mux[1] => Mux25.IN0
ctrl_i.rf_mux[1] => Mux26.IN0
ctrl_i.rf_mux[1] => Mux27.IN0
ctrl_i.rf_mux[1] => Mux28.IN0
ctrl_i.rf_mux[1] => Mux29.IN0
ctrl_i.rf_mux[1] => Mux30.IN0
ctrl_i.rf_mux[1] => Mux31.IN0
ctrl_i.rf_rd[0] => opa_addr.DATAB
ctrl_i.rf_rd[0] => Equal0.IN4
ctrl_i.rf_rd[1] => opa_addr.DATAB
ctrl_i.rf_rd[1] => Equal0.IN3
ctrl_i.rf_rd[2] => opa_addr.DATAB
ctrl_i.rf_rd[2] => Equal0.IN2
ctrl_i.rf_rd[3] => opa_addr.DATAB
ctrl_i.rf_rd[3] => Equal0.IN1
ctrl_i.rf_rd[4] => opa_addr.DATAB
ctrl_i.rf_rd[4] => Equal0.IN0
ctrl_i.rf_rs3[0] => altsyncram:reg_file[0][31]__3.address_b[0]
ctrl_i.rf_rs3[1] => altsyncram:reg_file[0][31]__3.address_b[1]
ctrl_i.rf_rs3[2] => altsyncram:reg_file[0][31]__3.address_b[2]
ctrl_i.rf_rs3[3] => altsyncram:reg_file[0][31]__3.address_b[3]
ctrl_i.rf_rs3[4] => altsyncram:reg_file[0][31]__3.address_b[4]
ctrl_i.rf_rs2[0] => altsyncram:reg_file[0][31]__2.address_b[0]
ctrl_i.rf_rs2[1] => altsyncram:reg_file[0][31]__2.address_b[1]
ctrl_i.rf_rs2[2] => altsyncram:reg_file[0][31]__2.address_b[2]
ctrl_i.rf_rs2[3] => altsyncram:reg_file[0][31]__2.address_b[3]
ctrl_i.rf_rs2[4] => altsyncram:reg_file[0][31]__2.address_b[4]
ctrl_i.rf_rs1[0] => opa_addr.DATAA
ctrl_i.rf_rs1[1] => opa_addr.DATAA
ctrl_i.rf_rs1[2] => opa_addr.DATAA
ctrl_i.rf_rs1[3] => opa_addr.DATAA
ctrl_i.rf_rs1[4] => opa_addr.DATAA
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => rf_we.IN1
alu_i[0] => Mux31.IN2
alu_i[1] => Mux30.IN2
alu_i[2] => Mux29.IN2
alu_i[3] => Mux28.IN2
alu_i[4] => Mux27.IN2
alu_i[5] => Mux26.IN2
alu_i[6] => Mux25.IN2
alu_i[7] => Mux24.IN2
alu_i[8] => Mux23.IN2
alu_i[9] => Mux22.IN2
alu_i[10] => Mux21.IN2
alu_i[11] => Mux20.IN2
alu_i[12] => Mux19.IN2
alu_i[13] => Mux18.IN2
alu_i[14] => Mux17.IN2
alu_i[15] => Mux16.IN2
alu_i[16] => Mux15.IN2
alu_i[17] => Mux14.IN2
alu_i[18] => Mux13.IN2
alu_i[19] => Mux12.IN2
alu_i[20] => Mux11.IN2
alu_i[21] => Mux10.IN2
alu_i[22] => Mux9.IN2
alu_i[23] => Mux8.IN2
alu_i[24] => Mux7.IN2
alu_i[25] => Mux6.IN2
alu_i[26] => Mux5.IN2
alu_i[27] => Mux4.IN2
alu_i[28] => Mux3.IN2
alu_i[29] => Mux2.IN2
alu_i[30] => Mux1.IN2
alu_i[31] => Mux0.IN2
mem_i[0] => Mux31.IN3
mem_i[1] => Mux30.IN3
mem_i[2] => Mux29.IN3
mem_i[3] => Mux28.IN3
mem_i[4] => Mux27.IN3
mem_i[5] => Mux26.IN3
mem_i[6] => Mux25.IN3
mem_i[7] => Mux24.IN3
mem_i[8] => Mux23.IN3
mem_i[9] => Mux22.IN3
mem_i[10] => Mux21.IN3
mem_i[11] => Mux20.IN3
mem_i[12] => Mux19.IN3
mem_i[13] => Mux18.IN3
mem_i[14] => Mux17.IN3
mem_i[15] => Mux16.IN3
mem_i[16] => Mux15.IN3
mem_i[17] => Mux14.IN3
mem_i[18] => Mux13.IN3
mem_i[19] => Mux12.IN3
mem_i[20] => Mux11.IN3
mem_i[21] => Mux10.IN3
mem_i[22] => Mux9.IN3
mem_i[23] => Mux8.IN3
mem_i[24] => Mux7.IN3
mem_i[25] => Mux6.IN3
mem_i[26] => Mux5.IN3
mem_i[27] => Mux4.IN3
mem_i[28] => Mux3.IN3
mem_i[29] => Mux2.IN3
mem_i[30] => Mux1.IN3
mem_i[31] => Mux0.IN3
csr_i[0] => Mux31.IN4
csr_i[1] => Mux30.IN4
csr_i[2] => Mux29.IN4
csr_i[3] => Mux28.IN4
csr_i[4] => Mux27.IN4
csr_i[5] => Mux26.IN4
csr_i[6] => Mux25.IN4
csr_i[7] => Mux24.IN4
csr_i[8] => Mux23.IN4
csr_i[9] => Mux22.IN4
csr_i[10] => Mux21.IN4
csr_i[11] => Mux20.IN4
csr_i[12] => Mux19.IN4
csr_i[13] => Mux18.IN4
csr_i[14] => Mux17.IN4
csr_i[15] => Mux16.IN4
csr_i[16] => Mux15.IN4
csr_i[17] => Mux14.IN4
csr_i[18] => Mux13.IN4
csr_i[19] => Mux12.IN4
csr_i[20] => Mux11.IN4
csr_i[21] => Mux10.IN4
csr_i[22] => Mux9.IN4
csr_i[23] => Mux8.IN4
csr_i[24] => Mux7.IN4
csr_i[25] => Mux6.IN4
csr_i[26] => Mux5.IN4
csr_i[27] => Mux4.IN4
csr_i[28] => Mux3.IN4
csr_i[29] => Mux2.IN4
csr_i[30] => Mux1.IN4
csr_i[31] => Mux0.IN4
pc2_i[0] => Mux31.IN5
pc2_i[1] => Mux30.IN5
pc2_i[2] => Mux29.IN5
pc2_i[3] => Mux28.IN5
pc2_i[4] => Mux27.IN5
pc2_i[5] => Mux26.IN5
pc2_i[6] => Mux25.IN5
pc2_i[7] => Mux24.IN5
pc2_i[8] => Mux23.IN5
pc2_i[9] => Mux22.IN5
pc2_i[10] => Mux21.IN5
pc2_i[11] => Mux20.IN5
pc2_i[12] => Mux19.IN5
pc2_i[13] => Mux18.IN5
pc2_i[14] => Mux17.IN5
pc2_i[15] => Mux16.IN5
pc2_i[16] => Mux15.IN5
pc2_i[17] => Mux14.IN5
pc2_i[18] => Mux13.IN5
pc2_i[19] => Mux12.IN5
pc2_i[20] => Mux11.IN5
pc2_i[21] => Mux10.IN5
pc2_i[22] => Mux9.IN5
pc2_i[23] => Mux8.IN5
pc2_i[24] => Mux7.IN5
pc2_i[25] => Mux6.IN5
pc2_i[26] => Mux5.IN5
pc2_i[27] => Mux4.IN5
pc2_i[28] => Mux3.IN5
pc2_i[29] => Mux2.IN5
pc2_i[30] => Mux1.IN5
pc2_i[31] => Mux0.IN5
rs1_o[0] <= altsyncram:reg_file[0][31]__1.q_b[31]
rs1_o[1] <= altsyncram:reg_file[0][31]__1.q_b[30]
rs1_o[2] <= altsyncram:reg_file[0][31]__1.q_b[29]
rs1_o[3] <= altsyncram:reg_file[0][31]__1.q_b[28]
rs1_o[4] <= altsyncram:reg_file[0][31]__1.q_b[27]
rs1_o[5] <= altsyncram:reg_file[0][31]__1.q_b[26]
rs1_o[6] <= altsyncram:reg_file[0][31]__1.q_b[25]
rs1_o[7] <= altsyncram:reg_file[0][31]__1.q_b[24]
rs1_o[8] <= altsyncram:reg_file[0][31]__1.q_b[23]
rs1_o[9] <= altsyncram:reg_file[0][31]__1.q_b[22]
rs1_o[10] <= altsyncram:reg_file[0][31]__1.q_b[21]
rs1_o[11] <= altsyncram:reg_file[0][31]__1.q_b[20]
rs1_o[12] <= altsyncram:reg_file[0][31]__1.q_b[19]
rs1_o[13] <= altsyncram:reg_file[0][31]__1.q_b[18]
rs1_o[14] <= altsyncram:reg_file[0][31]__1.q_b[17]
rs1_o[15] <= altsyncram:reg_file[0][31]__1.q_b[16]
rs1_o[16] <= altsyncram:reg_file[0][31]__1.q_b[15]
rs1_o[17] <= altsyncram:reg_file[0][31]__1.q_b[14]
rs1_o[18] <= altsyncram:reg_file[0][31]__1.q_b[13]
rs1_o[19] <= altsyncram:reg_file[0][31]__1.q_b[12]
rs1_o[20] <= altsyncram:reg_file[0][31]__1.q_b[11]
rs1_o[21] <= altsyncram:reg_file[0][31]__1.q_b[10]
rs1_o[22] <= altsyncram:reg_file[0][31]__1.q_b[9]
rs1_o[23] <= altsyncram:reg_file[0][31]__1.q_b[8]
rs1_o[24] <= altsyncram:reg_file[0][31]__1.q_b[7]
rs1_o[25] <= altsyncram:reg_file[0][31]__1.q_b[6]
rs1_o[26] <= altsyncram:reg_file[0][31]__1.q_b[5]
rs1_o[27] <= altsyncram:reg_file[0][31]__1.q_b[4]
rs1_o[28] <= altsyncram:reg_file[0][31]__1.q_b[3]
rs1_o[29] <= altsyncram:reg_file[0][31]__1.q_b[2]
rs1_o[30] <= altsyncram:reg_file[0][31]__1.q_b[1]
rs1_o[31] <= altsyncram:reg_file[0][31]__1.q_b[0]
rs2_o[0] <= altsyncram:reg_file[0][31]__2.q_b[31]
rs2_o[1] <= altsyncram:reg_file[0][31]__2.q_b[30]
rs2_o[2] <= altsyncram:reg_file[0][31]__2.q_b[29]
rs2_o[3] <= altsyncram:reg_file[0][31]__2.q_b[28]
rs2_o[4] <= altsyncram:reg_file[0][31]__2.q_b[27]
rs2_o[5] <= altsyncram:reg_file[0][31]__2.q_b[26]
rs2_o[6] <= altsyncram:reg_file[0][31]__2.q_b[25]
rs2_o[7] <= altsyncram:reg_file[0][31]__2.q_b[24]
rs2_o[8] <= altsyncram:reg_file[0][31]__2.q_b[23]
rs2_o[9] <= altsyncram:reg_file[0][31]__2.q_b[22]
rs2_o[10] <= altsyncram:reg_file[0][31]__2.q_b[21]
rs2_o[11] <= altsyncram:reg_file[0][31]__2.q_b[20]
rs2_o[12] <= altsyncram:reg_file[0][31]__2.q_b[19]
rs2_o[13] <= altsyncram:reg_file[0][31]__2.q_b[18]
rs2_o[14] <= altsyncram:reg_file[0][31]__2.q_b[17]
rs2_o[15] <= altsyncram:reg_file[0][31]__2.q_b[16]
rs2_o[16] <= altsyncram:reg_file[0][31]__2.q_b[15]
rs2_o[17] <= altsyncram:reg_file[0][31]__2.q_b[14]
rs2_o[18] <= altsyncram:reg_file[0][31]__2.q_b[13]
rs2_o[19] <= altsyncram:reg_file[0][31]__2.q_b[12]
rs2_o[20] <= altsyncram:reg_file[0][31]__2.q_b[11]
rs2_o[21] <= altsyncram:reg_file[0][31]__2.q_b[10]
rs2_o[22] <= altsyncram:reg_file[0][31]__2.q_b[9]
rs2_o[23] <= altsyncram:reg_file[0][31]__2.q_b[8]
rs2_o[24] <= altsyncram:reg_file[0][31]__2.q_b[7]
rs2_o[25] <= altsyncram:reg_file[0][31]__2.q_b[6]
rs2_o[26] <= altsyncram:reg_file[0][31]__2.q_b[5]
rs2_o[27] <= altsyncram:reg_file[0][31]__2.q_b[4]
rs2_o[28] <= altsyncram:reg_file[0][31]__2.q_b[3]
rs2_o[29] <= altsyncram:reg_file[0][31]__2.q_b[2]
rs2_o[30] <= altsyncram:reg_file[0][31]__2.q_b[1]
rs2_o[31] <= altsyncram:reg_file[0][31]__2.q_b[0]
rs3_o[0] <= altsyncram:reg_file[0][31]__3.q_b[31]
rs3_o[1] <= altsyncram:reg_file[0][31]__3.q_b[30]
rs3_o[2] <= altsyncram:reg_file[0][31]__3.q_b[29]
rs3_o[3] <= altsyncram:reg_file[0][31]__3.q_b[28]
rs3_o[4] <= altsyncram:reg_file[0][31]__3.q_b[27]
rs3_o[5] <= altsyncram:reg_file[0][31]__3.q_b[26]
rs3_o[6] <= altsyncram:reg_file[0][31]__3.q_b[25]
rs3_o[7] <= altsyncram:reg_file[0][31]__3.q_b[24]
rs3_o[8] <= altsyncram:reg_file[0][31]__3.q_b[23]
rs3_o[9] <= altsyncram:reg_file[0][31]__3.q_b[22]
rs3_o[10] <= altsyncram:reg_file[0][31]__3.q_b[21]
rs3_o[11] <= altsyncram:reg_file[0][31]__3.q_b[20]
rs3_o[12] <= altsyncram:reg_file[0][31]__3.q_b[19]
rs3_o[13] <= altsyncram:reg_file[0][31]__3.q_b[18]
rs3_o[14] <= altsyncram:reg_file[0][31]__3.q_b[17]
rs3_o[15] <= altsyncram:reg_file[0][31]__3.q_b[16]
rs3_o[16] <= altsyncram:reg_file[0][31]__3.q_b[15]
rs3_o[17] <= altsyncram:reg_file[0][31]__3.q_b[14]
rs3_o[18] <= altsyncram:reg_file[0][31]__3.q_b[13]
rs3_o[19] <= altsyncram:reg_file[0][31]__3.q_b[12]
rs3_o[20] <= altsyncram:reg_file[0][31]__3.q_b[11]
rs3_o[21] <= altsyncram:reg_file[0][31]__3.q_b[10]
rs3_o[22] <= altsyncram:reg_file[0][31]__3.q_b[9]
rs3_o[23] <= altsyncram:reg_file[0][31]__3.q_b[8]
rs3_o[24] <= altsyncram:reg_file[0][31]__3.q_b[7]
rs3_o[25] <= altsyncram:reg_file[0][31]__3.q_b[6]
rs3_o[26] <= altsyncram:reg_file[0][31]__3.q_b[5]
rs3_o[27] <= altsyncram:reg_file[0][31]__3.q_b[4]
rs3_o[28] <= altsyncram:reg_file[0][31]__3.q_b[3]
rs3_o[29] <= altsyncram:reg_file[0][31]__3.q_b[2]
rs3_o[30] <= altsyncram:reg_file[0][31]__3.q_b[1]
rs3_o[31] <= altsyncram:reg_file[0][31]__3.q_b[0]
rs4_o[0] <= rs4_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[1] <= rs4_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[2] <= rs4_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[3] <= rs4_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[4] <= rs4_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[5] <= rs4_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[6] <= rs4_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[7] <= rs4_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[8] <= rs4_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[9] <= rs4_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[10] <= rs4_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[11] <= rs4_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[12] <= rs4_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[13] <= rs4_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[14] <= rs4_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[15] <= rs4_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[16] <= rs4_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[17] <= rs4_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[18] <= rs4_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[19] <= rs4_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[20] <= rs4_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[21] <= rs4_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[22] <= rs4_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[23] <= rs4_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[24] <= rs4_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[25] <= rs4_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[26] <= rs4_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[27] <= rs4_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[28] <= rs4_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[29] <= rs4_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[30] <= rs4_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs4_o[31] <= rs4_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
clk_i => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.clk_i
clk_i => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.clk_i
clk_i => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.clk_i
rstn_i => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rstn_i
rstn_i => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rstn_i
rstn_i => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rstn_i
ctrl_i.cpu_debug => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_debug
ctrl_i.cpu_debug => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_debug
ctrl_i.cpu_debug => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_debug
ctrl_i.cpu_trap => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_trap
ctrl_i.cpu_trap => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_trap
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_trap
ctrl_i.cpu_sleep => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_sleep => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_sleep => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_priv => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_priv
ctrl_i.cpu_priv => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_priv
ctrl_i.cpu_priv => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_priv
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[2]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[2]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[2]
ctrl_i.lsu_priv => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_priv
ctrl_i.lsu_priv => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_priv
ctrl_i.lsu_priv => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_priv
ctrl_i.lsu_fencei => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_fencei
ctrl_i.lsu_fencei => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_fencei
ctrl_i.lsu_fencei => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_fencei
ctrl_i.lsu_fence => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_fence
ctrl_i.lsu_fence => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_fence
ctrl_i.lsu_fence => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_fence
ctrl_i.lsu_mo_we => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_mo_we => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_mo_we => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_rw => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_rw
ctrl_i.lsu_rw => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_rw
ctrl_i.lsu_rw => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_rw
ctrl_i.lsu_req_wr => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_req_wr
ctrl_i.lsu_req_wr => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_req_wr
ctrl_i.lsu_req_wr => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_req_wr
ctrl_i.lsu_req_rd => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_req_rd
ctrl_i.lsu_req_rd => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_req_rd
ctrl_i.lsu_req_rd => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_req_rd
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.start_i
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.start_i
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.start_i
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_unsigned => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => cmp_rs2[32].IN0
ctrl_i.alu_unsigned => cmp_rs1[32].IN0
ctrl_i.alu_unsigned => opa_x[32].IN1
ctrl_i.alu_unsigned => opb_x[32].IN1
ctrl_i.alu_opb_mux => opb_x[31].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[30].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[29].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[28].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[27].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[26].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[25].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[24].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[23].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[22].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[21].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[20].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[19].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[18].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[17].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[16].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[15].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[14].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[13].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[12].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[11].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[10].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[9].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[8].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[7].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[6].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[5].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb[4].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb[3].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb[2].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb[1].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb[0].OUTPUTSELECT
ctrl_i.alu_opb_mux => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opb_mux => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opb_mux => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opa_mux => opa[31].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[30].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[29].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[28].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[27].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[26].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[25].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[24].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[23].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[22].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[21].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[20].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[19].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[18].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[17].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[16].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[15].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[14].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[13].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[12].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[11].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[10].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[9].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[8].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[7].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[6].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[5].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[4].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[3].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[2].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[1].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[0].OUTPUTSELECT
ctrl_i.alu_opa_mux => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_opa_mux => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_opa_mux => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_op[0] => addsub_res[32].OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => addsub_res.OUTPUTSELECT
ctrl_i.alu_op[0] => Mux0.IN6
ctrl_i.alu_op[0] => Mux1.IN6
ctrl_i.alu_op[0] => Mux2.IN6
ctrl_i.alu_op[0] => Mux3.IN6
ctrl_i.alu_op[0] => Mux4.IN6
ctrl_i.alu_op[0] => Mux5.IN6
ctrl_i.alu_op[0] => Mux6.IN6
ctrl_i.alu_op[0] => Mux7.IN6
ctrl_i.alu_op[0] => Mux8.IN6
ctrl_i.alu_op[0] => Mux9.IN6
ctrl_i.alu_op[0] => Mux10.IN6
ctrl_i.alu_op[0] => Mux11.IN6
ctrl_i.alu_op[0] => Mux12.IN6
ctrl_i.alu_op[0] => Mux13.IN6
ctrl_i.alu_op[0] => Mux14.IN6
ctrl_i.alu_op[0] => Mux15.IN6
ctrl_i.alu_op[0] => Mux16.IN6
ctrl_i.alu_op[0] => Mux17.IN6
ctrl_i.alu_op[0] => Mux18.IN6
ctrl_i.alu_op[0] => Mux19.IN6
ctrl_i.alu_op[0] => Mux20.IN6
ctrl_i.alu_op[0] => Mux21.IN6
ctrl_i.alu_op[0] => Mux22.IN6
ctrl_i.alu_op[0] => Mux23.IN6
ctrl_i.alu_op[0] => Mux24.IN6
ctrl_i.alu_op[0] => Mux25.IN6
ctrl_i.alu_op[0] => Mux26.IN6
ctrl_i.alu_op[0] => Mux27.IN6
ctrl_i.alu_op[0] => Mux28.IN6
ctrl_i.alu_op[0] => Mux29.IN6
ctrl_i.alu_op[0] => Mux30.IN6
ctrl_i.alu_op[0] => Mux31.IN5
ctrl_i.alu_op[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[1] => Mux0.IN5
ctrl_i.alu_op[1] => Mux1.IN5
ctrl_i.alu_op[1] => Mux2.IN5
ctrl_i.alu_op[1] => Mux3.IN5
ctrl_i.alu_op[1] => Mux4.IN5
ctrl_i.alu_op[1] => Mux5.IN5
ctrl_i.alu_op[1] => Mux6.IN5
ctrl_i.alu_op[1] => Mux7.IN5
ctrl_i.alu_op[1] => Mux8.IN5
ctrl_i.alu_op[1] => Mux9.IN5
ctrl_i.alu_op[1] => Mux10.IN5
ctrl_i.alu_op[1] => Mux11.IN5
ctrl_i.alu_op[1] => Mux12.IN5
ctrl_i.alu_op[1] => Mux13.IN5
ctrl_i.alu_op[1] => Mux14.IN5
ctrl_i.alu_op[1] => Mux15.IN5
ctrl_i.alu_op[1] => Mux16.IN5
ctrl_i.alu_op[1] => Mux17.IN5
ctrl_i.alu_op[1] => Mux18.IN5
ctrl_i.alu_op[1] => Mux19.IN5
ctrl_i.alu_op[1] => Mux20.IN5
ctrl_i.alu_op[1] => Mux21.IN5
ctrl_i.alu_op[1] => Mux22.IN5
ctrl_i.alu_op[1] => Mux23.IN5
ctrl_i.alu_op[1] => Mux24.IN5
ctrl_i.alu_op[1] => Mux25.IN5
ctrl_i.alu_op[1] => Mux26.IN5
ctrl_i.alu_op[1] => Mux27.IN5
ctrl_i.alu_op[1] => Mux28.IN5
ctrl_i.alu_op[1] => Mux29.IN5
ctrl_i.alu_op[1] => Mux30.IN5
ctrl_i.alu_op[1] => Mux31.IN4
ctrl_i.alu_op[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[2] => Mux0.IN4
ctrl_i.alu_op[2] => Mux1.IN4
ctrl_i.alu_op[2] => Mux2.IN4
ctrl_i.alu_op[2] => Mux3.IN4
ctrl_i.alu_op[2] => Mux4.IN4
ctrl_i.alu_op[2] => Mux5.IN4
ctrl_i.alu_op[2] => Mux6.IN4
ctrl_i.alu_op[2] => Mux7.IN4
ctrl_i.alu_op[2] => Mux8.IN4
ctrl_i.alu_op[2] => Mux9.IN4
ctrl_i.alu_op[2] => Mux10.IN4
ctrl_i.alu_op[2] => Mux11.IN4
ctrl_i.alu_op[2] => Mux12.IN4
ctrl_i.alu_op[2] => Mux13.IN4
ctrl_i.alu_op[2] => Mux14.IN4
ctrl_i.alu_op[2] => Mux15.IN4
ctrl_i.alu_op[2] => Mux16.IN4
ctrl_i.alu_op[2] => Mux17.IN4
ctrl_i.alu_op[2] => Mux18.IN4
ctrl_i.alu_op[2] => Mux19.IN4
ctrl_i.alu_op[2] => Mux20.IN4
ctrl_i.alu_op[2] => Mux21.IN4
ctrl_i.alu_op[2] => Mux22.IN4
ctrl_i.alu_op[2] => Mux23.IN4
ctrl_i.alu_op[2] => Mux24.IN4
ctrl_i.alu_op[2] => Mux25.IN4
ctrl_i.alu_op[2] => Mux26.IN4
ctrl_i.alu_op[2] => Mux27.IN4
ctrl_i.alu_op[2] => Mux28.IN4
ctrl_i.alu_op[2] => Mux29.IN4
ctrl_i.alu_op[2] => Mux30.IN4
ctrl_i.alu_op[2] => Mux31.IN3
ctrl_i.alu_op[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[2]
ctrl_i.alu_op[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[2]
ctrl_i.alu_op[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[2]
ctrl_i.rf_zero_we => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_zero_we
ctrl_i.rf_zero_we => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_zero_we
ctrl_i.rf_zero_we => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_zero_we
ctrl_i.rf_mux[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_mux[0]
ctrl_i.rf_mux[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_mux[0]
ctrl_i.rf_mux[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_mux[0]
ctrl_i.rf_mux[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_mux[1]
ctrl_i.rf_mux[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_mux[1]
ctrl_i.rf_mux[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_mux[1]
ctrl_i.rf_rd[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rs3[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs3[0]
ctrl_i.rf_rs3[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs3[0]
ctrl_i.rf_rs3[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs3[0]
ctrl_i.rf_rs3[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs3[1]
ctrl_i.rf_rs3[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs3[1]
ctrl_i.rf_rs3[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs3[1]
ctrl_i.rf_rs3[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs3[2]
ctrl_i.rf_rs3[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs3[2]
ctrl_i.rf_rs3[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs3[2]
ctrl_i.rf_rs3[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs3[3]
ctrl_i.rf_rs3[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs3[3]
ctrl_i.rf_rs3[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs3[3]
ctrl_i.rf_rs3[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs3[4]
ctrl_i.rf_rs3[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs3[4]
ctrl_i.rf_rs3[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs3[4]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_wb_en => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_wb_en
ctrl_i.rf_wb_en => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_wb_en
ctrl_i.rf_wb_en => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_wb_en
csr_we_i => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_we_i
csr_addr_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[0]
csr_addr_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[1]
csr_addr_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[2]
csr_addr_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[3]
csr_addr_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[4]
csr_addr_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[5]
csr_addr_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[6]
csr_addr_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[7]
csr_addr_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[8]
csr_addr_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[9]
csr_addr_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[10]
csr_addr_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[11]
csr_wdata_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[0]
csr_wdata_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[1]
csr_wdata_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[2]
csr_wdata_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[3]
csr_wdata_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[4]
csr_wdata_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[5]
csr_wdata_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[6]
csr_wdata_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[7]
csr_wdata_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[8]
csr_wdata_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[9]
csr_wdata_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[10]
csr_wdata_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[11]
csr_wdata_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[12]
csr_wdata_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[13]
csr_wdata_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[14]
csr_wdata_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[15]
csr_wdata_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[16]
csr_wdata_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[17]
csr_wdata_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[18]
csr_wdata_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[19]
csr_wdata_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[20]
csr_wdata_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[21]
csr_wdata_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[22]
csr_wdata_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[23]
csr_wdata_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[24]
csr_wdata_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[25]
csr_wdata_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[26]
csr_wdata_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[27]
csr_wdata_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[28]
csr_wdata_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[29]
csr_wdata_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[30]
csr_wdata_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[31]
csr_rdata_o[0] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[0]
csr_rdata_o[1] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[1]
csr_rdata_o[2] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[2]
csr_rdata_o[3] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[3]
csr_rdata_o[4] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[4]
csr_rdata_o[5] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[5]
csr_rdata_o[6] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[6]
csr_rdata_o[7] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[7]
csr_rdata_o[8] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[8]
csr_rdata_o[9] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[9]
csr_rdata_o[10] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[10]
csr_rdata_o[11] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[11]
csr_rdata_o[12] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[12]
csr_rdata_o[13] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[13]
csr_rdata_o[14] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[14]
csr_rdata_o[15] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[15]
csr_rdata_o[16] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[16]
csr_rdata_o[17] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[17]
csr_rdata_o[18] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[18]
csr_rdata_o[19] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[19]
csr_rdata_o[20] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[20]
csr_rdata_o[21] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[21]
csr_rdata_o[22] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[22]
csr_rdata_o[23] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[23]
csr_rdata_o[24] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[24]
csr_rdata_o[25] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[25]
csr_rdata_o[26] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[26]
csr_rdata_o[27] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[27]
csr_rdata_o[28] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[28]
csr_rdata_o[29] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[29]
csr_rdata_o[30] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[30]
csr_rdata_o[31] <= neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_rdata_o[31]
rs1_i[0] => Equal0.IN31
rs1_i[0] => opa[0].DATAA
rs1_i[0] => res_o.IN1
rs1_i[0] => res_o.IN1
rs1_i[0] => res_o.IN1
rs1_i[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[0]
rs1_i[0] => LessThan0.IN32
rs1_i[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[0]
rs1_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[0]
rs1_i[1] => Equal0.IN30
rs1_i[1] => opa[1].DATAA
rs1_i[1] => res_o.IN1
rs1_i[1] => res_o.IN1
rs1_i[1] => res_o.IN1
rs1_i[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[1]
rs1_i[1] => LessThan0.IN31
rs1_i[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[1]
rs1_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[1]
rs1_i[2] => Equal0.IN29
rs1_i[2] => opa[2].DATAA
rs1_i[2] => res_o.IN1
rs1_i[2] => res_o.IN1
rs1_i[2] => res_o.IN1
rs1_i[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[2]
rs1_i[2] => LessThan0.IN30
rs1_i[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[2]
rs1_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[2]
rs1_i[3] => Equal0.IN28
rs1_i[3] => opa[3].DATAA
rs1_i[3] => res_o.IN1
rs1_i[3] => res_o.IN1
rs1_i[3] => res_o.IN1
rs1_i[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[3]
rs1_i[3] => LessThan0.IN29
rs1_i[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[3]
rs1_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[3]
rs1_i[4] => Equal0.IN27
rs1_i[4] => opa[4].DATAA
rs1_i[4] => res_o.IN1
rs1_i[4] => res_o.IN1
rs1_i[4] => res_o.IN1
rs1_i[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[4]
rs1_i[4] => LessThan0.IN28
rs1_i[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[4]
rs1_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[4]
rs1_i[5] => Equal0.IN26
rs1_i[5] => opa[5].DATAA
rs1_i[5] => res_o.IN1
rs1_i[5] => res_o.IN1
rs1_i[5] => res_o.IN1
rs1_i[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[5]
rs1_i[5] => LessThan0.IN27
rs1_i[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[5]
rs1_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[5]
rs1_i[6] => Equal0.IN25
rs1_i[6] => opa[6].DATAA
rs1_i[6] => res_o.IN1
rs1_i[6] => res_o.IN1
rs1_i[6] => res_o.IN1
rs1_i[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[6]
rs1_i[6] => LessThan0.IN26
rs1_i[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[6]
rs1_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[6]
rs1_i[7] => Equal0.IN24
rs1_i[7] => opa[7].DATAA
rs1_i[7] => res_o.IN1
rs1_i[7] => res_o.IN1
rs1_i[7] => res_o.IN1
rs1_i[7] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[7]
rs1_i[7] => LessThan0.IN25
rs1_i[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[7]
rs1_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[7]
rs1_i[8] => Equal0.IN23
rs1_i[8] => opa[8].DATAA
rs1_i[8] => res_o.IN1
rs1_i[8] => res_o.IN1
rs1_i[8] => res_o.IN1
rs1_i[8] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[8]
rs1_i[8] => LessThan0.IN24
rs1_i[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[8]
rs1_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[8]
rs1_i[9] => Equal0.IN22
rs1_i[9] => opa[9].DATAA
rs1_i[9] => res_o.IN1
rs1_i[9] => res_o.IN1
rs1_i[9] => res_o.IN1
rs1_i[9] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[9]
rs1_i[9] => LessThan0.IN23
rs1_i[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[9]
rs1_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[9]
rs1_i[10] => Equal0.IN21
rs1_i[10] => opa[10].DATAA
rs1_i[10] => res_o.IN1
rs1_i[10] => res_o.IN1
rs1_i[10] => res_o.IN1
rs1_i[10] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[10]
rs1_i[10] => LessThan0.IN22
rs1_i[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[10]
rs1_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[10]
rs1_i[11] => Equal0.IN20
rs1_i[11] => opa[11].DATAA
rs1_i[11] => res_o.IN1
rs1_i[11] => res_o.IN1
rs1_i[11] => res_o.IN1
rs1_i[11] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[11]
rs1_i[11] => LessThan0.IN21
rs1_i[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[11]
rs1_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[11]
rs1_i[12] => Equal0.IN19
rs1_i[12] => opa[12].DATAA
rs1_i[12] => res_o.IN1
rs1_i[12] => res_o.IN1
rs1_i[12] => res_o.IN1
rs1_i[12] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[12]
rs1_i[12] => LessThan0.IN20
rs1_i[12] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[12]
rs1_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[12]
rs1_i[13] => Equal0.IN18
rs1_i[13] => opa[13].DATAA
rs1_i[13] => res_o.IN1
rs1_i[13] => res_o.IN1
rs1_i[13] => res_o.IN1
rs1_i[13] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[13]
rs1_i[13] => LessThan0.IN19
rs1_i[13] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[13]
rs1_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[13]
rs1_i[14] => Equal0.IN17
rs1_i[14] => opa[14].DATAA
rs1_i[14] => res_o.IN1
rs1_i[14] => res_o.IN1
rs1_i[14] => res_o.IN1
rs1_i[14] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[14]
rs1_i[14] => LessThan0.IN18
rs1_i[14] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[14]
rs1_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[14]
rs1_i[15] => Equal0.IN16
rs1_i[15] => opa[15].DATAA
rs1_i[15] => res_o.IN1
rs1_i[15] => res_o.IN1
rs1_i[15] => res_o.IN1
rs1_i[15] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[15]
rs1_i[15] => LessThan0.IN17
rs1_i[15] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[15]
rs1_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[15]
rs1_i[16] => Equal0.IN15
rs1_i[16] => opa[16].DATAA
rs1_i[16] => res_o.IN1
rs1_i[16] => res_o.IN1
rs1_i[16] => res_o.IN1
rs1_i[16] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[16]
rs1_i[16] => LessThan0.IN16
rs1_i[16] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[16]
rs1_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[16]
rs1_i[17] => Equal0.IN14
rs1_i[17] => opa[17].DATAA
rs1_i[17] => res_o.IN1
rs1_i[17] => res_o.IN1
rs1_i[17] => res_o.IN1
rs1_i[17] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[17]
rs1_i[17] => LessThan0.IN15
rs1_i[17] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[17]
rs1_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[17]
rs1_i[18] => Equal0.IN13
rs1_i[18] => opa[18].DATAA
rs1_i[18] => res_o.IN1
rs1_i[18] => res_o.IN1
rs1_i[18] => res_o.IN1
rs1_i[18] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[18]
rs1_i[18] => LessThan0.IN14
rs1_i[18] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[18]
rs1_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[18]
rs1_i[19] => Equal0.IN12
rs1_i[19] => opa[19].DATAA
rs1_i[19] => res_o.IN1
rs1_i[19] => res_o.IN1
rs1_i[19] => res_o.IN1
rs1_i[19] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[19]
rs1_i[19] => LessThan0.IN13
rs1_i[19] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[19]
rs1_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[19]
rs1_i[20] => Equal0.IN11
rs1_i[20] => opa[20].DATAA
rs1_i[20] => res_o.IN1
rs1_i[20] => res_o.IN1
rs1_i[20] => res_o.IN1
rs1_i[20] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[20]
rs1_i[20] => LessThan0.IN12
rs1_i[20] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[20]
rs1_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[20]
rs1_i[21] => Equal0.IN10
rs1_i[21] => opa[21].DATAA
rs1_i[21] => res_o.IN1
rs1_i[21] => res_o.IN1
rs1_i[21] => res_o.IN1
rs1_i[21] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[21]
rs1_i[21] => LessThan0.IN11
rs1_i[21] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[21]
rs1_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[21]
rs1_i[22] => Equal0.IN9
rs1_i[22] => opa[22].DATAA
rs1_i[22] => res_o.IN1
rs1_i[22] => res_o.IN1
rs1_i[22] => res_o.IN1
rs1_i[22] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[22]
rs1_i[22] => LessThan0.IN10
rs1_i[22] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[22]
rs1_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[22]
rs1_i[23] => Equal0.IN8
rs1_i[23] => opa[23].DATAA
rs1_i[23] => res_o.IN1
rs1_i[23] => res_o.IN1
rs1_i[23] => res_o.IN1
rs1_i[23] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[23]
rs1_i[23] => LessThan0.IN9
rs1_i[23] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[23]
rs1_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[23]
rs1_i[24] => Equal0.IN7
rs1_i[24] => opa[24].DATAA
rs1_i[24] => res_o.IN1
rs1_i[24] => res_o.IN1
rs1_i[24] => res_o.IN1
rs1_i[24] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[24]
rs1_i[24] => LessThan0.IN8
rs1_i[24] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[24]
rs1_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[24]
rs1_i[25] => Equal0.IN6
rs1_i[25] => opa[25].DATAA
rs1_i[25] => res_o.IN1
rs1_i[25] => res_o.IN1
rs1_i[25] => res_o.IN1
rs1_i[25] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[25]
rs1_i[25] => LessThan0.IN7
rs1_i[25] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[25]
rs1_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[25]
rs1_i[26] => Equal0.IN5
rs1_i[26] => opa[26].DATAA
rs1_i[26] => res_o.IN1
rs1_i[26] => res_o.IN1
rs1_i[26] => res_o.IN1
rs1_i[26] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[26]
rs1_i[26] => LessThan0.IN6
rs1_i[26] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[26]
rs1_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[26]
rs1_i[27] => Equal0.IN4
rs1_i[27] => opa[27].DATAA
rs1_i[27] => res_o.IN1
rs1_i[27] => res_o.IN1
rs1_i[27] => res_o.IN1
rs1_i[27] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[27]
rs1_i[27] => LessThan0.IN5
rs1_i[27] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[27]
rs1_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[27]
rs1_i[28] => Equal0.IN3
rs1_i[28] => opa[28].DATAA
rs1_i[28] => res_o.IN1
rs1_i[28] => res_o.IN1
rs1_i[28] => res_o.IN1
rs1_i[28] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[28]
rs1_i[28] => LessThan0.IN4
rs1_i[28] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[28]
rs1_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[28]
rs1_i[29] => Equal0.IN2
rs1_i[29] => opa[29].DATAA
rs1_i[29] => res_o.IN1
rs1_i[29] => res_o.IN1
rs1_i[29] => res_o.IN1
rs1_i[29] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[29]
rs1_i[29] => LessThan0.IN3
rs1_i[29] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[29]
rs1_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[29]
rs1_i[30] => Equal0.IN1
rs1_i[30] => opa[30].DATAA
rs1_i[30] => res_o.IN1
rs1_i[30] => res_o.IN1
rs1_i[30] => res_o.IN1
rs1_i[30] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[30]
rs1_i[30] => LessThan0.IN2
rs1_i[30] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[30]
rs1_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[30]
rs1_i[31] => cmp_rs1[32].IN1
rs1_i[31] => Equal0.IN0
rs1_i[31] => opa[31].DATAA
rs1_i[31] => res_o.IN1
rs1_i[31] => res_o.IN1
rs1_i[31] => res_o.IN1
rs1_i[31] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[31]
rs1_i[31] => LessThan0.IN1
rs1_i[31] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[31]
rs1_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[31]
rs2_i[0] => Equal0.IN63
rs2_i[0] => opb[0].DATAA
rs2_i[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[0]
rs2_i[0] => LessThan0.IN64
rs2_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[0]
rs2_i[1] => Equal0.IN62
rs2_i[1] => opb[1].DATAA
rs2_i[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[1]
rs2_i[1] => LessThan0.IN63
rs2_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[1]
rs2_i[2] => Equal0.IN61
rs2_i[2] => opb[2].DATAA
rs2_i[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[2]
rs2_i[2] => LessThan0.IN62
rs2_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[2]
rs2_i[3] => Equal0.IN60
rs2_i[3] => opb[3].DATAA
rs2_i[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[3]
rs2_i[3] => LessThan0.IN61
rs2_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[3]
rs2_i[4] => Equal0.IN59
rs2_i[4] => opb[4].DATAA
rs2_i[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[4]
rs2_i[4] => LessThan0.IN60
rs2_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[4]
rs2_i[5] => Equal0.IN58
rs2_i[5] => opb_x[5].DATAA
rs2_i[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[5]
rs2_i[5] => LessThan0.IN59
rs2_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[5]
rs2_i[6] => Equal0.IN57
rs2_i[6] => opb_x[6].DATAA
rs2_i[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[6]
rs2_i[6] => LessThan0.IN58
rs2_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[6]
rs2_i[7] => Equal0.IN56
rs2_i[7] => opb_x[7].DATAA
rs2_i[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[7]
rs2_i[7] => LessThan0.IN57
rs2_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[7]
rs2_i[8] => Equal0.IN55
rs2_i[8] => opb_x[8].DATAA
rs2_i[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[8]
rs2_i[8] => LessThan0.IN56
rs2_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[8]
rs2_i[9] => Equal0.IN54
rs2_i[9] => opb_x[9].DATAA
rs2_i[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[9]
rs2_i[9] => LessThan0.IN55
rs2_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[9]
rs2_i[10] => Equal0.IN53
rs2_i[10] => opb_x[10].DATAA
rs2_i[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[10]
rs2_i[10] => LessThan0.IN54
rs2_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[10]
rs2_i[11] => Equal0.IN52
rs2_i[11] => opb_x[11].DATAA
rs2_i[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[11]
rs2_i[11] => LessThan0.IN53
rs2_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[11]
rs2_i[12] => Equal0.IN51
rs2_i[12] => opb_x[12].DATAA
rs2_i[12] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[12]
rs2_i[12] => LessThan0.IN52
rs2_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[12]
rs2_i[13] => Equal0.IN50
rs2_i[13] => opb_x[13].DATAA
rs2_i[13] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[13]
rs2_i[13] => LessThan0.IN51
rs2_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[13]
rs2_i[14] => Equal0.IN49
rs2_i[14] => opb_x[14].DATAA
rs2_i[14] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[14]
rs2_i[14] => LessThan0.IN50
rs2_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[14]
rs2_i[15] => Equal0.IN48
rs2_i[15] => opb_x[15].DATAA
rs2_i[15] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[15]
rs2_i[15] => LessThan0.IN49
rs2_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[15]
rs2_i[16] => Equal0.IN47
rs2_i[16] => opb_x[16].DATAA
rs2_i[16] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[16]
rs2_i[16] => LessThan0.IN48
rs2_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[16]
rs2_i[17] => Equal0.IN46
rs2_i[17] => opb_x[17].DATAA
rs2_i[17] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[17]
rs2_i[17] => LessThan0.IN47
rs2_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[17]
rs2_i[18] => Equal0.IN45
rs2_i[18] => opb_x[18].DATAA
rs2_i[18] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[18]
rs2_i[18] => LessThan0.IN46
rs2_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[18]
rs2_i[19] => Equal0.IN44
rs2_i[19] => opb_x[19].DATAA
rs2_i[19] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[19]
rs2_i[19] => LessThan0.IN45
rs2_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[19]
rs2_i[20] => Equal0.IN43
rs2_i[20] => opb_x[20].DATAA
rs2_i[20] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[20]
rs2_i[20] => LessThan0.IN44
rs2_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[20]
rs2_i[21] => Equal0.IN42
rs2_i[21] => opb_x[21].DATAA
rs2_i[21] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[21]
rs2_i[21] => LessThan0.IN43
rs2_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[21]
rs2_i[22] => Equal0.IN41
rs2_i[22] => opb_x[22].DATAA
rs2_i[22] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[22]
rs2_i[22] => LessThan0.IN42
rs2_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[22]
rs2_i[23] => Equal0.IN40
rs2_i[23] => opb_x[23].DATAA
rs2_i[23] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[23]
rs2_i[23] => LessThan0.IN41
rs2_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[23]
rs2_i[24] => Equal0.IN39
rs2_i[24] => opb_x[24].DATAA
rs2_i[24] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[24]
rs2_i[24] => LessThan0.IN40
rs2_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[24]
rs2_i[25] => Equal0.IN38
rs2_i[25] => opb_x[25].DATAA
rs2_i[25] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[25]
rs2_i[25] => LessThan0.IN39
rs2_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[25]
rs2_i[26] => Equal0.IN37
rs2_i[26] => opb_x[26].DATAA
rs2_i[26] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[26]
rs2_i[26] => LessThan0.IN38
rs2_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[26]
rs2_i[27] => Equal0.IN36
rs2_i[27] => opb_x[27].DATAA
rs2_i[27] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[27]
rs2_i[27] => LessThan0.IN37
rs2_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[27]
rs2_i[28] => Equal0.IN35
rs2_i[28] => opb_x[28].DATAA
rs2_i[28] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[28]
rs2_i[28] => LessThan0.IN36
rs2_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[28]
rs2_i[29] => Equal0.IN34
rs2_i[29] => opb_x[29].DATAA
rs2_i[29] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[29]
rs2_i[29] => LessThan0.IN35
rs2_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[29]
rs2_i[30] => Equal0.IN33
rs2_i[30] => opb_x[30].DATAA
rs2_i[30] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[30]
rs2_i[30] => LessThan0.IN34
rs2_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[30]
rs2_i[31] => cmp_rs2[32].IN1
rs2_i[31] => Equal0.IN32
rs2_i[31] => opb_x[31].DATAA
rs2_i[31] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[31]
rs2_i[31] => LessThan0.IN33
rs2_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[31]
rs3_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[0]
rs3_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[1]
rs3_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[2]
rs3_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[3]
rs3_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[4]
rs3_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[5]
rs3_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[6]
rs3_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[7]
rs3_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[8]
rs3_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[9]
rs3_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[10]
rs3_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[11]
rs3_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[12]
rs3_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[13]
rs3_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[14]
rs3_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[15]
rs3_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[16]
rs3_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[17]
rs3_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[18]
rs3_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[19]
rs3_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[20]
rs3_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[21]
rs3_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[22]
rs3_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[23]
rs3_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[24]
rs3_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[25]
rs3_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[26]
rs3_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[27]
rs3_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[28]
rs3_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[29]
rs3_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[30]
rs3_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[31]
rs4_i[0] => ~NO_FANOUT~
rs4_i[1] => ~NO_FANOUT~
rs4_i[2] => ~NO_FANOUT~
rs4_i[3] => ~NO_FANOUT~
rs4_i[4] => ~NO_FANOUT~
rs4_i[5] => ~NO_FANOUT~
rs4_i[6] => ~NO_FANOUT~
rs4_i[7] => ~NO_FANOUT~
rs4_i[8] => ~NO_FANOUT~
rs4_i[9] => ~NO_FANOUT~
rs4_i[10] => ~NO_FANOUT~
rs4_i[11] => ~NO_FANOUT~
rs4_i[12] => ~NO_FANOUT~
rs4_i[13] => ~NO_FANOUT~
rs4_i[14] => ~NO_FANOUT~
rs4_i[15] => ~NO_FANOUT~
rs4_i[16] => ~NO_FANOUT~
rs4_i[17] => ~NO_FANOUT~
rs4_i[18] => ~NO_FANOUT~
rs4_i[19] => ~NO_FANOUT~
rs4_i[20] => ~NO_FANOUT~
rs4_i[21] => ~NO_FANOUT~
rs4_i[22] => ~NO_FANOUT~
rs4_i[23] => ~NO_FANOUT~
rs4_i[24] => ~NO_FANOUT~
rs4_i[25] => ~NO_FANOUT~
rs4_i[26] => ~NO_FANOUT~
rs4_i[27] => ~NO_FANOUT~
rs4_i[28] => ~NO_FANOUT~
rs4_i[29] => ~NO_FANOUT~
rs4_i[30] => ~NO_FANOUT~
rs4_i[31] => ~NO_FANOUT~
pc_i[0] => opa[0].DATAB
pc_i[1] => opa[1].DATAB
pc_i[2] => opa[2].DATAB
pc_i[3] => opa[3].DATAB
pc_i[4] => opa[4].DATAB
pc_i[5] => opa[5].DATAB
pc_i[6] => opa[6].DATAB
pc_i[7] => opa[7].DATAB
pc_i[8] => opa[8].DATAB
pc_i[9] => opa[9].DATAB
pc_i[10] => opa[10].DATAB
pc_i[11] => opa[11].DATAB
pc_i[12] => opa[12].DATAB
pc_i[13] => opa[13].DATAB
pc_i[14] => opa[14].DATAB
pc_i[15] => opa[15].DATAB
pc_i[16] => opa[16].DATAB
pc_i[17] => opa[17].DATAB
pc_i[18] => opa[18].DATAB
pc_i[19] => opa[19].DATAB
pc_i[20] => opa[20].DATAB
pc_i[21] => opa[21].DATAB
pc_i[22] => opa[22].DATAB
pc_i[23] => opa[23].DATAB
pc_i[24] => opa[24].DATAB
pc_i[25] => opa[25].DATAB
pc_i[26] => opa[26].DATAB
pc_i[27] => opa[27].DATAB
pc_i[28] => opa[28].DATAB
pc_i[29] => opa[29].DATAB
pc_i[30] => opa[30].DATAB
pc_i[31] => opa[31].DATAB
imm_i[0] => opb[0].DATAB
imm_i[1] => opb[1].DATAB
imm_i[2] => opb[2].DATAB
imm_i[3] => opb[3].DATAB
imm_i[4] => opb[4].DATAB
imm_i[5] => opb_x[5].DATAB
imm_i[6] => opb_x[6].DATAB
imm_i[7] => opb_x[7].DATAB
imm_i[8] => opb_x[8].DATAB
imm_i[9] => opb_x[9].DATAB
imm_i[10] => opb_x[10].DATAB
imm_i[11] => opb_x[11].DATAB
imm_i[12] => opb_x[12].DATAB
imm_i[13] => opb_x[13].DATAB
imm_i[14] => opb_x[14].DATAB
imm_i[15] => opb_x[15].DATAB
imm_i[16] => opb_x[16].DATAB
imm_i[17] => opb_x[17].DATAB
imm_i[18] => opb_x[18].DATAB
imm_i[19] => opb_x[19].DATAB
imm_i[20] => opb_x[20].DATAB
imm_i[21] => opb_x[21].DATAB
imm_i[22] => opb_x[22].DATAB
imm_i[23] => opb_x[23].DATAB
imm_i[24] => opb_x[24].DATAB
imm_i[25] => opb_x[25].DATAB
imm_i[26] => opb_x[26].DATAB
imm_i[27] => opb_x[27].DATAB
imm_i[28] => opb_x[28].DATAB
imm_i[29] => opb_x[29].DATAB
imm_i[30] => opb_x[30].DATAB
imm_i[31] => opb_x[31].DATAB
cmp_o[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cmp_o[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
res_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
add_o[0] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[1] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[2] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[3] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[4] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[5] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[6] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[7] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[8] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[9] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[10] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[11] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[12] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[13] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[14] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[15] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[16] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[17] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[18] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[19] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[20] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[21] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[22] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[23] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[24] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[25] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[26] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[27] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[28] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[29] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[30] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[31] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
cp_done_o <= cp_done_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
clk_i => shifter.sreg[0].CLK
clk_i => shifter.sreg[1].CLK
clk_i => shifter.sreg[2].CLK
clk_i => shifter.sreg[3].CLK
clk_i => shifter.sreg[4].CLK
clk_i => shifter.sreg[5].CLK
clk_i => shifter.sreg[6].CLK
clk_i => shifter.sreg[7].CLK
clk_i => shifter.sreg[8].CLK
clk_i => shifter.sreg[9].CLK
clk_i => shifter.sreg[10].CLK
clk_i => shifter.sreg[11].CLK
clk_i => shifter.sreg[12].CLK
clk_i => shifter.sreg[13].CLK
clk_i => shifter.sreg[14].CLK
clk_i => shifter.sreg[15].CLK
clk_i => shifter.sreg[16].CLK
clk_i => shifter.sreg[17].CLK
clk_i => shifter.sreg[18].CLK
clk_i => shifter.sreg[19].CLK
clk_i => shifter.sreg[20].CLK
clk_i => shifter.sreg[21].CLK
clk_i => shifter.sreg[22].CLK
clk_i => shifter.sreg[23].CLK
clk_i => shifter.sreg[24].CLK
clk_i => shifter.sreg[25].CLK
clk_i => shifter.sreg[26].CLK
clk_i => shifter.sreg[27].CLK
clk_i => shifter.sreg[28].CLK
clk_i => shifter.sreg[29].CLK
clk_i => shifter.sreg[30].CLK
clk_i => shifter.sreg[31].CLK
clk_i => shifter.cnt[0].CLK
clk_i => shifter.cnt[1].CLK
clk_i => shifter.cnt[2].CLK
clk_i => shifter.cnt[3].CLK
clk_i => shifter.cnt[4].CLK
clk_i => shifter.done_ff.CLK
clk_i => shifter.busy.CLK
rstn_i => shifter.sreg[0].ACLR
rstn_i => shifter.sreg[1].ACLR
rstn_i => shifter.sreg[2].ACLR
rstn_i => shifter.sreg[3].ACLR
rstn_i => shifter.sreg[4].ACLR
rstn_i => shifter.sreg[5].ACLR
rstn_i => shifter.sreg[6].ACLR
rstn_i => shifter.sreg[7].ACLR
rstn_i => shifter.sreg[8].ACLR
rstn_i => shifter.sreg[9].ACLR
rstn_i => shifter.sreg[10].ACLR
rstn_i => shifter.sreg[11].ACLR
rstn_i => shifter.sreg[12].ACLR
rstn_i => shifter.sreg[13].ACLR
rstn_i => shifter.sreg[14].ACLR
rstn_i => shifter.sreg[15].ACLR
rstn_i => shifter.sreg[16].ACLR
rstn_i => shifter.sreg[17].ACLR
rstn_i => shifter.sreg[18].ACLR
rstn_i => shifter.sreg[19].ACLR
rstn_i => shifter.sreg[20].ACLR
rstn_i => shifter.sreg[21].ACLR
rstn_i => shifter.sreg[22].ACLR
rstn_i => shifter.sreg[23].ACLR
rstn_i => shifter.sreg[24].ACLR
rstn_i => shifter.sreg[25].ACLR
rstn_i => shifter.sreg[26].ACLR
rstn_i => shifter.sreg[27].ACLR
rstn_i => shifter.sreg[28].ACLR
rstn_i => shifter.sreg[29].ACLR
rstn_i => shifter.sreg[30].ACLR
rstn_i => shifter.sreg[31].ACLR
rstn_i => shifter.cnt[0].ACLR
rstn_i => shifter.cnt[1].ACLR
rstn_i => shifter.cnt[2].ACLR
rstn_i => shifter.cnt[3].ACLR
rstn_i => shifter.cnt[4].ACLR
rstn_i => shifter.done_ff.ACLR
rstn_i => shifter.busy.ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => serial_shifter_core.IN1
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => sreg.IN1
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => ~NO_FANOUT~
ctrl_i.ir_funct3[1] => ~NO_FANOUT~
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fencei => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req_wr => ~NO_FANOUT~
ctrl_i.lsu_req_rd => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_mux[0] => ~NO_FANOUT~
ctrl_i.rf_mux[1] => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs3[0] => ~NO_FANOUT~
ctrl_i.rf_rs3[1] => ~NO_FANOUT~
ctrl_i.rf_rs3[2] => ~NO_FANOUT~
ctrl_i.rf_rs3[3] => ~NO_FANOUT~
ctrl_i.rf_rs3[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
rs1_i[0] => shifter.DATAB
rs1_i[1] => shifter.DATAB
rs1_i[2] => shifter.DATAB
rs1_i[3] => shifter.DATAB
rs1_i[4] => shifter.DATAB
rs1_i[5] => shifter.DATAB
rs1_i[6] => shifter.DATAB
rs1_i[7] => shifter.DATAB
rs1_i[8] => shifter.DATAB
rs1_i[9] => shifter.DATAB
rs1_i[10] => shifter.DATAB
rs1_i[11] => shifter.DATAB
rs1_i[12] => shifter.DATAB
rs1_i[13] => shifter.DATAB
rs1_i[14] => shifter.DATAB
rs1_i[15] => shifter.DATAB
rs1_i[16] => shifter.DATAB
rs1_i[17] => shifter.DATAB
rs1_i[18] => shifter.DATAB
rs1_i[19] => shifter.DATAB
rs1_i[20] => shifter.DATAB
rs1_i[21] => shifter.DATAB
rs1_i[22] => shifter.DATAB
rs1_i[23] => shifter.DATAB
rs1_i[24] => shifter.DATAB
rs1_i[25] => shifter.DATAB
rs1_i[26] => shifter.DATAB
rs1_i[27] => shifter.DATAB
rs1_i[28] => shifter.DATAB
rs1_i[29] => shifter.DATAB
rs1_i[30] => shifter.DATAB
rs1_i[31] => shifter.DATAB
shamt_i[0] => shifter.DATAB
shamt_i[1] => shifter.DATAB
shamt_i[2] => shifter.DATAB
shamt_i[3] => shifter.DATAB
shamt_i[4] => shifter.DATAB
res_o[0] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
clk_i => div.quotient[0].CLK
clk_i => div.quotient[1].CLK
clk_i => div.quotient[2].CLK
clk_i => div.quotient[3].CLK
clk_i => div.quotient[4].CLK
clk_i => div.quotient[5].CLK
clk_i => div.quotient[6].CLK
clk_i => div.quotient[7].CLK
clk_i => div.quotient[8].CLK
clk_i => div.quotient[9].CLK
clk_i => div.quotient[10].CLK
clk_i => div.quotient[11].CLK
clk_i => div.quotient[12].CLK
clk_i => div.quotient[13].CLK
clk_i => div.quotient[14].CLK
clk_i => div.quotient[15].CLK
clk_i => div.quotient[16].CLK
clk_i => div.quotient[17].CLK
clk_i => div.quotient[18].CLK
clk_i => div.quotient[19].CLK
clk_i => div.quotient[20].CLK
clk_i => div.quotient[21].CLK
clk_i => div.quotient[22].CLK
clk_i => div.quotient[23].CLK
clk_i => div.quotient[24].CLK
clk_i => div.quotient[25].CLK
clk_i => div.quotient[26].CLK
clk_i => div.quotient[27].CLK
clk_i => div.quotient[28].CLK
clk_i => div.quotient[29].CLK
clk_i => div.quotient[30].CLK
clk_i => div.quotient[31].CLK
clk_i => div.remainder[0].CLK
clk_i => div.remainder[1].CLK
clk_i => div.remainder[2].CLK
clk_i => div.remainder[3].CLK
clk_i => div.remainder[4].CLK
clk_i => div.remainder[5].CLK
clk_i => div.remainder[6].CLK
clk_i => div.remainder[7].CLK
clk_i => div.remainder[8].CLK
clk_i => div.remainder[9].CLK
clk_i => div.remainder[10].CLK
clk_i => div.remainder[11].CLK
clk_i => div.remainder[12].CLK
clk_i => div.remainder[13].CLK
clk_i => div.remainder[14].CLK
clk_i => div.remainder[15].CLK
clk_i => div.remainder[16].CLK
clk_i => div.remainder[17].CLK
clk_i => div.remainder[18].CLK
clk_i => div.remainder[19].CLK
clk_i => div.remainder[20].CLK
clk_i => div.remainder[21].CLK
clk_i => div.remainder[22].CLK
clk_i => div.remainder[23].CLK
clk_i => div.remainder[24].CLK
clk_i => div.remainder[25].CLK
clk_i => div.remainder[26].CLK
clk_i => div.remainder[27].CLK
clk_i => div.remainder[28].CLK
clk_i => div.remainder[29].CLK
clk_i => div.remainder[30].CLK
clk_i => div.remainder[31].CLK
clk_i => mul.prod[0].CLK
clk_i => mul.prod[1].CLK
clk_i => mul.prod[2].CLK
clk_i => mul.prod[3].CLK
clk_i => mul.prod[4].CLK
clk_i => mul.prod[5].CLK
clk_i => mul.prod[6].CLK
clk_i => mul.prod[7].CLK
clk_i => mul.prod[8].CLK
clk_i => mul.prod[9].CLK
clk_i => mul.prod[10].CLK
clk_i => mul.prod[11].CLK
clk_i => mul.prod[12].CLK
clk_i => mul.prod[13].CLK
clk_i => mul.prod[14].CLK
clk_i => mul.prod[15].CLK
clk_i => mul.prod[16].CLK
clk_i => mul.prod[17].CLK
clk_i => mul.prod[18].CLK
clk_i => mul.prod[19].CLK
clk_i => mul.prod[20].CLK
clk_i => mul.prod[21].CLK
clk_i => mul.prod[22].CLK
clk_i => mul.prod[23].CLK
clk_i => mul.prod[24].CLK
clk_i => mul.prod[25].CLK
clk_i => mul.prod[26].CLK
clk_i => mul.prod[27].CLK
clk_i => mul.prod[28].CLK
clk_i => mul.prod[29].CLK
clk_i => mul.prod[30].CLK
clk_i => mul.prod[31].CLK
clk_i => mul.prod[32].CLK
clk_i => mul.prod[33].CLK
clk_i => mul.prod[34].CLK
clk_i => mul.prod[35].CLK
clk_i => mul.prod[36].CLK
clk_i => mul.prod[37].CLK
clk_i => mul.prod[38].CLK
clk_i => mul.prod[39].CLK
clk_i => mul.prod[40].CLK
clk_i => mul.prod[41].CLK
clk_i => mul.prod[42].CLK
clk_i => mul.prod[43].CLK
clk_i => mul.prod[44].CLK
clk_i => mul.prod[45].CLK
clk_i => mul.prod[46].CLK
clk_i => mul.prod[47].CLK
clk_i => mul.prod[48].CLK
clk_i => mul.prod[49].CLK
clk_i => mul.prod[50].CLK
clk_i => mul.prod[51].CLK
clk_i => mul.prod[52].CLK
clk_i => mul.prod[53].CLK
clk_i => mul.prod[54].CLK
clk_i => mul.prod[55].CLK
clk_i => mul.prod[56].CLK
clk_i => mul.prod[57].CLK
clk_i => mul.prod[58].CLK
clk_i => mul.prod[59].CLK
clk_i => mul.prod[60].CLK
clk_i => mul.prod[61].CLK
clk_i => mul.prod[62].CLK
clk_i => mul.prod[63].CLK
clk_i => div.sign_mod.CLK
clk_i => ctrl.rs2_abs[0].CLK
clk_i => ctrl.rs2_abs[1].CLK
clk_i => ctrl.rs2_abs[2].CLK
clk_i => ctrl.rs2_abs[3].CLK
clk_i => ctrl.rs2_abs[4].CLK
clk_i => ctrl.rs2_abs[5].CLK
clk_i => ctrl.rs2_abs[6].CLK
clk_i => ctrl.rs2_abs[7].CLK
clk_i => ctrl.rs2_abs[8].CLK
clk_i => ctrl.rs2_abs[9].CLK
clk_i => ctrl.rs2_abs[10].CLK
clk_i => ctrl.rs2_abs[11].CLK
clk_i => ctrl.rs2_abs[12].CLK
clk_i => ctrl.rs2_abs[13].CLK
clk_i => ctrl.rs2_abs[14].CLK
clk_i => ctrl.rs2_abs[15].CLK
clk_i => ctrl.rs2_abs[16].CLK
clk_i => ctrl.rs2_abs[17].CLK
clk_i => ctrl.rs2_abs[18].CLK
clk_i => ctrl.rs2_abs[19].CLK
clk_i => ctrl.rs2_abs[20].CLK
clk_i => ctrl.rs2_abs[21].CLK
clk_i => ctrl.rs2_abs[22].CLK
clk_i => ctrl.rs2_abs[23].CLK
clk_i => ctrl.rs2_abs[24].CLK
clk_i => ctrl.rs2_abs[25].CLK
clk_i => ctrl.rs2_abs[26].CLK
clk_i => ctrl.rs2_abs[27].CLK
clk_i => ctrl.rs2_abs[28].CLK
clk_i => ctrl.rs2_abs[29].CLK
clk_i => ctrl.rs2_abs[30].CLK
clk_i => ctrl.rs2_abs[31].CLK
clk_i => ctrl.out_en.CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => div.sign_mod.ACLR
rstn_i => ctrl.rs2_abs[0].ACLR
rstn_i => ctrl.rs2_abs[1].ACLR
rstn_i => ctrl.rs2_abs[2].ACLR
rstn_i => ctrl.rs2_abs[3].ACLR
rstn_i => ctrl.rs2_abs[4].ACLR
rstn_i => ctrl.rs2_abs[5].ACLR
rstn_i => ctrl.rs2_abs[6].ACLR
rstn_i => ctrl.rs2_abs[7].ACLR
rstn_i => ctrl.rs2_abs[8].ACLR
rstn_i => ctrl.rs2_abs[9].ACLR
rstn_i => ctrl.rs2_abs[10].ACLR
rstn_i => ctrl.rs2_abs[11].ACLR
rstn_i => ctrl.rs2_abs[12].ACLR
rstn_i => ctrl.rs2_abs[13].ACLR
rstn_i => ctrl.rs2_abs[14].ACLR
rstn_i => ctrl.rs2_abs[15].ACLR
rstn_i => ctrl.rs2_abs[16].ACLR
rstn_i => ctrl.rs2_abs[17].ACLR
rstn_i => ctrl.rs2_abs[18].ACLR
rstn_i => ctrl.rs2_abs[19].ACLR
rstn_i => ctrl.rs2_abs[20].ACLR
rstn_i => ctrl.rs2_abs[21].ACLR
rstn_i => ctrl.rs2_abs[22].ACLR
rstn_i => ctrl.rs2_abs[23].ACLR
rstn_i => ctrl.rs2_abs[24].ACLR
rstn_i => ctrl.rs2_abs[25].ACLR
rstn_i => ctrl.rs2_abs[26].ACLR
rstn_i => ctrl.rs2_abs[27].ACLR
rstn_i => ctrl.rs2_abs[28].ACLR
rstn_i => ctrl.rs2_abs[29].ACLR
rstn_i => ctrl.rs2_abs[30].ACLR
rstn_i => ctrl.rs2_abs[31].ACLR
rstn_i => ctrl.out_en.ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.state~3.DATAIN
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => coprocessor_ctrl.IN1
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => ~NO_FANOUT~
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => Mux0.IN2
ctrl_i.ir_funct3[0] => Mux1.IN2
ctrl_i.ir_funct3[0] => Mux2.IN2
ctrl_i.ir_funct3[0] => Mux3.IN2
ctrl_i.ir_funct3[0] => Mux4.IN2
ctrl_i.ir_funct3[0] => Mux5.IN2
ctrl_i.ir_funct3[0] => Mux6.IN2
ctrl_i.ir_funct3[0] => Mux7.IN2
ctrl_i.ir_funct3[0] => Mux8.IN2
ctrl_i.ir_funct3[0] => Mux9.IN2
ctrl_i.ir_funct3[0] => Mux10.IN2
ctrl_i.ir_funct3[0] => Mux11.IN2
ctrl_i.ir_funct3[0] => Mux12.IN2
ctrl_i.ir_funct3[0] => Mux13.IN2
ctrl_i.ir_funct3[0] => Mux14.IN2
ctrl_i.ir_funct3[0] => Mux15.IN2
ctrl_i.ir_funct3[0] => Mux16.IN2
ctrl_i.ir_funct3[0] => Mux17.IN2
ctrl_i.ir_funct3[0] => Mux18.IN2
ctrl_i.ir_funct3[0] => Mux19.IN2
ctrl_i.ir_funct3[0] => Mux20.IN2
ctrl_i.ir_funct3[0] => Mux21.IN2
ctrl_i.ir_funct3[0] => Mux22.IN2
ctrl_i.ir_funct3[0] => Mux23.IN2
ctrl_i.ir_funct3[0] => Mux24.IN2
ctrl_i.ir_funct3[0] => Mux25.IN2
ctrl_i.ir_funct3[0] => Mux26.IN2
ctrl_i.ir_funct3[0] => Mux27.IN2
ctrl_i.ir_funct3[0] => Mux28.IN2
ctrl_i.ir_funct3[0] => Mux29.IN2
ctrl_i.ir_funct3[0] => Mux30.IN2
ctrl_i.ir_funct3[0] => Mux31.IN2
ctrl_i.ir_funct3[0] => Equal0.IN1
ctrl_i.ir_funct3[0] => Equal1.IN0
ctrl_i.ir_funct3[0] => Equal2.IN2
ctrl_i.ir_funct3[0] => Equal3.IN1
ctrl_i.ir_funct3[0] => Equal4.IN0
ctrl_i.ir_funct3[0] => Equal5.IN1
ctrl_i.ir_funct3[0] => Equal6.IN2
ctrl_i.ir_funct3[1] => Mux0.IN1
ctrl_i.ir_funct3[1] => Mux1.IN1
ctrl_i.ir_funct3[1] => Mux2.IN1
ctrl_i.ir_funct3[1] => Mux3.IN1
ctrl_i.ir_funct3[1] => Mux4.IN1
ctrl_i.ir_funct3[1] => Mux5.IN1
ctrl_i.ir_funct3[1] => Mux6.IN1
ctrl_i.ir_funct3[1] => Mux7.IN1
ctrl_i.ir_funct3[1] => Mux8.IN1
ctrl_i.ir_funct3[1] => Mux9.IN1
ctrl_i.ir_funct3[1] => Mux10.IN1
ctrl_i.ir_funct3[1] => Mux11.IN1
ctrl_i.ir_funct3[1] => Mux12.IN1
ctrl_i.ir_funct3[1] => Mux13.IN1
ctrl_i.ir_funct3[1] => Mux14.IN1
ctrl_i.ir_funct3[1] => Mux15.IN1
ctrl_i.ir_funct3[1] => Mux16.IN1
ctrl_i.ir_funct3[1] => Mux17.IN1
ctrl_i.ir_funct3[1] => Mux18.IN1
ctrl_i.ir_funct3[1] => Mux19.IN1
ctrl_i.ir_funct3[1] => Mux20.IN1
ctrl_i.ir_funct3[1] => Mux21.IN1
ctrl_i.ir_funct3[1] => Mux22.IN1
ctrl_i.ir_funct3[1] => Mux23.IN1
ctrl_i.ir_funct3[1] => Mux24.IN1
ctrl_i.ir_funct3[1] => Mux25.IN1
ctrl_i.ir_funct3[1] => Mux26.IN1
ctrl_i.ir_funct3[1] => Mux27.IN1
ctrl_i.ir_funct3[1] => Mux28.IN1
ctrl_i.ir_funct3[1] => Mux29.IN1
ctrl_i.ir_funct3[1] => Mux30.IN1
ctrl_i.ir_funct3[1] => Mux31.IN1
ctrl_i.ir_funct3[1] => Equal0.IN0
ctrl_i.ir_funct3[1] => Equal1.IN1
ctrl_i.ir_funct3[1] => Equal2.IN1
ctrl_i.ir_funct3[1] => Equal3.IN2
ctrl_i.ir_funct3[1] => Equal4.IN2
ctrl_i.ir_funct3[1] => Equal5.IN0
ctrl_i.ir_funct3[1] => Equal6.IN0
ctrl_i.ir_funct3[2] => div.start.IN0
ctrl_i.ir_funct3[2] => Mux0.IN0
ctrl_i.ir_funct3[2] => Mux1.IN0
ctrl_i.ir_funct3[2] => Mux2.IN0
ctrl_i.ir_funct3[2] => Mux3.IN0
ctrl_i.ir_funct3[2] => Mux4.IN0
ctrl_i.ir_funct3[2] => Mux5.IN0
ctrl_i.ir_funct3[2] => Mux6.IN0
ctrl_i.ir_funct3[2] => Mux7.IN0
ctrl_i.ir_funct3[2] => Mux8.IN0
ctrl_i.ir_funct3[2] => Mux9.IN0
ctrl_i.ir_funct3[2] => Mux10.IN0
ctrl_i.ir_funct3[2] => Mux11.IN0
ctrl_i.ir_funct3[2] => Mux12.IN0
ctrl_i.ir_funct3[2] => Mux13.IN0
ctrl_i.ir_funct3[2] => Mux14.IN0
ctrl_i.ir_funct3[2] => Mux15.IN0
ctrl_i.ir_funct3[2] => Mux16.IN0
ctrl_i.ir_funct3[2] => Mux17.IN0
ctrl_i.ir_funct3[2] => Mux18.IN0
ctrl_i.ir_funct3[2] => Mux19.IN0
ctrl_i.ir_funct3[2] => Mux20.IN0
ctrl_i.ir_funct3[2] => Mux21.IN0
ctrl_i.ir_funct3[2] => Mux22.IN0
ctrl_i.ir_funct3[2] => Mux23.IN0
ctrl_i.ir_funct3[2] => Mux24.IN0
ctrl_i.ir_funct3[2] => Mux25.IN0
ctrl_i.ir_funct3[2] => Mux26.IN0
ctrl_i.ir_funct3[2] => Mux27.IN0
ctrl_i.ir_funct3[2] => Mux28.IN0
ctrl_i.ir_funct3[2] => Mux29.IN0
ctrl_i.ir_funct3[2] => Mux30.IN0
ctrl_i.ir_funct3[2] => Mux31.IN0
ctrl_i.ir_funct3[2] => Equal2.IN0
ctrl_i.ir_funct3[2] => Equal3.IN0
ctrl_i.ir_funct3[2] => Equal4.IN1
ctrl_i.ir_funct3[2] => mul.start.IN0
ctrl_i.ir_funct3[2] => Equal5.IN2
ctrl_i.ir_funct3[2] => Equal6.IN1
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fencei => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req_wr => ~NO_FANOUT~
ctrl_i.lsu_req_rd => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_mux[0] => ~NO_FANOUT~
ctrl_i.rf_mux[1] => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs3[0] => ~NO_FANOUT~
ctrl_i.rf_rs3[1] => ~NO_FANOUT~
ctrl_i.rf_rs3[2] => ~NO_FANOUT~
ctrl_i.rf_rs3[3] => ~NO_FANOUT~
ctrl_i.rf_rs3[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => div.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => mul.start.IN1
start_i => div.start.IN1
rs1_i[0] => mul.DATAB
rs1_i[0] => div.DATAA
rs1_i[0] => Add4.IN31
rs1_i[1] => mul.DATAB
rs1_i[1] => div.DATAA
rs1_i[1] => Add4.IN30
rs1_i[2] => mul.DATAB
rs1_i[2] => div.DATAA
rs1_i[2] => Add4.IN29
rs1_i[3] => mul.DATAB
rs1_i[3] => div.DATAA
rs1_i[3] => Add4.IN28
rs1_i[4] => mul.DATAB
rs1_i[4] => div.DATAA
rs1_i[4] => Add4.IN27
rs1_i[5] => mul.DATAB
rs1_i[5] => div.DATAA
rs1_i[5] => Add4.IN26
rs1_i[6] => mul.DATAB
rs1_i[6] => div.DATAA
rs1_i[6] => Add4.IN25
rs1_i[7] => mul.DATAB
rs1_i[7] => div.DATAA
rs1_i[7] => Add4.IN24
rs1_i[8] => mul.DATAB
rs1_i[8] => div.DATAA
rs1_i[8] => Add4.IN23
rs1_i[9] => mul.DATAB
rs1_i[9] => div.DATAA
rs1_i[9] => Add4.IN22
rs1_i[10] => mul.DATAB
rs1_i[10] => div.DATAA
rs1_i[10] => Add4.IN21
rs1_i[11] => mul.DATAB
rs1_i[11] => div.DATAA
rs1_i[11] => Add4.IN20
rs1_i[12] => mul.DATAB
rs1_i[12] => div.DATAA
rs1_i[12] => Add4.IN19
rs1_i[13] => mul.DATAB
rs1_i[13] => div.DATAA
rs1_i[13] => Add4.IN18
rs1_i[14] => mul.DATAB
rs1_i[14] => div.DATAA
rs1_i[14] => Add4.IN17
rs1_i[15] => mul.DATAB
rs1_i[15] => div.DATAA
rs1_i[15] => Add4.IN16
rs1_i[16] => mul.DATAB
rs1_i[16] => div.DATAA
rs1_i[16] => Add4.IN15
rs1_i[17] => mul.DATAB
rs1_i[17] => div.DATAA
rs1_i[17] => Add4.IN14
rs1_i[18] => mul.DATAB
rs1_i[18] => div.DATAA
rs1_i[18] => Add4.IN13
rs1_i[19] => mul.DATAB
rs1_i[19] => div.DATAA
rs1_i[19] => Add4.IN12
rs1_i[20] => mul.DATAB
rs1_i[20] => div.DATAA
rs1_i[20] => Add4.IN11
rs1_i[21] => mul.DATAB
rs1_i[21] => div.DATAA
rs1_i[21] => Add4.IN10
rs1_i[22] => mul.DATAB
rs1_i[22] => div.DATAA
rs1_i[22] => Add4.IN9
rs1_i[23] => mul.DATAB
rs1_i[23] => div.DATAA
rs1_i[23] => Add4.IN8
rs1_i[24] => mul.DATAB
rs1_i[24] => div.DATAA
rs1_i[24] => Add4.IN7
rs1_i[25] => mul.DATAB
rs1_i[25] => div.DATAA
rs1_i[25] => Add4.IN6
rs1_i[26] => mul.DATAB
rs1_i[26] => div.DATAA
rs1_i[26] => Add4.IN5
rs1_i[27] => mul.DATAB
rs1_i[27] => div.DATAA
rs1_i[27] => Add4.IN4
rs1_i[28] => mul.DATAB
rs1_i[28] => div.DATAA
rs1_i[28] => Add4.IN3
rs1_i[29] => mul.DATAB
rs1_i[29] => div.DATAA
rs1_i[29] => Add4.IN2
rs1_i[30] => mul.DATAB
rs1_i[30] => div.DATAA
rs1_i[30] => Add4.IN1
rs1_i[31] => sign_mod.IN0
rs1_i[31] => div.DATAB
rs1_i[31] => mul.DATAB
rs1_i[31] => divider_core.IN1
rs1_i[31] => div.DATAA
rs1_i[31] => Add4.IN0
rs2_i[0] => tmp_v.IN1
rs2_i[0] => ctrl.DATAA
rs2_i[0] => Add3.IN33
rs2_i[0] => Add2.IN32
rs2_i[0] => Add0.IN31
rs2_i[1] => tmp_v.IN1
rs2_i[1] => ctrl.DATAA
rs2_i[1] => Add3.IN32
rs2_i[1] => Add2.IN31
rs2_i[1] => Add0.IN30
rs2_i[2] => tmp_v.IN1
rs2_i[2] => ctrl.DATAA
rs2_i[2] => Add3.IN31
rs2_i[2] => Add2.IN30
rs2_i[2] => Add0.IN29
rs2_i[3] => tmp_v.IN1
rs2_i[3] => ctrl.DATAA
rs2_i[3] => Add3.IN30
rs2_i[3] => Add2.IN29
rs2_i[3] => Add0.IN28
rs2_i[4] => tmp_v.IN1
rs2_i[4] => ctrl.DATAA
rs2_i[4] => Add3.IN29
rs2_i[4] => Add2.IN28
rs2_i[4] => Add0.IN27
rs2_i[5] => tmp_v.IN1
rs2_i[5] => ctrl.DATAA
rs2_i[5] => Add3.IN28
rs2_i[5] => Add2.IN27
rs2_i[5] => Add0.IN26
rs2_i[6] => tmp_v.IN1
rs2_i[6] => ctrl.DATAA
rs2_i[6] => Add3.IN27
rs2_i[6] => Add2.IN26
rs2_i[6] => Add0.IN25
rs2_i[7] => tmp_v.IN1
rs2_i[7] => ctrl.DATAA
rs2_i[7] => Add3.IN26
rs2_i[7] => Add2.IN25
rs2_i[7] => Add0.IN24
rs2_i[8] => tmp_v.IN1
rs2_i[8] => ctrl.DATAA
rs2_i[8] => Add3.IN25
rs2_i[8] => Add2.IN24
rs2_i[8] => Add0.IN23
rs2_i[9] => tmp_v.IN1
rs2_i[9] => ctrl.DATAA
rs2_i[9] => Add3.IN24
rs2_i[9] => Add2.IN23
rs2_i[9] => Add0.IN22
rs2_i[10] => tmp_v.IN1
rs2_i[10] => ctrl.DATAA
rs2_i[10] => Add3.IN23
rs2_i[10] => Add2.IN22
rs2_i[10] => Add0.IN21
rs2_i[11] => tmp_v.IN1
rs2_i[11] => ctrl.DATAA
rs2_i[11] => Add3.IN22
rs2_i[11] => Add2.IN21
rs2_i[11] => Add0.IN20
rs2_i[12] => tmp_v.IN1
rs2_i[12] => ctrl.DATAA
rs2_i[12] => Add3.IN21
rs2_i[12] => Add2.IN20
rs2_i[12] => Add0.IN19
rs2_i[13] => tmp_v.IN1
rs2_i[13] => ctrl.DATAA
rs2_i[13] => Add3.IN20
rs2_i[13] => Add2.IN19
rs2_i[13] => Add0.IN18
rs2_i[14] => tmp_v.IN1
rs2_i[14] => ctrl.DATAA
rs2_i[14] => Add3.IN19
rs2_i[14] => Add2.IN18
rs2_i[14] => Add0.IN17
rs2_i[15] => tmp_v.IN1
rs2_i[15] => ctrl.DATAA
rs2_i[15] => Add3.IN18
rs2_i[15] => Add2.IN17
rs2_i[15] => Add0.IN16
rs2_i[16] => tmp_v.IN1
rs2_i[16] => ctrl.DATAA
rs2_i[16] => Add3.IN17
rs2_i[16] => Add2.IN16
rs2_i[16] => Add0.IN15
rs2_i[17] => tmp_v.IN1
rs2_i[17] => ctrl.DATAA
rs2_i[17] => Add3.IN16
rs2_i[17] => Add2.IN15
rs2_i[17] => Add0.IN14
rs2_i[18] => tmp_v.IN1
rs2_i[18] => ctrl.DATAA
rs2_i[18] => Add3.IN15
rs2_i[18] => Add2.IN14
rs2_i[18] => Add0.IN13
rs2_i[19] => tmp_v.IN1
rs2_i[19] => ctrl.DATAA
rs2_i[19] => Add3.IN14
rs2_i[19] => Add2.IN13
rs2_i[19] => Add0.IN12
rs2_i[20] => tmp_v.IN1
rs2_i[20] => ctrl.DATAA
rs2_i[20] => Add3.IN13
rs2_i[20] => Add2.IN12
rs2_i[20] => Add0.IN11
rs2_i[21] => tmp_v.IN1
rs2_i[21] => ctrl.DATAA
rs2_i[21] => Add3.IN12
rs2_i[21] => Add2.IN11
rs2_i[21] => Add0.IN10
rs2_i[22] => tmp_v.IN1
rs2_i[22] => ctrl.DATAA
rs2_i[22] => Add3.IN11
rs2_i[22] => Add2.IN10
rs2_i[22] => Add0.IN9
rs2_i[23] => tmp_v.IN1
rs2_i[23] => ctrl.DATAA
rs2_i[23] => Add3.IN10
rs2_i[23] => Add2.IN9
rs2_i[23] => Add0.IN8
rs2_i[24] => tmp_v.IN1
rs2_i[24] => ctrl.DATAA
rs2_i[24] => Add3.IN9
rs2_i[24] => Add2.IN8
rs2_i[24] => Add0.IN7
rs2_i[25] => tmp_v.IN1
rs2_i[25] => ctrl.DATAA
rs2_i[25] => Add3.IN8
rs2_i[25] => Add2.IN7
rs2_i[25] => Add0.IN6
rs2_i[26] => tmp_v.IN1
rs2_i[26] => ctrl.DATAA
rs2_i[26] => Add3.IN7
rs2_i[26] => Add2.IN6
rs2_i[26] => Add0.IN5
rs2_i[27] => tmp_v.IN1
rs2_i[27] => ctrl.DATAA
rs2_i[27] => Add3.IN6
rs2_i[27] => Add2.IN5
rs2_i[27] => Add0.IN4
rs2_i[28] => tmp_v.IN1
rs2_i[28] => ctrl.DATAA
rs2_i[28] => Add3.IN5
rs2_i[28] => Add2.IN4
rs2_i[28] => Add0.IN3
rs2_i[29] => tmp_v.IN1
rs2_i[29] => ctrl.DATAA
rs2_i[29] => Add3.IN4
rs2_i[29] => Add2.IN3
rs2_i[29] => Add0.IN2
rs2_i[30] => tmp_v.IN0
rs2_i[30] => ctrl.DATAA
rs2_i[30] => Add3.IN3
rs2_i[30] => Add2.IN2
rs2_i[30] => Add0.IN1
rs2_i[31] => sign_mod.IN1
rs2_i[31] => tmp_v.IN1
rs2_i[31] => coprocessor_ctrl.IN1
rs2_i[31] => ctrl.DATAA
rs2_i[31] => Add3.IN2
rs2_i[31] => Add2.IN1
rs2_i[31] => Add0.IN0
res_o[0] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst
clk_i => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.clk_i
clk_i => fflags[0].CLK
clk_i => fflags[1].CLK
clk_i => fflags[2].CLK
clk_i => fflags[3].CLK
clk_i => fflags[4].CLK
clk_i => res_o[0]~reg0.CLK
clk_i => res_o[1]~reg0.CLK
clk_i => res_o[2]~reg0.CLK
clk_i => res_o[3]~reg0.CLK
clk_i => res_o[4]~reg0.CLK
clk_i => res_o[5]~reg0.CLK
clk_i => res_o[6]~reg0.CLK
clk_i => res_o[7]~reg0.CLK
clk_i => res_o[8]~reg0.CLK
clk_i => res_o[9]~reg0.CLK
clk_i => res_o[10]~reg0.CLK
clk_i => res_o[11]~reg0.CLK
clk_i => res_o[12]~reg0.CLK
clk_i => res_o[13]~reg0.CLK
clk_i => res_o[14]~reg0.CLK
clk_i => res_o[15]~reg0.CLK
clk_i => res_o[16]~reg0.CLK
clk_i => res_o[17]~reg0.CLK
clk_i => res_o[18]~reg0.CLK
clk_i => res_o[19]~reg0.CLK
clk_i => res_o[20]~reg0.CLK
clk_i => res_o[21]~reg0.CLK
clk_i => res_o[22]~reg0.CLK
clk_i => res_o[23]~reg0.CLK
clk_i => res_o[24]~reg0.CLK
clk_i => res_o[25]~reg0.CLK
clk_i => res_o[26]~reg0.CLK
clk_i => res_o[27]~reg0.CLK
clk_i => res_o[28]~reg0.CLK
clk_i => res_o[29]~reg0.CLK
clk_i => res_o[30]~reg0.CLK
clk_i => res_o[31]~reg0.CLK
clk_i => addsub.res_class[0].CLK
clk_i => addsub.res_class[1].CLK
clk_i => addsub.res_class[2].CLK
clk_i => addsub.res_class[3].CLK
clk_i => addsub.res_class[4].CLK
clk_i => addsub.res_class[5].CLK
clk_i => addsub.res_class[6].CLK
clk_i => addsub.res_class[7].CLK
clk_i => addsub.res_class[8].CLK
clk_i => addsub.res_class[9].CLK
clk_i => addsub.latency[0].CLK
clk_i => addsub.latency[1].CLK
clk_i => addsub.latency[2].CLK
clk_i => addsub.latency[3].CLK
clk_i => addsub.latency[4].CLK
clk_i => addsub.flags[0].CLK
clk_i => addsub.res_sign.CLK
clk_i => addsub.add_stage[0].CLK
clk_i => addsub.add_stage[1].CLK
clk_i => addsub.add_stage[2].CLK
clk_i => addsub.add_stage[3].CLK
clk_i => addsub.add_stage[4].CLK
clk_i => addsub.add_stage[5].CLK
clk_i => addsub.add_stage[6].CLK
clk_i => addsub.add_stage[7].CLK
clk_i => addsub.add_stage[8].CLK
clk_i => addsub.add_stage[9].CLK
clk_i => addsub.add_stage[10].CLK
clk_i => addsub.add_stage[11].CLK
clk_i => addsub.add_stage[12].CLK
clk_i => addsub.add_stage[13].CLK
clk_i => addsub.add_stage[14].CLK
clk_i => addsub.add_stage[15].CLK
clk_i => addsub.add_stage[16].CLK
clk_i => addsub.add_stage[17].CLK
clk_i => addsub.add_stage[18].CLK
clk_i => addsub.add_stage[19].CLK
clk_i => addsub.add_stage[20].CLK
clk_i => addsub.add_stage[21].CLK
clk_i => addsub.add_stage[22].CLK
clk_i => addsub.add_stage[23].CLK
clk_i => addsub.add_stage[24].CLK
clk_i => addsub.add_stage[25].CLK
clk_i => addsub.add_stage[26].CLK
clk_i => addsub.add_stage[27].CLK
clk_i => addsub.man_comp.CLK
clk_i => addsub.exp_cnt[0].CLK
clk_i => addsub.exp_cnt[1].CLK
clk_i => addsub.exp_cnt[2].CLK
clk_i => addsub.exp_cnt[3].CLK
clk_i => addsub.exp_cnt[4].CLK
clk_i => addsub.exp_cnt[5].CLK
clk_i => addsub.exp_cnt[6].CLK
clk_i => addsub.exp_cnt[7].CLK
clk_i => addsub.exp_cnt[8].CLK
clk_i => addsub.man_s_ext.CLK
clk_i => addsub.man_r_ext.CLK
clk_i => addsub.man_g_ext.CLK
clk_i => addsub.man_sreg[0].CLK
clk_i => addsub.man_sreg[1].CLK
clk_i => addsub.man_sreg[2].CLK
clk_i => addsub.man_sreg[3].CLK
clk_i => addsub.man_sreg[4].CLK
clk_i => addsub.man_sreg[5].CLK
clk_i => addsub.man_sreg[6].CLK
clk_i => addsub.man_sreg[7].CLK
clk_i => addsub.man_sreg[8].CLK
clk_i => addsub.man_sreg[9].CLK
clk_i => addsub.man_sreg[10].CLK
clk_i => addsub.man_sreg[11].CLK
clk_i => addsub.man_sreg[12].CLK
clk_i => addsub.man_sreg[13].CLK
clk_i => addsub.man_sreg[14].CLK
clk_i => addsub.man_sreg[15].CLK
clk_i => addsub.man_sreg[16].CLK
clk_i => addsub.man_sreg[17].CLK
clk_i => addsub.man_sreg[18].CLK
clk_i => addsub.man_sreg[19].CLK
clk_i => addsub.man_sreg[20].CLK
clk_i => addsub.man_sreg[21].CLK
clk_i => addsub.man_sreg[22].CLK
clk_i => addsub.man_sreg[23].CLK
clk_i => addsub.exp_comp[0].CLK
clk_i => addsub.exp_comp[1].CLK
clk_i => multiplier.res_class[0].CLK
clk_i => multiplier.res_class[1].CLK
clk_i => multiplier.res_class[2].CLK
clk_i => multiplier.res_class[3].CLK
clk_i => multiplier.res_class[4].CLK
clk_i => multiplier.res_class[5].CLK
clk_i => multiplier.res_class[6].CLK
clk_i => multiplier.res_class[7].CLK
clk_i => multiplier.res_class[8].CLK
clk_i => multiplier.res_class[9].CLK
clk_i => multiplier.latency[0].CLK
clk_i => multiplier.latency[1].CLK
clk_i => multiplier.latency[2].CLK
clk_i => multiplier.flags[0].CLK
clk_i => multiplier.flags[2].CLK
clk_i => multiplier.flags[3].CLK
clk_i => multiplier.exp_res[0].CLK
clk_i => multiplier.exp_res[1].CLK
clk_i => multiplier.exp_res[2].CLK
clk_i => multiplier.exp_res[3].CLK
clk_i => multiplier.exp_res[4].CLK
clk_i => multiplier.exp_res[5].CLK
clk_i => multiplier.exp_res[6].CLK
clk_i => multiplier.exp_res[7].CLK
clk_i => multiplier.exp_res[8].CLK
clk_i => multiplier.exp_res[9].CLK
clk_i => multiplier.product[0].CLK
clk_i => multiplier.product[1].CLK
clk_i => multiplier.product[2].CLK
clk_i => multiplier.product[3].CLK
clk_i => multiplier.product[4].CLK
clk_i => multiplier.product[5].CLK
clk_i => multiplier.product[6].CLK
clk_i => multiplier.product[7].CLK
clk_i => multiplier.product[8].CLK
clk_i => multiplier.product[9].CLK
clk_i => multiplier.product[10].CLK
clk_i => multiplier.product[11].CLK
clk_i => multiplier.product[12].CLK
clk_i => multiplier.product[13].CLK
clk_i => multiplier.product[14].CLK
clk_i => multiplier.product[15].CLK
clk_i => multiplier.product[16].CLK
clk_i => multiplier.product[17].CLK
clk_i => multiplier.product[18].CLK
clk_i => multiplier.product[19].CLK
clk_i => multiplier.product[20].CLK
clk_i => multiplier.product[21].CLK
clk_i => multiplier.product[22].CLK
clk_i => multiplier.product[23].CLK
clk_i => multiplier.product[24].CLK
clk_i => multiplier.product[25].CLK
clk_i => multiplier.product[26].CLK
clk_i => multiplier.product[27].CLK
clk_i => multiplier.product[28].CLK
clk_i => multiplier.product[29].CLK
clk_i => multiplier.product[30].CLK
clk_i => multiplier.product[31].CLK
clk_i => multiplier.product[32].CLK
clk_i => multiplier.product[33].CLK
clk_i => multiplier.product[34].CLK
clk_i => multiplier.product[35].CLK
clk_i => multiplier.product[36].CLK
clk_i => multiplier.product[37].CLK
clk_i => multiplier.product[38].CLK
clk_i => multiplier.product[39].CLK
clk_i => multiplier.product[40].CLK
clk_i => multiplier.product[41].CLK
clk_i => multiplier.product[42].CLK
clk_i => multiplier.product[43].CLK
clk_i => multiplier.product[44].CLK
clk_i => multiplier.product[45].CLK
clk_i => multiplier.product[46].CLK
clk_i => multiplier.product[47].CLK
clk_i => multiplier.sign.CLK
clk_i => multiplier.buf_ff[0].CLK
clk_i => multiplier.buf_ff[1].CLK
clk_i => multiplier.buf_ff[2].CLK
clk_i => multiplier.buf_ff[3].CLK
clk_i => multiplier.buf_ff[4].CLK
clk_i => multiplier.buf_ff[5].CLK
clk_i => multiplier.buf_ff[6].CLK
clk_i => multiplier.buf_ff[7].CLK
clk_i => multiplier.buf_ff[8].CLK
clk_i => multiplier.buf_ff[9].CLK
clk_i => multiplier.buf_ff[10].CLK
clk_i => multiplier.buf_ff[11].CLK
clk_i => multiplier.buf_ff[12].CLK
clk_i => multiplier.buf_ff[13].CLK
clk_i => multiplier.buf_ff[14].CLK
clk_i => multiplier.buf_ff[15].CLK
clk_i => multiplier.buf_ff[16].CLK
clk_i => multiplier.buf_ff[17].CLK
clk_i => multiplier.buf_ff[18].CLK
clk_i => multiplier.buf_ff[19].CLK
clk_i => multiplier.buf_ff[20].CLK
clk_i => multiplier.buf_ff[21].CLK
clk_i => multiplier.buf_ff[22].CLK
clk_i => multiplier.buf_ff[23].CLK
clk_i => multiplier.buf_ff[24].CLK
clk_i => multiplier.buf_ff[25].CLK
clk_i => multiplier.buf_ff[26].CLK
clk_i => multiplier.buf_ff[27].CLK
clk_i => multiplier.buf_ff[28].CLK
clk_i => multiplier.buf_ff[29].CLK
clk_i => multiplier.buf_ff[30].CLK
clk_i => multiplier.buf_ff[31].CLK
clk_i => multiplier.buf_ff[32].CLK
clk_i => multiplier.buf_ff[33].CLK
clk_i => multiplier.buf_ff[34].CLK
clk_i => multiplier.buf_ff[35].CLK
clk_i => multiplier.buf_ff[36].CLK
clk_i => multiplier.buf_ff[37].CLK
clk_i => multiplier.buf_ff[38].CLK
clk_i => multiplier.buf_ff[39].CLK
clk_i => multiplier.buf_ff[40].CLK
clk_i => multiplier.buf_ff[41].CLK
clk_i => multiplier.buf_ff[42].CLK
clk_i => multiplier.buf_ff[43].CLK
clk_i => multiplier.buf_ff[44].CLK
clk_i => multiplier.buf_ff[45].CLK
clk_i => multiplier.buf_ff[46].CLK
clk_i => multiplier.buf_ff[47].CLK
clk_i => multiplier.opb[0].CLK
clk_i => multiplier.opb[1].CLK
clk_i => multiplier.opb[2].CLK
clk_i => multiplier.opb[3].CLK
clk_i => multiplier.opb[4].CLK
clk_i => multiplier.opb[5].CLK
clk_i => multiplier.opb[6].CLK
clk_i => multiplier.opb[7].CLK
clk_i => multiplier.opb[8].CLK
clk_i => multiplier.opb[9].CLK
clk_i => multiplier.opb[10].CLK
clk_i => multiplier.opb[11].CLK
clk_i => multiplier.opb[12].CLK
clk_i => multiplier.opb[13].CLK
clk_i => multiplier.opb[14].CLK
clk_i => multiplier.opb[15].CLK
clk_i => multiplier.opb[16].CLK
clk_i => multiplier.opb[17].CLK
clk_i => multiplier.opb[18].CLK
clk_i => multiplier.opb[19].CLK
clk_i => multiplier.opb[20].CLK
clk_i => multiplier.opb[21].CLK
clk_i => multiplier.opb[22].CLK
clk_i => multiplier.opb[23].CLK
clk_i => multiplier.opa[0].CLK
clk_i => multiplier.opa[1].CLK
clk_i => multiplier.opa[2].CLK
clk_i => multiplier.opa[3].CLK
clk_i => multiplier.opa[4].CLK
clk_i => multiplier.opa[5].CLK
clk_i => multiplier.opa[6].CLK
clk_i => multiplier.opa[7].CLK
clk_i => multiplier.opa[8].CLK
clk_i => multiplier.opa[9].CLK
clk_i => multiplier.opa[10].CLK
clk_i => multiplier.opa[11].CLK
clk_i => multiplier.opa[12].CLK
clk_i => multiplier.opa[13].CLK
clk_i => multiplier.opa[14].CLK
clk_i => multiplier.opa[15].CLK
clk_i => multiplier.opa[16].CLK
clk_i => multiplier.opa[17].CLK
clk_i => multiplier.opa[18].CLK
clk_i => multiplier.opa[19].CLK
clk_i => multiplier.opa[20].CLK
clk_i => multiplier.opa[21].CLK
clk_i => multiplier.opa[22].CLK
clk_i => multiplier.opa[23].CLK
clk_i => fu_conv_i2f.done.CLK
clk_i => fu_conv_i2f.sign.CLK
clk_i => fu_conv_i2f.result[0].CLK
clk_i => fu_conv_i2f.result[1].CLK
clk_i => fu_conv_i2f.result[2].CLK
clk_i => fu_conv_i2f.result[3].CLK
clk_i => fu_conv_i2f.result[4].CLK
clk_i => fu_conv_i2f.result[5].CLK
clk_i => fu_conv_i2f.result[6].CLK
clk_i => fu_conv_i2f.result[7].CLK
clk_i => fu_conv_i2f.result[8].CLK
clk_i => fu_conv_i2f.result[9].CLK
clk_i => fu_conv_i2f.result[10].CLK
clk_i => fu_conv_i2f.result[11].CLK
clk_i => fu_conv_i2f.result[12].CLK
clk_i => fu_conv_i2f.result[13].CLK
clk_i => fu_conv_i2f.result[14].CLK
clk_i => fu_conv_i2f.result[15].CLK
clk_i => fu_conv_i2f.result[16].CLK
clk_i => fu_conv_i2f.result[17].CLK
clk_i => fu_conv_i2f.result[18].CLK
clk_i => fu_conv_i2f.result[19].CLK
clk_i => fu_conv_i2f.result[20].CLK
clk_i => fu_conv_i2f.result[21].CLK
clk_i => fu_conv_i2f.result[22].CLK
clk_i => fu_conv_i2f.result[23].CLK
clk_i => fu_conv_i2f.result[24].CLK
clk_i => fu_conv_i2f.result[25].CLK
clk_i => fu_conv_i2f.result[26].CLK
clk_i => fu_conv_i2f.result[27].CLK
clk_i => fu_conv_i2f.result[28].CLK
clk_i => fu_conv_i2f.result[29].CLK
clk_i => fu_conv_i2f.result[30].CLK
clk_i => fu_conv_i2f.result[31].CLK
clk_i => fu_min_max.done.CLK
clk_i => fu_compare.done.CLK
clk_i => comp_less_ff.CLK
clk_i => comp_equal_ff.CLK
clk_i => cmp_ff[0].CLK
clk_i => cmp_ff[1].CLK
clk_i => funct_ff[0].CLK
clk_i => funct_ff[1].CLK
clk_i => funct_ff[2].CLK
clk_i => fpu_operands.frm[0].CLK
clk_i => fpu_operands.frm[1].CLK
clk_i => fpu_operands.frm[2].CLK
clk_i => fpu_operands.rs2_class[0].CLK
clk_i => fpu_operands.rs2_class[1].CLK
clk_i => fpu_operands.rs2_class[2].CLK
clk_i => fpu_operands.rs2_class[3].CLK
clk_i => fpu_operands.rs2_class[4].CLK
clk_i => fpu_operands.rs2_class[5].CLK
clk_i => fpu_operands.rs2_class[6].CLK
clk_i => fpu_operands.rs2_class[7].CLK
clk_i => fpu_operands.rs2_class[8].CLK
clk_i => fpu_operands.rs2_class[9].CLK
clk_i => fpu_operands.rs2[0].CLK
clk_i => fpu_operands.rs2[1].CLK
clk_i => fpu_operands.rs2[2].CLK
clk_i => fpu_operands.rs2[3].CLK
clk_i => fpu_operands.rs2[4].CLK
clk_i => fpu_operands.rs2[5].CLK
clk_i => fpu_operands.rs2[6].CLK
clk_i => fpu_operands.rs2[7].CLK
clk_i => fpu_operands.rs2[8].CLK
clk_i => fpu_operands.rs2[9].CLK
clk_i => fpu_operands.rs2[10].CLK
clk_i => fpu_operands.rs2[11].CLK
clk_i => fpu_operands.rs2[12].CLK
clk_i => fpu_operands.rs2[13].CLK
clk_i => fpu_operands.rs2[14].CLK
clk_i => fpu_operands.rs2[15].CLK
clk_i => fpu_operands.rs2[16].CLK
clk_i => fpu_operands.rs2[17].CLK
clk_i => fpu_operands.rs2[18].CLK
clk_i => fpu_operands.rs2[19].CLK
clk_i => fpu_operands.rs2[20].CLK
clk_i => fpu_operands.rs2[21].CLK
clk_i => fpu_operands.rs2[22].CLK
clk_i => fpu_operands.rs2[23].CLK
clk_i => fpu_operands.rs2[24].CLK
clk_i => fpu_operands.rs2[25].CLK
clk_i => fpu_operands.rs2[26].CLK
clk_i => fpu_operands.rs2[27].CLK
clk_i => fpu_operands.rs2[28].CLK
clk_i => fpu_operands.rs2[29].CLK
clk_i => fpu_operands.rs2[30].CLK
clk_i => fpu_operands.rs2[31].CLK
clk_i => fpu_operands.rs1_class[0].CLK
clk_i => fpu_operands.rs1_class[1].CLK
clk_i => fpu_operands.rs1_class[2].CLK
clk_i => fpu_operands.rs1_class[3].CLK
clk_i => fpu_operands.rs1_class[4].CLK
clk_i => fpu_operands.rs1_class[5].CLK
clk_i => fpu_operands.rs1_class[6].CLK
clk_i => fpu_operands.rs1_class[7].CLK
clk_i => fpu_operands.rs1_class[8].CLK
clk_i => fpu_operands.rs1_class[9].CLK
clk_i => fpu_operands.rs1[0].CLK
clk_i => fpu_operands.rs1[1].CLK
clk_i => fpu_operands.rs1[2].CLK
clk_i => fpu_operands.rs1[3].CLK
clk_i => fpu_operands.rs1[4].CLK
clk_i => fpu_operands.rs1[5].CLK
clk_i => fpu_operands.rs1[6].CLK
clk_i => fpu_operands.rs1[7].CLK
clk_i => fpu_operands.rs1[8].CLK
clk_i => fpu_operands.rs1[9].CLK
clk_i => fpu_operands.rs1[10].CLK
clk_i => fpu_operands.rs1[11].CLK
clk_i => fpu_operands.rs1[12].CLK
clk_i => fpu_operands.rs1[13].CLK
clk_i => fpu_operands.rs1[14].CLK
clk_i => fpu_operands.rs1[15].CLK
clk_i => fpu_operands.rs1[16].CLK
clk_i => fpu_operands.rs1[17].CLK
clk_i => fpu_operands.rs1[18].CLK
clk_i => fpu_operands.rs1[19].CLK
clk_i => fpu_operands.rs1[20].CLK
clk_i => fpu_operands.rs1[21].CLK
clk_i => fpu_operands.rs1[22].CLK
clk_i => fpu_operands.rs1[23].CLK
clk_i => fpu_operands.rs1[24].CLK
clk_i => fpu_operands.rs1[25].CLK
clk_i => fpu_operands.rs1[26].CLK
clk_i => fpu_operands.rs1[27].CLK
clk_i => fpu_operands.rs1[28].CLK
clk_i => fpu_operands.rs1[29].CLK
clk_i => fpu_operands.rs1[30].CLK
clk_i => fpu_operands.rs1[31].CLK
clk_i => ctrl_engine.valid.CLK
clk_i => ctrl_engine.start.CLK
clk_i => ctrl_engine.state.CLK
clk_i => csr_fflags[0].CLK
clk_i => csr_fflags[1].CLK
clk_i => csr_fflags[2].CLK
clk_i => csr_fflags[3].CLK
clk_i => csr_fflags[4].CLK
clk_i => csr_frm[0].CLK
clk_i => csr_frm[1].CLK
clk_i => csr_frm[2].CLK
clk_i => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.clk_i
rstn_i => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.rstn_i
rstn_i => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.rstn_i
rstn_i => cmp_ff[0].ACLR
rstn_i => cmp_ff[1].ACLR
rstn_i => funct_ff[0].ACLR
rstn_i => funct_ff[1].ACLR
rstn_i => funct_ff[2].ACLR
rstn_i => fpu_operands.frm[0].ACLR
rstn_i => fpu_operands.frm[1].ACLR
rstn_i => fpu_operands.frm[2].ACLR
rstn_i => fpu_operands.rs2_class[0].ACLR
rstn_i => fpu_operands.rs2_class[1].ACLR
rstn_i => fpu_operands.rs2_class[2].ACLR
rstn_i => fpu_operands.rs2_class[3].ACLR
rstn_i => fpu_operands.rs2_class[4].ACLR
rstn_i => fpu_operands.rs2_class[5].ACLR
rstn_i => fpu_operands.rs2_class[6].ACLR
rstn_i => fpu_operands.rs2_class[7].ACLR
rstn_i => fpu_operands.rs2_class[8].ACLR
rstn_i => fpu_operands.rs2_class[9].ACLR
rstn_i => fpu_operands.rs2[0].ACLR
rstn_i => fpu_operands.rs2[1].ACLR
rstn_i => fpu_operands.rs2[2].ACLR
rstn_i => fpu_operands.rs2[3].ACLR
rstn_i => fpu_operands.rs2[4].ACLR
rstn_i => fpu_operands.rs2[5].ACLR
rstn_i => fpu_operands.rs2[6].ACLR
rstn_i => fpu_operands.rs2[7].ACLR
rstn_i => fpu_operands.rs2[8].ACLR
rstn_i => fpu_operands.rs2[9].ACLR
rstn_i => fpu_operands.rs2[10].ACLR
rstn_i => fpu_operands.rs2[11].ACLR
rstn_i => fpu_operands.rs2[12].ACLR
rstn_i => fpu_operands.rs2[13].ACLR
rstn_i => fpu_operands.rs2[14].ACLR
rstn_i => fpu_operands.rs2[15].ACLR
rstn_i => fpu_operands.rs2[16].ACLR
rstn_i => fpu_operands.rs2[17].ACLR
rstn_i => fpu_operands.rs2[18].ACLR
rstn_i => fpu_operands.rs2[19].ACLR
rstn_i => fpu_operands.rs2[20].ACLR
rstn_i => fpu_operands.rs2[21].ACLR
rstn_i => fpu_operands.rs2[22].ACLR
rstn_i => fpu_operands.rs2[23].ACLR
rstn_i => fpu_operands.rs2[24].ACLR
rstn_i => fpu_operands.rs2[25].ACLR
rstn_i => fpu_operands.rs2[26].ACLR
rstn_i => fpu_operands.rs2[27].ACLR
rstn_i => fpu_operands.rs2[28].ACLR
rstn_i => fpu_operands.rs2[29].ACLR
rstn_i => fpu_operands.rs2[30].ACLR
rstn_i => fpu_operands.rs2[31].ACLR
rstn_i => fpu_operands.rs1_class[0].ACLR
rstn_i => fpu_operands.rs1_class[1].ACLR
rstn_i => fpu_operands.rs1_class[2].ACLR
rstn_i => fpu_operands.rs1_class[3].ACLR
rstn_i => fpu_operands.rs1_class[4].ACLR
rstn_i => fpu_operands.rs1_class[5].ACLR
rstn_i => fpu_operands.rs1_class[6].ACLR
rstn_i => fpu_operands.rs1_class[7].ACLR
rstn_i => fpu_operands.rs1_class[8].ACLR
rstn_i => fpu_operands.rs1_class[9].ACLR
rstn_i => fpu_operands.rs1[0].ACLR
rstn_i => fpu_operands.rs1[1].ACLR
rstn_i => fpu_operands.rs1[2].ACLR
rstn_i => fpu_operands.rs1[3].ACLR
rstn_i => fpu_operands.rs1[4].ACLR
rstn_i => fpu_operands.rs1[5].ACLR
rstn_i => fpu_operands.rs1[6].ACLR
rstn_i => fpu_operands.rs1[7].ACLR
rstn_i => fpu_operands.rs1[8].ACLR
rstn_i => fpu_operands.rs1[9].ACLR
rstn_i => fpu_operands.rs1[10].ACLR
rstn_i => fpu_operands.rs1[11].ACLR
rstn_i => fpu_operands.rs1[12].ACLR
rstn_i => fpu_operands.rs1[13].ACLR
rstn_i => fpu_operands.rs1[14].ACLR
rstn_i => fpu_operands.rs1[15].ACLR
rstn_i => fpu_operands.rs1[16].ACLR
rstn_i => fpu_operands.rs1[17].ACLR
rstn_i => fpu_operands.rs1[18].ACLR
rstn_i => fpu_operands.rs1[19].ACLR
rstn_i => fpu_operands.rs1[20].ACLR
rstn_i => fpu_operands.rs1[21].ACLR
rstn_i => fpu_operands.rs1[22].ACLR
rstn_i => fpu_operands.rs1[23].ACLR
rstn_i => fpu_operands.rs1[24].ACLR
rstn_i => fpu_operands.rs1[25].ACLR
rstn_i => fpu_operands.rs1[26].ACLR
rstn_i => fpu_operands.rs1[27].ACLR
rstn_i => fpu_operands.rs1[28].ACLR
rstn_i => fpu_operands.rs1[29].ACLR
rstn_i => fpu_operands.rs1[30].ACLR
rstn_i => fpu_operands.rs1[31].ACLR
rstn_i => ctrl_engine.valid.ACLR
rstn_i => ctrl_engine.start.ACLR
rstn_i => ctrl_engine.state.ACLR
rstn_i => csr_fflags[0].ACLR
rstn_i => csr_fflags[1].ACLR
rstn_i => csr_fflags[2].ACLR
rstn_i => csr_fflags[3].ACLR
rstn_i => csr_fflags[4].ACLR
rstn_i => csr_frm[0].ACLR
rstn_i => csr_frm[1].ACLR
rstn_i => csr_frm[2].ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => control_engine_fsm.IN1
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.abort_i
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.abort_i
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.funct_i
ctrl_i.ir_funct12[0] => convert_i2f.IN0
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => adder_subtractor_core.IN1
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => Equal7.IN1
ctrl_i.ir_funct12[7] => Equal8.IN2
ctrl_i.ir_funct12[7] => Equal9.IN1
ctrl_i.ir_funct12[7] => Equal10.IN2
ctrl_i.ir_funct12[7] => Equal11.IN3
ctrl_i.ir_funct12[7] => Equal12.IN4
ctrl_i.ir_funct12[7] => Equal14.IN3
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[8] => Equal7.IN0
ctrl_i.ir_funct12[8] => Equal8.IN1
ctrl_i.ir_funct12[8] => Equal9.IN4
ctrl_i.ir_funct12[8] => Equal10.IN1
ctrl_i.ir_funct12[8] => Equal11.IN2
ctrl_i.ir_funct12[8] => Equal12.IN2
ctrl_i.ir_funct12[8] => Equal13.IN3
ctrl_i.ir_funct12[8] => Equal14.IN4
ctrl_i.ir_funct12[9] => Equal7.IN4
ctrl_i.ir_funct12[9] => Equal8.IN4
ctrl_i.ir_funct12[9] => Equal9.IN0
ctrl_i.ir_funct12[9] => Equal10.IN0
ctrl_i.ir_funct12[9] => Equal11.IN4
ctrl_i.ir_funct12[9] => Equal12.IN3
ctrl_i.ir_funct12[9] => Equal13.IN2
ctrl_i.ir_funct12[9] => Equal14.IN2
ctrl_i.ir_funct12[10] => Equal7.IN3
ctrl_i.ir_funct12[10] => Equal8.IN0
ctrl_i.ir_funct12[10] => Equal9.IN3
ctrl_i.ir_funct12[10] => Equal10.IN4
ctrl_i.ir_funct12[10] => Equal11.IN1
ctrl_i.ir_funct12[10] => Equal12.IN1
ctrl_i.ir_funct12[10] => Equal13.IN1
ctrl_i.ir_funct12[10] => Equal14.IN1
ctrl_i.ir_funct12[11] => Equal7.IN2
ctrl_i.ir_funct12[11] => Equal8.IN3
ctrl_i.ir_funct12[11] => Equal9.IN2
ctrl_i.ir_funct12[11] => Equal10.IN3
ctrl_i.ir_funct12[11] => Equal11.IN0
ctrl_i.ir_funct12[11] => Equal12.IN0
ctrl_i.ir_funct12[11] => Equal13.IN0
ctrl_i.ir_funct12[11] => Equal14.IN0
ctrl_i.ir_funct3[0] => fpu_operands.DATAA
ctrl_i.ir_funct3[0] => Mux1.IN5
ctrl_i.ir_funct3[0] => cond_v.IN1
ctrl_i.ir_funct3[0] => \min_max_select:cond_v[0].DATAB
ctrl_i.ir_funct3[0] => Mux34.IN3
ctrl_i.ir_funct3[0] => Equal17.IN2
ctrl_i.ir_funct3[0] => cond_v.DATAB
ctrl_i.ir_funct3[1] => fpu_operands.DATAA
ctrl_i.ir_funct3[1] => Mux1.IN4
ctrl_i.ir_funct3[1] => Mux34.IN2
ctrl_i.ir_funct3[1] => Equal17.IN1
ctrl_i.ir_funct3[2] => Equal17.IN0
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fencei => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req_wr => ~NO_FANOUT~
ctrl_i.lsu_req_rd => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_mux[0] => ~NO_FANOUT~
ctrl_i.rf_mux[1] => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs3[0] => ~NO_FANOUT~
ctrl_i.rf_rs3[1] => ~NO_FANOUT~
ctrl_i.rf_rs3[2] => ~NO_FANOUT~
ctrl_i.rf_rs3[3] => ~NO_FANOUT~
ctrl_i.rf_rs3[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => fpu_operands.OUTPUTSELECT
start_i => ctrl_engine.OUTPUTSELECT
start_i => ctrl_engine.DATAB
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_frm[2].ENA
csr_we_i => csr_frm[1].ENA
csr_we_i => csr_frm[0].ENA
csr_addr_i[0] => Equal4.IN23
csr_addr_i[0] => Equal5.IN23
csr_addr_i[0] => Equal6.IN23
csr_addr_i[0] => Equal1.IN1
csr_addr_i[0] => Equal2.IN0
csr_addr_i[0] => Equal3.IN1
csr_addr_i[1] => Equal4.IN22
csr_addr_i[1] => Equal5.IN22
csr_addr_i[1] => Equal6.IN22
csr_addr_i[1] => Equal1.IN0
csr_addr_i[1] => Equal2.IN1
csr_addr_i[1] => Equal3.IN0
csr_addr_i[2] => Equal4.IN21
csr_addr_i[2] => Equal5.IN21
csr_addr_i[2] => Equal6.IN21
csr_addr_i[2] => Equal0.IN9
csr_addr_i[3] => Equal4.IN20
csr_addr_i[3] => Equal5.IN20
csr_addr_i[3] => Equal6.IN20
csr_addr_i[3] => Equal0.IN8
csr_addr_i[4] => Equal4.IN19
csr_addr_i[4] => Equal5.IN19
csr_addr_i[4] => Equal6.IN19
csr_addr_i[4] => Equal0.IN7
csr_addr_i[5] => Equal4.IN18
csr_addr_i[5] => Equal5.IN18
csr_addr_i[5] => Equal6.IN18
csr_addr_i[5] => Equal0.IN6
csr_addr_i[6] => Equal4.IN17
csr_addr_i[6] => Equal5.IN17
csr_addr_i[6] => Equal6.IN17
csr_addr_i[6] => Equal0.IN5
csr_addr_i[7] => Equal4.IN16
csr_addr_i[7] => Equal5.IN16
csr_addr_i[7] => Equal6.IN16
csr_addr_i[7] => Equal0.IN4
csr_addr_i[8] => Equal4.IN15
csr_addr_i[8] => Equal5.IN15
csr_addr_i[8] => Equal6.IN15
csr_addr_i[8] => Equal0.IN3
csr_addr_i[9] => Equal4.IN14
csr_addr_i[9] => Equal5.IN14
csr_addr_i[9] => Equal6.IN14
csr_addr_i[9] => Equal0.IN2
csr_addr_i[10] => Equal4.IN13
csr_addr_i[10] => Equal5.IN13
csr_addr_i[10] => Equal6.IN13
csr_addr_i[10] => Equal0.IN1
csr_addr_i[11] => Equal4.IN12
csr_addr_i[11] => Equal5.IN12
csr_addr_i[11] => Equal6.IN12
csr_addr_i[11] => Equal0.IN0
csr_wdata_i[0] => csr_fflags.DATAB
csr_wdata_i[0] => csr_frm.DATAB
csr_wdata_i[0] => csr_fflags.DATAB
csr_wdata_i[1] => csr_fflags.DATAB
csr_wdata_i[1] => csr_frm.DATAB
csr_wdata_i[1] => csr_fflags.DATAB
csr_wdata_i[2] => csr_fflags.DATAB
csr_wdata_i[2] => csr_frm.DATAB
csr_wdata_i[2] => csr_fflags.DATAB
csr_wdata_i[3] => csr_fflags.DATAB
csr_wdata_i[3] => csr_fflags.DATAB
csr_wdata_i[4] => csr_fflags.DATAB
csr_wdata_i[4] => csr_fflags.DATAB
csr_wdata_i[5] => csr_frm.DATAB
csr_wdata_i[6] => csr_frm.DATAB
csr_wdata_i[7] => csr_frm.DATAB
csr_wdata_i[8] => ~NO_FANOUT~
csr_wdata_i[9] => ~NO_FANOUT~
csr_wdata_i[10] => ~NO_FANOUT~
csr_wdata_i[11] => ~NO_FANOUT~
csr_wdata_i[12] => ~NO_FANOUT~
csr_wdata_i[13] => ~NO_FANOUT~
csr_wdata_i[14] => ~NO_FANOUT~
csr_wdata_i[15] => ~NO_FANOUT~
csr_wdata_i[16] => ~NO_FANOUT~
csr_wdata_i[17] => ~NO_FANOUT~
csr_wdata_i[18] => ~NO_FANOUT~
csr_wdata_i[19] => ~NO_FANOUT~
csr_wdata_i[20] => ~NO_FANOUT~
csr_wdata_i[21] => ~NO_FANOUT~
csr_wdata_i[22] => ~NO_FANOUT~
csr_wdata_i[23] => ~NO_FANOUT~
csr_wdata_i[24] => ~NO_FANOUT~
csr_wdata_i[25] => ~NO_FANOUT~
csr_wdata_i[26] => ~NO_FANOUT~
csr_wdata_i[27] => ~NO_FANOUT~
csr_wdata_i[28] => ~NO_FANOUT~
csr_wdata_i[29] => ~NO_FANOUT~
csr_wdata_i[30] => ~NO_FANOUT~
csr_wdata_i[31] => ~NO_FANOUT~
csr_rdata_o[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[3] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[4] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[5] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[6] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[7] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[8] <= <GND>
csr_rdata_o[9] <= <GND>
csr_rdata_o[10] <= <GND>
csr_rdata_o[11] <= <GND>
csr_rdata_o[12] <= <GND>
csr_rdata_o[13] <= <GND>
csr_rdata_o[14] <= <GND>
csr_rdata_o[15] <= <GND>
csr_rdata_o[16] <= <GND>
csr_rdata_o[17] <= <GND>
csr_rdata_o[18] <= <GND>
csr_rdata_o[19] <= <GND>
csr_rdata_o[20] <= <GND>
csr_rdata_o[21] <= <GND>
csr_rdata_o[22] <= <GND>
csr_rdata_o[23] <= <GND>
csr_rdata_o[24] <= <GND>
csr_rdata_o[25] <= <GND>
csr_rdata_o[26] <= <GND>
csr_rdata_o[27] <= <GND>
csr_rdata_o[28] <= <GND>
csr_rdata_o[29] <= <GND>
csr_rdata_o[30] <= <GND>
csr_rdata_o[31] <= <GND>
cmp_i[0] => cmp_ff[0].DATAIN
cmp_i[1] => cmp_ff[1].DATAIN
rs1_i[0] => op_data[0][0].DATAA
rs1_i[0] => fu_conv_i2f.DATAA
rs1_i[0] => Add0.IN31
rs1_i[1] => op_data[0][1].DATAA
rs1_i[1] => fu_conv_i2f.DATAA
rs1_i[1] => Add0.IN30
rs1_i[2] => op_data[0][2].DATAA
rs1_i[2] => fu_conv_i2f.DATAA
rs1_i[2] => Add0.IN29
rs1_i[3] => op_data[0][3].DATAA
rs1_i[3] => fu_conv_i2f.DATAA
rs1_i[3] => Add0.IN28
rs1_i[4] => op_data[0][4].DATAA
rs1_i[4] => fu_conv_i2f.DATAA
rs1_i[4] => Add0.IN27
rs1_i[5] => op_data[0][5].DATAA
rs1_i[5] => fu_conv_i2f.DATAA
rs1_i[5] => Add0.IN26
rs1_i[6] => op_data[0][6].DATAA
rs1_i[6] => fu_conv_i2f.DATAA
rs1_i[6] => Add0.IN25
rs1_i[7] => op_data[0][7].DATAA
rs1_i[7] => fu_conv_i2f.DATAA
rs1_i[7] => Add0.IN24
rs1_i[8] => op_data[0][8].DATAA
rs1_i[8] => fu_conv_i2f.DATAA
rs1_i[8] => Add0.IN23
rs1_i[9] => op_data[0][9].DATAA
rs1_i[9] => fu_conv_i2f.DATAA
rs1_i[9] => Add0.IN22
rs1_i[10] => op_data[0][10].DATAA
rs1_i[10] => fu_conv_i2f.DATAA
rs1_i[10] => Add0.IN21
rs1_i[11] => op_data[0][11].DATAA
rs1_i[11] => fu_conv_i2f.DATAA
rs1_i[11] => Add0.IN20
rs1_i[12] => op_data[0][12].DATAA
rs1_i[12] => fu_conv_i2f.DATAA
rs1_i[12] => Add0.IN19
rs1_i[13] => op_data[0][13].DATAA
rs1_i[13] => fu_conv_i2f.DATAA
rs1_i[13] => Add0.IN18
rs1_i[14] => op_data[0][14].DATAA
rs1_i[14] => fu_conv_i2f.DATAA
rs1_i[14] => Add0.IN17
rs1_i[15] => op_data[0][15].DATAA
rs1_i[15] => fu_conv_i2f.DATAA
rs1_i[15] => Add0.IN16
rs1_i[16] => op_data[0][16].DATAA
rs1_i[16] => fu_conv_i2f.DATAA
rs1_i[16] => Add0.IN15
rs1_i[17] => op_data[0][17].DATAA
rs1_i[17] => fu_conv_i2f.DATAA
rs1_i[17] => Add0.IN14
rs1_i[18] => op_data[0][18].DATAA
rs1_i[18] => fu_conv_i2f.DATAA
rs1_i[18] => Add0.IN13
rs1_i[19] => op_data[0][19].DATAA
rs1_i[19] => fu_conv_i2f.DATAA
rs1_i[19] => Add0.IN12
rs1_i[20] => op_data[0][20].DATAA
rs1_i[20] => fu_conv_i2f.DATAA
rs1_i[20] => Add0.IN11
rs1_i[21] => op_data[0][21].DATAA
rs1_i[21] => fu_conv_i2f.DATAA
rs1_i[21] => Add0.IN10
rs1_i[22] => op_data[0][22].DATAA
rs1_i[22] => fu_conv_i2f.DATAA
rs1_i[22] => Add0.IN9
rs1_i[23] => tmp_v.IN1
rs1_i[23] => tmp_v.IN1
rs1_i[23] => fpu_operands.DATAB
rs1_i[23] => fu_conv_i2f.DATAA
rs1_i[23] => Equal15.IN7
rs1_i[23] => Add0.IN8
rs1_i[24] => tmp_v.IN1
rs1_i[24] => tmp_v.IN1
rs1_i[24] => fpu_operands.DATAB
rs1_i[24] => fu_conv_i2f.DATAA
rs1_i[24] => Equal15.IN6
rs1_i[24] => Add0.IN7
rs1_i[25] => tmp_v.IN1
rs1_i[25] => tmp_v.IN1
rs1_i[25] => fpu_operands.DATAB
rs1_i[25] => fu_conv_i2f.DATAA
rs1_i[25] => Equal15.IN5
rs1_i[25] => Add0.IN6
rs1_i[26] => tmp_v.IN1
rs1_i[26] => tmp_v.IN1
rs1_i[26] => fpu_operands.DATAB
rs1_i[26] => fu_conv_i2f.DATAA
rs1_i[26] => Equal15.IN4
rs1_i[26] => Add0.IN5
rs1_i[27] => tmp_v.IN1
rs1_i[27] => tmp_v.IN1
rs1_i[27] => fpu_operands.DATAB
rs1_i[27] => fu_conv_i2f.DATAA
rs1_i[27] => Equal15.IN3
rs1_i[27] => Add0.IN4
rs1_i[28] => tmp_v.IN1
rs1_i[28] => tmp_v.IN1
rs1_i[28] => fpu_operands.DATAB
rs1_i[28] => fu_conv_i2f.DATAA
rs1_i[28] => Equal15.IN2
rs1_i[28] => Add0.IN3
rs1_i[29] => tmp_v.IN0
rs1_i[29] => tmp_v.IN0
rs1_i[29] => fpu_operands.DATAB
rs1_i[29] => fu_conv_i2f.DATAA
rs1_i[29] => Equal15.IN1
rs1_i[29] => Add0.IN2
rs1_i[30] => tmp_v.IN1
rs1_i[30] => tmp_v.IN1
rs1_i[30] => fpu_operands.DATAB
rs1_i[30] => fu_conv_i2f.DATAA
rs1_i[30] => Equal15.IN0
rs1_i[30] => Add0.IN1
rs1_i[31] => op_class[0][0].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => op_class[0][3].IN1
rs1_i[31] => fpu_operands.DATAB
rs1_i[31] => convert_i2f.IN1
rs1_i[31] => fu_conv_i2f.DATAA
rs1_i[31] => fu_conv_i2f.DATAB
rs1_i[31] => op_class[0][7].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => op_class[0][4].IN1
rs1_i[31] => Add0.IN0
rs2_i[0] => op_data[1][0].DATAA
rs2_i[1] => op_data[1][1].DATAA
rs2_i[2] => op_data[1][2].DATAA
rs2_i[3] => op_data[1][3].DATAA
rs2_i[4] => op_data[1][4].DATAA
rs2_i[5] => op_data[1][5].DATAA
rs2_i[6] => op_data[1][6].DATAA
rs2_i[7] => op_data[1][7].DATAA
rs2_i[8] => op_data[1][8].DATAA
rs2_i[9] => op_data[1][9].DATAA
rs2_i[10] => op_data[1][10].DATAA
rs2_i[11] => op_data[1][11].DATAA
rs2_i[12] => op_data[1][12].DATAA
rs2_i[13] => op_data[1][13].DATAA
rs2_i[14] => op_data[1][14].DATAA
rs2_i[15] => op_data[1][15].DATAA
rs2_i[16] => op_data[1][16].DATAA
rs2_i[17] => op_data[1][17].DATAA
rs2_i[18] => op_data[1][18].DATAA
rs2_i[19] => op_data[1][19].DATAA
rs2_i[20] => op_data[1][20].DATAA
rs2_i[21] => op_data[1][21].DATAA
rs2_i[22] => op_data[1][22].DATAA
rs2_i[23] => tmp_v.IN1
rs2_i[23] => \number_classifier:op_e_all_one_v.IN1
rs2_i[23] => fpu_operands.DATAB
rs2_i[23] => Equal16.IN7
rs2_i[24] => tmp_v.IN1
rs2_i[24] => tmp_v.IN1
rs2_i[24] => fpu_operands.DATAB
rs2_i[24] => Equal16.IN6
rs2_i[25] => tmp_v.IN1
rs2_i[25] => tmp_v.IN1
rs2_i[25] => fpu_operands.DATAB
rs2_i[25] => Equal16.IN5
rs2_i[26] => tmp_v.IN1
rs2_i[26] => tmp_v.IN1
rs2_i[26] => fpu_operands.DATAB
rs2_i[26] => Equal16.IN4
rs2_i[27] => tmp_v.IN1
rs2_i[27] => tmp_v.IN1
rs2_i[27] => fpu_operands.DATAB
rs2_i[27] => Equal16.IN3
rs2_i[28] => tmp_v.IN1
rs2_i[28] => tmp_v.IN1
rs2_i[28] => fpu_operands.DATAB
rs2_i[28] => Equal16.IN2
rs2_i[29] => tmp_v.IN0
rs2_i[29] => tmp_v.IN0
rs2_i[29] => fpu_operands.DATAB
rs2_i[29] => Equal16.IN1
rs2_i[30] => tmp_v.IN1
rs2_i[30] => tmp_v.IN1
rs2_i[30] => fpu_operands.DATAB
rs2_i[30] => Equal16.IN0
rs2_i[31] => op_class[1][0].IN1
rs2_i[31] => op_class.IN1
rs2_i[31] => op_class[1][3].IN1
rs2_i[31] => fpu_operands.DATAB
rs2_i[31] => op_class[1][7].IN1
rs2_i[31] => op_class.IN1
rs2_i[31] => op_class[1][4].IN1
rs3_i[0] => ~NO_FANOUT~
rs3_i[1] => ~NO_FANOUT~
rs3_i[2] => ~NO_FANOUT~
rs3_i[3] => ~NO_FANOUT~
rs3_i[4] => ~NO_FANOUT~
rs3_i[5] => ~NO_FANOUT~
rs3_i[6] => ~NO_FANOUT~
rs3_i[7] => ~NO_FANOUT~
rs3_i[8] => ~NO_FANOUT~
rs3_i[9] => ~NO_FANOUT~
rs3_i[10] => ~NO_FANOUT~
rs3_i[11] => ~NO_FANOUT~
rs3_i[12] => ~NO_FANOUT~
rs3_i[13] => ~NO_FANOUT~
rs3_i[14] => ~NO_FANOUT~
rs3_i[15] => ~NO_FANOUT~
rs3_i[16] => ~NO_FANOUT~
rs3_i[17] => ~NO_FANOUT~
rs3_i[18] => ~NO_FANOUT~
rs3_i[19] => ~NO_FANOUT~
rs3_i[20] => ~NO_FANOUT~
rs3_i[21] => ~NO_FANOUT~
rs3_i[22] => ~NO_FANOUT~
rs3_i[23] => ~NO_FANOUT~
rs3_i[24] => ~NO_FANOUT~
rs3_i[25] => ~NO_FANOUT~
rs3_i[26] => ~NO_FANOUT~
rs3_i[27] => ~NO_FANOUT~
rs3_i[28] => ~NO_FANOUT~
rs3_i[29] => ~NO_FANOUT~
rs3_i[30] => ~NO_FANOUT~
rs3_i[31] => ~NO_FANOUT~
res_o[0] <= res_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= ctrl_engine.valid.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst
clk_i => done_o~reg0.CLK
clk_i => sreg.ext_s.CLK
clk_i => sreg.mant[0].CLK
clk_i => sreg.mant[1].CLK
clk_i => sreg.mant[2].CLK
clk_i => sreg.mant[3].CLK
clk_i => sreg.mant[4].CLK
clk_i => sreg.mant[5].CLK
clk_i => sreg.mant[6].CLK
clk_i => sreg.mant[7].CLK
clk_i => sreg.mant[8].CLK
clk_i => sreg.mant[9].CLK
clk_i => sreg.mant[10].CLK
clk_i => sreg.mant[11].CLK
clk_i => sreg.mant[12].CLK
clk_i => sreg.mant[13].CLK
clk_i => sreg.mant[14].CLK
clk_i => sreg.mant[15].CLK
clk_i => sreg.mant[16].CLK
clk_i => sreg.mant[17].CLK
clk_i => sreg.mant[18].CLK
clk_i => sreg.mant[19].CLK
clk_i => sreg.mant[20].CLK
clk_i => sreg.mant[21].CLK
clk_i => sreg.mant[22].CLK
clk_i => sreg.int[0].CLK
clk_i => sreg.int[1].CLK
clk_i => sreg.int[2].CLK
clk_i => sreg.int[3].CLK
clk_i => sreg.int[4].CLK
clk_i => sreg.int[5].CLK
clk_i => sreg.int[6].CLK
clk_i => sreg.int[7].CLK
clk_i => sreg.int[8].CLK
clk_i => sreg.int[9].CLK
clk_i => sreg.int[10].CLK
clk_i => sreg.int[11].CLK
clk_i => sreg.int[12].CLK
clk_i => sreg.int[13].CLK
clk_i => sreg.int[14].CLK
clk_i => sreg.int[15].CLK
clk_i => sreg.int[16].CLK
clk_i => sreg.int[17].CLK
clk_i => sreg.int[18].CLK
clk_i => sreg.int[19].CLK
clk_i => sreg.int[20].CLK
clk_i => sreg.int[21].CLK
clk_i => sreg.int[22].CLK
clk_i => sreg.int[23].CLK
clk_i => sreg.int[24].CLK
clk_i => sreg.int[25].CLK
clk_i => sreg.int[26].CLK
clk_i => sreg.int[27].CLK
clk_i => sreg.int[28].CLK
clk_i => sreg.int[29].CLK
clk_i => sreg.int[30].CLK
clk_i => sreg.int[31].CLK
clk_i => ctrl.result[0].CLK
clk_i => ctrl.result[1].CLK
clk_i => ctrl.result[2].CLK
clk_i => ctrl.result[3].CLK
clk_i => ctrl.result[4].CLK
clk_i => ctrl.result[5].CLK
clk_i => ctrl.result[6].CLK
clk_i => ctrl.result[7].CLK
clk_i => ctrl.result[8].CLK
clk_i => ctrl.result[9].CLK
clk_i => ctrl.result[10].CLK
clk_i => ctrl.result[11].CLK
clk_i => ctrl.result[12].CLK
clk_i => ctrl.result[13].CLK
clk_i => ctrl.result[14].CLK
clk_i => ctrl.result[15].CLK
clk_i => ctrl.result[16].CLK
clk_i => ctrl.result[17].CLK
clk_i => ctrl.result[18].CLK
clk_i => ctrl.result[19].CLK
clk_i => ctrl.result[20].CLK
clk_i => ctrl.result[21].CLK
clk_i => ctrl.result[22].CLK
clk_i => ctrl.result[23].CLK
clk_i => ctrl.result[24].CLK
clk_i => ctrl.result[25].CLK
clk_i => ctrl.result[26].CLK
clk_i => ctrl.result[27].CLK
clk_i => ctrl.result[28].CLK
clk_i => ctrl.result[29].CLK
clk_i => ctrl.result[30].CLK
clk_i => ctrl.result[31].CLK
clk_i => ctrl.result_tmp[0].CLK
clk_i => ctrl.result_tmp[1].CLK
clk_i => ctrl.result_tmp[2].CLK
clk_i => ctrl.result_tmp[3].CLK
clk_i => ctrl.result_tmp[4].CLK
clk_i => ctrl.result_tmp[5].CLK
clk_i => ctrl.result_tmp[6].CLK
clk_i => ctrl.result_tmp[7].CLK
clk_i => ctrl.result_tmp[8].CLK
clk_i => ctrl.result_tmp[9].CLK
clk_i => ctrl.result_tmp[10].CLK
clk_i => ctrl.result_tmp[11].CLK
clk_i => ctrl.result_tmp[12].CLK
clk_i => ctrl.result_tmp[13].CLK
clk_i => ctrl.result_tmp[14].CLK
clk_i => ctrl.result_tmp[15].CLK
clk_i => ctrl.result_tmp[16].CLK
clk_i => ctrl.result_tmp[17].CLK
clk_i => ctrl.result_tmp[18].CLK
clk_i => ctrl.result_tmp[19].CLK
clk_i => ctrl.result_tmp[20].CLK
clk_i => ctrl.result_tmp[21].CLK
clk_i => ctrl.result_tmp[22].CLK
clk_i => ctrl.result_tmp[23].CLK
clk_i => ctrl.result_tmp[24].CLK
clk_i => ctrl.result_tmp[25].CLK
clk_i => ctrl.result_tmp[26].CLK
clk_i => ctrl.result_tmp[27].CLK
clk_i => ctrl.result_tmp[28].CLK
clk_i => ctrl.result_tmp[29].CLK
clk_i => ctrl.result_tmp[30].CLK
clk_i => ctrl.result_tmp[31].CLK
clk_i => ctrl.under.CLK
clk_i => ctrl.over.CLK
clk_i => ctrl.rounded.CLK
clk_i => ctrl.class[0].CLK
clk_i => ctrl.class[3].CLK
clk_i => ctrl.class[4].CLK
clk_i => ctrl.class[7].CLK
clk_i => ctrl.class[8].CLK
clk_i => ctrl.class[9].CLK
clk_i => ctrl.sign.CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.cnt[5].CLK
clk_i => ctrl.cnt[6].CLK
clk_i => ctrl.cnt[7].CLK
clk_i => ctrl.unsign.CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => done_o~reg0.ACLR
rstn_i => sreg.ext_s.ACLR
rstn_i => sreg.mant[0].ACLR
rstn_i => sreg.mant[1].ACLR
rstn_i => sreg.mant[2].ACLR
rstn_i => sreg.mant[3].ACLR
rstn_i => sreg.mant[4].ACLR
rstn_i => sreg.mant[5].ACLR
rstn_i => sreg.mant[6].ACLR
rstn_i => sreg.mant[7].ACLR
rstn_i => sreg.mant[8].ACLR
rstn_i => sreg.mant[9].ACLR
rstn_i => sreg.mant[10].ACLR
rstn_i => sreg.mant[11].ACLR
rstn_i => sreg.mant[12].ACLR
rstn_i => sreg.mant[13].ACLR
rstn_i => sreg.mant[14].ACLR
rstn_i => sreg.mant[15].ACLR
rstn_i => sreg.mant[16].ACLR
rstn_i => sreg.mant[17].ACLR
rstn_i => sreg.mant[18].ACLR
rstn_i => sreg.mant[19].ACLR
rstn_i => sreg.mant[20].ACLR
rstn_i => sreg.mant[21].ACLR
rstn_i => sreg.mant[22].ACLR
rstn_i => sreg.int[0].ACLR
rstn_i => sreg.int[1].ACLR
rstn_i => sreg.int[2].ACLR
rstn_i => sreg.int[3].ACLR
rstn_i => sreg.int[4].ACLR
rstn_i => sreg.int[5].ACLR
rstn_i => sreg.int[6].ACLR
rstn_i => sreg.int[7].ACLR
rstn_i => sreg.int[8].ACLR
rstn_i => sreg.int[9].ACLR
rstn_i => sreg.int[10].ACLR
rstn_i => sreg.int[11].ACLR
rstn_i => sreg.int[12].ACLR
rstn_i => sreg.int[13].ACLR
rstn_i => sreg.int[14].ACLR
rstn_i => sreg.int[15].ACLR
rstn_i => sreg.int[16].ACLR
rstn_i => sreg.int[17].ACLR
rstn_i => sreg.int[18].ACLR
rstn_i => sreg.int[19].ACLR
rstn_i => sreg.int[20].ACLR
rstn_i => sreg.int[21].ACLR
rstn_i => sreg.int[22].ACLR
rstn_i => sreg.int[23].ACLR
rstn_i => sreg.int[24].ACLR
rstn_i => sreg.int[25].ACLR
rstn_i => sreg.int[26].ACLR
rstn_i => sreg.int[27].ACLR
rstn_i => sreg.int[28].ACLR
rstn_i => sreg.int[29].ACLR
rstn_i => sreg.int[30].ACLR
rstn_i => sreg.int[31].ACLR
rstn_i => ctrl.result[0].ACLR
rstn_i => ctrl.result[1].ACLR
rstn_i => ctrl.result[2].ACLR
rstn_i => ctrl.result[3].ACLR
rstn_i => ctrl.result[4].ACLR
rstn_i => ctrl.result[5].ACLR
rstn_i => ctrl.result[6].ACLR
rstn_i => ctrl.result[7].ACLR
rstn_i => ctrl.result[8].ACLR
rstn_i => ctrl.result[9].ACLR
rstn_i => ctrl.result[10].ACLR
rstn_i => ctrl.result[11].ACLR
rstn_i => ctrl.result[12].ACLR
rstn_i => ctrl.result[13].ACLR
rstn_i => ctrl.result[14].ACLR
rstn_i => ctrl.result[15].ACLR
rstn_i => ctrl.result[16].ACLR
rstn_i => ctrl.result[17].ACLR
rstn_i => ctrl.result[18].ACLR
rstn_i => ctrl.result[19].ACLR
rstn_i => ctrl.result[20].ACLR
rstn_i => ctrl.result[21].ACLR
rstn_i => ctrl.result[22].ACLR
rstn_i => ctrl.result[23].ACLR
rstn_i => ctrl.result[24].ACLR
rstn_i => ctrl.result[25].ACLR
rstn_i => ctrl.result[26].ACLR
rstn_i => ctrl.result[27].ACLR
rstn_i => ctrl.result[28].ACLR
rstn_i => ctrl.result[29].ACLR
rstn_i => ctrl.result[30].ACLR
rstn_i => ctrl.result[31].ACLR
rstn_i => ctrl.result_tmp[0].ACLR
rstn_i => ctrl.result_tmp[1].ACLR
rstn_i => ctrl.result_tmp[2].ACLR
rstn_i => ctrl.result_tmp[3].ACLR
rstn_i => ctrl.result_tmp[4].ACLR
rstn_i => ctrl.result_tmp[5].ACLR
rstn_i => ctrl.result_tmp[6].ACLR
rstn_i => ctrl.result_tmp[7].ACLR
rstn_i => ctrl.result_tmp[8].ACLR
rstn_i => ctrl.result_tmp[9].ACLR
rstn_i => ctrl.result_tmp[10].ACLR
rstn_i => ctrl.result_tmp[11].ACLR
rstn_i => ctrl.result_tmp[12].ACLR
rstn_i => ctrl.result_tmp[13].ACLR
rstn_i => ctrl.result_tmp[14].ACLR
rstn_i => ctrl.result_tmp[15].ACLR
rstn_i => ctrl.result_tmp[16].ACLR
rstn_i => ctrl.result_tmp[17].ACLR
rstn_i => ctrl.result_tmp[18].ACLR
rstn_i => ctrl.result_tmp[19].ACLR
rstn_i => ctrl.result_tmp[20].ACLR
rstn_i => ctrl.result_tmp[21].ACLR
rstn_i => ctrl.result_tmp[22].ACLR
rstn_i => ctrl.result_tmp[23].ACLR
rstn_i => ctrl.result_tmp[24].ACLR
rstn_i => ctrl.result_tmp[25].ACLR
rstn_i => ctrl.result_tmp[26].ACLR
rstn_i => ctrl.result_tmp[27].ACLR
rstn_i => ctrl.result_tmp[28].ACLR
rstn_i => ctrl.result_tmp[29].ACLR
rstn_i => ctrl.result_tmp[30].ACLR
rstn_i => ctrl.result_tmp[31].ACLR
rstn_i => ctrl.under.ACLR
rstn_i => ctrl.over.ACLR
rstn_i => ctrl.rounded.ACLR
rstn_i => ctrl.class[0].ACLR
rstn_i => ctrl.class[3].ACLR
rstn_i => ctrl.class[4].ACLR
rstn_i => ctrl.class[7].ACLR
rstn_i => ctrl.class[8].ACLR
rstn_i => ctrl.class[9].ACLR
rstn_i => ctrl.sign.ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.cnt[5].ACLR
rstn_i => ctrl.cnt[6].ACLR
rstn_i => ctrl.cnt[7].ACLR
rstn_i => ctrl.unsign.ACLR
rstn_i => ctrl.state~3.DATAIN
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
rmode_i[0] => Mux0.IN10
rmode_i[0] => Mux1.IN10
rmode_i[1] => Mux0.IN9
rmode_i[1] => Mux1.IN9
rmode_i[2] => Mux0.IN8
rmode_i[2] => Mux1.IN8
funct_i => ctrl.unsign.DATAIN
sign_i => ctrl.DATAB
exponent_i[0] => ctrl.DATAB
exponent_i[1] => ctrl.DATAB
exponent_i[2] => ctrl.DATAB
exponent_i[3] => ctrl.DATAB
exponent_i[4] => ctrl.DATAB
exponent_i[5] => ctrl.DATAB
exponent_i[6] => ctrl.DATAB
exponent_i[7] => ctrl.DATAB
mantissa_i[0] => sreg.DATAB
mantissa_i[1] => sreg.DATAB
mantissa_i[2] => sreg.DATAB
mantissa_i[3] => sreg.DATAB
mantissa_i[4] => sreg.DATAB
mantissa_i[5] => sreg.DATAB
mantissa_i[6] => sreg.DATAB
mantissa_i[7] => sreg.DATAB
mantissa_i[8] => sreg.DATAB
mantissa_i[9] => sreg.DATAB
mantissa_i[10] => sreg.DATAB
mantissa_i[11] => sreg.DATAB
mantissa_i[12] => sreg.DATAB
mantissa_i[13] => sreg.DATAB
mantissa_i[14] => sreg.DATAB
mantissa_i[15] => sreg.DATAB
mantissa_i[16] => sreg.DATAB
mantissa_i[17] => sreg.DATAB
mantissa_i[18] => sreg.DATAB
mantissa_i[19] => sreg.DATAB
mantissa_i[20] => sreg.DATAB
mantissa_i[21] => sreg.DATAB
mantissa_i[22] => sreg.DATAB
class_i[0] => ctrl.DATAB
class_i[1] => ~NO_FANOUT~
class_i[2] => ~NO_FANOUT~
class_i[3] => ctrl.DATAB
class_i[4] => ctrl.DATAB
class_i[5] => ~NO_FANOUT~
class_i[6] => ~NO_FANOUT~
class_i[7] => ctrl.DATAB
class_i[8] => ctrl.DATAB
class_i[9] => ctrl.DATAB
result_o[0] <= ctrl.result[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= ctrl.result[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= ctrl.result[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= ctrl.result[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= ctrl.result[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= ctrl.result[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= ctrl.result[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= ctrl.result[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[8] <= ctrl.result[8].DB_MAX_OUTPUT_PORT_TYPE
result_o[9] <= ctrl.result[9].DB_MAX_OUTPUT_PORT_TYPE
result_o[10] <= ctrl.result[10].DB_MAX_OUTPUT_PORT_TYPE
result_o[11] <= ctrl.result[11].DB_MAX_OUTPUT_PORT_TYPE
result_o[12] <= ctrl.result[12].DB_MAX_OUTPUT_PORT_TYPE
result_o[13] <= ctrl.result[13].DB_MAX_OUTPUT_PORT_TYPE
result_o[14] <= ctrl.result[14].DB_MAX_OUTPUT_PORT_TYPE
result_o[15] <= ctrl.result[15].DB_MAX_OUTPUT_PORT_TYPE
result_o[16] <= ctrl.result[16].DB_MAX_OUTPUT_PORT_TYPE
result_o[17] <= ctrl.result[17].DB_MAX_OUTPUT_PORT_TYPE
result_o[18] <= ctrl.result[18].DB_MAX_OUTPUT_PORT_TYPE
result_o[19] <= ctrl.result[19].DB_MAX_OUTPUT_PORT_TYPE
result_o[20] <= ctrl.result[20].DB_MAX_OUTPUT_PORT_TYPE
result_o[21] <= ctrl.result[21].DB_MAX_OUTPUT_PORT_TYPE
result_o[22] <= ctrl.result[22].DB_MAX_OUTPUT_PORT_TYPE
result_o[23] <= ctrl.result[23].DB_MAX_OUTPUT_PORT_TYPE
result_o[24] <= ctrl.result[24].DB_MAX_OUTPUT_PORT_TYPE
result_o[25] <= ctrl.result[25].DB_MAX_OUTPUT_PORT_TYPE
result_o[26] <= ctrl.result[26].DB_MAX_OUTPUT_PORT_TYPE
result_o[27] <= ctrl.result[27].DB_MAX_OUTPUT_PORT_TYPE
result_o[28] <= ctrl.result[28].DB_MAX_OUTPUT_PORT_TYPE
result_o[29] <= ctrl.result[29].DB_MAX_OUTPUT_PORT_TYPE
result_o[30] <= ctrl.result[30].DB_MAX_OUTPUT_PORT_TYPE
result_o[31] <= ctrl.result[31].DB_MAX_OUTPUT_PORT_TYPE
flags_o[0] <= ctrl_engine.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= <GND>
flags_o[2] <= flags_o.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= ctrl.under.DB_MAX_OUTPUT_PORT_TYPE
flags_o[4] <= ctrl.rounded.DB_MAX_OUTPUT_PORT_TYPE
done_o <= done_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst
clk_i => done_o~reg0.CLK
clk_i => sreg.ext_s.CLK
clk_i => sreg.ext_r.CLK
clk_i => sreg.ext_g.CLK
clk_i => sreg.lower[0].CLK
clk_i => sreg.lower[1].CLK
clk_i => sreg.lower[2].CLK
clk_i => sreg.lower[3].CLK
clk_i => sreg.lower[4].CLK
clk_i => sreg.lower[5].CLK
clk_i => sreg.lower[6].CLK
clk_i => sreg.lower[7].CLK
clk_i => sreg.lower[8].CLK
clk_i => sreg.lower[9].CLK
clk_i => sreg.lower[10].CLK
clk_i => sreg.lower[11].CLK
clk_i => sreg.lower[12].CLK
clk_i => sreg.lower[13].CLK
clk_i => sreg.lower[14].CLK
clk_i => sreg.lower[15].CLK
clk_i => sreg.lower[16].CLK
clk_i => sreg.lower[17].CLK
clk_i => sreg.lower[18].CLK
clk_i => sreg.lower[19].CLK
clk_i => sreg.lower[20].CLK
clk_i => sreg.lower[21].CLK
clk_i => sreg.lower[22].CLK
clk_i => sreg.upper[0].CLK
clk_i => sreg.upper[1].CLK
clk_i => sreg.upper[2].CLK
clk_i => sreg.upper[3].CLK
clk_i => sreg.upper[4].CLK
clk_i => sreg.upper[5].CLK
clk_i => sreg.upper[6].CLK
clk_i => sreg.upper[7].CLK
clk_i => sreg.upper[8].CLK
clk_i => sreg.upper[9].CLK
clk_i => sreg.upper[10].CLK
clk_i => sreg.upper[11].CLK
clk_i => sreg.upper[12].CLK
clk_i => sreg.upper[13].CLK
clk_i => sreg.upper[14].CLK
clk_i => sreg.upper[15].CLK
clk_i => sreg.upper[16].CLK
clk_i => sreg.upper[17].CLK
clk_i => sreg.upper[18].CLK
clk_i => sreg.upper[19].CLK
clk_i => sreg.upper[20].CLK
clk_i => sreg.upper[21].CLK
clk_i => sreg.upper[22].CLK
clk_i => sreg.upper[23].CLK
clk_i => sreg.upper[24].CLK
clk_i => sreg.upper[25].CLK
clk_i => sreg.upper[26].CLK
clk_i => sreg.upper[27].CLK
clk_i => sreg.upper[28].CLK
clk_i => sreg.upper[29].CLK
clk_i => sreg.upper[30].CLK
clk_i => sreg.upper[31].CLK
clk_i => sreg.dir.CLK
clk_i => ctrl.flags[0].CLK
clk_i => ctrl.flags[1].CLK
clk_i => ctrl.flags[2].CLK
clk_i => ctrl.flags[3].CLK
clk_i => ctrl.flags[4].CLK
clk_i => ctrl.class[0].CLK
clk_i => ctrl.class[2].CLK
clk_i => ctrl.class[3].CLK
clk_i => ctrl.class[4].CLK
clk_i => ctrl.class[5].CLK
clk_i => ctrl.class[7].CLK
clk_i => ctrl.class[8].CLK
clk_i => ctrl.class[9].CLK
clk_i => ctrl.res_man[0].CLK
clk_i => ctrl.res_man[1].CLK
clk_i => ctrl.res_man[2].CLK
clk_i => ctrl.res_man[3].CLK
clk_i => ctrl.res_man[4].CLK
clk_i => ctrl.res_man[5].CLK
clk_i => ctrl.res_man[6].CLK
clk_i => ctrl.res_man[7].CLK
clk_i => ctrl.res_man[8].CLK
clk_i => ctrl.res_man[9].CLK
clk_i => ctrl.res_man[10].CLK
clk_i => ctrl.res_man[11].CLK
clk_i => ctrl.res_man[12].CLK
clk_i => ctrl.res_man[13].CLK
clk_i => ctrl.res_man[14].CLK
clk_i => ctrl.res_man[15].CLK
clk_i => ctrl.res_man[16].CLK
clk_i => ctrl.res_man[17].CLK
clk_i => ctrl.res_man[18].CLK
clk_i => ctrl.res_man[19].CLK
clk_i => ctrl.res_man[20].CLK
clk_i => ctrl.res_man[21].CLK
clk_i => ctrl.res_man[22].CLK
clk_i => ctrl.res_exp[0].CLK
clk_i => ctrl.res_exp[1].CLK
clk_i => ctrl.res_exp[2].CLK
clk_i => ctrl.res_exp[3].CLK
clk_i => ctrl.res_exp[4].CLK
clk_i => ctrl.res_exp[5].CLK
clk_i => ctrl.res_exp[6].CLK
clk_i => ctrl.res_exp[7].CLK
clk_i => ctrl.res_sgn.CLK
clk_i => ctrl.rounded.CLK
clk_i => ctrl.cnt_uf.CLK
clk_i => ctrl.cnt_of.CLK
clk_i => ctrl.cnt_pre[7].CLK
clk_i => ctrl.cnt_pre[8].CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.cnt[5].CLK
clk_i => ctrl.cnt[6].CLK
clk_i => ctrl.cnt[7].CLK
clk_i => ctrl.cnt[8].CLK
clk_i => ctrl.norm_r.CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => done_o~reg0.ACLR
rstn_i => sreg.ext_s.ACLR
rstn_i => sreg.ext_r.ACLR
rstn_i => sreg.ext_g.ACLR
rstn_i => sreg.lower[0].ACLR
rstn_i => sreg.lower[1].ACLR
rstn_i => sreg.lower[2].ACLR
rstn_i => sreg.lower[3].ACLR
rstn_i => sreg.lower[4].ACLR
rstn_i => sreg.lower[5].ACLR
rstn_i => sreg.lower[6].ACLR
rstn_i => sreg.lower[7].ACLR
rstn_i => sreg.lower[8].ACLR
rstn_i => sreg.lower[9].ACLR
rstn_i => sreg.lower[10].ACLR
rstn_i => sreg.lower[11].ACLR
rstn_i => sreg.lower[12].ACLR
rstn_i => sreg.lower[13].ACLR
rstn_i => sreg.lower[14].ACLR
rstn_i => sreg.lower[15].ACLR
rstn_i => sreg.lower[16].ACLR
rstn_i => sreg.lower[17].ACLR
rstn_i => sreg.lower[18].ACLR
rstn_i => sreg.lower[19].ACLR
rstn_i => sreg.lower[20].ACLR
rstn_i => sreg.lower[21].ACLR
rstn_i => sreg.lower[22].ACLR
rstn_i => sreg.upper[0].ACLR
rstn_i => sreg.upper[1].ACLR
rstn_i => sreg.upper[2].ACLR
rstn_i => sreg.upper[3].ACLR
rstn_i => sreg.upper[4].ACLR
rstn_i => sreg.upper[5].ACLR
rstn_i => sreg.upper[6].ACLR
rstn_i => sreg.upper[7].ACLR
rstn_i => sreg.upper[8].ACLR
rstn_i => sreg.upper[9].ACLR
rstn_i => sreg.upper[10].ACLR
rstn_i => sreg.upper[11].ACLR
rstn_i => sreg.upper[12].ACLR
rstn_i => sreg.upper[13].ACLR
rstn_i => sreg.upper[14].ACLR
rstn_i => sreg.upper[15].ACLR
rstn_i => sreg.upper[16].ACLR
rstn_i => sreg.upper[17].ACLR
rstn_i => sreg.upper[18].ACLR
rstn_i => sreg.upper[19].ACLR
rstn_i => sreg.upper[20].ACLR
rstn_i => sreg.upper[21].ACLR
rstn_i => sreg.upper[22].ACLR
rstn_i => sreg.upper[23].ACLR
rstn_i => sreg.upper[24].ACLR
rstn_i => sreg.upper[25].ACLR
rstn_i => sreg.upper[26].ACLR
rstn_i => sreg.upper[27].ACLR
rstn_i => sreg.upper[28].ACLR
rstn_i => sreg.upper[29].ACLR
rstn_i => sreg.upper[30].ACLR
rstn_i => sreg.upper[31].ACLR
rstn_i => sreg.dir.ACLR
rstn_i => ctrl.flags[0].ACLR
rstn_i => ctrl.flags[1].ACLR
rstn_i => ctrl.flags[2].ACLR
rstn_i => ctrl.flags[3].ACLR
rstn_i => ctrl.flags[4].ACLR
rstn_i => ctrl.class[0].ACLR
rstn_i => ctrl.class[2].ACLR
rstn_i => ctrl.class[3].ACLR
rstn_i => ctrl.class[4].ACLR
rstn_i => ctrl.class[5].ACLR
rstn_i => ctrl.class[7].ACLR
rstn_i => ctrl.class[8].ACLR
rstn_i => ctrl.class[9].ACLR
rstn_i => ctrl.res_man[0].ACLR
rstn_i => ctrl.res_man[1].ACLR
rstn_i => ctrl.res_man[2].ACLR
rstn_i => ctrl.res_man[3].ACLR
rstn_i => ctrl.res_man[4].ACLR
rstn_i => ctrl.res_man[5].ACLR
rstn_i => ctrl.res_man[6].ACLR
rstn_i => ctrl.res_man[7].ACLR
rstn_i => ctrl.res_man[8].ACLR
rstn_i => ctrl.res_man[9].ACLR
rstn_i => ctrl.res_man[10].ACLR
rstn_i => ctrl.res_man[11].ACLR
rstn_i => ctrl.res_man[12].ACLR
rstn_i => ctrl.res_man[13].ACLR
rstn_i => ctrl.res_man[14].ACLR
rstn_i => ctrl.res_man[15].ACLR
rstn_i => ctrl.res_man[16].ACLR
rstn_i => ctrl.res_man[17].ACLR
rstn_i => ctrl.res_man[18].ACLR
rstn_i => ctrl.res_man[19].ACLR
rstn_i => ctrl.res_man[20].ACLR
rstn_i => ctrl.res_man[21].ACLR
rstn_i => ctrl.res_man[22].ACLR
rstn_i => ctrl.res_exp[0].ACLR
rstn_i => ctrl.res_exp[1].ACLR
rstn_i => ctrl.res_exp[2].ACLR
rstn_i => ctrl.res_exp[3].ACLR
rstn_i => ctrl.res_exp[4].ACLR
rstn_i => ctrl.res_exp[5].ACLR
rstn_i => ctrl.res_exp[6].ACLR
rstn_i => ctrl.res_exp[7].ACLR
rstn_i => ctrl.res_sgn.ACLR
rstn_i => ctrl.rounded.ACLR
rstn_i => ctrl.cnt_uf.ACLR
rstn_i => ctrl.cnt_of.ACLR
rstn_i => ctrl.cnt_pre[7].ACLR
rstn_i => ctrl.cnt_pre[8].ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.cnt[5].ACLR
rstn_i => ctrl.cnt[6].ACLR
rstn_i => ctrl.cnt[7].ACLR
rstn_i => ctrl.cnt[8].ACLR
rstn_i => ctrl.norm_r.ACLR
rstn_i => ctrl.state~3.DATAIN
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
rmode_i[0] => Mux0.IN10
rmode_i[0] => Mux1.IN10
rmode_i[1] => Mux0.IN9
rmode_i[1] => Mux1.IN9
rmode_i[2] => Mux0.IN8
rmode_i[2] => Mux1.IN8
funct_i => ctrl.DATAB
funct_i => ctrl.DATAB
sign_i => ctrl.DATAB
exponent_i[0] => ctrl.DATAB
exponent_i[1] => ctrl.DATAB
exponent_i[2] => ctrl.DATAB
exponent_i[3] => ctrl.DATAB
exponent_i[4] => ctrl.DATAB
exponent_i[5] => ctrl.DATAB
exponent_i[6] => ctrl.DATAB
exponent_i[7] => ctrl.DATAB
exponent_i[8] => ctrl.DATAB
mantissa_i[0] => tmp_v.IN1
mantissa_i[0] => Equal4.IN95
mantissa_i[1] => tmp_v.IN1
mantissa_i[1] => Equal4.IN94
mantissa_i[2] => tmp_v.IN1
mantissa_i[2] => Equal4.IN93
mantissa_i[3] => tmp_v.IN1
mantissa_i[3] => Equal4.IN92
mantissa_i[4] => tmp_v.IN1
mantissa_i[4] => Equal4.IN91
mantissa_i[5] => tmp_v.IN1
mantissa_i[5] => Equal4.IN90
mantissa_i[6] => tmp_v.IN1
mantissa_i[6] => Equal4.IN89
mantissa_i[7] => tmp_v.IN1
mantissa_i[7] => Equal4.IN88
mantissa_i[8] => tmp_v.IN1
mantissa_i[8] => Equal4.IN87
mantissa_i[9] => tmp_v.IN1
mantissa_i[9] => Equal4.IN86
mantissa_i[10] => tmp_v.IN1
mantissa_i[10] => Equal4.IN85
mantissa_i[11] => tmp_v.IN1
mantissa_i[11] => Equal4.IN84
mantissa_i[12] => tmp_v.IN1
mantissa_i[12] => Equal4.IN83
mantissa_i[13] => tmp_v.IN1
mantissa_i[13] => Equal4.IN82
mantissa_i[14] => tmp_v.IN1
mantissa_i[14] => Equal4.IN81
mantissa_i[15] => tmp_v.IN1
mantissa_i[15] => Equal4.IN80
mantissa_i[16] => tmp_v.IN1
mantissa_i[16] => Equal4.IN79
mantissa_i[17] => tmp_v.IN1
mantissa_i[17] => Equal4.IN78
mantissa_i[18] => tmp_v.IN1
mantissa_i[18] => Equal4.IN77
mantissa_i[19] => tmp_v.IN0
mantissa_i[19] => Equal4.IN76
mantissa_i[20] => tmp_v.IN1
mantissa_i[20] => Equal4.IN75
mantissa_i[21] => Equal4.IN74
mantissa_i[21] => Selector83.IN4
mantissa_i[22] => Equal4.IN73
mantissa_i[22] => Selector82.IN4
mantissa_i[23] => Equal4.IN72
mantissa_i[23] => Selector81.IN3
mantissa_i[24] => Equal4.IN71
mantissa_i[24] => Selector80.IN3
mantissa_i[25] => Equal4.IN70
mantissa_i[25] => Selector79.IN3
mantissa_i[26] => Equal4.IN69
mantissa_i[26] => Selector78.IN3
mantissa_i[27] => Equal4.IN68
mantissa_i[27] => Selector77.IN3
mantissa_i[28] => Equal4.IN67
mantissa_i[28] => Selector76.IN3
mantissa_i[29] => Equal4.IN66
mantissa_i[29] => Selector75.IN3
mantissa_i[30] => Equal4.IN65
mantissa_i[30] => Selector74.IN3
mantissa_i[31] => Equal4.IN64
mantissa_i[31] => Selector73.IN3
mantissa_i[32] => Equal4.IN63
mantissa_i[32] => Selector72.IN3
mantissa_i[33] => Equal4.IN62
mantissa_i[33] => Selector71.IN3
mantissa_i[34] => Equal4.IN61
mantissa_i[34] => Selector70.IN3
mantissa_i[35] => Equal4.IN60
mantissa_i[35] => Selector69.IN3
mantissa_i[36] => Equal4.IN59
mantissa_i[36] => Selector68.IN3
mantissa_i[37] => Equal4.IN58
mantissa_i[37] => Selector67.IN3
mantissa_i[38] => Equal4.IN57
mantissa_i[38] => Selector66.IN3
mantissa_i[39] => Equal4.IN56
mantissa_i[39] => Selector65.IN3
mantissa_i[40] => Equal4.IN55
mantissa_i[40] => Selector64.IN3
mantissa_i[41] => Equal4.IN54
mantissa_i[41] => Selector63.IN3
mantissa_i[42] => Equal4.IN53
mantissa_i[42] => Selector62.IN3
mantissa_i[43] => Equal4.IN52
mantissa_i[43] => Selector61.IN3
mantissa_i[44] => Equal4.IN51
mantissa_i[44] => Selector60.IN3
mantissa_i[45] => Equal4.IN50
mantissa_i[45] => Selector59.IN3
mantissa_i[46] => Equal4.IN49
mantissa_i[46] => Selector58.IN2
mantissa_i[47] => Equal4.IN48
mantissa_i[47] => Selector57.IN2
integer_i[0] => Selector58.IN3
integer_i[1] => Selector57.IN3
integer_i[2] => Selector56.IN4
integer_i[3] => Selector55.IN4
integer_i[4] => Selector54.IN4
integer_i[5] => Selector53.IN4
integer_i[6] => Selector52.IN4
integer_i[7] => Selector51.IN4
integer_i[8] => Selector50.IN4
integer_i[9] => Selector49.IN4
integer_i[10] => Selector48.IN4
integer_i[11] => Selector47.IN4
integer_i[12] => Selector46.IN4
integer_i[13] => Selector45.IN4
integer_i[14] => Selector44.IN4
integer_i[15] => Selector43.IN4
integer_i[16] => Selector42.IN4
integer_i[17] => Selector41.IN4
integer_i[18] => Selector40.IN4
integer_i[19] => Selector39.IN4
integer_i[20] => Selector38.IN4
integer_i[21] => Selector37.IN4
integer_i[22] => Selector36.IN4
integer_i[23] => Selector35.IN4
integer_i[24] => Selector34.IN4
integer_i[25] => Selector33.IN4
integer_i[26] => Selector32.IN4
integer_i[27] => Selector31.IN4
integer_i[28] => Selector30.IN4
integer_i[29] => Selector29.IN4
integer_i[30] => Selector28.IN4
integer_i[31] => Selector27.IN4
class_i[0] => ctrl.DATAB
class_i[1] => ~NO_FANOUT~
class_i[2] => ctrl.DATAB
class_i[3] => ctrl.DATAB
class_i[4] => ctrl.DATAB
class_i[5] => ctrl.DATAB
class_i[6] => ~NO_FANOUT~
class_i[7] => ctrl.DATAB
class_i[8] => ctrl.DATAB
class_i[9] => ctrl.DATAB
flags_i[0] => ctrl.DATAB
flags_i[1] => ctrl.DATAB
flags_i[2] => ctrl.DATAB
flags_i[3] => ctrl.DATAB
flags_i[4] => ctrl.DATAB
result_o[0] <= ctrl.res_man[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= ctrl.res_man[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= ctrl.res_man[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= ctrl.res_man[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= ctrl.res_man[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= ctrl.res_man[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= ctrl.res_man[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= ctrl.res_man[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[8] <= ctrl.res_man[8].DB_MAX_OUTPUT_PORT_TYPE
result_o[9] <= ctrl.res_man[9].DB_MAX_OUTPUT_PORT_TYPE
result_o[10] <= ctrl.res_man[10].DB_MAX_OUTPUT_PORT_TYPE
result_o[11] <= ctrl.res_man[11].DB_MAX_OUTPUT_PORT_TYPE
result_o[12] <= ctrl.res_man[12].DB_MAX_OUTPUT_PORT_TYPE
result_o[13] <= ctrl.res_man[13].DB_MAX_OUTPUT_PORT_TYPE
result_o[14] <= ctrl.res_man[14].DB_MAX_OUTPUT_PORT_TYPE
result_o[15] <= ctrl.res_man[15].DB_MAX_OUTPUT_PORT_TYPE
result_o[16] <= ctrl.res_man[16].DB_MAX_OUTPUT_PORT_TYPE
result_o[17] <= ctrl.res_man[17].DB_MAX_OUTPUT_PORT_TYPE
result_o[18] <= ctrl.res_man[18].DB_MAX_OUTPUT_PORT_TYPE
result_o[19] <= ctrl.res_man[19].DB_MAX_OUTPUT_PORT_TYPE
result_o[20] <= ctrl.res_man[20].DB_MAX_OUTPUT_PORT_TYPE
result_o[21] <= ctrl.res_man[21].DB_MAX_OUTPUT_PORT_TYPE
result_o[22] <= ctrl.res_man[22].DB_MAX_OUTPUT_PORT_TYPE
result_o[23] <= ctrl.res_exp[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[24] <= ctrl.res_exp[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[25] <= ctrl.res_exp[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[26] <= ctrl.res_exp[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[27] <= ctrl.res_exp[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[28] <= ctrl.res_exp[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[29] <= ctrl.res_exp[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[30] <= ctrl.res_exp[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[31] <= ctrl.res_sgn.DB_MAX_OUTPUT_PORT_TYPE
flags_o[0] <= ctrl.flags[0].DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= ctrl.flags[1].DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= ctrl.flags[2].DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= ctrl.flags[3].DB_MAX_OUTPUT_PORT_TYPE
flags_o[4] <= ctrl.flags[4].DB_MAX_OUTPUT_PORT_TYPE
done_o <= done_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
clk_i => arbiter.bus_err.CLK
clk_i => arbiter.pend_wr.CLK
clk_i => arbiter.pend_rd.CLK
clk_i => rdata_o[0]~reg0.CLK
clk_i => rdata_o[1]~reg0.CLK
clk_i => rdata_o[2]~reg0.CLK
clk_i => rdata_o[3]~reg0.CLK
clk_i => rdata_o[4]~reg0.CLK
clk_i => rdata_o[5]~reg0.CLK
clk_i => rdata_o[6]~reg0.CLK
clk_i => rdata_o[7]~reg0.CLK
clk_i => rdata_o[8]~reg0.CLK
clk_i => rdata_o[9]~reg0.CLK
clk_i => rdata_o[10]~reg0.CLK
clk_i => rdata_o[11]~reg0.CLK
clk_i => rdata_o[12]~reg0.CLK
clk_i => rdata_o[13]~reg0.CLK
clk_i => rdata_o[14]~reg0.CLK
clk_i => rdata_o[15]~reg0.CLK
clk_i => rdata_o[16]~reg0.CLK
clk_i => rdata_o[17]~reg0.CLK
clk_i => rdata_o[18]~reg0.CLK
clk_i => rdata_o[19]~reg0.CLK
clk_i => rdata_o[20]~reg0.CLK
clk_i => rdata_o[21]~reg0.CLK
clk_i => rdata_o[22]~reg0.CLK
clk_i => rdata_o[23]~reg0.CLK
clk_i => rdata_o[24]~reg0.CLK
clk_i => rdata_o[25]~reg0.CLK
clk_i => rdata_o[26]~reg0.CLK
clk_i => rdata_o[27]~reg0.CLK
clk_i => rdata_o[28]~reg0.CLK
clk_i => rdata_o[29]~reg0.CLK
clk_i => rdata_o[30]~reg0.CLK
clk_i => rdata_o[31]~reg0.CLK
clk_i => bus_req_o.ben[0]~reg0.CLK
clk_i => bus_req_o.ben[1]~reg0.CLK
clk_i => bus_req_o.ben[2]~reg0.CLK
clk_i => bus_req_o.ben[3]~reg0.CLK
clk_i => bus_req_o.data[0]~reg0.CLK
clk_i => bus_req_o.data[1]~reg0.CLK
clk_i => bus_req_o.data[2]~reg0.CLK
clk_i => bus_req_o.data[3]~reg0.CLK
clk_i => bus_req_o.data[4]~reg0.CLK
clk_i => bus_req_o.data[5]~reg0.CLK
clk_i => bus_req_o.data[6]~reg0.CLK
clk_i => bus_req_o.data[7]~reg0.CLK
clk_i => bus_req_o.data[8]~reg0.CLK
clk_i => bus_req_o.data[9]~reg0.CLK
clk_i => bus_req_o.data[10]~reg0.CLK
clk_i => bus_req_o.data[11]~reg0.CLK
clk_i => bus_req_o.data[12]~reg0.CLK
clk_i => bus_req_o.data[13]~reg0.CLK
clk_i => bus_req_o.data[14]~reg0.CLK
clk_i => bus_req_o.data[15]~reg0.CLK
clk_i => bus_req_o.data[16]~reg0.CLK
clk_i => bus_req_o.data[17]~reg0.CLK
clk_i => bus_req_o.data[18]~reg0.CLK
clk_i => bus_req_o.data[19]~reg0.CLK
clk_i => bus_req_o.data[20]~reg0.CLK
clk_i => bus_req_o.data[21]~reg0.CLK
clk_i => bus_req_o.data[22]~reg0.CLK
clk_i => bus_req_o.data[23]~reg0.CLK
clk_i => bus_req_o.data[24]~reg0.CLK
clk_i => bus_req_o.data[25]~reg0.CLK
clk_i => bus_req_o.data[26]~reg0.CLK
clk_i => bus_req_o.data[27]~reg0.CLK
clk_i => bus_req_o.data[28]~reg0.CLK
clk_i => bus_req_o.data[29]~reg0.CLK
clk_i => bus_req_o.data[30]~reg0.CLK
clk_i => bus_req_o.data[31]~reg0.CLK
clk_i => bus_req_o.rvso~reg0.CLK
clk_i => bus_req_o.priv~reg0.CLK
clk_i => misaligned.CLK
clk_i => mar[0].CLK
clk_i => mar[1].CLK
clk_i => mar[2].CLK
clk_i => mar[3].CLK
clk_i => mar[4].CLK
clk_i => mar[5].CLK
clk_i => mar[6].CLK
clk_i => mar[7].CLK
clk_i => mar[8].CLK
clk_i => mar[9].CLK
clk_i => mar[10].CLK
clk_i => mar[11].CLK
clk_i => mar[12].CLK
clk_i => mar[13].CLK
clk_i => mar[14].CLK
clk_i => mar[15].CLK
clk_i => mar[16].CLK
clk_i => mar[17].CLK
clk_i => mar[18].CLK
clk_i => mar[19].CLK
clk_i => mar[20].CLK
clk_i => mar[21].CLK
clk_i => mar[22].CLK
clk_i => mar[23].CLK
clk_i => mar[24].CLK
clk_i => mar[25].CLK
clk_i => mar[26].CLK
clk_i => mar[27].CLK
clk_i => mar[28].CLK
clk_i => mar[29].CLK
clk_i => mar[30].CLK
clk_i => mar[31].CLK
rstn_i => rdata_o[0]~reg0.ACLR
rstn_i => rdata_o[1]~reg0.ACLR
rstn_i => rdata_o[2]~reg0.ACLR
rstn_i => rdata_o[3]~reg0.ACLR
rstn_i => rdata_o[4]~reg0.ACLR
rstn_i => rdata_o[5]~reg0.ACLR
rstn_i => rdata_o[6]~reg0.ACLR
rstn_i => rdata_o[7]~reg0.ACLR
rstn_i => rdata_o[8]~reg0.ACLR
rstn_i => rdata_o[9]~reg0.ACLR
rstn_i => rdata_o[10]~reg0.ACLR
rstn_i => rdata_o[11]~reg0.ACLR
rstn_i => rdata_o[12]~reg0.ACLR
rstn_i => rdata_o[13]~reg0.ACLR
rstn_i => rdata_o[14]~reg0.ACLR
rstn_i => rdata_o[15]~reg0.ACLR
rstn_i => rdata_o[16]~reg0.ACLR
rstn_i => rdata_o[17]~reg0.ACLR
rstn_i => rdata_o[18]~reg0.ACLR
rstn_i => rdata_o[19]~reg0.ACLR
rstn_i => rdata_o[20]~reg0.ACLR
rstn_i => rdata_o[21]~reg0.ACLR
rstn_i => rdata_o[22]~reg0.ACLR
rstn_i => rdata_o[23]~reg0.ACLR
rstn_i => rdata_o[24]~reg0.ACLR
rstn_i => rdata_o[25]~reg0.ACLR
rstn_i => rdata_o[26]~reg0.ACLR
rstn_i => rdata_o[27]~reg0.ACLR
rstn_i => rdata_o[28]~reg0.ACLR
rstn_i => rdata_o[29]~reg0.ACLR
rstn_i => rdata_o[30]~reg0.ACLR
rstn_i => rdata_o[31]~reg0.ACLR
rstn_i => misaligned.ACLR
rstn_i => mar[0].ACLR
rstn_i => mar[1].ACLR
rstn_i => mar[2].ACLR
rstn_i => mar[3].ACLR
rstn_i => mar[4].ACLR
rstn_i => mar[5].ACLR
rstn_i => mar[6].ACLR
rstn_i => mar[7].ACLR
rstn_i => mar[8].ACLR
rstn_i => mar[9].ACLR
rstn_i => mar[10].ACLR
rstn_i => mar[11].ACLR
rstn_i => mar[12].ACLR
rstn_i => mar[13].ACLR
rstn_i => mar[14].ACLR
rstn_i => mar[15].ACLR
rstn_i => mar[16].ACLR
rstn_i => mar[17].ACLR
rstn_i => mar[18].ACLR
rstn_i => mar[19].ACLR
rstn_i => mar[20].ACLR
rstn_i => mar[21].ACLR
rstn_i => mar[22].ACLR
rstn_i => mar[23].ACLR
rstn_i => mar[24].ACLR
rstn_i => mar[25].ACLR
rstn_i => mar[26].ACLR
rstn_i => mar[27].ACLR
rstn_i => mar[28].ACLR
rstn_i => mar[29].ACLR
rstn_i => mar[30].ACLR
rstn_i => mar[31].ACLR
rstn_i => bus_req_o.ben[0]~reg0.ACLR
rstn_i => bus_req_o.ben[1]~reg0.ACLR
rstn_i => bus_req_o.ben[2]~reg0.ACLR
rstn_i => bus_req_o.ben[3]~reg0.ACLR
rstn_i => bus_req_o.data[0]~reg0.ACLR
rstn_i => bus_req_o.data[1]~reg0.ACLR
rstn_i => bus_req_o.data[2]~reg0.ACLR
rstn_i => bus_req_o.data[3]~reg0.ACLR
rstn_i => bus_req_o.data[4]~reg0.ACLR
rstn_i => bus_req_o.data[5]~reg0.ACLR
rstn_i => bus_req_o.data[6]~reg0.ACLR
rstn_i => bus_req_o.data[7]~reg0.ACLR
rstn_i => bus_req_o.data[8]~reg0.ACLR
rstn_i => bus_req_o.data[9]~reg0.ACLR
rstn_i => bus_req_o.data[10]~reg0.ACLR
rstn_i => bus_req_o.data[11]~reg0.ACLR
rstn_i => bus_req_o.data[12]~reg0.ACLR
rstn_i => bus_req_o.data[13]~reg0.ACLR
rstn_i => bus_req_o.data[14]~reg0.ACLR
rstn_i => bus_req_o.data[15]~reg0.ACLR
rstn_i => bus_req_o.data[16]~reg0.ACLR
rstn_i => bus_req_o.data[17]~reg0.ACLR
rstn_i => bus_req_o.data[18]~reg0.ACLR
rstn_i => bus_req_o.data[19]~reg0.ACLR
rstn_i => bus_req_o.data[20]~reg0.ACLR
rstn_i => bus_req_o.data[21]~reg0.ACLR
rstn_i => bus_req_o.data[22]~reg0.ACLR
rstn_i => bus_req_o.data[23]~reg0.ACLR
rstn_i => bus_req_o.data[24]~reg0.ACLR
rstn_i => bus_req_o.data[25]~reg0.ACLR
rstn_i => bus_req_o.data[26]~reg0.ACLR
rstn_i => bus_req_o.data[27]~reg0.ACLR
rstn_i => bus_req_o.data[28]~reg0.ACLR
rstn_i => bus_req_o.data[29]~reg0.ACLR
rstn_i => bus_req_o.data[30]~reg0.ACLR
rstn_i => bus_req_o.data[31]~reg0.ACLR
rstn_i => bus_req_o.rvso~reg0.ACLR
rstn_i => bus_req_o.priv~reg0.ACLR
rstn_i => arbiter.bus_err.ACLR
rstn_i => arbiter.pend_wr.ACLR
rstn_i => arbiter.pend_rd.ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => access_arbiter.IN0
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => ~NO_FANOUT~
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => Mux0.IN4
ctrl_i.ir_funct3[0] => Mux1.IN1
ctrl_i.ir_funct3[0] => Mux2.IN1
ctrl_i.ir_funct3[0] => Mux3.IN1
ctrl_i.ir_funct3[0] => Mux4.IN1
ctrl_i.ir_funct3[0] => Mux5.IN1
ctrl_i.ir_funct3[0] => Mux6.IN1
ctrl_i.ir_funct3[0] => Mux7.IN1
ctrl_i.ir_funct3[0] => Mux8.IN1
ctrl_i.ir_funct3[0] => Mux9.IN1
ctrl_i.ir_funct3[0] => Mux10.IN1
ctrl_i.ir_funct3[0] => Mux11.IN1
ctrl_i.ir_funct3[0] => Mux12.IN1
ctrl_i.ir_funct3[0] => Mux13.IN1
ctrl_i.ir_funct3[0] => Mux14.IN1
ctrl_i.ir_funct3[0] => Mux15.IN1
ctrl_i.ir_funct3[0] => Mux16.IN1
ctrl_i.ir_funct3[0] => Mux17.IN4
ctrl_i.ir_funct3[0] => Mux18.IN4
ctrl_i.ir_funct3[0] => Mux19.IN5
ctrl_i.ir_funct3[0] => Mux20.IN5
ctrl_i.ir_funct3[0] => Mux30.IN3
ctrl_i.ir_funct3[0] => Mux31.IN3
ctrl_i.ir_funct3[0] => Mux32.IN3
ctrl_i.ir_funct3[0] => Mux33.IN3
ctrl_i.ir_funct3[0] => Mux34.IN3
ctrl_i.ir_funct3[0] => Mux35.IN3
ctrl_i.ir_funct3[0] => Mux36.IN3
ctrl_i.ir_funct3[0] => Mux37.IN3
ctrl_i.ir_funct3[0] => Mux38.IN3
ctrl_i.ir_funct3[0] => Mux39.IN3
ctrl_i.ir_funct3[0] => Mux40.IN3
ctrl_i.ir_funct3[0] => Mux41.IN3
ctrl_i.ir_funct3[0] => Mux42.IN3
ctrl_i.ir_funct3[0] => Mux43.IN3
ctrl_i.ir_funct3[0] => Mux44.IN3
ctrl_i.ir_funct3[0] => Mux45.IN3
ctrl_i.ir_funct3[0] => Mux46.IN3
ctrl_i.ir_funct3[0] => Mux47.IN3
ctrl_i.ir_funct3[0] => Mux48.IN3
ctrl_i.ir_funct3[0] => Mux49.IN3
ctrl_i.ir_funct3[0] => Mux50.IN3
ctrl_i.ir_funct3[0] => Mux51.IN3
ctrl_i.ir_funct3[0] => Mux52.IN3
ctrl_i.ir_funct3[0] => Mux53.IN3
ctrl_i.ir_funct3[0] => Mux54.IN3
ctrl_i.ir_funct3[0] => Mux55.IN3
ctrl_i.ir_funct3[0] => Mux56.IN3
ctrl_i.ir_funct3[0] => Mux57.IN3
ctrl_i.ir_funct3[0] => Mux58.IN3
ctrl_i.ir_funct3[0] => Mux59.IN3
ctrl_i.ir_funct3[0] => Mux60.IN3
ctrl_i.ir_funct3[0] => Mux61.IN3
ctrl_i.ir_funct3[1] => Mux0.IN3
ctrl_i.ir_funct3[1] => Mux1.IN0
ctrl_i.ir_funct3[1] => Mux2.IN0
ctrl_i.ir_funct3[1] => Mux3.IN0
ctrl_i.ir_funct3[1] => Mux4.IN0
ctrl_i.ir_funct3[1] => Mux5.IN0
ctrl_i.ir_funct3[1] => Mux6.IN0
ctrl_i.ir_funct3[1] => Mux7.IN0
ctrl_i.ir_funct3[1] => Mux8.IN0
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => Mux9.IN0
ctrl_i.ir_funct3[1] => Mux10.IN0
ctrl_i.ir_funct3[1] => Mux11.IN0
ctrl_i.ir_funct3[1] => Mux12.IN0
ctrl_i.ir_funct3[1] => Mux13.IN0
ctrl_i.ir_funct3[1] => Mux14.IN0
ctrl_i.ir_funct3[1] => Mux15.IN0
ctrl_i.ir_funct3[1] => Mux16.IN0
ctrl_i.ir_funct3[1] => Mux17.IN3
ctrl_i.ir_funct3[1] => Mux18.IN3
ctrl_i.ir_funct3[1] => Mux19.IN4
ctrl_i.ir_funct3[1] => Mux20.IN4
ctrl_i.ir_funct3[1] => Mux30.IN2
ctrl_i.ir_funct3[1] => Mux31.IN2
ctrl_i.ir_funct3[1] => Mux32.IN2
ctrl_i.ir_funct3[1] => Mux33.IN2
ctrl_i.ir_funct3[1] => Mux34.IN2
ctrl_i.ir_funct3[1] => Mux35.IN2
ctrl_i.ir_funct3[1] => Mux36.IN2
ctrl_i.ir_funct3[1] => Mux37.IN2
ctrl_i.ir_funct3[1] => Mux38.IN2
ctrl_i.ir_funct3[1] => Mux39.IN2
ctrl_i.ir_funct3[1] => Mux40.IN2
ctrl_i.ir_funct3[1] => Mux41.IN2
ctrl_i.ir_funct3[1] => Mux42.IN2
ctrl_i.ir_funct3[1] => Mux43.IN2
ctrl_i.ir_funct3[1] => Mux44.IN2
ctrl_i.ir_funct3[1] => Mux45.IN2
ctrl_i.ir_funct3[1] => Mux46.IN2
ctrl_i.ir_funct3[1] => Mux47.IN2
ctrl_i.ir_funct3[1] => Mux48.IN2
ctrl_i.ir_funct3[1] => Mux49.IN2
ctrl_i.ir_funct3[1] => Mux50.IN2
ctrl_i.ir_funct3[1] => Mux51.IN2
ctrl_i.ir_funct3[1] => Mux52.IN2
ctrl_i.ir_funct3[1] => Mux53.IN2
ctrl_i.ir_funct3[1] => Mux54.IN2
ctrl_i.ir_funct3[1] => Mux55.IN2
ctrl_i.ir_funct3[1] => Mux56.IN2
ctrl_i.ir_funct3[1] => Mux57.IN2
ctrl_i.ir_funct3[1] => Mux58.IN2
ctrl_i.ir_funct3[1] => Mux59.IN2
ctrl_i.ir_funct3[1] => Mux60.IN2
ctrl_i.ir_funct3[1] => Mux61.IN2
ctrl_i.ir_funct3[2] => rdata_o.IN0
ctrl_i.ir_funct3[2] => rdata_o.IN0
ctrl_i.ir_funct3[2] => rdata_o.IN1
ctrl_i.lsu_priv => bus_req_o.priv~reg0.DATAIN
ctrl_i.lsu_fencei => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => mar[31].ENA
ctrl_i.lsu_mo_we => mar[30].ENA
ctrl_i.lsu_mo_we => mar[29].ENA
ctrl_i.lsu_mo_we => mar[28].ENA
ctrl_i.lsu_mo_we => mar[27].ENA
ctrl_i.lsu_mo_we => mar[26].ENA
ctrl_i.lsu_mo_we => mar[25].ENA
ctrl_i.lsu_mo_we => mar[24].ENA
ctrl_i.lsu_mo_we => mar[23].ENA
ctrl_i.lsu_mo_we => mar[22].ENA
ctrl_i.lsu_mo_we => mar[21].ENA
ctrl_i.lsu_mo_we => mar[20].ENA
ctrl_i.lsu_mo_we => mar[19].ENA
ctrl_i.lsu_mo_we => mar[18].ENA
ctrl_i.lsu_mo_we => mar[17].ENA
ctrl_i.lsu_mo_we => mar[16].ENA
ctrl_i.lsu_mo_we => mar[15].ENA
ctrl_i.lsu_mo_we => mar[14].ENA
ctrl_i.lsu_mo_we => mar[13].ENA
ctrl_i.lsu_mo_we => mar[12].ENA
ctrl_i.lsu_mo_we => mar[11].ENA
ctrl_i.lsu_mo_we => mar[10].ENA
ctrl_i.lsu_mo_we => mar[9].ENA
ctrl_i.lsu_mo_we => mar[8].ENA
ctrl_i.lsu_mo_we => mar[7].ENA
ctrl_i.lsu_mo_we => mar[6].ENA
ctrl_i.lsu_mo_we => mar[5].ENA
ctrl_i.lsu_mo_we => mar[4].ENA
ctrl_i.lsu_mo_we => mar[3].ENA
ctrl_i.lsu_mo_we => mar[2].ENA
ctrl_i.lsu_mo_we => mar[1].ENA
ctrl_i.lsu_mo_we => mar[0].ENA
ctrl_i.lsu_mo_we => misaligned.ENA
ctrl_i.lsu_mo_we => bus_req_o.priv~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.rvso~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[31]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[30]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[29]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[28]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[27]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[26]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[25]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[24]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[23]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[22]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[21]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[20]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[19]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[18]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[17]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[16]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[15]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[14]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[13]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[12]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[11]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[10]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[9]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[8]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[7]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[6]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[5]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[4]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[3]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[2]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[1]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[0]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[3]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[2]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[1]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[0]~reg0.ENA
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req_wr => arbiter.DATAB
ctrl_i.lsu_req_wr => we.IN1
ctrl_i.lsu_req_rd => arbiter.DATAB
ctrl_i.lsu_req_rd => re.IN1
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_mux[0] => ~NO_FANOUT~
ctrl_i.rf_mux[1] => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs3[0] => ~NO_FANOUT~
ctrl_i.rf_rs3[1] => ~NO_FANOUT~
ctrl_i.rf_rs3[2] => ~NO_FANOUT~
ctrl_i.rf_rs3[3] => ~NO_FANOUT~
ctrl_i.rf_rs3[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
addr_i[0] => misaligned.IN0
addr_i[0] => Mux0.IN5
addr_i[0] => Decoder0.IN1
addr_i[0] => mar[0].DATAIN
addr_i[1] => misaligned.IN1
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux17.IN5
addr_i[1] => Mux18.IN5
addr_i[1] => Mux19.IN3
addr_i[1] => Mux20.IN3
addr_i[1] => mar[1].DATAIN
addr_i[2] => mar[2].DATAIN
addr_i[3] => mar[3].DATAIN
addr_i[4] => mar[4].DATAIN
addr_i[5] => mar[5].DATAIN
addr_i[6] => mar[6].DATAIN
addr_i[7] => mar[7].DATAIN
addr_i[8] => mar[8].DATAIN
addr_i[9] => mar[9].DATAIN
addr_i[10] => mar[10].DATAIN
addr_i[11] => mar[11].DATAIN
addr_i[12] => mar[12].DATAIN
addr_i[13] => mar[13].DATAIN
addr_i[14] => mar[14].DATAIN
addr_i[15] => mar[15].DATAIN
addr_i[16] => mar[16].DATAIN
addr_i[17] => mar[17].DATAIN
addr_i[18] => mar[18].DATAIN
addr_i[19] => mar[19].DATAIN
addr_i[20] => mar[20].DATAIN
addr_i[21] => mar[21].DATAIN
addr_i[22] => mar[22].DATAIN
addr_i[23] => mar[23].DATAIN
addr_i[24] => mar[24].DATAIN
addr_i[25] => mar[25].DATAIN
addr_i[26] => mar[26].DATAIN
addr_i[27] => mar[27].DATAIN
addr_i[28] => mar[28].DATAIN
addr_i[29] => mar[29].DATAIN
addr_i[30] => mar[30].DATAIN
addr_i[31] => mar[31].DATAIN
wdata_i[0] => Mux8.IN5
wdata_i[0] => bus_req_o.DATAA
wdata_i[0] => Mux16.IN5
wdata_i[0] => bus_req_o.data[0]~reg0.DATAIN
wdata_i[1] => Mux7.IN5
wdata_i[1] => bus_req_o.DATAA
wdata_i[1] => Mux15.IN5
wdata_i[1] => bus_req_o.data[1]~reg0.DATAIN
wdata_i[2] => Mux6.IN5
wdata_i[2] => bus_req_o.DATAA
wdata_i[2] => Mux14.IN5
wdata_i[2] => bus_req_o.data[2]~reg0.DATAIN
wdata_i[3] => Mux5.IN5
wdata_i[3] => bus_req_o.DATAA
wdata_i[3] => Mux13.IN5
wdata_i[3] => bus_req_o.data[3]~reg0.DATAIN
wdata_i[4] => Mux4.IN5
wdata_i[4] => bus_req_o.DATAA
wdata_i[4] => Mux12.IN5
wdata_i[4] => bus_req_o.data[4]~reg0.DATAIN
wdata_i[5] => Mux3.IN5
wdata_i[5] => bus_req_o.DATAA
wdata_i[5] => Mux11.IN5
wdata_i[5] => bus_req_o.data[5]~reg0.DATAIN
wdata_i[6] => Mux2.IN5
wdata_i[6] => bus_req_o.DATAA
wdata_i[6] => Mux10.IN5
wdata_i[6] => bus_req_o.data[6]~reg0.DATAIN
wdata_i[7] => Mux1.IN5
wdata_i[7] => bus_req_o.DATAA
wdata_i[7] => Mux9.IN5
wdata_i[7] => bus_req_o.data[7]~reg0.DATAIN
wdata_i[8] => Mux8.IN4
wdata_i[8] => Mux16.IN2
wdata_i[8] => Mux16.IN3
wdata_i[8] => Mux16.IN4
wdata_i[9] => Mux7.IN4
wdata_i[9] => Mux15.IN2
wdata_i[9] => Mux15.IN3
wdata_i[9] => Mux15.IN4
wdata_i[10] => Mux6.IN4
wdata_i[10] => Mux14.IN2
wdata_i[10] => Mux14.IN3
wdata_i[10] => Mux14.IN4
wdata_i[11] => Mux5.IN4
wdata_i[11] => Mux13.IN2
wdata_i[11] => Mux13.IN3
wdata_i[11] => Mux13.IN4
wdata_i[12] => Mux4.IN4
wdata_i[12] => Mux12.IN2
wdata_i[12] => Mux12.IN3
wdata_i[12] => Mux12.IN4
wdata_i[13] => Mux3.IN4
wdata_i[13] => Mux11.IN2
wdata_i[13] => Mux11.IN3
wdata_i[13] => Mux11.IN4
wdata_i[14] => Mux2.IN4
wdata_i[14] => Mux10.IN2
wdata_i[14] => Mux10.IN3
wdata_i[14] => Mux10.IN4
wdata_i[15] => Mux1.IN4
wdata_i[15] => Mux9.IN2
wdata_i[15] => Mux9.IN3
wdata_i[15] => Mux9.IN4
wdata_i[16] => bus_req_o.DATAB
wdata_i[17] => bus_req_o.DATAB
wdata_i[18] => bus_req_o.DATAB
wdata_i[19] => bus_req_o.DATAB
wdata_i[20] => bus_req_o.DATAB
wdata_i[21] => bus_req_o.DATAB
wdata_i[22] => bus_req_o.DATAB
wdata_i[23] => bus_req_o.DATAB
wdata_i[24] => Mux8.IN2
wdata_i[24] => Mux8.IN3
wdata_i[25] => Mux7.IN2
wdata_i[25] => Mux7.IN3
wdata_i[26] => Mux6.IN2
wdata_i[26] => Mux6.IN3
wdata_i[27] => Mux5.IN2
wdata_i[27] => Mux5.IN3
wdata_i[28] => Mux4.IN2
wdata_i[28] => Mux4.IN3
wdata_i[29] => Mux3.IN2
wdata_i[29] => Mux3.IN3
wdata_i[30] => Mux2.IN2
wdata_i[30] => Mux2.IN3
wdata_i[31] => Mux1.IN2
wdata_i[31] => Mux1.IN3
rdata_o[0] <= rdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[17] <= rdata_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[18] <= rdata_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[19] <= rdata_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[20] <= rdata_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[21] <= rdata_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[22] <= rdata_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[23] <= rdata_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[24] <= rdata_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[25] <= rdata_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[26] <= rdata_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[27] <= rdata_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[28] <= rdata_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[29] <= rdata_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[30] <= rdata_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[31] <= rdata_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mar_o[0] <= mar[0].DB_MAX_OUTPUT_PORT_TYPE
mar_o[1] <= mar[1].DB_MAX_OUTPUT_PORT_TYPE
mar_o[2] <= mar[2].DB_MAX_OUTPUT_PORT_TYPE
mar_o[3] <= mar[3].DB_MAX_OUTPUT_PORT_TYPE
mar_o[4] <= mar[4].DB_MAX_OUTPUT_PORT_TYPE
mar_o[5] <= mar[5].DB_MAX_OUTPUT_PORT_TYPE
mar_o[6] <= mar[6].DB_MAX_OUTPUT_PORT_TYPE
mar_o[7] <= mar[7].DB_MAX_OUTPUT_PORT_TYPE
mar_o[8] <= mar[8].DB_MAX_OUTPUT_PORT_TYPE
mar_o[9] <= mar[9].DB_MAX_OUTPUT_PORT_TYPE
mar_o[10] <= mar[10].DB_MAX_OUTPUT_PORT_TYPE
mar_o[11] <= mar[11].DB_MAX_OUTPUT_PORT_TYPE
mar_o[12] <= mar[12].DB_MAX_OUTPUT_PORT_TYPE
mar_o[13] <= mar[13].DB_MAX_OUTPUT_PORT_TYPE
mar_o[14] <= mar[14].DB_MAX_OUTPUT_PORT_TYPE
mar_o[15] <= mar[15].DB_MAX_OUTPUT_PORT_TYPE
mar_o[16] <= mar[16].DB_MAX_OUTPUT_PORT_TYPE
mar_o[17] <= mar[17].DB_MAX_OUTPUT_PORT_TYPE
mar_o[18] <= mar[18].DB_MAX_OUTPUT_PORT_TYPE
mar_o[19] <= mar[19].DB_MAX_OUTPUT_PORT_TYPE
mar_o[20] <= mar[20].DB_MAX_OUTPUT_PORT_TYPE
mar_o[21] <= mar[21].DB_MAX_OUTPUT_PORT_TYPE
mar_o[22] <= mar[22].DB_MAX_OUTPUT_PORT_TYPE
mar_o[23] <= mar[23].DB_MAX_OUTPUT_PORT_TYPE
mar_o[24] <= mar[24].DB_MAX_OUTPUT_PORT_TYPE
mar_o[25] <= mar[25].DB_MAX_OUTPUT_PORT_TYPE
mar_o[26] <= mar[26].DB_MAX_OUTPUT_PORT_TYPE
mar_o[27] <= mar[27].DB_MAX_OUTPUT_PORT_TYPE
mar_o[28] <= mar[28].DB_MAX_OUTPUT_PORT_TYPE
mar_o[29] <= mar[29].DB_MAX_OUTPUT_PORT_TYPE
mar_o[30] <= mar[30].DB_MAX_OUTPUT_PORT_TYPE
mar_o[31] <= mar[31].DB_MAX_OUTPUT_PORT_TYPE
wait_o <= bus_rsp_i.ack.DB_MAX_OUTPUT_PORT_TYPE
ma_load_o <= ma_load_o.DB_MAX_OUTPUT_PORT_TYPE
ma_store_o <= ma_store_o.DB_MAX_OUTPUT_PORT_TYPE
be_load_o <= be_load_o.DB_MAX_OUTPUT_PORT_TYPE
be_store_o <= be_store_o.DB_MAX_OUTPUT_PORT_TYPE
pmp_r_fault_i => be_load_o.IN1
pmp_r_fault_i => re.IN1
pmp_w_fault_i => be_store_o.IN1
pmp_w_fault_i => we.IN1
bus_req_o.rvso <= bus_req_o.rvso~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.priv <= bus_req_o.priv~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.src <= <GND>
bus_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[0] <= bus_req_o.ben[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[1] <= bus_req_o.ben[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[2] <= bus_req_o.ben[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[3] <= bus_req_o.ben[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[0] <= bus_req_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[1] <= bus_req_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[2] <= bus_req_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[3] <= bus_req_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[4] <= bus_req_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[5] <= bus_req_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[6] <= bus_req_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[7] <= bus_req_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[8] <= bus_req_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[9] <= bus_req_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[10] <= bus_req_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[11] <= bus_req_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[12] <= bus_req_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[13] <= bus_req_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[14] <= bus_req_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[15] <= bus_req_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[16] <= bus_req_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[17] <= bus_req_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[18] <= bus_req_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[19] <= bus_req_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[20] <= bus_req_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[21] <= bus_req_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[22] <= bus_req_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[23] <= bus_req_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[24] <= bus_req_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[25] <= bus_req_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[26] <= bus_req_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[27] <= bus_req_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[28] <= bus_req_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[29] <= bus_req_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[30] <= bus_req_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[31] <= bus_req_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[0] <= mar[0].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[1] <= mar[1].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[2] <= mar[2].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[3] <= mar[3].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[4] <= mar[4].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[5] <= mar[5].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[6] <= mar[6].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[7] <= mar[7].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[8] <= mar[8].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[9] <= mar[9].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[10] <= mar[10].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[11] <= mar[11].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[12] <= mar[12].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[13] <= mar[13].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[14] <= mar[14].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[15] <= mar[15].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[16] <= mar[16].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[17] <= mar[17].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[18] <= mar[18].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[19] <= mar[19].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[20] <= mar[20].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[21] <= mar[21].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[22] <= mar[22].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[23] <= mar[23].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[24] <= mar[24].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[25] <= mar[25].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[26] <= mar[26].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[27] <= mar[27].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[28] <= mar[28].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[29] <= mar[29].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[30] <= mar[30].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[31] <= mar[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_i.err => bus_err.IN1
bus_rsp_i.ack => access_arbiter.IN1
bus_rsp_i.ack => wait_o.DATAIN
bus_rsp_i.data[0] => Mux29.IN3
bus_rsp_i.data[0] => rdata_o.DATAB
bus_rsp_i.data[0] => Mux61.IN4
bus_rsp_i.data[0] => Mux61.IN5
bus_rsp_i.data[1] => Mux28.IN3
bus_rsp_i.data[1] => rdata_o.DATAB
bus_rsp_i.data[1] => Mux60.IN4
bus_rsp_i.data[1] => Mux60.IN5
bus_rsp_i.data[2] => Mux27.IN3
bus_rsp_i.data[2] => rdata_o.DATAB
bus_rsp_i.data[2] => Mux59.IN4
bus_rsp_i.data[2] => Mux59.IN5
bus_rsp_i.data[3] => Mux26.IN3
bus_rsp_i.data[3] => rdata_o.DATAB
bus_rsp_i.data[3] => Mux58.IN4
bus_rsp_i.data[3] => Mux58.IN5
bus_rsp_i.data[4] => Mux25.IN3
bus_rsp_i.data[4] => rdata_o.DATAB
bus_rsp_i.data[4] => Mux57.IN4
bus_rsp_i.data[4] => Mux57.IN5
bus_rsp_i.data[5] => Mux24.IN3
bus_rsp_i.data[5] => rdata_o.DATAB
bus_rsp_i.data[5] => Mux56.IN4
bus_rsp_i.data[5] => Mux56.IN5
bus_rsp_i.data[6] => Mux23.IN3
bus_rsp_i.data[6] => rdata_o.DATAB
bus_rsp_i.data[6] => Mux55.IN4
bus_rsp_i.data[6] => Mux55.IN5
bus_rsp_i.data[7] => Mux22.IN3
bus_rsp_i.data[7] => rdata_o.DATAB
bus_rsp_i.data[7] => Mux54.IN4
bus_rsp_i.data[7] => Mux54.IN5
bus_rsp_i.data[7] => Mux21.IN3
bus_rsp_i.data[8] => Mux29.IN2
bus_rsp_i.data[8] => rdata_o.DATAB
bus_rsp_i.data[8] => Mux53.IN4
bus_rsp_i.data[8] => Mux53.IN5
bus_rsp_i.data[9] => Mux28.IN2
bus_rsp_i.data[9] => rdata_o.DATAB
bus_rsp_i.data[9] => Mux52.IN4
bus_rsp_i.data[9] => Mux52.IN5
bus_rsp_i.data[10] => Mux27.IN2
bus_rsp_i.data[10] => rdata_o.DATAB
bus_rsp_i.data[10] => Mux51.IN4
bus_rsp_i.data[10] => Mux51.IN5
bus_rsp_i.data[11] => Mux26.IN2
bus_rsp_i.data[11] => rdata_o.DATAB
bus_rsp_i.data[11] => Mux50.IN4
bus_rsp_i.data[11] => Mux50.IN5
bus_rsp_i.data[12] => Mux25.IN2
bus_rsp_i.data[12] => rdata_o.DATAB
bus_rsp_i.data[12] => Mux49.IN4
bus_rsp_i.data[12] => Mux49.IN5
bus_rsp_i.data[13] => Mux24.IN2
bus_rsp_i.data[13] => rdata_o.DATAB
bus_rsp_i.data[13] => Mux48.IN4
bus_rsp_i.data[13] => Mux48.IN5
bus_rsp_i.data[14] => Mux23.IN2
bus_rsp_i.data[14] => rdata_o.DATAB
bus_rsp_i.data[14] => Mux47.IN4
bus_rsp_i.data[14] => Mux47.IN5
bus_rsp_i.data[15] => Mux22.IN2
bus_rsp_i.data[15] => rdata_o.IN1
bus_rsp_i.data[15] => rdata_o.DATAB
bus_rsp_i.data[15] => Mux46.IN4
bus_rsp_i.data[15] => Mux46.IN5
bus_rsp_i.data[15] => Mux21.IN2
bus_rsp_i.data[16] => Mux29.IN1
bus_rsp_i.data[16] => rdata_o.DATAA
bus_rsp_i.data[16] => Mux45.IN4
bus_rsp_i.data[16] => Mux45.IN5
bus_rsp_i.data[17] => Mux28.IN1
bus_rsp_i.data[17] => rdata_o.DATAA
bus_rsp_i.data[17] => Mux44.IN4
bus_rsp_i.data[17] => Mux44.IN5
bus_rsp_i.data[18] => Mux27.IN1
bus_rsp_i.data[18] => rdata_o.DATAA
bus_rsp_i.data[18] => Mux43.IN4
bus_rsp_i.data[18] => Mux43.IN5
bus_rsp_i.data[19] => Mux26.IN1
bus_rsp_i.data[19] => rdata_o.DATAA
bus_rsp_i.data[19] => Mux42.IN4
bus_rsp_i.data[19] => Mux42.IN5
bus_rsp_i.data[20] => Mux25.IN1
bus_rsp_i.data[20] => rdata_o.DATAA
bus_rsp_i.data[20] => Mux41.IN4
bus_rsp_i.data[20] => Mux41.IN5
bus_rsp_i.data[21] => Mux24.IN1
bus_rsp_i.data[21] => rdata_o.DATAA
bus_rsp_i.data[21] => Mux40.IN4
bus_rsp_i.data[21] => Mux40.IN5
bus_rsp_i.data[22] => Mux23.IN1
bus_rsp_i.data[22] => rdata_o.DATAA
bus_rsp_i.data[22] => Mux39.IN4
bus_rsp_i.data[22] => Mux39.IN5
bus_rsp_i.data[23] => Mux22.IN1
bus_rsp_i.data[23] => rdata_o.DATAA
bus_rsp_i.data[23] => Mux38.IN4
bus_rsp_i.data[23] => Mux38.IN5
bus_rsp_i.data[23] => Mux21.IN1
bus_rsp_i.data[24] => Mux29.IN0
bus_rsp_i.data[24] => rdata_o.DATAA
bus_rsp_i.data[24] => Mux37.IN4
bus_rsp_i.data[24] => Mux37.IN5
bus_rsp_i.data[25] => Mux28.IN0
bus_rsp_i.data[25] => rdata_o.DATAA
bus_rsp_i.data[25] => Mux36.IN4
bus_rsp_i.data[25] => Mux36.IN5
bus_rsp_i.data[26] => Mux27.IN0
bus_rsp_i.data[26] => rdata_o.DATAA
bus_rsp_i.data[26] => Mux35.IN4
bus_rsp_i.data[26] => Mux35.IN5
bus_rsp_i.data[27] => Mux26.IN0
bus_rsp_i.data[27] => rdata_o.DATAA
bus_rsp_i.data[27] => Mux34.IN4
bus_rsp_i.data[27] => Mux34.IN5
bus_rsp_i.data[28] => Mux25.IN0
bus_rsp_i.data[28] => rdata_o.DATAA
bus_rsp_i.data[28] => Mux33.IN4
bus_rsp_i.data[28] => Mux33.IN5
bus_rsp_i.data[29] => Mux24.IN0
bus_rsp_i.data[29] => rdata_o.DATAA
bus_rsp_i.data[29] => Mux32.IN4
bus_rsp_i.data[29] => Mux32.IN5
bus_rsp_i.data[30] => Mux23.IN0
bus_rsp_i.data[30] => rdata_o.DATAA
bus_rsp_i.data[30] => Mux31.IN4
bus_rsp_i.data[30] => Mux31.IN5
bus_rsp_i.data[31] => Mux22.IN0
bus_rsp_i.data[31] => rdata_o.IN1
bus_rsp_i.data[31] => rdata_o.DATAA
bus_rsp_i.data[31] => Mux30.IN4
bus_rsp_i.data[31] => Mux30.IN5
bus_rsp_i.data[31] => Mux21.IN0


|top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
clk_i => b_wr_req_buf.CLK
clk_i => b_rd_req_buf.CLK
clk_i => a_wr_req_buf.CLK
clk_i => a_rd_req_buf.CLK
clk_i => arbiter.state~1.DATAIN
rstn_i => b_wr_req_buf.ACLR
rstn_i => b_rd_req_buf.ACLR
rstn_i => a_wr_req_buf.ACLR
rstn_i => a_rd_req_buf.ACLR
rstn_i => arbiter.state~3.DATAIN
a_req_i.rvso => rvso.DATAB
a_req_i.priv => priv.DATAB
a_req_i.src => src.DATAB
a_req_i.re => a_rd_req_buf.IN1
a_req_i.re => a_req_current.IN0
a_req_i.re => x_bus_re.DATAB
a_req_i.we => a_wr_req_buf.IN1
a_req_i.we => a_req_current.IN1
a_req_i.we => x_bus_we.DATAB
a_req_i.ben[0] => x_req_o.ben[0].DATAIN
a_req_i.ben[1] => x_req_o.ben[1].DATAIN
a_req_i.ben[2] => x_req_o.ben[2].DATAIN
a_req_i.ben[3] => x_req_o.ben[3].DATAIN
a_req_i.data[0] => x_req_o.data[0].DATAIN
a_req_i.data[1] => x_req_o.data[1].DATAIN
a_req_i.data[2] => x_req_o.data[2].DATAIN
a_req_i.data[3] => x_req_o.data[3].DATAIN
a_req_i.data[4] => x_req_o.data[4].DATAIN
a_req_i.data[5] => x_req_o.data[5].DATAIN
a_req_i.data[6] => x_req_o.data[6].DATAIN
a_req_i.data[7] => x_req_o.data[7].DATAIN
a_req_i.data[8] => x_req_o.data[8].DATAIN
a_req_i.data[9] => x_req_o.data[9].DATAIN
a_req_i.data[10] => x_req_o.data[10].DATAIN
a_req_i.data[11] => x_req_o.data[11].DATAIN
a_req_i.data[12] => x_req_o.data[12].DATAIN
a_req_i.data[13] => x_req_o.data[13].DATAIN
a_req_i.data[14] => x_req_o.data[14].DATAIN
a_req_i.data[15] => x_req_o.data[15].DATAIN
a_req_i.data[16] => x_req_o.data[16].DATAIN
a_req_i.data[17] => x_req_o.data[17].DATAIN
a_req_i.data[18] => x_req_o.data[18].DATAIN
a_req_i.data[19] => x_req_o.data[19].DATAIN
a_req_i.data[20] => x_req_o.data[20].DATAIN
a_req_i.data[21] => x_req_o.data[21].DATAIN
a_req_i.data[22] => x_req_o.data[22].DATAIN
a_req_i.data[23] => x_req_o.data[23].DATAIN
a_req_i.data[24] => x_req_o.data[24].DATAIN
a_req_i.data[25] => x_req_o.data[25].DATAIN
a_req_i.data[26] => x_req_o.data[26].DATAIN
a_req_i.data[27] => x_req_o.data[27].DATAIN
a_req_i.data[28] => x_req_o.data[28].DATAIN
a_req_i.data[29] => x_req_o.data[29].DATAIN
a_req_i.data[30] => x_req_o.data[30].DATAIN
a_req_i.data[31] => x_req_o.data[31].DATAIN
a_req_i.addr[0] => addr.DATAB
a_req_i.addr[1] => addr.DATAB
a_req_i.addr[2] => addr.DATAB
a_req_i.addr[3] => addr.DATAB
a_req_i.addr[4] => addr.DATAB
a_req_i.addr[5] => addr.DATAB
a_req_i.addr[6] => addr.DATAB
a_req_i.addr[7] => addr.DATAB
a_req_i.addr[8] => addr.DATAB
a_req_i.addr[9] => addr.DATAB
a_req_i.addr[10] => addr.DATAB
a_req_i.addr[11] => addr.DATAB
a_req_i.addr[12] => addr.DATAB
a_req_i.addr[13] => addr.DATAB
a_req_i.addr[14] => addr.DATAB
a_req_i.addr[15] => addr.DATAB
a_req_i.addr[16] => addr.DATAB
a_req_i.addr[17] => addr.DATAB
a_req_i.addr[18] => addr.DATAB
a_req_i.addr[19] => addr.DATAB
a_req_i.addr[20] => addr.DATAB
a_req_i.addr[21] => addr.DATAB
a_req_i.addr[22] => addr.DATAB
a_req_i.addr[23] => addr.DATAB
a_req_i.addr[24] => addr.DATAB
a_req_i.addr[25] => addr.DATAB
a_req_i.addr[26] => addr.DATAB
a_req_i.addr[27] => addr.DATAB
a_req_i.addr[28] => addr.DATAB
a_req_i.addr[29] => addr.DATAB
a_req_i.addr[30] => addr.DATAB
a_req_i.addr[31] => addr.DATAB
a_rsp_o.err <= a_bus_err.DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.ack <= a_bus_ack.DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[0] <= x_rsp_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[1] <= x_rsp_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[2] <= x_rsp_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[3] <= x_rsp_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[4] <= x_rsp_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[5] <= x_rsp_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[6] <= x_rsp_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[7] <= x_rsp_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[8] <= x_rsp_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[9] <= x_rsp_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[10] <= x_rsp_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[11] <= x_rsp_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[12] <= x_rsp_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[13] <= x_rsp_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[14] <= x_rsp_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[15] <= x_rsp_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[16] <= x_rsp_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[17] <= x_rsp_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[18] <= x_rsp_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[19] <= x_rsp_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[20] <= x_rsp_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[21] <= x_rsp_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[22] <= x_rsp_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[23] <= x_rsp_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[24] <= x_rsp_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[25] <= x_rsp_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[26] <= x_rsp_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[27] <= x_rsp_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[28] <= x_rsp_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[29] <= x_rsp_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[30] <= x_rsp_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[31] <= x_rsp_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
b_req_i.rvso => rvso.DATAA
b_req_i.priv => priv.DATAA
b_req_i.src => src.DATAA
b_req_i.re => x_bus_re.DATAA
b_req_i.re => arbiter_comb.IN1
b_req_i.we => x_bus_we.DATAA
b_req_i.ben[0] => ~NO_FANOUT~
b_req_i.ben[1] => ~NO_FANOUT~
b_req_i.ben[2] => ~NO_FANOUT~
b_req_i.ben[3] => ~NO_FANOUT~
b_req_i.data[0] => ~NO_FANOUT~
b_req_i.data[1] => ~NO_FANOUT~
b_req_i.data[2] => ~NO_FANOUT~
b_req_i.data[3] => ~NO_FANOUT~
b_req_i.data[4] => ~NO_FANOUT~
b_req_i.data[5] => ~NO_FANOUT~
b_req_i.data[6] => ~NO_FANOUT~
b_req_i.data[7] => ~NO_FANOUT~
b_req_i.data[8] => ~NO_FANOUT~
b_req_i.data[9] => ~NO_FANOUT~
b_req_i.data[10] => ~NO_FANOUT~
b_req_i.data[11] => ~NO_FANOUT~
b_req_i.data[12] => ~NO_FANOUT~
b_req_i.data[13] => ~NO_FANOUT~
b_req_i.data[14] => ~NO_FANOUT~
b_req_i.data[15] => ~NO_FANOUT~
b_req_i.data[16] => ~NO_FANOUT~
b_req_i.data[17] => ~NO_FANOUT~
b_req_i.data[18] => ~NO_FANOUT~
b_req_i.data[19] => ~NO_FANOUT~
b_req_i.data[20] => ~NO_FANOUT~
b_req_i.data[21] => ~NO_FANOUT~
b_req_i.data[22] => ~NO_FANOUT~
b_req_i.data[23] => ~NO_FANOUT~
b_req_i.data[24] => ~NO_FANOUT~
b_req_i.data[25] => ~NO_FANOUT~
b_req_i.data[26] => ~NO_FANOUT~
b_req_i.data[27] => ~NO_FANOUT~
b_req_i.data[28] => ~NO_FANOUT~
b_req_i.data[29] => ~NO_FANOUT~
b_req_i.data[30] => ~NO_FANOUT~
b_req_i.data[31] => ~NO_FANOUT~
b_req_i.addr[0] => addr.DATAA
b_req_i.addr[1] => addr.DATAA
b_req_i.addr[2] => addr.DATAA
b_req_i.addr[3] => addr.DATAA
b_req_i.addr[4] => addr.DATAA
b_req_i.addr[5] => addr.DATAA
b_req_i.addr[6] => addr.DATAA
b_req_i.addr[7] => addr.DATAA
b_req_i.addr[8] => addr.DATAA
b_req_i.addr[9] => addr.DATAA
b_req_i.addr[10] => addr.DATAA
b_req_i.addr[11] => addr.DATAA
b_req_i.addr[12] => addr.DATAA
b_req_i.addr[13] => addr.DATAA
b_req_i.addr[14] => addr.DATAA
b_req_i.addr[15] => addr.DATAA
b_req_i.addr[16] => addr.DATAA
b_req_i.addr[17] => addr.DATAA
b_req_i.addr[18] => addr.DATAA
b_req_i.addr[19] => addr.DATAA
b_req_i.addr[20] => addr.DATAA
b_req_i.addr[21] => addr.DATAA
b_req_i.addr[22] => addr.DATAA
b_req_i.addr[23] => addr.DATAA
b_req_i.addr[24] => addr.DATAA
b_req_i.addr[25] => addr.DATAA
b_req_i.addr[26] => addr.DATAA
b_req_i.addr[27] => addr.DATAA
b_req_i.addr[28] => addr.DATAA
b_req_i.addr[29] => addr.DATAA
b_req_i.addr[30] => addr.DATAA
b_req_i.addr[31] => addr.DATAA
b_rsp_o.err <= b_bus_err.DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.ack <= b_bus_ack.DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[0] <= x_rsp_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[1] <= x_rsp_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[2] <= x_rsp_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[3] <= x_rsp_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[4] <= x_rsp_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[5] <= x_rsp_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[6] <= x_rsp_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[7] <= x_rsp_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[8] <= x_rsp_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[9] <= x_rsp_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[10] <= x_rsp_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[11] <= x_rsp_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[12] <= x_rsp_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[13] <= x_rsp_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[14] <= x_rsp_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[15] <= x_rsp_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[16] <= x_rsp_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[17] <= x_rsp_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[18] <= x_rsp_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[19] <= x_rsp_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[20] <= x_rsp_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[21] <= x_rsp_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[22] <= x_rsp_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[23] <= x_rsp_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[24] <= x_rsp_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[25] <= x_rsp_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[26] <= x_rsp_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[27] <= x_rsp_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[28] <= x_rsp_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[29] <= x_rsp_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[30] <= x_rsp_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[31] <= x_rsp_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.rvso <= rvso.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.priv <= priv.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.src <= src.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[0] <= a_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[1] <= a_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[2] <= a_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[3] <= a_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[0] <= a_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[1] <= a_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[2] <= a_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[3] <= a_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[4] <= a_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[5] <= a_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[6] <= a_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[7] <= a_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[8] <= a_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[9] <= a_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[10] <= a_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[11] <= a_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[12] <= a_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[13] <= a_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[14] <= a_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[15] <= a_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[16] <= a_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[17] <= a_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[18] <= a_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[19] <= a_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[20] <= a_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[21] <= a_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[22] <= a_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[23] <= a_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[24] <= a_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[25] <= a_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[26] <= a_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[27] <= a_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[28] <= a_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[29] <= a_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[30] <= a_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[31] <= a_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[13] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[14] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[15] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[18] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[19] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[20] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[21] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[22] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[23] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[24] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[25] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[26] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[27] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[28] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[29] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[30] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[31] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_rsp_i.err => arbiter_comb.IN0
x_rsp_i.err => a_bus_err.DATAB
x_rsp_i.err => b_bus_err.DATAB
x_rsp_i.ack => arbiter_comb.IN1
x_rsp_i.ack => a_bus_ack.DATAB
x_rsp_i.ack => b_bus_ack.DATAB
x_rsp_i.data[0] => b_rsp_o.data[0].DATAIN
x_rsp_i.data[0] => a_rsp_o.data[0].DATAIN
x_rsp_i.data[1] => b_rsp_o.data[1].DATAIN
x_rsp_i.data[1] => a_rsp_o.data[1].DATAIN
x_rsp_i.data[2] => b_rsp_o.data[2].DATAIN
x_rsp_i.data[2] => a_rsp_o.data[2].DATAIN
x_rsp_i.data[3] => b_rsp_o.data[3].DATAIN
x_rsp_i.data[3] => a_rsp_o.data[3].DATAIN
x_rsp_i.data[4] => b_rsp_o.data[4].DATAIN
x_rsp_i.data[4] => a_rsp_o.data[4].DATAIN
x_rsp_i.data[5] => b_rsp_o.data[5].DATAIN
x_rsp_i.data[5] => a_rsp_o.data[5].DATAIN
x_rsp_i.data[6] => b_rsp_o.data[6].DATAIN
x_rsp_i.data[6] => a_rsp_o.data[6].DATAIN
x_rsp_i.data[7] => b_rsp_o.data[7].DATAIN
x_rsp_i.data[7] => a_rsp_o.data[7].DATAIN
x_rsp_i.data[8] => b_rsp_o.data[8].DATAIN
x_rsp_i.data[8] => a_rsp_o.data[8].DATAIN
x_rsp_i.data[9] => b_rsp_o.data[9].DATAIN
x_rsp_i.data[9] => a_rsp_o.data[9].DATAIN
x_rsp_i.data[10] => b_rsp_o.data[10].DATAIN
x_rsp_i.data[10] => a_rsp_o.data[10].DATAIN
x_rsp_i.data[11] => b_rsp_o.data[11].DATAIN
x_rsp_i.data[11] => a_rsp_o.data[11].DATAIN
x_rsp_i.data[12] => b_rsp_o.data[12].DATAIN
x_rsp_i.data[12] => a_rsp_o.data[12].DATAIN
x_rsp_i.data[13] => b_rsp_o.data[13].DATAIN
x_rsp_i.data[13] => a_rsp_o.data[13].DATAIN
x_rsp_i.data[14] => b_rsp_o.data[14].DATAIN
x_rsp_i.data[14] => a_rsp_o.data[14].DATAIN
x_rsp_i.data[15] => b_rsp_o.data[15].DATAIN
x_rsp_i.data[15] => a_rsp_o.data[15].DATAIN
x_rsp_i.data[16] => b_rsp_o.data[16].DATAIN
x_rsp_i.data[16] => a_rsp_o.data[16].DATAIN
x_rsp_i.data[17] => b_rsp_o.data[17].DATAIN
x_rsp_i.data[17] => a_rsp_o.data[17].DATAIN
x_rsp_i.data[18] => b_rsp_o.data[18].DATAIN
x_rsp_i.data[18] => a_rsp_o.data[18].DATAIN
x_rsp_i.data[19] => b_rsp_o.data[19].DATAIN
x_rsp_i.data[19] => a_rsp_o.data[19].DATAIN
x_rsp_i.data[20] => b_rsp_o.data[20].DATAIN
x_rsp_i.data[20] => a_rsp_o.data[20].DATAIN
x_rsp_i.data[21] => b_rsp_o.data[21].DATAIN
x_rsp_i.data[21] => a_rsp_o.data[21].DATAIN
x_rsp_i.data[22] => b_rsp_o.data[22].DATAIN
x_rsp_i.data[22] => a_rsp_o.data[22].DATAIN
x_rsp_i.data[23] => b_rsp_o.data[23].DATAIN
x_rsp_i.data[23] => a_rsp_o.data[23].DATAIN
x_rsp_i.data[24] => b_rsp_o.data[24].DATAIN
x_rsp_i.data[24] => a_rsp_o.data[24].DATAIN
x_rsp_i.data[25] => b_rsp_o.data[25].DATAIN
x_rsp_i.data[25] => a_rsp_o.data[25].DATAIN
x_rsp_i.data[26] => b_rsp_o.data[26].DATAIN
x_rsp_i.data[26] => a_rsp_o.data[26].DATAIN
x_rsp_i.data[27] => b_rsp_o.data[27].DATAIN
x_rsp_i.data[27] => a_rsp_o.data[27].DATAIN
x_rsp_i.data[28] => b_rsp_o.data[28].DATAIN
x_rsp_i.data[28] => a_rsp_o.data[28].DATAIN
x_rsp_i.data[29] => b_rsp_o.data[29].DATAIN
x_rsp_i.data[29] => a_rsp_o.data[29].DATAIN
x_rsp_i.data[30] => b_rsp_o.data[30].DATAIN
x_rsp_i.data[30] => a_rsp_o.data[30].DATAIN
x_rsp_i.data[31] => b_rsp_o.data[31].DATAIN
x_rsp_i.data[31] => a_rsp_o.data[31].DATAIN


|top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
clk_i => keeper.halt.CLK
clk_i => keeper.err.CLK
clk_i => keeper.cnt[0].CLK
clk_i => keeper.cnt[1].CLK
clk_i => keeper.cnt[2].CLK
clk_i => keeper.cnt[3].CLK
clk_i => keeper.cnt[4].CLK
clk_i => keeper.busy.CLK
rstn_i => keeper.halt.ACLR
rstn_i => keeper.err.ACLR
rstn_i => keeper.cnt[0].ACLR
rstn_i => keeper.cnt[1].ACLR
rstn_i => keeper.cnt[2].ACLR
rstn_i => keeper.cnt[3].ACLR
rstn_i => keeper.cnt[4].ACLR
rstn_i => keeper.busy.ACLR
main_req_i.rvso => ext_req_o.rvso.DATAIN
main_req_i.rvso => imem_req_o.rvso.DATAIN
main_req_i.rvso => dmem_req_o.rvso.DATAIN
main_req_i.rvso => boot_req_o.rvso.DATAIN
main_req_i.rvso => io_req_o.rvso.DATAIN
main_req_i.priv => ext_req_o.priv.DATAIN
main_req_i.priv => imem_req_o.priv.DATAIN
main_req_i.priv => dmem_req_o.priv.DATAIN
main_req_i.priv => boot_req_o.priv.DATAIN
main_req_i.priv => io_req_o.priv.DATAIN
main_req_i.src => ext_req_o.src.DATAIN
main_req_i.src => imem_req_o.src.DATAIN
main_req_i.src => dmem_req_o.src.DATAIN
main_req_i.src => boot_req_o.src.DATAIN
main_req_i.src => io_req_o.src.DATAIN
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => bus_monitor.IN0
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => bus_monitor.IN1
main_req_i.ben[0] => ext_req_o.ben[0].DATAIN
main_req_i.ben[0] => imem_req_o.ben[0].DATAIN
main_req_i.ben[0] => dmem_req_o.ben[0].DATAIN
main_req_i.ben[0] => boot_req_o.ben[0].DATAIN
main_req_i.ben[0] => io_req_o.ben[0].DATAIN
main_req_i.ben[1] => ext_req_o.ben[1].DATAIN
main_req_i.ben[1] => imem_req_o.ben[1].DATAIN
main_req_i.ben[1] => dmem_req_o.ben[1].DATAIN
main_req_i.ben[1] => boot_req_o.ben[1].DATAIN
main_req_i.ben[1] => io_req_o.ben[1].DATAIN
main_req_i.ben[2] => ext_req_o.ben[2].DATAIN
main_req_i.ben[2] => imem_req_o.ben[2].DATAIN
main_req_i.ben[2] => dmem_req_o.ben[2].DATAIN
main_req_i.ben[2] => boot_req_o.ben[2].DATAIN
main_req_i.ben[2] => io_req_o.ben[2].DATAIN
main_req_i.ben[3] => ext_req_o.ben[3].DATAIN
main_req_i.ben[3] => imem_req_o.ben[3].DATAIN
main_req_i.ben[3] => dmem_req_o.ben[3].DATAIN
main_req_i.ben[3] => boot_req_o.ben[3].DATAIN
main_req_i.ben[3] => io_req_o.ben[3].DATAIN
main_req_i.data[0] => ext_req_o.data[0].DATAIN
main_req_i.data[0] => imem_req_o.data[0].DATAIN
main_req_i.data[0] => dmem_req_o.data[0].DATAIN
main_req_i.data[0] => boot_req_o.data[0].DATAIN
main_req_i.data[0] => io_req_o.data[0].DATAIN
main_req_i.data[1] => ext_req_o.data[1].DATAIN
main_req_i.data[1] => imem_req_o.data[1].DATAIN
main_req_i.data[1] => dmem_req_o.data[1].DATAIN
main_req_i.data[1] => boot_req_o.data[1].DATAIN
main_req_i.data[1] => io_req_o.data[1].DATAIN
main_req_i.data[2] => ext_req_o.data[2].DATAIN
main_req_i.data[2] => imem_req_o.data[2].DATAIN
main_req_i.data[2] => dmem_req_o.data[2].DATAIN
main_req_i.data[2] => boot_req_o.data[2].DATAIN
main_req_i.data[2] => io_req_o.data[2].DATAIN
main_req_i.data[3] => ext_req_o.data[3].DATAIN
main_req_i.data[3] => imem_req_o.data[3].DATAIN
main_req_i.data[3] => dmem_req_o.data[3].DATAIN
main_req_i.data[3] => boot_req_o.data[3].DATAIN
main_req_i.data[3] => io_req_o.data[3].DATAIN
main_req_i.data[4] => ext_req_o.data[4].DATAIN
main_req_i.data[4] => imem_req_o.data[4].DATAIN
main_req_i.data[4] => dmem_req_o.data[4].DATAIN
main_req_i.data[4] => boot_req_o.data[4].DATAIN
main_req_i.data[4] => io_req_o.data[4].DATAIN
main_req_i.data[5] => ext_req_o.data[5].DATAIN
main_req_i.data[5] => imem_req_o.data[5].DATAIN
main_req_i.data[5] => dmem_req_o.data[5].DATAIN
main_req_i.data[5] => boot_req_o.data[5].DATAIN
main_req_i.data[5] => io_req_o.data[5].DATAIN
main_req_i.data[6] => ext_req_o.data[6].DATAIN
main_req_i.data[6] => imem_req_o.data[6].DATAIN
main_req_i.data[6] => dmem_req_o.data[6].DATAIN
main_req_i.data[6] => boot_req_o.data[6].DATAIN
main_req_i.data[6] => io_req_o.data[6].DATAIN
main_req_i.data[7] => ext_req_o.data[7].DATAIN
main_req_i.data[7] => imem_req_o.data[7].DATAIN
main_req_i.data[7] => dmem_req_o.data[7].DATAIN
main_req_i.data[7] => boot_req_o.data[7].DATAIN
main_req_i.data[7] => io_req_o.data[7].DATAIN
main_req_i.data[8] => ext_req_o.data[8].DATAIN
main_req_i.data[8] => imem_req_o.data[8].DATAIN
main_req_i.data[8] => dmem_req_o.data[8].DATAIN
main_req_i.data[8] => boot_req_o.data[8].DATAIN
main_req_i.data[8] => io_req_o.data[8].DATAIN
main_req_i.data[9] => ext_req_o.data[9].DATAIN
main_req_i.data[9] => imem_req_o.data[9].DATAIN
main_req_i.data[9] => dmem_req_o.data[9].DATAIN
main_req_i.data[9] => boot_req_o.data[9].DATAIN
main_req_i.data[9] => io_req_o.data[9].DATAIN
main_req_i.data[10] => ext_req_o.data[10].DATAIN
main_req_i.data[10] => imem_req_o.data[10].DATAIN
main_req_i.data[10] => dmem_req_o.data[10].DATAIN
main_req_i.data[10] => boot_req_o.data[10].DATAIN
main_req_i.data[10] => io_req_o.data[10].DATAIN
main_req_i.data[11] => ext_req_o.data[11].DATAIN
main_req_i.data[11] => imem_req_o.data[11].DATAIN
main_req_i.data[11] => dmem_req_o.data[11].DATAIN
main_req_i.data[11] => boot_req_o.data[11].DATAIN
main_req_i.data[11] => io_req_o.data[11].DATAIN
main_req_i.data[12] => ext_req_o.data[12].DATAIN
main_req_i.data[12] => imem_req_o.data[12].DATAIN
main_req_i.data[12] => dmem_req_o.data[12].DATAIN
main_req_i.data[12] => boot_req_o.data[12].DATAIN
main_req_i.data[12] => io_req_o.data[12].DATAIN
main_req_i.data[13] => ext_req_o.data[13].DATAIN
main_req_i.data[13] => imem_req_o.data[13].DATAIN
main_req_i.data[13] => dmem_req_o.data[13].DATAIN
main_req_i.data[13] => boot_req_o.data[13].DATAIN
main_req_i.data[13] => io_req_o.data[13].DATAIN
main_req_i.data[14] => ext_req_o.data[14].DATAIN
main_req_i.data[14] => imem_req_o.data[14].DATAIN
main_req_i.data[14] => dmem_req_o.data[14].DATAIN
main_req_i.data[14] => boot_req_o.data[14].DATAIN
main_req_i.data[14] => io_req_o.data[14].DATAIN
main_req_i.data[15] => ext_req_o.data[15].DATAIN
main_req_i.data[15] => imem_req_o.data[15].DATAIN
main_req_i.data[15] => dmem_req_o.data[15].DATAIN
main_req_i.data[15] => boot_req_o.data[15].DATAIN
main_req_i.data[15] => io_req_o.data[15].DATAIN
main_req_i.data[16] => ext_req_o.data[16].DATAIN
main_req_i.data[16] => imem_req_o.data[16].DATAIN
main_req_i.data[16] => dmem_req_o.data[16].DATAIN
main_req_i.data[16] => boot_req_o.data[16].DATAIN
main_req_i.data[16] => io_req_o.data[16].DATAIN
main_req_i.data[17] => ext_req_o.data[17].DATAIN
main_req_i.data[17] => imem_req_o.data[17].DATAIN
main_req_i.data[17] => dmem_req_o.data[17].DATAIN
main_req_i.data[17] => boot_req_o.data[17].DATAIN
main_req_i.data[17] => io_req_o.data[17].DATAIN
main_req_i.data[18] => ext_req_o.data[18].DATAIN
main_req_i.data[18] => imem_req_o.data[18].DATAIN
main_req_i.data[18] => dmem_req_o.data[18].DATAIN
main_req_i.data[18] => boot_req_o.data[18].DATAIN
main_req_i.data[18] => io_req_o.data[18].DATAIN
main_req_i.data[19] => ext_req_o.data[19].DATAIN
main_req_i.data[19] => imem_req_o.data[19].DATAIN
main_req_i.data[19] => dmem_req_o.data[19].DATAIN
main_req_i.data[19] => boot_req_o.data[19].DATAIN
main_req_i.data[19] => io_req_o.data[19].DATAIN
main_req_i.data[20] => ext_req_o.data[20].DATAIN
main_req_i.data[20] => imem_req_o.data[20].DATAIN
main_req_i.data[20] => dmem_req_o.data[20].DATAIN
main_req_i.data[20] => boot_req_o.data[20].DATAIN
main_req_i.data[20] => io_req_o.data[20].DATAIN
main_req_i.data[21] => ext_req_o.data[21].DATAIN
main_req_i.data[21] => imem_req_o.data[21].DATAIN
main_req_i.data[21] => dmem_req_o.data[21].DATAIN
main_req_i.data[21] => boot_req_o.data[21].DATAIN
main_req_i.data[21] => io_req_o.data[21].DATAIN
main_req_i.data[22] => ext_req_o.data[22].DATAIN
main_req_i.data[22] => imem_req_o.data[22].DATAIN
main_req_i.data[22] => dmem_req_o.data[22].DATAIN
main_req_i.data[22] => boot_req_o.data[22].DATAIN
main_req_i.data[22] => io_req_o.data[22].DATAIN
main_req_i.data[23] => ext_req_o.data[23].DATAIN
main_req_i.data[23] => imem_req_o.data[23].DATAIN
main_req_i.data[23] => dmem_req_o.data[23].DATAIN
main_req_i.data[23] => boot_req_o.data[23].DATAIN
main_req_i.data[23] => io_req_o.data[23].DATAIN
main_req_i.data[24] => ext_req_o.data[24].DATAIN
main_req_i.data[24] => imem_req_o.data[24].DATAIN
main_req_i.data[24] => dmem_req_o.data[24].DATAIN
main_req_i.data[24] => boot_req_o.data[24].DATAIN
main_req_i.data[24] => io_req_o.data[24].DATAIN
main_req_i.data[25] => ext_req_o.data[25].DATAIN
main_req_i.data[25] => imem_req_o.data[25].DATAIN
main_req_i.data[25] => dmem_req_o.data[25].DATAIN
main_req_i.data[25] => boot_req_o.data[25].DATAIN
main_req_i.data[25] => io_req_o.data[25].DATAIN
main_req_i.data[26] => ext_req_o.data[26].DATAIN
main_req_i.data[26] => imem_req_o.data[26].DATAIN
main_req_i.data[26] => dmem_req_o.data[26].DATAIN
main_req_i.data[26] => boot_req_o.data[26].DATAIN
main_req_i.data[26] => io_req_o.data[26].DATAIN
main_req_i.data[27] => ext_req_o.data[27].DATAIN
main_req_i.data[27] => imem_req_o.data[27].DATAIN
main_req_i.data[27] => dmem_req_o.data[27].DATAIN
main_req_i.data[27] => boot_req_o.data[27].DATAIN
main_req_i.data[27] => io_req_o.data[27].DATAIN
main_req_i.data[28] => ext_req_o.data[28].DATAIN
main_req_i.data[28] => imem_req_o.data[28].DATAIN
main_req_i.data[28] => dmem_req_o.data[28].DATAIN
main_req_i.data[28] => boot_req_o.data[28].DATAIN
main_req_i.data[28] => io_req_o.data[28].DATAIN
main_req_i.data[29] => ext_req_o.data[29].DATAIN
main_req_i.data[29] => imem_req_o.data[29].DATAIN
main_req_i.data[29] => dmem_req_o.data[29].DATAIN
main_req_i.data[29] => boot_req_o.data[29].DATAIN
main_req_i.data[29] => io_req_o.data[29].DATAIN
main_req_i.data[30] => ext_req_o.data[30].DATAIN
main_req_i.data[30] => imem_req_o.data[30].DATAIN
main_req_i.data[30] => dmem_req_o.data[30].DATAIN
main_req_i.data[30] => boot_req_o.data[30].DATAIN
main_req_i.data[30] => io_req_o.data[30].DATAIN
main_req_i.data[31] => ext_req_o.data[31].DATAIN
main_req_i.data[31] => imem_req_o.data[31].DATAIN
main_req_i.data[31] => dmem_req_o.data[31].DATAIN
main_req_i.data[31] => boot_req_o.data[31].DATAIN
main_req_i.data[31] => io_req_o.data[31].DATAIN
main_req_i.addr[0] => ext_req_o.addr[0].DATAIN
main_req_i.addr[0] => imem_req_o.addr[0].DATAIN
main_req_i.addr[0] => dmem_req_o.addr[0].DATAIN
main_req_i.addr[0] => boot_req_o.addr[0].DATAIN
main_req_i.addr[0] => io_req_o.addr[0].DATAIN
main_req_i.addr[1] => ext_req_o.addr[1].DATAIN
main_req_i.addr[1] => imem_req_o.addr[1].DATAIN
main_req_i.addr[1] => dmem_req_o.addr[1].DATAIN
main_req_i.addr[1] => boot_req_o.addr[1].DATAIN
main_req_i.addr[1] => io_req_o.addr[1].DATAIN
main_req_i.addr[2] => ext_req_o.addr[2].DATAIN
main_req_i.addr[2] => imem_req_o.addr[2].DATAIN
main_req_i.addr[2] => dmem_req_o.addr[2].DATAIN
main_req_i.addr[2] => boot_req_o.addr[2].DATAIN
main_req_i.addr[2] => io_req_o.addr[2].DATAIN
main_req_i.addr[3] => ext_req_o.addr[3].DATAIN
main_req_i.addr[3] => imem_req_o.addr[3].DATAIN
main_req_i.addr[3] => dmem_req_o.addr[3].DATAIN
main_req_i.addr[3] => boot_req_o.addr[3].DATAIN
main_req_i.addr[3] => io_req_o.addr[3].DATAIN
main_req_i.addr[4] => ext_req_o.addr[4].DATAIN
main_req_i.addr[4] => imem_req_o.addr[4].DATAIN
main_req_i.addr[4] => dmem_req_o.addr[4].DATAIN
main_req_i.addr[4] => boot_req_o.addr[4].DATAIN
main_req_i.addr[4] => io_req_o.addr[4].DATAIN
main_req_i.addr[5] => ext_req_o.addr[5].DATAIN
main_req_i.addr[5] => imem_req_o.addr[5].DATAIN
main_req_i.addr[5] => dmem_req_o.addr[5].DATAIN
main_req_i.addr[5] => boot_req_o.addr[5].DATAIN
main_req_i.addr[5] => io_req_o.addr[5].DATAIN
main_req_i.addr[6] => ext_req_o.addr[6].DATAIN
main_req_i.addr[6] => imem_req_o.addr[6].DATAIN
main_req_i.addr[6] => dmem_req_o.addr[6].DATAIN
main_req_i.addr[6] => boot_req_o.addr[6].DATAIN
main_req_i.addr[6] => io_req_o.addr[6].DATAIN
main_req_i.addr[7] => ext_req_o.addr[7].DATAIN
main_req_i.addr[7] => imem_req_o.addr[7].DATAIN
main_req_i.addr[7] => dmem_req_o.addr[7].DATAIN
main_req_i.addr[7] => boot_req_o.addr[7].DATAIN
main_req_i.addr[7] => io_req_o.addr[7].DATAIN
main_req_i.addr[8] => ext_req_o.addr[8].DATAIN
main_req_i.addr[8] => imem_req_o.addr[8].DATAIN
main_req_i.addr[8] => dmem_req_o.addr[8].DATAIN
main_req_i.addr[8] => boot_req_o.addr[8].DATAIN
main_req_i.addr[8] => io_req_o.addr[8].DATAIN
main_req_i.addr[9] => ext_req_o.addr[9].DATAIN
main_req_i.addr[9] => imem_req_o.addr[9].DATAIN
main_req_i.addr[9] => dmem_req_o.addr[9].DATAIN
main_req_i.addr[9] => boot_req_o.addr[9].DATAIN
main_req_i.addr[9] => io_req_o.addr[9].DATAIN
main_req_i.addr[10] => ext_req_o.addr[10].DATAIN
main_req_i.addr[10] => imem_req_o.addr[10].DATAIN
main_req_i.addr[10] => dmem_req_o.addr[10].DATAIN
main_req_i.addr[10] => boot_req_o.addr[10].DATAIN
main_req_i.addr[10] => io_req_o.addr[10].DATAIN
main_req_i.addr[11] => ext_req_o.addr[11].DATAIN
main_req_i.addr[11] => imem_req_o.addr[11].DATAIN
main_req_i.addr[11] => dmem_req_o.addr[11].DATAIN
main_req_i.addr[11] => boot_req_o.addr[11].DATAIN
main_req_i.addr[11] => io_req_o.addr[11].DATAIN
main_req_i.addr[12] => ext_req_o.addr[12].DATAIN
main_req_i.addr[12] => imem_req_o.addr[12].DATAIN
main_req_i.addr[12] => dmem_req_o.addr[12].DATAIN
main_req_i.addr[12] => boot_req_o.addr[12].DATAIN
main_req_i.addr[12] => io_req_o.addr[12].DATAIN
main_req_i.addr[13] => imem_req_o.addr[13].DATAIN
main_req_i.addr[13] => dmem_req_o.addr[13].DATAIN
main_req_i.addr[13] => boot_req_o.addr[13].DATAIN
main_req_i.addr[13] => io_req_o.addr[13].DATAIN
main_req_i.addr[13] => ext_req_o.addr[13].DATAIN
main_req_i.addr[13] => Equal2.IN18
main_req_i.addr[13] => Equal3.IN18
main_req_i.addr[14] => imem_req_o.addr[14].DATAIN
main_req_i.addr[14] => dmem_req_o.addr[14].DATAIN
main_req_i.addr[14] => boot_req_o.addr[14].DATAIN
main_req_i.addr[14] => io_req_o.addr[14].DATAIN
main_req_i.addr[14] => ext_req_o.addr[14].DATAIN
main_req_i.addr[14] => Equal2.IN17
main_req_i.addr[14] => Equal3.IN17
main_req_i.addr[15] => imem_req_o.addr[15].DATAIN
main_req_i.addr[15] => dmem_req_o.addr[15].DATAIN
main_req_i.addr[15] => boot_req_o.addr[15].DATAIN
main_req_i.addr[15] => io_req_o.addr[15].DATAIN
main_req_i.addr[15] => ext_req_o.addr[15].DATAIN
main_req_i.addr[15] => Equal2.IN16
main_req_i.addr[15] => Equal3.IN16
main_req_i.addr[16] => imem_req_o.addr[16].DATAIN
main_req_i.addr[16] => dmem_req_o.addr[16].DATAIN
main_req_i.addr[16] => boot_req_o.addr[16].DATAIN
main_req_i.addr[16] => io_req_o.addr[16].DATAIN
main_req_i.addr[16] => ext_req_o.addr[16].DATAIN
main_req_i.addr[16] => Equal1.IN15
main_req_i.addr[16] => Equal2.IN15
main_req_i.addr[16] => Equal3.IN15
main_req_i.addr[17] => imem_req_o.addr[17].DATAIN
main_req_i.addr[17] => dmem_req_o.addr[17].DATAIN
main_req_i.addr[17] => boot_req_o.addr[17].DATAIN
main_req_i.addr[17] => io_req_o.addr[17].DATAIN
main_req_i.addr[17] => ext_req_o.addr[17].DATAIN
main_req_i.addr[17] => Equal0.IN14
main_req_i.addr[17] => Equal1.IN14
main_req_i.addr[17] => Equal2.IN14
main_req_i.addr[17] => Equal3.IN14
main_req_i.addr[18] => imem_req_o.addr[18].DATAIN
main_req_i.addr[18] => dmem_req_o.addr[18].DATAIN
main_req_i.addr[18] => boot_req_o.addr[18].DATAIN
main_req_i.addr[18] => io_req_o.addr[18].DATAIN
main_req_i.addr[18] => ext_req_o.addr[18].DATAIN
main_req_i.addr[18] => Equal0.IN13
main_req_i.addr[18] => Equal1.IN13
main_req_i.addr[18] => Equal2.IN13
main_req_i.addr[18] => Equal3.IN13
main_req_i.addr[19] => imem_req_o.addr[19].DATAIN
main_req_i.addr[19] => dmem_req_o.addr[19].DATAIN
main_req_i.addr[19] => boot_req_o.addr[19].DATAIN
main_req_i.addr[19] => io_req_o.addr[19].DATAIN
main_req_i.addr[19] => ext_req_o.addr[19].DATAIN
main_req_i.addr[19] => Equal0.IN12
main_req_i.addr[19] => Equal1.IN12
main_req_i.addr[19] => Equal2.IN12
main_req_i.addr[19] => Equal3.IN12
main_req_i.addr[20] => imem_req_o.addr[20].DATAIN
main_req_i.addr[20] => dmem_req_o.addr[20].DATAIN
main_req_i.addr[20] => boot_req_o.addr[20].DATAIN
main_req_i.addr[20] => io_req_o.addr[20].DATAIN
main_req_i.addr[20] => ext_req_o.addr[20].DATAIN
main_req_i.addr[20] => Equal0.IN11
main_req_i.addr[20] => Equal1.IN11
main_req_i.addr[20] => Equal2.IN11
main_req_i.addr[20] => Equal3.IN11
main_req_i.addr[21] => imem_req_o.addr[21].DATAIN
main_req_i.addr[21] => dmem_req_o.addr[21].DATAIN
main_req_i.addr[21] => boot_req_o.addr[21].DATAIN
main_req_i.addr[21] => io_req_o.addr[21].DATAIN
main_req_i.addr[21] => ext_req_o.addr[21].DATAIN
main_req_i.addr[21] => Equal0.IN10
main_req_i.addr[21] => Equal1.IN10
main_req_i.addr[21] => Equal2.IN10
main_req_i.addr[21] => Equal3.IN10
main_req_i.addr[22] => imem_req_o.addr[22].DATAIN
main_req_i.addr[22] => dmem_req_o.addr[22].DATAIN
main_req_i.addr[22] => boot_req_o.addr[22].DATAIN
main_req_i.addr[22] => io_req_o.addr[22].DATAIN
main_req_i.addr[22] => ext_req_o.addr[22].DATAIN
main_req_i.addr[22] => Equal0.IN9
main_req_i.addr[22] => Equal1.IN9
main_req_i.addr[22] => Equal2.IN9
main_req_i.addr[22] => Equal3.IN9
main_req_i.addr[23] => imem_req_o.addr[23].DATAIN
main_req_i.addr[23] => dmem_req_o.addr[23].DATAIN
main_req_i.addr[23] => boot_req_o.addr[23].DATAIN
main_req_i.addr[23] => io_req_o.addr[23].DATAIN
main_req_i.addr[23] => ext_req_o.addr[23].DATAIN
main_req_i.addr[23] => Equal0.IN8
main_req_i.addr[23] => Equal1.IN8
main_req_i.addr[23] => Equal2.IN8
main_req_i.addr[23] => Equal3.IN8
main_req_i.addr[24] => imem_req_o.addr[24].DATAIN
main_req_i.addr[24] => dmem_req_o.addr[24].DATAIN
main_req_i.addr[24] => boot_req_o.addr[24].DATAIN
main_req_i.addr[24] => io_req_o.addr[24].DATAIN
main_req_i.addr[24] => ext_req_o.addr[24].DATAIN
main_req_i.addr[24] => Equal0.IN7
main_req_i.addr[24] => Equal1.IN7
main_req_i.addr[24] => Equal2.IN7
main_req_i.addr[24] => Equal3.IN7
main_req_i.addr[25] => imem_req_o.addr[25].DATAIN
main_req_i.addr[25] => dmem_req_o.addr[25].DATAIN
main_req_i.addr[25] => boot_req_o.addr[25].DATAIN
main_req_i.addr[25] => io_req_o.addr[25].DATAIN
main_req_i.addr[25] => ext_req_o.addr[25].DATAIN
main_req_i.addr[25] => Equal0.IN6
main_req_i.addr[25] => Equal1.IN6
main_req_i.addr[25] => Equal2.IN6
main_req_i.addr[25] => Equal3.IN6
main_req_i.addr[26] => imem_req_o.addr[26].DATAIN
main_req_i.addr[26] => dmem_req_o.addr[26].DATAIN
main_req_i.addr[26] => boot_req_o.addr[26].DATAIN
main_req_i.addr[26] => io_req_o.addr[26].DATAIN
main_req_i.addr[26] => ext_req_o.addr[26].DATAIN
main_req_i.addr[26] => Equal0.IN5
main_req_i.addr[26] => Equal1.IN5
main_req_i.addr[26] => Equal2.IN5
main_req_i.addr[26] => Equal3.IN5
main_req_i.addr[27] => imem_req_o.addr[27].DATAIN
main_req_i.addr[27] => dmem_req_o.addr[27].DATAIN
main_req_i.addr[27] => boot_req_o.addr[27].DATAIN
main_req_i.addr[27] => io_req_o.addr[27].DATAIN
main_req_i.addr[27] => ext_req_o.addr[27].DATAIN
main_req_i.addr[27] => Equal0.IN4
main_req_i.addr[27] => Equal1.IN4
main_req_i.addr[27] => Equal2.IN4
main_req_i.addr[27] => Equal3.IN4
main_req_i.addr[28] => imem_req_o.addr[28].DATAIN
main_req_i.addr[28] => dmem_req_o.addr[28].DATAIN
main_req_i.addr[28] => boot_req_o.addr[28].DATAIN
main_req_i.addr[28] => io_req_o.addr[28].DATAIN
main_req_i.addr[28] => ext_req_o.addr[28].DATAIN
main_req_i.addr[28] => Equal0.IN3
main_req_i.addr[28] => Equal1.IN3
main_req_i.addr[28] => Equal2.IN3
main_req_i.addr[28] => Equal3.IN3
main_req_i.addr[29] => imem_req_o.addr[29].DATAIN
main_req_i.addr[29] => dmem_req_o.addr[29].DATAIN
main_req_i.addr[29] => boot_req_o.addr[29].DATAIN
main_req_i.addr[29] => io_req_o.addr[29].DATAIN
main_req_i.addr[29] => ext_req_o.addr[29].DATAIN
main_req_i.addr[29] => Equal0.IN2
main_req_i.addr[29] => Equal1.IN2
main_req_i.addr[29] => Equal2.IN2
main_req_i.addr[29] => Equal3.IN2
main_req_i.addr[30] => imem_req_o.addr[30].DATAIN
main_req_i.addr[30] => dmem_req_o.addr[30].DATAIN
main_req_i.addr[30] => boot_req_o.addr[30].DATAIN
main_req_i.addr[30] => io_req_o.addr[30].DATAIN
main_req_i.addr[30] => ext_req_o.addr[30].DATAIN
main_req_i.addr[30] => Equal0.IN1
main_req_i.addr[30] => Equal1.IN1
main_req_i.addr[30] => Equal2.IN1
main_req_i.addr[30] => Equal3.IN1
main_req_i.addr[31] => imem_req_o.addr[31].DATAIN
main_req_i.addr[31] => dmem_req_o.addr[31].DATAIN
main_req_i.addr[31] => boot_req_o.addr[31].DATAIN
main_req_i.addr[31] => io_req_o.addr[31].DATAIN
main_req_i.addr[31] => ext_req_o.addr[31].DATAIN
main_req_i.addr[31] => Equal0.IN0
main_req_i.addr[31] => Equal1.IN0
main_req_i.addr[31] => Equal2.IN0
main_req_i.addr[31] => Equal3.IN0
main_rsp_o.err <= keeper.err.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
imem_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
imem_rsp_i.err => err.IN0
imem_rsp_i.ack => ack.IN0
imem_rsp_i.data[0] => data.IN0
imem_rsp_i.data[1] => data.IN0
imem_rsp_i.data[2] => data.IN0
imem_rsp_i.data[3] => data.IN0
imem_rsp_i.data[4] => data.IN0
imem_rsp_i.data[5] => data.IN0
imem_rsp_i.data[6] => data.IN0
imem_rsp_i.data[7] => data.IN0
imem_rsp_i.data[8] => data.IN0
imem_rsp_i.data[9] => data.IN0
imem_rsp_i.data[10] => data.IN0
imem_rsp_i.data[11] => data.IN0
imem_rsp_i.data[12] => data.IN0
imem_rsp_i.data[13] => data.IN0
imem_rsp_i.data[14] => data.IN0
imem_rsp_i.data[15] => data.IN0
imem_rsp_i.data[16] => data.IN0
imem_rsp_i.data[17] => data.IN0
imem_rsp_i.data[18] => data.IN0
imem_rsp_i.data[19] => data.IN0
imem_rsp_i.data[20] => data.IN0
imem_rsp_i.data[21] => data.IN0
imem_rsp_i.data[22] => data.IN0
imem_rsp_i.data[23] => data.IN0
imem_rsp_i.data[24] => data.IN0
imem_rsp_i.data[25] => data.IN0
imem_rsp_i.data[26] => data.IN0
imem_rsp_i.data[27] => data.IN0
imem_rsp_i.data[28] => data.IN0
imem_rsp_i.data[29] => data.IN0
imem_rsp_i.data[30] => data.IN0
imem_rsp_i.data[31] => data.IN0
dmem_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dmem_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dmem_rsp_i.err => err.IN1
dmem_rsp_i.ack => ack.IN1
dmem_rsp_i.data[0] => data.IN1
dmem_rsp_i.data[1] => data.IN1
dmem_rsp_i.data[2] => data.IN1
dmem_rsp_i.data[3] => data.IN1
dmem_rsp_i.data[4] => data.IN1
dmem_rsp_i.data[5] => data.IN1
dmem_rsp_i.data[6] => data.IN1
dmem_rsp_i.data[7] => data.IN1
dmem_rsp_i.data[8] => data.IN1
dmem_rsp_i.data[9] => data.IN1
dmem_rsp_i.data[10] => data.IN1
dmem_rsp_i.data[11] => data.IN1
dmem_rsp_i.data[12] => data.IN1
dmem_rsp_i.data[13] => data.IN1
dmem_rsp_i.data[14] => data.IN1
dmem_rsp_i.data[15] => data.IN1
dmem_rsp_i.data[16] => data.IN1
dmem_rsp_i.data[17] => data.IN1
dmem_rsp_i.data[18] => data.IN1
dmem_rsp_i.data[19] => data.IN1
dmem_rsp_i.data[20] => data.IN1
dmem_rsp_i.data[21] => data.IN1
dmem_rsp_i.data[22] => data.IN1
dmem_rsp_i.data[23] => data.IN1
dmem_rsp_i.data[24] => data.IN1
dmem_rsp_i.data[25] => data.IN1
dmem_rsp_i.data[26] => data.IN1
dmem_rsp_i.data[27] => data.IN1
dmem_rsp_i.data[28] => data.IN1
dmem_rsp_i.data[29] => data.IN1
dmem_rsp_i.data[30] => data.IN1
dmem_rsp_i.data[31] => data.IN1
xip_req_o.rvso <= <GND>
xip_req_o.priv <= <GND>
xip_req_o.src <= <GND>
xip_req_o.re <= <GND>
xip_req_o.we <= <GND>
xip_req_o.ben[0] <= <GND>
xip_req_o.ben[1] <= <GND>
xip_req_o.ben[2] <= <GND>
xip_req_o.ben[3] <= <GND>
xip_req_o.data[0] <= <GND>
xip_req_o.data[1] <= <GND>
xip_req_o.data[2] <= <GND>
xip_req_o.data[3] <= <GND>
xip_req_o.data[4] <= <GND>
xip_req_o.data[5] <= <GND>
xip_req_o.data[6] <= <GND>
xip_req_o.data[7] <= <GND>
xip_req_o.data[8] <= <GND>
xip_req_o.data[9] <= <GND>
xip_req_o.data[10] <= <GND>
xip_req_o.data[11] <= <GND>
xip_req_o.data[12] <= <GND>
xip_req_o.data[13] <= <GND>
xip_req_o.data[14] <= <GND>
xip_req_o.data[15] <= <GND>
xip_req_o.data[16] <= <GND>
xip_req_o.data[17] <= <GND>
xip_req_o.data[18] <= <GND>
xip_req_o.data[19] <= <GND>
xip_req_o.data[20] <= <GND>
xip_req_o.data[21] <= <GND>
xip_req_o.data[22] <= <GND>
xip_req_o.data[23] <= <GND>
xip_req_o.data[24] <= <GND>
xip_req_o.data[25] <= <GND>
xip_req_o.data[26] <= <GND>
xip_req_o.data[27] <= <GND>
xip_req_o.data[28] <= <GND>
xip_req_o.data[29] <= <GND>
xip_req_o.data[30] <= <GND>
xip_req_o.data[31] <= <GND>
xip_req_o.addr[0] <= <GND>
xip_req_o.addr[1] <= <GND>
xip_req_o.addr[2] <= <GND>
xip_req_o.addr[3] <= <GND>
xip_req_o.addr[4] <= <GND>
xip_req_o.addr[5] <= <GND>
xip_req_o.addr[6] <= <GND>
xip_req_o.addr[7] <= <GND>
xip_req_o.addr[8] <= <GND>
xip_req_o.addr[9] <= <GND>
xip_req_o.addr[10] <= <GND>
xip_req_o.addr[11] <= <GND>
xip_req_o.addr[12] <= <GND>
xip_req_o.addr[13] <= <GND>
xip_req_o.addr[14] <= <GND>
xip_req_o.addr[15] <= <GND>
xip_req_o.addr[16] <= <GND>
xip_req_o.addr[17] <= <GND>
xip_req_o.addr[18] <= <GND>
xip_req_o.addr[19] <= <GND>
xip_req_o.addr[20] <= <GND>
xip_req_o.addr[21] <= <GND>
xip_req_o.addr[22] <= <GND>
xip_req_o.addr[23] <= <GND>
xip_req_o.addr[24] <= <GND>
xip_req_o.addr[25] <= <GND>
xip_req_o.addr[26] <= <GND>
xip_req_o.addr[27] <= <GND>
xip_req_o.addr[28] <= <GND>
xip_req_o.addr[29] <= <GND>
xip_req_o.addr[30] <= <GND>
xip_req_o.addr[31] <= <GND>
xip_rsp_i.err => ~NO_FANOUT~
xip_rsp_i.ack => ~NO_FANOUT~
xip_rsp_i.data[0] => ~NO_FANOUT~
xip_rsp_i.data[1] => ~NO_FANOUT~
xip_rsp_i.data[2] => ~NO_FANOUT~
xip_rsp_i.data[3] => ~NO_FANOUT~
xip_rsp_i.data[4] => ~NO_FANOUT~
xip_rsp_i.data[5] => ~NO_FANOUT~
xip_rsp_i.data[6] => ~NO_FANOUT~
xip_rsp_i.data[7] => ~NO_FANOUT~
xip_rsp_i.data[8] => ~NO_FANOUT~
xip_rsp_i.data[9] => ~NO_FANOUT~
xip_rsp_i.data[10] => ~NO_FANOUT~
xip_rsp_i.data[11] => ~NO_FANOUT~
xip_rsp_i.data[12] => ~NO_FANOUT~
xip_rsp_i.data[13] => ~NO_FANOUT~
xip_rsp_i.data[14] => ~NO_FANOUT~
xip_rsp_i.data[15] => ~NO_FANOUT~
xip_rsp_i.data[16] => ~NO_FANOUT~
xip_rsp_i.data[17] => ~NO_FANOUT~
xip_rsp_i.data[18] => ~NO_FANOUT~
xip_rsp_i.data[19] => ~NO_FANOUT~
xip_rsp_i.data[20] => ~NO_FANOUT~
xip_rsp_i.data[21] => ~NO_FANOUT~
xip_rsp_i.data[22] => ~NO_FANOUT~
xip_rsp_i.data[23] => ~NO_FANOUT~
xip_rsp_i.data[24] => ~NO_FANOUT~
xip_rsp_i.data[25] => ~NO_FANOUT~
xip_rsp_i.data[26] => ~NO_FANOUT~
xip_rsp_i.data[27] => ~NO_FANOUT~
xip_rsp_i.data[28] => ~NO_FANOUT~
xip_rsp_i.data[29] => ~NO_FANOUT~
xip_rsp_i.data[30] => ~NO_FANOUT~
xip_rsp_i.data[31] => ~NO_FANOUT~
boot_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
boot_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
boot_rsp_i.err => err.IN1
boot_rsp_i.ack => ack.IN1
boot_rsp_i.data[0] => data.IN1
boot_rsp_i.data[1] => data.IN1
boot_rsp_i.data[2] => data.IN1
boot_rsp_i.data[3] => data.IN1
boot_rsp_i.data[4] => data.IN1
boot_rsp_i.data[5] => data.IN1
boot_rsp_i.data[6] => data.IN1
boot_rsp_i.data[7] => data.IN1
boot_rsp_i.data[8] => data.IN1
boot_rsp_i.data[9] => data.IN1
boot_rsp_i.data[10] => data.IN1
boot_rsp_i.data[11] => data.IN1
boot_rsp_i.data[12] => data.IN1
boot_rsp_i.data[13] => data.IN1
boot_rsp_i.data[14] => data.IN1
boot_rsp_i.data[15] => data.IN1
boot_rsp_i.data[16] => data.IN1
boot_rsp_i.data[17] => data.IN1
boot_rsp_i.data[18] => data.IN1
boot_rsp_i.data[19] => data.IN1
boot_rsp_i.data[20] => data.IN1
boot_rsp_i.data[21] => data.IN1
boot_rsp_i.data[22] => data.IN1
boot_rsp_i.data[23] => data.IN1
boot_rsp_i.data[24] => data.IN1
boot_rsp_i.data[25] => data.IN1
boot_rsp_i.data[26] => data.IN1
boot_rsp_i.data[27] => data.IN1
boot_rsp_i.data[28] => data.IN1
boot_rsp_i.data[29] => data.IN1
boot_rsp_i.data[30] => data.IN1
boot_rsp_i.data[31] => data.IN1
io_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
io_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
io_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
io_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
io_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
io_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
io_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
io_rsp_i.err => err.IN1
io_rsp_i.ack => ack.IN1
io_rsp_i.data[0] => data.IN1
io_rsp_i.data[1] => data.IN1
io_rsp_i.data[2] => data.IN1
io_rsp_i.data[3] => data.IN1
io_rsp_i.data[4] => data.IN1
io_rsp_i.data[5] => data.IN1
io_rsp_i.data[6] => data.IN1
io_rsp_i.data[7] => data.IN1
io_rsp_i.data[8] => data.IN1
io_rsp_i.data[9] => data.IN1
io_rsp_i.data[10] => data.IN1
io_rsp_i.data[11] => data.IN1
io_rsp_i.data[12] => data.IN1
io_rsp_i.data[13] => data.IN1
io_rsp_i.data[14] => data.IN1
io_rsp_i.data[15] => data.IN1
io_rsp_i.data[16] => data.IN1
io_rsp_i.data[17] => data.IN1
io_rsp_i.data[18] => data.IN1
io_rsp_i.data[19] => data.IN1
io_rsp_i.data[20] => data.IN1
io_rsp_i.data[21] => data.IN1
io_rsp_i.data[22] => data.IN1
io_rsp_i.data[23] => data.IN1
io_rsp_i.data[24] => data.IN1
io_rsp_i.data[25] => data.IN1
io_rsp_i.data[26] => data.IN1
io_rsp_i.data[27] => data.IN1
io_rsp_i.data[28] => data.IN1
io_rsp_i.data[29] => data.IN1
io_rsp_i.data[30] => data.IN1
io_rsp_i.data[31] => data.IN1
ext_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
ext_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
ext_rsp_i.err => \response:tmp_v.err.IN1
ext_rsp_i.ack => ack.IN1
ext_rsp_i.data[0] => data.IN1
ext_rsp_i.data[1] => data.IN1
ext_rsp_i.data[2] => data.IN1
ext_rsp_i.data[3] => data.IN1
ext_rsp_i.data[4] => data.IN1
ext_rsp_i.data[5] => data.IN1
ext_rsp_i.data[6] => data.IN1
ext_rsp_i.data[7] => data.IN1
ext_rsp_i.data[8] => data.IN1
ext_rsp_i.data[9] => data.IN1
ext_rsp_i.data[10] => data.IN1
ext_rsp_i.data[11] => data.IN1
ext_rsp_i.data[12] => data.IN1
ext_rsp_i.data[13] => data.IN1
ext_rsp_i.data[14] => data.IN1
ext_rsp_i.data[15] => data.IN1
ext_rsp_i.data[16] => data.IN1
ext_rsp_i.data[17] => data.IN1
ext_rsp_i.data[18] => data.IN1
ext_rsp_i.data[19] => data.IN1
ext_rsp_i.data[20] => data.IN1
ext_rsp_i.data[21] => data.IN1
ext_rsp_i.data[22] => data.IN1
ext_rsp_i.data[23] => data.IN1
ext_rsp_i.data[24] => data.IN1
ext_rsp_i.data[25] => data.IN1
ext_rsp_i.data[26] => data.IN1
ext_rsp_i.data[27] => data.IN1
ext_rsp_i.data[28] => data.IN1
ext_rsp_i.data[29] => data.IN1
ext_rsp_i.data[30] => data.IN1
ext_rsp_i.data[31] => data.IN1


|top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
clk_i => mem_ram_b0~23.CLK
clk_i => mem_ram_b0~0.CLK
clk_i => mem_ram_b0~1.CLK
clk_i => mem_ram_b0~2.CLK
clk_i => mem_ram_b0~3.CLK
clk_i => mem_ram_b0~4.CLK
clk_i => mem_ram_b0~5.CLK
clk_i => mem_ram_b0~6.CLK
clk_i => mem_ram_b0~7.CLK
clk_i => mem_ram_b0~8.CLK
clk_i => mem_ram_b0~9.CLK
clk_i => mem_ram_b0~10.CLK
clk_i => mem_ram_b0~11.CLK
clk_i => mem_ram_b0~12.CLK
clk_i => mem_ram_b0~13.CLK
clk_i => mem_ram_b0~14.CLK
clk_i => mem_ram_b0~15.CLK
clk_i => mem_ram_b0~16.CLK
clk_i => mem_ram_b0~17.CLK
clk_i => mem_ram_b0~18.CLK
clk_i => mem_ram_b0~19.CLK
clk_i => mem_ram_b0~20.CLK
clk_i => mem_ram_b0~21.CLK
clk_i => mem_ram_b0~22.CLK
clk_i => mem_ram_b1~0.CLK
clk_i => mem_ram_b1~1.CLK
clk_i => mem_ram_b1~2.CLK
clk_i => mem_ram_b1~3.CLK
clk_i => mem_ram_b1~4.CLK
clk_i => mem_ram_b1~5.CLK
clk_i => mem_ram_b1~6.CLK
clk_i => mem_ram_b1~7.CLK
clk_i => mem_ram_b1~8.CLK
clk_i => mem_ram_b1~9.CLK
clk_i => mem_ram_b1~10.CLK
clk_i => mem_ram_b1~11.CLK
clk_i => mem_ram_b1~12.CLK
clk_i => mem_ram_b1~13.CLK
clk_i => mem_ram_b1~14.CLK
clk_i => mem_ram_b1~15.CLK
clk_i => mem_ram_b1~16.CLK
clk_i => mem_ram_b1~17.CLK
clk_i => mem_ram_b1~18.CLK
clk_i => mem_ram_b1~19.CLK
clk_i => mem_ram_b1~20.CLK
clk_i => mem_ram_b1~21.CLK
clk_i => mem_ram_b1~22.CLK
clk_i => mem_ram_b1~23.CLK
clk_i => mem_ram_b2~0.CLK
clk_i => mem_ram_b2~1.CLK
clk_i => mem_ram_b2~2.CLK
clk_i => mem_ram_b2~3.CLK
clk_i => mem_ram_b2~4.CLK
clk_i => mem_ram_b2~5.CLK
clk_i => mem_ram_b2~6.CLK
clk_i => mem_ram_b2~7.CLK
clk_i => mem_ram_b2~8.CLK
clk_i => mem_ram_b2~9.CLK
clk_i => mem_ram_b2~10.CLK
clk_i => mem_ram_b2~11.CLK
clk_i => mem_ram_b2~12.CLK
clk_i => mem_ram_b2~13.CLK
clk_i => mem_ram_b2~14.CLK
clk_i => mem_ram_b2~15.CLK
clk_i => mem_ram_b2~16.CLK
clk_i => mem_ram_b2~17.CLK
clk_i => mem_ram_b2~18.CLK
clk_i => mem_ram_b2~19.CLK
clk_i => mem_ram_b2~20.CLK
clk_i => mem_ram_b2~21.CLK
clk_i => mem_ram_b2~22.CLK
clk_i => mem_ram_b2~23.CLK
clk_i => mem_ram_b3~0.CLK
clk_i => mem_ram_b3~1.CLK
clk_i => mem_ram_b3~2.CLK
clk_i => mem_ram_b3~3.CLK
clk_i => mem_ram_b3~4.CLK
clk_i => mem_ram_b3~5.CLK
clk_i => mem_ram_b3~6.CLK
clk_i => mem_ram_b3~7.CLK
clk_i => mem_ram_b3~8.CLK
clk_i => mem_ram_b3~9.CLK
clk_i => mem_ram_b3~10.CLK
clk_i => mem_ram_b3~11.CLK
clk_i => mem_ram_b3~12.CLK
clk_i => mem_ram_b3~13.CLK
clk_i => mem_ram_b3~14.CLK
clk_i => mem_ram_b3~15.CLK
clk_i => mem_ram_b3~16.CLK
clk_i => mem_ram_b3~17.CLK
clk_i => mem_ram_b3~18.CLK
clk_i => mem_ram_b3~19.CLK
clk_i => mem_ram_b3~20.CLK
clk_i => mem_ram_b3~21.CLK
clk_i => mem_ram_b3~22.CLK
clk_i => mem_ram_b3~23.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => rden.CLK
clk_i => mem_b3_rd[0].CLK
clk_i => mem_b3_rd[1].CLK
clk_i => mem_b3_rd[2].CLK
clk_i => mem_b3_rd[3].CLK
clk_i => mem_b3_rd[4].CLK
clk_i => mem_b3_rd[5].CLK
clk_i => mem_b3_rd[6].CLK
clk_i => mem_b3_rd[7].CLK
clk_i => mem_b2_rd[0].CLK
clk_i => mem_b2_rd[1].CLK
clk_i => mem_b2_rd[2].CLK
clk_i => mem_b2_rd[3].CLK
clk_i => mem_b2_rd[4].CLK
clk_i => mem_b2_rd[5].CLK
clk_i => mem_b2_rd[6].CLK
clk_i => mem_b2_rd[7].CLK
clk_i => mem_b1_rd[0].CLK
clk_i => mem_b1_rd[1].CLK
clk_i => mem_b1_rd[2].CLK
clk_i => mem_b1_rd[3].CLK
clk_i => mem_b1_rd[4].CLK
clk_i => mem_b1_rd[5].CLK
clk_i => mem_b1_rd[6].CLK
clk_i => mem_b1_rd[7].CLK
clk_i => mem_b0_rd[0].CLK
clk_i => mem_b0_rd[1].CLK
clk_i => mem_b0_rd[2].CLK
clk_i => mem_b0_rd[3].CLK
clk_i => mem_b0_rd[4].CLK
clk_i => mem_b0_rd[5].CLK
clk_i => mem_b0_rd[6].CLK
clk_i => mem_b0_rd[7].CLK
clk_i => mem_ram_b0.CLK0
clk_i => mem_ram_b1.CLK0
clk_i => mem_ram_b2.CLK0
clk_i => mem_ram_b3.CLK0
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => rden.DATAIN
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => ack.IN1
bus_req_i.ben[0] => mem_access.IN1
bus_req_i.ben[1] => mem_access.IN1
bus_req_i.ben[2] => mem_access.IN1
bus_req_i.ben[3] => mem_access.IN1
bus_req_i.data[0] => mem_ram_b0~22.DATAIN
bus_req_i.data[0] => mem_ram_b0.DATAIN
bus_req_i.data[1] => mem_ram_b0~21.DATAIN
bus_req_i.data[1] => mem_ram_b0.DATAIN1
bus_req_i.data[2] => mem_ram_b0~20.DATAIN
bus_req_i.data[2] => mem_ram_b0.DATAIN2
bus_req_i.data[3] => mem_ram_b0~19.DATAIN
bus_req_i.data[3] => mem_ram_b0.DATAIN3
bus_req_i.data[4] => mem_ram_b0~18.DATAIN
bus_req_i.data[4] => mem_ram_b0.DATAIN4
bus_req_i.data[5] => mem_ram_b0~17.DATAIN
bus_req_i.data[5] => mem_ram_b0.DATAIN5
bus_req_i.data[6] => mem_ram_b0~16.DATAIN
bus_req_i.data[6] => mem_ram_b0.DATAIN6
bus_req_i.data[7] => mem_ram_b0~15.DATAIN
bus_req_i.data[7] => mem_ram_b0.DATAIN7
bus_req_i.data[8] => mem_ram_b1~23.DATAIN
bus_req_i.data[8] => mem_ram_b1.DATAIN
bus_req_i.data[9] => mem_ram_b1~22.DATAIN
bus_req_i.data[9] => mem_ram_b1.DATAIN1
bus_req_i.data[10] => mem_ram_b1~21.DATAIN
bus_req_i.data[10] => mem_ram_b1.DATAIN2
bus_req_i.data[11] => mem_ram_b1~20.DATAIN
bus_req_i.data[11] => mem_ram_b1.DATAIN3
bus_req_i.data[12] => mem_ram_b1~19.DATAIN
bus_req_i.data[12] => mem_ram_b1.DATAIN4
bus_req_i.data[13] => mem_ram_b1~18.DATAIN
bus_req_i.data[13] => mem_ram_b1.DATAIN5
bus_req_i.data[14] => mem_ram_b1~17.DATAIN
bus_req_i.data[14] => mem_ram_b1.DATAIN6
bus_req_i.data[15] => mem_ram_b1~16.DATAIN
bus_req_i.data[15] => mem_ram_b1.DATAIN7
bus_req_i.data[16] => mem_ram_b2~23.DATAIN
bus_req_i.data[16] => mem_ram_b2.DATAIN
bus_req_i.data[17] => mem_ram_b2~22.DATAIN
bus_req_i.data[17] => mem_ram_b2.DATAIN1
bus_req_i.data[18] => mem_ram_b2~21.DATAIN
bus_req_i.data[18] => mem_ram_b2.DATAIN2
bus_req_i.data[19] => mem_ram_b2~20.DATAIN
bus_req_i.data[19] => mem_ram_b2.DATAIN3
bus_req_i.data[20] => mem_ram_b2~19.DATAIN
bus_req_i.data[20] => mem_ram_b2.DATAIN4
bus_req_i.data[21] => mem_ram_b2~18.DATAIN
bus_req_i.data[21] => mem_ram_b2.DATAIN5
bus_req_i.data[22] => mem_ram_b2~17.DATAIN
bus_req_i.data[22] => mem_ram_b2.DATAIN6
bus_req_i.data[23] => mem_ram_b2~16.DATAIN
bus_req_i.data[23] => mem_ram_b2.DATAIN7
bus_req_i.data[24] => mem_ram_b3~23.DATAIN
bus_req_i.data[24] => mem_ram_b3.DATAIN
bus_req_i.data[25] => mem_ram_b3~22.DATAIN
bus_req_i.data[25] => mem_ram_b3.DATAIN1
bus_req_i.data[26] => mem_ram_b3~21.DATAIN
bus_req_i.data[26] => mem_ram_b3.DATAIN2
bus_req_i.data[27] => mem_ram_b3~20.DATAIN
bus_req_i.data[27] => mem_ram_b3.DATAIN3
bus_req_i.data[28] => mem_ram_b3~19.DATAIN
bus_req_i.data[28] => mem_ram_b3.DATAIN4
bus_req_i.data[29] => mem_ram_b3~18.DATAIN
bus_req_i.data[29] => mem_ram_b3.DATAIN5
bus_req_i.data[30] => mem_ram_b3~17.DATAIN
bus_req_i.data[30] => mem_ram_b3.DATAIN6
bus_req_i.data[31] => mem_ram_b3~16.DATAIN
bus_req_i.data[31] => mem_ram_b3.DATAIN7
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => mem_ram_b0~14.DATAIN
bus_req_i.addr[2] => mem_ram_b1~15.DATAIN
bus_req_i.addr[2] => mem_ram_b2~15.DATAIN
bus_req_i.addr[2] => mem_ram_b3~15.DATAIN
bus_req_i.addr[2] => mem_ram_b0.WADDR
bus_req_i.addr[2] => mem_ram_b0.RADDR
bus_req_i.addr[2] => mem_ram_b1.WADDR
bus_req_i.addr[2] => mem_ram_b1.RADDR
bus_req_i.addr[2] => mem_ram_b2.WADDR
bus_req_i.addr[2] => mem_ram_b2.RADDR
bus_req_i.addr[2] => mem_ram_b3.WADDR
bus_req_i.addr[2] => mem_ram_b3.RADDR
bus_req_i.addr[3] => mem_ram_b0~13.DATAIN
bus_req_i.addr[3] => mem_ram_b1~14.DATAIN
bus_req_i.addr[3] => mem_ram_b2~14.DATAIN
bus_req_i.addr[3] => mem_ram_b3~14.DATAIN
bus_req_i.addr[3] => mem_ram_b0.WADDR1
bus_req_i.addr[3] => mem_ram_b0.RADDR1
bus_req_i.addr[3] => mem_ram_b1.WADDR1
bus_req_i.addr[3] => mem_ram_b1.RADDR1
bus_req_i.addr[3] => mem_ram_b2.WADDR1
bus_req_i.addr[3] => mem_ram_b2.RADDR1
bus_req_i.addr[3] => mem_ram_b3.WADDR1
bus_req_i.addr[3] => mem_ram_b3.RADDR1
bus_req_i.addr[4] => mem_ram_b0~12.DATAIN
bus_req_i.addr[4] => mem_ram_b1~13.DATAIN
bus_req_i.addr[4] => mem_ram_b2~13.DATAIN
bus_req_i.addr[4] => mem_ram_b3~13.DATAIN
bus_req_i.addr[4] => mem_ram_b0.WADDR2
bus_req_i.addr[4] => mem_ram_b0.RADDR2
bus_req_i.addr[4] => mem_ram_b1.WADDR2
bus_req_i.addr[4] => mem_ram_b1.RADDR2
bus_req_i.addr[4] => mem_ram_b2.WADDR2
bus_req_i.addr[4] => mem_ram_b2.RADDR2
bus_req_i.addr[4] => mem_ram_b3.WADDR2
bus_req_i.addr[4] => mem_ram_b3.RADDR2
bus_req_i.addr[5] => mem_ram_b0~11.DATAIN
bus_req_i.addr[5] => mem_ram_b1~12.DATAIN
bus_req_i.addr[5] => mem_ram_b2~12.DATAIN
bus_req_i.addr[5] => mem_ram_b3~12.DATAIN
bus_req_i.addr[5] => mem_ram_b0.WADDR3
bus_req_i.addr[5] => mem_ram_b0.RADDR3
bus_req_i.addr[5] => mem_ram_b1.WADDR3
bus_req_i.addr[5] => mem_ram_b1.RADDR3
bus_req_i.addr[5] => mem_ram_b2.WADDR3
bus_req_i.addr[5] => mem_ram_b2.RADDR3
bus_req_i.addr[5] => mem_ram_b3.WADDR3
bus_req_i.addr[5] => mem_ram_b3.RADDR3
bus_req_i.addr[6] => mem_ram_b0~10.DATAIN
bus_req_i.addr[6] => mem_ram_b1~11.DATAIN
bus_req_i.addr[6] => mem_ram_b2~11.DATAIN
bus_req_i.addr[6] => mem_ram_b3~11.DATAIN
bus_req_i.addr[6] => mem_ram_b0.WADDR4
bus_req_i.addr[6] => mem_ram_b0.RADDR4
bus_req_i.addr[6] => mem_ram_b1.WADDR4
bus_req_i.addr[6] => mem_ram_b1.RADDR4
bus_req_i.addr[6] => mem_ram_b2.WADDR4
bus_req_i.addr[6] => mem_ram_b2.RADDR4
bus_req_i.addr[6] => mem_ram_b3.WADDR4
bus_req_i.addr[6] => mem_ram_b3.RADDR4
bus_req_i.addr[7] => mem_ram_b0~9.DATAIN
bus_req_i.addr[7] => mem_ram_b1~10.DATAIN
bus_req_i.addr[7] => mem_ram_b2~10.DATAIN
bus_req_i.addr[7] => mem_ram_b3~10.DATAIN
bus_req_i.addr[7] => mem_ram_b0.WADDR5
bus_req_i.addr[7] => mem_ram_b0.RADDR5
bus_req_i.addr[7] => mem_ram_b1.WADDR5
bus_req_i.addr[7] => mem_ram_b1.RADDR5
bus_req_i.addr[7] => mem_ram_b2.WADDR5
bus_req_i.addr[7] => mem_ram_b2.RADDR5
bus_req_i.addr[7] => mem_ram_b3.WADDR5
bus_req_i.addr[7] => mem_ram_b3.RADDR5
bus_req_i.addr[8] => mem_ram_b0~8.DATAIN
bus_req_i.addr[8] => mem_ram_b1~9.DATAIN
bus_req_i.addr[8] => mem_ram_b2~9.DATAIN
bus_req_i.addr[8] => mem_ram_b3~9.DATAIN
bus_req_i.addr[8] => mem_ram_b0.WADDR6
bus_req_i.addr[8] => mem_ram_b0.RADDR6
bus_req_i.addr[8] => mem_ram_b1.WADDR6
bus_req_i.addr[8] => mem_ram_b1.RADDR6
bus_req_i.addr[8] => mem_ram_b2.WADDR6
bus_req_i.addr[8] => mem_ram_b2.RADDR6
bus_req_i.addr[8] => mem_ram_b3.WADDR6
bus_req_i.addr[8] => mem_ram_b3.RADDR6
bus_req_i.addr[9] => mem_ram_b0~7.DATAIN
bus_req_i.addr[9] => mem_ram_b1~8.DATAIN
bus_req_i.addr[9] => mem_ram_b2~8.DATAIN
bus_req_i.addr[9] => mem_ram_b3~8.DATAIN
bus_req_i.addr[9] => mem_ram_b0.WADDR7
bus_req_i.addr[9] => mem_ram_b0.RADDR7
bus_req_i.addr[9] => mem_ram_b1.WADDR7
bus_req_i.addr[9] => mem_ram_b1.RADDR7
bus_req_i.addr[9] => mem_ram_b2.WADDR7
bus_req_i.addr[9] => mem_ram_b2.RADDR7
bus_req_i.addr[9] => mem_ram_b3.WADDR7
bus_req_i.addr[9] => mem_ram_b3.RADDR7
bus_req_i.addr[10] => mem_ram_b0~6.DATAIN
bus_req_i.addr[10] => mem_ram_b1~7.DATAIN
bus_req_i.addr[10] => mem_ram_b2~7.DATAIN
bus_req_i.addr[10] => mem_ram_b3~7.DATAIN
bus_req_i.addr[10] => mem_ram_b0.WADDR8
bus_req_i.addr[10] => mem_ram_b0.RADDR8
bus_req_i.addr[10] => mem_ram_b1.WADDR8
bus_req_i.addr[10] => mem_ram_b1.RADDR8
bus_req_i.addr[10] => mem_ram_b2.WADDR8
bus_req_i.addr[10] => mem_ram_b2.RADDR8
bus_req_i.addr[10] => mem_ram_b3.WADDR8
bus_req_i.addr[10] => mem_ram_b3.RADDR8
bus_req_i.addr[11] => mem_ram_b0~5.DATAIN
bus_req_i.addr[11] => mem_ram_b1~6.DATAIN
bus_req_i.addr[11] => mem_ram_b2~6.DATAIN
bus_req_i.addr[11] => mem_ram_b3~6.DATAIN
bus_req_i.addr[11] => mem_ram_b0.WADDR9
bus_req_i.addr[11] => mem_ram_b0.RADDR9
bus_req_i.addr[11] => mem_ram_b1.WADDR9
bus_req_i.addr[11] => mem_ram_b1.RADDR9
bus_req_i.addr[11] => mem_ram_b2.WADDR9
bus_req_i.addr[11] => mem_ram_b2.RADDR9
bus_req_i.addr[11] => mem_ram_b3.WADDR9
bus_req_i.addr[11] => mem_ram_b3.RADDR9
bus_req_i.addr[12] => mem_ram_b0~4.DATAIN
bus_req_i.addr[12] => mem_ram_b1~5.DATAIN
bus_req_i.addr[12] => mem_ram_b2~5.DATAIN
bus_req_i.addr[12] => mem_ram_b3~5.DATAIN
bus_req_i.addr[12] => mem_ram_b0.WADDR10
bus_req_i.addr[12] => mem_ram_b0.RADDR10
bus_req_i.addr[12] => mem_ram_b1.WADDR10
bus_req_i.addr[12] => mem_ram_b1.RADDR10
bus_req_i.addr[12] => mem_ram_b2.WADDR10
bus_req_i.addr[12] => mem_ram_b2.RADDR10
bus_req_i.addr[12] => mem_ram_b3.WADDR10
bus_req_i.addr[12] => mem_ram_b3.RADDR10
bus_req_i.addr[13] => mem_ram_b0~3.DATAIN
bus_req_i.addr[13] => mem_ram_b1~4.DATAIN
bus_req_i.addr[13] => mem_ram_b2~4.DATAIN
bus_req_i.addr[13] => mem_ram_b3~4.DATAIN
bus_req_i.addr[13] => mem_ram_b0.WADDR11
bus_req_i.addr[13] => mem_ram_b0.RADDR11
bus_req_i.addr[13] => mem_ram_b1.WADDR11
bus_req_i.addr[13] => mem_ram_b1.RADDR11
bus_req_i.addr[13] => mem_ram_b2.WADDR11
bus_req_i.addr[13] => mem_ram_b2.RADDR11
bus_req_i.addr[13] => mem_ram_b3.WADDR11
bus_req_i.addr[13] => mem_ram_b3.RADDR11
bus_req_i.addr[14] => mem_ram_b0~2.DATAIN
bus_req_i.addr[14] => mem_ram_b1~3.DATAIN
bus_req_i.addr[14] => mem_ram_b2~3.DATAIN
bus_req_i.addr[14] => mem_ram_b3~3.DATAIN
bus_req_i.addr[14] => mem_ram_b0.WADDR12
bus_req_i.addr[14] => mem_ram_b0.RADDR12
bus_req_i.addr[14] => mem_ram_b1.WADDR12
bus_req_i.addr[14] => mem_ram_b1.RADDR12
bus_req_i.addr[14] => mem_ram_b2.WADDR12
bus_req_i.addr[14] => mem_ram_b2.RADDR12
bus_req_i.addr[14] => mem_ram_b3.WADDR12
bus_req_i.addr[14] => mem_ram_b3.RADDR12
bus_req_i.addr[15] => mem_ram_b0~1.DATAIN
bus_req_i.addr[15] => mem_ram_b1~2.DATAIN
bus_req_i.addr[15] => mem_ram_b2~2.DATAIN
bus_req_i.addr[15] => mem_ram_b3~2.DATAIN
bus_req_i.addr[15] => mem_ram_b0.WADDR13
bus_req_i.addr[15] => mem_ram_b0.RADDR13
bus_req_i.addr[15] => mem_ram_b1.WADDR13
bus_req_i.addr[15] => mem_ram_b1.RADDR13
bus_req_i.addr[15] => mem_ram_b2.WADDR13
bus_req_i.addr[15] => mem_ram_b2.RADDR13
bus_req_i.addr[15] => mem_ram_b3.WADDR13
bus_req_i.addr[15] => mem_ram_b3.RADDR13
bus_req_i.addr[16] => mem_ram_b0~0.DATAIN
bus_req_i.addr[16] => mem_ram_b1~1.DATAIN
bus_req_i.addr[16] => mem_ram_b2~1.DATAIN
bus_req_i.addr[16] => mem_ram_b3~1.DATAIN
bus_req_i.addr[16] => mem_ram_b0.WADDR14
bus_req_i.addr[16] => mem_ram_b0.RADDR14
bus_req_i.addr[16] => mem_ram_b1.WADDR14
bus_req_i.addr[16] => mem_ram_b1.RADDR14
bus_req_i.addr[16] => mem_ram_b2.WADDR14
bus_req_i.addr[16] => mem_ram_b2.RADDR14
bus_req_i.addr[16] => mem_ram_b3.WADDR14
bus_req_i.addr[16] => mem_ram_b3.RADDR14
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
clk_i => mem_ram_b0~22.CLK
clk_i => mem_ram_b0~0.CLK
clk_i => mem_ram_b0~1.CLK
clk_i => mem_ram_b0~2.CLK
clk_i => mem_ram_b0~3.CLK
clk_i => mem_ram_b0~4.CLK
clk_i => mem_ram_b0~5.CLK
clk_i => mem_ram_b0~6.CLK
clk_i => mem_ram_b0~7.CLK
clk_i => mem_ram_b0~8.CLK
clk_i => mem_ram_b0~9.CLK
clk_i => mem_ram_b0~10.CLK
clk_i => mem_ram_b0~11.CLK
clk_i => mem_ram_b0~12.CLK
clk_i => mem_ram_b0~13.CLK
clk_i => mem_ram_b0~14.CLK
clk_i => mem_ram_b0~15.CLK
clk_i => mem_ram_b0~16.CLK
clk_i => mem_ram_b0~17.CLK
clk_i => mem_ram_b0~18.CLK
clk_i => mem_ram_b0~19.CLK
clk_i => mem_ram_b0~20.CLK
clk_i => mem_ram_b0~21.CLK
clk_i => mem_ram_b1~0.CLK
clk_i => mem_ram_b1~1.CLK
clk_i => mem_ram_b1~2.CLK
clk_i => mem_ram_b1~3.CLK
clk_i => mem_ram_b1~4.CLK
clk_i => mem_ram_b1~5.CLK
clk_i => mem_ram_b1~6.CLK
clk_i => mem_ram_b1~7.CLK
clk_i => mem_ram_b1~8.CLK
clk_i => mem_ram_b1~9.CLK
clk_i => mem_ram_b1~10.CLK
clk_i => mem_ram_b1~11.CLK
clk_i => mem_ram_b1~12.CLK
clk_i => mem_ram_b1~13.CLK
clk_i => mem_ram_b1~14.CLK
clk_i => mem_ram_b1~15.CLK
clk_i => mem_ram_b1~16.CLK
clk_i => mem_ram_b1~17.CLK
clk_i => mem_ram_b1~18.CLK
clk_i => mem_ram_b1~19.CLK
clk_i => mem_ram_b1~20.CLK
clk_i => mem_ram_b1~21.CLK
clk_i => mem_ram_b1~22.CLK
clk_i => mem_ram_b2~0.CLK
clk_i => mem_ram_b2~1.CLK
clk_i => mem_ram_b2~2.CLK
clk_i => mem_ram_b2~3.CLK
clk_i => mem_ram_b2~4.CLK
clk_i => mem_ram_b2~5.CLK
clk_i => mem_ram_b2~6.CLK
clk_i => mem_ram_b2~7.CLK
clk_i => mem_ram_b2~8.CLK
clk_i => mem_ram_b2~9.CLK
clk_i => mem_ram_b2~10.CLK
clk_i => mem_ram_b2~11.CLK
clk_i => mem_ram_b2~12.CLK
clk_i => mem_ram_b2~13.CLK
clk_i => mem_ram_b2~14.CLK
clk_i => mem_ram_b2~15.CLK
clk_i => mem_ram_b2~16.CLK
clk_i => mem_ram_b2~17.CLK
clk_i => mem_ram_b2~18.CLK
clk_i => mem_ram_b2~19.CLK
clk_i => mem_ram_b2~20.CLK
clk_i => mem_ram_b2~21.CLK
clk_i => mem_ram_b2~22.CLK
clk_i => mem_ram_b3~0.CLK
clk_i => mem_ram_b3~1.CLK
clk_i => mem_ram_b3~2.CLK
clk_i => mem_ram_b3~3.CLK
clk_i => mem_ram_b3~4.CLK
clk_i => mem_ram_b3~5.CLK
clk_i => mem_ram_b3~6.CLK
clk_i => mem_ram_b3~7.CLK
clk_i => mem_ram_b3~8.CLK
clk_i => mem_ram_b3~9.CLK
clk_i => mem_ram_b3~10.CLK
clk_i => mem_ram_b3~11.CLK
clk_i => mem_ram_b3~12.CLK
clk_i => mem_ram_b3~13.CLK
clk_i => mem_ram_b3~14.CLK
clk_i => mem_ram_b3~15.CLK
clk_i => mem_ram_b3~16.CLK
clk_i => mem_ram_b3~17.CLK
clk_i => mem_ram_b3~18.CLK
clk_i => mem_ram_b3~19.CLK
clk_i => mem_ram_b3~20.CLK
clk_i => mem_ram_b3~21.CLK
clk_i => mem_ram_b3~22.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => rden.CLK
clk_i => mem_ram_b3_rd[0].CLK
clk_i => mem_ram_b3_rd[1].CLK
clk_i => mem_ram_b3_rd[2].CLK
clk_i => mem_ram_b3_rd[3].CLK
clk_i => mem_ram_b3_rd[4].CLK
clk_i => mem_ram_b3_rd[5].CLK
clk_i => mem_ram_b3_rd[6].CLK
clk_i => mem_ram_b3_rd[7].CLK
clk_i => mem_ram_b2_rd[0].CLK
clk_i => mem_ram_b2_rd[1].CLK
clk_i => mem_ram_b2_rd[2].CLK
clk_i => mem_ram_b2_rd[3].CLK
clk_i => mem_ram_b2_rd[4].CLK
clk_i => mem_ram_b2_rd[5].CLK
clk_i => mem_ram_b2_rd[6].CLK
clk_i => mem_ram_b2_rd[7].CLK
clk_i => mem_ram_b1_rd[0].CLK
clk_i => mem_ram_b1_rd[1].CLK
clk_i => mem_ram_b1_rd[2].CLK
clk_i => mem_ram_b1_rd[3].CLK
clk_i => mem_ram_b1_rd[4].CLK
clk_i => mem_ram_b1_rd[5].CLK
clk_i => mem_ram_b1_rd[6].CLK
clk_i => mem_ram_b1_rd[7].CLK
clk_i => mem_ram_b0_rd[0].CLK
clk_i => mem_ram_b0_rd[1].CLK
clk_i => mem_ram_b0_rd[2].CLK
clk_i => mem_ram_b0_rd[3].CLK
clk_i => mem_ram_b0_rd[4].CLK
clk_i => mem_ram_b0_rd[5].CLK
clk_i => mem_ram_b0_rd[6].CLK
clk_i => mem_ram_b0_rd[7].CLK
clk_i => mem_ram_b0.CLK0
clk_i => mem_ram_b1.CLK0
clk_i => mem_ram_b2.CLK0
clk_i => mem_ram_b3.CLK0
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => rden.DATAIN
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => mem_access.IN0
bus_req_i.we => ack.IN1
bus_req_i.ben[0] => mem_access.IN1
bus_req_i.ben[1] => mem_access.IN1
bus_req_i.ben[2] => mem_access.IN1
bus_req_i.ben[3] => mem_access.IN1
bus_req_i.data[0] => mem_ram_b0~21.DATAIN
bus_req_i.data[0] => mem_ram_b0.DATAIN
bus_req_i.data[1] => mem_ram_b0~20.DATAIN
bus_req_i.data[1] => mem_ram_b0.DATAIN1
bus_req_i.data[2] => mem_ram_b0~19.DATAIN
bus_req_i.data[2] => mem_ram_b0.DATAIN2
bus_req_i.data[3] => mem_ram_b0~18.DATAIN
bus_req_i.data[3] => mem_ram_b0.DATAIN3
bus_req_i.data[4] => mem_ram_b0~17.DATAIN
bus_req_i.data[4] => mem_ram_b0.DATAIN4
bus_req_i.data[5] => mem_ram_b0~16.DATAIN
bus_req_i.data[5] => mem_ram_b0.DATAIN5
bus_req_i.data[6] => mem_ram_b0~15.DATAIN
bus_req_i.data[6] => mem_ram_b0.DATAIN6
bus_req_i.data[7] => mem_ram_b0~14.DATAIN
bus_req_i.data[7] => mem_ram_b0.DATAIN7
bus_req_i.data[8] => mem_ram_b1~22.DATAIN
bus_req_i.data[8] => mem_ram_b1.DATAIN
bus_req_i.data[9] => mem_ram_b1~21.DATAIN
bus_req_i.data[9] => mem_ram_b1.DATAIN1
bus_req_i.data[10] => mem_ram_b1~20.DATAIN
bus_req_i.data[10] => mem_ram_b1.DATAIN2
bus_req_i.data[11] => mem_ram_b1~19.DATAIN
bus_req_i.data[11] => mem_ram_b1.DATAIN3
bus_req_i.data[12] => mem_ram_b1~18.DATAIN
bus_req_i.data[12] => mem_ram_b1.DATAIN4
bus_req_i.data[13] => mem_ram_b1~17.DATAIN
bus_req_i.data[13] => mem_ram_b1.DATAIN5
bus_req_i.data[14] => mem_ram_b1~16.DATAIN
bus_req_i.data[14] => mem_ram_b1.DATAIN6
bus_req_i.data[15] => mem_ram_b1~15.DATAIN
bus_req_i.data[15] => mem_ram_b1.DATAIN7
bus_req_i.data[16] => mem_ram_b2~22.DATAIN
bus_req_i.data[16] => mem_ram_b2.DATAIN
bus_req_i.data[17] => mem_ram_b2~21.DATAIN
bus_req_i.data[17] => mem_ram_b2.DATAIN1
bus_req_i.data[18] => mem_ram_b2~20.DATAIN
bus_req_i.data[18] => mem_ram_b2.DATAIN2
bus_req_i.data[19] => mem_ram_b2~19.DATAIN
bus_req_i.data[19] => mem_ram_b2.DATAIN3
bus_req_i.data[20] => mem_ram_b2~18.DATAIN
bus_req_i.data[20] => mem_ram_b2.DATAIN4
bus_req_i.data[21] => mem_ram_b2~17.DATAIN
bus_req_i.data[21] => mem_ram_b2.DATAIN5
bus_req_i.data[22] => mem_ram_b2~16.DATAIN
bus_req_i.data[22] => mem_ram_b2.DATAIN6
bus_req_i.data[23] => mem_ram_b2~15.DATAIN
bus_req_i.data[23] => mem_ram_b2.DATAIN7
bus_req_i.data[24] => mem_ram_b3~22.DATAIN
bus_req_i.data[24] => mem_ram_b3.DATAIN
bus_req_i.data[25] => mem_ram_b3~21.DATAIN
bus_req_i.data[25] => mem_ram_b3.DATAIN1
bus_req_i.data[26] => mem_ram_b3~20.DATAIN
bus_req_i.data[26] => mem_ram_b3.DATAIN2
bus_req_i.data[27] => mem_ram_b3~19.DATAIN
bus_req_i.data[27] => mem_ram_b3.DATAIN3
bus_req_i.data[28] => mem_ram_b3~18.DATAIN
bus_req_i.data[28] => mem_ram_b3.DATAIN4
bus_req_i.data[29] => mem_ram_b3~17.DATAIN
bus_req_i.data[29] => mem_ram_b3.DATAIN5
bus_req_i.data[30] => mem_ram_b3~16.DATAIN
bus_req_i.data[30] => mem_ram_b3.DATAIN6
bus_req_i.data[31] => mem_ram_b3~15.DATAIN
bus_req_i.data[31] => mem_ram_b3.DATAIN7
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => mem_ram_b0~13.DATAIN
bus_req_i.addr[2] => mem_ram_b1~14.DATAIN
bus_req_i.addr[2] => mem_ram_b2~14.DATAIN
bus_req_i.addr[2] => mem_ram_b3~14.DATAIN
bus_req_i.addr[2] => mem_ram_b0.WADDR
bus_req_i.addr[2] => mem_ram_b0.RADDR
bus_req_i.addr[2] => mem_ram_b1.WADDR
bus_req_i.addr[2] => mem_ram_b1.RADDR
bus_req_i.addr[2] => mem_ram_b2.WADDR
bus_req_i.addr[2] => mem_ram_b2.RADDR
bus_req_i.addr[2] => mem_ram_b3.WADDR
bus_req_i.addr[2] => mem_ram_b3.RADDR
bus_req_i.addr[3] => mem_ram_b0~12.DATAIN
bus_req_i.addr[3] => mem_ram_b1~13.DATAIN
bus_req_i.addr[3] => mem_ram_b2~13.DATAIN
bus_req_i.addr[3] => mem_ram_b3~13.DATAIN
bus_req_i.addr[3] => mem_ram_b0.WADDR1
bus_req_i.addr[3] => mem_ram_b0.RADDR1
bus_req_i.addr[3] => mem_ram_b1.WADDR1
bus_req_i.addr[3] => mem_ram_b1.RADDR1
bus_req_i.addr[3] => mem_ram_b2.WADDR1
bus_req_i.addr[3] => mem_ram_b2.RADDR1
bus_req_i.addr[3] => mem_ram_b3.WADDR1
bus_req_i.addr[3] => mem_ram_b3.RADDR1
bus_req_i.addr[4] => mem_ram_b0~11.DATAIN
bus_req_i.addr[4] => mem_ram_b1~12.DATAIN
bus_req_i.addr[4] => mem_ram_b2~12.DATAIN
bus_req_i.addr[4] => mem_ram_b3~12.DATAIN
bus_req_i.addr[4] => mem_ram_b0.WADDR2
bus_req_i.addr[4] => mem_ram_b0.RADDR2
bus_req_i.addr[4] => mem_ram_b1.WADDR2
bus_req_i.addr[4] => mem_ram_b1.RADDR2
bus_req_i.addr[4] => mem_ram_b2.WADDR2
bus_req_i.addr[4] => mem_ram_b2.RADDR2
bus_req_i.addr[4] => mem_ram_b3.WADDR2
bus_req_i.addr[4] => mem_ram_b3.RADDR2
bus_req_i.addr[5] => mem_ram_b0~10.DATAIN
bus_req_i.addr[5] => mem_ram_b1~11.DATAIN
bus_req_i.addr[5] => mem_ram_b2~11.DATAIN
bus_req_i.addr[5] => mem_ram_b3~11.DATAIN
bus_req_i.addr[5] => mem_ram_b0.WADDR3
bus_req_i.addr[5] => mem_ram_b0.RADDR3
bus_req_i.addr[5] => mem_ram_b1.WADDR3
bus_req_i.addr[5] => mem_ram_b1.RADDR3
bus_req_i.addr[5] => mem_ram_b2.WADDR3
bus_req_i.addr[5] => mem_ram_b2.RADDR3
bus_req_i.addr[5] => mem_ram_b3.WADDR3
bus_req_i.addr[5] => mem_ram_b3.RADDR3
bus_req_i.addr[6] => mem_ram_b0~9.DATAIN
bus_req_i.addr[6] => mem_ram_b1~10.DATAIN
bus_req_i.addr[6] => mem_ram_b2~10.DATAIN
bus_req_i.addr[6] => mem_ram_b3~10.DATAIN
bus_req_i.addr[6] => mem_ram_b0.WADDR4
bus_req_i.addr[6] => mem_ram_b0.RADDR4
bus_req_i.addr[6] => mem_ram_b1.WADDR4
bus_req_i.addr[6] => mem_ram_b1.RADDR4
bus_req_i.addr[6] => mem_ram_b2.WADDR4
bus_req_i.addr[6] => mem_ram_b2.RADDR4
bus_req_i.addr[6] => mem_ram_b3.WADDR4
bus_req_i.addr[6] => mem_ram_b3.RADDR4
bus_req_i.addr[7] => mem_ram_b0~8.DATAIN
bus_req_i.addr[7] => mem_ram_b1~9.DATAIN
bus_req_i.addr[7] => mem_ram_b2~9.DATAIN
bus_req_i.addr[7] => mem_ram_b3~9.DATAIN
bus_req_i.addr[7] => mem_ram_b0.WADDR5
bus_req_i.addr[7] => mem_ram_b0.RADDR5
bus_req_i.addr[7] => mem_ram_b1.WADDR5
bus_req_i.addr[7] => mem_ram_b1.RADDR5
bus_req_i.addr[7] => mem_ram_b2.WADDR5
bus_req_i.addr[7] => mem_ram_b2.RADDR5
bus_req_i.addr[7] => mem_ram_b3.WADDR5
bus_req_i.addr[7] => mem_ram_b3.RADDR5
bus_req_i.addr[8] => mem_ram_b0~7.DATAIN
bus_req_i.addr[8] => mem_ram_b1~8.DATAIN
bus_req_i.addr[8] => mem_ram_b2~8.DATAIN
bus_req_i.addr[8] => mem_ram_b3~8.DATAIN
bus_req_i.addr[8] => mem_ram_b0.WADDR6
bus_req_i.addr[8] => mem_ram_b0.RADDR6
bus_req_i.addr[8] => mem_ram_b1.WADDR6
bus_req_i.addr[8] => mem_ram_b1.RADDR6
bus_req_i.addr[8] => mem_ram_b2.WADDR6
bus_req_i.addr[8] => mem_ram_b2.RADDR6
bus_req_i.addr[8] => mem_ram_b3.WADDR6
bus_req_i.addr[8] => mem_ram_b3.RADDR6
bus_req_i.addr[9] => mem_ram_b0~6.DATAIN
bus_req_i.addr[9] => mem_ram_b1~7.DATAIN
bus_req_i.addr[9] => mem_ram_b2~7.DATAIN
bus_req_i.addr[9] => mem_ram_b3~7.DATAIN
bus_req_i.addr[9] => mem_ram_b0.WADDR7
bus_req_i.addr[9] => mem_ram_b0.RADDR7
bus_req_i.addr[9] => mem_ram_b1.WADDR7
bus_req_i.addr[9] => mem_ram_b1.RADDR7
bus_req_i.addr[9] => mem_ram_b2.WADDR7
bus_req_i.addr[9] => mem_ram_b2.RADDR7
bus_req_i.addr[9] => mem_ram_b3.WADDR7
bus_req_i.addr[9] => mem_ram_b3.RADDR7
bus_req_i.addr[10] => mem_ram_b0~5.DATAIN
bus_req_i.addr[10] => mem_ram_b1~6.DATAIN
bus_req_i.addr[10] => mem_ram_b2~6.DATAIN
bus_req_i.addr[10] => mem_ram_b3~6.DATAIN
bus_req_i.addr[10] => mem_ram_b0.WADDR8
bus_req_i.addr[10] => mem_ram_b0.RADDR8
bus_req_i.addr[10] => mem_ram_b1.WADDR8
bus_req_i.addr[10] => mem_ram_b1.RADDR8
bus_req_i.addr[10] => mem_ram_b2.WADDR8
bus_req_i.addr[10] => mem_ram_b2.RADDR8
bus_req_i.addr[10] => mem_ram_b3.WADDR8
bus_req_i.addr[10] => mem_ram_b3.RADDR8
bus_req_i.addr[11] => mem_ram_b0~4.DATAIN
bus_req_i.addr[11] => mem_ram_b1~5.DATAIN
bus_req_i.addr[11] => mem_ram_b2~5.DATAIN
bus_req_i.addr[11] => mem_ram_b3~5.DATAIN
bus_req_i.addr[11] => mem_ram_b0.WADDR9
bus_req_i.addr[11] => mem_ram_b0.RADDR9
bus_req_i.addr[11] => mem_ram_b1.WADDR9
bus_req_i.addr[11] => mem_ram_b1.RADDR9
bus_req_i.addr[11] => mem_ram_b2.WADDR9
bus_req_i.addr[11] => mem_ram_b2.RADDR9
bus_req_i.addr[11] => mem_ram_b3.WADDR9
bus_req_i.addr[11] => mem_ram_b3.RADDR9
bus_req_i.addr[12] => mem_ram_b0~3.DATAIN
bus_req_i.addr[12] => mem_ram_b1~4.DATAIN
bus_req_i.addr[12] => mem_ram_b2~4.DATAIN
bus_req_i.addr[12] => mem_ram_b3~4.DATAIN
bus_req_i.addr[12] => mem_ram_b0.WADDR10
bus_req_i.addr[12] => mem_ram_b0.RADDR10
bus_req_i.addr[12] => mem_ram_b1.WADDR10
bus_req_i.addr[12] => mem_ram_b1.RADDR10
bus_req_i.addr[12] => mem_ram_b2.WADDR10
bus_req_i.addr[12] => mem_ram_b2.RADDR10
bus_req_i.addr[12] => mem_ram_b3.WADDR10
bus_req_i.addr[12] => mem_ram_b3.RADDR10
bus_req_i.addr[13] => mem_ram_b0~2.DATAIN
bus_req_i.addr[13] => mem_ram_b1~3.DATAIN
bus_req_i.addr[13] => mem_ram_b2~3.DATAIN
bus_req_i.addr[13] => mem_ram_b3~3.DATAIN
bus_req_i.addr[13] => mem_ram_b0.WADDR11
bus_req_i.addr[13] => mem_ram_b0.RADDR11
bus_req_i.addr[13] => mem_ram_b1.WADDR11
bus_req_i.addr[13] => mem_ram_b1.RADDR11
bus_req_i.addr[13] => mem_ram_b2.WADDR11
bus_req_i.addr[13] => mem_ram_b2.RADDR11
bus_req_i.addr[13] => mem_ram_b3.WADDR11
bus_req_i.addr[13] => mem_ram_b3.RADDR11
bus_req_i.addr[14] => mem_ram_b0~1.DATAIN
bus_req_i.addr[14] => mem_ram_b1~2.DATAIN
bus_req_i.addr[14] => mem_ram_b2~2.DATAIN
bus_req_i.addr[14] => mem_ram_b3~2.DATAIN
bus_req_i.addr[14] => mem_ram_b0.WADDR12
bus_req_i.addr[14] => mem_ram_b0.RADDR12
bus_req_i.addr[14] => mem_ram_b1.WADDR12
bus_req_i.addr[14] => mem_ram_b1.RADDR12
bus_req_i.addr[14] => mem_ram_b2.WADDR12
bus_req_i.addr[14] => mem_ram_b2.RADDR12
bus_req_i.addr[14] => mem_ram_b3.WADDR12
bus_req_i.addr[14] => mem_ram_b3.RADDR12
bus_req_i.addr[15] => mem_ram_b0~0.DATAIN
bus_req_i.addr[15] => mem_ram_b1~1.DATAIN
bus_req_i.addr[15] => mem_ram_b2~1.DATAIN
bus_req_i.addr[15] => mem_ram_b3~1.DATAIN
bus_req_i.addr[15] => mem_ram_b0.WADDR13
bus_req_i.addr[15] => mem_ram_b0.RADDR13
bus_req_i.addr[15] => mem_ram_b1.WADDR13
bus_req_i.addr[15] => mem_ram_b1.RADDR13
bus_req_i.addr[15] => mem_ram_b2.WADDR13
bus_req_i.addr[15] => mem_ram_b2.RADDR13
bus_req_i.addr[15] => mem_ram_b3.WADDR13
bus_req_i.addr[15] => mem_ram_b3.RADDR13
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rdata[16].CLK
clk_i => rdata[17].CLK
clk_i => rdata[18].CLK
clk_i => rdata[19].CLK
clk_i => rdata[20].CLK
clk_i => rdata[21].CLK
clk_i => rdata[22].CLK
clk_i => rdata[23].CLK
clk_i => rdata[24].CLK
clk_i => rdata[25].CLK
clk_i => rdata[26].CLK
clk_i => rdata[27].CLK
clk_i => rdata[28].CLK
clk_i => rdata[29].CLK
clk_i => rdata[30].CLK
clk_i => rdata[31].CLK
clk_i => rden.CLK
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => rden.DATAIN
bus_req_i.we => ~NO_FANOUT~
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => ~NO_FANOUT~
bus_req_i.data[1] => ~NO_FANOUT~
bus_req_i.data[2] => ~NO_FANOUT~
bus_req_i.data[3] => ~NO_FANOUT~
bus_req_i.data[4] => ~NO_FANOUT~
bus_req_i.data[5] => ~NO_FANOUT~
bus_req_i.data[6] => ~NO_FANOUT~
bus_req_i.data[7] => ~NO_FANOUT~
bus_req_i.data[8] => ~NO_FANOUT~
bus_req_i.data[9] => ~NO_FANOUT~
bus_req_i.data[10] => ~NO_FANOUT~
bus_req_i.data[11] => ~NO_FANOUT~
bus_req_i.data[12] => ~NO_FANOUT~
bus_req_i.data[13] => ~NO_FANOUT~
bus_req_i.data[14] => ~NO_FANOUT~
bus_req_i.data[15] => ~NO_FANOUT~
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ~NO_FANOUT~
bus_req_i.data[23] => ~NO_FANOUT~
bus_req_i.data[24] => ~NO_FANOUT~
bus_req_i.data[25] => ~NO_FANOUT~
bus_req_i.data[26] => ~NO_FANOUT~
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN1033
bus_req_i.addr[2] => Mux1.IN1033
bus_req_i.addr[2] => Mux2.IN1033
bus_req_i.addr[2] => Mux3.IN1033
bus_req_i.addr[2] => Mux4.IN1033
bus_req_i.addr[2] => Mux5.IN1033
bus_req_i.addr[2] => Mux6.IN1033
bus_req_i.addr[2] => Mux7.IN1033
bus_req_i.addr[2] => Mux8.IN1033
bus_req_i.addr[2] => Mux9.IN1033
bus_req_i.addr[2] => Mux10.IN1033
bus_req_i.addr[2] => Mux11.IN1033
bus_req_i.addr[2] => Mux12.IN1033
bus_req_i.addr[2] => Mux13.IN1033
bus_req_i.addr[2] => Mux14.IN1033
bus_req_i.addr[2] => Mux15.IN1033
bus_req_i.addr[2] => Mux16.IN1033
bus_req_i.addr[2] => Mux17.IN1033
bus_req_i.addr[2] => Mux18.IN1033
bus_req_i.addr[2] => Mux19.IN1033
bus_req_i.addr[2] => Mux20.IN1033
bus_req_i.addr[2] => Mux21.IN1033
bus_req_i.addr[2] => Mux22.IN1033
bus_req_i.addr[2] => Mux23.IN1033
bus_req_i.addr[2] => Mux24.IN1033
bus_req_i.addr[2] => Mux25.IN1033
bus_req_i.addr[2] => Mux26.IN1033
bus_req_i.addr[2] => Mux27.IN1033
bus_req_i.addr[2] => Mux28.IN1033
bus_req_i.addr[2] => Mux29.IN1033
bus_req_i.addr[2] => Mux30.IN1033
bus_req_i.addr[2] => Mux31.IN1033
bus_req_i.addr[3] => Mux0.IN1032
bus_req_i.addr[3] => Mux1.IN1032
bus_req_i.addr[3] => Mux2.IN1032
bus_req_i.addr[3] => Mux3.IN1032
bus_req_i.addr[3] => Mux4.IN1032
bus_req_i.addr[3] => Mux5.IN1032
bus_req_i.addr[3] => Mux6.IN1032
bus_req_i.addr[3] => Mux7.IN1032
bus_req_i.addr[3] => Mux8.IN1032
bus_req_i.addr[3] => Mux9.IN1032
bus_req_i.addr[3] => Mux10.IN1032
bus_req_i.addr[3] => Mux11.IN1032
bus_req_i.addr[3] => Mux12.IN1032
bus_req_i.addr[3] => Mux13.IN1032
bus_req_i.addr[3] => Mux14.IN1032
bus_req_i.addr[3] => Mux15.IN1032
bus_req_i.addr[3] => Mux16.IN1032
bus_req_i.addr[3] => Mux17.IN1032
bus_req_i.addr[3] => Mux18.IN1032
bus_req_i.addr[3] => Mux19.IN1032
bus_req_i.addr[3] => Mux20.IN1032
bus_req_i.addr[3] => Mux21.IN1032
bus_req_i.addr[3] => Mux22.IN1032
bus_req_i.addr[3] => Mux23.IN1032
bus_req_i.addr[3] => Mux24.IN1032
bus_req_i.addr[3] => Mux25.IN1032
bus_req_i.addr[3] => Mux26.IN1032
bus_req_i.addr[3] => Mux27.IN1032
bus_req_i.addr[3] => Mux28.IN1032
bus_req_i.addr[3] => Mux29.IN1032
bus_req_i.addr[3] => Mux30.IN1032
bus_req_i.addr[3] => Mux31.IN1032
bus_req_i.addr[4] => Mux0.IN1031
bus_req_i.addr[4] => Mux1.IN1031
bus_req_i.addr[4] => Mux2.IN1031
bus_req_i.addr[4] => Mux3.IN1031
bus_req_i.addr[4] => Mux4.IN1031
bus_req_i.addr[4] => Mux5.IN1031
bus_req_i.addr[4] => Mux6.IN1031
bus_req_i.addr[4] => Mux7.IN1031
bus_req_i.addr[4] => Mux8.IN1031
bus_req_i.addr[4] => Mux9.IN1031
bus_req_i.addr[4] => Mux10.IN1031
bus_req_i.addr[4] => Mux11.IN1031
bus_req_i.addr[4] => Mux12.IN1031
bus_req_i.addr[4] => Mux13.IN1031
bus_req_i.addr[4] => Mux14.IN1031
bus_req_i.addr[4] => Mux15.IN1031
bus_req_i.addr[4] => Mux16.IN1031
bus_req_i.addr[4] => Mux17.IN1031
bus_req_i.addr[4] => Mux18.IN1031
bus_req_i.addr[4] => Mux19.IN1031
bus_req_i.addr[4] => Mux20.IN1031
bus_req_i.addr[4] => Mux21.IN1031
bus_req_i.addr[4] => Mux22.IN1031
bus_req_i.addr[4] => Mux23.IN1031
bus_req_i.addr[4] => Mux24.IN1031
bus_req_i.addr[4] => Mux25.IN1031
bus_req_i.addr[4] => Mux26.IN1031
bus_req_i.addr[4] => Mux27.IN1031
bus_req_i.addr[4] => Mux28.IN1031
bus_req_i.addr[4] => Mux29.IN1031
bus_req_i.addr[4] => Mux30.IN1031
bus_req_i.addr[4] => Mux31.IN1031
bus_req_i.addr[5] => Mux0.IN1030
bus_req_i.addr[5] => Mux1.IN1030
bus_req_i.addr[5] => Mux2.IN1030
bus_req_i.addr[5] => Mux3.IN1030
bus_req_i.addr[5] => Mux4.IN1030
bus_req_i.addr[5] => Mux5.IN1030
bus_req_i.addr[5] => Mux6.IN1030
bus_req_i.addr[5] => Mux7.IN1030
bus_req_i.addr[5] => Mux8.IN1030
bus_req_i.addr[5] => Mux9.IN1030
bus_req_i.addr[5] => Mux10.IN1030
bus_req_i.addr[5] => Mux11.IN1030
bus_req_i.addr[5] => Mux12.IN1030
bus_req_i.addr[5] => Mux13.IN1030
bus_req_i.addr[5] => Mux14.IN1030
bus_req_i.addr[5] => Mux15.IN1030
bus_req_i.addr[5] => Mux16.IN1030
bus_req_i.addr[5] => Mux17.IN1030
bus_req_i.addr[5] => Mux18.IN1030
bus_req_i.addr[5] => Mux19.IN1030
bus_req_i.addr[5] => Mux20.IN1030
bus_req_i.addr[5] => Mux21.IN1030
bus_req_i.addr[5] => Mux22.IN1030
bus_req_i.addr[5] => Mux23.IN1030
bus_req_i.addr[5] => Mux24.IN1030
bus_req_i.addr[5] => Mux25.IN1030
bus_req_i.addr[5] => Mux26.IN1030
bus_req_i.addr[5] => Mux27.IN1030
bus_req_i.addr[5] => Mux28.IN1030
bus_req_i.addr[5] => Mux29.IN1030
bus_req_i.addr[5] => Mux30.IN1030
bus_req_i.addr[5] => Mux31.IN1030
bus_req_i.addr[6] => Mux0.IN1029
bus_req_i.addr[6] => Mux1.IN1029
bus_req_i.addr[6] => Mux2.IN1029
bus_req_i.addr[6] => Mux3.IN1029
bus_req_i.addr[6] => Mux4.IN1029
bus_req_i.addr[6] => Mux5.IN1029
bus_req_i.addr[6] => Mux6.IN1029
bus_req_i.addr[6] => Mux7.IN1029
bus_req_i.addr[6] => Mux8.IN1029
bus_req_i.addr[6] => Mux9.IN1029
bus_req_i.addr[6] => Mux10.IN1029
bus_req_i.addr[6] => Mux11.IN1029
bus_req_i.addr[6] => Mux12.IN1029
bus_req_i.addr[6] => Mux13.IN1029
bus_req_i.addr[6] => Mux14.IN1029
bus_req_i.addr[6] => Mux15.IN1029
bus_req_i.addr[6] => Mux16.IN1029
bus_req_i.addr[6] => Mux17.IN1029
bus_req_i.addr[6] => Mux18.IN1029
bus_req_i.addr[6] => Mux19.IN1029
bus_req_i.addr[6] => Mux20.IN1029
bus_req_i.addr[6] => Mux21.IN1029
bus_req_i.addr[6] => Mux22.IN1029
bus_req_i.addr[6] => Mux23.IN1029
bus_req_i.addr[6] => Mux24.IN1029
bus_req_i.addr[6] => Mux25.IN1029
bus_req_i.addr[6] => Mux26.IN1029
bus_req_i.addr[6] => Mux27.IN1029
bus_req_i.addr[6] => Mux28.IN1029
bus_req_i.addr[6] => Mux29.IN1029
bus_req_i.addr[6] => Mux30.IN1029
bus_req_i.addr[6] => Mux31.IN1029
bus_req_i.addr[7] => Mux0.IN1028
bus_req_i.addr[7] => Mux1.IN1028
bus_req_i.addr[7] => Mux2.IN1028
bus_req_i.addr[7] => Mux3.IN1028
bus_req_i.addr[7] => Mux4.IN1028
bus_req_i.addr[7] => Mux5.IN1028
bus_req_i.addr[7] => Mux6.IN1028
bus_req_i.addr[7] => Mux7.IN1028
bus_req_i.addr[7] => Mux8.IN1028
bus_req_i.addr[7] => Mux9.IN1028
bus_req_i.addr[7] => Mux10.IN1028
bus_req_i.addr[7] => Mux11.IN1028
bus_req_i.addr[7] => Mux12.IN1028
bus_req_i.addr[7] => Mux13.IN1028
bus_req_i.addr[7] => Mux14.IN1028
bus_req_i.addr[7] => Mux15.IN1028
bus_req_i.addr[7] => Mux16.IN1028
bus_req_i.addr[7] => Mux17.IN1028
bus_req_i.addr[7] => Mux18.IN1028
bus_req_i.addr[7] => Mux19.IN1028
bus_req_i.addr[7] => Mux20.IN1028
bus_req_i.addr[7] => Mux21.IN1028
bus_req_i.addr[7] => Mux22.IN1028
bus_req_i.addr[7] => Mux23.IN1028
bus_req_i.addr[7] => Mux24.IN1028
bus_req_i.addr[7] => Mux25.IN1028
bus_req_i.addr[7] => Mux26.IN1028
bus_req_i.addr[7] => Mux27.IN1028
bus_req_i.addr[7] => Mux28.IN1028
bus_req_i.addr[7] => Mux29.IN1028
bus_req_i.addr[7] => Mux30.IN1028
bus_req_i.addr[7] => Mux31.IN1028
bus_req_i.addr[8] => Mux0.IN1027
bus_req_i.addr[8] => Mux1.IN1027
bus_req_i.addr[8] => Mux2.IN1027
bus_req_i.addr[8] => Mux3.IN1027
bus_req_i.addr[8] => Mux4.IN1027
bus_req_i.addr[8] => Mux5.IN1027
bus_req_i.addr[8] => Mux6.IN1027
bus_req_i.addr[8] => Mux7.IN1027
bus_req_i.addr[8] => Mux8.IN1027
bus_req_i.addr[8] => Mux9.IN1027
bus_req_i.addr[8] => Mux10.IN1027
bus_req_i.addr[8] => Mux11.IN1027
bus_req_i.addr[8] => Mux12.IN1027
bus_req_i.addr[8] => Mux13.IN1027
bus_req_i.addr[8] => Mux14.IN1027
bus_req_i.addr[8] => Mux15.IN1027
bus_req_i.addr[8] => Mux16.IN1027
bus_req_i.addr[8] => Mux17.IN1027
bus_req_i.addr[8] => Mux18.IN1027
bus_req_i.addr[8] => Mux19.IN1027
bus_req_i.addr[8] => Mux20.IN1027
bus_req_i.addr[8] => Mux21.IN1027
bus_req_i.addr[8] => Mux22.IN1027
bus_req_i.addr[8] => Mux23.IN1027
bus_req_i.addr[8] => Mux24.IN1027
bus_req_i.addr[8] => Mux25.IN1027
bus_req_i.addr[8] => Mux26.IN1027
bus_req_i.addr[8] => Mux27.IN1027
bus_req_i.addr[8] => Mux28.IN1027
bus_req_i.addr[8] => Mux29.IN1027
bus_req_i.addr[8] => Mux30.IN1027
bus_req_i.addr[8] => Mux31.IN1027
bus_req_i.addr[9] => Mux0.IN1026
bus_req_i.addr[9] => Mux1.IN1026
bus_req_i.addr[9] => Mux2.IN1026
bus_req_i.addr[9] => Mux3.IN1026
bus_req_i.addr[9] => Mux4.IN1026
bus_req_i.addr[9] => Mux5.IN1026
bus_req_i.addr[9] => Mux6.IN1026
bus_req_i.addr[9] => Mux7.IN1026
bus_req_i.addr[9] => Mux8.IN1026
bus_req_i.addr[9] => Mux9.IN1026
bus_req_i.addr[9] => Mux10.IN1026
bus_req_i.addr[9] => Mux11.IN1026
bus_req_i.addr[9] => Mux12.IN1026
bus_req_i.addr[9] => Mux13.IN1026
bus_req_i.addr[9] => Mux14.IN1026
bus_req_i.addr[9] => Mux15.IN1026
bus_req_i.addr[9] => Mux16.IN1026
bus_req_i.addr[9] => Mux17.IN1026
bus_req_i.addr[9] => Mux18.IN1026
bus_req_i.addr[9] => Mux19.IN1026
bus_req_i.addr[9] => Mux20.IN1026
bus_req_i.addr[9] => Mux21.IN1026
bus_req_i.addr[9] => Mux22.IN1026
bus_req_i.addr[9] => Mux23.IN1026
bus_req_i.addr[9] => Mux24.IN1026
bus_req_i.addr[9] => Mux25.IN1026
bus_req_i.addr[9] => Mux26.IN1026
bus_req_i.addr[9] => Mux27.IN1026
bus_req_i.addr[9] => Mux28.IN1026
bus_req_i.addr[9] => Mux29.IN1026
bus_req_i.addr[9] => Mux30.IN1026
bus_req_i.addr[9] => Mux31.IN1026
bus_req_i.addr[10] => Mux0.IN1025
bus_req_i.addr[10] => Mux1.IN1025
bus_req_i.addr[10] => Mux2.IN1025
bus_req_i.addr[10] => Mux3.IN1025
bus_req_i.addr[10] => Mux4.IN1025
bus_req_i.addr[10] => Mux5.IN1025
bus_req_i.addr[10] => Mux6.IN1025
bus_req_i.addr[10] => Mux7.IN1025
bus_req_i.addr[10] => Mux8.IN1025
bus_req_i.addr[10] => Mux9.IN1025
bus_req_i.addr[10] => Mux10.IN1025
bus_req_i.addr[10] => Mux11.IN1025
bus_req_i.addr[10] => Mux12.IN1025
bus_req_i.addr[10] => Mux13.IN1025
bus_req_i.addr[10] => Mux14.IN1025
bus_req_i.addr[10] => Mux15.IN1025
bus_req_i.addr[10] => Mux16.IN1025
bus_req_i.addr[10] => Mux17.IN1025
bus_req_i.addr[10] => Mux18.IN1025
bus_req_i.addr[10] => Mux19.IN1025
bus_req_i.addr[10] => Mux20.IN1025
bus_req_i.addr[10] => Mux21.IN1025
bus_req_i.addr[10] => Mux22.IN1025
bus_req_i.addr[10] => Mux23.IN1025
bus_req_i.addr[10] => Mux24.IN1025
bus_req_i.addr[10] => Mux25.IN1025
bus_req_i.addr[10] => Mux26.IN1025
bus_req_i.addr[10] => Mux27.IN1025
bus_req_i.addr[10] => Mux28.IN1025
bus_req_i.addr[10] => Mux29.IN1025
bus_req_i.addr[10] => Mux30.IN1025
bus_req_i.addr[10] => Mux31.IN1025
bus_req_i.addr[11] => Mux0.IN1024
bus_req_i.addr[11] => Mux1.IN1024
bus_req_i.addr[11] => Mux2.IN1024
bus_req_i.addr[11] => Mux3.IN1024
bus_req_i.addr[11] => Mux4.IN1024
bus_req_i.addr[11] => Mux5.IN1024
bus_req_i.addr[11] => Mux6.IN1024
bus_req_i.addr[11] => Mux7.IN1024
bus_req_i.addr[11] => Mux8.IN1024
bus_req_i.addr[11] => Mux9.IN1024
bus_req_i.addr[11] => Mux10.IN1024
bus_req_i.addr[11] => Mux11.IN1024
bus_req_i.addr[11] => Mux12.IN1024
bus_req_i.addr[11] => Mux13.IN1024
bus_req_i.addr[11] => Mux14.IN1024
bus_req_i.addr[11] => Mux15.IN1024
bus_req_i.addr[11] => Mux16.IN1024
bus_req_i.addr[11] => Mux17.IN1024
bus_req_i.addr[11] => Mux18.IN1024
bus_req_i.addr[11] => Mux19.IN1024
bus_req_i.addr[11] => Mux20.IN1024
bus_req_i.addr[11] => Mux21.IN1024
bus_req_i.addr[11] => Mux22.IN1024
bus_req_i.addr[11] => Mux23.IN1024
bus_req_i.addr[11] => Mux24.IN1024
bus_req_i.addr[11] => Mux25.IN1024
bus_req_i.addr[11] => Mux26.IN1024
bus_req_i.addr[11] => Mux27.IN1024
bus_req_i.addr[11] => Mux28.IN1024
bus_req_i.addr[11] => Mux29.IN1024
bus_req_i.addr[11] => Mux30.IN1024
bus_req_i.addr[11] => Mux31.IN1024
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= rden.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst
clk_i => ctrl.priv.CLK
clk_i => ctrl.src.CLK
clk_i => ctrl.timeout[0].CLK
clk_i => ctrl.timeout[1].CLK
clk_i => ctrl.timeout[2].CLK
clk_i => ctrl.timeout[3].CLK
clk_i => ctrl.timeout[4].CLK
clk_i => ctrl.timeout[5].CLK
clk_i => ctrl.timeout[6].CLK
clk_i => ctrl.timeout[7].CLK
clk_i => ctrl.timeout[8].CLK
clk_i => ctrl.err.CLK
clk_i => ctrl.ack.CLK
clk_i => ctrl.sel[0].CLK
clk_i => ctrl.sel[1].CLK
clk_i => ctrl.sel[2].CLK
clk_i => ctrl.sel[3].CLK
clk_i => ctrl.rdat[0].CLK
clk_i => ctrl.rdat[1].CLK
clk_i => ctrl.rdat[2].CLK
clk_i => ctrl.rdat[3].CLK
clk_i => ctrl.rdat[4].CLK
clk_i => ctrl.rdat[5].CLK
clk_i => ctrl.rdat[6].CLK
clk_i => ctrl.rdat[7].CLK
clk_i => ctrl.rdat[8].CLK
clk_i => ctrl.rdat[9].CLK
clk_i => ctrl.rdat[10].CLK
clk_i => ctrl.rdat[11].CLK
clk_i => ctrl.rdat[12].CLK
clk_i => ctrl.rdat[13].CLK
clk_i => ctrl.rdat[14].CLK
clk_i => ctrl.rdat[15].CLK
clk_i => ctrl.rdat[16].CLK
clk_i => ctrl.rdat[17].CLK
clk_i => ctrl.rdat[18].CLK
clk_i => ctrl.rdat[19].CLK
clk_i => ctrl.rdat[20].CLK
clk_i => ctrl.rdat[21].CLK
clk_i => ctrl.rdat[22].CLK
clk_i => ctrl.rdat[23].CLK
clk_i => ctrl.rdat[24].CLK
clk_i => ctrl.rdat[25].CLK
clk_i => ctrl.rdat[26].CLK
clk_i => ctrl.rdat[27].CLK
clk_i => ctrl.rdat[28].CLK
clk_i => ctrl.rdat[29].CLK
clk_i => ctrl.rdat[30].CLK
clk_i => ctrl.rdat[31].CLK
clk_i => ctrl.wdat[0].CLK
clk_i => ctrl.wdat[1].CLK
clk_i => ctrl.wdat[2].CLK
clk_i => ctrl.wdat[3].CLK
clk_i => ctrl.wdat[4].CLK
clk_i => ctrl.wdat[5].CLK
clk_i => ctrl.wdat[6].CLK
clk_i => ctrl.wdat[7].CLK
clk_i => ctrl.wdat[8].CLK
clk_i => ctrl.wdat[9].CLK
clk_i => ctrl.wdat[10].CLK
clk_i => ctrl.wdat[11].CLK
clk_i => ctrl.wdat[12].CLK
clk_i => ctrl.wdat[13].CLK
clk_i => ctrl.wdat[14].CLK
clk_i => ctrl.wdat[15].CLK
clk_i => ctrl.wdat[16].CLK
clk_i => ctrl.wdat[17].CLK
clk_i => ctrl.wdat[18].CLK
clk_i => ctrl.wdat[19].CLK
clk_i => ctrl.wdat[20].CLK
clk_i => ctrl.wdat[21].CLK
clk_i => ctrl.wdat[22].CLK
clk_i => ctrl.wdat[23].CLK
clk_i => ctrl.wdat[24].CLK
clk_i => ctrl.wdat[25].CLK
clk_i => ctrl.wdat[26].CLK
clk_i => ctrl.wdat[27].CLK
clk_i => ctrl.wdat[28].CLK
clk_i => ctrl.wdat[29].CLK
clk_i => ctrl.wdat[30].CLK
clk_i => ctrl.wdat[31].CLK
clk_i => ctrl.adr[0].CLK
clk_i => ctrl.adr[1].CLK
clk_i => ctrl.adr[2].CLK
clk_i => ctrl.adr[3].CLK
clk_i => ctrl.adr[4].CLK
clk_i => ctrl.adr[5].CLK
clk_i => ctrl.adr[6].CLK
clk_i => ctrl.adr[7].CLK
clk_i => ctrl.adr[8].CLK
clk_i => ctrl.adr[9].CLK
clk_i => ctrl.adr[10].CLK
clk_i => ctrl.adr[11].CLK
clk_i => ctrl.adr[12].CLK
clk_i => ctrl.adr[13].CLK
clk_i => ctrl.adr[14].CLK
clk_i => ctrl.adr[15].CLK
clk_i => ctrl.adr[16].CLK
clk_i => ctrl.adr[17].CLK
clk_i => ctrl.adr[18].CLK
clk_i => ctrl.adr[19].CLK
clk_i => ctrl.adr[20].CLK
clk_i => ctrl.adr[21].CLK
clk_i => ctrl.adr[22].CLK
clk_i => ctrl.adr[23].CLK
clk_i => ctrl.adr[24].CLK
clk_i => ctrl.adr[25].CLK
clk_i => ctrl.adr[26].CLK
clk_i => ctrl.adr[27].CLK
clk_i => ctrl.adr[28].CLK
clk_i => ctrl.adr[29].CLK
clk_i => ctrl.adr[30].CLK
clk_i => ctrl.adr[31].CLK
clk_i => ctrl.we.CLK
clk_i => ctrl.state.CLK
rstn_i => ctrl.priv.ACLR
rstn_i => ctrl.src.ACLR
rstn_i => ctrl.timeout[0].ACLR
rstn_i => ctrl.timeout[1].ACLR
rstn_i => ctrl.timeout[2].ACLR
rstn_i => ctrl.timeout[3].ACLR
rstn_i => ctrl.timeout[4].ACLR
rstn_i => ctrl.timeout[5].ACLR
rstn_i => ctrl.timeout[6].ACLR
rstn_i => ctrl.timeout[7].ACLR
rstn_i => ctrl.timeout[8].ACLR
rstn_i => ctrl.err.ACLR
rstn_i => ctrl.ack.ACLR
rstn_i => ctrl.sel[0].ACLR
rstn_i => ctrl.sel[1].ACLR
rstn_i => ctrl.sel[2].ACLR
rstn_i => ctrl.sel[3].ACLR
rstn_i => ctrl.rdat[0].ACLR
rstn_i => ctrl.rdat[1].ACLR
rstn_i => ctrl.rdat[2].ACLR
rstn_i => ctrl.rdat[3].ACLR
rstn_i => ctrl.rdat[4].ACLR
rstn_i => ctrl.rdat[5].ACLR
rstn_i => ctrl.rdat[6].ACLR
rstn_i => ctrl.rdat[7].ACLR
rstn_i => ctrl.rdat[8].ACLR
rstn_i => ctrl.rdat[9].ACLR
rstn_i => ctrl.rdat[10].ACLR
rstn_i => ctrl.rdat[11].ACLR
rstn_i => ctrl.rdat[12].ACLR
rstn_i => ctrl.rdat[13].ACLR
rstn_i => ctrl.rdat[14].ACLR
rstn_i => ctrl.rdat[15].ACLR
rstn_i => ctrl.rdat[16].ACLR
rstn_i => ctrl.rdat[17].ACLR
rstn_i => ctrl.rdat[18].ACLR
rstn_i => ctrl.rdat[19].ACLR
rstn_i => ctrl.rdat[20].ACLR
rstn_i => ctrl.rdat[21].ACLR
rstn_i => ctrl.rdat[22].ACLR
rstn_i => ctrl.rdat[23].ACLR
rstn_i => ctrl.rdat[24].ACLR
rstn_i => ctrl.rdat[25].ACLR
rstn_i => ctrl.rdat[26].ACLR
rstn_i => ctrl.rdat[27].ACLR
rstn_i => ctrl.rdat[28].ACLR
rstn_i => ctrl.rdat[29].ACLR
rstn_i => ctrl.rdat[30].ACLR
rstn_i => ctrl.rdat[31].ACLR
rstn_i => ctrl.wdat[0].ACLR
rstn_i => ctrl.wdat[1].ACLR
rstn_i => ctrl.wdat[2].ACLR
rstn_i => ctrl.wdat[3].ACLR
rstn_i => ctrl.wdat[4].ACLR
rstn_i => ctrl.wdat[5].ACLR
rstn_i => ctrl.wdat[6].ACLR
rstn_i => ctrl.wdat[7].ACLR
rstn_i => ctrl.wdat[8].ACLR
rstn_i => ctrl.wdat[9].ACLR
rstn_i => ctrl.wdat[10].ACLR
rstn_i => ctrl.wdat[11].ACLR
rstn_i => ctrl.wdat[12].ACLR
rstn_i => ctrl.wdat[13].ACLR
rstn_i => ctrl.wdat[14].ACLR
rstn_i => ctrl.wdat[15].ACLR
rstn_i => ctrl.wdat[16].ACLR
rstn_i => ctrl.wdat[17].ACLR
rstn_i => ctrl.wdat[18].ACLR
rstn_i => ctrl.wdat[19].ACLR
rstn_i => ctrl.wdat[20].ACLR
rstn_i => ctrl.wdat[21].ACLR
rstn_i => ctrl.wdat[22].ACLR
rstn_i => ctrl.wdat[23].ACLR
rstn_i => ctrl.wdat[24].ACLR
rstn_i => ctrl.wdat[25].ACLR
rstn_i => ctrl.wdat[26].ACLR
rstn_i => ctrl.wdat[27].ACLR
rstn_i => ctrl.wdat[28].ACLR
rstn_i => ctrl.wdat[29].ACLR
rstn_i => ctrl.wdat[30].ACLR
rstn_i => ctrl.wdat[31].ACLR
rstn_i => ctrl.adr[0].ACLR
rstn_i => ctrl.adr[1].ACLR
rstn_i => ctrl.adr[2].ACLR
rstn_i => ctrl.adr[3].ACLR
rstn_i => ctrl.adr[4].ACLR
rstn_i => ctrl.adr[5].ACLR
rstn_i => ctrl.adr[6].ACLR
rstn_i => ctrl.adr[7].ACLR
rstn_i => ctrl.adr[8].ACLR
rstn_i => ctrl.adr[9].ACLR
rstn_i => ctrl.adr[10].ACLR
rstn_i => ctrl.adr[11].ACLR
rstn_i => ctrl.adr[12].ACLR
rstn_i => ctrl.adr[13].ACLR
rstn_i => ctrl.adr[14].ACLR
rstn_i => ctrl.adr[15].ACLR
rstn_i => ctrl.adr[16].ACLR
rstn_i => ctrl.adr[17].ACLR
rstn_i => ctrl.adr[18].ACLR
rstn_i => ctrl.adr[19].ACLR
rstn_i => ctrl.adr[20].ACLR
rstn_i => ctrl.adr[21].ACLR
rstn_i => ctrl.adr[22].ACLR
rstn_i => ctrl.adr[23].ACLR
rstn_i => ctrl.adr[24].ACLR
rstn_i => ctrl.adr[25].ACLR
rstn_i => ctrl.adr[26].ACLR
rstn_i => ctrl.adr[27].ACLR
rstn_i => ctrl.adr[28].ACLR
rstn_i => ctrl.adr[29].ACLR
rstn_i => ctrl.adr[30].ACLR
rstn_i => ctrl.adr[31].ACLR
rstn_i => ctrl.we.ACLR
rstn_i => ctrl.state.ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ctrl.DATAB
bus_req_i.src => ctrl.DATAB
bus_req_i.re => bus_arbiter.IN0
bus_req_i.we => bus_arbiter.IN1
bus_req_i.we => ctrl.DATAB
bus_req_i.ben[0] => ctrl.DATAB
bus_req_i.ben[1] => ctrl.DATAB
bus_req_i.ben[2] => ctrl.DATAB
bus_req_i.ben[3] => ctrl.DATAB
bus_req_i.data[0] => ctrl.DATAB
bus_req_i.data[1] => ctrl.DATAB
bus_req_i.data[2] => ctrl.DATAB
bus_req_i.data[3] => ctrl.DATAB
bus_req_i.data[4] => ctrl.DATAB
bus_req_i.data[5] => ctrl.DATAB
bus_req_i.data[6] => ctrl.DATAB
bus_req_i.data[7] => ctrl.DATAB
bus_req_i.data[8] => ctrl.DATAB
bus_req_i.data[9] => ctrl.DATAB
bus_req_i.data[10] => ctrl.DATAB
bus_req_i.data[11] => ctrl.DATAB
bus_req_i.data[12] => ctrl.DATAB
bus_req_i.data[13] => ctrl.DATAB
bus_req_i.data[14] => ctrl.DATAB
bus_req_i.data[15] => ctrl.DATAB
bus_req_i.data[16] => ctrl.DATAB
bus_req_i.data[17] => ctrl.DATAB
bus_req_i.data[18] => ctrl.DATAB
bus_req_i.data[19] => ctrl.DATAB
bus_req_i.data[20] => ctrl.DATAB
bus_req_i.data[21] => ctrl.DATAB
bus_req_i.data[22] => ctrl.DATAB
bus_req_i.data[23] => ctrl.DATAB
bus_req_i.data[24] => ctrl.DATAB
bus_req_i.data[25] => ctrl.DATAB
bus_req_i.data[26] => ctrl.DATAB
bus_req_i.data[27] => ctrl.DATAB
bus_req_i.data[28] => ctrl.DATAB
bus_req_i.data[29] => ctrl.DATAB
bus_req_i.data[30] => ctrl.DATAB
bus_req_i.data[31] => ctrl.DATAB
bus_req_i.addr[0] => ctrl.DATAB
bus_req_i.addr[1] => ctrl.DATAB
bus_req_i.addr[2] => ctrl.DATAB
bus_req_i.addr[3] => ctrl.DATAB
bus_req_i.addr[4] => ctrl.DATAB
bus_req_i.addr[5] => ctrl.DATAB
bus_req_i.addr[6] => ctrl.DATAB
bus_req_i.addr[7] => ctrl.DATAB
bus_req_i.addr[8] => ctrl.DATAB
bus_req_i.addr[9] => ctrl.DATAB
bus_req_i.addr[10] => ctrl.DATAB
bus_req_i.addr[11] => ctrl.DATAB
bus_req_i.addr[12] => ctrl.DATAB
bus_req_i.addr[13] => ctrl.DATAB
bus_req_i.addr[14] => ctrl.DATAB
bus_req_i.addr[15] => ctrl.DATAB
bus_req_i.addr[16] => ctrl.DATAB
bus_req_i.addr[17] => ctrl.DATAB
bus_req_i.addr[18] => ctrl.DATAB
bus_req_i.addr[19] => ctrl.DATAB
bus_req_i.addr[20] => ctrl.DATAB
bus_req_i.addr[21] => ctrl.DATAB
bus_req_i.addr[22] => ctrl.DATAB
bus_req_i.addr[23] => ctrl.DATAB
bus_req_i.addr[24] => ctrl.DATAB
bus_req_i.addr[25] => ctrl.DATAB
bus_req_i.addr[26] => ctrl.DATAB
bus_req_i.addr[27] => ctrl.DATAB
bus_req_i.addr[28] => ctrl.DATAB
bus_req_i.addr[29] => ctrl.DATAB
bus_req_i.addr[30] => ctrl.DATAB
bus_req_i.addr[31] => ctrl.DATAB
bus_rsp_o.err <= ctrl.err.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= ctrl.ack.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= ctrl.rdat[0].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= ctrl.rdat[1].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= ctrl.rdat[2].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= ctrl.rdat[3].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= ctrl.rdat[4].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= ctrl.rdat[5].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= ctrl.rdat[6].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= ctrl.rdat[7].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= ctrl.rdat[8].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= ctrl.rdat[9].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= ctrl.rdat[10].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= ctrl.rdat[11].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= ctrl.rdat[12].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= ctrl.rdat[13].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= ctrl.rdat[14].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= ctrl.rdat[15].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= ctrl.rdat[16].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= ctrl.rdat[17].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= ctrl.rdat[18].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= ctrl.rdat[19].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= ctrl.rdat[20].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= ctrl.rdat[21].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= ctrl.rdat[22].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= ctrl.rdat[23].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= ctrl.rdat[24].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= ctrl.rdat[25].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= ctrl.rdat[26].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= ctrl.rdat[27].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= ctrl.rdat[28].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= ctrl.rdat[29].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= ctrl.rdat[30].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= ctrl.rdat[31].DB_MAX_OUTPUT_PORT_TYPE
wb_tag_o[0] <= ctrl.priv.DB_MAX_OUTPUT_PORT_TYPE
wb_tag_o[1] <= <GND>
wb_tag_o[2] <= ctrl.src.DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[0] <= ctrl.adr[0].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[1] <= ctrl.adr[1].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[2] <= ctrl.adr[2].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[3] <= ctrl.adr[3].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[4] <= ctrl.adr[4].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[5] <= ctrl.adr[5].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[6] <= ctrl.adr[6].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[7] <= ctrl.adr[7].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[8] <= ctrl.adr[8].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[9] <= ctrl.adr[9].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[10] <= ctrl.adr[10].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[11] <= ctrl.adr[11].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[12] <= ctrl.adr[12].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[13] <= ctrl.adr[13].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[14] <= ctrl.adr[14].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[15] <= ctrl.adr[15].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[16] <= ctrl.adr[16].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[17] <= ctrl.adr[17].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[18] <= ctrl.adr[18].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[19] <= ctrl.adr[19].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[20] <= ctrl.adr[20].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[21] <= ctrl.adr[21].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[22] <= ctrl.adr[22].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[23] <= ctrl.adr[23].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[24] <= ctrl.adr[24].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[25] <= ctrl.adr[25].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[26] <= ctrl.adr[26].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[27] <= ctrl.adr[27].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[28] <= ctrl.adr[28].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[29] <= ctrl.adr[29].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[30] <= ctrl.adr[30].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[31] <= ctrl.adr[31].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_i[0] => ctrl.DATAB
wb_dat_i[1] => ctrl.DATAB
wb_dat_i[2] => ctrl.DATAB
wb_dat_i[3] => ctrl.DATAB
wb_dat_i[4] => ctrl.DATAB
wb_dat_i[5] => ctrl.DATAB
wb_dat_i[6] => ctrl.DATAB
wb_dat_i[7] => ctrl.DATAB
wb_dat_i[8] => ctrl.DATAB
wb_dat_i[9] => ctrl.DATAB
wb_dat_i[10] => ctrl.DATAB
wb_dat_i[11] => ctrl.DATAB
wb_dat_i[12] => ctrl.DATAB
wb_dat_i[13] => ctrl.DATAB
wb_dat_i[14] => ctrl.DATAB
wb_dat_i[15] => ctrl.DATAB
wb_dat_i[16] => ctrl.DATAB
wb_dat_i[17] => ctrl.DATAB
wb_dat_i[18] => ctrl.DATAB
wb_dat_i[19] => ctrl.DATAB
wb_dat_i[20] => ctrl.DATAB
wb_dat_i[21] => ctrl.DATAB
wb_dat_i[22] => ctrl.DATAB
wb_dat_i[23] => ctrl.DATAB
wb_dat_i[24] => ctrl.DATAB
wb_dat_i[25] => ctrl.DATAB
wb_dat_i[26] => ctrl.DATAB
wb_dat_i[27] => ctrl.DATAB
wb_dat_i[28] => ctrl.DATAB
wb_dat_i[29] => ctrl.DATAB
wb_dat_i[30] => ctrl.DATAB
wb_dat_i[31] => ctrl.DATAB
wb_dat_o[0] <= ctrl.wdat[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= ctrl.wdat[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= ctrl.wdat[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= ctrl.wdat[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= ctrl.wdat[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= ctrl.wdat[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= ctrl.wdat[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= ctrl.wdat[7].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= ctrl.wdat[8].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= ctrl.wdat[9].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= ctrl.wdat[10].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= ctrl.wdat[11].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= ctrl.wdat[12].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= ctrl.wdat[13].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= ctrl.wdat[14].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= ctrl.wdat[15].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= ctrl.wdat[16].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= ctrl.wdat[17].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= ctrl.wdat[18].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= ctrl.wdat[19].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= ctrl.wdat[20].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= ctrl.wdat[21].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= ctrl.wdat[22].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= ctrl.wdat[23].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= ctrl.wdat[24].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= ctrl.wdat[25].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= ctrl.wdat[26].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= ctrl.wdat[27].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= ctrl.wdat[28].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= ctrl.wdat[29].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= ctrl.wdat[30].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= ctrl.wdat[31].DB_MAX_OUTPUT_PORT_TYPE
wb_we_o <= ctrl.we.DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[0] <= ctrl.sel[0].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[1] <= ctrl.sel[1].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[2] <= ctrl.sel[2].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[3] <= ctrl.sel[3].DB_MAX_OUTPUT_PORT_TYPE
wb_stb_o <= ctrl.state.DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_o <= ctrl.state.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_i => ctrl.OUTPUTSELECT
wb_ack_i => ctrl.OUTPUTSELECT
wb_ack_i => ctrl.DATAA
wb_err_i => bus_arbiter.IN1


|top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
main_req_i.rvso => dev_15_req_o.rvso.DATAIN
main_req_i.rvso => dev_00_req_o.rvso.DATAIN
main_req_i.rvso => dev_01_req_o.rvso.DATAIN
main_req_i.rvso => dev_03_req_o.rvso.DATAIN
main_req_i.rvso => dev_06_req_o.rvso.DATAIN
main_req_i.rvso => dev_10_req_o.rvso.DATAIN
main_req_i.rvso => dev_11_req_o.rvso.DATAIN
main_req_i.priv => dev_15_req_o.priv.DATAIN
main_req_i.priv => dev_00_req_o.priv.DATAIN
main_req_i.priv => dev_01_req_o.priv.DATAIN
main_req_i.priv => dev_03_req_o.priv.DATAIN
main_req_i.priv => dev_06_req_o.priv.DATAIN
main_req_i.priv => dev_10_req_o.priv.DATAIN
main_req_i.priv => dev_11_req_o.priv.DATAIN
main_req_i.src => dev_15_req_o.src.DATAIN
main_req_i.src => dev_00_req_o.src.DATAIN
main_req_i.src => dev_01_req_o.src.DATAIN
main_req_i.src => dev_03_req_o.src.DATAIN
main_req_i.src => dev_06_req_o.src.DATAIN
main_req_i.src => dev_10_req_o.src.DATAIN
main_req_i.src => dev_11_req_o.src.DATAIN
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.re => re.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.we => we.IN1
main_req_i.ben[0] => dev_15_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_00_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_01_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_03_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_06_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_10_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_11_req_o.ben[0].DATAIN
main_req_i.ben[1] => dev_15_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_00_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_01_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_03_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_06_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_10_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_11_req_o.ben[1].DATAIN
main_req_i.ben[2] => dev_15_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_00_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_01_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_03_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_06_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_10_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_11_req_o.ben[2].DATAIN
main_req_i.ben[3] => dev_15_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_00_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_01_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_03_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_06_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_10_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_11_req_o.ben[3].DATAIN
main_req_i.data[0] => dev_15_req_o.data[0].DATAIN
main_req_i.data[0] => dev_00_req_o.data[0].DATAIN
main_req_i.data[0] => dev_01_req_o.data[0].DATAIN
main_req_i.data[0] => dev_03_req_o.data[0].DATAIN
main_req_i.data[0] => dev_06_req_o.data[0].DATAIN
main_req_i.data[0] => dev_10_req_o.data[0].DATAIN
main_req_i.data[0] => dev_11_req_o.data[0].DATAIN
main_req_i.data[1] => dev_15_req_o.data[1].DATAIN
main_req_i.data[1] => dev_00_req_o.data[1].DATAIN
main_req_i.data[1] => dev_01_req_o.data[1].DATAIN
main_req_i.data[1] => dev_03_req_o.data[1].DATAIN
main_req_i.data[1] => dev_06_req_o.data[1].DATAIN
main_req_i.data[1] => dev_10_req_o.data[1].DATAIN
main_req_i.data[1] => dev_11_req_o.data[1].DATAIN
main_req_i.data[2] => dev_15_req_o.data[2].DATAIN
main_req_i.data[2] => dev_00_req_o.data[2].DATAIN
main_req_i.data[2] => dev_01_req_o.data[2].DATAIN
main_req_i.data[2] => dev_03_req_o.data[2].DATAIN
main_req_i.data[2] => dev_06_req_o.data[2].DATAIN
main_req_i.data[2] => dev_10_req_o.data[2].DATAIN
main_req_i.data[2] => dev_11_req_o.data[2].DATAIN
main_req_i.data[3] => dev_15_req_o.data[3].DATAIN
main_req_i.data[3] => dev_00_req_o.data[3].DATAIN
main_req_i.data[3] => dev_01_req_o.data[3].DATAIN
main_req_i.data[3] => dev_03_req_o.data[3].DATAIN
main_req_i.data[3] => dev_06_req_o.data[3].DATAIN
main_req_i.data[3] => dev_10_req_o.data[3].DATAIN
main_req_i.data[3] => dev_11_req_o.data[3].DATAIN
main_req_i.data[4] => dev_15_req_o.data[4].DATAIN
main_req_i.data[4] => dev_00_req_o.data[4].DATAIN
main_req_i.data[4] => dev_01_req_o.data[4].DATAIN
main_req_i.data[4] => dev_03_req_o.data[4].DATAIN
main_req_i.data[4] => dev_06_req_o.data[4].DATAIN
main_req_i.data[4] => dev_10_req_o.data[4].DATAIN
main_req_i.data[4] => dev_11_req_o.data[4].DATAIN
main_req_i.data[5] => dev_15_req_o.data[5].DATAIN
main_req_i.data[5] => dev_00_req_o.data[5].DATAIN
main_req_i.data[5] => dev_01_req_o.data[5].DATAIN
main_req_i.data[5] => dev_03_req_o.data[5].DATAIN
main_req_i.data[5] => dev_06_req_o.data[5].DATAIN
main_req_i.data[5] => dev_10_req_o.data[5].DATAIN
main_req_i.data[5] => dev_11_req_o.data[5].DATAIN
main_req_i.data[6] => dev_15_req_o.data[6].DATAIN
main_req_i.data[6] => dev_00_req_o.data[6].DATAIN
main_req_i.data[6] => dev_01_req_o.data[6].DATAIN
main_req_i.data[6] => dev_03_req_o.data[6].DATAIN
main_req_i.data[6] => dev_06_req_o.data[6].DATAIN
main_req_i.data[6] => dev_10_req_o.data[6].DATAIN
main_req_i.data[6] => dev_11_req_o.data[6].DATAIN
main_req_i.data[7] => dev_15_req_o.data[7].DATAIN
main_req_i.data[7] => dev_00_req_o.data[7].DATAIN
main_req_i.data[7] => dev_01_req_o.data[7].DATAIN
main_req_i.data[7] => dev_03_req_o.data[7].DATAIN
main_req_i.data[7] => dev_06_req_o.data[7].DATAIN
main_req_i.data[7] => dev_10_req_o.data[7].DATAIN
main_req_i.data[7] => dev_11_req_o.data[7].DATAIN
main_req_i.data[8] => dev_15_req_o.data[8].DATAIN
main_req_i.data[8] => dev_00_req_o.data[8].DATAIN
main_req_i.data[8] => dev_01_req_o.data[8].DATAIN
main_req_i.data[8] => dev_03_req_o.data[8].DATAIN
main_req_i.data[8] => dev_06_req_o.data[8].DATAIN
main_req_i.data[8] => dev_10_req_o.data[8].DATAIN
main_req_i.data[8] => dev_11_req_o.data[8].DATAIN
main_req_i.data[9] => dev_15_req_o.data[9].DATAIN
main_req_i.data[9] => dev_00_req_o.data[9].DATAIN
main_req_i.data[9] => dev_01_req_o.data[9].DATAIN
main_req_i.data[9] => dev_03_req_o.data[9].DATAIN
main_req_i.data[9] => dev_06_req_o.data[9].DATAIN
main_req_i.data[9] => dev_10_req_o.data[9].DATAIN
main_req_i.data[9] => dev_11_req_o.data[9].DATAIN
main_req_i.data[10] => dev_15_req_o.data[10].DATAIN
main_req_i.data[10] => dev_00_req_o.data[10].DATAIN
main_req_i.data[10] => dev_01_req_o.data[10].DATAIN
main_req_i.data[10] => dev_03_req_o.data[10].DATAIN
main_req_i.data[10] => dev_06_req_o.data[10].DATAIN
main_req_i.data[10] => dev_10_req_o.data[10].DATAIN
main_req_i.data[10] => dev_11_req_o.data[10].DATAIN
main_req_i.data[11] => dev_15_req_o.data[11].DATAIN
main_req_i.data[11] => dev_00_req_o.data[11].DATAIN
main_req_i.data[11] => dev_01_req_o.data[11].DATAIN
main_req_i.data[11] => dev_03_req_o.data[11].DATAIN
main_req_i.data[11] => dev_06_req_o.data[11].DATAIN
main_req_i.data[11] => dev_10_req_o.data[11].DATAIN
main_req_i.data[11] => dev_11_req_o.data[11].DATAIN
main_req_i.data[12] => dev_15_req_o.data[12].DATAIN
main_req_i.data[12] => dev_00_req_o.data[12].DATAIN
main_req_i.data[12] => dev_01_req_o.data[12].DATAIN
main_req_i.data[12] => dev_03_req_o.data[12].DATAIN
main_req_i.data[12] => dev_06_req_o.data[12].DATAIN
main_req_i.data[12] => dev_10_req_o.data[12].DATAIN
main_req_i.data[12] => dev_11_req_o.data[12].DATAIN
main_req_i.data[13] => dev_15_req_o.data[13].DATAIN
main_req_i.data[13] => dev_00_req_o.data[13].DATAIN
main_req_i.data[13] => dev_01_req_o.data[13].DATAIN
main_req_i.data[13] => dev_03_req_o.data[13].DATAIN
main_req_i.data[13] => dev_06_req_o.data[13].DATAIN
main_req_i.data[13] => dev_10_req_o.data[13].DATAIN
main_req_i.data[13] => dev_11_req_o.data[13].DATAIN
main_req_i.data[14] => dev_15_req_o.data[14].DATAIN
main_req_i.data[14] => dev_00_req_o.data[14].DATAIN
main_req_i.data[14] => dev_01_req_o.data[14].DATAIN
main_req_i.data[14] => dev_03_req_o.data[14].DATAIN
main_req_i.data[14] => dev_06_req_o.data[14].DATAIN
main_req_i.data[14] => dev_10_req_o.data[14].DATAIN
main_req_i.data[14] => dev_11_req_o.data[14].DATAIN
main_req_i.data[15] => dev_15_req_o.data[15].DATAIN
main_req_i.data[15] => dev_00_req_o.data[15].DATAIN
main_req_i.data[15] => dev_01_req_o.data[15].DATAIN
main_req_i.data[15] => dev_03_req_o.data[15].DATAIN
main_req_i.data[15] => dev_06_req_o.data[15].DATAIN
main_req_i.data[15] => dev_10_req_o.data[15].DATAIN
main_req_i.data[15] => dev_11_req_o.data[15].DATAIN
main_req_i.data[16] => dev_15_req_o.data[16].DATAIN
main_req_i.data[16] => dev_00_req_o.data[16].DATAIN
main_req_i.data[16] => dev_01_req_o.data[16].DATAIN
main_req_i.data[16] => dev_03_req_o.data[16].DATAIN
main_req_i.data[16] => dev_06_req_o.data[16].DATAIN
main_req_i.data[16] => dev_10_req_o.data[16].DATAIN
main_req_i.data[16] => dev_11_req_o.data[16].DATAIN
main_req_i.data[17] => dev_15_req_o.data[17].DATAIN
main_req_i.data[17] => dev_00_req_o.data[17].DATAIN
main_req_i.data[17] => dev_01_req_o.data[17].DATAIN
main_req_i.data[17] => dev_03_req_o.data[17].DATAIN
main_req_i.data[17] => dev_06_req_o.data[17].DATAIN
main_req_i.data[17] => dev_10_req_o.data[17].DATAIN
main_req_i.data[17] => dev_11_req_o.data[17].DATAIN
main_req_i.data[18] => dev_15_req_o.data[18].DATAIN
main_req_i.data[18] => dev_00_req_o.data[18].DATAIN
main_req_i.data[18] => dev_01_req_o.data[18].DATAIN
main_req_i.data[18] => dev_03_req_o.data[18].DATAIN
main_req_i.data[18] => dev_06_req_o.data[18].DATAIN
main_req_i.data[18] => dev_10_req_o.data[18].DATAIN
main_req_i.data[18] => dev_11_req_o.data[18].DATAIN
main_req_i.data[19] => dev_15_req_o.data[19].DATAIN
main_req_i.data[19] => dev_00_req_o.data[19].DATAIN
main_req_i.data[19] => dev_01_req_o.data[19].DATAIN
main_req_i.data[19] => dev_03_req_o.data[19].DATAIN
main_req_i.data[19] => dev_06_req_o.data[19].DATAIN
main_req_i.data[19] => dev_10_req_o.data[19].DATAIN
main_req_i.data[19] => dev_11_req_o.data[19].DATAIN
main_req_i.data[20] => dev_15_req_o.data[20].DATAIN
main_req_i.data[20] => dev_00_req_o.data[20].DATAIN
main_req_i.data[20] => dev_01_req_o.data[20].DATAIN
main_req_i.data[20] => dev_03_req_o.data[20].DATAIN
main_req_i.data[20] => dev_06_req_o.data[20].DATAIN
main_req_i.data[20] => dev_10_req_o.data[20].DATAIN
main_req_i.data[20] => dev_11_req_o.data[20].DATAIN
main_req_i.data[21] => dev_15_req_o.data[21].DATAIN
main_req_i.data[21] => dev_00_req_o.data[21].DATAIN
main_req_i.data[21] => dev_01_req_o.data[21].DATAIN
main_req_i.data[21] => dev_03_req_o.data[21].DATAIN
main_req_i.data[21] => dev_06_req_o.data[21].DATAIN
main_req_i.data[21] => dev_10_req_o.data[21].DATAIN
main_req_i.data[21] => dev_11_req_o.data[21].DATAIN
main_req_i.data[22] => dev_15_req_o.data[22].DATAIN
main_req_i.data[22] => dev_00_req_o.data[22].DATAIN
main_req_i.data[22] => dev_01_req_o.data[22].DATAIN
main_req_i.data[22] => dev_03_req_o.data[22].DATAIN
main_req_i.data[22] => dev_06_req_o.data[22].DATAIN
main_req_i.data[22] => dev_10_req_o.data[22].DATAIN
main_req_i.data[22] => dev_11_req_o.data[22].DATAIN
main_req_i.data[23] => dev_15_req_o.data[23].DATAIN
main_req_i.data[23] => dev_00_req_o.data[23].DATAIN
main_req_i.data[23] => dev_01_req_o.data[23].DATAIN
main_req_i.data[23] => dev_03_req_o.data[23].DATAIN
main_req_i.data[23] => dev_06_req_o.data[23].DATAIN
main_req_i.data[23] => dev_10_req_o.data[23].DATAIN
main_req_i.data[23] => dev_11_req_o.data[23].DATAIN
main_req_i.data[24] => dev_15_req_o.data[24].DATAIN
main_req_i.data[24] => dev_00_req_o.data[24].DATAIN
main_req_i.data[24] => dev_01_req_o.data[24].DATAIN
main_req_i.data[24] => dev_03_req_o.data[24].DATAIN
main_req_i.data[24] => dev_06_req_o.data[24].DATAIN
main_req_i.data[24] => dev_10_req_o.data[24].DATAIN
main_req_i.data[24] => dev_11_req_o.data[24].DATAIN
main_req_i.data[25] => dev_15_req_o.data[25].DATAIN
main_req_i.data[25] => dev_00_req_o.data[25].DATAIN
main_req_i.data[25] => dev_01_req_o.data[25].DATAIN
main_req_i.data[25] => dev_03_req_o.data[25].DATAIN
main_req_i.data[25] => dev_06_req_o.data[25].DATAIN
main_req_i.data[25] => dev_10_req_o.data[25].DATAIN
main_req_i.data[25] => dev_11_req_o.data[25].DATAIN
main_req_i.data[26] => dev_15_req_o.data[26].DATAIN
main_req_i.data[26] => dev_00_req_o.data[26].DATAIN
main_req_i.data[26] => dev_01_req_o.data[26].DATAIN
main_req_i.data[26] => dev_03_req_o.data[26].DATAIN
main_req_i.data[26] => dev_06_req_o.data[26].DATAIN
main_req_i.data[26] => dev_10_req_o.data[26].DATAIN
main_req_i.data[26] => dev_11_req_o.data[26].DATAIN
main_req_i.data[27] => dev_15_req_o.data[27].DATAIN
main_req_i.data[27] => dev_00_req_o.data[27].DATAIN
main_req_i.data[27] => dev_01_req_o.data[27].DATAIN
main_req_i.data[27] => dev_03_req_o.data[27].DATAIN
main_req_i.data[27] => dev_06_req_o.data[27].DATAIN
main_req_i.data[27] => dev_10_req_o.data[27].DATAIN
main_req_i.data[27] => dev_11_req_o.data[27].DATAIN
main_req_i.data[28] => dev_15_req_o.data[28].DATAIN
main_req_i.data[28] => dev_00_req_o.data[28].DATAIN
main_req_i.data[28] => dev_01_req_o.data[28].DATAIN
main_req_i.data[28] => dev_03_req_o.data[28].DATAIN
main_req_i.data[28] => dev_06_req_o.data[28].DATAIN
main_req_i.data[28] => dev_10_req_o.data[28].DATAIN
main_req_i.data[28] => dev_11_req_o.data[28].DATAIN
main_req_i.data[29] => dev_15_req_o.data[29].DATAIN
main_req_i.data[29] => dev_00_req_o.data[29].DATAIN
main_req_i.data[29] => dev_01_req_o.data[29].DATAIN
main_req_i.data[29] => dev_03_req_o.data[29].DATAIN
main_req_i.data[29] => dev_06_req_o.data[29].DATAIN
main_req_i.data[29] => dev_10_req_o.data[29].DATAIN
main_req_i.data[29] => dev_11_req_o.data[29].DATAIN
main_req_i.data[30] => dev_15_req_o.data[30].DATAIN
main_req_i.data[30] => dev_00_req_o.data[30].DATAIN
main_req_i.data[30] => dev_01_req_o.data[30].DATAIN
main_req_i.data[30] => dev_03_req_o.data[30].DATAIN
main_req_i.data[30] => dev_06_req_o.data[30].DATAIN
main_req_i.data[30] => dev_10_req_o.data[30].DATAIN
main_req_i.data[30] => dev_11_req_o.data[30].DATAIN
main_req_i.data[31] => dev_15_req_o.data[31].DATAIN
main_req_i.data[31] => dev_00_req_o.data[31].DATAIN
main_req_i.data[31] => dev_01_req_o.data[31].DATAIN
main_req_i.data[31] => dev_03_req_o.data[31].DATAIN
main_req_i.data[31] => dev_06_req_o.data[31].DATAIN
main_req_i.data[31] => dev_10_req_o.data[31].DATAIN
main_req_i.data[31] => dev_11_req_o.data[31].DATAIN
main_req_i.addr[0] => dev_15_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_00_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_01_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_03_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_06_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_10_req_o.addr[0].DATAIN
main_req_i.addr[0] => dev_11_req_o.addr[0].DATAIN
main_req_i.addr[1] => dev_15_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_00_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_01_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_03_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_06_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_10_req_o.addr[1].DATAIN
main_req_i.addr[1] => dev_11_req_o.addr[1].DATAIN
main_req_i.addr[2] => dev_15_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_00_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_01_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_03_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_06_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_10_req_o.addr[2].DATAIN
main_req_i.addr[2] => dev_11_req_o.addr[2].DATAIN
main_req_i.addr[3] => dev_15_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_00_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_01_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_03_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_06_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_10_req_o.addr[3].DATAIN
main_req_i.addr[3] => dev_11_req_o.addr[3].DATAIN
main_req_i.addr[4] => dev_15_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_00_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_01_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_03_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_06_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_10_req_o.addr[4].DATAIN
main_req_i.addr[4] => dev_11_req_o.addr[4].DATAIN
main_req_i.addr[5] => dev_15_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_00_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_01_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_03_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_06_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_10_req_o.addr[5].DATAIN
main_req_i.addr[5] => dev_11_req_o.addr[5].DATAIN
main_req_i.addr[6] => dev_15_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_00_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_01_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_03_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_06_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_10_req_o.addr[6].DATAIN
main_req_i.addr[6] => dev_11_req_o.addr[6].DATAIN
main_req_i.addr[7] => dev_15_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_00_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_01_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_03_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_06_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_10_req_o.addr[7].DATAIN
main_req_i.addr[7] => dev_11_req_o.addr[7].DATAIN
main_req_i.addr[8] => dev_00_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_01_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_03_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_06_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_10_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_11_req_o.addr[8].DATAIN
main_req_i.addr[8] => dev_15_req_o.addr[8].DATAIN
main_req_i.addr[8] => Equal0.IN4
main_req_i.addr[8] => Equal1.IN4
main_req_i.addr[8] => Equal2.IN4
main_req_i.addr[8] => Equal3.IN2
main_req_i.addr[8] => Equal4.IN2
main_req_i.addr[8] => Equal5.IN4
main_req_i.addr[8] => Equal6.IN4
main_req_i.addr[9] => dev_00_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_01_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_03_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_06_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_10_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_11_req_o.addr[9].DATAIN
main_req_i.addr[9] => dev_15_req_o.addr[9].DATAIN
main_req_i.addr[9] => Equal0.IN3
main_req_i.addr[9] => Equal1.IN3
main_req_i.addr[9] => Equal2.IN3
main_req_i.addr[9] => Equal3.IN4
main_req_i.addr[9] => Equal4.IN4
main_req_i.addr[9] => Equal5.IN3
main_req_i.addr[9] => Equal6.IN3
main_req_i.addr[10] => dev_00_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_01_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_03_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_06_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_10_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_11_req_o.addr[10].DATAIN
main_req_i.addr[10] => dev_15_req_o.addr[10].DATAIN
main_req_i.addr[10] => Equal0.IN2
main_req_i.addr[10] => Equal1.IN2
main_req_i.addr[10] => Equal2.IN2
main_req_i.addr[10] => Equal3.IN3
main_req_i.addr[10] => Equal4.IN1
main_req_i.addr[10] => Equal5.IN1
main_req_i.addr[10] => Equal6.IN2
main_req_i.addr[11] => dev_00_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_01_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_03_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_06_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_10_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_11_req_o.addr[11].DATAIN
main_req_i.addr[11] => dev_15_req_o.addr[11].DATAIN
main_req_i.addr[11] => Equal0.IN1
main_req_i.addr[11] => Equal1.IN1
main_req_i.addr[11] => Equal2.IN1
main_req_i.addr[11] => Equal3.IN1
main_req_i.addr[11] => Equal4.IN3
main_req_i.addr[11] => Equal5.IN2
main_req_i.addr[11] => Equal6.IN1
main_req_i.addr[12] => dev_00_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_01_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_03_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_06_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_10_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_11_req_o.addr[12].DATAIN
main_req_i.addr[12] => dev_15_req_o.addr[12].DATAIN
main_req_i.addr[12] => Equal0.IN0
main_req_i.addr[12] => Equal1.IN0
main_req_i.addr[12] => Equal2.IN0
main_req_i.addr[12] => Equal3.IN0
main_req_i.addr[12] => Equal4.IN0
main_req_i.addr[12] => Equal5.IN0
main_req_i.addr[12] => Equal6.IN0
main_req_i.addr[13] => dev_15_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_00_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_01_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_03_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_06_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_10_req_o.addr[13].DATAIN
main_req_i.addr[13] => dev_11_req_o.addr[13].DATAIN
main_req_i.addr[14] => dev_15_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_00_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_01_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_03_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_06_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_10_req_o.addr[14].DATAIN
main_req_i.addr[14] => dev_11_req_o.addr[14].DATAIN
main_req_i.addr[15] => dev_15_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_00_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_01_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_03_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_06_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_10_req_o.addr[15].DATAIN
main_req_i.addr[15] => dev_11_req_o.addr[15].DATAIN
main_req_i.addr[16] => dev_15_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_00_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_01_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_03_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_06_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_10_req_o.addr[16].DATAIN
main_req_i.addr[16] => dev_11_req_o.addr[16].DATAIN
main_req_i.addr[17] => dev_15_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_00_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_01_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_03_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_06_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_10_req_o.addr[17].DATAIN
main_req_i.addr[17] => dev_11_req_o.addr[17].DATAIN
main_req_i.addr[18] => dev_15_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_00_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_01_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_03_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_06_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_10_req_o.addr[18].DATAIN
main_req_i.addr[18] => dev_11_req_o.addr[18].DATAIN
main_req_i.addr[19] => dev_15_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_00_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_01_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_03_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_06_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_10_req_o.addr[19].DATAIN
main_req_i.addr[19] => dev_11_req_o.addr[19].DATAIN
main_req_i.addr[20] => dev_15_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_00_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_01_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_03_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_06_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_10_req_o.addr[20].DATAIN
main_req_i.addr[20] => dev_11_req_o.addr[20].DATAIN
main_req_i.addr[21] => dev_15_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_00_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_01_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_03_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_06_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_10_req_o.addr[21].DATAIN
main_req_i.addr[21] => dev_11_req_o.addr[21].DATAIN
main_req_i.addr[22] => dev_15_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_00_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_01_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_03_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_06_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_10_req_o.addr[22].DATAIN
main_req_i.addr[22] => dev_11_req_o.addr[22].DATAIN
main_req_i.addr[23] => dev_15_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_00_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_01_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_03_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_06_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_10_req_o.addr[23].DATAIN
main_req_i.addr[23] => dev_11_req_o.addr[23].DATAIN
main_req_i.addr[24] => dev_15_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_00_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_01_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_03_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_06_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_10_req_o.addr[24].DATAIN
main_req_i.addr[24] => dev_11_req_o.addr[24].DATAIN
main_req_i.addr[25] => dev_15_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_00_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_01_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_03_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_06_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_10_req_o.addr[25].DATAIN
main_req_i.addr[25] => dev_11_req_o.addr[25].DATAIN
main_req_i.addr[26] => dev_15_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_00_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_01_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_03_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_06_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_10_req_o.addr[26].DATAIN
main_req_i.addr[26] => dev_11_req_o.addr[26].DATAIN
main_req_i.addr[27] => dev_15_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_00_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_01_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_03_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_06_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_10_req_o.addr[27].DATAIN
main_req_i.addr[27] => dev_11_req_o.addr[27].DATAIN
main_req_i.addr[28] => dev_15_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_00_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_01_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_03_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_06_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_10_req_o.addr[28].DATAIN
main_req_i.addr[28] => dev_11_req_o.addr[28].DATAIN
main_req_i.addr[29] => dev_15_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_00_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_01_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_03_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_06_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_10_req_o.addr[29].DATAIN
main_req_i.addr[29] => dev_11_req_o.addr[29].DATAIN
main_req_i.addr[30] => dev_15_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_00_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_01_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_03_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_06_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_10_req_o.addr[30].DATAIN
main_req_i.addr[30] => dev_11_req_o.addr[30].DATAIN
main_req_i.addr[31] => dev_15_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_00_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_01_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_03_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_06_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_10_req_o.addr[31].DATAIN
main_req_i.addr[31] => dev_11_req_o.addr[31].DATAIN
main_rsp_o.err <= err.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_00_rsp_i.err => err.IN0
dev_00_rsp_i.ack => ack.IN0
dev_00_rsp_i.data[0] => data.IN0
dev_00_rsp_i.data[1] => data.IN0
dev_00_rsp_i.data[2] => data.IN0
dev_00_rsp_i.data[3] => data.IN0
dev_00_rsp_i.data[4] => data.IN0
dev_00_rsp_i.data[5] => data.IN0
dev_00_rsp_i.data[6] => data.IN0
dev_00_rsp_i.data[7] => data.IN0
dev_00_rsp_i.data[8] => data.IN0
dev_00_rsp_i.data[9] => data.IN0
dev_00_rsp_i.data[10] => data.IN0
dev_00_rsp_i.data[11] => data.IN0
dev_00_rsp_i.data[12] => data.IN0
dev_00_rsp_i.data[13] => data.IN0
dev_00_rsp_i.data[14] => data.IN0
dev_00_rsp_i.data[15] => data.IN0
dev_00_rsp_i.data[16] => data.IN0
dev_00_rsp_i.data[17] => data.IN0
dev_00_rsp_i.data[18] => data.IN0
dev_00_rsp_i.data[19] => data.IN0
dev_00_rsp_i.data[20] => data.IN0
dev_00_rsp_i.data[21] => data.IN0
dev_00_rsp_i.data[22] => data.IN0
dev_00_rsp_i.data[23] => data.IN0
dev_00_rsp_i.data[24] => data.IN0
dev_00_rsp_i.data[25] => data.IN0
dev_00_rsp_i.data[26] => data.IN0
dev_00_rsp_i.data[27] => data.IN0
dev_00_rsp_i.data[28] => data.IN0
dev_00_rsp_i.data[29] => data.IN0
dev_00_rsp_i.data[30] => data.IN0
dev_00_rsp_i.data[31] => data.IN0
dev_01_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_01_rsp_i.err => err.IN1
dev_01_rsp_i.ack => ack.IN1
dev_01_rsp_i.data[0] => data.IN1
dev_01_rsp_i.data[1] => data.IN1
dev_01_rsp_i.data[2] => data.IN1
dev_01_rsp_i.data[3] => data.IN1
dev_01_rsp_i.data[4] => data.IN1
dev_01_rsp_i.data[5] => data.IN1
dev_01_rsp_i.data[6] => data.IN1
dev_01_rsp_i.data[7] => data.IN1
dev_01_rsp_i.data[8] => data.IN1
dev_01_rsp_i.data[9] => data.IN1
dev_01_rsp_i.data[10] => data.IN1
dev_01_rsp_i.data[11] => data.IN1
dev_01_rsp_i.data[12] => data.IN1
dev_01_rsp_i.data[13] => data.IN1
dev_01_rsp_i.data[14] => data.IN1
dev_01_rsp_i.data[15] => data.IN1
dev_01_rsp_i.data[16] => data.IN1
dev_01_rsp_i.data[17] => data.IN1
dev_01_rsp_i.data[18] => data.IN1
dev_01_rsp_i.data[19] => data.IN1
dev_01_rsp_i.data[20] => data.IN1
dev_01_rsp_i.data[21] => data.IN1
dev_01_rsp_i.data[22] => data.IN1
dev_01_rsp_i.data[23] => data.IN1
dev_01_rsp_i.data[24] => data.IN1
dev_01_rsp_i.data[25] => data.IN1
dev_01_rsp_i.data[26] => data.IN1
dev_01_rsp_i.data[27] => data.IN1
dev_01_rsp_i.data[28] => data.IN1
dev_01_rsp_i.data[29] => data.IN1
dev_01_rsp_i.data[30] => data.IN1
dev_01_rsp_i.data[31] => data.IN1
dev_02_req_o.rvso <= <GND>
dev_02_req_o.priv <= <GND>
dev_02_req_o.src <= <GND>
dev_02_req_o.re <= <GND>
dev_02_req_o.we <= <GND>
dev_02_req_o.ben[0] <= <GND>
dev_02_req_o.ben[1] <= <GND>
dev_02_req_o.ben[2] <= <GND>
dev_02_req_o.ben[3] <= <GND>
dev_02_req_o.data[0] <= <GND>
dev_02_req_o.data[1] <= <GND>
dev_02_req_o.data[2] <= <GND>
dev_02_req_o.data[3] <= <GND>
dev_02_req_o.data[4] <= <GND>
dev_02_req_o.data[5] <= <GND>
dev_02_req_o.data[6] <= <GND>
dev_02_req_o.data[7] <= <GND>
dev_02_req_o.data[8] <= <GND>
dev_02_req_o.data[9] <= <GND>
dev_02_req_o.data[10] <= <GND>
dev_02_req_o.data[11] <= <GND>
dev_02_req_o.data[12] <= <GND>
dev_02_req_o.data[13] <= <GND>
dev_02_req_o.data[14] <= <GND>
dev_02_req_o.data[15] <= <GND>
dev_02_req_o.data[16] <= <GND>
dev_02_req_o.data[17] <= <GND>
dev_02_req_o.data[18] <= <GND>
dev_02_req_o.data[19] <= <GND>
dev_02_req_o.data[20] <= <GND>
dev_02_req_o.data[21] <= <GND>
dev_02_req_o.data[22] <= <GND>
dev_02_req_o.data[23] <= <GND>
dev_02_req_o.data[24] <= <GND>
dev_02_req_o.data[25] <= <GND>
dev_02_req_o.data[26] <= <GND>
dev_02_req_o.data[27] <= <GND>
dev_02_req_o.data[28] <= <GND>
dev_02_req_o.data[29] <= <GND>
dev_02_req_o.data[30] <= <GND>
dev_02_req_o.data[31] <= <GND>
dev_02_req_o.addr[0] <= <GND>
dev_02_req_o.addr[1] <= <GND>
dev_02_req_o.addr[2] <= <GND>
dev_02_req_o.addr[3] <= <GND>
dev_02_req_o.addr[4] <= <GND>
dev_02_req_o.addr[5] <= <GND>
dev_02_req_o.addr[6] <= <GND>
dev_02_req_o.addr[7] <= <GND>
dev_02_req_o.addr[8] <= <GND>
dev_02_req_o.addr[9] <= <GND>
dev_02_req_o.addr[10] <= <GND>
dev_02_req_o.addr[11] <= <GND>
dev_02_req_o.addr[12] <= <GND>
dev_02_req_o.addr[13] <= <GND>
dev_02_req_o.addr[14] <= <GND>
dev_02_req_o.addr[15] <= <GND>
dev_02_req_o.addr[16] <= <GND>
dev_02_req_o.addr[17] <= <GND>
dev_02_req_o.addr[18] <= <GND>
dev_02_req_o.addr[19] <= <GND>
dev_02_req_o.addr[20] <= <GND>
dev_02_req_o.addr[21] <= <GND>
dev_02_req_o.addr[22] <= <GND>
dev_02_req_o.addr[23] <= <GND>
dev_02_req_o.addr[24] <= <GND>
dev_02_req_o.addr[25] <= <GND>
dev_02_req_o.addr[26] <= <GND>
dev_02_req_o.addr[27] <= <GND>
dev_02_req_o.addr[28] <= <GND>
dev_02_req_o.addr[29] <= <GND>
dev_02_req_o.addr[30] <= <GND>
dev_02_req_o.addr[31] <= <GND>
dev_02_rsp_i.err => ~NO_FANOUT~
dev_02_rsp_i.ack => ~NO_FANOUT~
dev_02_rsp_i.data[0] => ~NO_FANOUT~
dev_02_rsp_i.data[1] => ~NO_FANOUT~
dev_02_rsp_i.data[2] => ~NO_FANOUT~
dev_02_rsp_i.data[3] => ~NO_FANOUT~
dev_02_rsp_i.data[4] => ~NO_FANOUT~
dev_02_rsp_i.data[5] => ~NO_FANOUT~
dev_02_rsp_i.data[6] => ~NO_FANOUT~
dev_02_rsp_i.data[7] => ~NO_FANOUT~
dev_02_rsp_i.data[8] => ~NO_FANOUT~
dev_02_rsp_i.data[9] => ~NO_FANOUT~
dev_02_rsp_i.data[10] => ~NO_FANOUT~
dev_02_rsp_i.data[11] => ~NO_FANOUT~
dev_02_rsp_i.data[12] => ~NO_FANOUT~
dev_02_rsp_i.data[13] => ~NO_FANOUT~
dev_02_rsp_i.data[14] => ~NO_FANOUT~
dev_02_rsp_i.data[15] => ~NO_FANOUT~
dev_02_rsp_i.data[16] => ~NO_FANOUT~
dev_02_rsp_i.data[17] => ~NO_FANOUT~
dev_02_rsp_i.data[18] => ~NO_FANOUT~
dev_02_rsp_i.data[19] => ~NO_FANOUT~
dev_02_rsp_i.data[20] => ~NO_FANOUT~
dev_02_rsp_i.data[21] => ~NO_FANOUT~
dev_02_rsp_i.data[22] => ~NO_FANOUT~
dev_02_rsp_i.data[23] => ~NO_FANOUT~
dev_02_rsp_i.data[24] => ~NO_FANOUT~
dev_02_rsp_i.data[25] => ~NO_FANOUT~
dev_02_rsp_i.data[26] => ~NO_FANOUT~
dev_02_rsp_i.data[27] => ~NO_FANOUT~
dev_02_rsp_i.data[28] => ~NO_FANOUT~
dev_02_rsp_i.data[29] => ~NO_FANOUT~
dev_02_rsp_i.data[30] => ~NO_FANOUT~
dev_02_rsp_i.data[31] => ~NO_FANOUT~
dev_03_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_03_rsp_i.err => err.IN1
dev_03_rsp_i.ack => ack.IN1
dev_03_rsp_i.data[0] => data.IN1
dev_03_rsp_i.data[1] => data.IN1
dev_03_rsp_i.data[2] => data.IN1
dev_03_rsp_i.data[3] => data.IN1
dev_03_rsp_i.data[4] => data.IN1
dev_03_rsp_i.data[5] => data.IN1
dev_03_rsp_i.data[6] => data.IN1
dev_03_rsp_i.data[7] => data.IN1
dev_03_rsp_i.data[8] => data.IN1
dev_03_rsp_i.data[9] => data.IN1
dev_03_rsp_i.data[10] => data.IN1
dev_03_rsp_i.data[11] => data.IN1
dev_03_rsp_i.data[12] => data.IN1
dev_03_rsp_i.data[13] => data.IN1
dev_03_rsp_i.data[14] => data.IN1
dev_03_rsp_i.data[15] => data.IN1
dev_03_rsp_i.data[16] => data.IN1
dev_03_rsp_i.data[17] => data.IN1
dev_03_rsp_i.data[18] => data.IN1
dev_03_rsp_i.data[19] => data.IN1
dev_03_rsp_i.data[20] => data.IN1
dev_03_rsp_i.data[21] => data.IN1
dev_03_rsp_i.data[22] => data.IN1
dev_03_rsp_i.data[23] => data.IN1
dev_03_rsp_i.data[24] => data.IN1
dev_03_rsp_i.data[25] => data.IN1
dev_03_rsp_i.data[26] => data.IN1
dev_03_rsp_i.data[27] => data.IN1
dev_03_rsp_i.data[28] => data.IN1
dev_03_rsp_i.data[29] => data.IN1
dev_03_rsp_i.data[30] => data.IN1
dev_03_rsp_i.data[31] => data.IN1
dev_04_req_o.rvso <= <GND>
dev_04_req_o.priv <= <GND>
dev_04_req_o.src <= <GND>
dev_04_req_o.re <= <GND>
dev_04_req_o.we <= <GND>
dev_04_req_o.ben[0] <= <GND>
dev_04_req_o.ben[1] <= <GND>
dev_04_req_o.ben[2] <= <GND>
dev_04_req_o.ben[3] <= <GND>
dev_04_req_o.data[0] <= <GND>
dev_04_req_o.data[1] <= <GND>
dev_04_req_o.data[2] <= <GND>
dev_04_req_o.data[3] <= <GND>
dev_04_req_o.data[4] <= <GND>
dev_04_req_o.data[5] <= <GND>
dev_04_req_o.data[6] <= <GND>
dev_04_req_o.data[7] <= <GND>
dev_04_req_o.data[8] <= <GND>
dev_04_req_o.data[9] <= <GND>
dev_04_req_o.data[10] <= <GND>
dev_04_req_o.data[11] <= <GND>
dev_04_req_o.data[12] <= <GND>
dev_04_req_o.data[13] <= <GND>
dev_04_req_o.data[14] <= <GND>
dev_04_req_o.data[15] <= <GND>
dev_04_req_o.data[16] <= <GND>
dev_04_req_o.data[17] <= <GND>
dev_04_req_o.data[18] <= <GND>
dev_04_req_o.data[19] <= <GND>
dev_04_req_o.data[20] <= <GND>
dev_04_req_o.data[21] <= <GND>
dev_04_req_o.data[22] <= <GND>
dev_04_req_o.data[23] <= <GND>
dev_04_req_o.data[24] <= <GND>
dev_04_req_o.data[25] <= <GND>
dev_04_req_o.data[26] <= <GND>
dev_04_req_o.data[27] <= <GND>
dev_04_req_o.data[28] <= <GND>
dev_04_req_o.data[29] <= <GND>
dev_04_req_o.data[30] <= <GND>
dev_04_req_o.data[31] <= <GND>
dev_04_req_o.addr[0] <= <GND>
dev_04_req_o.addr[1] <= <GND>
dev_04_req_o.addr[2] <= <GND>
dev_04_req_o.addr[3] <= <GND>
dev_04_req_o.addr[4] <= <GND>
dev_04_req_o.addr[5] <= <GND>
dev_04_req_o.addr[6] <= <GND>
dev_04_req_o.addr[7] <= <GND>
dev_04_req_o.addr[8] <= <GND>
dev_04_req_o.addr[9] <= <GND>
dev_04_req_o.addr[10] <= <GND>
dev_04_req_o.addr[11] <= <GND>
dev_04_req_o.addr[12] <= <GND>
dev_04_req_o.addr[13] <= <GND>
dev_04_req_o.addr[14] <= <GND>
dev_04_req_o.addr[15] <= <GND>
dev_04_req_o.addr[16] <= <GND>
dev_04_req_o.addr[17] <= <GND>
dev_04_req_o.addr[18] <= <GND>
dev_04_req_o.addr[19] <= <GND>
dev_04_req_o.addr[20] <= <GND>
dev_04_req_o.addr[21] <= <GND>
dev_04_req_o.addr[22] <= <GND>
dev_04_req_o.addr[23] <= <GND>
dev_04_req_o.addr[24] <= <GND>
dev_04_req_o.addr[25] <= <GND>
dev_04_req_o.addr[26] <= <GND>
dev_04_req_o.addr[27] <= <GND>
dev_04_req_o.addr[28] <= <GND>
dev_04_req_o.addr[29] <= <GND>
dev_04_req_o.addr[30] <= <GND>
dev_04_req_o.addr[31] <= <GND>
dev_04_rsp_i.err => ~NO_FANOUT~
dev_04_rsp_i.ack => ~NO_FANOUT~
dev_04_rsp_i.data[0] => ~NO_FANOUT~
dev_04_rsp_i.data[1] => ~NO_FANOUT~
dev_04_rsp_i.data[2] => ~NO_FANOUT~
dev_04_rsp_i.data[3] => ~NO_FANOUT~
dev_04_rsp_i.data[4] => ~NO_FANOUT~
dev_04_rsp_i.data[5] => ~NO_FANOUT~
dev_04_rsp_i.data[6] => ~NO_FANOUT~
dev_04_rsp_i.data[7] => ~NO_FANOUT~
dev_04_rsp_i.data[8] => ~NO_FANOUT~
dev_04_rsp_i.data[9] => ~NO_FANOUT~
dev_04_rsp_i.data[10] => ~NO_FANOUT~
dev_04_rsp_i.data[11] => ~NO_FANOUT~
dev_04_rsp_i.data[12] => ~NO_FANOUT~
dev_04_rsp_i.data[13] => ~NO_FANOUT~
dev_04_rsp_i.data[14] => ~NO_FANOUT~
dev_04_rsp_i.data[15] => ~NO_FANOUT~
dev_04_rsp_i.data[16] => ~NO_FANOUT~
dev_04_rsp_i.data[17] => ~NO_FANOUT~
dev_04_rsp_i.data[18] => ~NO_FANOUT~
dev_04_rsp_i.data[19] => ~NO_FANOUT~
dev_04_rsp_i.data[20] => ~NO_FANOUT~
dev_04_rsp_i.data[21] => ~NO_FANOUT~
dev_04_rsp_i.data[22] => ~NO_FANOUT~
dev_04_rsp_i.data[23] => ~NO_FANOUT~
dev_04_rsp_i.data[24] => ~NO_FANOUT~
dev_04_rsp_i.data[25] => ~NO_FANOUT~
dev_04_rsp_i.data[26] => ~NO_FANOUT~
dev_04_rsp_i.data[27] => ~NO_FANOUT~
dev_04_rsp_i.data[28] => ~NO_FANOUT~
dev_04_rsp_i.data[29] => ~NO_FANOUT~
dev_04_rsp_i.data[30] => ~NO_FANOUT~
dev_04_rsp_i.data[31] => ~NO_FANOUT~
dev_05_req_o.rvso <= <GND>
dev_05_req_o.priv <= <GND>
dev_05_req_o.src <= <GND>
dev_05_req_o.re <= <GND>
dev_05_req_o.we <= <GND>
dev_05_req_o.ben[0] <= <GND>
dev_05_req_o.ben[1] <= <GND>
dev_05_req_o.ben[2] <= <GND>
dev_05_req_o.ben[3] <= <GND>
dev_05_req_o.data[0] <= <GND>
dev_05_req_o.data[1] <= <GND>
dev_05_req_o.data[2] <= <GND>
dev_05_req_o.data[3] <= <GND>
dev_05_req_o.data[4] <= <GND>
dev_05_req_o.data[5] <= <GND>
dev_05_req_o.data[6] <= <GND>
dev_05_req_o.data[7] <= <GND>
dev_05_req_o.data[8] <= <GND>
dev_05_req_o.data[9] <= <GND>
dev_05_req_o.data[10] <= <GND>
dev_05_req_o.data[11] <= <GND>
dev_05_req_o.data[12] <= <GND>
dev_05_req_o.data[13] <= <GND>
dev_05_req_o.data[14] <= <GND>
dev_05_req_o.data[15] <= <GND>
dev_05_req_o.data[16] <= <GND>
dev_05_req_o.data[17] <= <GND>
dev_05_req_o.data[18] <= <GND>
dev_05_req_o.data[19] <= <GND>
dev_05_req_o.data[20] <= <GND>
dev_05_req_o.data[21] <= <GND>
dev_05_req_o.data[22] <= <GND>
dev_05_req_o.data[23] <= <GND>
dev_05_req_o.data[24] <= <GND>
dev_05_req_o.data[25] <= <GND>
dev_05_req_o.data[26] <= <GND>
dev_05_req_o.data[27] <= <GND>
dev_05_req_o.data[28] <= <GND>
dev_05_req_o.data[29] <= <GND>
dev_05_req_o.data[30] <= <GND>
dev_05_req_o.data[31] <= <GND>
dev_05_req_o.addr[0] <= <GND>
dev_05_req_o.addr[1] <= <GND>
dev_05_req_o.addr[2] <= <GND>
dev_05_req_o.addr[3] <= <GND>
dev_05_req_o.addr[4] <= <GND>
dev_05_req_o.addr[5] <= <GND>
dev_05_req_o.addr[6] <= <GND>
dev_05_req_o.addr[7] <= <GND>
dev_05_req_o.addr[8] <= <GND>
dev_05_req_o.addr[9] <= <GND>
dev_05_req_o.addr[10] <= <GND>
dev_05_req_o.addr[11] <= <GND>
dev_05_req_o.addr[12] <= <GND>
dev_05_req_o.addr[13] <= <GND>
dev_05_req_o.addr[14] <= <GND>
dev_05_req_o.addr[15] <= <GND>
dev_05_req_o.addr[16] <= <GND>
dev_05_req_o.addr[17] <= <GND>
dev_05_req_o.addr[18] <= <GND>
dev_05_req_o.addr[19] <= <GND>
dev_05_req_o.addr[20] <= <GND>
dev_05_req_o.addr[21] <= <GND>
dev_05_req_o.addr[22] <= <GND>
dev_05_req_o.addr[23] <= <GND>
dev_05_req_o.addr[24] <= <GND>
dev_05_req_o.addr[25] <= <GND>
dev_05_req_o.addr[26] <= <GND>
dev_05_req_o.addr[27] <= <GND>
dev_05_req_o.addr[28] <= <GND>
dev_05_req_o.addr[29] <= <GND>
dev_05_req_o.addr[30] <= <GND>
dev_05_req_o.addr[31] <= <GND>
dev_05_rsp_i.err => ~NO_FANOUT~
dev_05_rsp_i.ack => ~NO_FANOUT~
dev_05_rsp_i.data[0] => ~NO_FANOUT~
dev_05_rsp_i.data[1] => ~NO_FANOUT~
dev_05_rsp_i.data[2] => ~NO_FANOUT~
dev_05_rsp_i.data[3] => ~NO_FANOUT~
dev_05_rsp_i.data[4] => ~NO_FANOUT~
dev_05_rsp_i.data[5] => ~NO_FANOUT~
dev_05_rsp_i.data[6] => ~NO_FANOUT~
dev_05_rsp_i.data[7] => ~NO_FANOUT~
dev_05_rsp_i.data[8] => ~NO_FANOUT~
dev_05_rsp_i.data[9] => ~NO_FANOUT~
dev_05_rsp_i.data[10] => ~NO_FANOUT~
dev_05_rsp_i.data[11] => ~NO_FANOUT~
dev_05_rsp_i.data[12] => ~NO_FANOUT~
dev_05_rsp_i.data[13] => ~NO_FANOUT~
dev_05_rsp_i.data[14] => ~NO_FANOUT~
dev_05_rsp_i.data[15] => ~NO_FANOUT~
dev_05_rsp_i.data[16] => ~NO_FANOUT~
dev_05_rsp_i.data[17] => ~NO_FANOUT~
dev_05_rsp_i.data[18] => ~NO_FANOUT~
dev_05_rsp_i.data[19] => ~NO_FANOUT~
dev_05_rsp_i.data[20] => ~NO_FANOUT~
dev_05_rsp_i.data[21] => ~NO_FANOUT~
dev_05_rsp_i.data[22] => ~NO_FANOUT~
dev_05_rsp_i.data[23] => ~NO_FANOUT~
dev_05_rsp_i.data[24] => ~NO_FANOUT~
dev_05_rsp_i.data[25] => ~NO_FANOUT~
dev_05_rsp_i.data[26] => ~NO_FANOUT~
dev_05_rsp_i.data[27] => ~NO_FANOUT~
dev_05_rsp_i.data[28] => ~NO_FANOUT~
dev_05_rsp_i.data[29] => ~NO_FANOUT~
dev_05_rsp_i.data[30] => ~NO_FANOUT~
dev_05_rsp_i.data[31] => ~NO_FANOUT~
dev_06_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_06_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_06_rsp_i.err => err.IN1
dev_06_rsp_i.ack => ack.IN1
dev_06_rsp_i.data[0] => data.IN1
dev_06_rsp_i.data[1] => data.IN1
dev_06_rsp_i.data[2] => data.IN1
dev_06_rsp_i.data[3] => data.IN1
dev_06_rsp_i.data[4] => data.IN1
dev_06_rsp_i.data[5] => data.IN1
dev_06_rsp_i.data[6] => data.IN1
dev_06_rsp_i.data[7] => data.IN1
dev_06_rsp_i.data[8] => data.IN1
dev_06_rsp_i.data[9] => data.IN1
dev_06_rsp_i.data[10] => data.IN1
dev_06_rsp_i.data[11] => data.IN1
dev_06_rsp_i.data[12] => data.IN1
dev_06_rsp_i.data[13] => data.IN1
dev_06_rsp_i.data[14] => data.IN1
dev_06_rsp_i.data[15] => data.IN1
dev_06_rsp_i.data[16] => data.IN1
dev_06_rsp_i.data[17] => data.IN1
dev_06_rsp_i.data[18] => data.IN1
dev_06_rsp_i.data[19] => data.IN1
dev_06_rsp_i.data[20] => data.IN1
dev_06_rsp_i.data[21] => data.IN1
dev_06_rsp_i.data[22] => data.IN1
dev_06_rsp_i.data[23] => data.IN1
dev_06_rsp_i.data[24] => data.IN1
dev_06_rsp_i.data[25] => data.IN1
dev_06_rsp_i.data[26] => data.IN1
dev_06_rsp_i.data[27] => data.IN1
dev_06_rsp_i.data[28] => data.IN1
dev_06_rsp_i.data[29] => data.IN1
dev_06_rsp_i.data[30] => data.IN1
dev_06_rsp_i.data[31] => data.IN1
dev_07_req_o.rvso <= <GND>
dev_07_req_o.priv <= <GND>
dev_07_req_o.src <= <GND>
dev_07_req_o.re <= <GND>
dev_07_req_o.we <= <GND>
dev_07_req_o.ben[0] <= <GND>
dev_07_req_o.ben[1] <= <GND>
dev_07_req_o.ben[2] <= <GND>
dev_07_req_o.ben[3] <= <GND>
dev_07_req_o.data[0] <= <GND>
dev_07_req_o.data[1] <= <GND>
dev_07_req_o.data[2] <= <GND>
dev_07_req_o.data[3] <= <GND>
dev_07_req_o.data[4] <= <GND>
dev_07_req_o.data[5] <= <GND>
dev_07_req_o.data[6] <= <GND>
dev_07_req_o.data[7] <= <GND>
dev_07_req_o.data[8] <= <GND>
dev_07_req_o.data[9] <= <GND>
dev_07_req_o.data[10] <= <GND>
dev_07_req_o.data[11] <= <GND>
dev_07_req_o.data[12] <= <GND>
dev_07_req_o.data[13] <= <GND>
dev_07_req_o.data[14] <= <GND>
dev_07_req_o.data[15] <= <GND>
dev_07_req_o.data[16] <= <GND>
dev_07_req_o.data[17] <= <GND>
dev_07_req_o.data[18] <= <GND>
dev_07_req_o.data[19] <= <GND>
dev_07_req_o.data[20] <= <GND>
dev_07_req_o.data[21] <= <GND>
dev_07_req_o.data[22] <= <GND>
dev_07_req_o.data[23] <= <GND>
dev_07_req_o.data[24] <= <GND>
dev_07_req_o.data[25] <= <GND>
dev_07_req_o.data[26] <= <GND>
dev_07_req_o.data[27] <= <GND>
dev_07_req_o.data[28] <= <GND>
dev_07_req_o.data[29] <= <GND>
dev_07_req_o.data[30] <= <GND>
dev_07_req_o.data[31] <= <GND>
dev_07_req_o.addr[0] <= <GND>
dev_07_req_o.addr[1] <= <GND>
dev_07_req_o.addr[2] <= <GND>
dev_07_req_o.addr[3] <= <GND>
dev_07_req_o.addr[4] <= <GND>
dev_07_req_o.addr[5] <= <GND>
dev_07_req_o.addr[6] <= <GND>
dev_07_req_o.addr[7] <= <GND>
dev_07_req_o.addr[8] <= <GND>
dev_07_req_o.addr[9] <= <GND>
dev_07_req_o.addr[10] <= <GND>
dev_07_req_o.addr[11] <= <GND>
dev_07_req_o.addr[12] <= <GND>
dev_07_req_o.addr[13] <= <GND>
dev_07_req_o.addr[14] <= <GND>
dev_07_req_o.addr[15] <= <GND>
dev_07_req_o.addr[16] <= <GND>
dev_07_req_o.addr[17] <= <GND>
dev_07_req_o.addr[18] <= <GND>
dev_07_req_o.addr[19] <= <GND>
dev_07_req_o.addr[20] <= <GND>
dev_07_req_o.addr[21] <= <GND>
dev_07_req_o.addr[22] <= <GND>
dev_07_req_o.addr[23] <= <GND>
dev_07_req_o.addr[24] <= <GND>
dev_07_req_o.addr[25] <= <GND>
dev_07_req_o.addr[26] <= <GND>
dev_07_req_o.addr[27] <= <GND>
dev_07_req_o.addr[28] <= <GND>
dev_07_req_o.addr[29] <= <GND>
dev_07_req_o.addr[30] <= <GND>
dev_07_req_o.addr[31] <= <GND>
dev_07_rsp_i.err => ~NO_FANOUT~
dev_07_rsp_i.ack => ~NO_FANOUT~
dev_07_rsp_i.data[0] => ~NO_FANOUT~
dev_07_rsp_i.data[1] => ~NO_FANOUT~
dev_07_rsp_i.data[2] => ~NO_FANOUT~
dev_07_rsp_i.data[3] => ~NO_FANOUT~
dev_07_rsp_i.data[4] => ~NO_FANOUT~
dev_07_rsp_i.data[5] => ~NO_FANOUT~
dev_07_rsp_i.data[6] => ~NO_FANOUT~
dev_07_rsp_i.data[7] => ~NO_FANOUT~
dev_07_rsp_i.data[8] => ~NO_FANOUT~
dev_07_rsp_i.data[9] => ~NO_FANOUT~
dev_07_rsp_i.data[10] => ~NO_FANOUT~
dev_07_rsp_i.data[11] => ~NO_FANOUT~
dev_07_rsp_i.data[12] => ~NO_FANOUT~
dev_07_rsp_i.data[13] => ~NO_FANOUT~
dev_07_rsp_i.data[14] => ~NO_FANOUT~
dev_07_rsp_i.data[15] => ~NO_FANOUT~
dev_07_rsp_i.data[16] => ~NO_FANOUT~
dev_07_rsp_i.data[17] => ~NO_FANOUT~
dev_07_rsp_i.data[18] => ~NO_FANOUT~
dev_07_rsp_i.data[19] => ~NO_FANOUT~
dev_07_rsp_i.data[20] => ~NO_FANOUT~
dev_07_rsp_i.data[21] => ~NO_FANOUT~
dev_07_rsp_i.data[22] => ~NO_FANOUT~
dev_07_rsp_i.data[23] => ~NO_FANOUT~
dev_07_rsp_i.data[24] => ~NO_FANOUT~
dev_07_rsp_i.data[25] => ~NO_FANOUT~
dev_07_rsp_i.data[26] => ~NO_FANOUT~
dev_07_rsp_i.data[27] => ~NO_FANOUT~
dev_07_rsp_i.data[28] => ~NO_FANOUT~
dev_07_rsp_i.data[29] => ~NO_FANOUT~
dev_07_rsp_i.data[30] => ~NO_FANOUT~
dev_07_rsp_i.data[31] => ~NO_FANOUT~
dev_08_req_o.rvso <= <GND>
dev_08_req_o.priv <= <GND>
dev_08_req_o.src <= <GND>
dev_08_req_o.re <= <GND>
dev_08_req_o.we <= <GND>
dev_08_req_o.ben[0] <= <GND>
dev_08_req_o.ben[1] <= <GND>
dev_08_req_o.ben[2] <= <GND>
dev_08_req_o.ben[3] <= <GND>
dev_08_req_o.data[0] <= <GND>
dev_08_req_o.data[1] <= <GND>
dev_08_req_o.data[2] <= <GND>
dev_08_req_o.data[3] <= <GND>
dev_08_req_o.data[4] <= <GND>
dev_08_req_o.data[5] <= <GND>
dev_08_req_o.data[6] <= <GND>
dev_08_req_o.data[7] <= <GND>
dev_08_req_o.data[8] <= <GND>
dev_08_req_o.data[9] <= <GND>
dev_08_req_o.data[10] <= <GND>
dev_08_req_o.data[11] <= <GND>
dev_08_req_o.data[12] <= <GND>
dev_08_req_o.data[13] <= <GND>
dev_08_req_o.data[14] <= <GND>
dev_08_req_o.data[15] <= <GND>
dev_08_req_o.data[16] <= <GND>
dev_08_req_o.data[17] <= <GND>
dev_08_req_o.data[18] <= <GND>
dev_08_req_o.data[19] <= <GND>
dev_08_req_o.data[20] <= <GND>
dev_08_req_o.data[21] <= <GND>
dev_08_req_o.data[22] <= <GND>
dev_08_req_o.data[23] <= <GND>
dev_08_req_o.data[24] <= <GND>
dev_08_req_o.data[25] <= <GND>
dev_08_req_o.data[26] <= <GND>
dev_08_req_o.data[27] <= <GND>
dev_08_req_o.data[28] <= <GND>
dev_08_req_o.data[29] <= <GND>
dev_08_req_o.data[30] <= <GND>
dev_08_req_o.data[31] <= <GND>
dev_08_req_o.addr[0] <= <GND>
dev_08_req_o.addr[1] <= <GND>
dev_08_req_o.addr[2] <= <GND>
dev_08_req_o.addr[3] <= <GND>
dev_08_req_o.addr[4] <= <GND>
dev_08_req_o.addr[5] <= <GND>
dev_08_req_o.addr[6] <= <GND>
dev_08_req_o.addr[7] <= <GND>
dev_08_req_o.addr[8] <= <GND>
dev_08_req_o.addr[9] <= <GND>
dev_08_req_o.addr[10] <= <GND>
dev_08_req_o.addr[11] <= <GND>
dev_08_req_o.addr[12] <= <GND>
dev_08_req_o.addr[13] <= <GND>
dev_08_req_o.addr[14] <= <GND>
dev_08_req_o.addr[15] <= <GND>
dev_08_req_o.addr[16] <= <GND>
dev_08_req_o.addr[17] <= <GND>
dev_08_req_o.addr[18] <= <GND>
dev_08_req_o.addr[19] <= <GND>
dev_08_req_o.addr[20] <= <GND>
dev_08_req_o.addr[21] <= <GND>
dev_08_req_o.addr[22] <= <GND>
dev_08_req_o.addr[23] <= <GND>
dev_08_req_o.addr[24] <= <GND>
dev_08_req_o.addr[25] <= <GND>
dev_08_req_o.addr[26] <= <GND>
dev_08_req_o.addr[27] <= <GND>
dev_08_req_o.addr[28] <= <GND>
dev_08_req_o.addr[29] <= <GND>
dev_08_req_o.addr[30] <= <GND>
dev_08_req_o.addr[31] <= <GND>
dev_08_rsp_i.err => ~NO_FANOUT~
dev_08_rsp_i.ack => ~NO_FANOUT~
dev_08_rsp_i.data[0] => ~NO_FANOUT~
dev_08_rsp_i.data[1] => ~NO_FANOUT~
dev_08_rsp_i.data[2] => ~NO_FANOUT~
dev_08_rsp_i.data[3] => ~NO_FANOUT~
dev_08_rsp_i.data[4] => ~NO_FANOUT~
dev_08_rsp_i.data[5] => ~NO_FANOUT~
dev_08_rsp_i.data[6] => ~NO_FANOUT~
dev_08_rsp_i.data[7] => ~NO_FANOUT~
dev_08_rsp_i.data[8] => ~NO_FANOUT~
dev_08_rsp_i.data[9] => ~NO_FANOUT~
dev_08_rsp_i.data[10] => ~NO_FANOUT~
dev_08_rsp_i.data[11] => ~NO_FANOUT~
dev_08_rsp_i.data[12] => ~NO_FANOUT~
dev_08_rsp_i.data[13] => ~NO_FANOUT~
dev_08_rsp_i.data[14] => ~NO_FANOUT~
dev_08_rsp_i.data[15] => ~NO_FANOUT~
dev_08_rsp_i.data[16] => ~NO_FANOUT~
dev_08_rsp_i.data[17] => ~NO_FANOUT~
dev_08_rsp_i.data[18] => ~NO_FANOUT~
dev_08_rsp_i.data[19] => ~NO_FANOUT~
dev_08_rsp_i.data[20] => ~NO_FANOUT~
dev_08_rsp_i.data[21] => ~NO_FANOUT~
dev_08_rsp_i.data[22] => ~NO_FANOUT~
dev_08_rsp_i.data[23] => ~NO_FANOUT~
dev_08_rsp_i.data[24] => ~NO_FANOUT~
dev_08_rsp_i.data[25] => ~NO_FANOUT~
dev_08_rsp_i.data[26] => ~NO_FANOUT~
dev_08_rsp_i.data[27] => ~NO_FANOUT~
dev_08_rsp_i.data[28] => ~NO_FANOUT~
dev_08_rsp_i.data[29] => ~NO_FANOUT~
dev_08_rsp_i.data[30] => ~NO_FANOUT~
dev_08_rsp_i.data[31] => ~NO_FANOUT~
dev_09_req_o.rvso <= <GND>
dev_09_req_o.priv <= <GND>
dev_09_req_o.src <= <GND>
dev_09_req_o.re <= <GND>
dev_09_req_o.we <= <GND>
dev_09_req_o.ben[0] <= <GND>
dev_09_req_o.ben[1] <= <GND>
dev_09_req_o.ben[2] <= <GND>
dev_09_req_o.ben[3] <= <GND>
dev_09_req_o.data[0] <= <GND>
dev_09_req_o.data[1] <= <GND>
dev_09_req_o.data[2] <= <GND>
dev_09_req_o.data[3] <= <GND>
dev_09_req_o.data[4] <= <GND>
dev_09_req_o.data[5] <= <GND>
dev_09_req_o.data[6] <= <GND>
dev_09_req_o.data[7] <= <GND>
dev_09_req_o.data[8] <= <GND>
dev_09_req_o.data[9] <= <GND>
dev_09_req_o.data[10] <= <GND>
dev_09_req_o.data[11] <= <GND>
dev_09_req_o.data[12] <= <GND>
dev_09_req_o.data[13] <= <GND>
dev_09_req_o.data[14] <= <GND>
dev_09_req_o.data[15] <= <GND>
dev_09_req_o.data[16] <= <GND>
dev_09_req_o.data[17] <= <GND>
dev_09_req_o.data[18] <= <GND>
dev_09_req_o.data[19] <= <GND>
dev_09_req_o.data[20] <= <GND>
dev_09_req_o.data[21] <= <GND>
dev_09_req_o.data[22] <= <GND>
dev_09_req_o.data[23] <= <GND>
dev_09_req_o.data[24] <= <GND>
dev_09_req_o.data[25] <= <GND>
dev_09_req_o.data[26] <= <GND>
dev_09_req_o.data[27] <= <GND>
dev_09_req_o.data[28] <= <GND>
dev_09_req_o.data[29] <= <GND>
dev_09_req_o.data[30] <= <GND>
dev_09_req_o.data[31] <= <GND>
dev_09_req_o.addr[0] <= <GND>
dev_09_req_o.addr[1] <= <GND>
dev_09_req_o.addr[2] <= <GND>
dev_09_req_o.addr[3] <= <GND>
dev_09_req_o.addr[4] <= <GND>
dev_09_req_o.addr[5] <= <GND>
dev_09_req_o.addr[6] <= <GND>
dev_09_req_o.addr[7] <= <GND>
dev_09_req_o.addr[8] <= <GND>
dev_09_req_o.addr[9] <= <GND>
dev_09_req_o.addr[10] <= <GND>
dev_09_req_o.addr[11] <= <GND>
dev_09_req_o.addr[12] <= <GND>
dev_09_req_o.addr[13] <= <GND>
dev_09_req_o.addr[14] <= <GND>
dev_09_req_o.addr[15] <= <GND>
dev_09_req_o.addr[16] <= <GND>
dev_09_req_o.addr[17] <= <GND>
dev_09_req_o.addr[18] <= <GND>
dev_09_req_o.addr[19] <= <GND>
dev_09_req_o.addr[20] <= <GND>
dev_09_req_o.addr[21] <= <GND>
dev_09_req_o.addr[22] <= <GND>
dev_09_req_o.addr[23] <= <GND>
dev_09_req_o.addr[24] <= <GND>
dev_09_req_o.addr[25] <= <GND>
dev_09_req_o.addr[26] <= <GND>
dev_09_req_o.addr[27] <= <GND>
dev_09_req_o.addr[28] <= <GND>
dev_09_req_o.addr[29] <= <GND>
dev_09_req_o.addr[30] <= <GND>
dev_09_req_o.addr[31] <= <GND>
dev_09_rsp_i.err => ~NO_FANOUT~
dev_09_rsp_i.ack => ~NO_FANOUT~
dev_09_rsp_i.data[0] => ~NO_FANOUT~
dev_09_rsp_i.data[1] => ~NO_FANOUT~
dev_09_rsp_i.data[2] => ~NO_FANOUT~
dev_09_rsp_i.data[3] => ~NO_FANOUT~
dev_09_rsp_i.data[4] => ~NO_FANOUT~
dev_09_rsp_i.data[5] => ~NO_FANOUT~
dev_09_rsp_i.data[6] => ~NO_FANOUT~
dev_09_rsp_i.data[7] => ~NO_FANOUT~
dev_09_rsp_i.data[8] => ~NO_FANOUT~
dev_09_rsp_i.data[9] => ~NO_FANOUT~
dev_09_rsp_i.data[10] => ~NO_FANOUT~
dev_09_rsp_i.data[11] => ~NO_FANOUT~
dev_09_rsp_i.data[12] => ~NO_FANOUT~
dev_09_rsp_i.data[13] => ~NO_FANOUT~
dev_09_rsp_i.data[14] => ~NO_FANOUT~
dev_09_rsp_i.data[15] => ~NO_FANOUT~
dev_09_rsp_i.data[16] => ~NO_FANOUT~
dev_09_rsp_i.data[17] => ~NO_FANOUT~
dev_09_rsp_i.data[18] => ~NO_FANOUT~
dev_09_rsp_i.data[19] => ~NO_FANOUT~
dev_09_rsp_i.data[20] => ~NO_FANOUT~
dev_09_rsp_i.data[21] => ~NO_FANOUT~
dev_09_rsp_i.data[22] => ~NO_FANOUT~
dev_09_rsp_i.data[23] => ~NO_FANOUT~
dev_09_rsp_i.data[24] => ~NO_FANOUT~
dev_09_rsp_i.data[25] => ~NO_FANOUT~
dev_09_rsp_i.data[26] => ~NO_FANOUT~
dev_09_rsp_i.data[27] => ~NO_FANOUT~
dev_09_rsp_i.data[28] => ~NO_FANOUT~
dev_09_rsp_i.data[29] => ~NO_FANOUT~
dev_09_rsp_i.data[30] => ~NO_FANOUT~
dev_09_rsp_i.data[31] => ~NO_FANOUT~
dev_10_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_10_rsp_i.err => err.IN1
dev_10_rsp_i.ack => ack.IN1
dev_10_rsp_i.data[0] => data.IN1
dev_10_rsp_i.data[1] => data.IN1
dev_10_rsp_i.data[2] => data.IN1
dev_10_rsp_i.data[3] => data.IN1
dev_10_rsp_i.data[4] => data.IN1
dev_10_rsp_i.data[5] => data.IN1
dev_10_rsp_i.data[6] => data.IN1
dev_10_rsp_i.data[7] => data.IN1
dev_10_rsp_i.data[8] => data.IN1
dev_10_rsp_i.data[9] => data.IN1
dev_10_rsp_i.data[10] => data.IN1
dev_10_rsp_i.data[11] => data.IN1
dev_10_rsp_i.data[12] => data.IN1
dev_10_rsp_i.data[13] => data.IN1
dev_10_rsp_i.data[14] => data.IN1
dev_10_rsp_i.data[15] => data.IN1
dev_10_rsp_i.data[16] => data.IN1
dev_10_rsp_i.data[17] => data.IN1
dev_10_rsp_i.data[18] => data.IN1
dev_10_rsp_i.data[19] => data.IN1
dev_10_rsp_i.data[20] => data.IN1
dev_10_rsp_i.data[21] => data.IN1
dev_10_rsp_i.data[22] => data.IN1
dev_10_rsp_i.data[23] => data.IN1
dev_10_rsp_i.data[24] => data.IN1
dev_10_rsp_i.data[25] => data.IN1
dev_10_rsp_i.data[26] => data.IN1
dev_10_rsp_i.data[27] => data.IN1
dev_10_rsp_i.data[28] => data.IN1
dev_10_rsp_i.data[29] => data.IN1
dev_10_rsp_i.data[30] => data.IN1
dev_10_rsp_i.data[31] => data.IN1
dev_11_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_11_rsp_i.err => err.IN1
dev_11_rsp_i.ack => ack.IN1
dev_11_rsp_i.data[0] => data.IN1
dev_11_rsp_i.data[1] => data.IN1
dev_11_rsp_i.data[2] => data.IN1
dev_11_rsp_i.data[3] => data.IN1
dev_11_rsp_i.data[4] => data.IN1
dev_11_rsp_i.data[5] => data.IN1
dev_11_rsp_i.data[6] => data.IN1
dev_11_rsp_i.data[7] => data.IN1
dev_11_rsp_i.data[8] => data.IN1
dev_11_rsp_i.data[9] => data.IN1
dev_11_rsp_i.data[10] => data.IN1
dev_11_rsp_i.data[11] => data.IN1
dev_11_rsp_i.data[12] => data.IN1
dev_11_rsp_i.data[13] => data.IN1
dev_11_rsp_i.data[14] => data.IN1
dev_11_rsp_i.data[15] => data.IN1
dev_11_rsp_i.data[16] => data.IN1
dev_11_rsp_i.data[17] => data.IN1
dev_11_rsp_i.data[18] => data.IN1
dev_11_rsp_i.data[19] => data.IN1
dev_11_rsp_i.data[20] => data.IN1
dev_11_rsp_i.data[21] => data.IN1
dev_11_rsp_i.data[22] => data.IN1
dev_11_rsp_i.data[23] => data.IN1
dev_11_rsp_i.data[24] => data.IN1
dev_11_rsp_i.data[25] => data.IN1
dev_11_rsp_i.data[26] => data.IN1
dev_11_rsp_i.data[27] => data.IN1
dev_11_rsp_i.data[28] => data.IN1
dev_11_rsp_i.data[29] => data.IN1
dev_11_rsp_i.data[30] => data.IN1
dev_11_rsp_i.data[31] => data.IN1
dev_12_req_o.rvso <= <GND>
dev_12_req_o.priv <= <GND>
dev_12_req_o.src <= <GND>
dev_12_req_o.re <= <GND>
dev_12_req_o.we <= <GND>
dev_12_req_o.ben[0] <= <GND>
dev_12_req_o.ben[1] <= <GND>
dev_12_req_o.ben[2] <= <GND>
dev_12_req_o.ben[3] <= <GND>
dev_12_req_o.data[0] <= <GND>
dev_12_req_o.data[1] <= <GND>
dev_12_req_o.data[2] <= <GND>
dev_12_req_o.data[3] <= <GND>
dev_12_req_o.data[4] <= <GND>
dev_12_req_o.data[5] <= <GND>
dev_12_req_o.data[6] <= <GND>
dev_12_req_o.data[7] <= <GND>
dev_12_req_o.data[8] <= <GND>
dev_12_req_o.data[9] <= <GND>
dev_12_req_o.data[10] <= <GND>
dev_12_req_o.data[11] <= <GND>
dev_12_req_o.data[12] <= <GND>
dev_12_req_o.data[13] <= <GND>
dev_12_req_o.data[14] <= <GND>
dev_12_req_o.data[15] <= <GND>
dev_12_req_o.data[16] <= <GND>
dev_12_req_o.data[17] <= <GND>
dev_12_req_o.data[18] <= <GND>
dev_12_req_o.data[19] <= <GND>
dev_12_req_o.data[20] <= <GND>
dev_12_req_o.data[21] <= <GND>
dev_12_req_o.data[22] <= <GND>
dev_12_req_o.data[23] <= <GND>
dev_12_req_o.data[24] <= <GND>
dev_12_req_o.data[25] <= <GND>
dev_12_req_o.data[26] <= <GND>
dev_12_req_o.data[27] <= <GND>
dev_12_req_o.data[28] <= <GND>
dev_12_req_o.data[29] <= <GND>
dev_12_req_o.data[30] <= <GND>
dev_12_req_o.data[31] <= <GND>
dev_12_req_o.addr[0] <= <GND>
dev_12_req_o.addr[1] <= <GND>
dev_12_req_o.addr[2] <= <GND>
dev_12_req_o.addr[3] <= <GND>
dev_12_req_o.addr[4] <= <GND>
dev_12_req_o.addr[5] <= <GND>
dev_12_req_o.addr[6] <= <GND>
dev_12_req_o.addr[7] <= <GND>
dev_12_req_o.addr[8] <= <GND>
dev_12_req_o.addr[9] <= <GND>
dev_12_req_o.addr[10] <= <GND>
dev_12_req_o.addr[11] <= <GND>
dev_12_req_o.addr[12] <= <GND>
dev_12_req_o.addr[13] <= <GND>
dev_12_req_o.addr[14] <= <GND>
dev_12_req_o.addr[15] <= <GND>
dev_12_req_o.addr[16] <= <GND>
dev_12_req_o.addr[17] <= <GND>
dev_12_req_o.addr[18] <= <GND>
dev_12_req_o.addr[19] <= <GND>
dev_12_req_o.addr[20] <= <GND>
dev_12_req_o.addr[21] <= <GND>
dev_12_req_o.addr[22] <= <GND>
dev_12_req_o.addr[23] <= <GND>
dev_12_req_o.addr[24] <= <GND>
dev_12_req_o.addr[25] <= <GND>
dev_12_req_o.addr[26] <= <GND>
dev_12_req_o.addr[27] <= <GND>
dev_12_req_o.addr[28] <= <GND>
dev_12_req_o.addr[29] <= <GND>
dev_12_req_o.addr[30] <= <GND>
dev_12_req_o.addr[31] <= <GND>
dev_12_rsp_i.err => ~NO_FANOUT~
dev_12_rsp_i.ack => ~NO_FANOUT~
dev_12_rsp_i.data[0] => ~NO_FANOUT~
dev_12_rsp_i.data[1] => ~NO_FANOUT~
dev_12_rsp_i.data[2] => ~NO_FANOUT~
dev_12_rsp_i.data[3] => ~NO_FANOUT~
dev_12_rsp_i.data[4] => ~NO_FANOUT~
dev_12_rsp_i.data[5] => ~NO_FANOUT~
dev_12_rsp_i.data[6] => ~NO_FANOUT~
dev_12_rsp_i.data[7] => ~NO_FANOUT~
dev_12_rsp_i.data[8] => ~NO_FANOUT~
dev_12_rsp_i.data[9] => ~NO_FANOUT~
dev_12_rsp_i.data[10] => ~NO_FANOUT~
dev_12_rsp_i.data[11] => ~NO_FANOUT~
dev_12_rsp_i.data[12] => ~NO_FANOUT~
dev_12_rsp_i.data[13] => ~NO_FANOUT~
dev_12_rsp_i.data[14] => ~NO_FANOUT~
dev_12_rsp_i.data[15] => ~NO_FANOUT~
dev_12_rsp_i.data[16] => ~NO_FANOUT~
dev_12_rsp_i.data[17] => ~NO_FANOUT~
dev_12_rsp_i.data[18] => ~NO_FANOUT~
dev_12_rsp_i.data[19] => ~NO_FANOUT~
dev_12_rsp_i.data[20] => ~NO_FANOUT~
dev_12_rsp_i.data[21] => ~NO_FANOUT~
dev_12_rsp_i.data[22] => ~NO_FANOUT~
dev_12_rsp_i.data[23] => ~NO_FANOUT~
dev_12_rsp_i.data[24] => ~NO_FANOUT~
dev_12_rsp_i.data[25] => ~NO_FANOUT~
dev_12_rsp_i.data[26] => ~NO_FANOUT~
dev_12_rsp_i.data[27] => ~NO_FANOUT~
dev_12_rsp_i.data[28] => ~NO_FANOUT~
dev_12_rsp_i.data[29] => ~NO_FANOUT~
dev_12_rsp_i.data[30] => ~NO_FANOUT~
dev_12_rsp_i.data[31] => ~NO_FANOUT~
dev_13_req_o.rvso <= <GND>
dev_13_req_o.priv <= <GND>
dev_13_req_o.src <= <GND>
dev_13_req_o.re <= <GND>
dev_13_req_o.we <= <GND>
dev_13_req_o.ben[0] <= <GND>
dev_13_req_o.ben[1] <= <GND>
dev_13_req_o.ben[2] <= <GND>
dev_13_req_o.ben[3] <= <GND>
dev_13_req_o.data[0] <= <GND>
dev_13_req_o.data[1] <= <GND>
dev_13_req_o.data[2] <= <GND>
dev_13_req_o.data[3] <= <GND>
dev_13_req_o.data[4] <= <GND>
dev_13_req_o.data[5] <= <GND>
dev_13_req_o.data[6] <= <GND>
dev_13_req_o.data[7] <= <GND>
dev_13_req_o.data[8] <= <GND>
dev_13_req_o.data[9] <= <GND>
dev_13_req_o.data[10] <= <GND>
dev_13_req_o.data[11] <= <GND>
dev_13_req_o.data[12] <= <GND>
dev_13_req_o.data[13] <= <GND>
dev_13_req_o.data[14] <= <GND>
dev_13_req_o.data[15] <= <GND>
dev_13_req_o.data[16] <= <GND>
dev_13_req_o.data[17] <= <GND>
dev_13_req_o.data[18] <= <GND>
dev_13_req_o.data[19] <= <GND>
dev_13_req_o.data[20] <= <GND>
dev_13_req_o.data[21] <= <GND>
dev_13_req_o.data[22] <= <GND>
dev_13_req_o.data[23] <= <GND>
dev_13_req_o.data[24] <= <GND>
dev_13_req_o.data[25] <= <GND>
dev_13_req_o.data[26] <= <GND>
dev_13_req_o.data[27] <= <GND>
dev_13_req_o.data[28] <= <GND>
dev_13_req_o.data[29] <= <GND>
dev_13_req_o.data[30] <= <GND>
dev_13_req_o.data[31] <= <GND>
dev_13_req_o.addr[0] <= <GND>
dev_13_req_o.addr[1] <= <GND>
dev_13_req_o.addr[2] <= <GND>
dev_13_req_o.addr[3] <= <GND>
dev_13_req_o.addr[4] <= <GND>
dev_13_req_o.addr[5] <= <GND>
dev_13_req_o.addr[6] <= <GND>
dev_13_req_o.addr[7] <= <GND>
dev_13_req_o.addr[8] <= <GND>
dev_13_req_o.addr[9] <= <GND>
dev_13_req_o.addr[10] <= <GND>
dev_13_req_o.addr[11] <= <GND>
dev_13_req_o.addr[12] <= <GND>
dev_13_req_o.addr[13] <= <GND>
dev_13_req_o.addr[14] <= <GND>
dev_13_req_o.addr[15] <= <GND>
dev_13_req_o.addr[16] <= <GND>
dev_13_req_o.addr[17] <= <GND>
dev_13_req_o.addr[18] <= <GND>
dev_13_req_o.addr[19] <= <GND>
dev_13_req_o.addr[20] <= <GND>
dev_13_req_o.addr[21] <= <GND>
dev_13_req_o.addr[22] <= <GND>
dev_13_req_o.addr[23] <= <GND>
dev_13_req_o.addr[24] <= <GND>
dev_13_req_o.addr[25] <= <GND>
dev_13_req_o.addr[26] <= <GND>
dev_13_req_o.addr[27] <= <GND>
dev_13_req_o.addr[28] <= <GND>
dev_13_req_o.addr[29] <= <GND>
dev_13_req_o.addr[30] <= <GND>
dev_13_req_o.addr[31] <= <GND>
dev_13_rsp_i.err => ~NO_FANOUT~
dev_13_rsp_i.ack => ~NO_FANOUT~
dev_13_rsp_i.data[0] => ~NO_FANOUT~
dev_13_rsp_i.data[1] => ~NO_FANOUT~
dev_13_rsp_i.data[2] => ~NO_FANOUT~
dev_13_rsp_i.data[3] => ~NO_FANOUT~
dev_13_rsp_i.data[4] => ~NO_FANOUT~
dev_13_rsp_i.data[5] => ~NO_FANOUT~
dev_13_rsp_i.data[6] => ~NO_FANOUT~
dev_13_rsp_i.data[7] => ~NO_FANOUT~
dev_13_rsp_i.data[8] => ~NO_FANOUT~
dev_13_rsp_i.data[9] => ~NO_FANOUT~
dev_13_rsp_i.data[10] => ~NO_FANOUT~
dev_13_rsp_i.data[11] => ~NO_FANOUT~
dev_13_rsp_i.data[12] => ~NO_FANOUT~
dev_13_rsp_i.data[13] => ~NO_FANOUT~
dev_13_rsp_i.data[14] => ~NO_FANOUT~
dev_13_rsp_i.data[15] => ~NO_FANOUT~
dev_13_rsp_i.data[16] => ~NO_FANOUT~
dev_13_rsp_i.data[17] => ~NO_FANOUT~
dev_13_rsp_i.data[18] => ~NO_FANOUT~
dev_13_rsp_i.data[19] => ~NO_FANOUT~
dev_13_rsp_i.data[20] => ~NO_FANOUT~
dev_13_rsp_i.data[21] => ~NO_FANOUT~
dev_13_rsp_i.data[22] => ~NO_FANOUT~
dev_13_rsp_i.data[23] => ~NO_FANOUT~
dev_13_rsp_i.data[24] => ~NO_FANOUT~
dev_13_rsp_i.data[25] => ~NO_FANOUT~
dev_13_rsp_i.data[26] => ~NO_FANOUT~
dev_13_rsp_i.data[27] => ~NO_FANOUT~
dev_13_rsp_i.data[28] => ~NO_FANOUT~
dev_13_rsp_i.data[29] => ~NO_FANOUT~
dev_13_rsp_i.data[30] => ~NO_FANOUT~
dev_13_rsp_i.data[31] => ~NO_FANOUT~
dev_14_req_o.rvso <= <GND>
dev_14_req_o.priv <= <GND>
dev_14_req_o.src <= <GND>
dev_14_req_o.re <= <GND>
dev_14_req_o.we <= <GND>
dev_14_req_o.ben[0] <= <GND>
dev_14_req_o.ben[1] <= <GND>
dev_14_req_o.ben[2] <= <GND>
dev_14_req_o.ben[3] <= <GND>
dev_14_req_o.data[0] <= <GND>
dev_14_req_o.data[1] <= <GND>
dev_14_req_o.data[2] <= <GND>
dev_14_req_o.data[3] <= <GND>
dev_14_req_o.data[4] <= <GND>
dev_14_req_o.data[5] <= <GND>
dev_14_req_o.data[6] <= <GND>
dev_14_req_o.data[7] <= <GND>
dev_14_req_o.data[8] <= <GND>
dev_14_req_o.data[9] <= <GND>
dev_14_req_o.data[10] <= <GND>
dev_14_req_o.data[11] <= <GND>
dev_14_req_o.data[12] <= <GND>
dev_14_req_o.data[13] <= <GND>
dev_14_req_o.data[14] <= <GND>
dev_14_req_o.data[15] <= <GND>
dev_14_req_o.data[16] <= <GND>
dev_14_req_o.data[17] <= <GND>
dev_14_req_o.data[18] <= <GND>
dev_14_req_o.data[19] <= <GND>
dev_14_req_o.data[20] <= <GND>
dev_14_req_o.data[21] <= <GND>
dev_14_req_o.data[22] <= <GND>
dev_14_req_o.data[23] <= <GND>
dev_14_req_o.data[24] <= <GND>
dev_14_req_o.data[25] <= <GND>
dev_14_req_o.data[26] <= <GND>
dev_14_req_o.data[27] <= <GND>
dev_14_req_o.data[28] <= <GND>
dev_14_req_o.data[29] <= <GND>
dev_14_req_o.data[30] <= <GND>
dev_14_req_o.data[31] <= <GND>
dev_14_req_o.addr[0] <= <GND>
dev_14_req_o.addr[1] <= <GND>
dev_14_req_o.addr[2] <= <GND>
dev_14_req_o.addr[3] <= <GND>
dev_14_req_o.addr[4] <= <GND>
dev_14_req_o.addr[5] <= <GND>
dev_14_req_o.addr[6] <= <GND>
dev_14_req_o.addr[7] <= <GND>
dev_14_req_o.addr[8] <= <GND>
dev_14_req_o.addr[9] <= <GND>
dev_14_req_o.addr[10] <= <GND>
dev_14_req_o.addr[11] <= <GND>
dev_14_req_o.addr[12] <= <GND>
dev_14_req_o.addr[13] <= <GND>
dev_14_req_o.addr[14] <= <GND>
dev_14_req_o.addr[15] <= <GND>
dev_14_req_o.addr[16] <= <GND>
dev_14_req_o.addr[17] <= <GND>
dev_14_req_o.addr[18] <= <GND>
dev_14_req_o.addr[19] <= <GND>
dev_14_req_o.addr[20] <= <GND>
dev_14_req_o.addr[21] <= <GND>
dev_14_req_o.addr[22] <= <GND>
dev_14_req_o.addr[23] <= <GND>
dev_14_req_o.addr[24] <= <GND>
dev_14_req_o.addr[25] <= <GND>
dev_14_req_o.addr[26] <= <GND>
dev_14_req_o.addr[27] <= <GND>
dev_14_req_o.addr[28] <= <GND>
dev_14_req_o.addr[29] <= <GND>
dev_14_req_o.addr[30] <= <GND>
dev_14_req_o.addr[31] <= <GND>
dev_14_rsp_i.err => ~NO_FANOUT~
dev_14_rsp_i.ack => ~NO_FANOUT~
dev_14_rsp_i.data[0] => ~NO_FANOUT~
dev_14_rsp_i.data[1] => ~NO_FANOUT~
dev_14_rsp_i.data[2] => ~NO_FANOUT~
dev_14_rsp_i.data[3] => ~NO_FANOUT~
dev_14_rsp_i.data[4] => ~NO_FANOUT~
dev_14_rsp_i.data[5] => ~NO_FANOUT~
dev_14_rsp_i.data[6] => ~NO_FANOUT~
dev_14_rsp_i.data[7] => ~NO_FANOUT~
dev_14_rsp_i.data[8] => ~NO_FANOUT~
dev_14_rsp_i.data[9] => ~NO_FANOUT~
dev_14_rsp_i.data[10] => ~NO_FANOUT~
dev_14_rsp_i.data[11] => ~NO_FANOUT~
dev_14_rsp_i.data[12] => ~NO_FANOUT~
dev_14_rsp_i.data[13] => ~NO_FANOUT~
dev_14_rsp_i.data[14] => ~NO_FANOUT~
dev_14_rsp_i.data[15] => ~NO_FANOUT~
dev_14_rsp_i.data[16] => ~NO_FANOUT~
dev_14_rsp_i.data[17] => ~NO_FANOUT~
dev_14_rsp_i.data[18] => ~NO_FANOUT~
dev_14_rsp_i.data[19] => ~NO_FANOUT~
dev_14_rsp_i.data[20] => ~NO_FANOUT~
dev_14_rsp_i.data[21] => ~NO_FANOUT~
dev_14_rsp_i.data[22] => ~NO_FANOUT~
dev_14_rsp_i.data[23] => ~NO_FANOUT~
dev_14_rsp_i.data[24] => ~NO_FANOUT~
dev_14_rsp_i.data[25] => ~NO_FANOUT~
dev_14_rsp_i.data[26] => ~NO_FANOUT~
dev_14_rsp_i.data[27] => ~NO_FANOUT~
dev_14_rsp_i.data[28] => ~NO_FANOUT~
dev_14_rsp_i.data[29] => ~NO_FANOUT~
dev_14_rsp_i.data[30] => ~NO_FANOUT~
dev_14_rsp_i.data[31] => ~NO_FANOUT~
dev_15_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.re <= re.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.we <= we.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[0] <= main_req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[1] <= main_req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[2] <= main_req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[3] <= main_req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[4] <= main_req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[5] <= main_req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[6] <= main_req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[7] <= main_req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[8] <= main_req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[9] <= main_req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[10] <= main_req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[11] <= main_req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[12] <= main_req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[13] <= main_req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[14] <= main_req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[15] <= main_req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[16] <= main_req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[17] <= main_req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[18] <= main_req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[19] <= main_req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[20] <= main_req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[21] <= main_req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[22] <= main_req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[23] <= main_req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[24] <= main_req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[25] <= main_req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[26] <= main_req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[27] <= main_req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[28] <= main_req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[29] <= main_req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[30] <= main_req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[31] <= main_req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_15_rsp_i.err => err.IN1
dev_15_rsp_i.ack => ack.IN1
dev_15_rsp_i.data[0] => data.IN1
dev_15_rsp_i.data[1] => data.IN1
dev_15_rsp_i.data[2] => data.IN1
dev_15_rsp_i.data[3] => data.IN1
dev_15_rsp_i.data[4] => data.IN1
dev_15_rsp_i.data[5] => data.IN1
dev_15_rsp_i.data[6] => data.IN1
dev_15_rsp_i.data[7] => data.IN1
dev_15_rsp_i.data[8] => data.IN1
dev_15_rsp_i.data[9] => data.IN1
dev_15_rsp_i.data[10] => data.IN1
dev_15_rsp_i.data[11] => data.IN1
dev_15_rsp_i.data[12] => data.IN1
dev_15_rsp_i.data[13] => data.IN1
dev_15_rsp_i.data[14] => data.IN1
dev_15_rsp_i.data[15] => data.IN1
dev_15_rsp_i.data[16] => data.IN1
dev_15_rsp_i.data[17] => data.IN1
dev_15_rsp_i.data[18] => data.IN1
dev_15_rsp_i.data[19] => data.IN1
dev_15_rsp_i.data[20] => data.IN1
dev_15_rsp_i.data[21] => data.IN1
dev_15_rsp_i.data[22] => data.IN1
dev_15_rsp_i.data[23] => data.IN1
dev_15_rsp_i.data[24] => data.IN1
dev_15_rsp_i.data[25] => data.IN1
dev_15_rsp_i.data[26] => data.IN1
dev_15_rsp_i.data[27] => data.IN1
dev_15_rsp_i.data[28] => data.IN1
dev_15_rsp_i.data[29] => data.IN1
dev_15_rsp_i.data[30] => data.IN1
dev_15_rsp_i.data[31] => data.IN1
dev_16_req_o.rvso <= <GND>
dev_16_req_o.priv <= <GND>
dev_16_req_o.src <= <GND>
dev_16_req_o.re <= <GND>
dev_16_req_o.we <= <GND>
dev_16_req_o.ben[0] <= <GND>
dev_16_req_o.ben[1] <= <GND>
dev_16_req_o.ben[2] <= <GND>
dev_16_req_o.ben[3] <= <GND>
dev_16_req_o.data[0] <= <GND>
dev_16_req_o.data[1] <= <GND>
dev_16_req_o.data[2] <= <GND>
dev_16_req_o.data[3] <= <GND>
dev_16_req_o.data[4] <= <GND>
dev_16_req_o.data[5] <= <GND>
dev_16_req_o.data[6] <= <GND>
dev_16_req_o.data[7] <= <GND>
dev_16_req_o.data[8] <= <GND>
dev_16_req_o.data[9] <= <GND>
dev_16_req_o.data[10] <= <GND>
dev_16_req_o.data[11] <= <GND>
dev_16_req_o.data[12] <= <GND>
dev_16_req_o.data[13] <= <GND>
dev_16_req_o.data[14] <= <GND>
dev_16_req_o.data[15] <= <GND>
dev_16_req_o.data[16] <= <GND>
dev_16_req_o.data[17] <= <GND>
dev_16_req_o.data[18] <= <GND>
dev_16_req_o.data[19] <= <GND>
dev_16_req_o.data[20] <= <GND>
dev_16_req_o.data[21] <= <GND>
dev_16_req_o.data[22] <= <GND>
dev_16_req_o.data[23] <= <GND>
dev_16_req_o.data[24] <= <GND>
dev_16_req_o.data[25] <= <GND>
dev_16_req_o.data[26] <= <GND>
dev_16_req_o.data[27] <= <GND>
dev_16_req_o.data[28] <= <GND>
dev_16_req_o.data[29] <= <GND>
dev_16_req_o.data[30] <= <GND>
dev_16_req_o.data[31] <= <GND>
dev_16_req_o.addr[0] <= <GND>
dev_16_req_o.addr[1] <= <GND>
dev_16_req_o.addr[2] <= <GND>
dev_16_req_o.addr[3] <= <GND>
dev_16_req_o.addr[4] <= <GND>
dev_16_req_o.addr[5] <= <GND>
dev_16_req_o.addr[6] <= <GND>
dev_16_req_o.addr[7] <= <GND>
dev_16_req_o.addr[8] <= <GND>
dev_16_req_o.addr[9] <= <GND>
dev_16_req_o.addr[10] <= <GND>
dev_16_req_o.addr[11] <= <GND>
dev_16_req_o.addr[12] <= <GND>
dev_16_req_o.addr[13] <= <GND>
dev_16_req_o.addr[14] <= <GND>
dev_16_req_o.addr[15] <= <GND>
dev_16_req_o.addr[16] <= <GND>
dev_16_req_o.addr[17] <= <GND>
dev_16_req_o.addr[18] <= <GND>
dev_16_req_o.addr[19] <= <GND>
dev_16_req_o.addr[20] <= <GND>
dev_16_req_o.addr[21] <= <GND>
dev_16_req_o.addr[22] <= <GND>
dev_16_req_o.addr[23] <= <GND>
dev_16_req_o.addr[24] <= <GND>
dev_16_req_o.addr[25] <= <GND>
dev_16_req_o.addr[26] <= <GND>
dev_16_req_o.addr[27] <= <GND>
dev_16_req_o.addr[28] <= <GND>
dev_16_req_o.addr[29] <= <GND>
dev_16_req_o.addr[30] <= <GND>
dev_16_req_o.addr[31] <= <GND>
dev_16_rsp_i.err => ~NO_FANOUT~
dev_16_rsp_i.ack => ~NO_FANOUT~
dev_16_rsp_i.data[0] => ~NO_FANOUT~
dev_16_rsp_i.data[1] => ~NO_FANOUT~
dev_16_rsp_i.data[2] => ~NO_FANOUT~
dev_16_rsp_i.data[3] => ~NO_FANOUT~
dev_16_rsp_i.data[4] => ~NO_FANOUT~
dev_16_rsp_i.data[5] => ~NO_FANOUT~
dev_16_rsp_i.data[6] => ~NO_FANOUT~
dev_16_rsp_i.data[7] => ~NO_FANOUT~
dev_16_rsp_i.data[8] => ~NO_FANOUT~
dev_16_rsp_i.data[9] => ~NO_FANOUT~
dev_16_rsp_i.data[10] => ~NO_FANOUT~
dev_16_rsp_i.data[11] => ~NO_FANOUT~
dev_16_rsp_i.data[12] => ~NO_FANOUT~
dev_16_rsp_i.data[13] => ~NO_FANOUT~
dev_16_rsp_i.data[14] => ~NO_FANOUT~
dev_16_rsp_i.data[15] => ~NO_FANOUT~
dev_16_rsp_i.data[16] => ~NO_FANOUT~
dev_16_rsp_i.data[17] => ~NO_FANOUT~
dev_16_rsp_i.data[18] => ~NO_FANOUT~
dev_16_rsp_i.data[19] => ~NO_FANOUT~
dev_16_rsp_i.data[20] => ~NO_FANOUT~
dev_16_rsp_i.data[21] => ~NO_FANOUT~
dev_16_rsp_i.data[22] => ~NO_FANOUT~
dev_16_rsp_i.data[23] => ~NO_FANOUT~
dev_16_rsp_i.data[24] => ~NO_FANOUT~
dev_16_rsp_i.data[25] => ~NO_FANOUT~
dev_16_rsp_i.data[26] => ~NO_FANOUT~
dev_16_rsp_i.data[27] => ~NO_FANOUT~
dev_16_rsp_i.data[28] => ~NO_FANOUT~
dev_16_rsp_i.data[29] => ~NO_FANOUT~
dev_16_rsp_i.data[30] => ~NO_FANOUT~
dev_16_rsp_i.data[31] => ~NO_FANOUT~
dev_17_req_o.rvso <= <GND>
dev_17_req_o.priv <= <GND>
dev_17_req_o.src <= <GND>
dev_17_req_o.re <= <GND>
dev_17_req_o.we <= <GND>
dev_17_req_o.ben[0] <= <GND>
dev_17_req_o.ben[1] <= <GND>
dev_17_req_o.ben[2] <= <GND>
dev_17_req_o.ben[3] <= <GND>
dev_17_req_o.data[0] <= <GND>
dev_17_req_o.data[1] <= <GND>
dev_17_req_o.data[2] <= <GND>
dev_17_req_o.data[3] <= <GND>
dev_17_req_o.data[4] <= <GND>
dev_17_req_o.data[5] <= <GND>
dev_17_req_o.data[6] <= <GND>
dev_17_req_o.data[7] <= <GND>
dev_17_req_o.data[8] <= <GND>
dev_17_req_o.data[9] <= <GND>
dev_17_req_o.data[10] <= <GND>
dev_17_req_o.data[11] <= <GND>
dev_17_req_o.data[12] <= <GND>
dev_17_req_o.data[13] <= <GND>
dev_17_req_o.data[14] <= <GND>
dev_17_req_o.data[15] <= <GND>
dev_17_req_o.data[16] <= <GND>
dev_17_req_o.data[17] <= <GND>
dev_17_req_o.data[18] <= <GND>
dev_17_req_o.data[19] <= <GND>
dev_17_req_o.data[20] <= <GND>
dev_17_req_o.data[21] <= <GND>
dev_17_req_o.data[22] <= <GND>
dev_17_req_o.data[23] <= <GND>
dev_17_req_o.data[24] <= <GND>
dev_17_req_o.data[25] <= <GND>
dev_17_req_o.data[26] <= <GND>
dev_17_req_o.data[27] <= <GND>
dev_17_req_o.data[28] <= <GND>
dev_17_req_o.data[29] <= <GND>
dev_17_req_o.data[30] <= <GND>
dev_17_req_o.data[31] <= <GND>
dev_17_req_o.addr[0] <= <GND>
dev_17_req_o.addr[1] <= <GND>
dev_17_req_o.addr[2] <= <GND>
dev_17_req_o.addr[3] <= <GND>
dev_17_req_o.addr[4] <= <GND>
dev_17_req_o.addr[5] <= <GND>
dev_17_req_o.addr[6] <= <GND>
dev_17_req_o.addr[7] <= <GND>
dev_17_req_o.addr[8] <= <GND>
dev_17_req_o.addr[9] <= <GND>
dev_17_req_o.addr[10] <= <GND>
dev_17_req_o.addr[11] <= <GND>
dev_17_req_o.addr[12] <= <GND>
dev_17_req_o.addr[13] <= <GND>
dev_17_req_o.addr[14] <= <GND>
dev_17_req_o.addr[15] <= <GND>
dev_17_req_o.addr[16] <= <GND>
dev_17_req_o.addr[17] <= <GND>
dev_17_req_o.addr[18] <= <GND>
dev_17_req_o.addr[19] <= <GND>
dev_17_req_o.addr[20] <= <GND>
dev_17_req_o.addr[21] <= <GND>
dev_17_req_o.addr[22] <= <GND>
dev_17_req_o.addr[23] <= <GND>
dev_17_req_o.addr[24] <= <GND>
dev_17_req_o.addr[25] <= <GND>
dev_17_req_o.addr[26] <= <GND>
dev_17_req_o.addr[27] <= <GND>
dev_17_req_o.addr[28] <= <GND>
dev_17_req_o.addr[29] <= <GND>
dev_17_req_o.addr[30] <= <GND>
dev_17_req_o.addr[31] <= <GND>
dev_17_rsp_i.err => ~NO_FANOUT~
dev_17_rsp_i.ack => ~NO_FANOUT~
dev_17_rsp_i.data[0] => ~NO_FANOUT~
dev_17_rsp_i.data[1] => ~NO_FANOUT~
dev_17_rsp_i.data[2] => ~NO_FANOUT~
dev_17_rsp_i.data[3] => ~NO_FANOUT~
dev_17_rsp_i.data[4] => ~NO_FANOUT~
dev_17_rsp_i.data[5] => ~NO_FANOUT~
dev_17_rsp_i.data[6] => ~NO_FANOUT~
dev_17_rsp_i.data[7] => ~NO_FANOUT~
dev_17_rsp_i.data[8] => ~NO_FANOUT~
dev_17_rsp_i.data[9] => ~NO_FANOUT~
dev_17_rsp_i.data[10] => ~NO_FANOUT~
dev_17_rsp_i.data[11] => ~NO_FANOUT~
dev_17_rsp_i.data[12] => ~NO_FANOUT~
dev_17_rsp_i.data[13] => ~NO_FANOUT~
dev_17_rsp_i.data[14] => ~NO_FANOUT~
dev_17_rsp_i.data[15] => ~NO_FANOUT~
dev_17_rsp_i.data[16] => ~NO_FANOUT~
dev_17_rsp_i.data[17] => ~NO_FANOUT~
dev_17_rsp_i.data[18] => ~NO_FANOUT~
dev_17_rsp_i.data[19] => ~NO_FANOUT~
dev_17_rsp_i.data[20] => ~NO_FANOUT~
dev_17_rsp_i.data[21] => ~NO_FANOUT~
dev_17_rsp_i.data[22] => ~NO_FANOUT~
dev_17_rsp_i.data[23] => ~NO_FANOUT~
dev_17_rsp_i.data[24] => ~NO_FANOUT~
dev_17_rsp_i.data[25] => ~NO_FANOUT~
dev_17_rsp_i.data[26] => ~NO_FANOUT~
dev_17_rsp_i.data[27] => ~NO_FANOUT~
dev_17_rsp_i.data[28] => ~NO_FANOUT~
dev_17_rsp_i.data[29] => ~NO_FANOUT~
dev_17_rsp_i.data[30] => ~NO_FANOUT~
dev_17_rsp_i.data[31] => ~NO_FANOUT~
dev_18_req_o.rvso <= <GND>
dev_18_req_o.priv <= <GND>
dev_18_req_o.src <= <GND>
dev_18_req_o.re <= <GND>
dev_18_req_o.we <= <GND>
dev_18_req_o.ben[0] <= <GND>
dev_18_req_o.ben[1] <= <GND>
dev_18_req_o.ben[2] <= <GND>
dev_18_req_o.ben[3] <= <GND>
dev_18_req_o.data[0] <= <GND>
dev_18_req_o.data[1] <= <GND>
dev_18_req_o.data[2] <= <GND>
dev_18_req_o.data[3] <= <GND>
dev_18_req_o.data[4] <= <GND>
dev_18_req_o.data[5] <= <GND>
dev_18_req_o.data[6] <= <GND>
dev_18_req_o.data[7] <= <GND>
dev_18_req_o.data[8] <= <GND>
dev_18_req_o.data[9] <= <GND>
dev_18_req_o.data[10] <= <GND>
dev_18_req_o.data[11] <= <GND>
dev_18_req_o.data[12] <= <GND>
dev_18_req_o.data[13] <= <GND>
dev_18_req_o.data[14] <= <GND>
dev_18_req_o.data[15] <= <GND>
dev_18_req_o.data[16] <= <GND>
dev_18_req_o.data[17] <= <GND>
dev_18_req_o.data[18] <= <GND>
dev_18_req_o.data[19] <= <GND>
dev_18_req_o.data[20] <= <GND>
dev_18_req_o.data[21] <= <GND>
dev_18_req_o.data[22] <= <GND>
dev_18_req_o.data[23] <= <GND>
dev_18_req_o.data[24] <= <GND>
dev_18_req_o.data[25] <= <GND>
dev_18_req_o.data[26] <= <GND>
dev_18_req_o.data[27] <= <GND>
dev_18_req_o.data[28] <= <GND>
dev_18_req_o.data[29] <= <GND>
dev_18_req_o.data[30] <= <GND>
dev_18_req_o.data[31] <= <GND>
dev_18_req_o.addr[0] <= <GND>
dev_18_req_o.addr[1] <= <GND>
dev_18_req_o.addr[2] <= <GND>
dev_18_req_o.addr[3] <= <GND>
dev_18_req_o.addr[4] <= <GND>
dev_18_req_o.addr[5] <= <GND>
dev_18_req_o.addr[6] <= <GND>
dev_18_req_o.addr[7] <= <GND>
dev_18_req_o.addr[8] <= <GND>
dev_18_req_o.addr[9] <= <GND>
dev_18_req_o.addr[10] <= <GND>
dev_18_req_o.addr[11] <= <GND>
dev_18_req_o.addr[12] <= <GND>
dev_18_req_o.addr[13] <= <GND>
dev_18_req_o.addr[14] <= <GND>
dev_18_req_o.addr[15] <= <GND>
dev_18_req_o.addr[16] <= <GND>
dev_18_req_o.addr[17] <= <GND>
dev_18_req_o.addr[18] <= <GND>
dev_18_req_o.addr[19] <= <GND>
dev_18_req_o.addr[20] <= <GND>
dev_18_req_o.addr[21] <= <GND>
dev_18_req_o.addr[22] <= <GND>
dev_18_req_o.addr[23] <= <GND>
dev_18_req_o.addr[24] <= <GND>
dev_18_req_o.addr[25] <= <GND>
dev_18_req_o.addr[26] <= <GND>
dev_18_req_o.addr[27] <= <GND>
dev_18_req_o.addr[28] <= <GND>
dev_18_req_o.addr[29] <= <GND>
dev_18_req_o.addr[30] <= <GND>
dev_18_req_o.addr[31] <= <GND>
dev_18_rsp_i.err => ~NO_FANOUT~
dev_18_rsp_i.ack => ~NO_FANOUT~
dev_18_rsp_i.data[0] => ~NO_FANOUT~
dev_18_rsp_i.data[1] => ~NO_FANOUT~
dev_18_rsp_i.data[2] => ~NO_FANOUT~
dev_18_rsp_i.data[3] => ~NO_FANOUT~
dev_18_rsp_i.data[4] => ~NO_FANOUT~
dev_18_rsp_i.data[5] => ~NO_FANOUT~
dev_18_rsp_i.data[6] => ~NO_FANOUT~
dev_18_rsp_i.data[7] => ~NO_FANOUT~
dev_18_rsp_i.data[8] => ~NO_FANOUT~
dev_18_rsp_i.data[9] => ~NO_FANOUT~
dev_18_rsp_i.data[10] => ~NO_FANOUT~
dev_18_rsp_i.data[11] => ~NO_FANOUT~
dev_18_rsp_i.data[12] => ~NO_FANOUT~
dev_18_rsp_i.data[13] => ~NO_FANOUT~
dev_18_rsp_i.data[14] => ~NO_FANOUT~
dev_18_rsp_i.data[15] => ~NO_FANOUT~
dev_18_rsp_i.data[16] => ~NO_FANOUT~
dev_18_rsp_i.data[17] => ~NO_FANOUT~
dev_18_rsp_i.data[18] => ~NO_FANOUT~
dev_18_rsp_i.data[19] => ~NO_FANOUT~
dev_18_rsp_i.data[20] => ~NO_FANOUT~
dev_18_rsp_i.data[21] => ~NO_FANOUT~
dev_18_rsp_i.data[22] => ~NO_FANOUT~
dev_18_rsp_i.data[23] => ~NO_FANOUT~
dev_18_rsp_i.data[24] => ~NO_FANOUT~
dev_18_rsp_i.data[25] => ~NO_FANOUT~
dev_18_rsp_i.data[26] => ~NO_FANOUT~
dev_18_rsp_i.data[27] => ~NO_FANOUT~
dev_18_rsp_i.data[28] => ~NO_FANOUT~
dev_18_rsp_i.data[29] => ~NO_FANOUT~
dev_18_rsp_i.data[30] => ~NO_FANOUT~
dev_18_rsp_i.data[31] => ~NO_FANOUT~
dev_19_req_o.rvso <= <GND>
dev_19_req_o.priv <= <GND>
dev_19_req_o.src <= <GND>
dev_19_req_o.re <= <GND>
dev_19_req_o.we <= <GND>
dev_19_req_o.ben[0] <= <GND>
dev_19_req_o.ben[1] <= <GND>
dev_19_req_o.ben[2] <= <GND>
dev_19_req_o.ben[3] <= <GND>
dev_19_req_o.data[0] <= <GND>
dev_19_req_o.data[1] <= <GND>
dev_19_req_o.data[2] <= <GND>
dev_19_req_o.data[3] <= <GND>
dev_19_req_o.data[4] <= <GND>
dev_19_req_o.data[5] <= <GND>
dev_19_req_o.data[6] <= <GND>
dev_19_req_o.data[7] <= <GND>
dev_19_req_o.data[8] <= <GND>
dev_19_req_o.data[9] <= <GND>
dev_19_req_o.data[10] <= <GND>
dev_19_req_o.data[11] <= <GND>
dev_19_req_o.data[12] <= <GND>
dev_19_req_o.data[13] <= <GND>
dev_19_req_o.data[14] <= <GND>
dev_19_req_o.data[15] <= <GND>
dev_19_req_o.data[16] <= <GND>
dev_19_req_o.data[17] <= <GND>
dev_19_req_o.data[18] <= <GND>
dev_19_req_o.data[19] <= <GND>
dev_19_req_o.data[20] <= <GND>
dev_19_req_o.data[21] <= <GND>
dev_19_req_o.data[22] <= <GND>
dev_19_req_o.data[23] <= <GND>
dev_19_req_o.data[24] <= <GND>
dev_19_req_o.data[25] <= <GND>
dev_19_req_o.data[26] <= <GND>
dev_19_req_o.data[27] <= <GND>
dev_19_req_o.data[28] <= <GND>
dev_19_req_o.data[29] <= <GND>
dev_19_req_o.data[30] <= <GND>
dev_19_req_o.data[31] <= <GND>
dev_19_req_o.addr[0] <= <GND>
dev_19_req_o.addr[1] <= <GND>
dev_19_req_o.addr[2] <= <GND>
dev_19_req_o.addr[3] <= <GND>
dev_19_req_o.addr[4] <= <GND>
dev_19_req_o.addr[5] <= <GND>
dev_19_req_o.addr[6] <= <GND>
dev_19_req_o.addr[7] <= <GND>
dev_19_req_o.addr[8] <= <GND>
dev_19_req_o.addr[9] <= <GND>
dev_19_req_o.addr[10] <= <GND>
dev_19_req_o.addr[11] <= <GND>
dev_19_req_o.addr[12] <= <GND>
dev_19_req_o.addr[13] <= <GND>
dev_19_req_o.addr[14] <= <GND>
dev_19_req_o.addr[15] <= <GND>
dev_19_req_o.addr[16] <= <GND>
dev_19_req_o.addr[17] <= <GND>
dev_19_req_o.addr[18] <= <GND>
dev_19_req_o.addr[19] <= <GND>
dev_19_req_o.addr[20] <= <GND>
dev_19_req_o.addr[21] <= <GND>
dev_19_req_o.addr[22] <= <GND>
dev_19_req_o.addr[23] <= <GND>
dev_19_req_o.addr[24] <= <GND>
dev_19_req_o.addr[25] <= <GND>
dev_19_req_o.addr[26] <= <GND>
dev_19_req_o.addr[27] <= <GND>
dev_19_req_o.addr[28] <= <GND>
dev_19_req_o.addr[29] <= <GND>
dev_19_req_o.addr[30] <= <GND>
dev_19_req_o.addr[31] <= <GND>
dev_19_rsp_i.err => ~NO_FANOUT~
dev_19_rsp_i.ack => ~NO_FANOUT~
dev_19_rsp_i.data[0] => ~NO_FANOUT~
dev_19_rsp_i.data[1] => ~NO_FANOUT~
dev_19_rsp_i.data[2] => ~NO_FANOUT~
dev_19_rsp_i.data[3] => ~NO_FANOUT~
dev_19_rsp_i.data[4] => ~NO_FANOUT~
dev_19_rsp_i.data[5] => ~NO_FANOUT~
dev_19_rsp_i.data[6] => ~NO_FANOUT~
dev_19_rsp_i.data[7] => ~NO_FANOUT~
dev_19_rsp_i.data[8] => ~NO_FANOUT~
dev_19_rsp_i.data[9] => ~NO_FANOUT~
dev_19_rsp_i.data[10] => ~NO_FANOUT~
dev_19_rsp_i.data[11] => ~NO_FANOUT~
dev_19_rsp_i.data[12] => ~NO_FANOUT~
dev_19_rsp_i.data[13] => ~NO_FANOUT~
dev_19_rsp_i.data[14] => ~NO_FANOUT~
dev_19_rsp_i.data[15] => ~NO_FANOUT~
dev_19_rsp_i.data[16] => ~NO_FANOUT~
dev_19_rsp_i.data[17] => ~NO_FANOUT~
dev_19_rsp_i.data[18] => ~NO_FANOUT~
dev_19_rsp_i.data[19] => ~NO_FANOUT~
dev_19_rsp_i.data[20] => ~NO_FANOUT~
dev_19_rsp_i.data[21] => ~NO_FANOUT~
dev_19_rsp_i.data[22] => ~NO_FANOUT~
dev_19_rsp_i.data[23] => ~NO_FANOUT~
dev_19_rsp_i.data[24] => ~NO_FANOUT~
dev_19_rsp_i.data[25] => ~NO_FANOUT~
dev_19_rsp_i.data[26] => ~NO_FANOUT~
dev_19_rsp_i.data[27] => ~NO_FANOUT~
dev_19_rsp_i.data[28] => ~NO_FANOUT~
dev_19_rsp_i.data[29] => ~NO_FANOUT~
dev_19_rsp_i.data[30] => ~NO_FANOUT~
dev_19_rsp_i.data[31] => ~NO_FANOUT~
dev_20_req_o.rvso <= <GND>
dev_20_req_o.priv <= <GND>
dev_20_req_o.src <= <GND>
dev_20_req_o.re <= <GND>
dev_20_req_o.we <= <GND>
dev_20_req_o.ben[0] <= <GND>
dev_20_req_o.ben[1] <= <GND>
dev_20_req_o.ben[2] <= <GND>
dev_20_req_o.ben[3] <= <GND>
dev_20_req_o.data[0] <= <GND>
dev_20_req_o.data[1] <= <GND>
dev_20_req_o.data[2] <= <GND>
dev_20_req_o.data[3] <= <GND>
dev_20_req_o.data[4] <= <GND>
dev_20_req_o.data[5] <= <GND>
dev_20_req_o.data[6] <= <GND>
dev_20_req_o.data[7] <= <GND>
dev_20_req_o.data[8] <= <GND>
dev_20_req_o.data[9] <= <GND>
dev_20_req_o.data[10] <= <GND>
dev_20_req_o.data[11] <= <GND>
dev_20_req_o.data[12] <= <GND>
dev_20_req_o.data[13] <= <GND>
dev_20_req_o.data[14] <= <GND>
dev_20_req_o.data[15] <= <GND>
dev_20_req_o.data[16] <= <GND>
dev_20_req_o.data[17] <= <GND>
dev_20_req_o.data[18] <= <GND>
dev_20_req_o.data[19] <= <GND>
dev_20_req_o.data[20] <= <GND>
dev_20_req_o.data[21] <= <GND>
dev_20_req_o.data[22] <= <GND>
dev_20_req_o.data[23] <= <GND>
dev_20_req_o.data[24] <= <GND>
dev_20_req_o.data[25] <= <GND>
dev_20_req_o.data[26] <= <GND>
dev_20_req_o.data[27] <= <GND>
dev_20_req_o.data[28] <= <GND>
dev_20_req_o.data[29] <= <GND>
dev_20_req_o.data[30] <= <GND>
dev_20_req_o.data[31] <= <GND>
dev_20_req_o.addr[0] <= <GND>
dev_20_req_o.addr[1] <= <GND>
dev_20_req_o.addr[2] <= <GND>
dev_20_req_o.addr[3] <= <GND>
dev_20_req_o.addr[4] <= <GND>
dev_20_req_o.addr[5] <= <GND>
dev_20_req_o.addr[6] <= <GND>
dev_20_req_o.addr[7] <= <GND>
dev_20_req_o.addr[8] <= <GND>
dev_20_req_o.addr[9] <= <GND>
dev_20_req_o.addr[10] <= <GND>
dev_20_req_o.addr[11] <= <GND>
dev_20_req_o.addr[12] <= <GND>
dev_20_req_o.addr[13] <= <GND>
dev_20_req_o.addr[14] <= <GND>
dev_20_req_o.addr[15] <= <GND>
dev_20_req_o.addr[16] <= <GND>
dev_20_req_o.addr[17] <= <GND>
dev_20_req_o.addr[18] <= <GND>
dev_20_req_o.addr[19] <= <GND>
dev_20_req_o.addr[20] <= <GND>
dev_20_req_o.addr[21] <= <GND>
dev_20_req_o.addr[22] <= <GND>
dev_20_req_o.addr[23] <= <GND>
dev_20_req_o.addr[24] <= <GND>
dev_20_req_o.addr[25] <= <GND>
dev_20_req_o.addr[26] <= <GND>
dev_20_req_o.addr[27] <= <GND>
dev_20_req_o.addr[28] <= <GND>
dev_20_req_o.addr[29] <= <GND>
dev_20_req_o.addr[30] <= <GND>
dev_20_req_o.addr[31] <= <GND>
dev_20_rsp_i.err => ~NO_FANOUT~
dev_20_rsp_i.ack => ~NO_FANOUT~
dev_20_rsp_i.data[0] => ~NO_FANOUT~
dev_20_rsp_i.data[1] => ~NO_FANOUT~
dev_20_rsp_i.data[2] => ~NO_FANOUT~
dev_20_rsp_i.data[3] => ~NO_FANOUT~
dev_20_rsp_i.data[4] => ~NO_FANOUT~
dev_20_rsp_i.data[5] => ~NO_FANOUT~
dev_20_rsp_i.data[6] => ~NO_FANOUT~
dev_20_rsp_i.data[7] => ~NO_FANOUT~
dev_20_rsp_i.data[8] => ~NO_FANOUT~
dev_20_rsp_i.data[9] => ~NO_FANOUT~
dev_20_rsp_i.data[10] => ~NO_FANOUT~
dev_20_rsp_i.data[11] => ~NO_FANOUT~
dev_20_rsp_i.data[12] => ~NO_FANOUT~
dev_20_rsp_i.data[13] => ~NO_FANOUT~
dev_20_rsp_i.data[14] => ~NO_FANOUT~
dev_20_rsp_i.data[15] => ~NO_FANOUT~
dev_20_rsp_i.data[16] => ~NO_FANOUT~
dev_20_rsp_i.data[17] => ~NO_FANOUT~
dev_20_rsp_i.data[18] => ~NO_FANOUT~
dev_20_rsp_i.data[19] => ~NO_FANOUT~
dev_20_rsp_i.data[20] => ~NO_FANOUT~
dev_20_rsp_i.data[21] => ~NO_FANOUT~
dev_20_rsp_i.data[22] => ~NO_FANOUT~
dev_20_rsp_i.data[23] => ~NO_FANOUT~
dev_20_rsp_i.data[24] => ~NO_FANOUT~
dev_20_rsp_i.data[25] => ~NO_FANOUT~
dev_20_rsp_i.data[26] => ~NO_FANOUT~
dev_20_rsp_i.data[27] => ~NO_FANOUT~
dev_20_rsp_i.data[28] => ~NO_FANOUT~
dev_20_rsp_i.data[29] => ~NO_FANOUT~
dev_20_rsp_i.data[30] => ~NO_FANOUT~
dev_20_rsp_i.data[31] => ~NO_FANOUT~


|top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
clk_i => din[0].CLK
clk_i => din[1].CLK
clk_i => din[2].CLK
clk_i => din[3].CLK
clk_i => din[4].CLK
clk_i => din[5].CLK
clk_i => din[6].CLK
clk_i => din[7].CLK
clk_i => din[8].CLK
clk_i => din[9].CLK
clk_i => din[10].CLK
clk_i => din[11].CLK
clk_i => din[12].CLK
clk_i => din[13].CLK
clk_i => din[14].CLK
clk_i => din[15].CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => dout[0].CLK
clk_i => dout[1].CLK
clk_i => dout[2].CLK
clk_i => dout[3].CLK
clk_i => dout[4].CLK
clk_i => dout[5].CLK
clk_i => dout[6].CLK
clk_i => dout[7].CLK
clk_i => dout[8].CLK
clk_i => dout[9].CLK
clk_i => dout[10].CLK
clk_i => dout[11].CLK
clk_i => dout[12].CLK
clk_i => dout[13].CLK
clk_i => dout[14].CLK
clk_i => dout[15].CLK
rstn_i => dout[0].ACLR
rstn_i => dout[1].ACLR
rstn_i => dout[2].ACLR
rstn_i => dout[3].ACLR
rstn_i => dout[4].ACLR
rstn_i => dout[5].ACLR
rstn_i => dout[6].ACLR
rstn_i => dout[7].ACLR
rstn_i => dout[8].ACLR
rstn_i => dout[9].ACLR
rstn_i => dout[10].ACLR
rstn_i => dout[11].ACLR
rstn_i => dout[12].ACLR
rstn_i => dout[13].ACLR
rstn_i => dout[14].ACLR
rstn_i => dout[15].ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.we => ack.IN1
bus_req_i.we => dout[15].ENA
bus_req_i.we => dout[14].ENA
bus_req_i.we => dout[13].ENA
bus_req_i.we => dout[12].ENA
bus_req_i.we => dout[11].ENA
bus_req_i.we => dout[10].ENA
bus_req_i.we => dout[9].ENA
bus_req_i.we => dout[8].ENA
bus_req_i.we => dout[7].ENA
bus_req_i.we => dout[6].ENA
bus_req_i.we => dout[5].ENA
bus_req_i.we => dout[4].ENA
bus_req_i.we => dout[3].ENA
bus_req_i.we => dout[2].ENA
bus_req_i.we => dout[1].ENA
bus_req_i.we => dout[0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => dout.DATAB
bus_req_i.data[1] => dout.DATAB
bus_req_i.data[2] => dout.DATAB
bus_req_i.data[3] => dout.DATAB
bus_req_i.data[4] => dout.DATAB
bus_req_i.data[5] => dout.DATAB
bus_req_i.data[6] => dout.DATAB
bus_req_i.data[7] => dout.DATAB
bus_req_i.data[8] => dout.DATAB
bus_req_i.data[9] => dout.DATAB
bus_req_i.data[10] => dout.DATAB
bus_req_i.data[11] => dout.DATAB
bus_req_i.data[12] => dout.DATAB
bus_req_i.data[13] => dout.DATAB
bus_req_i.data[14] => dout.DATAB
bus_req_i.data[15] => dout.DATAB
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ~NO_FANOUT~
bus_req_i.data[23] => ~NO_FANOUT~
bus_req_i.data[24] => ~NO_FANOUT~
bus_req_i.data[25] => ~NO_FANOUT~
bus_req_i.data[26] => ~NO_FANOUT~
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN3
bus_req_i.addr[2] => Mux1.IN3
bus_req_i.addr[2] => Mux2.IN3
bus_req_i.addr[2] => Mux3.IN3
bus_req_i.addr[2] => Mux4.IN3
bus_req_i.addr[2] => Mux5.IN3
bus_req_i.addr[2] => Mux6.IN3
bus_req_i.addr[2] => Mux7.IN3
bus_req_i.addr[2] => Mux8.IN3
bus_req_i.addr[2] => Mux9.IN3
bus_req_i.addr[2] => Mux10.IN3
bus_req_i.addr[2] => Mux11.IN3
bus_req_i.addr[2] => Mux12.IN3
bus_req_i.addr[2] => Mux13.IN3
bus_req_i.addr[2] => Mux14.IN3
bus_req_i.addr[2] => Mux15.IN3
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[3] => Mux0.IN2
bus_req_i.addr[3] => Mux1.IN2
bus_req_i.addr[3] => Mux2.IN2
bus_req_i.addr[3] => Mux3.IN2
bus_req_i.addr[3] => Mux4.IN2
bus_req_i.addr[3] => Mux5.IN2
bus_req_i.addr[3] => Mux6.IN2
bus_req_i.addr[3] => Mux7.IN2
bus_req_i.addr[3] => Mux8.IN2
bus_req_i.addr[3] => Mux9.IN2
bus_req_i.addr[3] => Mux10.IN2
bus_req_i.addr[3] => Mux11.IN2
bus_req_i.addr[3] => Mux12.IN2
bus_req_i.addr[3] => Mux13.IN2
bus_req_i.addr[3] => Mux14.IN2
bus_req_i.addr[3] => Mux15.IN2
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[16] <= <GND>
gpio_o[17] <= <GND>
gpio_o[18] <= <GND>
gpio_o[19] <= <GND>
gpio_o[20] <= <GND>
gpio_o[21] <= <GND>
gpio_o[22] <= <GND>
gpio_o[23] <= <GND>
gpio_o[24] <= <GND>
gpio_o[25] <= <GND>
gpio_o[26] <= <GND>
gpio_o[27] <= <GND>
gpio_o[28] <= <GND>
gpio_o[29] <= <GND>
gpio_o[30] <= <GND>
gpio_o[31] <= <GND>
gpio_o[32] <= <GND>
gpio_o[33] <= <GND>
gpio_o[34] <= <GND>
gpio_o[35] <= <GND>
gpio_o[36] <= <GND>
gpio_o[37] <= <GND>
gpio_o[38] <= <GND>
gpio_o[39] <= <GND>
gpio_o[40] <= <GND>
gpio_o[41] <= <GND>
gpio_o[42] <= <GND>
gpio_o[43] <= <GND>
gpio_o[44] <= <GND>
gpio_o[45] <= <GND>
gpio_o[46] <= <GND>
gpio_o[47] <= <GND>
gpio_o[48] <= <GND>
gpio_o[49] <= <GND>
gpio_o[50] <= <GND>
gpio_o[51] <= <GND>
gpio_o[52] <= <GND>
gpio_o[53] <= <GND>
gpio_o[54] <= <GND>
gpio_o[55] <= <GND>
gpio_o[56] <= <GND>
gpio_o[57] <= <GND>
gpio_o[58] <= <GND>
gpio_o[59] <= <GND>
gpio_o[60] <= <GND>
gpio_o[61] <= <GND>
gpio_o[62] <= <GND>
gpio_o[63] <= <GND>
gpio_i[0] => din[0].DATAIN
gpio_i[1] => din[1].DATAIN
gpio_i[2] => din[2].DATAIN
gpio_i[3] => din[3].DATAIN
gpio_i[4] => din[4].DATAIN
gpio_i[5] => din[5].DATAIN
gpio_i[6] => din[6].DATAIN
gpio_i[7] => din[7].DATAIN
gpio_i[8] => din[8].DATAIN
gpio_i[9] => din[9].DATAIN
gpio_i[10] => din[10].DATAIN
gpio_i[11] => din[11].DATAIN
gpio_i[12] => din[12].DATAIN
gpio_i[13] => din[13].DATAIN
gpio_i[14] => din[14].DATAIN
gpio_i[15] => din[15].DATAIN
gpio_i[16] => ~NO_FANOUT~
gpio_i[17] => ~NO_FANOUT~
gpio_i[18] => ~NO_FANOUT~
gpio_i[19] => ~NO_FANOUT~
gpio_i[20] => ~NO_FANOUT~
gpio_i[21] => ~NO_FANOUT~
gpio_i[22] => ~NO_FANOUT~
gpio_i[23] => ~NO_FANOUT~
gpio_i[24] => ~NO_FANOUT~
gpio_i[25] => ~NO_FANOUT~
gpio_i[26] => ~NO_FANOUT~
gpio_i[27] => ~NO_FANOUT~
gpio_i[28] => ~NO_FANOUT~
gpio_i[29] => ~NO_FANOUT~
gpio_i[30] => ~NO_FANOUT~
gpio_i[31] => ~NO_FANOUT~
gpio_i[32] => ~NO_FANOUT~
gpio_i[33] => ~NO_FANOUT~
gpio_i[34] => ~NO_FANOUT~
gpio_i[35] => ~NO_FANOUT~
gpio_i[36] => ~NO_FANOUT~
gpio_i[37] => ~NO_FANOUT~
gpio_i[38] => ~NO_FANOUT~
gpio_i[39] => ~NO_FANOUT~
gpio_i[40] => ~NO_FANOUT~
gpio_i[41] => ~NO_FANOUT~
gpio_i[42] => ~NO_FANOUT~
gpio_i[43] => ~NO_FANOUT~
gpio_i[44] => ~NO_FANOUT~
gpio_i[45] => ~NO_FANOUT~
gpio_i[46] => ~NO_FANOUT~
gpio_i[47] => ~NO_FANOUT~
gpio_i[48] => ~NO_FANOUT~
gpio_i[49] => ~NO_FANOUT~
gpio_i[50] => ~NO_FANOUT~
gpio_i[51] => ~NO_FANOUT~
gpio_i[52] => ~NO_FANOUT~
gpio_i[53] => ~NO_FANOUT~
gpio_i[54] => ~NO_FANOUT~
gpio_i[55] => ~NO_FANOUT~
gpio_i[56] => ~NO_FANOUT~
gpio_i[57] => ~NO_FANOUT~
gpio_i[58] => ~NO_FANOUT~
gpio_i[59] => ~NO_FANOUT~
gpio_i[60] => ~NO_FANOUT~
gpio_i[61] => ~NO_FANOUT~
gpio_i[62] => ~NO_FANOUT~
gpio_i[63] => ~NO_FANOUT~


|top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst
clk_i => irq_o~reg0.CLK
clk_i => cmp_lo_ge_ff.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => mtime_hi[0].CLK
clk_i => mtime_hi[1].CLK
clk_i => mtime_hi[2].CLK
clk_i => mtime_hi[3].CLK
clk_i => mtime_hi[4].CLK
clk_i => mtime_hi[5].CLK
clk_i => mtime_hi[6].CLK
clk_i => mtime_hi[7].CLK
clk_i => mtime_hi[8].CLK
clk_i => mtime_hi[9].CLK
clk_i => mtime_hi[10].CLK
clk_i => mtime_hi[11].CLK
clk_i => mtime_hi[12].CLK
clk_i => mtime_hi[13].CLK
clk_i => mtime_hi[14].CLK
clk_i => mtime_hi[15].CLK
clk_i => mtime_hi[16].CLK
clk_i => mtime_hi[17].CLK
clk_i => mtime_hi[18].CLK
clk_i => mtime_hi[19].CLK
clk_i => mtime_hi[20].CLK
clk_i => mtime_hi[21].CLK
clk_i => mtime_hi[22].CLK
clk_i => mtime_hi[23].CLK
clk_i => mtime_hi[24].CLK
clk_i => mtime_hi[25].CLK
clk_i => mtime_hi[26].CLK
clk_i => mtime_hi[27].CLK
clk_i => mtime_hi[28].CLK
clk_i => mtime_hi[29].CLK
clk_i => mtime_hi[30].CLK
clk_i => mtime_hi[31].CLK
clk_i => mtime_lo_ovfl[0].CLK
clk_i => mtime_lo[0].CLK
clk_i => mtime_lo[1].CLK
clk_i => mtime_lo[2].CLK
clk_i => mtime_lo[3].CLK
clk_i => mtime_lo[4].CLK
clk_i => mtime_lo[5].CLK
clk_i => mtime_lo[6].CLK
clk_i => mtime_lo[7].CLK
clk_i => mtime_lo[8].CLK
clk_i => mtime_lo[9].CLK
clk_i => mtime_lo[10].CLK
clk_i => mtime_lo[11].CLK
clk_i => mtime_lo[12].CLK
clk_i => mtime_lo[13].CLK
clk_i => mtime_lo[14].CLK
clk_i => mtime_lo[15].CLK
clk_i => mtime_lo[16].CLK
clk_i => mtime_lo[17].CLK
clk_i => mtime_lo[18].CLK
clk_i => mtime_lo[19].CLK
clk_i => mtime_lo[20].CLK
clk_i => mtime_lo[21].CLK
clk_i => mtime_lo[22].CLK
clk_i => mtime_lo[23].CLK
clk_i => mtime_lo[24].CLK
clk_i => mtime_lo[25].CLK
clk_i => mtime_lo[26].CLK
clk_i => mtime_lo[27].CLK
clk_i => mtime_lo[28].CLK
clk_i => mtime_lo[29].CLK
clk_i => mtime_lo[30].CLK
clk_i => mtime_lo[31].CLK
clk_i => mtime_hi_we.CLK
clk_i => mtime_lo_we.CLK
clk_i => mtimecmp_hi[0].CLK
clk_i => mtimecmp_hi[1].CLK
clk_i => mtimecmp_hi[2].CLK
clk_i => mtimecmp_hi[3].CLK
clk_i => mtimecmp_hi[4].CLK
clk_i => mtimecmp_hi[5].CLK
clk_i => mtimecmp_hi[6].CLK
clk_i => mtimecmp_hi[7].CLK
clk_i => mtimecmp_hi[8].CLK
clk_i => mtimecmp_hi[9].CLK
clk_i => mtimecmp_hi[10].CLK
clk_i => mtimecmp_hi[11].CLK
clk_i => mtimecmp_hi[12].CLK
clk_i => mtimecmp_hi[13].CLK
clk_i => mtimecmp_hi[14].CLK
clk_i => mtimecmp_hi[15].CLK
clk_i => mtimecmp_hi[16].CLK
clk_i => mtimecmp_hi[17].CLK
clk_i => mtimecmp_hi[18].CLK
clk_i => mtimecmp_hi[19].CLK
clk_i => mtimecmp_hi[20].CLK
clk_i => mtimecmp_hi[21].CLK
clk_i => mtimecmp_hi[22].CLK
clk_i => mtimecmp_hi[23].CLK
clk_i => mtimecmp_hi[24].CLK
clk_i => mtimecmp_hi[25].CLK
clk_i => mtimecmp_hi[26].CLK
clk_i => mtimecmp_hi[27].CLK
clk_i => mtimecmp_hi[28].CLK
clk_i => mtimecmp_hi[29].CLK
clk_i => mtimecmp_hi[30].CLK
clk_i => mtimecmp_hi[31].CLK
clk_i => mtimecmp_lo[0].CLK
clk_i => mtimecmp_lo[1].CLK
clk_i => mtimecmp_lo[2].CLK
clk_i => mtimecmp_lo[3].CLK
clk_i => mtimecmp_lo[4].CLK
clk_i => mtimecmp_lo[5].CLK
clk_i => mtimecmp_lo[6].CLK
clk_i => mtimecmp_lo[7].CLK
clk_i => mtimecmp_lo[8].CLK
clk_i => mtimecmp_lo[9].CLK
clk_i => mtimecmp_lo[10].CLK
clk_i => mtimecmp_lo[11].CLK
clk_i => mtimecmp_lo[12].CLK
clk_i => mtimecmp_lo[13].CLK
clk_i => mtimecmp_lo[14].CLK
clk_i => mtimecmp_lo[15].CLK
clk_i => mtimecmp_lo[16].CLK
clk_i => mtimecmp_lo[17].CLK
clk_i => mtimecmp_lo[18].CLK
clk_i => mtimecmp_lo[19].CLK
clk_i => mtimecmp_lo[20].CLK
clk_i => mtimecmp_lo[21].CLK
clk_i => mtimecmp_lo[22].CLK
clk_i => mtimecmp_lo[23].CLK
clk_i => mtimecmp_lo[24].CLK
clk_i => mtimecmp_lo[25].CLK
clk_i => mtimecmp_lo[26].CLK
clk_i => mtimecmp_lo[27].CLK
clk_i => mtimecmp_lo[28].CLK
clk_i => mtimecmp_lo[29].CLK
clk_i => mtimecmp_lo[30].CLK
clk_i => mtimecmp_lo[31].CLK
rstn_i => mtime_hi[0].ACLR
rstn_i => mtime_hi[1].ACLR
rstn_i => mtime_hi[2].ACLR
rstn_i => mtime_hi[3].ACLR
rstn_i => mtime_hi[4].ACLR
rstn_i => mtime_hi[5].ACLR
rstn_i => mtime_hi[6].ACLR
rstn_i => mtime_hi[7].ACLR
rstn_i => mtime_hi[8].ACLR
rstn_i => mtime_hi[9].ACLR
rstn_i => mtime_hi[10].ACLR
rstn_i => mtime_hi[11].ACLR
rstn_i => mtime_hi[12].ACLR
rstn_i => mtime_hi[13].ACLR
rstn_i => mtime_hi[14].ACLR
rstn_i => mtime_hi[15].ACLR
rstn_i => mtime_hi[16].ACLR
rstn_i => mtime_hi[17].ACLR
rstn_i => mtime_hi[18].ACLR
rstn_i => mtime_hi[19].ACLR
rstn_i => mtime_hi[20].ACLR
rstn_i => mtime_hi[21].ACLR
rstn_i => mtime_hi[22].ACLR
rstn_i => mtime_hi[23].ACLR
rstn_i => mtime_hi[24].ACLR
rstn_i => mtime_hi[25].ACLR
rstn_i => mtime_hi[26].ACLR
rstn_i => mtime_hi[27].ACLR
rstn_i => mtime_hi[28].ACLR
rstn_i => mtime_hi[29].ACLR
rstn_i => mtime_hi[30].ACLR
rstn_i => mtime_hi[31].ACLR
rstn_i => mtime_lo_ovfl[0].ACLR
rstn_i => mtime_lo[0].ACLR
rstn_i => mtime_lo[1].ACLR
rstn_i => mtime_lo[2].ACLR
rstn_i => mtime_lo[3].ACLR
rstn_i => mtime_lo[4].ACLR
rstn_i => mtime_lo[5].ACLR
rstn_i => mtime_lo[6].ACLR
rstn_i => mtime_lo[7].ACLR
rstn_i => mtime_lo[8].ACLR
rstn_i => mtime_lo[9].ACLR
rstn_i => mtime_lo[10].ACLR
rstn_i => mtime_lo[11].ACLR
rstn_i => mtime_lo[12].ACLR
rstn_i => mtime_lo[13].ACLR
rstn_i => mtime_lo[14].ACLR
rstn_i => mtime_lo[15].ACLR
rstn_i => mtime_lo[16].ACLR
rstn_i => mtime_lo[17].ACLR
rstn_i => mtime_lo[18].ACLR
rstn_i => mtime_lo[19].ACLR
rstn_i => mtime_lo[20].ACLR
rstn_i => mtime_lo[21].ACLR
rstn_i => mtime_lo[22].ACLR
rstn_i => mtime_lo[23].ACLR
rstn_i => mtime_lo[24].ACLR
rstn_i => mtime_lo[25].ACLR
rstn_i => mtime_lo[26].ACLR
rstn_i => mtime_lo[27].ACLR
rstn_i => mtime_lo[28].ACLR
rstn_i => mtime_lo[29].ACLR
rstn_i => mtime_lo[30].ACLR
rstn_i => mtime_lo[31].ACLR
rstn_i => mtime_hi_we.ACLR
rstn_i => mtime_lo_we.ACLR
rstn_i => mtimecmp_hi[0].ACLR
rstn_i => mtimecmp_hi[1].ACLR
rstn_i => mtimecmp_hi[2].ACLR
rstn_i => mtimecmp_hi[3].ACLR
rstn_i => mtimecmp_hi[4].ACLR
rstn_i => mtimecmp_hi[5].ACLR
rstn_i => mtimecmp_hi[6].ACLR
rstn_i => mtimecmp_hi[7].ACLR
rstn_i => mtimecmp_hi[8].ACLR
rstn_i => mtimecmp_hi[9].ACLR
rstn_i => mtimecmp_hi[10].ACLR
rstn_i => mtimecmp_hi[11].ACLR
rstn_i => mtimecmp_hi[12].ACLR
rstn_i => mtimecmp_hi[13].ACLR
rstn_i => mtimecmp_hi[14].ACLR
rstn_i => mtimecmp_hi[15].ACLR
rstn_i => mtimecmp_hi[16].ACLR
rstn_i => mtimecmp_hi[17].ACLR
rstn_i => mtimecmp_hi[18].ACLR
rstn_i => mtimecmp_hi[19].ACLR
rstn_i => mtimecmp_hi[20].ACLR
rstn_i => mtimecmp_hi[21].ACLR
rstn_i => mtimecmp_hi[22].ACLR
rstn_i => mtimecmp_hi[23].ACLR
rstn_i => mtimecmp_hi[24].ACLR
rstn_i => mtimecmp_hi[25].ACLR
rstn_i => mtimecmp_hi[26].ACLR
rstn_i => mtimecmp_hi[27].ACLR
rstn_i => mtimecmp_hi[28].ACLR
rstn_i => mtimecmp_hi[29].ACLR
rstn_i => mtimecmp_hi[30].ACLR
rstn_i => mtimecmp_hi[31].ACLR
rstn_i => mtimecmp_lo[0].ACLR
rstn_i => mtimecmp_lo[1].ACLR
rstn_i => mtimecmp_lo[2].ACLR
rstn_i => mtimecmp_lo[3].ACLR
rstn_i => mtimecmp_lo[4].ACLR
rstn_i => mtimecmp_lo[5].ACLR
rstn_i => mtimecmp_lo[6].ACLR
rstn_i => mtimecmp_lo[7].ACLR
rstn_i => mtimecmp_lo[8].ACLR
rstn_i => mtimecmp_lo[9].ACLR
rstn_i => mtimecmp_lo[10].ACLR
rstn_i => mtimecmp_lo[11].ACLR
rstn_i => mtimecmp_lo[12].ACLR
rstn_i => mtimecmp_lo[13].ACLR
rstn_i => mtimecmp_lo[14].ACLR
rstn_i => mtimecmp_lo[15].ACLR
rstn_i => mtimecmp_lo[16].ACLR
rstn_i => mtimecmp_lo[17].ACLR
rstn_i => mtimecmp_lo[18].ACLR
rstn_i => mtimecmp_lo[19].ACLR
rstn_i => mtimecmp_lo[20].ACLR
rstn_i => mtimecmp_lo[21].ACLR
rstn_i => mtimecmp_lo[22].ACLR
rstn_i => mtimecmp_lo[23].ACLR
rstn_i => mtimecmp_lo[24].ACLR
rstn_i => mtimecmp_lo[25].ACLR
rstn_i => mtimecmp_lo[26].ACLR
rstn_i => mtimecmp_lo[27].ACLR
rstn_i => mtimecmp_lo[28].ACLR
rstn_i => mtimecmp_lo[29].ACLR
rstn_i => mtimecmp_lo[30].ACLR
rstn_i => mtimecmp_lo[31].ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.we => write_access.IN1
bus_req_i.we => write_access.IN1
bus_req_i.we => ack.IN1
bus_req_i.we => mtimecmp_lo[31].ENA
bus_req_i.we => mtimecmp_lo[30].ENA
bus_req_i.we => mtimecmp_lo[29].ENA
bus_req_i.we => mtimecmp_lo[28].ENA
bus_req_i.we => mtimecmp_lo[27].ENA
bus_req_i.we => mtimecmp_lo[26].ENA
bus_req_i.we => mtimecmp_lo[25].ENA
bus_req_i.we => mtimecmp_lo[24].ENA
bus_req_i.we => mtimecmp_lo[23].ENA
bus_req_i.we => mtimecmp_lo[22].ENA
bus_req_i.we => mtimecmp_lo[21].ENA
bus_req_i.we => mtimecmp_lo[20].ENA
bus_req_i.we => mtimecmp_lo[19].ENA
bus_req_i.we => mtimecmp_lo[18].ENA
bus_req_i.we => mtimecmp_lo[17].ENA
bus_req_i.we => mtimecmp_lo[16].ENA
bus_req_i.we => mtimecmp_lo[15].ENA
bus_req_i.we => mtimecmp_lo[14].ENA
bus_req_i.we => mtimecmp_lo[13].ENA
bus_req_i.we => mtimecmp_lo[12].ENA
bus_req_i.we => mtimecmp_lo[11].ENA
bus_req_i.we => mtimecmp_lo[10].ENA
bus_req_i.we => mtimecmp_lo[9].ENA
bus_req_i.we => mtimecmp_lo[8].ENA
bus_req_i.we => mtimecmp_lo[7].ENA
bus_req_i.we => mtimecmp_lo[6].ENA
bus_req_i.we => mtimecmp_lo[5].ENA
bus_req_i.we => mtimecmp_lo[4].ENA
bus_req_i.we => mtimecmp_lo[3].ENA
bus_req_i.we => mtimecmp_lo[2].ENA
bus_req_i.we => mtimecmp_lo[1].ENA
bus_req_i.we => mtimecmp_lo[0].ENA
bus_req_i.we => mtimecmp_hi[31].ENA
bus_req_i.we => mtimecmp_hi[30].ENA
bus_req_i.we => mtimecmp_hi[29].ENA
bus_req_i.we => mtimecmp_hi[28].ENA
bus_req_i.we => mtimecmp_hi[27].ENA
bus_req_i.we => mtimecmp_hi[26].ENA
bus_req_i.we => mtimecmp_hi[25].ENA
bus_req_i.we => mtimecmp_hi[24].ENA
bus_req_i.we => mtimecmp_hi[23].ENA
bus_req_i.we => mtimecmp_hi[22].ENA
bus_req_i.we => mtimecmp_hi[21].ENA
bus_req_i.we => mtimecmp_hi[20].ENA
bus_req_i.we => mtimecmp_hi[19].ENA
bus_req_i.we => mtimecmp_hi[18].ENA
bus_req_i.we => mtimecmp_hi[17].ENA
bus_req_i.we => mtimecmp_hi[16].ENA
bus_req_i.we => mtimecmp_hi[15].ENA
bus_req_i.we => mtimecmp_hi[14].ENA
bus_req_i.we => mtimecmp_hi[13].ENA
bus_req_i.we => mtimecmp_hi[12].ENA
bus_req_i.we => mtimecmp_hi[11].ENA
bus_req_i.we => mtimecmp_hi[10].ENA
bus_req_i.we => mtimecmp_hi[9].ENA
bus_req_i.we => mtimecmp_hi[8].ENA
bus_req_i.we => mtimecmp_hi[7].ENA
bus_req_i.we => mtimecmp_hi[6].ENA
bus_req_i.we => mtimecmp_hi[5].ENA
bus_req_i.we => mtimecmp_hi[4].ENA
bus_req_i.we => mtimecmp_hi[3].ENA
bus_req_i.we => mtimecmp_hi[2].ENA
bus_req_i.we => mtimecmp_hi[1].ENA
bus_req_i.we => mtimecmp_hi[0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => mtimecmp_lo.DATAB
bus_req_i.data[0] => mtimecmp_hi.DATAB
bus_req_i.data[0] => mtime_lo.DATAB
bus_req_i.data[0] => mtime_hi.DATAB
bus_req_i.data[1] => mtimecmp_lo.DATAB
bus_req_i.data[1] => mtimecmp_hi.DATAB
bus_req_i.data[1] => mtime_lo.DATAB
bus_req_i.data[1] => mtime_hi.DATAB
bus_req_i.data[2] => mtimecmp_lo.DATAB
bus_req_i.data[2] => mtimecmp_hi.DATAB
bus_req_i.data[2] => mtime_lo.DATAB
bus_req_i.data[2] => mtime_hi.DATAB
bus_req_i.data[3] => mtimecmp_lo.DATAB
bus_req_i.data[3] => mtimecmp_hi.DATAB
bus_req_i.data[3] => mtime_lo.DATAB
bus_req_i.data[3] => mtime_hi.DATAB
bus_req_i.data[4] => mtimecmp_lo.DATAB
bus_req_i.data[4] => mtimecmp_hi.DATAB
bus_req_i.data[4] => mtime_lo.DATAB
bus_req_i.data[4] => mtime_hi.DATAB
bus_req_i.data[5] => mtimecmp_lo.DATAB
bus_req_i.data[5] => mtimecmp_hi.DATAB
bus_req_i.data[5] => mtime_lo.DATAB
bus_req_i.data[5] => mtime_hi.DATAB
bus_req_i.data[6] => mtimecmp_lo.DATAB
bus_req_i.data[6] => mtimecmp_hi.DATAB
bus_req_i.data[6] => mtime_lo.DATAB
bus_req_i.data[6] => mtime_hi.DATAB
bus_req_i.data[7] => mtimecmp_lo.DATAB
bus_req_i.data[7] => mtimecmp_hi.DATAB
bus_req_i.data[7] => mtime_lo.DATAB
bus_req_i.data[7] => mtime_hi.DATAB
bus_req_i.data[8] => mtimecmp_lo.DATAB
bus_req_i.data[8] => mtimecmp_hi.DATAB
bus_req_i.data[8] => mtime_lo.DATAB
bus_req_i.data[8] => mtime_hi.DATAB
bus_req_i.data[9] => mtimecmp_lo.DATAB
bus_req_i.data[9] => mtimecmp_hi.DATAB
bus_req_i.data[9] => mtime_lo.DATAB
bus_req_i.data[9] => mtime_hi.DATAB
bus_req_i.data[10] => mtimecmp_lo.DATAB
bus_req_i.data[10] => mtimecmp_hi.DATAB
bus_req_i.data[10] => mtime_lo.DATAB
bus_req_i.data[10] => mtime_hi.DATAB
bus_req_i.data[11] => mtimecmp_lo.DATAB
bus_req_i.data[11] => mtimecmp_hi.DATAB
bus_req_i.data[11] => mtime_lo.DATAB
bus_req_i.data[11] => mtime_hi.DATAB
bus_req_i.data[12] => mtimecmp_lo.DATAB
bus_req_i.data[12] => mtimecmp_hi.DATAB
bus_req_i.data[12] => mtime_lo.DATAB
bus_req_i.data[12] => mtime_hi.DATAB
bus_req_i.data[13] => mtimecmp_lo.DATAB
bus_req_i.data[13] => mtimecmp_hi.DATAB
bus_req_i.data[13] => mtime_lo.DATAB
bus_req_i.data[13] => mtime_hi.DATAB
bus_req_i.data[14] => mtimecmp_lo.DATAB
bus_req_i.data[14] => mtimecmp_hi.DATAB
bus_req_i.data[14] => mtime_lo.DATAB
bus_req_i.data[14] => mtime_hi.DATAB
bus_req_i.data[15] => mtimecmp_lo.DATAB
bus_req_i.data[15] => mtimecmp_hi.DATAB
bus_req_i.data[15] => mtime_lo.DATAB
bus_req_i.data[15] => mtime_hi.DATAB
bus_req_i.data[16] => mtimecmp_lo.DATAB
bus_req_i.data[16] => mtimecmp_hi.DATAB
bus_req_i.data[16] => mtime_lo.DATAB
bus_req_i.data[16] => mtime_hi.DATAB
bus_req_i.data[17] => mtimecmp_lo.DATAB
bus_req_i.data[17] => mtimecmp_hi.DATAB
bus_req_i.data[17] => mtime_lo.DATAB
bus_req_i.data[17] => mtime_hi.DATAB
bus_req_i.data[18] => mtimecmp_lo.DATAB
bus_req_i.data[18] => mtimecmp_hi.DATAB
bus_req_i.data[18] => mtime_lo.DATAB
bus_req_i.data[18] => mtime_hi.DATAB
bus_req_i.data[19] => mtimecmp_lo.DATAB
bus_req_i.data[19] => mtimecmp_hi.DATAB
bus_req_i.data[19] => mtime_lo.DATAB
bus_req_i.data[19] => mtime_hi.DATAB
bus_req_i.data[20] => mtimecmp_lo.DATAB
bus_req_i.data[20] => mtimecmp_hi.DATAB
bus_req_i.data[20] => mtime_lo.DATAB
bus_req_i.data[20] => mtime_hi.DATAB
bus_req_i.data[21] => mtimecmp_lo.DATAB
bus_req_i.data[21] => mtimecmp_hi.DATAB
bus_req_i.data[21] => mtime_lo.DATAB
bus_req_i.data[21] => mtime_hi.DATAB
bus_req_i.data[22] => mtimecmp_lo.DATAB
bus_req_i.data[22] => mtimecmp_hi.DATAB
bus_req_i.data[22] => mtime_lo.DATAB
bus_req_i.data[22] => mtime_hi.DATAB
bus_req_i.data[23] => mtimecmp_lo.DATAB
bus_req_i.data[23] => mtimecmp_hi.DATAB
bus_req_i.data[23] => mtime_lo.DATAB
bus_req_i.data[23] => mtime_hi.DATAB
bus_req_i.data[24] => mtimecmp_lo.DATAB
bus_req_i.data[24] => mtimecmp_hi.DATAB
bus_req_i.data[24] => mtime_lo.DATAB
bus_req_i.data[24] => mtime_hi.DATAB
bus_req_i.data[25] => mtimecmp_lo.DATAB
bus_req_i.data[25] => mtimecmp_hi.DATAB
bus_req_i.data[25] => mtime_lo.DATAB
bus_req_i.data[25] => mtime_hi.DATAB
bus_req_i.data[26] => mtimecmp_lo.DATAB
bus_req_i.data[26] => mtimecmp_hi.DATAB
bus_req_i.data[26] => mtime_lo.DATAB
bus_req_i.data[26] => mtime_hi.DATAB
bus_req_i.data[27] => mtimecmp_lo.DATAB
bus_req_i.data[27] => mtimecmp_hi.DATAB
bus_req_i.data[27] => mtime_lo.DATAB
bus_req_i.data[27] => mtime_hi.DATAB
bus_req_i.data[28] => mtimecmp_lo.DATAB
bus_req_i.data[28] => mtimecmp_hi.DATAB
bus_req_i.data[28] => mtime_lo.DATAB
bus_req_i.data[28] => mtime_hi.DATAB
bus_req_i.data[29] => mtimecmp_lo.DATAB
bus_req_i.data[29] => mtimecmp_hi.DATAB
bus_req_i.data[29] => mtime_lo.DATAB
bus_req_i.data[29] => mtime_hi.DATAB
bus_req_i.data[30] => mtimecmp_lo.DATAB
bus_req_i.data[30] => mtimecmp_hi.DATAB
bus_req_i.data[30] => mtime_lo.DATAB
bus_req_i.data[30] => mtime_hi.DATAB
bus_req_i.data[31] => mtimecmp_lo.DATAB
bus_req_i.data[31] => mtimecmp_hi.DATAB
bus_req_i.data[31] => mtime_lo.DATAB
bus_req_i.data[31] => mtime_hi.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN1
bus_req_i.addr[2] => Mux1.IN1
bus_req_i.addr[2] => Mux2.IN1
bus_req_i.addr[2] => Mux3.IN1
bus_req_i.addr[2] => Mux4.IN1
bus_req_i.addr[2] => Mux5.IN1
bus_req_i.addr[2] => Mux6.IN1
bus_req_i.addr[2] => Mux7.IN1
bus_req_i.addr[2] => Mux8.IN1
bus_req_i.addr[2] => Mux9.IN1
bus_req_i.addr[2] => Mux10.IN1
bus_req_i.addr[2] => Mux11.IN1
bus_req_i.addr[2] => Mux12.IN1
bus_req_i.addr[2] => Mux13.IN1
bus_req_i.addr[2] => Mux14.IN1
bus_req_i.addr[2] => Mux15.IN1
bus_req_i.addr[2] => Mux16.IN1
bus_req_i.addr[2] => Mux17.IN1
bus_req_i.addr[2] => Mux18.IN1
bus_req_i.addr[2] => Mux19.IN1
bus_req_i.addr[2] => Mux20.IN1
bus_req_i.addr[2] => Mux21.IN1
bus_req_i.addr[2] => Mux22.IN1
bus_req_i.addr[2] => Mux23.IN1
bus_req_i.addr[2] => Mux24.IN1
bus_req_i.addr[2] => Mux25.IN1
bus_req_i.addr[2] => Mux26.IN1
bus_req_i.addr[2] => Mux27.IN1
bus_req_i.addr[2] => Mux28.IN1
bus_req_i.addr[2] => Mux29.IN1
bus_req_i.addr[2] => Mux30.IN1
bus_req_i.addr[2] => Mux31.IN1
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[2] => Equal1.IN1
bus_req_i.addr[2] => Equal2.IN1
bus_req_i.addr[2] => Equal3.IN0
bus_req_i.addr[3] => Mux0.IN0
bus_req_i.addr[3] => Mux1.IN0
bus_req_i.addr[3] => Mux2.IN0
bus_req_i.addr[3] => Mux3.IN0
bus_req_i.addr[3] => Mux4.IN0
bus_req_i.addr[3] => Mux5.IN0
bus_req_i.addr[3] => Mux6.IN0
bus_req_i.addr[3] => Mux7.IN0
bus_req_i.addr[3] => Mux8.IN0
bus_req_i.addr[3] => Mux9.IN0
bus_req_i.addr[3] => Mux10.IN0
bus_req_i.addr[3] => Mux11.IN0
bus_req_i.addr[3] => Mux12.IN0
bus_req_i.addr[3] => Mux13.IN0
bus_req_i.addr[3] => Mux14.IN0
bus_req_i.addr[3] => Mux15.IN0
bus_req_i.addr[3] => Mux16.IN0
bus_req_i.addr[3] => Mux17.IN0
bus_req_i.addr[3] => Mux18.IN0
bus_req_i.addr[3] => Mux19.IN0
bus_req_i.addr[3] => Mux20.IN0
bus_req_i.addr[3] => Mux21.IN0
bus_req_i.addr[3] => Mux22.IN0
bus_req_i.addr[3] => Mux23.IN0
bus_req_i.addr[3] => Mux24.IN0
bus_req_i.addr[3] => Mux25.IN0
bus_req_i.addr[3] => Mux26.IN0
bus_req_i.addr[3] => Mux27.IN0
bus_req_i.addr[3] => Mux28.IN0
bus_req_i.addr[3] => Mux29.IN0
bus_req_i.addr[3] => Mux30.IN0
bus_req_i.addr[3] => Mux31.IN0
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[3] => Equal1.IN0
bus_req_i.addr[3] => Equal2.IN0
bus_req_i.addr[3] => Equal3.IN1
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_o <= irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
clk_i => neorv32_fifo:tx_engine_fifo_inst.clk_i
clk_i => uart_rts_o~reg0.CLK
clk_i => rx_engine.over.CLK
clk_i => rx_engine.sync[0].CLK
clk_i => rx_engine.sync[1].CLK
clk_i => rx_engine.sync[2].CLK
clk_i => rx_engine.done.CLK
clk_i => rx_engine.baudcnt[0].CLK
clk_i => rx_engine.baudcnt[1].CLK
clk_i => rx_engine.baudcnt[2].CLK
clk_i => rx_engine.baudcnt[3].CLK
clk_i => rx_engine.baudcnt[4].CLK
clk_i => rx_engine.baudcnt[5].CLK
clk_i => rx_engine.baudcnt[6].CLK
clk_i => rx_engine.baudcnt[7].CLK
clk_i => rx_engine.baudcnt[8].CLK
clk_i => rx_engine.baudcnt[9].CLK
clk_i => rx_engine.bitcnt[0].CLK
clk_i => rx_engine.bitcnt[1].CLK
clk_i => rx_engine.bitcnt[2].CLK
clk_i => rx_engine.bitcnt[3].CLK
clk_i => rx_engine.sreg[1].CLK
clk_i => rx_engine.sreg[2].CLK
clk_i => rx_engine.sreg[3].CLK
clk_i => rx_engine.sreg[4].CLK
clk_i => rx_engine.sreg[5].CLK
clk_i => rx_engine.sreg[6].CLK
clk_i => rx_engine.sreg[7].CLK
clk_i => rx_engine.sreg[8].CLK
clk_i => rx_engine.sreg[9].CLK
clk_i => rx_engine.state[0].CLK
clk_i => rx_engine.state[1].CLK
clk_i => tx_engine.cts_sync[0].CLK
clk_i => tx_engine.cts_sync[1].CLK
clk_i => tx_engine.baudcnt[0].CLK
clk_i => tx_engine.baudcnt[1].CLK
clk_i => tx_engine.baudcnt[2].CLK
clk_i => tx_engine.baudcnt[3].CLK
clk_i => tx_engine.baudcnt[4].CLK
clk_i => tx_engine.baudcnt[5].CLK
clk_i => tx_engine.baudcnt[6].CLK
clk_i => tx_engine.baudcnt[7].CLK
clk_i => tx_engine.baudcnt[8].CLK
clk_i => tx_engine.baudcnt[9].CLK
clk_i => tx_engine.bitcnt[0].CLK
clk_i => tx_engine.bitcnt[1].CLK
clk_i => tx_engine.bitcnt[2].CLK
clk_i => tx_engine.bitcnt[3].CLK
clk_i => tx_engine.sreg[0].CLK
clk_i => tx_engine.sreg[1].CLK
clk_i => tx_engine.sreg[2].CLK
clk_i => tx_engine.sreg[3].CLK
clk_i => tx_engine.sreg[4].CLK
clk_i => tx_engine.sreg[5].CLK
clk_i => tx_engine.sreg[6].CLK
clk_i => tx_engine.sreg[7].CLK
clk_i => tx_engine.sreg[8].CLK
clk_i => tx_engine.state[0].CLK
clk_i => tx_engine.state[1].CLK
clk_i => tx_engine.state[2].CLK
clk_i => irq_rx_o~reg0.CLK
clk_i => irq_tx_o~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => ctrl.irq_tx_nhalf.CLK
clk_i => ctrl.irq_tx_empty.CLK
clk_i => ctrl.irq_rx_full.CLK
clk_i => ctrl.irq_rx_half.CLK
clk_i => ctrl.irq_rx_nempty.CLK
clk_i => ctrl.baud[0].CLK
clk_i => ctrl.baud[1].CLK
clk_i => ctrl.baud[2].CLK
clk_i => ctrl.baud[3].CLK
clk_i => ctrl.baud[4].CLK
clk_i => ctrl.baud[5].CLK
clk_i => ctrl.baud[6].CLK
clk_i => ctrl.baud[7].CLK
clk_i => ctrl.baud[8].CLK
clk_i => ctrl.baud[9].CLK
clk_i => ctrl.prsc[0].CLK
clk_i => ctrl.prsc[1].CLK
clk_i => ctrl.prsc[2].CLK
clk_i => ctrl.hwfc_en.CLK
clk_i => ctrl.sim_mode.CLK
clk_i => ctrl.enable.CLK
clk_i => neorv32_fifo:rx_engine_fifo_inst.clk_i
rstn_i => neorv32_fifo:tx_engine_fifo_inst.rstn_i
rstn_i => neorv32_fifo:rx_engine_fifo_inst.rstn_i
rstn_i => ctrl.irq_tx_nhalf.ACLR
rstn_i => ctrl.irq_tx_empty.ACLR
rstn_i => ctrl.irq_rx_full.ACLR
rstn_i => ctrl.irq_rx_half.ACLR
rstn_i => ctrl.irq_rx_nempty.ACLR
rstn_i => ctrl.baud[0].ACLR
rstn_i => ctrl.baud[1].ACLR
rstn_i => ctrl.baud[2].ACLR
rstn_i => ctrl.baud[3].ACLR
rstn_i => ctrl.baud[4].ACLR
rstn_i => ctrl.baud[5].ACLR
rstn_i => ctrl.baud[6].ACLR
rstn_i => ctrl.baud[7].ACLR
rstn_i => ctrl.baud[8].ACLR
rstn_i => ctrl.baud[9].ACLR
rstn_i => ctrl.prsc[0].ACLR
rstn_i => ctrl.prsc[1].ACLR
rstn_i => ctrl.prsc[2].ACLR
rstn_i => ctrl.hwfc_en.ACLR
rstn_i => ctrl.sim_mode.ACLR
rstn_i => ctrl.enable.ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => rx_fifo.re.IN0
bus_req_i.re => fifo_overrun.IN0
bus_req_i.we => ack.IN1
bus_req_i.we => tx_fifo.we.IN0
bus_req_i.we => ctrl.enable.ENA
bus_req_i.we => ctrl.sim_mode.ENA
bus_req_i.we => ctrl.hwfc_en.ENA
bus_req_i.we => ctrl.prsc[2].ENA
bus_req_i.we => ctrl.prsc[1].ENA
bus_req_i.we => ctrl.prsc[0].ENA
bus_req_i.we => ctrl.baud[9].ENA
bus_req_i.we => ctrl.baud[8].ENA
bus_req_i.we => ctrl.baud[7].ENA
bus_req_i.we => ctrl.baud[6].ENA
bus_req_i.we => ctrl.baud[5].ENA
bus_req_i.we => ctrl.baud[4].ENA
bus_req_i.we => ctrl.baud[3].ENA
bus_req_i.we => ctrl.baud[2].ENA
bus_req_i.we => ctrl.baud[1].ENA
bus_req_i.we => ctrl.baud[0].ENA
bus_req_i.we => ctrl.irq_rx_nempty.ENA
bus_req_i.we => ctrl.irq_rx_half.ENA
bus_req_i.we => ctrl.irq_rx_full.ENA
bus_req_i.we => ctrl.irq_tx_empty.ENA
bus_req_i.we => ctrl.irq_tx_nhalf.ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[0]
bus_req_i.data[0] => ctrl.DATAB
bus_req_i.data[1] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[1]
bus_req_i.data[1] => ctrl.DATAB
bus_req_i.data[2] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[2]
bus_req_i.data[2] => ctrl.DATAB
bus_req_i.data[3] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[3]
bus_req_i.data[3] => ctrl.DATAB
bus_req_i.data[4] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[4]
bus_req_i.data[4] => ctrl.DATAB
bus_req_i.data[5] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[5]
bus_req_i.data[5] => ctrl.DATAB
bus_req_i.data[6] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[6]
bus_req_i.data[6] => ctrl.DATAB
bus_req_i.data[7] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[7]
bus_req_i.data[7] => ctrl.DATAB
bus_req_i.data[8] => ctrl.DATAB
bus_req_i.data[9] => ctrl.DATAB
bus_req_i.data[10] => ctrl.DATAB
bus_req_i.data[11] => ctrl.DATAB
bus_req_i.data[12] => ctrl.DATAB
bus_req_i.data[13] => ctrl.DATAB
bus_req_i.data[14] => ctrl.DATAB
bus_req_i.data[15] => ctrl.DATAB
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ctrl.DATAB
bus_req_i.data[23] => ctrl.DATAB
bus_req_i.data[24] => ctrl.DATAB
bus_req_i.data[25] => ctrl.DATAB
bus_req_i.data[26] => ctrl.DATAB
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => tx_fifo.we.IN1
bus_req_i.addr[2] => rx_fifo.re.IN1
bus_req_i.addr[2] => fifo_overrun.IN1
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[3] => ~NO_FANOUT~
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl.enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
uart_txd_o <= uart_txd_o.DB_MAX_OUTPUT_PORT_TYPE
uart_rxd_i => rx_engine.sync[2].DATAIN
uart_rts_o <= uart_rts_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_cts_i => tx_engine.cts_sync[0].DATAIN
irq_rx_o <= irq_rx_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_tx_o <= irq_tx_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
clk_i => rdata_o[0]~reg0.CLK
clk_i => rdata_o[1]~reg0.CLK
clk_i => rdata_o[2]~reg0.CLK
clk_i => rdata_o[3]~reg0.CLK
clk_i => rdata_o[4]~reg0.CLK
clk_i => rdata_o[5]~reg0.CLK
clk_i => rdata_o[6]~reg0.CLK
clk_i => rdata_o[7]~reg0.CLK
clk_i => fifo.buf[0].CLK
clk_i => fifo.buf[1].CLK
clk_i => fifo.buf[2].CLK
clk_i => fifo.buf[3].CLK
clk_i => fifo.buf[4].CLK
clk_i => fifo.buf[5].CLK
clk_i => fifo.buf[6].CLK
clk_i => fifo.buf[7].CLK
clk_i => half_o~reg0.CLK
clk_i => avail_o~reg0.CLK
clk_i => free_o~reg0.CLK
clk_i => fifo.r_pnt[0].CLK
clk_i => fifo.w_pnt[0].CLK
rstn_i => half_o~reg0.ACLR
rstn_i => avail_o~reg0.ACLR
rstn_i => free_o~reg0.ACLR
rstn_i => fifo.r_pnt[0].ACLR
rstn_i => fifo.w_pnt[0].ACLR
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
half_o <= half_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo.buf[0].DATAIN
wdata_i[1] => fifo.buf[1].DATAIN
wdata_i[2] => fifo.buf[2].DATAIN
wdata_i[3] => fifo.buf[3].DATAIN
wdata_i[4] => fifo.buf[4].DATAIN
wdata_i[5] => fifo.buf[5].DATAIN
wdata_i[6] => fifo.buf[6].DATAIN
wdata_i[7] => fifo.buf[7].DATAIN
we_i => fifo.we.IN1
free_o <= free_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
re_i => fifo.re.IN1
rdata_o[0] <= rdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= avail_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
clk_i => rdata_o[0]~reg0.CLK
clk_i => rdata_o[1]~reg0.CLK
clk_i => rdata_o[2]~reg0.CLK
clk_i => rdata_o[3]~reg0.CLK
clk_i => rdata_o[4]~reg0.CLK
clk_i => rdata_o[5]~reg0.CLK
clk_i => rdata_o[6]~reg0.CLK
clk_i => rdata_o[7]~reg0.CLK
clk_i => fifo.buf[0].CLK
clk_i => fifo.buf[1].CLK
clk_i => fifo.buf[2].CLK
clk_i => fifo.buf[3].CLK
clk_i => fifo.buf[4].CLK
clk_i => fifo.buf[5].CLK
clk_i => fifo.buf[6].CLK
clk_i => fifo.buf[7].CLK
clk_i => half_o~reg0.CLK
clk_i => avail_o~reg0.CLK
clk_i => free_o~reg0.CLK
clk_i => fifo.r_pnt[0].CLK
clk_i => fifo.w_pnt[0].CLK
rstn_i => half_o~reg0.ACLR
rstn_i => avail_o~reg0.ACLR
rstn_i => free_o~reg0.ACLR
rstn_i => fifo.r_pnt[0].ACLR
rstn_i => fifo.w_pnt[0].ACLR
clear_i => fifo.OUTPUTSELECT
clear_i => fifo.OUTPUTSELECT
half_o <= half_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo.buf[0].DATAIN
wdata_i[1] => fifo.buf[1].DATAIN
wdata_i[2] => fifo.buf[2].DATAIN
wdata_i[3] => fifo.buf[3].DATAIN
wdata_i[4] => fifo.buf[4].DATAIN
wdata_i[5] => fifo.buf[5].DATAIN
wdata_i[6] => fifo.buf[6].DATAIN
wdata_i[7] => fifo.buf[7].DATAIN
we_i => fifo.we.IN1
free_o <= free_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
re_i => fifo.re.IN1
rdata_o[0] <= rdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= avail_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst
clk_i => arbiter.rtx_sreg[0].CLK
clk_i => arbiter.rtx_sreg[1].CLK
clk_i => arbiter.rtx_sreg[2].CLK
clk_i => arbiter.rtx_sreg[3].CLK
clk_i => arbiter.rtx_sreg[4].CLK
clk_i => arbiter.rtx_sreg[5].CLK
clk_i => arbiter.rtx_sreg[6].CLK
clk_i => arbiter.rtx_sreg[7].CLK
clk_i => arbiter.rtx_sreg[8].CLK
clk_i => arbiter.bitcnt[0].CLK
clk_i => arbiter.bitcnt[1].CLK
clk_i => arbiter.bitcnt[2].CLK
clk_i => arbiter.bitcnt[3].CLK
clk_i => arbiter.state_nxt[0].CLK
clk_i => arbiter.state_nxt[1].CLK
clk_i => arbiter.state[0].CLK
clk_i => arbiter.state[1].CLK
clk_i => arbiter.state[2].CLK
clk_i => irq_o~reg0.CLK
clk_i => io_con.scl_out.CLK
clk_i => io_con.sda_out.CLK
clk_i => io_con.scl_in_ff[0].CLK
clk_i => io_con.scl_in_ff[1].CLK
clk_i => io_con.sda_in_ff[0].CLK
clk_i => io_con.sda_in_ff[1].CLK
clk_i => clk_gen.phase_gen_ff[0].CLK
clk_i => clk_gen.phase_gen_ff[1].CLK
clk_i => clk_gen.phase_gen_ff[2].CLK
clk_i => clk_gen.phase_gen_ff[3].CLK
clk_i => clk_gen.phase_gen[0].CLK
clk_i => clk_gen.phase_gen[1].CLK
clk_i => clk_gen.phase_gen[2].CLK
clk_i => clk_gen.phase_gen[3].CLK
clk_i => clk_gen.tick.CLK
clk_i => clk_gen.cnt[0].CLK
clk_i => clk_gen.cnt[1].CLK
clk_i => clk_gen.cnt[2].CLK
clk_i => clk_gen.cnt[3].CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => trig_data.CLK
clk_i => trig_stop.CLK
clk_i => trig_start.CLK
clk_i => ctrl.cdiv[0].CLK
clk_i => ctrl.cdiv[1].CLK
clk_i => ctrl.cdiv[2].CLK
clk_i => ctrl.cdiv[3].CLK
clk_i => ctrl.prsc[0].CLK
clk_i => ctrl.prsc[1].CLK
clk_i => ctrl.prsc[2].CLK
clk_i => ctrl.csen.CLK
clk_i => ctrl.mack.CLK
clk_i => ctrl.enable.CLK
rstn_i => trig_data.ACLR
rstn_i => trig_stop.ACLR
rstn_i => trig_start.ACLR
rstn_i => ctrl.cdiv[0].ACLR
rstn_i => ctrl.cdiv[1].ACLR
rstn_i => ctrl.cdiv[2].ACLR
rstn_i => ctrl.cdiv[3].ACLR
rstn_i => ctrl.prsc[0].ACLR
rstn_i => ctrl.prsc[1].ACLR
rstn_i => ctrl.prsc[2].ACLR
rstn_i => ctrl.csen.ACLR
rstn_i => ctrl.mack.ACLR
rstn_i => ctrl.enable.ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.we => trig_start.OUTPUTSELECT
bus_req_i.we => trig_stop.OUTPUTSELECT
bus_req_i.we => trig_data.OUTPUTSELECT
bus_req_i.we => ack.IN1
bus_req_i.we => ctrl.enable.ENA
bus_req_i.we => ctrl.mack.ENA
bus_req_i.we => ctrl.csen.ENA
bus_req_i.we => ctrl.prsc[2].ENA
bus_req_i.we => ctrl.prsc[1].ENA
bus_req_i.we => ctrl.prsc[0].ENA
bus_req_i.we => ctrl.cdiv[3].ENA
bus_req_i.we => ctrl.cdiv[2].ENA
bus_req_i.we => ctrl.cdiv[1].ENA
bus_req_i.we => ctrl.cdiv[0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => ctrl.DATAB
bus_req_i.data[0] => arbiter.DATAB
bus_req_i.data[1] => trig_start.DATAB
bus_req_i.data[1] => arbiter.DATAB
bus_req_i.data[2] => trig_stop.DATAB
bus_req_i.data[2] => arbiter.DATAB
bus_req_i.data[3] => ctrl.DATAB
bus_req_i.data[3] => arbiter.DATAB
bus_req_i.data[4] => ctrl.DATAB
bus_req_i.data[4] => arbiter.DATAB
bus_req_i.data[5] => ctrl.DATAB
bus_req_i.data[5] => arbiter.DATAB
bus_req_i.data[6] => ctrl.DATAB
bus_req_i.data[6] => arbiter.DATAB
bus_req_i.data[7] => ctrl.DATAB
bus_req_i.data[7] => arbiter.DATAB
bus_req_i.data[8] => ctrl.DATAB
bus_req_i.data[9] => ctrl.DATAB
bus_req_i.data[10] => ctrl.DATAB
bus_req_i.data[11] => ctrl.DATAB
bus_req_i.data[12] => ~NO_FANOUT~
bus_req_i.data[13] => ~NO_FANOUT~
bus_req_i.data[14] => ~NO_FANOUT~
bus_req_i.data[15] => ~NO_FANOUT~
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ~NO_FANOUT~
bus_req_i.data[23] => ~NO_FANOUT~
bus_req_i.data[24] => ~NO_FANOUT~
bus_req_i.data[25] => ~NO_FANOUT~
bus_req_i.data[26] => ~NO_FANOUT~
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => trig_data.DATAB
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => trig_start.OUTPUTSELECT
bus_req_i.addr[2] => trig_stop.OUTPUTSELECT
bus_req_i.addr[3] => ~NO_FANOUT~
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl.enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
twi_sda_i => io_con.sda_in_ff[0].DATAIN
twi_sda_o <= io_con.sda_out.DB_MAX_OUTPUT_PORT_TYPE
twi_scl_i => io_con.scl_in_ff[0].DATAIN
twi_scl_o <= io_con.scl_out.DB_MAX_OUTPUT_PORT_TYPE
irq_o <= irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst
clk_i => pwm_o[0]~reg0.CLK
clk_i => pwm_o[1]~reg0.CLK
clk_i => pwm_o[2]~reg0.CLK
clk_i => pwm_o[3]~reg0.CLK
clk_i => pwm_o[4]~reg0.CLK
clk_i => pwm_o[5]~reg0.CLK
clk_i => pwm_o[6]~reg0.CLK
clk_i => pwm_o[7]~reg0.CLK
clk_i => pwm_o[8]~reg0.CLK
clk_i => pwm_o[9]~reg0.CLK
clk_i => pwm_o[10]~reg0.CLK
clk_i => pwm_o[11]~reg0.CLK
clk_i => pwm_cnt[0].CLK
clk_i => pwm_cnt[1].CLK
clk_i => pwm_cnt[2].CLK
clk_i => pwm_cnt[3].CLK
clk_i => pwm_cnt[4].CLK
clk_i => pwm_cnt[5].CLK
clk_i => pwm_cnt[6].CLK
clk_i => pwm_cnt[7].CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => pwm_ch[3][0].CLK
clk_i => pwm_ch[3][1].CLK
clk_i => pwm_ch[3][2].CLK
clk_i => pwm_ch[3][3].CLK
clk_i => pwm_ch[3][4].CLK
clk_i => pwm_ch[3][5].CLK
clk_i => pwm_ch[3][6].CLK
clk_i => pwm_ch[3][7].CLK
clk_i => pwm_ch[2][0].CLK
clk_i => pwm_ch[2][1].CLK
clk_i => pwm_ch[2][2].CLK
clk_i => pwm_ch[2][3].CLK
clk_i => pwm_ch[2][4].CLK
clk_i => pwm_ch[2][5].CLK
clk_i => pwm_ch[2][6].CLK
clk_i => pwm_ch[2][7].CLK
clk_i => pwm_ch[1][0].CLK
clk_i => pwm_ch[1][1].CLK
clk_i => pwm_ch[1][2].CLK
clk_i => pwm_ch[1][3].CLK
clk_i => pwm_ch[1][4].CLK
clk_i => pwm_ch[1][5].CLK
clk_i => pwm_ch[1][6].CLK
clk_i => pwm_ch[1][7].CLK
clk_i => pwm_ch[0][0].CLK
clk_i => pwm_ch[0][1].CLK
clk_i => pwm_ch[0][2].CLK
clk_i => pwm_ch[0][3].CLK
clk_i => pwm_ch[0][4].CLK
clk_i => pwm_ch[0][5].CLK
clk_i => pwm_ch[0][6].CLK
clk_i => pwm_ch[0][7].CLK
clk_i => prsc[0].CLK
clk_i => prsc[1].CLK
clk_i => prsc[2].CLK
clk_i => enable.CLK
rstn_i => pwm_ch[3][0].ACLR
rstn_i => pwm_ch[3][1].ACLR
rstn_i => pwm_ch[3][2].ACLR
rstn_i => pwm_ch[3][3].ACLR
rstn_i => pwm_ch[3][4].ACLR
rstn_i => pwm_ch[3][5].ACLR
rstn_i => pwm_ch[3][6].ACLR
rstn_i => pwm_ch[3][7].ACLR
rstn_i => pwm_ch[2][0].ACLR
rstn_i => pwm_ch[2][1].ACLR
rstn_i => pwm_ch[2][2].ACLR
rstn_i => pwm_ch[2][3].ACLR
rstn_i => pwm_ch[2][4].ACLR
rstn_i => pwm_ch[2][5].ACLR
rstn_i => pwm_ch[2][6].ACLR
rstn_i => pwm_ch[2][7].ACLR
rstn_i => pwm_ch[1][0].ACLR
rstn_i => pwm_ch[1][1].ACLR
rstn_i => pwm_ch[1][2].ACLR
rstn_i => pwm_ch[1][3].ACLR
rstn_i => pwm_ch[1][4].ACLR
rstn_i => pwm_ch[1][5].ACLR
rstn_i => pwm_ch[1][6].ACLR
rstn_i => pwm_ch[1][7].ACLR
rstn_i => pwm_ch[0][0].ACLR
rstn_i => pwm_ch[0][1].ACLR
rstn_i => pwm_ch[0][2].ACLR
rstn_i => pwm_ch[0][3].ACLR
rstn_i => pwm_ch[0][4].ACLR
rstn_i => pwm_ch[0][5].ACLR
rstn_i => pwm_ch[0][6].ACLR
rstn_i => pwm_ch[0][7].ACLR
rstn_i => prsc[0].ACLR
rstn_i => prsc[1].ACLR
rstn_i => prsc[2].ACLR
rstn_i => enable.ACLR
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => ack.IN0
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.we => ack.IN1
bus_req_i.we => enable.ENA
bus_req_i.we => prsc[2].ENA
bus_req_i.we => prsc[1].ENA
bus_req_i.we => prsc[0].ENA
bus_req_i.we => pwm_ch[0][7].ENA
bus_req_i.we => pwm_ch[0][6].ENA
bus_req_i.we => pwm_ch[0][5].ENA
bus_req_i.we => pwm_ch[0][4].ENA
bus_req_i.we => pwm_ch[0][3].ENA
bus_req_i.we => pwm_ch[0][2].ENA
bus_req_i.we => pwm_ch[0][1].ENA
bus_req_i.we => pwm_ch[0][0].ENA
bus_req_i.we => pwm_ch[1][7].ENA
bus_req_i.we => pwm_ch[1][6].ENA
bus_req_i.we => pwm_ch[1][5].ENA
bus_req_i.we => pwm_ch[1][4].ENA
bus_req_i.we => pwm_ch[1][3].ENA
bus_req_i.we => pwm_ch[1][2].ENA
bus_req_i.we => pwm_ch[1][1].ENA
bus_req_i.we => pwm_ch[1][0].ENA
bus_req_i.we => pwm_ch[2][7].ENA
bus_req_i.we => pwm_ch[2][6].ENA
bus_req_i.we => pwm_ch[2][5].ENA
bus_req_i.we => pwm_ch[2][4].ENA
bus_req_i.we => pwm_ch[2][3].ENA
bus_req_i.we => pwm_ch[2][2].ENA
bus_req_i.we => pwm_ch[2][1].ENA
bus_req_i.we => pwm_ch[2][0].ENA
bus_req_i.we => pwm_ch[3][7].ENA
bus_req_i.we => pwm_ch[3][6].ENA
bus_req_i.we => pwm_ch[3][5].ENA
bus_req_i.we => pwm_ch[3][4].ENA
bus_req_i.we => pwm_ch[3][3].ENA
bus_req_i.we => pwm_ch[3][2].ENA
bus_req_i.we => pwm_ch[3][1].ENA
bus_req_i.we => pwm_ch[3][0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => enable.DATAB
bus_req_i.data[0] => pwm_ch.DATAB
bus_req_i.data[1] => prsc.DATAB
bus_req_i.data[1] => pwm_ch.DATAB
bus_req_i.data[2] => prsc.DATAB
bus_req_i.data[2] => pwm_ch.DATAB
bus_req_i.data[3] => prsc.DATAB
bus_req_i.data[3] => pwm_ch.DATAB
bus_req_i.data[4] => pwm_ch.DATAB
bus_req_i.data[5] => pwm_ch.DATAB
bus_req_i.data[6] => pwm_ch.DATAB
bus_req_i.data[7] => pwm_ch.DATAB
bus_req_i.data[8] => pwm_ch.DATAB
bus_req_i.data[9] => pwm_ch.DATAB
bus_req_i.data[10] => pwm_ch.DATAB
bus_req_i.data[11] => pwm_ch.DATAB
bus_req_i.data[12] => pwm_ch.DATAB
bus_req_i.data[13] => pwm_ch.DATAB
bus_req_i.data[14] => pwm_ch.DATAB
bus_req_i.data[15] => pwm_ch.DATAB
bus_req_i.data[16] => pwm_ch.DATAB
bus_req_i.data[17] => pwm_ch.DATAB
bus_req_i.data[18] => pwm_ch.DATAB
bus_req_i.data[19] => pwm_ch.DATAB
bus_req_i.data[20] => pwm_ch.DATAB
bus_req_i.data[21] => pwm_ch.DATAB
bus_req_i.data[22] => pwm_ch.DATAB
bus_req_i.data[23] => pwm_ch.DATAB
bus_req_i.data[24] => pwm_ch.DATAB
bus_req_i.data[25] => pwm_ch.DATAB
bus_req_i.data[26] => pwm_ch.DATAB
bus_req_i.data[27] => pwm_ch.DATAB
bus_req_i.data[28] => pwm_ch.DATAB
bus_req_i.data[29] => pwm_ch.DATAB
bus_req_i.data[30] => pwm_ch.DATAB
bus_req_i.data[31] => pwm_ch.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN4
bus_req_i.addr[2] => Mux1.IN4
bus_req_i.addr[2] => Mux2.IN4
bus_req_i.addr[2] => Mux3.IN4
bus_req_i.addr[2] => Mux4.IN4
bus_req_i.addr[2] => Mux5.IN4
bus_req_i.addr[2] => Mux6.IN4
bus_req_i.addr[2] => Mux7.IN4
bus_req_i.addr[2] => Mux8.IN4
bus_req_i.addr[2] => Mux9.IN4
bus_req_i.addr[2] => Mux10.IN4
bus_req_i.addr[2] => Mux11.IN4
bus_req_i.addr[2] => Mux12.IN4
bus_req_i.addr[2] => Mux13.IN4
bus_req_i.addr[2] => Mux14.IN4
bus_req_i.addr[2] => Mux15.IN4
bus_req_i.addr[2] => Mux16.IN4
bus_req_i.addr[2] => Mux17.IN4
bus_req_i.addr[2] => Mux18.IN4
bus_req_i.addr[2] => Mux19.IN4
bus_req_i.addr[2] => Mux20.IN4
bus_req_i.addr[2] => Mux21.IN4
bus_req_i.addr[2] => Mux22.IN4
bus_req_i.addr[2] => Mux23.IN4
bus_req_i.addr[2] => Mux24.IN4
bus_req_i.addr[2] => Mux25.IN4
bus_req_i.addr[2] => Mux26.IN4
bus_req_i.addr[2] => Mux27.IN4
bus_req_i.addr[2] => Mux28.IN3
bus_req_i.addr[2] => Mux29.IN3
bus_req_i.addr[2] => Mux30.IN3
bus_req_i.addr[2] => Mux31.IN3
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[2] => Equal1.IN0
bus_req_i.addr[3] => Mux0.IN3
bus_req_i.addr[3] => Mux1.IN3
bus_req_i.addr[3] => Mux2.IN3
bus_req_i.addr[3] => Mux3.IN3
bus_req_i.addr[3] => Mux4.IN3
bus_req_i.addr[3] => Mux5.IN3
bus_req_i.addr[3] => Mux6.IN3
bus_req_i.addr[3] => Mux7.IN3
bus_req_i.addr[3] => Mux8.IN3
bus_req_i.addr[3] => Mux9.IN3
bus_req_i.addr[3] => Mux10.IN3
bus_req_i.addr[3] => Mux11.IN3
bus_req_i.addr[3] => Mux12.IN3
bus_req_i.addr[3] => Mux13.IN3
bus_req_i.addr[3] => Mux14.IN3
bus_req_i.addr[3] => Mux15.IN3
bus_req_i.addr[3] => Mux16.IN3
bus_req_i.addr[3] => Mux17.IN3
bus_req_i.addr[3] => Mux18.IN3
bus_req_i.addr[3] => Mux19.IN3
bus_req_i.addr[3] => Mux20.IN3
bus_req_i.addr[3] => Mux21.IN3
bus_req_i.addr[3] => Mux22.IN3
bus_req_i.addr[3] => Mux23.IN3
bus_req_i.addr[3] => Mux24.IN3
bus_req_i.addr[3] => Mux25.IN3
bus_req_i.addr[3] => Mux26.IN3
bus_req_i.addr[3] => Mux27.IN3
bus_req_i.addr[3] => Mux28.IN2
bus_req_i.addr[3] => Mux29.IN2
bus_req_i.addr[3] => Mux30.IN2
bus_req_i.addr[3] => Mux31.IN2
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[3] => Equal1.IN1
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux32.IN7
clkgen_i[1] => Mux32.IN6
clkgen_i[2] => Mux32.IN5
clkgen_i[3] => Mux32.IN4
clkgen_i[4] => Mux32.IN3
clkgen_i[5] => Mux32.IN2
clkgen_i[6] => Mux32.IN1
clkgen_i[7] => Mux32.IN0
pwm_o[0] <= pwm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[1] <= pwm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[2] <= pwm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[3] <= pwm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[4] <= pwm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[5] <= pwm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[6] <= pwm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[7] <= pwm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[8] <= pwm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[9] <= pwm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[10] <= pwm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[11] <= pwm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.OUTPUTSELECT
bus_req_i.re => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.we => ~NO_FANOUT~
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => ~NO_FANOUT~
bus_req_i.data[1] => ~NO_FANOUT~
bus_req_i.data[2] => ~NO_FANOUT~
bus_req_i.data[3] => ~NO_FANOUT~
bus_req_i.data[4] => ~NO_FANOUT~
bus_req_i.data[5] => ~NO_FANOUT~
bus_req_i.data[6] => ~NO_FANOUT~
bus_req_i.data[7] => ~NO_FANOUT~
bus_req_i.data[8] => ~NO_FANOUT~
bus_req_i.data[9] => ~NO_FANOUT~
bus_req_i.data[10] => ~NO_FANOUT~
bus_req_i.data[11] => ~NO_FANOUT~
bus_req_i.data[12] => ~NO_FANOUT~
bus_req_i.data[13] => ~NO_FANOUT~
bus_req_i.data[14] => ~NO_FANOUT~
bus_req_i.data[15] => ~NO_FANOUT~
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ~NO_FANOUT~
bus_req_i.data[23] => ~NO_FANOUT~
bus_req_i.data[24] => ~NO_FANOUT~
bus_req_i.data[25] => ~NO_FANOUT~
bus_req_i.data[26] => ~NO_FANOUT~
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN5
bus_req_i.addr[2] => Mux1.IN5
bus_req_i.addr[2] => Mux2.IN5
bus_req_i.addr[2] => Mux3.IN5
bus_req_i.addr[2] => Mux4.IN5
bus_req_i.addr[3] => Mux0.IN4
bus_req_i.addr[3] => Mux1.IN4
bus_req_i.addr[3] => Mux2.IN4
bus_req_i.addr[3] => Mux3.IN4
bus_req_i.addr[3] => Mux4.IN4
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst
clk_i => dmi_ctrl.addr[0].CLK
clk_i => dmi_ctrl.addr[1].CLK
clk_i => dmi_ctrl.addr[2].CLK
clk_i => dmi_ctrl.addr[3].CLK
clk_i => dmi_ctrl.addr[4].CLK
clk_i => dmi_ctrl.addr[5].CLK
clk_i => dmi_ctrl.addr[6].CLK
clk_i => dmi_ctrl.wdata[0].CLK
clk_i => dmi_ctrl.wdata[1].CLK
clk_i => dmi_ctrl.wdata[2].CLK
clk_i => dmi_ctrl.wdata[3].CLK
clk_i => dmi_ctrl.wdata[4].CLK
clk_i => dmi_ctrl.wdata[5].CLK
clk_i => dmi_ctrl.wdata[6].CLK
clk_i => dmi_ctrl.wdata[7].CLK
clk_i => dmi_ctrl.wdata[8].CLK
clk_i => dmi_ctrl.wdata[9].CLK
clk_i => dmi_ctrl.wdata[10].CLK
clk_i => dmi_ctrl.wdata[11].CLK
clk_i => dmi_ctrl.wdata[12].CLK
clk_i => dmi_ctrl.wdata[13].CLK
clk_i => dmi_ctrl.wdata[14].CLK
clk_i => dmi_ctrl.wdata[15].CLK
clk_i => dmi_ctrl.wdata[16].CLK
clk_i => dmi_ctrl.wdata[17].CLK
clk_i => dmi_ctrl.wdata[18].CLK
clk_i => dmi_ctrl.wdata[19].CLK
clk_i => dmi_ctrl.wdata[20].CLK
clk_i => dmi_ctrl.wdata[21].CLK
clk_i => dmi_ctrl.wdata[22].CLK
clk_i => dmi_ctrl.wdata[23].CLK
clk_i => dmi_ctrl.wdata[24].CLK
clk_i => dmi_ctrl.wdata[25].CLK
clk_i => dmi_ctrl.wdata[26].CLK
clk_i => dmi_ctrl.wdata[27].CLK
clk_i => dmi_ctrl.wdata[28].CLK
clk_i => dmi_ctrl.wdata[29].CLK
clk_i => dmi_ctrl.wdata[30].CLK
clk_i => dmi_ctrl.wdata[31].CLK
clk_i => dmi_ctrl.rdata[0].CLK
clk_i => dmi_ctrl.rdata[1].CLK
clk_i => dmi_ctrl.rdata[2].CLK
clk_i => dmi_ctrl.rdata[3].CLK
clk_i => dmi_ctrl.rdata[4].CLK
clk_i => dmi_ctrl.rdata[5].CLK
clk_i => dmi_ctrl.rdata[6].CLK
clk_i => dmi_ctrl.rdata[7].CLK
clk_i => dmi_ctrl.rdata[8].CLK
clk_i => dmi_ctrl.rdata[9].CLK
clk_i => dmi_ctrl.rdata[10].CLK
clk_i => dmi_ctrl.rdata[11].CLK
clk_i => dmi_ctrl.rdata[12].CLK
clk_i => dmi_ctrl.rdata[13].CLK
clk_i => dmi_ctrl.rdata[14].CLK
clk_i => dmi_ctrl.rdata[15].CLK
clk_i => dmi_ctrl.rdata[16].CLK
clk_i => dmi_ctrl.rdata[17].CLK
clk_i => dmi_ctrl.rdata[18].CLK
clk_i => dmi_ctrl.rdata[19].CLK
clk_i => dmi_ctrl.rdata[20].CLK
clk_i => dmi_ctrl.rdata[21].CLK
clk_i => dmi_ctrl.rdata[22].CLK
clk_i => dmi_ctrl.rdata[23].CLK
clk_i => dmi_ctrl.rdata[24].CLK
clk_i => dmi_ctrl.rdata[25].CLK
clk_i => dmi_ctrl.rdata[26].CLK
clk_i => dmi_ctrl.rdata[27].CLK
clk_i => dmi_ctrl.rdata[28].CLK
clk_i => dmi_ctrl.rdata[29].CLK
clk_i => dmi_ctrl.rdata[30].CLK
clk_i => dmi_ctrl.rdata[31].CLK
clk_i => dmi_ctrl.err.CLK
clk_i => dmi_ctrl.dmireset.CLK
clk_i => dmi_ctrl.dmihardreset.CLK
clk_i => dmi_ctrl.op[0].CLK
clk_i => dmi_ctrl.op[1].CLK
clk_i => dmi_ctrl.busy.CLK
clk_i => jtag_tdo_o~reg0.CLK
clk_i => tap_reg.dmi[0].CLK
clk_i => tap_reg.dmi[1].CLK
clk_i => tap_reg.dmi[2].CLK
clk_i => tap_reg.dmi[3].CLK
clk_i => tap_reg.dmi[4].CLK
clk_i => tap_reg.dmi[5].CLK
clk_i => tap_reg.dmi[6].CLK
clk_i => tap_reg.dmi[7].CLK
clk_i => tap_reg.dmi[8].CLK
clk_i => tap_reg.dmi[9].CLK
clk_i => tap_reg.dmi[10].CLK
clk_i => tap_reg.dmi[11].CLK
clk_i => tap_reg.dmi[12].CLK
clk_i => tap_reg.dmi[13].CLK
clk_i => tap_reg.dmi[14].CLK
clk_i => tap_reg.dmi[15].CLK
clk_i => tap_reg.dmi[16].CLK
clk_i => tap_reg.dmi[17].CLK
clk_i => tap_reg.dmi[18].CLK
clk_i => tap_reg.dmi[19].CLK
clk_i => tap_reg.dmi[20].CLK
clk_i => tap_reg.dmi[21].CLK
clk_i => tap_reg.dmi[22].CLK
clk_i => tap_reg.dmi[23].CLK
clk_i => tap_reg.dmi[24].CLK
clk_i => tap_reg.dmi[25].CLK
clk_i => tap_reg.dmi[26].CLK
clk_i => tap_reg.dmi[27].CLK
clk_i => tap_reg.dmi[28].CLK
clk_i => tap_reg.dmi[29].CLK
clk_i => tap_reg.dmi[30].CLK
clk_i => tap_reg.dmi[31].CLK
clk_i => tap_reg.dmi[32].CLK
clk_i => tap_reg.dmi[33].CLK
clk_i => tap_reg.dmi[34].CLK
clk_i => tap_reg.dmi[35].CLK
clk_i => tap_reg.dmi[36].CLK
clk_i => tap_reg.dmi[37].CLK
clk_i => tap_reg.dmi[38].CLK
clk_i => tap_reg.dmi[39].CLK
clk_i => tap_reg.dmi[40].CLK
clk_i => tap_reg.dtmcs[0].CLK
clk_i => tap_reg.dtmcs[1].CLK
clk_i => tap_reg.dtmcs[2].CLK
clk_i => tap_reg.dtmcs[3].CLK
clk_i => tap_reg.dtmcs[4].CLK
clk_i => tap_reg.dtmcs[5].CLK
clk_i => tap_reg.dtmcs[6].CLK
clk_i => tap_reg.dtmcs[7].CLK
clk_i => tap_reg.dtmcs[8].CLK
clk_i => tap_reg.dtmcs[9].CLK
clk_i => tap_reg.dtmcs[10].CLK
clk_i => tap_reg.dtmcs[11].CLK
clk_i => tap_reg.dtmcs[12].CLK
clk_i => tap_reg.dtmcs[13].CLK
clk_i => tap_reg.dtmcs[14].CLK
clk_i => tap_reg.dtmcs[15].CLK
clk_i => tap_reg.dtmcs[16].CLK
clk_i => tap_reg.dtmcs[17].CLK
clk_i => tap_reg.dtmcs[18].CLK
clk_i => tap_reg.dtmcs[19].CLK
clk_i => tap_reg.dtmcs[20].CLK
clk_i => tap_reg.dtmcs[21].CLK
clk_i => tap_reg.dtmcs[22].CLK
clk_i => tap_reg.dtmcs[23].CLK
clk_i => tap_reg.dtmcs[24].CLK
clk_i => tap_reg.dtmcs[25].CLK
clk_i => tap_reg.dtmcs[26].CLK
clk_i => tap_reg.dtmcs[27].CLK
clk_i => tap_reg.dtmcs[28].CLK
clk_i => tap_reg.dtmcs[29].CLK
clk_i => tap_reg.dtmcs[30].CLK
clk_i => tap_reg.dtmcs[31].CLK
clk_i => tap_reg.idcode[0].CLK
clk_i => tap_reg.idcode[1].CLK
clk_i => tap_reg.idcode[2].CLK
clk_i => tap_reg.idcode[3].CLK
clk_i => tap_reg.idcode[4].CLK
clk_i => tap_reg.idcode[5].CLK
clk_i => tap_reg.idcode[6].CLK
clk_i => tap_reg.idcode[7].CLK
clk_i => tap_reg.idcode[8].CLK
clk_i => tap_reg.idcode[9].CLK
clk_i => tap_reg.idcode[10].CLK
clk_i => tap_reg.idcode[11].CLK
clk_i => tap_reg.idcode[12].CLK
clk_i => tap_reg.idcode[13].CLK
clk_i => tap_reg.idcode[14].CLK
clk_i => tap_reg.idcode[15].CLK
clk_i => tap_reg.idcode[16].CLK
clk_i => tap_reg.idcode[17].CLK
clk_i => tap_reg.idcode[18].CLK
clk_i => tap_reg.idcode[19].CLK
clk_i => tap_reg.idcode[20].CLK
clk_i => tap_reg.idcode[21].CLK
clk_i => tap_reg.idcode[22].CLK
clk_i => tap_reg.idcode[23].CLK
clk_i => tap_reg.idcode[24].CLK
clk_i => tap_reg.idcode[25].CLK
clk_i => tap_reg.idcode[26].CLK
clk_i => tap_reg.idcode[27].CLK
clk_i => tap_reg.idcode[28].CLK
clk_i => tap_reg.idcode[29].CLK
clk_i => tap_reg.idcode[30].CLK
clk_i => tap_reg.idcode[31].CLK
clk_i => tap_reg.bypass.CLK
clk_i => tap_reg.ireg[0].CLK
clk_i => tap_reg.ireg[1].CLK
clk_i => tap_reg.ireg[2].CLK
clk_i => tap_reg.ireg[3].CLK
clk_i => tap_reg.ireg[4].CLK
clk_i => dr_trigger.sreg[0].CLK
clk_i => dr_trigger.sreg[1].CLK
clk_i => tap_sync.tms_ff[0].CLK
clk_i => tap_sync.tms_ff[1].CLK
clk_i => tap_sync.tms_ff[2].CLK
clk_i => tap_sync.tdi_ff[0].CLK
clk_i => tap_sync.tdi_ff[1].CLK
clk_i => tap_sync.tdi_ff[2].CLK
clk_i => tap_sync.tck_ff[0].CLK
clk_i => tap_sync.tck_ff[1].CLK
clk_i => tap_sync.tck_ff[2].CLK
clk_i => tap_sync.trst_ff[0].CLK
clk_i => tap_sync.trst_ff[1].CLK
clk_i => tap_sync.trst_ff[2].CLK
clk_i => tap_ctrl_state~6.DATAIN
rstn_i => jtag_tdo_o~reg0.ACLR
rstn_i => tap_reg.dmi[0].ACLR
rstn_i => tap_reg.dmi[1].ACLR
rstn_i => tap_reg.dmi[2].ACLR
rstn_i => tap_reg.dmi[3].ACLR
rstn_i => tap_reg.dmi[4].ACLR
rstn_i => tap_reg.dmi[5].ACLR
rstn_i => tap_reg.dmi[6].ACLR
rstn_i => tap_reg.dmi[7].ACLR
rstn_i => tap_reg.dmi[8].ACLR
rstn_i => tap_reg.dmi[9].ACLR
rstn_i => tap_reg.dmi[10].ACLR
rstn_i => tap_reg.dmi[11].ACLR
rstn_i => tap_reg.dmi[12].ACLR
rstn_i => tap_reg.dmi[13].ACLR
rstn_i => tap_reg.dmi[14].ACLR
rstn_i => tap_reg.dmi[15].ACLR
rstn_i => tap_reg.dmi[16].ACLR
rstn_i => tap_reg.dmi[17].ACLR
rstn_i => tap_reg.dmi[18].ACLR
rstn_i => tap_reg.dmi[19].ACLR
rstn_i => tap_reg.dmi[20].ACLR
rstn_i => tap_reg.dmi[21].ACLR
rstn_i => tap_reg.dmi[22].ACLR
rstn_i => tap_reg.dmi[23].ACLR
rstn_i => tap_reg.dmi[24].ACLR
rstn_i => tap_reg.dmi[25].ACLR
rstn_i => tap_reg.dmi[26].ACLR
rstn_i => tap_reg.dmi[27].ACLR
rstn_i => tap_reg.dmi[28].ACLR
rstn_i => tap_reg.dmi[29].ACLR
rstn_i => tap_reg.dmi[30].ACLR
rstn_i => tap_reg.dmi[31].ACLR
rstn_i => tap_reg.dmi[32].ACLR
rstn_i => tap_reg.dmi[33].ACLR
rstn_i => tap_reg.dmi[34].ACLR
rstn_i => tap_reg.dmi[35].ACLR
rstn_i => tap_reg.dmi[36].ACLR
rstn_i => tap_reg.dmi[37].ACLR
rstn_i => tap_reg.dmi[38].ACLR
rstn_i => tap_reg.dmi[39].ACLR
rstn_i => tap_reg.dmi[40].ACLR
rstn_i => tap_reg.dtmcs[0].ACLR
rstn_i => tap_reg.dtmcs[1].ACLR
rstn_i => tap_reg.dtmcs[2].ACLR
rstn_i => tap_reg.dtmcs[3].ACLR
rstn_i => tap_reg.dtmcs[4].ACLR
rstn_i => tap_reg.dtmcs[5].ACLR
rstn_i => tap_reg.dtmcs[6].ACLR
rstn_i => tap_reg.dtmcs[7].ACLR
rstn_i => tap_reg.dtmcs[8].ACLR
rstn_i => tap_reg.dtmcs[9].ACLR
rstn_i => tap_reg.dtmcs[10].ACLR
rstn_i => tap_reg.dtmcs[11].ACLR
rstn_i => tap_reg.dtmcs[12].ACLR
rstn_i => tap_reg.dtmcs[13].ACLR
rstn_i => tap_reg.dtmcs[14].ACLR
rstn_i => tap_reg.dtmcs[15].ACLR
rstn_i => tap_reg.dtmcs[16].ACLR
rstn_i => tap_reg.dtmcs[17].ACLR
rstn_i => tap_reg.dtmcs[18].ACLR
rstn_i => tap_reg.dtmcs[19].ACLR
rstn_i => tap_reg.dtmcs[20].ACLR
rstn_i => tap_reg.dtmcs[21].ACLR
rstn_i => tap_reg.dtmcs[22].ACLR
rstn_i => tap_reg.dtmcs[23].ACLR
rstn_i => tap_reg.dtmcs[24].ACLR
rstn_i => tap_reg.dtmcs[25].ACLR
rstn_i => tap_reg.dtmcs[26].ACLR
rstn_i => tap_reg.dtmcs[27].ACLR
rstn_i => tap_reg.dtmcs[28].ACLR
rstn_i => tap_reg.dtmcs[29].ACLR
rstn_i => tap_reg.dtmcs[30].ACLR
rstn_i => tap_reg.dtmcs[31].ACLR
rstn_i => tap_reg.idcode[0].ACLR
rstn_i => tap_reg.idcode[1].ACLR
rstn_i => tap_reg.idcode[2].ACLR
rstn_i => tap_reg.idcode[3].ACLR
rstn_i => tap_reg.idcode[4].ACLR
rstn_i => tap_reg.idcode[5].ACLR
rstn_i => tap_reg.idcode[6].ACLR
rstn_i => tap_reg.idcode[7].ACLR
rstn_i => tap_reg.idcode[8].ACLR
rstn_i => tap_reg.idcode[9].ACLR
rstn_i => tap_reg.idcode[10].ACLR
rstn_i => tap_reg.idcode[11].ACLR
rstn_i => tap_reg.idcode[12].ACLR
rstn_i => tap_reg.idcode[13].ACLR
rstn_i => tap_reg.idcode[14].ACLR
rstn_i => tap_reg.idcode[15].ACLR
rstn_i => tap_reg.idcode[16].ACLR
rstn_i => tap_reg.idcode[17].ACLR
rstn_i => tap_reg.idcode[18].ACLR
rstn_i => tap_reg.idcode[19].ACLR
rstn_i => tap_reg.idcode[20].ACLR
rstn_i => tap_reg.idcode[21].ACLR
rstn_i => tap_reg.idcode[22].ACLR
rstn_i => tap_reg.idcode[23].ACLR
rstn_i => tap_reg.idcode[24].ACLR
rstn_i => tap_reg.idcode[25].ACLR
rstn_i => tap_reg.idcode[26].ACLR
rstn_i => tap_reg.idcode[27].ACLR
rstn_i => tap_reg.idcode[28].ACLR
rstn_i => tap_reg.idcode[29].ACLR
rstn_i => tap_reg.idcode[30].ACLR
rstn_i => tap_reg.idcode[31].ACLR
rstn_i => tap_reg.bypass.ACLR
rstn_i => tap_reg.ireg[0].ACLR
rstn_i => tap_reg.ireg[1].ACLR
rstn_i => tap_reg.ireg[2].ACLR
rstn_i => tap_reg.ireg[3].ACLR
rstn_i => tap_reg.ireg[4].ACLR
rstn_i => dmi_ctrl.addr[0].ACLR
rstn_i => dmi_ctrl.addr[1].ACLR
rstn_i => dmi_ctrl.addr[2].ACLR
rstn_i => dmi_ctrl.addr[3].ACLR
rstn_i => dmi_ctrl.addr[4].ACLR
rstn_i => dmi_ctrl.addr[5].ACLR
rstn_i => dmi_ctrl.addr[6].ACLR
rstn_i => dmi_ctrl.wdata[0].ACLR
rstn_i => dmi_ctrl.wdata[1].ACLR
rstn_i => dmi_ctrl.wdata[2].ACLR
rstn_i => dmi_ctrl.wdata[3].ACLR
rstn_i => dmi_ctrl.wdata[4].ACLR
rstn_i => dmi_ctrl.wdata[5].ACLR
rstn_i => dmi_ctrl.wdata[6].ACLR
rstn_i => dmi_ctrl.wdata[7].ACLR
rstn_i => dmi_ctrl.wdata[8].ACLR
rstn_i => dmi_ctrl.wdata[9].ACLR
rstn_i => dmi_ctrl.wdata[10].ACLR
rstn_i => dmi_ctrl.wdata[11].ACLR
rstn_i => dmi_ctrl.wdata[12].ACLR
rstn_i => dmi_ctrl.wdata[13].ACLR
rstn_i => dmi_ctrl.wdata[14].ACLR
rstn_i => dmi_ctrl.wdata[15].ACLR
rstn_i => dmi_ctrl.wdata[16].ACLR
rstn_i => dmi_ctrl.wdata[17].ACLR
rstn_i => dmi_ctrl.wdata[18].ACLR
rstn_i => dmi_ctrl.wdata[19].ACLR
rstn_i => dmi_ctrl.wdata[20].ACLR
rstn_i => dmi_ctrl.wdata[21].ACLR
rstn_i => dmi_ctrl.wdata[22].ACLR
rstn_i => dmi_ctrl.wdata[23].ACLR
rstn_i => dmi_ctrl.wdata[24].ACLR
rstn_i => dmi_ctrl.wdata[25].ACLR
rstn_i => dmi_ctrl.wdata[26].ACLR
rstn_i => dmi_ctrl.wdata[27].ACLR
rstn_i => dmi_ctrl.wdata[28].ACLR
rstn_i => dmi_ctrl.wdata[29].ACLR
rstn_i => dmi_ctrl.wdata[30].ACLR
rstn_i => dmi_ctrl.wdata[31].ACLR
rstn_i => dmi_ctrl.rdata[0].ACLR
rstn_i => dmi_ctrl.rdata[1].ACLR
rstn_i => dmi_ctrl.rdata[2].ACLR
rstn_i => dmi_ctrl.rdata[3].ACLR
rstn_i => dmi_ctrl.rdata[4].ACLR
rstn_i => dmi_ctrl.rdata[5].ACLR
rstn_i => dmi_ctrl.rdata[6].ACLR
rstn_i => dmi_ctrl.rdata[7].ACLR
rstn_i => dmi_ctrl.rdata[8].ACLR
rstn_i => dmi_ctrl.rdata[9].ACLR
rstn_i => dmi_ctrl.rdata[10].ACLR
rstn_i => dmi_ctrl.rdata[11].ACLR
rstn_i => dmi_ctrl.rdata[12].ACLR
rstn_i => dmi_ctrl.rdata[13].ACLR
rstn_i => dmi_ctrl.rdata[14].ACLR
rstn_i => dmi_ctrl.rdata[15].ACLR
rstn_i => dmi_ctrl.rdata[16].ACLR
rstn_i => dmi_ctrl.rdata[17].ACLR
rstn_i => dmi_ctrl.rdata[18].ACLR
rstn_i => dmi_ctrl.rdata[19].ACLR
rstn_i => dmi_ctrl.rdata[20].ACLR
rstn_i => dmi_ctrl.rdata[21].ACLR
rstn_i => dmi_ctrl.rdata[22].ACLR
rstn_i => dmi_ctrl.rdata[23].ACLR
rstn_i => dmi_ctrl.rdata[24].ACLR
rstn_i => dmi_ctrl.rdata[25].ACLR
rstn_i => dmi_ctrl.rdata[26].ACLR
rstn_i => dmi_ctrl.rdata[27].ACLR
rstn_i => dmi_ctrl.rdata[28].ACLR
rstn_i => dmi_ctrl.rdata[29].ACLR
rstn_i => dmi_ctrl.rdata[30].ACLR
rstn_i => dmi_ctrl.rdata[31].ACLR
rstn_i => dmi_ctrl.err.ACLR
rstn_i => dmi_ctrl.dmireset.ACLR
rstn_i => dmi_ctrl.dmihardreset.PRESET
rstn_i => dmi_ctrl.op[0].ACLR
rstn_i => dmi_ctrl.op[1].ACLR
rstn_i => dmi_ctrl.busy.ACLR
rstn_i => tap_sync.tms_ff[0].ACLR
rstn_i => tap_sync.tms_ff[1].ACLR
rstn_i => tap_sync.tms_ff[2].ACLR
rstn_i => tap_sync.tdi_ff[0].ACLR
rstn_i => tap_sync.tdi_ff[1].ACLR
rstn_i => tap_sync.tdi_ff[2].ACLR
rstn_i => tap_sync.tck_ff[0].ACLR
rstn_i => tap_sync.tck_ff[1].ACLR
rstn_i => tap_sync.tck_ff[2].ACLR
rstn_i => tap_sync.trst_ff[0].ACLR
rstn_i => tap_sync.trst_ff[1].ACLR
rstn_i => tap_sync.trst_ff[2].ACLR
rstn_i => dr_trigger.sreg[0].ACLR
rstn_i => dr_trigger.sreg[1].ACLR
rstn_i => tap_ctrl_state~8.DATAIN
jtag_trst_i => tap_sync.trst_ff[0].DATAIN
jtag_tck_i => tap_sync.tck_ff[0].DATAIN
jtag_tdi_i => tap_sync.tdi_ff[0].DATAIN
jtag_tdo_o <= jtag_tdo_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_tms_i => tap_sync.tms_ff[0].DATAIN
dmi_req_o.data[0] <= dmi_ctrl.wdata[0].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[1] <= dmi_ctrl.wdata[1].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[2] <= dmi_ctrl.wdata[2].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[3] <= dmi_ctrl.wdata[3].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[4] <= dmi_ctrl.wdata[4].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[5] <= dmi_ctrl.wdata[5].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[6] <= dmi_ctrl.wdata[6].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[7] <= dmi_ctrl.wdata[7].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[8] <= dmi_ctrl.wdata[8].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[9] <= dmi_ctrl.wdata[9].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[10] <= dmi_ctrl.wdata[10].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[11] <= dmi_ctrl.wdata[11].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[12] <= dmi_ctrl.wdata[12].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[13] <= dmi_ctrl.wdata[13].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[14] <= dmi_ctrl.wdata[14].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[15] <= dmi_ctrl.wdata[15].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[16] <= dmi_ctrl.wdata[16].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[17] <= dmi_ctrl.wdata[17].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[18] <= dmi_ctrl.wdata[18].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[19] <= dmi_ctrl.wdata[19].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[20] <= dmi_ctrl.wdata[20].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[21] <= dmi_ctrl.wdata[21].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[22] <= dmi_ctrl.wdata[22].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[23] <= dmi_ctrl.wdata[23].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[24] <= dmi_ctrl.wdata[24].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[25] <= dmi_ctrl.wdata[25].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[26] <= dmi_ctrl.wdata[26].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[27] <= dmi_ctrl.wdata[27].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[28] <= dmi_ctrl.wdata[28].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[29] <= dmi_ctrl.wdata[29].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[30] <= dmi_ctrl.wdata[30].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.data[31] <= dmi_ctrl.wdata[31].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.op[0] <= dmi_ctrl.op[0].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.op[1] <= dmi_ctrl.op[1].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[0] <= dmi_ctrl.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[1] <= dmi_ctrl.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[2] <= dmi_ctrl.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[3] <= dmi_ctrl.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[4] <= dmi_ctrl.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[5] <= dmi_ctrl.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dmi_req_o.addr[6] <= dmi_ctrl.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_i.ack => dmi_ctrl.OUTPUTSELECT
dmi_rsp_i.data[0] => dmi_ctrl.rdata[0].DATAIN
dmi_rsp_i.data[1] => dmi_ctrl.rdata[1].DATAIN
dmi_rsp_i.data[2] => dmi_ctrl.rdata[2].DATAIN
dmi_rsp_i.data[3] => dmi_ctrl.rdata[3].DATAIN
dmi_rsp_i.data[4] => dmi_ctrl.rdata[4].DATAIN
dmi_rsp_i.data[5] => dmi_ctrl.rdata[5].DATAIN
dmi_rsp_i.data[6] => dmi_ctrl.rdata[6].DATAIN
dmi_rsp_i.data[7] => dmi_ctrl.rdata[7].DATAIN
dmi_rsp_i.data[8] => dmi_ctrl.rdata[8].DATAIN
dmi_rsp_i.data[9] => dmi_ctrl.rdata[9].DATAIN
dmi_rsp_i.data[10] => dmi_ctrl.rdata[10].DATAIN
dmi_rsp_i.data[11] => dmi_ctrl.rdata[11].DATAIN
dmi_rsp_i.data[12] => dmi_ctrl.rdata[12].DATAIN
dmi_rsp_i.data[13] => dmi_ctrl.rdata[13].DATAIN
dmi_rsp_i.data[14] => dmi_ctrl.rdata[14].DATAIN
dmi_rsp_i.data[15] => dmi_ctrl.rdata[15].DATAIN
dmi_rsp_i.data[16] => dmi_ctrl.rdata[16].DATAIN
dmi_rsp_i.data[17] => dmi_ctrl.rdata[17].DATAIN
dmi_rsp_i.data[18] => dmi_ctrl.rdata[18].DATAIN
dmi_rsp_i.data[19] => dmi_ctrl.rdata[19].DATAIN
dmi_rsp_i.data[20] => dmi_ctrl.rdata[20].DATAIN
dmi_rsp_i.data[21] => dmi_ctrl.rdata[21].DATAIN
dmi_rsp_i.data[22] => dmi_ctrl.rdata[22].DATAIN
dmi_rsp_i.data[23] => dmi_ctrl.rdata[23].DATAIN
dmi_rsp_i.data[24] => dmi_ctrl.rdata[24].DATAIN
dmi_rsp_i.data[25] => dmi_ctrl.rdata[25].DATAIN
dmi_rsp_i.data[26] => dmi_ctrl.rdata[26].DATAIN
dmi_rsp_i.data[27] => dmi_ctrl.rdata[27].DATAIN
dmi_rsp_i.data[28] => dmi_ctrl.rdata[28].DATAIN
dmi_rsp_i.data[29] => dmi_ctrl.rdata[29].DATAIN
dmi_rsp_i.data[30] => dmi_ctrl.rdata[30].DATAIN
dmi_rsp_i.data[31] => dmi_ctrl.rdata[31].DATAIN


|top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => dci.data_reg[0].CLK
clk_i => dci.data_reg[1].CLK
clk_i => dci.data_reg[2].CLK
clk_i => dci.data_reg[3].CLK
clk_i => dci.data_reg[4].CLK
clk_i => dci.data_reg[5].CLK
clk_i => dci.data_reg[6].CLK
clk_i => dci.data_reg[7].CLK
clk_i => dci.data_reg[8].CLK
clk_i => dci.data_reg[9].CLK
clk_i => dci.data_reg[10].CLK
clk_i => dci.data_reg[11].CLK
clk_i => dci.data_reg[12].CLK
clk_i => dci.data_reg[13].CLK
clk_i => dci.data_reg[14].CLK
clk_i => dci.data_reg[15].CLK
clk_i => dci.data_reg[16].CLK
clk_i => dci.data_reg[17].CLK
clk_i => dci.data_reg[18].CLK
clk_i => dci.data_reg[19].CLK
clk_i => dci.data_reg[20].CLK
clk_i => dci.data_reg[21].CLK
clk_i => dci.data_reg[22].CLK
clk_i => dci.data_reg[23].CLK
clk_i => dci.data_reg[24].CLK
clk_i => dci.data_reg[25].CLK
clk_i => dci.data_reg[26].CLK
clk_i => dci.data_reg[27].CLK
clk_i => dci.data_reg[28].CLK
clk_i => dci.data_reg[29].CLK
clk_i => dci.data_reg[30].CLK
clk_i => dci.data_reg[31].CLK
clk_i => dci.exception_ack.CLK
clk_i => dci.execute_ack.CLK
clk_i => dci.resume_ack.CLK
clk_i => dci.halt_ack.CLK
clk_i => dm_reg.autoexec_rd.CLK
clk_i => dm_reg.rd_acc_err.CLK
clk_i => dmi_rsp_o.ack~reg0.CLK
clk_i => dmi_rsp_o.data[0]~reg0.CLK
clk_i => dmi_rsp_o.data[1]~reg0.CLK
clk_i => dmi_rsp_o.data[2]~reg0.CLK
clk_i => dmi_rsp_o.data[3]~reg0.CLK
clk_i => dmi_rsp_o.data[4]~reg0.CLK
clk_i => dmi_rsp_o.data[5]~reg0.CLK
clk_i => dmi_rsp_o.data[6]~reg0.CLK
clk_i => dmi_rsp_o.data[7]~reg0.CLK
clk_i => dmi_rsp_o.data[8]~reg0.CLK
clk_i => dmi_rsp_o.data[9]~reg0.CLK
clk_i => dmi_rsp_o.data[10]~reg0.CLK
clk_i => dmi_rsp_o.data[11]~reg0.CLK
clk_i => dmi_rsp_o.data[12]~reg0.CLK
clk_i => dmi_rsp_o.data[13]~reg0.CLK
clk_i => dmi_rsp_o.data[14]~reg0.CLK
clk_i => dmi_rsp_o.data[15]~reg0.CLK
clk_i => dmi_rsp_o.data[16]~reg0.CLK
clk_i => dmi_rsp_o.data[17]~reg0.CLK
clk_i => dmi_rsp_o.data[18]~reg0.CLK
clk_i => dmi_rsp_o.data[19]~reg0.CLK
clk_i => dmi_rsp_o.data[20]~reg0.CLK
clk_i => dmi_rsp_o.data[21]~reg0.CLK
clk_i => dmi_rsp_o.data[22]~reg0.CLK
clk_i => dmi_rsp_o.data[23]~reg0.CLK
clk_i => dmi_rsp_o.data[24]~reg0.CLK
clk_i => dmi_rsp_o.data[25]~reg0.CLK
clk_i => dmi_rsp_o.data[26]~reg0.CLK
clk_i => dmi_rsp_o.data[27]~reg0.CLK
clk_i => dmi_rsp_o.data[28]~reg0.CLK
clk_i => dmi_rsp_o.data[29]~reg0.CLK
clk_i => dmi_rsp_o.data[30]~reg0.CLK
clk_i => dmi_rsp_o.data[31]~reg0.CLK
clk_i => dm_reg.autoexec_wr.CLK
clk_i => dm_reg.clr_acc_err.CLK
clk_i => dm_reg.wr_acc_err.CLK
clk_i => dm_reg.reset_ack.CLK
clk_i => dm_reg.resume_req.CLK
clk_i => dm_reg.halt_req.CLK
clk_i => dm_reg.command[0].CLK
clk_i => dm_reg.command[1].CLK
clk_i => dm_reg.command[2].CLK
clk_i => dm_reg.command[3].CLK
clk_i => dm_reg.command[4].CLK
clk_i => dm_reg.command[5].CLK
clk_i => dm_reg.command[6].CLK
clk_i => dm_reg.command[7].CLK
clk_i => dm_reg.command[8].CLK
clk_i => dm_reg.command[9].CLK
clk_i => dm_reg.command[10].CLK
clk_i => dm_reg.command[11].CLK
clk_i => dm_reg.command[12].CLK
clk_i => dm_reg.command[13].CLK
clk_i => dm_reg.command[14].CLK
clk_i => dm_reg.command[15].CLK
clk_i => dm_reg.command[16].CLK
clk_i => dm_reg.command[17].CLK
clk_i => dm_reg.command[18].CLK
clk_i => dm_reg.command[19].CLK
clk_i => dm_reg.command[20].CLK
clk_i => dm_reg.command[21].CLK
clk_i => dm_reg.command[22].CLK
clk_i => dm_reg.command[23].CLK
clk_i => dm_reg.command[24].CLK
clk_i => dm_reg.command[25].CLK
clk_i => dm_reg.command[26].CLK
clk_i => dm_reg.command[27].CLK
clk_i => dm_reg.command[28].CLK
clk_i => dm_reg.command[29].CLK
clk_i => dm_reg.command[30].CLK
clk_i => dm_reg.command[31].CLK
clk_i => dm_reg.progbuf[1][0].CLK
clk_i => dm_reg.progbuf[1][1].CLK
clk_i => dm_reg.progbuf[1][2].CLK
clk_i => dm_reg.progbuf[1][3].CLK
clk_i => dm_reg.progbuf[1][4].CLK
clk_i => dm_reg.progbuf[1][5].CLK
clk_i => dm_reg.progbuf[1][6].CLK
clk_i => dm_reg.progbuf[1][7].CLK
clk_i => dm_reg.progbuf[1][8].CLK
clk_i => dm_reg.progbuf[1][9].CLK
clk_i => dm_reg.progbuf[1][10].CLK
clk_i => dm_reg.progbuf[1][11].CLK
clk_i => dm_reg.progbuf[1][12].CLK
clk_i => dm_reg.progbuf[1][13].CLK
clk_i => dm_reg.progbuf[1][14].CLK
clk_i => dm_reg.progbuf[1][15].CLK
clk_i => dm_reg.progbuf[1][16].CLK
clk_i => dm_reg.progbuf[1][17].CLK
clk_i => dm_reg.progbuf[1][18].CLK
clk_i => dm_reg.progbuf[1][19].CLK
clk_i => dm_reg.progbuf[1][20].CLK
clk_i => dm_reg.progbuf[1][21].CLK
clk_i => dm_reg.progbuf[1][22].CLK
clk_i => dm_reg.progbuf[1][23].CLK
clk_i => dm_reg.progbuf[1][24].CLK
clk_i => dm_reg.progbuf[1][25].CLK
clk_i => dm_reg.progbuf[1][26].CLK
clk_i => dm_reg.progbuf[1][27].CLK
clk_i => dm_reg.progbuf[1][28].CLK
clk_i => dm_reg.progbuf[1][29].CLK
clk_i => dm_reg.progbuf[1][30].CLK
clk_i => dm_reg.progbuf[1][31].CLK
clk_i => dm_reg.progbuf[0][0].CLK
clk_i => dm_reg.progbuf[0][1].CLK
clk_i => dm_reg.progbuf[0][2].CLK
clk_i => dm_reg.progbuf[0][3].CLK
clk_i => dm_reg.progbuf[0][4].CLK
clk_i => dm_reg.progbuf[0][5].CLK
clk_i => dm_reg.progbuf[0][6].CLK
clk_i => dm_reg.progbuf[0][7].CLK
clk_i => dm_reg.progbuf[0][8].CLK
clk_i => dm_reg.progbuf[0][9].CLK
clk_i => dm_reg.progbuf[0][10].CLK
clk_i => dm_reg.progbuf[0][11].CLK
clk_i => dm_reg.progbuf[0][12].CLK
clk_i => dm_reg.progbuf[0][13].CLK
clk_i => dm_reg.progbuf[0][14].CLK
clk_i => dm_reg.progbuf[0][15].CLK
clk_i => dm_reg.progbuf[0][16].CLK
clk_i => dm_reg.progbuf[0][17].CLK
clk_i => dm_reg.progbuf[0][18].CLK
clk_i => dm_reg.progbuf[0][19].CLK
clk_i => dm_reg.progbuf[0][20].CLK
clk_i => dm_reg.progbuf[0][21].CLK
clk_i => dm_reg.progbuf[0][22].CLK
clk_i => dm_reg.progbuf[0][23].CLK
clk_i => dm_reg.progbuf[0][24].CLK
clk_i => dm_reg.progbuf[0][25].CLK
clk_i => dm_reg.progbuf[0][26].CLK
clk_i => dm_reg.progbuf[0][27].CLK
clk_i => dm_reg.progbuf[0][28].CLK
clk_i => dm_reg.progbuf[0][29].CLK
clk_i => dm_reg.progbuf[0][30].CLK
clk_i => dm_reg.progbuf[0][31].CLK
clk_i => dm_reg.abstractauto_autoexecprogbuf[0].CLK
clk_i => dm_reg.abstractauto_autoexecprogbuf[1].CLK
clk_i => dm_reg.abstractauto_autoexecdata.CLK
clk_i => dm_reg.dmcontrol_dmactive.CLK
clk_i => dm_reg.dmcontrol_ndmreset.CLK
clk_i => dm_ctrl.hart_reset.CLK
clk_i => dm_ctrl.hart_resume_ack.CLK
clk_i => dm_ctrl.hart_resume_req.CLK
clk_i => dm_ctrl.hart_halted.CLK
clk_i => dci.execute_req.CLK
clk_i => dm_ctrl.cmderr[0].CLK
clk_i => dm_ctrl.cmderr[1].CLK
clk_i => dm_ctrl.cmderr[2].CLK
clk_i => dm_ctrl.illegal_cmd.CLK
clk_i => dm_ctrl.illegal_state.CLK
clk_i => dm_ctrl.pbuf_en.CLK
clk_i => dm_ctrl.ldsw_progbuf[0].CLK
clk_i => dm_ctrl.ldsw_progbuf[1].CLK
clk_i => dm_ctrl.ldsw_progbuf[2].CLK
clk_i => dm_ctrl.ldsw_progbuf[3].CLK
clk_i => dm_ctrl.ldsw_progbuf[4].CLK
clk_i => dm_ctrl.ldsw_progbuf[5].CLK
clk_i => dm_ctrl.ldsw_progbuf[6].CLK
clk_i => dm_ctrl.ldsw_progbuf[7].CLK
clk_i => dm_ctrl.ldsw_progbuf[8].CLK
clk_i => dm_ctrl.ldsw_progbuf[9].CLK
clk_i => dm_ctrl.ldsw_progbuf[10].CLK
clk_i => dm_ctrl.ldsw_progbuf[11].CLK
clk_i => dm_ctrl.ldsw_progbuf[12].CLK
clk_i => dm_ctrl.ldsw_progbuf[13].CLK
clk_i => dm_ctrl.ldsw_progbuf[14].CLK
clk_i => dm_ctrl.ldsw_progbuf[15].CLK
clk_i => dm_ctrl.ldsw_progbuf[16].CLK
clk_i => dm_ctrl.ldsw_progbuf[17].CLK
clk_i => dm_ctrl.ldsw_progbuf[18].CLK
clk_i => dm_ctrl.ldsw_progbuf[19].CLK
clk_i => dm_ctrl.ldsw_progbuf[20].CLK
clk_i => dm_ctrl.ldsw_progbuf[21].CLK
clk_i => dm_ctrl.ldsw_progbuf[22].CLK
clk_i => dm_ctrl.ldsw_progbuf[23].CLK
clk_i => dm_ctrl.ldsw_progbuf[24].CLK
clk_i => dm_ctrl.ldsw_progbuf[25].CLK
clk_i => dm_ctrl.ldsw_progbuf[26].CLK
clk_i => dm_ctrl.ldsw_progbuf[27].CLK
clk_i => dm_ctrl.ldsw_progbuf[28].CLK
clk_i => dm_ctrl.ldsw_progbuf[29].CLK
clk_i => dm_ctrl.ldsw_progbuf[30].CLK
clk_i => dm_ctrl.ldsw_progbuf[31].CLK
clk_i => dm_ctrl.state~1.DATAIN
rstn_i => dm_reg.autoexec_wr.ACLR
rstn_i => dm_reg.clr_acc_err.ACLR
rstn_i => dm_reg.wr_acc_err.ACLR
rstn_i => dm_reg.reset_ack.ACLR
rstn_i => dm_reg.resume_req.ACLR
rstn_i => dm_reg.halt_req.ACLR
rstn_i => dm_reg.command[0].ACLR
rstn_i => dm_reg.command[1].ACLR
rstn_i => dm_reg.command[2].ACLR
rstn_i => dm_reg.command[3].ACLR
rstn_i => dm_reg.command[4].ACLR
rstn_i => dm_reg.command[5].ACLR
rstn_i => dm_reg.command[6].ACLR
rstn_i => dm_reg.command[7].ACLR
rstn_i => dm_reg.command[8].ACLR
rstn_i => dm_reg.command[9].ACLR
rstn_i => dm_reg.command[10].ACLR
rstn_i => dm_reg.command[11].ACLR
rstn_i => dm_reg.command[12].ACLR
rstn_i => dm_reg.command[13].ACLR
rstn_i => dm_reg.command[14].ACLR
rstn_i => dm_reg.command[15].ACLR
rstn_i => dm_reg.command[16].ACLR
rstn_i => dm_reg.command[17].ACLR
rstn_i => dm_reg.command[18].ACLR
rstn_i => dm_reg.command[19].ACLR
rstn_i => dm_reg.command[20].ACLR
rstn_i => dm_reg.command[21].ACLR
rstn_i => dm_reg.command[22].ACLR
rstn_i => dm_reg.command[23].ACLR
rstn_i => dm_reg.command[24].ACLR
rstn_i => dm_reg.command[25].ACLR
rstn_i => dm_reg.command[26].ACLR
rstn_i => dm_reg.command[27].ACLR
rstn_i => dm_reg.command[28].ACLR
rstn_i => dm_reg.command[29].ACLR
rstn_i => dm_reg.command[30].ACLR
rstn_i => dm_reg.command[31].ACLR
rstn_i => dm_reg.progbuf[1][0].PRESET
rstn_i => dm_reg.progbuf[1][1].PRESET
rstn_i => dm_reg.progbuf[1][2].ACLR
rstn_i => dm_reg.progbuf[1][3].ACLR
rstn_i => dm_reg.progbuf[1][4].PRESET
rstn_i => dm_reg.progbuf[1][5].ACLR
rstn_i => dm_reg.progbuf[1][6].ACLR
rstn_i => dm_reg.progbuf[1][7].ACLR
rstn_i => dm_reg.progbuf[1][8].ACLR
rstn_i => dm_reg.progbuf[1][9].ACLR
rstn_i => dm_reg.progbuf[1][10].ACLR
rstn_i => dm_reg.progbuf[1][11].ACLR
rstn_i => dm_reg.progbuf[1][12].ACLR
rstn_i => dm_reg.progbuf[1][13].ACLR
rstn_i => dm_reg.progbuf[1][14].ACLR
rstn_i => dm_reg.progbuf[1][15].ACLR
rstn_i => dm_reg.progbuf[1][16].ACLR
rstn_i => dm_reg.progbuf[1][17].ACLR
rstn_i => dm_reg.progbuf[1][18].ACLR
rstn_i => dm_reg.progbuf[1][19].ACLR
rstn_i => dm_reg.progbuf[1][20].ACLR
rstn_i => dm_reg.progbuf[1][21].ACLR
rstn_i => dm_reg.progbuf[1][22].ACLR
rstn_i => dm_reg.progbuf[1][23].ACLR
rstn_i => dm_reg.progbuf[1][24].ACLR
rstn_i => dm_reg.progbuf[1][25].ACLR
rstn_i => dm_reg.progbuf[1][26].ACLR
rstn_i => dm_reg.progbuf[1][27].ACLR
rstn_i => dm_reg.progbuf[1][28].ACLR
rstn_i => dm_reg.progbuf[1][29].ACLR
rstn_i => dm_reg.progbuf[1][30].ACLR
rstn_i => dm_reg.progbuf[1][31].ACLR
rstn_i => dm_reg.progbuf[0][0].PRESET
rstn_i => dm_reg.progbuf[0][1].PRESET
rstn_i => dm_reg.progbuf[0][2].ACLR
rstn_i => dm_reg.progbuf[0][3].ACLR
rstn_i => dm_reg.progbuf[0][4].PRESET
rstn_i => dm_reg.progbuf[0][5].ACLR
rstn_i => dm_reg.progbuf[0][6].ACLR
rstn_i => dm_reg.progbuf[0][7].ACLR
rstn_i => dm_reg.progbuf[0][8].ACLR
rstn_i => dm_reg.progbuf[0][9].ACLR
rstn_i => dm_reg.progbuf[0][10].ACLR
rstn_i => dm_reg.progbuf[0][11].ACLR
rstn_i => dm_reg.progbuf[0][12].ACLR
rstn_i => dm_reg.progbuf[0][13].ACLR
rstn_i => dm_reg.progbuf[0][14].ACLR
rstn_i => dm_reg.progbuf[0][15].ACLR
rstn_i => dm_reg.progbuf[0][16].ACLR
rstn_i => dm_reg.progbuf[0][17].ACLR
rstn_i => dm_reg.progbuf[0][18].ACLR
rstn_i => dm_reg.progbuf[0][19].ACLR
rstn_i => dm_reg.progbuf[0][20].ACLR
rstn_i => dm_reg.progbuf[0][21].ACLR
rstn_i => dm_reg.progbuf[0][22].ACLR
rstn_i => dm_reg.progbuf[0][23].ACLR
rstn_i => dm_reg.progbuf[0][24].ACLR
rstn_i => dm_reg.progbuf[0][25].ACLR
rstn_i => dm_reg.progbuf[0][26].ACLR
rstn_i => dm_reg.progbuf[0][27].ACLR
rstn_i => dm_reg.progbuf[0][28].ACLR
rstn_i => dm_reg.progbuf[0][29].ACLR
rstn_i => dm_reg.progbuf[0][30].ACLR
rstn_i => dm_reg.progbuf[0][31].ACLR
rstn_i => dm_reg.abstractauto_autoexecprogbuf[0].ACLR
rstn_i => dm_reg.abstractauto_autoexecprogbuf[1].ACLR
rstn_i => dm_reg.abstractauto_autoexecdata.ACLR
rstn_i => dm_reg.dmcontrol_dmactive.ACLR
rstn_i => dm_reg.dmcontrol_ndmreset.ACLR
rstn_i => dm_ctrl.hart_reset.ACLR
rstn_i => dm_ctrl.hart_resume_ack.ACLR
rstn_i => dm_ctrl.hart_resume_req.ACLR
rstn_i => dm_ctrl.hart_halted.ACLR
rstn_i => dci.data_reg[0].ACLR
rstn_i => dci.data_reg[1].ACLR
rstn_i => dci.data_reg[2].ACLR
rstn_i => dci.data_reg[3].ACLR
rstn_i => dci.data_reg[4].ACLR
rstn_i => dci.data_reg[5].ACLR
rstn_i => dci.data_reg[6].ACLR
rstn_i => dci.data_reg[7].ACLR
rstn_i => dci.data_reg[8].ACLR
rstn_i => dci.data_reg[9].ACLR
rstn_i => dci.data_reg[10].ACLR
rstn_i => dci.data_reg[11].ACLR
rstn_i => dci.data_reg[12].ACLR
rstn_i => dci.data_reg[13].ACLR
rstn_i => dci.data_reg[14].ACLR
rstn_i => dci.data_reg[15].ACLR
rstn_i => dci.data_reg[16].ACLR
rstn_i => dci.data_reg[17].ACLR
rstn_i => dci.data_reg[18].ACLR
rstn_i => dci.data_reg[19].ACLR
rstn_i => dci.data_reg[20].ACLR
rstn_i => dci.data_reg[21].ACLR
rstn_i => dci.data_reg[22].ACLR
rstn_i => dci.data_reg[23].ACLR
rstn_i => dci.data_reg[24].ACLR
rstn_i => dci.data_reg[25].ACLR
rstn_i => dci.data_reg[26].ACLR
rstn_i => dci.data_reg[27].ACLR
rstn_i => dci.data_reg[28].ACLR
rstn_i => dci.data_reg[29].ACLR
rstn_i => dci.data_reg[30].ACLR
rstn_i => dci.data_reg[31].ACLR
rstn_i => dci.exception_ack.ACLR
rstn_i => dci.execute_ack.ACLR
rstn_i => dci.resume_ack.ACLR
rstn_i => dci.halt_ack.ACLR
cpu_debug_i => rden.IN0
cpu_debug_i => wren.IN0
dmi_req_i.data[0] => dm_reg.DATAB
dmi_req_i.data[0] => dm_reg.DATAB
dmi_req_i.data[0] => dm_reg.DATAB
dmi_req_i.data[0] => dm_reg.DATAB
dmi_req_i.data[0] => dm_reg.DATAA
dmi_req_i.data[0] => dci.DATAB
dmi_req_i.data[1] => dm_reg.DATAB
dmi_req_i.data[1] => dm_reg.DATAB
dmi_req_i.data[1] => dm_reg.DATAB
dmi_req_i.data[1] => dm_reg.DATAA
dmi_req_i.data[1] => dci.DATAB
dmi_req_i.data[2] => dm_reg.DATAB
dmi_req_i.data[2] => dm_reg.DATAB
dmi_req_i.data[2] => dm_reg.DATAA
dmi_req_i.data[2] => dci.DATAB
dmi_req_i.data[3] => dm_reg.DATAB
dmi_req_i.data[3] => dm_reg.DATAB
dmi_req_i.data[3] => dm_reg.DATAA
dmi_req_i.data[3] => dci.DATAB
dmi_req_i.data[4] => dm_reg.DATAB
dmi_req_i.data[4] => dm_reg.DATAB
dmi_req_i.data[4] => dm_reg.DATAA
dmi_req_i.data[4] => dci.DATAB
dmi_req_i.data[5] => dm_reg.DATAB
dmi_req_i.data[5] => dm_reg.DATAB
dmi_req_i.data[5] => dm_reg.DATAA
dmi_req_i.data[5] => dci.DATAB
dmi_req_i.data[6] => dm_reg.DATAB
dmi_req_i.data[6] => dm_reg.DATAB
dmi_req_i.data[6] => dm_reg.DATAA
dmi_req_i.data[6] => dci.DATAB
dmi_req_i.data[7] => dm_reg.DATAB
dmi_req_i.data[7] => dm_reg.DATAB
dmi_req_i.data[7] => dm_reg.DATAA
dmi_req_i.data[7] => dci.DATAB
dmi_req_i.data[8] => dm_reg.DATAB
dmi_req_i.data[8] => dm_reg.DATAB
dmi_req_i.data[8] => dm_reg.DATAA
dmi_req_i.data[8] => dci.DATAB
dmi_req_i.data[8] => Equal9.IN2
dmi_req_i.data[9] => dm_reg.DATAB
dmi_req_i.data[9] => dm_reg.DATAB
dmi_req_i.data[9] => dm_reg.DATAA
dmi_req_i.data[9] => dci.DATAB
dmi_req_i.data[9] => Equal9.IN1
dmi_req_i.data[10] => dm_reg.DATAB
dmi_req_i.data[10] => dm_reg.DATAB
dmi_req_i.data[10] => dm_reg.DATAA
dmi_req_i.data[10] => dci.DATAB
dmi_req_i.data[10] => Equal9.IN0
dmi_req_i.data[11] => dm_reg.DATAB
dmi_req_i.data[11] => dm_reg.DATAB
dmi_req_i.data[11] => dm_reg.DATAA
dmi_req_i.data[11] => dci.DATAB
dmi_req_i.data[12] => dm_reg.DATAB
dmi_req_i.data[12] => dm_reg.DATAB
dmi_req_i.data[12] => dm_reg.DATAA
dmi_req_i.data[12] => dci.DATAB
dmi_req_i.data[13] => dm_reg.DATAB
dmi_req_i.data[13] => dm_reg.DATAB
dmi_req_i.data[13] => dm_reg.DATAA
dmi_req_i.data[13] => dci.DATAB
dmi_req_i.data[14] => dm_reg.DATAB
dmi_req_i.data[14] => dm_reg.DATAB
dmi_req_i.data[14] => dm_reg.DATAA
dmi_req_i.data[14] => dci.DATAB
dmi_req_i.data[15] => dm_reg.DATAB
dmi_req_i.data[15] => dm_reg.DATAB
dmi_req_i.data[15] => dm_reg.DATAA
dmi_req_i.data[15] => dci.DATAB
dmi_req_i.data[16] => dm_reg.DATAB
dmi_req_i.data[16] => dm_reg.DATAB
dmi_req_i.data[16] => dm_reg.DATAB
dmi_req_i.data[16] => dm_reg.DATAA
dmi_req_i.data[16] => dci.DATAB
dmi_req_i.data[17] => dm_reg.DATAB
dmi_req_i.data[17] => dm_reg.DATAB
dmi_req_i.data[17] => dm_reg.DATAB
dmi_req_i.data[17] => dm_reg.DATAA
dmi_req_i.data[17] => dci.DATAB
dmi_req_i.data[18] => dm_reg.DATAB
dmi_req_i.data[18] => dm_reg.DATAB
dmi_req_i.data[18] => dm_reg.DATAA
dmi_req_i.data[18] => dci.DATAB
dmi_req_i.data[19] => dm_reg.DATAB
dmi_req_i.data[19] => dm_reg.DATAB
dmi_req_i.data[19] => dm_reg.DATAA
dmi_req_i.data[19] => dci.DATAB
dmi_req_i.data[20] => dm_reg.DATAB
dmi_req_i.data[20] => dm_reg.DATAB
dmi_req_i.data[20] => dm_reg.DATAA
dmi_req_i.data[20] => dci.DATAB
dmi_req_i.data[21] => dm_reg.DATAB
dmi_req_i.data[21] => dm_reg.DATAB
dmi_req_i.data[21] => dm_reg.DATAA
dmi_req_i.data[21] => dci.DATAB
dmi_req_i.data[22] => dm_reg.DATAB
dmi_req_i.data[22] => dm_reg.DATAB
dmi_req_i.data[22] => dm_reg.DATAA
dmi_req_i.data[22] => dci.DATAB
dmi_req_i.data[23] => dm_reg.DATAB
dmi_req_i.data[23] => dm_reg.DATAB
dmi_req_i.data[23] => dm_reg.DATAA
dmi_req_i.data[23] => dci.DATAB
dmi_req_i.data[24] => dm_reg.DATAB
dmi_req_i.data[24] => dm_reg.DATAB
dmi_req_i.data[24] => dm_reg.DATAA
dmi_req_i.data[24] => dci.DATAB
dmi_req_i.data[25] => dm_reg.DATAB
dmi_req_i.data[25] => dm_reg.DATAB
dmi_req_i.data[25] => dm_reg.DATAA
dmi_req_i.data[25] => dci.DATAB
dmi_req_i.data[26] => dm_reg.DATAB
dmi_req_i.data[26] => dm_reg.DATAB
dmi_req_i.data[26] => dm_reg.DATAA
dmi_req_i.data[26] => dci.DATAB
dmi_req_i.data[27] => dm_reg.DATAB
dmi_req_i.data[27] => dm_reg.DATAB
dmi_req_i.data[27] => dm_reg.DATAA
dmi_req_i.data[27] => dci.DATAB
dmi_req_i.data[28] => dm_reg.DATAB
dmi_req_i.data[28] => dm_reg.DATAB
dmi_req_i.data[28] => dm_reg.DATAB
dmi_req_i.data[28] => dm_reg.DATAA
dmi_req_i.data[28] => dci.DATAB
dmi_req_i.data[29] => dm_reg.DATAB
dmi_req_i.data[29] => dm_reg.DATAB
dmi_req_i.data[29] => dm_reg.DATAA
dmi_req_i.data[29] => dci.DATAB
dmi_req_i.data[30] => dm_reg.DATAB
dmi_req_i.data[30] => dm_reg.DATAB
dmi_req_i.data[30] => dm_reg.DATAB
dmi_req_i.data[30] => dm_reg.DATAA
dmi_req_i.data[30] => dci.DATAB
dmi_req_i.data[31] => dm_reg.DATAB
dmi_req_i.data[31] => dm_reg.DATAB
dmi_req_i.data[31] => dm_reg.DATAB
dmi_req_i.data[31] => dm_reg.DATAA
dmi_req_i.data[31] => dci.DATAB
dmi_req_i.op[0] => Equal0.IN0
dmi_req_i.op[0] => Equal1.IN1
dmi_req_i.op[1] => Equal0.IN1
dmi_req_i.op[1] => Equal1.IN0
dmi_req_i.addr[0] => Mux0.IN133
dmi_req_i.addr[0] => Mux1.IN133
dmi_req_i.addr[0] => Mux2.IN133
dmi_req_i.addr[0] => Mux3.IN133
dmi_req_i.addr[0] => Mux4.IN133
dmi_req_i.addr[0] => Mux5.IN133
dmi_req_i.addr[0] => Mux6.IN133
dmi_req_i.addr[0] => Mux7.IN133
dmi_req_i.addr[0] => Mux8.IN133
dmi_req_i.addr[0] => Mux9.IN133
dmi_req_i.addr[0] => Mux10.IN133
dmi_req_i.addr[0] => Mux11.IN133
dmi_req_i.addr[0] => Mux12.IN132
dmi_req_i.addr[0] => Mux13.IN132
dmi_req_i.addr[0] => Mux14.IN131
dmi_req_i.addr[0] => Mux15.IN131
dmi_req_i.addr[0] => Mux16.IN133
dmi_req_i.addr[0] => Mux17.IN133
dmi_req_i.addr[0] => Mux18.IN132
dmi_req_i.addr[0] => Mux19.IN131
dmi_req_i.addr[0] => Mux20.IN133
dmi_req_i.addr[0] => Mux21.IN132
dmi_req_i.addr[0] => Mux22.IN131
dmi_req_i.addr[0] => Mux23.IN131
dmi_req_i.addr[0] => Mux24.IN133
dmi_req_i.addr[0] => Mux25.IN133
dmi_req_i.addr[0] => Mux26.IN133
dmi_req_i.addr[0] => Mux27.IN133
dmi_req_i.addr[0] => Mux28.IN133
dmi_req_i.addr[0] => Mux29.IN133
dmi_req_i.addr[0] => Mux30.IN132
dmi_req_i.addr[0] => Mux31.IN130
dmi_req_i.addr[0] => Equal6.IN5
dmi_req_i.addr[0] => Equal7.IN6
dmi_req_i.addr[0] => Equal8.IN4
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => dm_reg.OUTPUTSELECT
dmi_req_i.addr[0] => Equal11.IN3
dmi_req_i.addr[0] => Equal12.IN5
dmi_req_i.addr[0] => Equal13.IN5
dmi_req_i.addr[0] => Equal14.IN6
dmi_req_i.addr[1] => Mux0.IN132
dmi_req_i.addr[1] => Mux1.IN132
dmi_req_i.addr[1] => Mux2.IN132
dmi_req_i.addr[1] => Mux3.IN132
dmi_req_i.addr[1] => Mux4.IN132
dmi_req_i.addr[1] => Mux5.IN132
dmi_req_i.addr[1] => Mux6.IN132
dmi_req_i.addr[1] => Mux7.IN132
dmi_req_i.addr[1] => Mux8.IN132
dmi_req_i.addr[1] => Mux9.IN132
dmi_req_i.addr[1] => Mux10.IN132
dmi_req_i.addr[1] => Mux11.IN132
dmi_req_i.addr[1] => Mux12.IN131
dmi_req_i.addr[1] => Mux13.IN131
dmi_req_i.addr[1] => Mux14.IN130
dmi_req_i.addr[1] => Mux15.IN130
dmi_req_i.addr[1] => Mux16.IN132
dmi_req_i.addr[1] => Mux17.IN132
dmi_req_i.addr[1] => Mux18.IN131
dmi_req_i.addr[1] => Mux19.IN130
dmi_req_i.addr[1] => Mux20.IN132
dmi_req_i.addr[1] => Mux21.IN131
dmi_req_i.addr[1] => Mux22.IN130
dmi_req_i.addr[1] => Mux23.IN130
dmi_req_i.addr[1] => Mux24.IN132
dmi_req_i.addr[1] => Mux25.IN132
dmi_req_i.addr[1] => Mux26.IN132
dmi_req_i.addr[1] => Mux27.IN132
dmi_req_i.addr[1] => Mux28.IN132
dmi_req_i.addr[1] => Mux29.IN132
dmi_req_i.addr[1] => Mux30.IN131
dmi_req_i.addr[1] => Mux31.IN129
dmi_req_i.addr[1] => Equal6.IN4
dmi_req_i.addr[1] => Equal7.IN5
dmi_req_i.addr[1] => Equal8.IN3
dmi_req_i.addr[1] => Equal10.IN4
dmi_req_i.addr[1] => Equal11.IN6
dmi_req_i.addr[1] => Equal12.IN4
dmi_req_i.addr[1] => Equal13.IN4
dmi_req_i.addr[1] => Equal14.IN4
dmi_req_i.addr[2] => Mux0.IN131
dmi_req_i.addr[2] => Mux1.IN131
dmi_req_i.addr[2] => Mux2.IN131
dmi_req_i.addr[2] => Mux3.IN131
dmi_req_i.addr[2] => Mux4.IN131
dmi_req_i.addr[2] => Mux5.IN131
dmi_req_i.addr[2] => Mux6.IN131
dmi_req_i.addr[2] => Mux7.IN131
dmi_req_i.addr[2] => Mux8.IN131
dmi_req_i.addr[2] => Mux9.IN131
dmi_req_i.addr[2] => Mux10.IN131
dmi_req_i.addr[2] => Mux11.IN131
dmi_req_i.addr[2] => Mux12.IN130
dmi_req_i.addr[2] => Mux13.IN130
dmi_req_i.addr[2] => Mux14.IN129
dmi_req_i.addr[2] => Mux15.IN129
dmi_req_i.addr[2] => Mux16.IN131
dmi_req_i.addr[2] => Mux17.IN131
dmi_req_i.addr[2] => Mux18.IN130
dmi_req_i.addr[2] => Mux19.IN129
dmi_req_i.addr[2] => Mux20.IN131
dmi_req_i.addr[2] => Mux21.IN130
dmi_req_i.addr[2] => Mux22.IN129
dmi_req_i.addr[2] => Mux23.IN129
dmi_req_i.addr[2] => Mux24.IN131
dmi_req_i.addr[2] => Mux25.IN131
dmi_req_i.addr[2] => Mux26.IN131
dmi_req_i.addr[2] => Mux27.IN131
dmi_req_i.addr[2] => Mux28.IN131
dmi_req_i.addr[2] => Mux29.IN131
dmi_req_i.addr[2] => Mux30.IN130
dmi_req_i.addr[2] => Mux31.IN128
dmi_req_i.addr[2] => Equal6.IN3
dmi_req_i.addr[2] => Equal7.IN4
dmi_req_i.addr[2] => Equal8.IN2
dmi_req_i.addr[2] => Equal10.IN3
dmi_req_i.addr[2] => Equal11.IN5
dmi_req_i.addr[2] => Equal12.IN6
dmi_req_i.addr[2] => Equal13.IN3
dmi_req_i.addr[2] => Equal14.IN3
dmi_req_i.addr[3] => Mux0.IN130
dmi_req_i.addr[3] => Mux1.IN130
dmi_req_i.addr[3] => Mux2.IN130
dmi_req_i.addr[3] => Mux3.IN130
dmi_req_i.addr[3] => Mux4.IN130
dmi_req_i.addr[3] => Mux5.IN130
dmi_req_i.addr[3] => Mux6.IN130
dmi_req_i.addr[3] => Mux7.IN130
dmi_req_i.addr[3] => Mux8.IN130
dmi_req_i.addr[3] => Mux9.IN130
dmi_req_i.addr[3] => Mux10.IN130
dmi_req_i.addr[3] => Mux11.IN130
dmi_req_i.addr[3] => Mux12.IN129
dmi_req_i.addr[3] => Mux13.IN129
dmi_req_i.addr[3] => Mux14.IN128
dmi_req_i.addr[3] => Mux15.IN128
dmi_req_i.addr[3] => Mux16.IN130
dmi_req_i.addr[3] => Mux17.IN130
dmi_req_i.addr[3] => Mux18.IN129
dmi_req_i.addr[3] => Mux19.IN128
dmi_req_i.addr[3] => Mux20.IN130
dmi_req_i.addr[3] => Mux21.IN129
dmi_req_i.addr[3] => Mux22.IN128
dmi_req_i.addr[3] => Mux23.IN128
dmi_req_i.addr[3] => Mux24.IN130
dmi_req_i.addr[3] => Mux25.IN130
dmi_req_i.addr[3] => Mux26.IN130
dmi_req_i.addr[3] => Mux27.IN130
dmi_req_i.addr[3] => Mux28.IN130
dmi_req_i.addr[3] => Mux29.IN130
dmi_req_i.addr[3] => Mux30.IN129
dmi_req_i.addr[3] => Mux31.IN127
dmi_req_i.addr[3] => Equal6.IN2
dmi_req_i.addr[3] => Equal7.IN2
dmi_req_i.addr[3] => Equal8.IN6
dmi_req_i.addr[3] => Equal10.IN2
dmi_req_i.addr[3] => Equal11.IN2
dmi_req_i.addr[3] => Equal12.IN3
dmi_req_i.addr[3] => Equal13.IN2
dmi_req_i.addr[3] => Equal14.IN2
dmi_req_i.addr[4] => Mux0.IN129
dmi_req_i.addr[4] => Mux1.IN129
dmi_req_i.addr[4] => Mux2.IN129
dmi_req_i.addr[4] => Mux3.IN129
dmi_req_i.addr[4] => Mux4.IN129
dmi_req_i.addr[4] => Mux5.IN129
dmi_req_i.addr[4] => Mux6.IN129
dmi_req_i.addr[4] => Mux7.IN129
dmi_req_i.addr[4] => Mux8.IN129
dmi_req_i.addr[4] => Mux9.IN129
dmi_req_i.addr[4] => Mux10.IN129
dmi_req_i.addr[4] => Mux11.IN129
dmi_req_i.addr[4] => Mux12.IN128
dmi_req_i.addr[4] => Mux13.IN128
dmi_req_i.addr[4] => Mux14.IN127
dmi_req_i.addr[4] => Mux15.IN127
dmi_req_i.addr[4] => Mux16.IN129
dmi_req_i.addr[4] => Mux17.IN129
dmi_req_i.addr[4] => Mux18.IN128
dmi_req_i.addr[4] => Mux19.IN127
dmi_req_i.addr[4] => Mux20.IN129
dmi_req_i.addr[4] => Mux21.IN128
dmi_req_i.addr[4] => Mux22.IN127
dmi_req_i.addr[4] => Mux23.IN127
dmi_req_i.addr[4] => Mux24.IN129
dmi_req_i.addr[4] => Mux25.IN129
dmi_req_i.addr[4] => Mux26.IN129
dmi_req_i.addr[4] => Mux27.IN129
dmi_req_i.addr[4] => Mux28.IN129
dmi_req_i.addr[4] => Mux29.IN129
dmi_req_i.addr[4] => Mux30.IN128
dmi_req_i.addr[4] => Mux31.IN126
dmi_req_i.addr[4] => Equal6.IN6
dmi_req_i.addr[4] => Equal7.IN3
dmi_req_i.addr[4] => Equal8.IN5
dmi_req_i.addr[4] => Equal10.IN1
dmi_req_i.addr[4] => Equal11.IN4
dmi_req_i.addr[4] => Equal12.IN2
dmi_req_i.addr[4] => Equal13.IN1
dmi_req_i.addr[4] => Equal14.IN1
dmi_req_i.addr[5] => Mux0.IN128
dmi_req_i.addr[5] => Mux1.IN128
dmi_req_i.addr[5] => Mux2.IN128
dmi_req_i.addr[5] => Mux3.IN128
dmi_req_i.addr[5] => Mux4.IN128
dmi_req_i.addr[5] => Mux5.IN128
dmi_req_i.addr[5] => Mux6.IN128
dmi_req_i.addr[5] => Mux7.IN128
dmi_req_i.addr[5] => Mux8.IN128
dmi_req_i.addr[5] => Mux9.IN128
dmi_req_i.addr[5] => Mux10.IN128
dmi_req_i.addr[5] => Mux11.IN128
dmi_req_i.addr[5] => Mux12.IN127
dmi_req_i.addr[5] => Mux13.IN127
dmi_req_i.addr[5] => Mux14.IN126
dmi_req_i.addr[5] => Mux15.IN126
dmi_req_i.addr[5] => Mux16.IN128
dmi_req_i.addr[5] => Mux17.IN128
dmi_req_i.addr[5] => Mux18.IN127
dmi_req_i.addr[5] => Mux19.IN126
dmi_req_i.addr[5] => Mux20.IN128
dmi_req_i.addr[5] => Mux21.IN127
dmi_req_i.addr[5] => Mux22.IN126
dmi_req_i.addr[5] => Mux23.IN126
dmi_req_i.addr[5] => Mux24.IN128
dmi_req_i.addr[5] => Mux25.IN128
dmi_req_i.addr[5] => Mux26.IN128
dmi_req_i.addr[5] => Mux27.IN128
dmi_req_i.addr[5] => Mux28.IN128
dmi_req_i.addr[5] => Mux29.IN128
dmi_req_i.addr[5] => Mux30.IN127
dmi_req_i.addr[5] => Mux31.IN125
dmi_req_i.addr[5] => Equal6.IN1
dmi_req_i.addr[5] => Equal7.IN1
dmi_req_i.addr[5] => Equal8.IN1
dmi_req_i.addr[5] => Equal10.IN5
dmi_req_i.addr[5] => Equal11.IN1
dmi_req_i.addr[5] => Equal12.IN1
dmi_req_i.addr[5] => Equal13.IN6
dmi_req_i.addr[5] => Equal14.IN5
dmi_req_i.addr[6] => Mux0.IN127
dmi_req_i.addr[6] => Mux1.IN127
dmi_req_i.addr[6] => Mux2.IN127
dmi_req_i.addr[6] => Mux3.IN127
dmi_req_i.addr[6] => Mux4.IN127
dmi_req_i.addr[6] => Mux5.IN127
dmi_req_i.addr[6] => Mux6.IN127
dmi_req_i.addr[6] => Mux7.IN127
dmi_req_i.addr[6] => Mux8.IN127
dmi_req_i.addr[6] => Mux9.IN127
dmi_req_i.addr[6] => Mux10.IN127
dmi_req_i.addr[6] => Mux11.IN127
dmi_req_i.addr[6] => Mux12.IN126
dmi_req_i.addr[6] => Mux13.IN126
dmi_req_i.addr[6] => Mux14.IN125
dmi_req_i.addr[6] => Mux15.IN125
dmi_req_i.addr[6] => Mux16.IN127
dmi_req_i.addr[6] => Mux17.IN127
dmi_req_i.addr[6] => Mux18.IN126
dmi_req_i.addr[6] => Mux19.IN125
dmi_req_i.addr[6] => Mux20.IN127
dmi_req_i.addr[6] => Mux21.IN126
dmi_req_i.addr[6] => Mux22.IN125
dmi_req_i.addr[6] => Mux23.IN125
dmi_req_i.addr[6] => Mux24.IN127
dmi_req_i.addr[6] => Mux25.IN127
dmi_req_i.addr[6] => Mux26.IN127
dmi_req_i.addr[6] => Mux27.IN127
dmi_req_i.addr[6] => Mux28.IN127
dmi_req_i.addr[6] => Mux29.IN127
dmi_req_i.addr[6] => Mux30.IN126
dmi_req_i.addr[6] => Mux31.IN124
dmi_req_i.addr[6] => Equal6.IN0
dmi_req_i.addr[6] => Equal7.IN0
dmi_req_i.addr[6] => Equal8.IN0
dmi_req_i.addr[6] => Equal10.IN0
dmi_req_i.addr[6] => Equal11.IN0
dmi_req_i.addr[6] => Equal12.IN0
dmi_req_i.addr[6] => Equal13.IN0
dmi_req_i.addr[6] => Equal14.IN0
dmi_rsp_o.ack <= dmi_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[0] <= dmi_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[1] <= dmi_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[2] <= dmi_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[3] <= dmi_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[4] <= dmi_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[5] <= dmi_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[6] <= dmi_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[7] <= dmi_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[8] <= dmi_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[9] <= dmi_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[10] <= dmi_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[11] <= dmi_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[12] <= dmi_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[13] <= dmi_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[14] <= dmi_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[15] <= dmi_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[16] <= dmi_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[17] <= dmi_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[18] <= dmi_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[19] <= dmi_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[20] <= dmi_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[21] <= dmi_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[22] <= dmi_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[23] <= dmi_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[24] <= dmi_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[25] <= dmi_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[26] <= dmi_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[27] <= dmi_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[28] <= dmi_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[29] <= dmi_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[30] <= dmi_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmi_rsp_o.data[31] <= dmi_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.re => rden.IN1
bus_req_i.we => wren.IN1
bus_req_i.ben[0] => dci.DATAB
bus_req_i.ben[1] => dci.DATAB
bus_req_i.ben[2] => dci.DATAB
bus_req_i.ben[3] => dci.DATAB
bus_req_i.data[0] => dci.DATAB
bus_req_i.data[1] => dci.DATAB
bus_req_i.data[2] => dci.DATAB
bus_req_i.data[3] => dci.DATAB
bus_req_i.data[4] => dci.DATAB
bus_req_i.data[5] => dci.DATAB
bus_req_i.data[6] => dci.DATAB
bus_req_i.data[7] => dci.DATAB
bus_req_i.data[8] => dci.DATAB
bus_req_i.data[9] => dci.DATAB
bus_req_i.data[10] => dci.DATAB
bus_req_i.data[11] => dci.DATAB
bus_req_i.data[12] => dci.DATAB
bus_req_i.data[13] => dci.DATAB
bus_req_i.data[14] => dci.DATAB
bus_req_i.data[15] => dci.DATAB
bus_req_i.data[16] => dci.DATAB
bus_req_i.data[17] => dci.DATAB
bus_req_i.data[18] => dci.DATAB
bus_req_i.data[19] => dci.DATAB
bus_req_i.data[20] => dci.DATAB
bus_req_i.data[21] => dci.DATAB
bus_req_i.data[22] => dci.DATAB
bus_req_i.data[23] => dci.DATAB
bus_req_i.data[24] => dci.DATAB
bus_req_i.data[25] => dci.DATAB
bus_req_i.data[26] => dci.DATAB
bus_req_i.data[27] => dci.DATAB
bus_req_i.data[28] => dci.DATAB
bus_req_i.data[29] => dci.DATAB
bus_req_i.data[30] => dci.DATAB
bus_req_i.data[31] => dci.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux32.IN19
bus_req_i.addr[2] => Mux33.IN19
bus_req_i.addr[2] => Mux34.IN19
bus_req_i.addr[2] => Mux35.IN19
bus_req_i.addr[2] => Mux36.IN19
bus_req_i.addr[2] => Mux37.IN19
bus_req_i.addr[2] => Mux38.IN19
bus_req_i.addr[2] => Mux39.IN19
bus_req_i.addr[2] => Mux40.IN10
bus_req_i.addr[2] => Mux41.IN19
bus_req_i.addr[2] => Mux42.IN19
bus_req_i.addr[2] => Mux43.IN10
bus_req_i.addr[2] => Mux44.IN19
bus_req_i.addr[2] => Mux45.IN19
bus_req_i.addr[2] => Mux46.IN19
bus_req_i.addr[2] => Mux47.IN19
bus_req_i.addr[2] => Mux48.IN19
bus_req_i.addr[2] => Mux49.IN19
bus_req_i.addr[2] => Mux50.IN19
bus_req_i.addr[2] => Mux51.IN19
bus_req_i.addr[2] => Mux52.IN2
bus_req_i.addr[2] => Mux53.IN2
bus_req_i.addr[2] => Mux54.IN2
bus_req_i.addr[2] => Mux55.IN2
bus_req_i.addr[2] => Mux56.IN2
bus_req_i.addr[2] => Mux57.IN2
bus_req_i.addr[2] => Mux58.IN2
bus_req_i.addr[2] => Mux59.IN2
bus_req_i.addr[2] => Mux60.IN2
bus_req_i.addr[2] => Mux61.IN2
bus_req_i.addr[2] => Mux62.IN2
bus_req_i.addr[2] => Mux63.IN2
bus_req_i.addr[2] => Mux64.IN2
bus_req_i.addr[2] => Mux65.IN2
bus_req_i.addr[2] => Mux66.IN2
bus_req_i.addr[2] => Mux67.IN2
bus_req_i.addr[2] => Mux68.IN2
bus_req_i.addr[2] => Mux69.IN2
bus_req_i.addr[2] => Mux70.IN2
bus_req_i.addr[2] => Mux71.IN2
bus_req_i.addr[2] => Mux72.IN2
bus_req_i.addr[2] => Mux73.IN2
bus_req_i.addr[2] => Mux74.IN2
bus_req_i.addr[2] => Mux75.IN2
bus_req_i.addr[2] => Mux76.IN2
bus_req_i.addr[2] => Mux77.IN2
bus_req_i.addr[2] => Mux78.IN2
bus_req_i.addr[2] => Mux79.IN2
bus_req_i.addr[2] => Mux80.IN2
bus_req_i.addr[2] => Mux81.IN2
bus_req_i.addr[2] => Mux82.IN2
bus_req_i.addr[2] => Mux83.IN2
bus_req_i.addr[3] => Mux32.IN18
bus_req_i.addr[3] => Mux33.IN18
bus_req_i.addr[3] => Mux34.IN18
bus_req_i.addr[3] => Mux35.IN18
bus_req_i.addr[3] => Mux36.IN18
bus_req_i.addr[3] => Mux37.IN18
bus_req_i.addr[3] => Mux38.IN18
bus_req_i.addr[3] => Mux39.IN18
bus_req_i.addr[3] => Mux41.IN18
bus_req_i.addr[3] => Mux42.IN18
bus_req_i.addr[3] => Mux44.IN18
bus_req_i.addr[3] => Mux45.IN18
bus_req_i.addr[3] => Mux46.IN18
bus_req_i.addr[3] => Mux47.IN18
bus_req_i.addr[3] => Mux48.IN18
bus_req_i.addr[3] => Mux49.IN18
bus_req_i.addr[3] => Mux50.IN18
bus_req_i.addr[3] => Mux51.IN18
bus_req_i.addr[3] => Mux52.IN1
bus_req_i.addr[3] => Mux53.IN1
bus_req_i.addr[3] => Mux54.IN1
bus_req_i.addr[3] => Mux55.IN1
bus_req_i.addr[3] => Mux56.IN1
bus_req_i.addr[3] => Mux57.IN1
bus_req_i.addr[3] => Mux58.IN1
bus_req_i.addr[3] => Mux59.IN1
bus_req_i.addr[3] => Mux60.IN1
bus_req_i.addr[3] => Mux61.IN1
bus_req_i.addr[3] => Mux62.IN1
bus_req_i.addr[3] => Mux63.IN1
bus_req_i.addr[3] => Mux64.IN1
bus_req_i.addr[3] => Mux65.IN1
bus_req_i.addr[3] => Mux66.IN1
bus_req_i.addr[3] => Mux67.IN1
bus_req_i.addr[3] => Mux68.IN1
bus_req_i.addr[3] => Mux69.IN1
bus_req_i.addr[3] => Mux70.IN1
bus_req_i.addr[3] => Mux71.IN1
bus_req_i.addr[3] => Mux72.IN1
bus_req_i.addr[3] => Mux73.IN1
bus_req_i.addr[3] => Mux74.IN1
bus_req_i.addr[3] => Mux75.IN1
bus_req_i.addr[3] => Mux76.IN1
bus_req_i.addr[3] => Mux77.IN1
bus_req_i.addr[3] => Mux78.IN1
bus_req_i.addr[3] => Mux79.IN1
bus_req_i.addr[3] => Mux80.IN1
bus_req_i.addr[3] => Mux81.IN1
bus_req_i.addr[3] => Mux82.IN1
bus_req_i.addr[3] => Mux83.IN1
bus_req_i.addr[4] => Mux32.IN17
bus_req_i.addr[4] => Mux33.IN17
bus_req_i.addr[4] => Mux34.IN17
bus_req_i.addr[4] => Mux35.IN17
bus_req_i.addr[4] => Mux36.IN17
bus_req_i.addr[4] => Mux37.IN17
bus_req_i.addr[4] => Mux38.IN17
bus_req_i.addr[4] => Mux39.IN17
bus_req_i.addr[4] => Mux40.IN9
bus_req_i.addr[4] => Mux41.IN17
bus_req_i.addr[4] => Mux42.IN17
bus_req_i.addr[4] => Mux43.IN9
bus_req_i.addr[4] => Mux44.IN17
bus_req_i.addr[4] => Mux45.IN17
bus_req_i.addr[4] => Mux46.IN17
bus_req_i.addr[4] => Mux47.IN17
bus_req_i.addr[4] => Mux48.IN17
bus_req_i.addr[4] => Mux49.IN17
bus_req_i.addr[4] => Mux50.IN17
bus_req_i.addr[4] => Mux51.IN17
bus_req_i.addr[5] => Mux32.IN16
bus_req_i.addr[5] => Mux33.IN16
bus_req_i.addr[5] => Mux34.IN16
bus_req_i.addr[5] => Mux35.IN16
bus_req_i.addr[5] => Mux36.IN16
bus_req_i.addr[5] => Mux37.IN16
bus_req_i.addr[5] => Mux38.IN16
bus_req_i.addr[5] => Mux39.IN16
bus_req_i.addr[5] => Mux40.IN8
bus_req_i.addr[5] => Mux41.IN16
bus_req_i.addr[5] => Mux42.IN16
bus_req_i.addr[5] => Mux43.IN8
bus_req_i.addr[5] => Mux44.IN16
bus_req_i.addr[5] => Mux45.IN16
bus_req_i.addr[5] => Mux46.IN16
bus_req_i.addr[5] => Mux47.IN16
bus_req_i.addr[5] => Mux48.IN16
bus_req_i.addr[5] => Mux49.IN16
bus_req_i.addr[5] => Mux50.IN16
bus_req_i.addr[5] => Mux51.IN16
bus_req_i.addr[6] => Mux84.IN4
bus_req_i.addr[6] => Mux85.IN4
bus_req_i.addr[6] => Mux86.IN4
bus_req_i.addr[6] => Mux87.IN4
bus_req_i.addr[6] => Mux88.IN4
bus_req_i.addr[6] => Mux89.IN4
bus_req_i.addr[6] => Mux90.IN4
bus_req_i.addr[6] => Mux91.IN4
bus_req_i.addr[6] => Mux92.IN4
bus_req_i.addr[6] => Mux93.IN4
bus_req_i.addr[6] => Mux94.IN4
bus_req_i.addr[6] => Mux95.IN4
bus_req_i.addr[6] => Mux96.IN4
bus_req_i.addr[6] => Mux97.IN4
bus_req_i.addr[6] => Mux98.IN4
bus_req_i.addr[6] => Mux99.IN3
bus_req_i.addr[6] => Mux100.IN4
bus_req_i.addr[6] => Mux101.IN4
bus_req_i.addr[6] => Mux102.IN4
bus_req_i.addr[6] => Mux103.IN4
bus_req_i.addr[6] => Mux104.IN4
bus_req_i.addr[6] => Mux105.IN4
bus_req_i.addr[6] => Mux106.IN4
bus_req_i.addr[6] => Mux107.IN3
bus_req_i.addr[6] => Mux108.IN4
bus_req_i.addr[6] => Mux109.IN4
bus_req_i.addr[6] => Mux110.IN4
bus_req_i.addr[6] => Mux111.IN4
bus_req_i.addr[6] => Mux112.IN4
bus_req_i.addr[6] => Mux113.IN4
bus_req_i.addr[6] => Mux114.IN4
bus_req_i.addr[6] => Mux115.IN4
bus_req_i.addr[6] => Equal15.IN0
bus_req_i.addr[6] => Equal16.IN1
bus_req_i.addr[7] => Mux84.IN3
bus_req_i.addr[7] => Mux85.IN3
bus_req_i.addr[7] => Mux86.IN3
bus_req_i.addr[7] => Mux87.IN3
bus_req_i.addr[7] => Mux88.IN3
bus_req_i.addr[7] => Mux89.IN3
bus_req_i.addr[7] => Mux90.IN3
bus_req_i.addr[7] => Mux91.IN3
bus_req_i.addr[7] => Mux92.IN3
bus_req_i.addr[7] => Mux93.IN3
bus_req_i.addr[7] => Mux94.IN3
bus_req_i.addr[7] => Mux95.IN3
bus_req_i.addr[7] => Mux96.IN3
bus_req_i.addr[7] => Mux97.IN3
bus_req_i.addr[7] => Mux98.IN3
bus_req_i.addr[7] => Mux99.IN2
bus_req_i.addr[7] => Mux100.IN3
bus_req_i.addr[7] => Mux101.IN3
bus_req_i.addr[7] => Mux102.IN3
bus_req_i.addr[7] => Mux103.IN3
bus_req_i.addr[7] => Mux104.IN3
bus_req_i.addr[7] => Mux105.IN3
bus_req_i.addr[7] => Mux106.IN3
bus_req_i.addr[7] => Mux107.IN2
bus_req_i.addr[7] => Mux108.IN3
bus_req_i.addr[7] => Mux109.IN3
bus_req_i.addr[7] => Mux110.IN3
bus_req_i.addr[7] => Mux111.IN3
bus_req_i.addr[7] => Mux112.IN3
bus_req_i.addr[7] => Mux113.IN3
bus_req_i.addr[7] => Mux114.IN3
bus_req_i.addr[7] => Mux115.IN3
bus_req_i.addr[7] => Equal15.IN1
bus_req_i.addr[7] => Equal16.IN0
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_ndmrstn_o <= cpu_ndmrstn_o.DB_MAX_OUTPUT_PORT_TYPE
cpu_halt_req_o <= cpu_halt_req_o.DB_MAX_OUTPUT_PORT_TYPE


|top|wb_intercon:inst_wb_intercon
clk_i => ~NO_FANOUT~
rst_i => ~NO_FANOUT~
wbm_stb_i => wbs1_stb_o.IN1
wbm_cyc_i => ~NO_FANOUT~
wbm_we_i => wbs_we_o.DATAIN
wbm_ack_o <= wbs1_ack_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_i[0] => wbs1_adr_o[0].DATAIN
wbm_adr_i[1] => wbs1_adr_o[1].DATAIN
wbm_adr_i[2] => wbs1_adr_o[2].DATAIN
wbm_adr_i[3] => wbs1_adr_o[3].DATAIN
wbm_adr_i[4] => wbs1_adr_o[4].DATAIN
wbm_adr_i[5] => wbs1_adr_o[5].DATAIN
wbm_adr_i[6] => wbs1_adr_o[6].DATAIN
wbm_adr_i[7] => wbs1_adr_o[7].DATAIN
wbm_adr_i[8] => wbs1_adr_o[8].DATAIN
wbm_adr_i[9] => wbs1_adr_o[9].DATAIN
wbm_adr_i[10] => wbs1_adr_o[10].DATAIN
wbm_adr_i[11] => wbs1_adr_o[11].DATAIN
wbm_adr_i[12] => wbs1_adr_o[12].DATAIN
wbm_adr_i[13] => wbs1_adr_o[13].DATAIN
wbm_adr_i[14] => wbs1_adr_o[14].DATAIN
wbm_adr_i[15] => wbs1_adr_o[15].DATAIN
wbm_adr_i[16] => wbs1_adr_o[16].DATAIN
wbm_adr_i[17] => wbs1_adr_o[17].DATAIN
wbm_adr_i[18] => wbs1_adr_o[18].DATAIN
wbm_adr_i[19] => wbs1_adr_o[19].DATAIN
wbm_adr_i[20] => wbs1_adr_o[20].DATAIN
wbm_adr_i[21] => wbs1_adr_o[21].DATAIN
wbm_adr_i[22] => wbs1_adr_o[22].DATAIN
wbm_adr_i[23] => wbs1_adr_o[23].DATAIN
wbm_adr_i[24] => wbs1_adr_o[24].DATAIN
wbm_adr_i[25] => wbs1_adr_o[25].DATAIN
wbm_adr_i[26] => wbs1_adr_o[26].DATAIN
wbm_adr_i[27] => wbs1_adr_o[27].DATAIN
wbm_adr_i[28] => Equal0.IN3
wbm_adr_i[29] => Equal0.IN1
wbm_adr_i[30] => Equal0.IN0
wbm_adr_i[31] => Equal0.IN2
wbm_dat_i[0] => wbs_dat_o[0].DATAIN
wbm_dat_i[1] => wbs_dat_o[1].DATAIN
wbm_dat_i[2] => wbs_dat_o[2].DATAIN
wbm_dat_i[3] => wbs_dat_o[3].DATAIN
wbm_dat_i[4] => wbs_dat_o[4].DATAIN
wbm_dat_i[5] => wbs_dat_o[5].DATAIN
wbm_dat_i[6] => wbs_dat_o[6].DATAIN
wbm_dat_i[7] => wbs_dat_o[7].DATAIN
wbm_dat_i[8] => wbs_dat_o[8].DATAIN
wbm_dat_i[9] => wbs_dat_o[9].DATAIN
wbm_dat_i[10] => wbs_dat_o[10].DATAIN
wbm_dat_i[11] => wbs_dat_o[11].DATAIN
wbm_dat_i[12] => wbs_dat_o[12].DATAIN
wbm_dat_i[13] => wbs_dat_o[13].DATAIN
wbm_dat_i[14] => wbs_dat_o[14].DATAIN
wbm_dat_i[15] => wbs_dat_o[15].DATAIN
wbm_dat_i[16] => wbs_dat_o[16].DATAIN
wbm_dat_i[17] => wbs_dat_o[17].DATAIN
wbm_dat_i[18] => wbs_dat_o[18].DATAIN
wbm_dat_i[19] => wbs_dat_o[19].DATAIN
wbm_dat_i[20] => wbs_dat_o[20].DATAIN
wbm_dat_i[21] => wbs_dat_o[21].DATAIN
wbm_dat_i[22] => wbs_dat_o[22].DATAIN
wbm_dat_i[23] => wbs_dat_o[23].DATAIN
wbm_dat_i[24] => wbs_dat_o[24].DATAIN
wbm_dat_i[25] => wbs_dat_o[25].DATAIN
wbm_dat_i[26] => wbs_dat_o[26].DATAIN
wbm_dat_i[27] => wbs_dat_o[27].DATAIN
wbm_dat_i[28] => wbs_dat_o[28].DATAIN
wbm_dat_i[29] => wbs_dat_o[29].DATAIN
wbm_dat_i[30] => wbs_dat_o[30].DATAIN
wbm_dat_i[31] => wbs_dat_o[31].DATAIN
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_i[0] => wbs_sel_o[0].DATAIN
wbm_sel_i[1] => wbs_sel_o[1].DATAIN
wbm_sel_i[2] => wbs_sel_o[2].DATAIN
wbm_sel_i[3] => wbs_sel_o[3].DATAIN
wbs_we_o <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[0] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[1] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[2] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[3] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs1_stb_o <= wbs1_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbs1_ack_i => wbm_ack_o.DATAIN
wbs1_adr_o[0] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[1] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[2] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[3] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[4] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[5] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[6] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[7] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[8] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[9] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[10] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[11] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[12] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[13] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[14] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[15] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[16] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[17] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[18] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[19] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[20] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[21] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[22] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[23] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[24] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[25] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[26] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[27] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_i[0] => wbm_dat_o.DATAB
wbs1_dat_i[1] => wbm_dat_o.DATAB
wbs1_dat_i[2] => wbm_dat_o.DATAB
wbs1_dat_i[3] => wbm_dat_o.DATAB
wbs1_dat_i[4] => wbm_dat_o.DATAB
wbs1_dat_i[5] => wbm_dat_o.DATAB
wbs1_dat_i[6] => wbm_dat_o.DATAB
wbs1_dat_i[7] => wbm_dat_o.DATAB
wbs1_dat_i[8] => wbm_dat_o.DATAB
wbs1_dat_i[9] => wbm_dat_o.DATAB
wbs1_dat_i[10] => wbm_dat_o.DATAB
wbs1_dat_i[11] => wbm_dat_o.DATAB
wbs1_dat_i[12] => wbm_dat_o.DATAB
wbs1_dat_i[13] => wbm_dat_o.DATAB
wbs1_dat_i[14] => wbm_dat_o.DATAB
wbs1_dat_i[15] => wbm_dat_o.DATAB
wbs1_dat_i[16] => wbm_dat_o.DATAB
wbs1_dat_i[17] => wbm_dat_o.DATAB
wbs1_dat_i[18] => wbm_dat_o.DATAB
wbs1_dat_i[19] => wbm_dat_o.DATAB
wbs1_dat_i[20] => wbm_dat_o.DATAB
wbs1_dat_i[21] => wbm_dat_o.DATAB
wbs1_dat_i[22] => wbm_dat_o.DATAB
wbs1_dat_i[23] => wbm_dat_o.DATAB
wbs1_dat_i[24] => wbm_dat_o.DATAB
wbs1_dat_i[25] => wbm_dat_o.DATAB
wbs1_dat_i[26] => wbm_dat_o.DATAB
wbs1_dat_i[27] => wbm_dat_o.DATAB
wbs1_dat_i[28] => wbm_dat_o.DATAB
wbs1_dat_i[29] => wbm_dat_o.DATAB
wbs1_dat_i[30] => wbm_dat_o.DATAB
wbs1_dat_i[31] => wbm_dat_o.DATAB


|top|wb_av_master:inst_wb_av_master
clk_i => av_readdata[0].CLK
clk_i => av_readdata[1].CLK
clk_i => av_readdata[2].CLK
clk_i => av_readdata[3].CLK
clk_i => av_readdata[4].CLK
clk_i => av_readdata[5].CLK
clk_i => av_readdata[6].CLK
clk_i => av_readdata[7].CLK
clk_i => av_readdata[8].CLK
clk_i => av_readdata[9].CLK
clk_i => av_readdata[10].CLK
clk_i => av_readdata[11].CLK
clk_i => av_readdata[12].CLK
clk_i => av_readdata[13].CLK
clk_i => av_readdata[14].CLK
clk_i => av_readdata[15].CLK
clk_i => av_readdata[16].CLK
clk_i => av_readdata[17].CLK
clk_i => av_readdata[18].CLK
clk_i => av_readdata[19].CLK
clk_i => av_readdata[20].CLK
clk_i => av_readdata[21].CLK
clk_i => av_readdata[22].CLK
clk_i => av_readdata[23].CLK
clk_i => av_readdata[24].CLK
clk_i => av_readdata[25].CLK
clk_i => av_readdata[26].CLK
clk_i => av_readdata[27].CLK
clk_i => av_readdata[28].CLK
clk_i => av_readdata[29].CLK
clk_i => av_readdata[30].CLK
clk_i => av_readdata[31].CLK
clk_i => av_byteenable[0].CLK
clk_i => av_byteenable[1].CLK
clk_i => av_byteenable[2].CLK
clk_i => av_byteenable[3].CLK
clk_i => wait_cnt[0].CLK
clk_i => wait_cnt[1].CLK
clk_i => wait_cnt[2].CLK
clk_i => wait_cnt[3].CLK
clk_i => wait_cnt[4].CLK
clk_i => wait_cnt[5].CLK
clk_i => wb_ack.CLK
clk_i => av_write.CLK
clk_i => av_read.CLK
clk_i => fsm_state~7.DATAIN
rst_i => wb_ack.ACLR
rst_i => av_write.ACLR
rst_i => av_read.ACLR
rst_i => fsm_state~9.DATAIN
rst_i => av_readdata[0].ENA
rst_i => wait_cnt[5].ENA
rst_i => wait_cnt[4].ENA
rst_i => wait_cnt[3].ENA
rst_i => wait_cnt[2].ENA
rst_i => wait_cnt[1].ENA
rst_i => wait_cnt[0].ENA
rst_i => av_byteenable[3].ENA
rst_i => av_byteenable[2].ENA
rst_i => av_byteenable[1].ENA
rst_i => av_byteenable[0].ENA
rst_i => av_readdata[31].ENA
rst_i => av_readdata[30].ENA
rst_i => av_readdata[29].ENA
rst_i => av_readdata[28].ENA
rst_i => av_readdata[27].ENA
rst_i => av_readdata[26].ENA
rst_i => av_readdata[25].ENA
rst_i => av_readdata[24].ENA
rst_i => av_readdata[23].ENA
rst_i => av_readdata[22].ENA
rst_i => av_readdata[21].ENA
rst_i => av_readdata[20].ENA
rst_i => av_readdata[19].ENA
rst_i => av_readdata[18].ENA
rst_i => av_readdata[17].ENA
rst_i => av_readdata[16].ENA
rst_i => av_readdata[15].ENA
rst_i => av_readdata[14].ENA
rst_i => av_readdata[13].ENA
rst_i => av_readdata[12].ENA
rst_i => av_readdata[11].ENA
rst_i => av_readdata[10].ENA
rst_i => av_readdata[9].ENA
rst_i => av_readdata[8].ENA
rst_i => av_readdata[7].ENA
rst_i => av_readdata[6].ENA
rst_i => av_readdata[5].ENA
rst_i => av_readdata[4].ENA
rst_i => av_readdata[3].ENA
rst_i => av_readdata[2].ENA
rst_i => av_readdata[1].ENA
wbs_stb_i => wb_read.IN0
wbs_stb_i => wb_write.IN0
wbs_stb_i => Selector12.IN5
wbs_stb_i => Selector9.IN2
wbs_we_i => wb_write.IN1
wbs_we_i => wb_read.IN1
wbs_sel_i[0] => av_byteenable.DATAB
wbs_sel_i[1] => av_byteenable.DATAB
wbs_sel_i[2] => av_byteenable.DATAB
wbs_sel_i[3] => av_byteenable.DATAB
wbs_adr_i[0] => ~NO_FANOUT~
wbs_adr_i[1] => ~NO_FANOUT~
wbs_adr_i[2] => avm_address_o[2].DATAIN
wbs_adr_i[3] => avm_address_o[3].DATAIN
wbs_adr_i[4] => avm_address_o[4].DATAIN
wbs_adr_i[5] => avm_address_o[5].DATAIN
wbs_adr_i[6] => avm_address_o[6].DATAIN
wbs_adr_i[7] => avm_address_o[7].DATAIN
wbs_adr_i[8] => avm_address_o[8].DATAIN
wbs_adr_i[9] => avm_address_o[9].DATAIN
wbs_adr_i[10] => avm_address_o[10].DATAIN
wbs_adr_i[11] => avm_address_o[11].DATAIN
wbs_adr_i[12] => avm_address_o[12].DATAIN
wbs_adr_i[13] => avm_address_o[13].DATAIN
wbs_adr_i[14] => avm_address_o[14].DATAIN
wbs_adr_i[15] => avm_address_o[15].DATAIN
wbs_adr_i[16] => avm_address_o[16].DATAIN
wbs_adr_i[17] => avm_address_o[17].DATAIN
wbs_adr_i[18] => avm_address_o[18].DATAIN
wbs_adr_i[19] => avm_address_o[19].DATAIN
wbs_adr_i[20] => avm_address_o[20].DATAIN
wbs_adr_i[21] => avm_address_o[21].DATAIN
wbs_adr_i[22] => avm_address_o[22].DATAIN
wbs_adr_i[23] => avm_address_o[23].DATAIN
wbs_adr_i[24] => avm_address_o[24].DATAIN
wbs_adr_i[25] => avm_address_o[25].DATAIN
wbs_adr_i[26] => avm_address_o[26].DATAIN
wbs_adr_i[27] => avm_address_o[27].DATAIN
wbs_dat_i[0] => avm_writedata_o[0].DATAIN
wbs_dat_i[1] => avm_writedata_o[1].DATAIN
wbs_dat_i[2] => avm_writedata_o[2].DATAIN
wbs_dat_i[3] => avm_writedata_o[3].DATAIN
wbs_dat_i[4] => avm_writedata_o[4].DATAIN
wbs_dat_i[5] => avm_writedata_o[5].DATAIN
wbs_dat_i[6] => avm_writedata_o[6].DATAIN
wbs_dat_i[7] => avm_writedata_o[7].DATAIN
wbs_dat_i[8] => avm_writedata_o[8].DATAIN
wbs_dat_i[9] => avm_writedata_o[9].DATAIN
wbs_dat_i[10] => avm_writedata_o[10].DATAIN
wbs_dat_i[11] => avm_writedata_o[11].DATAIN
wbs_dat_i[12] => avm_writedata_o[12].DATAIN
wbs_dat_i[13] => avm_writedata_o[13].DATAIN
wbs_dat_i[14] => avm_writedata_o[14].DATAIN
wbs_dat_i[15] => avm_writedata_o[15].DATAIN
wbs_dat_i[16] => avm_writedata_o[16].DATAIN
wbs_dat_i[17] => avm_writedata_o[17].DATAIN
wbs_dat_i[18] => avm_writedata_o[18].DATAIN
wbs_dat_i[19] => avm_writedata_o[19].DATAIN
wbs_dat_i[20] => avm_writedata_o[20].DATAIN
wbs_dat_i[21] => avm_writedata_o[21].DATAIN
wbs_dat_i[22] => avm_writedata_o[22].DATAIN
wbs_dat_i[23] => avm_writedata_o[23].DATAIN
wbs_dat_i[24] => avm_writedata_o[24].DATAIN
wbs_dat_i[25] => avm_writedata_o[25].DATAIN
wbs_dat_i[26] => avm_writedata_o[26].DATAIN
wbs_dat_i[27] => avm_writedata_o[27].DATAIN
wbs_dat_i[28] => avm_writedata_o[28].DATAIN
wbs_dat_i[29] => avm_writedata_o[29].DATAIN
wbs_dat_i[30] => avm_writedata_o[30].DATAIN
wbs_dat_i[31] => avm_writedata_o[31].DATAIN
wbs_dat_o[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wb_ack.DB_MAX_OUTPUT_PORT_TYPE
avm_read_o <= av_read.DB_MAX_OUTPUT_PORT_TYPE
avm_write_o <= av_write.DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest_i => Selector10.IN4
avm_waitrequest_i => Selector11.IN4
avm_waitrequest_i => av_read.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => av_readdata.OUTPUTSELECT
avm_waitrequest_i => wb_ack.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => wait_cnt.OUTPUTSELECT
avm_waitrequest_i => Selector12.IN2
avm_waitrequest_i => av_write.OUTPUTSELECT
avm_waitrequest_i => Selector12.IN3
avm_byteenable_o[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable_o[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable_o[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable_o[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[0] <= <GND>
avm_address_o[1] <= <GND>
avm_address_o[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[4] <= wbs_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[5] <= wbs_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[6] <= wbs_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[7] <= wbs_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[8] <= wbs_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[9] <= wbs_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[10] <= wbs_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[11] <= wbs_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[12] <= wbs_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[13] <= wbs_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[14] <= wbs_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[15] <= wbs_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[16] <= wbs_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[17] <= wbs_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[18] <= wbs_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[19] <= wbs_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[20] <= wbs_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[21] <= wbs_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[22] <= wbs_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[23] <= wbs_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[24] <= wbs_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[25] <= wbs_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[26] <= wbs_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address_o[27] <= wbs_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[8] <= wbs_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[9] <= wbs_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[10] <= wbs_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[11] <= wbs_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[12] <= wbs_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[13] <= wbs_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[14] <= wbs_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[15] <= wbs_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[16] <= wbs_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[17] <= wbs_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[18] <= wbs_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[19] <= wbs_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[20] <= wbs_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[21] <= wbs_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[22] <= wbs_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[23] <= wbs_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[24] <= wbs_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[25] <= wbs_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[26] <= wbs_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[27] <= wbs_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[28] <= wbs_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[29] <= wbs_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[30] <= wbs_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata_o[31] <= wbs_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata_i[0] => av_readdata.DATAB
avm_readdata_i[1] => av_readdata.DATAB
avm_readdata_i[2] => av_readdata.DATAB
avm_readdata_i[3] => av_readdata.DATAB
avm_readdata_i[4] => av_readdata.DATAB
avm_readdata_i[5] => av_readdata.DATAB
avm_readdata_i[6] => av_readdata.DATAB
avm_readdata_i[7] => av_readdata.DATAB
avm_readdata_i[8] => av_readdata.DATAB
avm_readdata_i[9] => av_readdata.DATAB
avm_readdata_i[10] => av_readdata.DATAB
avm_readdata_i[11] => av_readdata.DATAB
avm_readdata_i[12] => av_readdata.DATAB
avm_readdata_i[13] => av_readdata.DATAB
avm_readdata_i[14] => av_readdata.DATAB
avm_readdata_i[15] => av_readdata.DATAB
avm_readdata_i[16] => av_readdata.DATAB
avm_readdata_i[17] => av_readdata.DATAB
avm_readdata_i[18] => av_readdata.DATAB
avm_readdata_i[19] => av_readdata.DATAB
avm_readdata_i[20] => av_readdata.DATAB
avm_readdata_i[21] => av_readdata.DATAB
avm_readdata_i[22] => av_readdata.DATAB
avm_readdata_i[23] => av_readdata.DATAB
avm_readdata_i[24] => av_readdata.DATAB
avm_readdata_i[25] => av_readdata.DATAB
avm_readdata_i[26] => av_readdata.DATAB
avm_readdata_i[27] => av_readdata.DATAB
avm_readdata_i[28] => av_readdata.DATAB
avm_readdata_i[29] => av_readdata.DATAB
avm_readdata_i[30] => av_readdata.DATAB
avm_readdata_i[31] => av_readdata.DATAB


|top|qsys_core:inst_qsys
avm_cs_i => avm_cs_i.IN1
avm_address_i[0] => avm_address_i[0].IN1
avm_address_i[1] => avm_address_i[1].IN1
avm_address_i[2] => avm_address_i[2].IN1
avm_address_i[3] => avm_address_i[3].IN1
avm_address_i[4] => avm_address_i[4].IN1
avm_address_i[5] => avm_address_i[5].IN1
avm_address_i[6] => avm_address_i[6].IN1
avm_address_i[7] => avm_address_i[7].IN1
avm_address_i[8] => avm_address_i[8].IN1
avm_address_i[9] => avm_address_i[9].IN1
avm_address_i[10] => avm_address_i[10].IN1
avm_address_i[11] => avm_address_i[11].IN1
avm_address_i[12] => avm_address_i[12].IN1
avm_address_i[13] => avm_address_i[13].IN1
avm_address_i[14] => avm_address_i[14].IN1
avm_address_i[15] => avm_address_i[15].IN1
avm_address_i[16] => avm_address_i[16].IN1
avm_address_i[17] => avm_address_i[17].IN1
avm_address_i[18] => avm_address_i[18].IN1
avm_address_i[19] => avm_address_i[19].IN1
avm_address_i[20] => avm_address_i[20].IN1
avm_address_i[21] => avm_address_i[21].IN1
avm_address_i[22] => avm_address_i[22].IN1
avm_address_i[23] => avm_address_i[23].IN1
avm_address_i[24] => avm_address_i[24].IN1
avm_address_i[25] => avm_address_i[25].IN1
avm_address_i[26] => avm_address_i[26].IN1
avm_address_i[27] => avm_address_i[27].IN1
avm_address_i[28] => avm_address_i[28].IN1
avm_address_i[29] => avm_address_i[29].IN1
avm_address_i[30] => avm_address_i[30].IN1
avm_address_i[31] => avm_address_i[31].IN1
avm_read_i => avm_read_i.IN1
avm_waitrequest_o <= wb_avm_bridge_if:wb_avm_bridge.waitrequest_o
avm_readdata_o[0] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[1] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[2] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[3] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[4] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[5] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[6] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[7] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[8] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[9] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[10] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[11] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[12] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[13] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[14] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[15] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[16] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[17] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[18] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[19] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[20] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[21] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[22] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[23] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[24] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[25] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[26] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[27] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[28] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[29] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[30] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_readdata_o[31] <= wb_avm_bridge_if:wb_avm_bridge.readdata_o
avm_write_i => avm_write_i.IN1
avm_writedata_i[0] => avm_writedata_i[0].IN1
avm_writedata_i[1] => avm_writedata_i[1].IN1
avm_writedata_i[2] => avm_writedata_i[2].IN1
avm_writedata_i[3] => avm_writedata_i[3].IN1
avm_writedata_i[4] => avm_writedata_i[4].IN1
avm_writedata_i[5] => avm_writedata_i[5].IN1
avm_writedata_i[6] => avm_writedata_i[6].IN1
avm_writedata_i[7] => avm_writedata_i[7].IN1
avm_writedata_i[8] => avm_writedata_i[8].IN1
avm_writedata_i[9] => avm_writedata_i[9].IN1
avm_writedata_i[10] => avm_writedata_i[10].IN1
avm_writedata_i[11] => avm_writedata_i[11].IN1
avm_writedata_i[12] => avm_writedata_i[12].IN1
avm_writedata_i[13] => avm_writedata_i[13].IN1
avm_writedata_i[14] => avm_writedata_i[14].IN1
avm_writedata_i[15] => avm_writedata_i[15].IN1
avm_writedata_i[16] => avm_writedata_i[16].IN1
avm_writedata_i[17] => avm_writedata_i[17].IN1
avm_writedata_i[18] => avm_writedata_i[18].IN1
avm_writedata_i[19] => avm_writedata_i[19].IN1
avm_writedata_i[20] => avm_writedata_i[20].IN1
avm_writedata_i[21] => avm_writedata_i[21].IN1
avm_writedata_i[22] => avm_writedata_i[22].IN1
avm_writedata_i[23] => avm_writedata_i[23].IN1
avm_writedata_i[24] => avm_writedata_i[24].IN1
avm_writedata_i[25] => avm_writedata_i[25].IN1
avm_writedata_i[26] => avm_writedata_i[26].IN1
avm_writedata_i[27] => avm_writedata_i[27].IN1
avm_writedata_i[28] => avm_writedata_i[28].IN1
avm_writedata_i[29] => avm_writedata_i[29].IN1
avm_writedata_i[30] => avm_writedata_i[30].IN1
avm_writedata_i[31] => avm_writedata_i[31].IN1
avm_byteenable_i[0] => avm_byteenable_i[0].IN1
avm_byteenable_i[1] => avm_byteenable_i[1].IN1
avm_byteenable_i[2] => avm_byteenable_i[2].IN1
avm_byteenable_i[3] => avm_byteenable_i[3].IN1
clk_clk => clk_clk.IN3
reset_reset_n => reset_reset_n.IN1
sdram_addr[0] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[1] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[2] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[3] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[4] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[5] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[6] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[7] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[8] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[9] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[10] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[11] <= qsys_core_sdram:sdram.zs_addr
sdram_addr[12] <= qsys_core_sdram:sdram.zs_addr
sdram_ba[0] <= qsys_core_sdram:sdram.zs_ba
sdram_ba[1] <= qsys_core_sdram:sdram.zs_ba
sdram_cas_n <= qsys_core_sdram:sdram.zs_cas_n
sdram_cke <= qsys_core_sdram:sdram.zs_cke
sdram_cs_n <= qsys_core_sdram:sdram.zs_cs_n
sdram_dq[0] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[1] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[2] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[3] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[4] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[5] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[6] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[7] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[8] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[9] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[10] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[11] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[12] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[13] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[14] <> qsys_core_sdram:sdram.zs_dq
sdram_dq[15] <> qsys_core_sdram:sdram.zs_dq
sdram_dqm[0] <= qsys_core_sdram:sdram.zs_dqm
sdram_dqm[1] <= qsys_core_sdram:sdram.zs_dqm
sdram_ras_n <= qsys_core_sdram:sdram.zs_ras_n
sdram_we_n <= qsys_core_sdram:sdram.zs_we_n


|top|qsys_core:inst_qsys|qsys_core_sdram:sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_core:inst_qsys|wb_avm_bridge_if:wb_avm_bridge
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
avm_cs <= cs_i.DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= address_i[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[1] <= address_i[1].DB_MAX_OUTPUT_PORT_TYPE
avm_address[2] <= address_i[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= address_i[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= address_i[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= address_i[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= address_i[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= address_i[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= address_i[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= address_i[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= address_i[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= address_i[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= address_i[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= address_i[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= address_i[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= address_i[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= address_i[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= address_i[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= address_i[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= address_i[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= address_i[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= address_i[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= address_i[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= address_i[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= address_i[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= address_i[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= address_i[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= address_i[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= address_i[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= address_i[29].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= address_i[30].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= address_i[31].DB_MAX_OUTPUT_PORT_TYPE
avm_read <= read_i.DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => waitrequest_o.DATAIN
avm_readdata[0] => readdata_o[0].DATAIN
avm_readdata[1] => readdata_o[1].DATAIN
avm_readdata[2] => readdata_o[2].DATAIN
avm_readdata[3] => readdata_o[3].DATAIN
avm_readdata[4] => readdata_o[4].DATAIN
avm_readdata[5] => readdata_o[5].DATAIN
avm_readdata[6] => readdata_o[6].DATAIN
avm_readdata[7] => readdata_o[7].DATAIN
avm_readdata[8] => readdata_o[8].DATAIN
avm_readdata[9] => readdata_o[9].DATAIN
avm_readdata[10] => readdata_o[10].DATAIN
avm_readdata[11] => readdata_o[11].DATAIN
avm_readdata[12] => readdata_o[12].DATAIN
avm_readdata[13] => readdata_o[13].DATAIN
avm_readdata[14] => readdata_o[14].DATAIN
avm_readdata[15] => readdata_o[15].DATAIN
avm_readdata[16] => readdata_o[16].DATAIN
avm_readdata[17] => readdata_o[17].DATAIN
avm_readdata[18] => readdata_o[18].DATAIN
avm_readdata[19] => readdata_o[19].DATAIN
avm_readdata[20] => readdata_o[20].DATAIN
avm_readdata[21] => readdata_o[21].DATAIN
avm_readdata[22] => readdata_o[22].DATAIN
avm_readdata[23] => readdata_o[23].DATAIN
avm_readdata[24] => readdata_o[24].DATAIN
avm_readdata[25] => readdata_o[25].DATAIN
avm_readdata[26] => readdata_o[26].DATAIN
avm_readdata[27] => readdata_o[27].DATAIN
avm_readdata[28] => readdata_o[28].DATAIN
avm_readdata[29] => readdata_o[29].DATAIN
avm_readdata[30] => readdata_o[30].DATAIN
avm_readdata[31] => readdata_o[31].DATAIN
avm_write <= write_i.DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[0] <= writedata_i[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[1] <= writedata_i[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[2] <= writedata_i[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[3] <= writedata_i[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[4] <= writedata_i[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[5] <= writedata_i[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[6] <= writedata_i[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[7] <= writedata_i[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[8] <= writedata_i[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[9] <= writedata_i[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[10] <= writedata_i[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[11] <= writedata_i[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[12] <= writedata_i[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[13] <= writedata_i[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[14] <= writedata_i[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[15] <= writedata_i[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[16] <= writedata_i[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[17] <= writedata_i[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[18] <= writedata_i[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[19] <= writedata_i[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[20] <= writedata_i[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[21] <= writedata_i[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[22] <= writedata_i[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[23] <= writedata_i[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[24] <= writedata_i[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[25] <= writedata_i[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[26] <= writedata_i[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[27] <= writedata_i[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[28] <= writedata_i[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[29] <= writedata_i[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[30] <= writedata_i[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[31] <= writedata_i[31].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[0] <= byteenable_i[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[1] <= byteenable_i[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[2] <= byteenable_i[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[3] <= byteenable_i[3].DB_MAX_OUTPUT_PORT_TYPE
cs_i => avm_cs.DATAIN
address_i[0] => avm_address[0].DATAIN
address_i[1] => avm_address[1].DATAIN
address_i[2] => avm_address[2].DATAIN
address_i[3] => avm_address[3].DATAIN
address_i[4] => avm_address[4].DATAIN
address_i[5] => avm_address[5].DATAIN
address_i[6] => avm_address[6].DATAIN
address_i[7] => avm_address[7].DATAIN
address_i[8] => avm_address[8].DATAIN
address_i[9] => avm_address[9].DATAIN
address_i[10] => avm_address[10].DATAIN
address_i[11] => avm_address[11].DATAIN
address_i[12] => avm_address[12].DATAIN
address_i[13] => avm_address[13].DATAIN
address_i[14] => avm_address[14].DATAIN
address_i[15] => avm_address[15].DATAIN
address_i[16] => avm_address[16].DATAIN
address_i[17] => avm_address[17].DATAIN
address_i[18] => avm_address[18].DATAIN
address_i[19] => avm_address[19].DATAIN
address_i[20] => avm_address[20].DATAIN
address_i[21] => avm_address[21].DATAIN
address_i[22] => avm_address[22].DATAIN
address_i[23] => avm_address[23].DATAIN
address_i[24] => avm_address[24].DATAIN
address_i[25] => avm_address[25].DATAIN
address_i[26] => avm_address[26].DATAIN
address_i[27] => avm_address[27].DATAIN
address_i[28] => avm_address[28].DATAIN
address_i[29] => avm_address[29].DATAIN
address_i[30] => avm_address[30].DATAIN
address_i[31] => avm_address[31].DATAIN
read_i => avm_read.DATAIN
waitrequest_o <= avm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
readdata_o[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
readdata_o[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
write_i => avm_write.DATAIN
writedata_i[0] => avm_writedata[0].DATAIN
writedata_i[1] => avm_writedata[1].DATAIN
writedata_i[2] => avm_writedata[2].DATAIN
writedata_i[3] => avm_writedata[3].DATAIN
writedata_i[4] => avm_writedata[4].DATAIN
writedata_i[5] => avm_writedata[5].DATAIN
writedata_i[6] => avm_writedata[6].DATAIN
writedata_i[7] => avm_writedata[7].DATAIN
writedata_i[8] => avm_writedata[8].DATAIN
writedata_i[9] => avm_writedata[9].DATAIN
writedata_i[10] => avm_writedata[10].DATAIN
writedata_i[11] => avm_writedata[11].DATAIN
writedata_i[12] => avm_writedata[12].DATAIN
writedata_i[13] => avm_writedata[13].DATAIN
writedata_i[14] => avm_writedata[14].DATAIN
writedata_i[15] => avm_writedata[15].DATAIN
writedata_i[16] => avm_writedata[16].DATAIN
writedata_i[17] => avm_writedata[17].DATAIN
writedata_i[18] => avm_writedata[18].DATAIN
writedata_i[19] => avm_writedata[19].DATAIN
writedata_i[20] => avm_writedata[20].DATAIN
writedata_i[21] => avm_writedata[21].DATAIN
writedata_i[22] => avm_writedata[22].DATAIN
writedata_i[23] => avm_writedata[23].DATAIN
writedata_i[24] => avm_writedata[24].DATAIN
writedata_i[25] => avm_writedata[25].DATAIN
writedata_i[26] => avm_writedata[26].DATAIN
writedata_i[27] => avm_writedata[27].DATAIN
writedata_i[28] => avm_writedata[28].DATAIN
writedata_i[29] => avm_writedata[29].DATAIN
writedata_i[30] => avm_writedata[30].DATAIN
writedata_i[31] => avm_writedata[31].DATAIN
byteenable_i[0] => avm_byteenable[0].DATAIN
byteenable_i[1] => avm_byteenable[1].DATAIN
byteenable_i[2] => avm_byteenable[2].DATAIN
byteenable_i[3] => avm_byteenable[3].DATAIN


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0
clk_sys_clk_clk => clk_sys_clk_clk.IN16
wb_avm_bridge_reset_reset_bridge_in_reset_reset => wb_avm_bridge_reset_reset_bridge_in_reset_reset.IN16
wb_avm_bridge_m0_address[0] => wb_avm_bridge_m0_address[0].IN1
wb_avm_bridge_m0_address[1] => wb_avm_bridge_m0_address[1].IN1
wb_avm_bridge_m0_address[2] => wb_avm_bridge_m0_address[2].IN1
wb_avm_bridge_m0_address[3] => wb_avm_bridge_m0_address[3].IN1
wb_avm_bridge_m0_address[4] => wb_avm_bridge_m0_address[4].IN1
wb_avm_bridge_m0_address[5] => wb_avm_bridge_m0_address[5].IN1
wb_avm_bridge_m0_address[6] => wb_avm_bridge_m0_address[6].IN1
wb_avm_bridge_m0_address[7] => wb_avm_bridge_m0_address[7].IN1
wb_avm_bridge_m0_address[8] => wb_avm_bridge_m0_address[8].IN1
wb_avm_bridge_m0_address[9] => wb_avm_bridge_m0_address[9].IN1
wb_avm_bridge_m0_address[10] => wb_avm_bridge_m0_address[10].IN1
wb_avm_bridge_m0_address[11] => wb_avm_bridge_m0_address[11].IN1
wb_avm_bridge_m0_address[12] => wb_avm_bridge_m0_address[12].IN1
wb_avm_bridge_m0_address[13] => wb_avm_bridge_m0_address[13].IN1
wb_avm_bridge_m0_address[14] => wb_avm_bridge_m0_address[14].IN1
wb_avm_bridge_m0_address[15] => wb_avm_bridge_m0_address[15].IN1
wb_avm_bridge_m0_address[16] => wb_avm_bridge_m0_address[16].IN1
wb_avm_bridge_m0_address[17] => wb_avm_bridge_m0_address[17].IN1
wb_avm_bridge_m0_address[18] => wb_avm_bridge_m0_address[18].IN1
wb_avm_bridge_m0_address[19] => wb_avm_bridge_m0_address[19].IN1
wb_avm_bridge_m0_address[20] => wb_avm_bridge_m0_address[20].IN1
wb_avm_bridge_m0_address[21] => wb_avm_bridge_m0_address[21].IN1
wb_avm_bridge_m0_address[22] => wb_avm_bridge_m0_address[22].IN1
wb_avm_bridge_m0_address[23] => wb_avm_bridge_m0_address[23].IN1
wb_avm_bridge_m0_address[24] => wb_avm_bridge_m0_address[24].IN1
wb_avm_bridge_m0_address[25] => wb_avm_bridge_m0_address[25].IN1
wb_avm_bridge_m0_address[26] => wb_avm_bridge_m0_address[26].IN1
wb_avm_bridge_m0_address[27] => wb_avm_bridge_m0_address[27].IN1
wb_avm_bridge_m0_address[28] => wb_avm_bridge_m0_address[28].IN1
wb_avm_bridge_m0_address[29] => wb_avm_bridge_m0_address[29].IN1
wb_avm_bridge_m0_address[30] => wb_avm_bridge_m0_address[30].IN1
wb_avm_bridge_m0_address[31] => wb_avm_bridge_m0_address[31].IN1
wb_avm_bridge_m0_waitrequest <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_waitrequest
wb_avm_bridge_m0_byteenable[0] => wb_avm_bridge_m0_byteenable[0].IN1
wb_avm_bridge_m0_byteenable[1] => wb_avm_bridge_m0_byteenable[1].IN1
wb_avm_bridge_m0_byteenable[2] => wb_avm_bridge_m0_byteenable[2].IN1
wb_avm_bridge_m0_byteenable[3] => wb_avm_bridge_m0_byteenable[3].IN1
wb_avm_bridge_m0_chipselect => wb_avm_bridge_m0_chipselect.IN1
wb_avm_bridge_m0_read => wb_avm_bridge_m0_read.IN1
wb_avm_bridge_m0_readdata[0] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[1] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[2] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[3] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[4] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[5] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[6] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[7] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[8] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[9] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[10] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[11] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[12] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[13] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[14] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[15] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[16] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[17] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[18] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[19] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[20] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[21] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[22] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[23] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[24] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[25] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[26] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[27] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[28] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[29] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[30] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_readdata[31] <= altera_merlin_master_translator:wb_avm_bridge_m0_translator.av_readdata
wb_avm_bridge_m0_write => wb_avm_bridge_m0_write.IN1
wb_avm_bridge_m0_writedata[0] => wb_avm_bridge_m0_writedata[0].IN1
wb_avm_bridge_m0_writedata[1] => wb_avm_bridge_m0_writedata[1].IN1
wb_avm_bridge_m0_writedata[2] => wb_avm_bridge_m0_writedata[2].IN1
wb_avm_bridge_m0_writedata[3] => wb_avm_bridge_m0_writedata[3].IN1
wb_avm_bridge_m0_writedata[4] => wb_avm_bridge_m0_writedata[4].IN1
wb_avm_bridge_m0_writedata[5] => wb_avm_bridge_m0_writedata[5].IN1
wb_avm_bridge_m0_writedata[6] => wb_avm_bridge_m0_writedata[6].IN1
wb_avm_bridge_m0_writedata[7] => wb_avm_bridge_m0_writedata[7].IN1
wb_avm_bridge_m0_writedata[8] => wb_avm_bridge_m0_writedata[8].IN1
wb_avm_bridge_m0_writedata[9] => wb_avm_bridge_m0_writedata[9].IN1
wb_avm_bridge_m0_writedata[10] => wb_avm_bridge_m0_writedata[10].IN1
wb_avm_bridge_m0_writedata[11] => wb_avm_bridge_m0_writedata[11].IN1
wb_avm_bridge_m0_writedata[12] => wb_avm_bridge_m0_writedata[12].IN1
wb_avm_bridge_m0_writedata[13] => wb_avm_bridge_m0_writedata[13].IN1
wb_avm_bridge_m0_writedata[14] => wb_avm_bridge_m0_writedata[14].IN1
wb_avm_bridge_m0_writedata[15] => wb_avm_bridge_m0_writedata[15].IN1
wb_avm_bridge_m0_writedata[16] => wb_avm_bridge_m0_writedata[16].IN1
wb_avm_bridge_m0_writedata[17] => wb_avm_bridge_m0_writedata[17].IN1
wb_avm_bridge_m0_writedata[18] => wb_avm_bridge_m0_writedata[18].IN1
wb_avm_bridge_m0_writedata[19] => wb_avm_bridge_m0_writedata[19].IN1
wb_avm_bridge_m0_writedata[20] => wb_avm_bridge_m0_writedata[20].IN1
wb_avm_bridge_m0_writedata[21] => wb_avm_bridge_m0_writedata[21].IN1
wb_avm_bridge_m0_writedata[22] => wb_avm_bridge_m0_writedata[22].IN1
wb_avm_bridge_m0_writedata[23] => wb_avm_bridge_m0_writedata[23].IN1
wb_avm_bridge_m0_writedata[24] => wb_avm_bridge_m0_writedata[24].IN1
wb_avm_bridge_m0_writedata[25] => wb_avm_bridge_m0_writedata[25].IN1
wb_avm_bridge_m0_writedata[26] => wb_avm_bridge_m0_writedata[26].IN1
wb_avm_bridge_m0_writedata[27] => wb_avm_bridge_m0_writedata[27].IN1
wb_avm_bridge_m0_writedata[28] => wb_avm_bridge_m0_writedata[28].IN1
wb_avm_bridge_m0_writedata[29] => wb_avm_bridge_m0_writedata[29].IN1
wb_avm_bridge_m0_writedata[30] => wb_avm_bridge_m0_writedata[30].IN1
wb_avm_bridge_m0_writedata[31] => wb_avm_bridge_m0_writedata[31].IN1
sdram_s1_address[0] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[1] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[2] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[3] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[4] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[5] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[6] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[7] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[8] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[9] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[10] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[11] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[12] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[13] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[14] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[15] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[16] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[17] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[18] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[19] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[20] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[21] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[22] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[23] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_address[24] <= altera_merlin_slave_translator:sdram_s1_translator.av_address
sdram_s1_write <= altera_merlin_slave_translator:sdram_s1_translator.av_write
sdram_s1_read <= altera_merlin_slave_translator:sdram_s1_translator.av_read
sdram_s1_readdata[0] => sdram_s1_readdata[0].IN1
sdram_s1_readdata[1] => sdram_s1_readdata[1].IN1
sdram_s1_readdata[2] => sdram_s1_readdata[2].IN1
sdram_s1_readdata[3] => sdram_s1_readdata[3].IN1
sdram_s1_readdata[4] => sdram_s1_readdata[4].IN1
sdram_s1_readdata[5] => sdram_s1_readdata[5].IN1
sdram_s1_readdata[6] => sdram_s1_readdata[6].IN1
sdram_s1_readdata[7] => sdram_s1_readdata[7].IN1
sdram_s1_readdata[8] => sdram_s1_readdata[8].IN1
sdram_s1_readdata[9] => sdram_s1_readdata[9].IN1
sdram_s1_readdata[10] => sdram_s1_readdata[10].IN1
sdram_s1_readdata[11] => sdram_s1_readdata[11].IN1
sdram_s1_readdata[12] => sdram_s1_readdata[12].IN1
sdram_s1_readdata[13] => sdram_s1_readdata[13].IN1
sdram_s1_readdata[14] => sdram_s1_readdata[14].IN1
sdram_s1_readdata[15] => sdram_s1_readdata[15].IN1
sdram_s1_writedata[0] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[1] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[2] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[3] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[4] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[5] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[6] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[7] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[8] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[9] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[10] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[11] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[12] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[13] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[14] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_writedata[15] <= altera_merlin_slave_translator:sdram_s1_translator.av_writedata
sdram_s1_byteenable[0] <= altera_merlin_slave_translator:sdram_s1_translator.av_byteenable
sdram_s1_byteenable[1] <= altera_merlin_slave_translator:sdram_s1_translator.av_byteenable
sdram_s1_readdatavalid => sdram_s1_readdatavalid.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest.IN1
sdram_s1_chipselect <= altera_merlin_slave_translator:sdram_s1_translator.av_chipselect


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => av_address[24].DATAIN
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[74].DATAIN
av_burstcount[1] => cp_data[75].DATAIN
av_burstcount[2] => cp_data[76].DATAIN
av_debugaccess => cp_data[90].DATAIN
av_lock => cp_data[72].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <GND>
cp_data[74] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[75] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <VCC>
cp_data[80] <= <GND>
cp_data[81] <= <VCC>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_data[94] <= <GND>
cp_data[95] <= <GND>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <VCC>
cp_data[101] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[16].DATAIN
m0_response[1] => rdata_fifo_src_data[17].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= <GND>
rf_source_data[74] <= <GND>
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_addr[21].IN1
rf_sink_data[40] => rf_sink_addr[22].IN1
rf_sink_data[41] => rf_sink_addr[23].IN1
rf_sink_data[42] => rf_sink_addr[24].IN1
rf_sink_data[43] => rf_sink_addr[25].IN1
rf_sink_data[44] => rf_sink_addr[26].IN1
rf_sink_data[45] => rf_sink_addr[27].IN1
rf_sink_data[46] => rf_sink_addr[28].IN1
rf_sink_data[47] => rf_sink_addr[29].IN1
rf_sink_data[48] => rf_sink_addr[30].IN1
rf_sink_data[49] => rf_sink_addr[31].IN1
rf_sink_data[50] => rf_sink_compressed.IN1
rf_sink_data[51] => rp_data[51].DATAIN
rf_sink_data[52] => comb.OUTPUTSELECT
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data.IN0
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rf_sink_byte_cnt[0].IN1
rf_sink_data[57] => rf_sink_byte_cnt[1].IN1
rf_sink_data[58] => rf_sink_byte_cnt[2].IN1
rf_sink_data[59] => rf_sink_burstwrap[0].IN1
rf_sink_data[60] => rf_sink_burstsize[0].IN1
rf_sink_data[61] => rf_sink_burstsize[1].IN1
rf_sink_data[62] => rf_sink_burstsize[2].IN1
rf_sink_data[63] => rp_data[63].DATAIN
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[70].DATAIN
rf_sink_data[70] => rp_data[69].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => ~NO_FANOUT~
rf_sink_data[80] => ~NO_FANOUT~
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => current_response.OUTPUTSELECT
rf_sink_data[84] => current_response.OUTPUTSELECT
rf_sink_data[84] => rdata_fifo_sink_ready.IN0
rf_sink_data[84] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => current_response.IN0
rdata_fifo_sink_data[17] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[21].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[22].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[23].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[24].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[25].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[26].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[27].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[28].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[29].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[30].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[31].DATAIN
cp_data[50] => local_compressed_read.IN1
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => comb.IN1
cp_data[52] => local_write.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => local_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => local_lock.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => m0_burstcount.DATAA
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => m0_burstcount.DATAA
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[72] => m0_debugaccess.DATAIN
cp_data[73] => ~NO_FANOUT~
cp_data[74] => ~NO_FANOUT~
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rf_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rf_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[19] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[20] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[21] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[22] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[23] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[24] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[25] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[26] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[27] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[28] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[29] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[30] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[31] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[32] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[33] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[34] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[35] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[51] <= rf_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rp_data[52] <= rf_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rp_data[53] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[63] <= rf_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[6].CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[7].CLK
clk => mem_used[0].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[7][32].CLK
clk => mem[7][33].CLK
clk => mem[7][34].CLK
clk => mem[7][35].CLK
clk => mem[7][36].CLK
clk => mem[7][37].CLK
clk => mem[7][38].CLK
clk => mem[7][39].CLK
clk => mem[7][40].CLK
clk => mem[7][41].CLK
clk => mem[7][42].CLK
clk => mem[7][43].CLK
clk => mem[7][44].CLK
clk => mem[7][45].CLK
clk => mem[7][46].CLK
clk => mem[7][47].CLK
clk => mem[7][48].CLK
clk => mem[7][49].CLK
clk => mem[7][50].CLK
clk => mem[7][51].CLK
clk => mem[7][52].CLK
clk => mem[7][53].CLK
clk => mem[7][54].CLK
clk => mem[7][55].CLK
clk => mem[7][56].CLK
clk => mem[7][57].CLK
clk => mem[7][58].CLK
clk => mem[7][59].CLK
clk => mem[7][60].CLK
clk => mem[7][61].CLK
clk => mem[7][62].CLK
clk => mem[7][63].CLK
clk => mem[7][64].CLK
clk => mem[7][65].CLK
clk => mem[7][66].CLK
clk => mem[7][67].CLK
clk => mem[7][68].CLK
clk => mem[7][69].CLK
clk => mem[7][70].CLK
clk => mem[7][71].CLK
clk => mem[7][72].CLK
clk => mem[7][73].CLK
clk => mem[7][74].CLK
clk => mem[7][75].CLK
clk => mem[7][76].CLK
clk => mem[7][77].CLK
clk => mem[7][78].CLK
clk => mem[7][79].CLK
clk => mem[7][80].CLK
clk => mem[7][81].CLK
clk => mem[7][82].CLK
clk => mem[7][83].CLK
clk => mem[7][84].CLK
clk => mem[7][85].CLK
clk => mem[7][86].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[6][74].CLK
clk => mem[6][75].CLK
clk => mem[6][76].CLK
clk => mem[6][77].CLK
clk => mem[6][78].CLK
clk => mem[6][79].CLK
clk => mem[6][80].CLK
clk => mem[6][81].CLK
clk => mem[6][82].CLK
clk => mem[6][83].CLK
clk => mem[6][84].CLK
clk => mem[6][85].CLK
clk => mem[6][86].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[5][74].CLK
clk => mem[5][75].CLK
clk => mem[5][76].CLK
clk => mem[5][77].CLK
clk => mem[5][78].CLK
clk => mem[5][79].CLK
clk => mem[5][80].CLK
clk => mem[5][81].CLK
clk => mem[5][82].CLK
clk => mem[5][83].CLK
clk => mem[5][84].CLK
clk => mem[5][85].CLK
clk => mem[5][86].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[6].ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[7].ACLR
reset => mem_used[0].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[7][16].ACLR
reset => mem[7][17].ACLR
reset => mem[7][18].ACLR
reset => mem[7][19].ACLR
reset => mem[7][20].ACLR
reset => mem[7][21].ACLR
reset => mem[7][22].ACLR
reset => mem[7][23].ACLR
reset => mem[7][24].ACLR
reset => mem[7][25].ACLR
reset => mem[7][26].ACLR
reset => mem[7][27].ACLR
reset => mem[7][28].ACLR
reset => mem[7][29].ACLR
reset => mem[7][30].ACLR
reset => mem[7][31].ACLR
reset => mem[7][32].ACLR
reset => mem[7][33].ACLR
reset => mem[7][34].ACLR
reset => mem[7][35].ACLR
reset => mem[7][36].ACLR
reset => mem[7][37].ACLR
reset => mem[7][38].ACLR
reset => mem[7][39].ACLR
reset => mem[7][40].ACLR
reset => mem[7][41].ACLR
reset => mem[7][42].ACLR
reset => mem[7][43].ACLR
reset => mem[7][44].ACLR
reset => mem[7][45].ACLR
reset => mem[7][46].ACLR
reset => mem[7][47].ACLR
reset => mem[7][48].ACLR
reset => mem[7][49].ACLR
reset => mem[7][50].ACLR
reset => mem[7][51].ACLR
reset => mem[7][52].ACLR
reset => mem[7][53].ACLR
reset => mem[7][54].ACLR
reset => mem[7][55].ACLR
reset => mem[7][56].ACLR
reset => mem[7][57].ACLR
reset => mem[7][58].ACLR
reset => mem[7][59].ACLR
reset => mem[7][60].ACLR
reset => mem[7][61].ACLR
reset => mem[7][62].ACLR
reset => mem[7][63].ACLR
reset => mem[7][64].ACLR
reset => mem[7][65].ACLR
reset => mem[7][66].ACLR
reset => mem[7][67].ACLR
reset => mem[7][68].ACLR
reset => mem[7][69].ACLR
reset => mem[7][70].ACLR
reset => mem[7][71].ACLR
reset => mem[7][72].ACLR
reset => mem[7][73].ACLR
reset => mem[7][74].ACLR
reset => mem[7][75].ACLR
reset => mem[7][76].ACLR
reset => mem[7][77].ACLR
reset => mem[7][78].ACLR
reset => mem[7][79].ACLR
reset => mem[7][80].ACLR
reset => mem[7][81].ACLR
reset => mem[7][82].ACLR
reset => mem[7][83].ACLR
reset => mem[7][84].ACLR
reset => mem[7][85].ACLR
reset => mem[7][86].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[6][74].ACLR
reset => mem[6][75].ACLR
reset => mem[6][76].ACLR
reset => mem[6][77].ACLR
reset => mem[6][78].ACLR
reset => mem[6][79].ACLR
reset => mem[6][80].ACLR
reset => mem[6][81].ACLR
reset => mem[6][82].ACLR
reset => mem[6][83].ACLR
reset => mem[6][84].ACLR
reset => mem[6][85].ACLR
reset => mem[6][86].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[5][74].ACLR
reset => mem[5][75].ACLR
reset => mem[5][76].ACLR
reset => mem[5][77].ACLR
reset => mem[5][78].ACLR
reset => mem[5][79].ACLR
reset => mem[5][80].ACLR
reset => mem[5][81].ACLR
reset => mem[5][82].ACLR
reset => mem[5][83].ACLR
reset => mem[5][84].ACLR
reset => mem[5][85].ACLR
reset => mem[5][86].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_payload[8].CLK
clk => out_payload[9].CLK
clk => out_payload[10].CLK
clk => out_payload[11].CLK
clk => out_payload[12].CLK
clk => out_payload[13].CLK
clk => out_payload[14].CLK
clk => out_payload[15].CLK
clk => out_payload[16].CLK
clk => out_payload[17].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => internal_out_payload[8].CLK
clk => internal_out_payload[9].CLK
clk => internal_out_payload[10].CLK
clk => internal_out_payload[11].CLK
clk => internal_out_payload[12].CLK
clk => internal_out_payload[13].CLK
clk => internal_out_payload[14].CLK
clk => internal_out_payload[15].CLK
clk => internal_out_payload[16].CLK
clk => internal_out_payload[17].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_payload[8].ACLR
reset => out_payload[9].ACLR
reset => out_payload[10].ACLR
reset => out_payload[11].ACLR
reset => out_payload[12].ACLR
reset => out_payload[13].ACLR
reset => out_payload[14].ACLR
reset => out_payload[15].ACLR
reset => out_payload[16].ACLR
reset => out_payload[17].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => ~NO_FANOUT~
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= <GND>
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_rd_channel[0] <= <GND>
default_src_channel[0] <= <VCC>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[70] => src_channel.OUTPUTSELECT
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_rd_channel[0] <= <GND>
default_src_channel[0] <= <VCC>


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => source0_data[32].DATAIN
sink0_data[33] => source0_data[33].DATAIN
sink0_data[34] => source0_data[34].DATAIN
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => source0_data[46].DATAIN
sink0_data[47] => source0_data[47].DATAIN
sink0_data[48] => source0_data[48].DATAIN
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => source0_data[55].DATAIN
sink0_data[56] => ~NO_FANOUT~
sink0_data[57] => ~NO_FANOUT~
sink0_data[58] => ~NO_FANOUT~
sink0_data[59] => source0_data[59].DATAIN
sink0_data[60] => source0_data[60].DATAIN
sink0_data[61] => source0_data[61].DATAIN
sink0_data[62] => source0_data[62].DATAIN
sink0_data[63] => source0_data[63].DATAIN
sink0_data[64] => source0_data[64].DATAIN
sink0_data[65] => source0_data[65].DATAIN
sink0_data[66] => source0_data[66].DATAIN
sink0_data[67] => source0_data[67].DATAIN
sink0_data[68] => source0_data[68].DATAIN
sink0_data[69] => source0_data[69].DATAIN
sink0_data[70] => source0_data[70].DATAIN
sink0_data[71] => source0_data[71].DATAIN
sink0_data[72] => source0_data[72].DATAIN
sink0_data[73] => source0_data[73].DATAIN
sink0_data[74] => source0_data[74].DATAIN
sink0_data[75] => source0_data[75].DATAIN
sink0_data[76] => source0_data[76].DATAIN
sink0_data[77] => source0_data[77].DATAIN
sink0_data[78] => source0_data[78].DATAIN
sink0_data[79] => source0_data[79].DATAIN
sink0_data[80] => source0_data[80].DATAIN
sink0_data[81] => source0_data[81].DATAIN
sink0_data[82] => source0_data[82].DATAIN
sink0_data[83] => source0_data[83].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
sink0_ready <= source0_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= <GND>
source0_data[57] <= <VCC>
source0_data[58] <= <GND>
source0_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => sink0_ready.DATAIN


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_out_lock_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_burst_size.DATAA
in_data[60] => ShiftRight0.IN5
in_data[60] => LessThan13.IN3
in_data[61] => p0_burst_size.DATAA
in_data[61] => ShiftRight0.IN4
in_data[61] => LessThan13.IN2
in_data[62] => p0_burst_size.DATAA
in_data[62] => ShiftRight0.IN3
in_data[62] => LessThan13.IN1
in_data[63] => p0_burst_type_field.DATAA
in_data[64] => p0_burst_type_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_response_status_field[0].DATAA
in_data[80] => p0_response_status_field[1].DATAA
in_data[81] => p0_ori_burst_size[0].DATAA
in_data[81] => LessThan13.IN6
in_data[81] => p0_last_field.DATAA
in_data[82] => p0_ori_burst_size[1].DATAA
in_data[82] => LessThan13.IN5
in_data[82] => p0_last_field.DATAA
in_data[83] => p0_ori_burst_size[2].DATAA
in_data[83] => LessThan13.IN4
in_data[83] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= p0_address_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= p0_address_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p0_address_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_address_field[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_address_field[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_address_field[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_address_field[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_address_field[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p0_address_field[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p0_address_field[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p0_address_field[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_address_field[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p0_address_field[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p0_address_field[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p0_address_field[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p0_address_field[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_address_field[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_address_field[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.OUTPUTSELECT
in_data[68] => out_data[50].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_lock_field.DATAB
in_data[74] => Add1.IN6
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add1.IN5
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => Add1.IN4
in_data[76] => out_byte_cnt_field.DATAA
in_data[77] => out_data[59].DATAIN
in_data[78] => out_size_field.DATAB
in_data[79] => out_size_field.DATAB
in_data[80] => out_size_field.DATAB
in_data[81] => out_burst_type_field.DATAA
in_data[81] => out_burst_type_field.DATAB
in_data[81] => Equal0.IN1
in_data[82] => out_burst_type_field.DATAA
in_data[82] => out_burst_type_field.DATAB
in_data[82] => Equal0.IN0
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_data[89] => out_data[71].DATAIN
in_data[90] => out_data[72].DATAIN
in_data[91] => out_data[73].DATAIN
in_data[92] => out_data[74].DATAIN
in_data[93] => out_data[75].DATAIN
in_data[94] => out_data[76].DATAIN
in_data[95] => out_data[77].DATAIN
in_data[96] => out_data[78].DATAIN
in_data[97] => out_data[79].DATAIN
in_data[98] => out_data[80].DATAIN
in_data[99] => out_data[81].DATAIN
in_data[100] => out_data[82].DATAIN
in_data[101] => out_data[83].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= in_data[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= in_data[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= in_data[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= in_data[101].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


