// Seed: 3257070410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial assume (id_2);
  wire id_5;
  wire id_6;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire module_1 = 1;
  wire  id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_1
  );
endmodule
