EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# FPGA_sequencer_AD9648BCPZ-125
#
DEF FPGA_sequencer_AD9648BCPZ-125 U 0 10 Y Y 1 L N
F0 "U" 1200 -1600 60 H V C CNN
F1 "FPGA_sequencer_AD9648BCPZ-125" 1200 -1800 60 H V C CNN
F2 "CP_64_4" 1075 240 60 H I C CNN
F3 "" 600 -400 60 H V C CNN
$FPLIST
 CP_64_4
 CP_64_4-M
 CP_64_4-L
$ENDFPLIST
DRAW
S 300 200 2150 -3400 1 1 0 f
X CLK+ 1 0 -250 300 R 59 59 1 1 I
X DRVDD 10 1800 500 300 D 59 59 1 1 W
X D4B 11 2450 -2650 300 L 59 59 1 1 O
X D5B 12 2450 -2550 300 L 59 59 1 1 O
X D6B 13 2450 -2450 300 L 59 59 1 1 O
X D7B 14 2450 -2350 300 L 59 59 1 1 O
X D8B 15 2450 -2250 300 L 59 59 1 1 O
X D9B 16 2450 -2150 300 L 59 59 1 1 O
X D10B 17 2450 -2050 300 L 59 59 1 1 O
X D11B 18 2450 -1950 300 L 59 59 1 1 O
X DRVDD 19 1700 500 300 D 59 59 1 1 W
X CLK- 2 0 -350 300 R 59 59 1 1 I
X D12B 20 2450 -1850 300 L 59 59 1 1 O
X D13BMSB 21 2450 -1750 300 L 59 59 1 1 O
X ORB 22 2450 -3200 300 L 59 59 1 1 O
X DCOB 23 2450 -3300 300 L 59 59 1 1 O
X DCOA 24 2450 -1500 300 L 59 59 1 1 O
X NC 25 1200 -3700 300 U 59 59 1 1 N
X NC 26 1300 -3700 300 U 59 59 1 1 N
X D0ALSB 27 2450 -1250 300 L 59 59 1 1 O
X DRVDD 28 1550 500 300 D 59 59 1 1 W
X D1A 29 2450 -1150 300 L 59 59 1 1 O
X SYNC 3 0 -2000 300 R 59 59 1 1 I
X D2A 30 2450 -1050 300 L 59 59 1 1 O
X D3A 31 2450 -950 300 L 59 59 1 1 O
X D4A 32 2450 -850 300 L 59 59 1 1 O
X D5A 33 2450 -750 300 L 59 59 1 1 O
X D6A 34 2450 -650 300 L 59 59 1 1 O
X D7A 35 2450 -550 300 L 59 59 1 1 O
X D8A 36 2450 -450 300 L 59 59 1 1 O
X DRVDD 37 1450 500 300 D 59 59 1 1 W
X D9A 38 2450 -350 300 L 59 59 1 1 O
X D10A 39 2450 -250 300 L 59 59 1 1 O
X NC 4 950 -3700 300 U 59 59 1 1 N
X D11A 40 2450 -150 300 L 59 59 1 1 O
X D12A 41 2450 -50 300 L 59 59 1 1 O
X D13AMSB 42 2450 50 300 L 59 59 1 1 O
X ORA 43 2450 -1400 300 L 59 59 1 1 O
X SDIO/DCS 44 0 -2650 300 R 59 59 1 1 B
X SCLK/DFS 45 0 -2750 300 R 59 59 1 1 I
X CSB 46 0 -2850 300 R 59 59 1 1 I
X OEB 47 0 -2400 300 R 59 59 1 1 O
X PDWN 48 0 -2250 300 R 59 59 1 1 I
X AVDD 49 1150 500 300 D 59 59 1 1 W
X NC 5 1050 -3700 300 U 59 59 1 1 N
X AVDD 50 1050 500 300 D 59 59 1 1 W
X VIN+A 51 0 -550 300 R 59 59 1 1 I
X VIN-A 52 0 -650 300 R 59 59 1 1 I
X AVDD 53 950 500 300 D 59 59 1 1 W
X AVDD 54 850 500 300 D 59 59 1 1 W
X VREF 55 0 -1400 300 R 59 59 1 1 B
X SENSE 56 0 -1500 300 R 59 59 1 1 I
X VCM 57 0 -1600 300 R 59 59 1 1 O
X RBIAS 58 0 -1700 300 R 59 59 1 1 B
X AVDD 59 750 500 300 D 59 59 1 1 W
X D0BLSB 6 2450 -3050 300 L 59 59 1 1 O
X AVDD 60 650 500 300 D 59 59 1 1 W
X VIN-B 61 0 -950 300 R 59 59 1 1 I
X VIN+B 62 0 -1050 300 R 59 59 1 1 I
X AVDD 63 550 500 300 D 59 59 1 1 W
X AVDD 64 450 500 300 D 59 59 1 1 W
X EPAD 65 1575 -3700 300 U 59 59 1 1 U
X D1B 7 2450 -2950 300 L 59 59 1 1 O
X D2B 8 2450 -2850 300 L 59 59 1 1 O
X D3B 9 2450 -2750 300 L 59 59 1 1 O
ENDDRAW
ENDDEF
#
# FPGA_sequencer_ADA4940-2ACPZ-R7_a
#
DEF FPGA_sequencer_ADA4940-2ACPZ-R7_a U 0 20 Y Y 3 F N
F0 "U" -350 850 60 H V C CNN
F1 "FPGA_sequencer_ADA4940-2ACPZ-R7_a" 100 750 60 H V C CNN
F2 "CP_24_7" 50 850 60 H I C CNN
F3 "" -300 900 60 V V C CNN
$FPLIST
 CP_24_7
 CP_24_7-M
 CP_24_7-L
$ENDFPLIST
DRAW
C 140 -950 36 1 1 7 N
C 220 -1250 10 1 1 6 F
C 220 -950 10 1 1 6 F
C 140 150 36 2 1 7 N
C 220 -150 10 2 1 6 F
C 220 150 10 2 1 6 F
P 2 1 1 6 250 -1250 50 -1250 N
P 2 1 1 6 250 -950 180 -950 N
P 3 1 1 6 250 -1350 220 -1350 220 -1250 N
P 3 1 1 6 260 -850 220 -850 220 -950 N
P 4 1 1 10 -250 -800 -250 -1400 350 -1100 -250 -800 f
P 2 2 1 6 250 -150 50 -150 N
P 2 2 1 6 250 150 180 150 N
P 3 2 1 6 250 -250 220 -250 220 -150 N
P 3 2 1 6 260 250 220 250 220 150 N
P 4 2 1 10 -250 300 -250 -300 350 0 -250 300 f
X IN1- 1 -400 -1300 150 R 59 39 1 1 I
X IN1- 1 -400 -1300 150 R 59 39 1 1 I
X IN1- 1 -400 -1300 150 R 59 39 1 1 I
X VOCM1 17 -400 -1100 150 R 59 39 1 1 O
X VOCM1 17 -400 -1100 150 R 59 39 1 1 O
X VOCM1 17 -400 -1100 150 R 59 39 1 1 O
X OUT1+ 18 400 -1250 150 L 59 39 1 1 O
X OUT1+ 18 400 -1250 150 L 59 39 1 1 O
X OUT1+ 18 400 -1250 150 L 59 39 1 1 O
X OUT1- 19 400 -950 150 L 59 39 1 1 O
X OUT1- 19 400 -950 150 L 59 39 1 1 O
X OUT1- 19 400 -950 150 L 59 39 1 1 O
X FB1+ 2 400 -1350 150 L 59 39 1 1 O
X FB1+ 2 400 -1350 150 L 59 39 1 1 O
X FB1+ 2 400 -1350 150 L 59 39 1 1 O
X *DISABLE1 20 0 -750 177 D 59 39 1 1 U
X *DISABLE1 20 0 -750 177 D 59 39 1 1 U
X *DISABLE1 20 0 -750 177 D 59 39 1 1 U
X FB1- 23 400 -850 150 L 59 39 1 1 O
X FB1- 23 400 -850 150 L 59 39 1 1 O
X FB1- 23 400 -850 150 L 59 39 1 1 O
X IN1+ 24 -400 -900 150 R 59 39 1 1 I
X IN1+ 24 -400 -900 150 R 59 39 1 1 I
X IN1+ 24 -400 -900 150 R 59 39 1 1 I
X VOCM2 11 -400 0 150 R 59 39 2 1 O
X VOCM2 11 -400 0 150 R 59 39 2 1 O
X VOCM2 11 -400 0 150 R 59 39 2 1 O
X OUT2+ 12 400 -150 150 L 59 39 2 1 O
X OUT2+ 12 400 -150 150 L 59 39 2 1 O
X OUT2+ 12 400 -150 150 L 59 39 2 1 O
X OUT2- 13 400 150 150 L 59 39 2 1 O
X OUT2- 13 400 150 150 L 59 39 2 1 O
X OUT2- 13 400 150 150 L 59 39 2 1 O
X *DISABLE2 14 0 350 177 D 59 39 2 1 U
X *DISABLE2 14 0 350 177 D 59 39 2 1 U
X *DISABLE2 14 0 350 177 D 59 39 2 1 U
X FB2- 5 400 250 150 L 59 39 2 1 O
X FB2- 5 400 250 150 L 59 39 2 1 O
X FB2- 5 400 250 150 L 59 39 2 1 O
X IN2+ 6 -400 200 150 R 59 39 2 1 I
X IN2+ 6 -400 200 150 R 59 39 2 1 I
X IN2+ 6 -400 200 150 R 59 39 2 1 I
X IN2- 7 -400 -200 150 R 59 39 2 1 I
X IN2- 7 -400 -200 150 R 59 39 2 1 I
X IN2- 7 -400 -200 150 R 59 39 2 1 I
X FB2+ 8 400 -250 150 L 59 39 2 1 O
X FB2+ 8 400 -250 150 L 59 39 2 1 O
X FB2+ 8 400 -250 150 L 59 39 2 1 O
X VS2+ 10 150 -1950 300 D 59 59 3 1 W
X VS2+ 10 150 -1950 300 D 59 59 3 1 W
X VS2+ 10 150 -1950 300 D 59 59 3 1 W
X VS2- 15 150 -3150 300 U 59 59 3 1 W
X VS2- 15 150 -3150 300 U 59 59 3 1 W
X VS2- 15 150 -3150 300 U 59 59 3 1 W
X VS2+ 16 250 -3150 300 U 59 59 3 1 W
X VS2+ 16 250 -3150 300 U 59 59 3 1 W
X VS2+ 16 250 -3150 300 U 59 59 3 1 W
X VS1- 21 -260 -3140 300 U 59 59 3 1 W
X VS1- 21 -260 -3140 300 U 59 59 3 1 W
X VS1- 21 -260 -3140 300 U 59 59 3 1 W
X VS1- 22 -150 -3150 300 U 59 59 3 1 W
X VS1- 22 -150 -3150 300 U 59 59 3 1 W
X VS1- 22 -150 -3150 300 U 59 59 3 1 W
X VS1+ 3 -150 -1950 300 D 59 59 3 1 W
X VS1+ 3 -150 -1950 300 D 59 59 3 1 W
X VS1+ 3 -150 -1950 300 D 59 59 3 1 W
X VS1+ 4 -250 -1950 300 D 59 59 3 1 W
X VS1+ 4 -250 -1950 300 D 59 59 3 1 W
X VS1+ 4 -250 -1950 300 D 59 59 3 1 W
X VS2+ 9 250 -1950 300 D 59 59 3 1 W
X VS2+ 9 250 -1950 300 D 59 59 3 1 W
X VS2+ 9 250 -1950 300 D 59 59 3 1 W
X EPAD HTAB -500 -3150 300 U 59 59 3 1 U
X EPAD HTAB -500 -3150 300 U 59 59 3 1 U
X EPAD HTAB -500 -3150 300 U 59 59 3 1 U
ENDDRAW
ENDDEF
#
# FPGA_sequencer_DB3S406F0L
#
DEF FPGA_sequencer_DB3S406F0L U 0 100 Y Y 1 L N
F0 "U" -25 -400 60 H V C CNN
F1 "FPGA_sequencer_DB3S406F0L" -25 -700 60 H V C CNN
F2 "SSMINI3-F3-B" -25 -760 60 H I C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 SSMINI3-F3-B
 SSMINI3-F3-B-M
 SSMINI3-F3-B-L
$ENDFPLIST
DRAW
P 2 1 1 8 -150 -200 -50 -200 N
P 2 1 1 8 -150 200 -50 200 N
P 2 1 1 8 -50 -300 -50 -100 N
P 2 1 1 8 -50 100 50 200 N
P 2 1 1 8 -50 300 -50 100 N
P 2 1 1 8 -50 300 50 200 N
P 2 1 1 8 50 -300 -50 -200 N
P 2 1 1 8 50 -300 50 -100 N
P 2 1 1 8 50 -100 -50 -200 N
P 2 1 1 8 50 300 50 100 N
P 2 1 1 8 150 -200 50 -200 N
P 2 1 1 8 150 200 50 200 N
P 2 1 1 8 150 200 150 -200 N
X 1 1 -250 200 100 R 59 59 1 1 U
X 2 2 -250 -200 100 R 59 59 1 1 U
X 3 3 250 0 100 L 59 59 1 1 U
ENDDRAW
ENDDEF
#
# power_GNDA
#
DEF power_GNDA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GNDA" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GNDA 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
