Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Mar 31 15:39:02 2017
| Host         : Jeremiah-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab5_PartB_control_sets_placed.rpt
| Design       : Lab5_PartB
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------+---------------------------+------------------+----------------+
|  clk_100Mhz_IBUF_BUFG |                           |                           |                1 |              1 |
|  slowCLK_BUFG         |                           |                           |                8 |             18 |
|  slowCLK_BUFG         |                           | vga/hcount_reg[0]_i_1_n_0 |                8 |             32 |
|  slowCLK_BUFG         | vga/hcount_reg[0]_i_1_n_0 | vga/vcount                |                8 |             32 |
|  clk_100Mhz_IBUF_BUFG |                           | pixClock/clear            |                8 |             32 |
+-----------------------+---------------------------+---------------------------+------------------+----------------+


