// Seed: 24535853
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  generate
    initial #1 id_3 = id_3;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_7;
  xnor (id_6, id_2, id_3, id_5, id_1, id_4, id_7);
  assign id_6 = 1'b0;
  module_0(
      id_4, id_6
  );
  byte id_8 (
      1,
      id_1
  );
  always @(1 or id_1) begin
    `define pp_9 0
    id_7 <= 1;
    id_2 = #id_10 `pp_9;
  end
endmodule
